# INTERFACE BIPOLAR LSI BIPOLAR MEMORY PROGRAMMABLE LOGIC DATABOOK 

NATIONAL SEMICONDUCTOR
CORPORATION

INTERFACEBIPOLAR LSIBIPOLAR MEMORYPROGRAMMABLE LOGICDATABOOK
Transmission Line Drivers/Receivers
Bus Transceivers
Peripheral/Power Drivers
Level Translators/Buffers
Display Controllers/Drivers
Memory Support
Dynamic Memory Support
Microprocessor Support
Data Communications Support
Disk Support
Frequency Synthesis
Interface Appendices
Bipolar PROMs
Bipolar and ECL RAMs
2900 Family/Bipolar Microprocessor
Programmable Logic

[^0]
## Introduction

The 1983 edition of the National Semiconductor Interface / Bipolar LSI / Bipolar Memory / Programmable Logic Databook is the most comprehensive available. It contains complete specifications on these high technology products, as well as applications information, product selection and cross reference guides.

## Quality and Reliability

As electronic systems become more and more complex, the need for consistently high quality integrated circuits becomes increasingly important. Having recognized this need as far back as the 1970s, National Semiconductor initiated a unique, company-wide Quality Improvement Program. The results have been dramatic and, we believe, unmatched in this industry. Over the years, National has regularly been named by many major customers as "Quality Manufacturer of the Year." We are proud of our success, which sets a standard for others to achieve. And yet our quest for perfection is ongoing, so that customers can continue to rely on National Semiconductor integrated circuits and products in their system designs.

## Einführung

Die 1983er Ausgabe des National Semiconductor Interface/Bipolar LSI/Bipolar Memory/Programmable Logic Datenbuches ist die umfassendste Ausgabe die jemals zur verfügung stand. Sie beinhaltet komplette Spezifikationen dieser hochtechnologischen Produkte so wie Angaben über Anwendungsmöglichkeiten, Produktselektion und Referenzlisten.

## Qualität und Zuverlässigkeit

Mit der zunehmenden Komplexität der elektronischen Systeme wird die Notwendigkeit integriete Schaltungen mit hoher Qualität immer wichtiger. Dies bereits in den 70iger Jahren erkannt, entwickelte National Semiconductor ein einmaliges, firmenweites "Qualitätsverbesserungsprogramm". Die damit von National Semiconductor erreichten Ergebnisse sind bis heute-wie wir glauben-unerreicht. Während der letzten Jahre wurde National Semiconductor regelmässig als "Qualitätshersteller Nr 1" bewertet. Auf diesen Erfolg sind wir stolz. Er setzt neue Mass-Stäbe für die Industrie. Und doch gehen unsere Austrengungen zu immer höheren Perfektion weiter, so dass sich unsere Kunden auch in Zukunft auf National Semiconductor's integriete Schaltungen und Produkte in ihren Systemen absolut verlassen können.

## Introduction

L'edition 1983 du catalogue National Semiconductor Interface/Bipolar LSI/Bipolar Memory/Programmable Logic est le plus accessible des catalogues disponibles. Le contenu de cette édition spécifie complétement ces produits à technologie de pointe et décrit des examples d'application, plus une selection de produits avec une liste de correspondance.

## Qualité et Fiabilité

La complexité croissante des systèmes electroniques demande des circuits intégrés de plus en plus haute qualité. Conscient de ce besoin dès les années ' 70 National Semiconductor fut à l'origine d'un programme unique accentuant la qualité de tous ses produits. Les résultats furent spectaculaires et inégalés. Depuis National Semiconductor a reçu la distinction pour la qualité de ses produits de la part de ses clients. Nous sommes fiers de ce succès qui force les autres à suivre nos standarts. Notre recherche de la perfection se poursuit apportant la confiance pour nos clients en nos produits et leur utilisation pour leurs systèmes.

## TRADEMARKS

Following is the most current list of National Semiconductor Corporation's trademarks and registered trademarks.

| Abuseable ${ }^{\text {TM }}$ | $\mathrm{M}^{2} \mathrm{CMOS}^{\text {TM }}$ | SERIES/800 ${ }^{\text {TM }}$ |
| :---: | :---: | :---: |
| Anadig ${ }^{\text {TM }}$ | Macrocomponent ${ }^{\text {TM }}$ | SPIRE ${ }^{\text {TM }}$ |
| Auto-Chem Deflasher ${ }^{\text {TM }}$ | Microbus ${ }^{\text {TM }}$ data bus (adjective) | Starlink ${ }^{\text {TM }}$ |
| BI-FET ${ }^{\text {TM }}$ | microCMOS ${ }^{\text {TM }}$ | STARPLEX ${ }^{\text {TM }}$ |
| BLC/BLX ${ }^{\text {TM }}$ | MICROWIRE ${ }^{\text {TM }}$ | STARPLEX $I^{\text {TM }}$ |
| $\mathrm{CIM}^{\text {TM }}$ | MICRO-DAC ${ }^{\text {TM }}$ | SuperChip ${ }^{\text {TM }}$ |
| CIMBUS ${ }^{\text {TM }}$ | MST ${ }^{\text {TM }}$ | SYS-16 ${ }^{\text {TM }}$ |
| CIM-BD ${ }^{\text {™ }}$ | Nitride Plus ${ }^{\text {TM }}$ | TAPE-PAK ${ }^{\text {TM }}$ |
| CIM-XXX ${ }^{\text {™ }}$ | Nitride Plus Oxide ${ }^{\text {TM }}$ | Trapezoidal ${ }^{\text {TM }}$ |
| COPS ${ }^{\text {™ }}$ microcontrollers | NSC800 ${ }^{\text {™ }}$ | TRI-CODE ${ }^{\text {TM }}$ |
| DIB ${ }^{\text {™ }}$ | NS16000 ${ }^{\text {TM }}$ | TRI-POLY ${ }^{\text {M }}$ |
| DIGITALKER ${ }^{\text {TM }}$ | NSX-16 ${ }^{\text {TM }}$ | TRI-SAFE ${ }^{\text {TM }}$ |
| DISCERN ${ }^{\text {TM }}$ | NURAM ${ }^{\text {™ }}$ | XMOS ${ }^{\text {TM }}$ |
| DNR ${ }^{\text {TM }}$ | OXISS ${ }^{\text {TM }}$ | XPU ${ }^{\text {TM }}$ |
| DPVM ${ }^{\text {™ }}$ | $\mathrm{P}^{2} \mathrm{CMOS}^{\text {TM }}$ | Z STAR ${ }^{\text {TM }}$ |
| E-Z-LINK ${ }^{\text {TM }}$ | Perfect Watch ${ }^{\text {TM }}$ | 883B/RETS ${ }^{\text {TM }}$ |
| HEX $3000{ }^{\text {™ }}$ | Polycraft ${ }^{\text {TM }}$ | 883S/RETS ${ }^{\text {TM }}$ |
| ISE ${ }^{\text {TM }}$ | POSitalker ${ }^{\text {TM }}$ | The National Anthem ${ }^{\text {® }}$ |
| Integral ISE ${ }^{\text {TM }}$ | QUAD3000 ${ }^{\text {TM }}$ | Datachecker ${ }^{\text {® }}$ |
| Intelisplay ${ }^{\text {TM }}$ | RAT ${ }^{\text {TM }}$. | Maxi-ROM ${ }^{\text {® }}$ |
| ISE-16 ${ }^{\text {TM }}$ | Shelf-Chek ${ }^{\text {TM }}$ | TRI-STATE ${ }^{\text {® }}$ |

$\mathrm{PAL}^{\circledR}$ and PALASM ${ }^{\circledR}$ are registered trademarks of Monolithic Memories, Inc. VAX ${ }^{\circledR}$ is a registered trademark of Digital Equipment Corp.

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## Table of Contents

Edge Index by Product Family ..... 1
Introduction ..... 2
Alpha-Numerical Index ..... 13
Section 1-Transmission Line Drivers/Receivers
Selection Guides ..... 1-2
DS1488 Quad Line Driver ..... $1-7$
DS1489/DS1489A Quad Line Receiver ..... 1-10
DS26LS31C/DS26LS31M Quad High Speed Differential Line Driver ..... 1-12
DS26LS32C/DS26LS32M, DS26LS32AC, DS26LS33C/DS26LS33M, DS26LS33AC Quad Differential Line Receivers ..... 1-15
DS3486 Quad RS-422, FS-423 Line Receiver ..... 1-18
DS3587/DS3487 Quad TRI-STATE Line Driver ..... 1-22
DS1603/DS3603, DS55107/DS75107, DS55108/DS75108, DS75207, DS75208 Dual Line Receivers ..... 1-25
DS1650/DS3650, DS1652/DS3652 Quad Differential Line Receivers ..... 1-31
DS1691A/DS3691 (RS-422/RS-423) Line Drivers with TRI-STATE ..... $1-37$
DS1692/DS3692 TRI-STATE Differential Line Drivers ..... 1-42
DS3695/DS3696/DS3697/DS3698 Differential TRI-STATE Bus/Line Transceivers/Repeaters ..... 1-47
DS55113/DS75113 Dual TRI-STATE Differential Line Driver ..... $1-52$
DS55114/DS75114 Dual Differential Line Drivers ..... 1-57
DS55115/DS75115 Dual Differential Line Receiver ..... 1-61
DS55121/DS75121 Dual Line Drivers ..... $1-66$
DS55122/DS75122 Triple Line Receivers ..... 1-68
DS75123 Dual Line Driver ..... $1-71$
DS75124 Triple Line Receiver ..... 1.73
DS75125, DS75127 Seven-Channel Line Receivers ..... 1-76
DS75128, DS75129 Eight-Channel Line Receivers ..... $1-80$
DS75150 Dual Line Driver ..... $1-84$
DS75154 Quad Line Receiver ..... $1-87$
DS7820/DS8820 Dual Line Receiver ..... $1-91$
DS7820A/DS8820A Dual Line Receiver ..... $1-94$
DS78C20/DS88C20 Dual CMOS Compatible Differential Line Receiver ..... $1-98$
DS7830/DS8830 Dual Differential Line Driver ..... 1-101
DS7831/DS8831, DS7832/DS8832 Dual TRI-STATE Line Driver ..... 1-104
DS78C120/DS88C120 Dual CMOS Compatible Differential Line Receiver ..... 1-109
DS78LS120/DS88LS120 Dual Differential Line Receiver (Noise Filtering and Fail-Safe) ..... 1-116
AN-22 Integrated Circuits for Digital Data Transmission ..... 1-123
AN-108 Transmission Line Characteristics ..... 1-139
AN-214 Transmission Line Drivers and Receivers for EIA Standards RS-422 and RS-423 ..... 1-145
AN-216 Summary of Electrical Characteristics of Some Well Known Digital Interface Standards ..... 1-155

## Table of Contents (continued)

## Section 2—Bus Transceivers

Selection Guides ..... 2-3
DP7303/DP8303 8-Bit TRI-STATE Bidirectional Transceivers ..... 2-5, 2-6
DP7304B/DP8304B 8-Bit TRI-STATE Bidirectional Transceivers ..... 2-5, 2-11
DP7307/DP8307 8-Bit TRI-STATE Bidirectional Transceivers ..... 2-5, 2-16
DP7308/DP8308 8-Bit TRI-STATE Bidirectional Transceivers ..... 2-5, 2-20
DS26S10, DS26S11 Quad Bus Transceivers ..... 2-24
DS3662 Quad High Speed Trapezoidal Bus Transceiver ..... 2-29
AN-259 DS3662-The Bus Optimizer ..... 2-33
AN-337 Reducing Noise on Microcomputer Buses ..... 2-40
DS3666 IEEE-488 GPIB Transceiver ..... 2-48
DS3667 TRI-STATE Bidirectional Transceiver ..... 2-56
DS75160A/DS75161A/DS75162A IEEE-488 GPIB Transceivers ..... 2-61
DS7640/DS8640 Quad NOR Unified Bus Receiver ..... 2-68
DS7641/DS8641 Quad Unified Bus Transceiver ..... 2.70
DS8642 Quad Transceiver ..... 2-72
DS7833/DS8833, DS7835/DS8835 Quad TRI-STATE Bus Transceivers ..... 2-75
DS7834/DS8834, DS7839/DS8839 Quad TRI-STATE Bus Transceivers ..... 2-79
DS7836/DS8836 Quad NOR Unified Bus Receiver ..... 2.83
DS7837/DS8837 Hex Unified Bus Receiver ..... 2.85
DS7838/DS8838 Quad Unified Bus Transceiver ..... 2-87
DS8T26A, DS8T26AM, DS8T28, DS8T28M 4-Bit Bidirectional Bus Transceivers ..... 2-89
Section 3-Peripheral/Power Drivers
Selection Guide ..... 3-3
DP7310/DP8310/DP7311/DP8311 Octal Latched Peripheral Drivers ..... 3-4
DS1611/DS3611, DS1612/DS3612, DS1613/DS3613, DS1614/DS3614 Dual Peripheral Drivers ..... 3-11
DS3616 Bubble Memory Coil Driver ..... 3-17
DS1631/DS3631, DS1632/DS3632, DS1633/DS3633, DS1634/DS3634 CMOS Dual Peripheral Drivers ..... 3-24
DS3654 Printer Solenoid Driver ..... 3-29
DS3656 Quad Peripheral Driver ..... 3-33
DS3658 Quad High Current Peripheral Driver ..... 3-35
DS3668 Quad High Current Peripheral Driver ..... 3-38
DS3669 Quad High Current Peripheral Driver ..... 3-41
DS3680 Quad Negative Voltage Relay Driver ..... 3-44
DS3686 Dual Positive Voltage Relay Driver. ..... 3-47
DS1687/DS3687 Negative Voltage Relay Driver ..... 3-49
DS55450/DS75450 Series Dual Peripheral Drivers ..... 3-51
DS55461/DS55462/DS55463/DS55464, DS75461/DS75462/DS75463/DS75464 Series Dual Peripheral Drivers ..... 3-62
AN-213 Safe Operating Areas for Peripheral Drivers ..... 3-68
Section 4-Level Translators/Buffers
Selection Guide ..... 4-3
DP8480 10k ECL to TTL Level Translator with Latch ..... 4-4
DP8481 TTL to 10k ECL Level Translator with Latch ..... $4-7$

## Table of Contents (continueo)

DP8482 100k ECL to TTL Level Translator with Latch ..... 4-10
DP8483 TTL to 100k ECL Level Translator with Latch ..... 4-13
DS1630/DS3630 Hex CMOS Compatible Buffer ..... 4-16
DS7800/DS8800 Dual Voltage Level Translator ..... 4-19
DS7810/DS8810 Quad 2-Input TTL-MOS Interface Gate ..... 4-22
DS7811/DS8811 Quad 2-Input TTL-MOS Interface Gate ..... 4-22
DS7812/DS8812 Hex TTL-MOS Inverter ..... 4-22
DS78L12/DS88L12 Hex TTL-MOS Inverter/Interface Gate ..... 4-25
DS7819/DS8819 Quad 2-Input TTL-MOS AND Gate ..... 4-27
Section 5—Display Controllers/Drivers
Selection Guides ..... 5-3
DP8350 Series CRT Controllers ..... 5-6
AN-199 A Low Component Count Video Data Terminal Using the DP8350 CRT Controller and the INS8080 CPU ..... 5-30
AN-212 Graphics Using the DP8350 Series of CRT Controllers ..... 5-44
AN-243 Graphics/Alphanumerics Systems Using the DP8350 ..... 5-48
AN-270 Software Design for a High Speed ( 38.4 kbaud) Data Terminal ..... 5-76
DP-XXX Advanced Graphic CRT Controller, AGCRTC ..... 5-104
DS75491 MOS-to-LED Quad Segment Driver ..... 5-106
DS75492 MOS-to-LED Hex Digit Driver ..... 5-106
DS55493/DS75493 Quad LED Segment Driver ..... 5-109
DS55494/DS75494 Hex Digit Driver ..... 5-111
DS8654 8-Output Display Driver (LED, VF, Thermal Printer) ..... 5-113
DS8656 Diode Matrix ..... 5-113
DS8664 14-Digit Decoder/Driver With Low Battery Indicator ..... 5-117
DS8666 14-Digit Decoder/Driver ..... 5-120
DS8669 2-Digit BCD to 7-Segment Decoder/Driver ..... 5-123
DS8692, DS8693, DS8694 Printing Calculator Interface Set ..... 5-126
DS8859A, DS8869A Open Collector Hex Latch LED Drivers ..... 5-133
DS8861 MOS-to-LED 5-Segment Driver ..... 5-136
DS8863 MOS-to-LED 8-Digit Driver ..... 5-136
DS8963 MOS-to-LED 8-Digit Driver ..... 5-136
DS8867 8-Segment Constant Current Driver ..... 5-139
DS8870 Hex LED Digit Driver ..... 5-141
DS8871, DS8872, DS8873 Saturating LED Cathode Drivers ..... 5-143
DS8874 9-Digit Shift Input LED Driver ..... 5-145
DS8877 6-Digit LED Driver ..... 5-147
DS7880/DS8880 High Voltage 7-Segment Decoder/Driver ..... 5-149
DS8881 Vacuum Fluorescent Display Driver ..... 5-152
DS8884A High Voltage Cathode Decoder/Driver ..... 5-156
DS8885 MOS to High Voltage Cathode Buffer ..... 5-158
DS8887 8-Digit High Voltage Anode Driver (Active-High Inputs) ..... 5-160
DS7889/DS8889 8-Segment High Voltage Cathode Driver (Active-High Inputs) ..... 5-160
DS7897A/DS8897A 8-Digit High Voltage Anode Driver (Active-Low Inputs) ..... 5-160
DS8891A High Voltage Anode Drivers (Active-Low Inputs) ..... 5-164
DS8973, DS8975 9-Digit LED Drivers ..... 5-166
AN-84 Driving 7-Segment Gas Discharge Display Tubes with National Semiconductor Circuits ..... 5-169
AN-99 Driving 7-Segment LED Displays with National Semiconductor Circuits ..... 5-173

## Table of Contents ${ }_{\text {(continued) }}$

## Section 6-Memory Support

Selection Guides ..... 6-3
DS0025C Two Phase MOS Clock Driver ..... 6-4
DS0026, DS0056 5 MHz Two Phase MOS Clock Drivers ..... 6-7
DS3245 Quad MOS Clock Driver ..... 6-14
DS1617/DS3617 Bubble Memory Sense Amplifier ..... 6-17
DS1628/DS3628 Octal TRI-STATE MOS Drivers ..... 6-24
DS1644/DS3644, DS1674/DS3674 Quad TTL to MOS Clock Drivers ..... 6-27
DS1645/DS3645, DS1675/DS3675 Hex TRI-STATE TTL to MOS Latches/Drivers ..... 6-30
DS1647/DS3647, DS1677IDS3677, DS16147/DS36147, DS16177/DS36177 Quad TRI-STATE MOS Memory I/O Registers ..... 6-35
DS1648/DS3648, DS1678/DS3678 TRI-STATE TTL to MOS Multiplexers/Drivers ..... 6-41
DS1649/DS3649, DS1679/DS3679 Hex TRI-STATE TTL to MOS Drivers ..... 6-46
DS1651/DS3651, DS1653/DS3653 Quad High Speed MOS Sense Amplifiers ..... 6-49
DS1671/DS3671 Bootstrapped Two Phase MOS Clock Driver ..... 6-55
DS3685 Hex TRI-STATE Latch ..... 6-59
DS16149/DS36149, DS16179/DS36179 Hex MOS Drivers ..... 6-62
DS55325/DS75325 Memory Drivers ..... 6-66
DS75361 Dual TTL-to-MOS Driver ..... 6-73
DS75362 Dual TTL-to-MOS Driver. ..... 6-78
DS75365 Quad TTL-to-MOS Driver ..... 6-83
AN-76 Applying Modern Clock Drivers to MOS Memories ..... 6-88
Section 7—Dynamic Memory Support
AN-302 The DP8400 Family of Memory Interface Circuits ..... 7-3
DP84240/244 Octal TRI-STATE MOS Drivers ..... 7-15
Single-Chip Controllers Cover All RAMs from 16k to 256k ..... 7-20
DP8408 Dynamic RAM Controller/Driver ..... 7-26
DP8409 Multi-Mode Dynamic RAM Controller/Driver ..... 7-43
DP8419 High Speed Dynamic RAM Controller/Driver ..... 7-64
App Brief 1 DP8408, DP8409 Application Hints ..... 7-65
App Brief 9 DP8408/9 Fastest DRAM Access Mode ..... 7-66
AN-305 Precautions to Take When Driving Memories ..... 7-68
DP8400 $\mathrm{E}^{2} \mathrm{C}^{2}$ Expandable Error Checker and Corrector ..... 7-72
AN-306 Expanding the Versatility of the DP8400 ..... 7-104
AN-308 DP8400s in 64-Bit Expansion ..... 7-116
Error Correction the Hard Way ..... 7-124
Simplification of 2-Bit Error Correction ..... 7-127
Effortless Error Management ..... 7-134
DP84300 Programmable Refresh Timer ..... 7-139
DP84312 Dynamic RAM Controller Interface Circuit for the NS16032 CPU ..... 7-144
DP84322 Dynamic RAM Controller Interface Circuit for the 68000 CPU ..... 7-152
DP84332 Dynamic RAM Controller Interface Circuit for the 8086 and 8088 CPUs ..... 7-167
AN-309 Interfacing the DP8408/09 to Various Microprocessors ..... 7-177
App Brief 2 Memory Systems with ECC Using the DP8400 ..... 7-191

## Table of Contents (continued)

## Section 8—Microprocessor Support

Selection Guide ..... 8-3
DP8212/DP8212M 8-Bit Input/Output Port ..... 8-4
DP8216/DP8216M, DP8226/DP8226M 4-Bit Bidirectional Bus Transceivers ..... 8-11
DP8224 Clock Generator and Driver ..... 8-16
DP8228/DP8228M, DP8238/DP8238M System Controller and Bus Driver ..... 8-22
Section 9—Data Communications Support
DP8340 Serial Bi-Phase Transmitter/Encoder ..... 9-3
DP8341 Serial Bi-Phase Receiver/Decoder ..... 9-12
DP8342 High-Speed Serial Transmitter/Encoder ..... 9-23
DP8343 High-Speed Serial Receiver/Decoder ..... 9-32
Section 10—Disk Support
AN-334 LSI Components for Winchester Disk Drives and Controllers ..... 10-3
DP8460 Data Separator ..... 10-10
DP8464 Disk Pulse Detector ..... 10-31
DP8466 Disk Data Controller ..... 10-34
Section 11—Frequency Synthesis
Selection Guide ..... 11-3
DS8906 AM/FM Digital Phase-Locked Loop Frequency Synthesizer ..... 11-4
DS8907 AM/FM Digital Phase-Locked Loop Frequency Synthesizer ..... 11-10
DS8908 AM/FM Digital Phase-Locked Loop Frequency Synthesizer ..... 11-16
DS8614, DS8615, DS8616, DS8617 130/225 MHz Low Power Dual Modulus Prescalers ..... 11-23
DS8626 120 MHz Divide-by-40 Prescaler ..... 11-27
DS8629 120 MHz Divide-by-100 Prescaler ..... 11-27
DS8627, DS8628 130/225 MHz Low Power Prescalers ..... 11-30
DS8621 275 MHz/1.2 GHz VHF/UHF Prescaler ..... 11-33
DS8622 $500 \mathrm{MHz} / 1.2 \mathrm{GHz}$ Dual Modulus VHF/UHF Prescaler ..... 11-36
AN-335 Digital PLL Synthesis ..... 11-40
Section 12—Interface Appendices
Interface Cross Reference Guide ..... 12-3
AN-336 Understanding Integrated Circuit Package Power Capabilities ..... 12-11
Industry Package Cross Reference Guide ..... 12-16
Sections 13 thru 20 for future expansion in supplement books

## Table of Contents (continued)

## Section 21—Bipolar PROMs

Introduction ..... $21-3$
Bipolar PROM Selection Guide ..... 21-4
DM54/74S188. DM54/74S288 $(32 \times 8) 256$-Bit TTL PROMs ..... 21-6
DM54/74S387, DM54/74S287 ( $256 \times 4$ ) 1024-Bit TTL PROMs ..... 21-8
DM54/74S570, DM54/74S571, DM54/74S570A, DM54/74S571A, DM54/74S571B $(512 \times 4)$ 2048-Bit TTL PROMs ..... 21-10
DM54/74LS471 ( $256 \times 8$ ) 2048-Bit TTL PROMs ..... 21-12
DM54/74S473, DM54/74S472, DM54/74S473A, DM54/74S472A, DM54/74S472B $(512 \times 8)$ 4096-Bit TTL PROMs ..... 21-14
DM54/74S475, DM54/74S474, DM54/74S475A, DM54/74S474A, DM54/74S474B $(512 \times 8)$ 4096-Bit TTL PROMs ..... 21-16
DM77/87SR474, DM77/87SR474B ( $512 \times 8$ ) 4k-Bit Registered TTL PROM ..... 21-18
DM77/87SR476, DM77/87SR25, DM77/87SR476B, DM77/87SR25B $(512 \times 8) 4 \mathrm{k}$-Bit Registered TTL PROM ..... 21-20
DM54/74S572, DM54/74S573, DM54/74S572A, DM54/74S573A, DM54/74S573B $(1024 \times 4) 4096$-Bit TTL PROMs ..... 21-22
DM77/87S180, DM77/87S181, DM77/87S181A, DM77/87S280, DM77/87S281 DM77/87S281A ( $1024 \times 8$ ) 8192-Bit TTL PROMs ..... 21-24
DM77/87LS181 ( $1024 \times 8$ ) 8192-Bit TTL PROMs ..... 21-26
DM77/87SR181 (1024×8) 8k-Bit Registered TTL PROM ..... 21-28
DM77/87S184, DM77/87S185, DM77/87S185A, DM77/87S185B (2048×4) 8192-Bit TTL PROMs ..... 21-30
DM77/87S190, DM77/87S191, DM77/87S290, DM77/87S291, DM77/87S190A, DM77/87S191A, DM77/87S290A, DM77/87S291A, DM77/87S190B, DM77/87S191B, DM77/87S290B, DM77/87S291B (2048×8) 16,384-Bit TTL PROMs ..... 21-32
DM77/87S195A, DM77/87S195B ( $4096 \times 4$ ) 16,384-Bit TTL PROMs ..... 21-34
DM77/87S321, DM77/87S421, DM77/87S321A, DM77/87S421A $(4096 \times 8) 32,768$-Bit TTL PROMs ..... 21-36
Non Registered PROM Programming Procedure ..... 21-38
Registered PROM Programming Procedure ..... 21-40
Standard Test Load ..... 21-42
Switching Time Waveforms
Non-Registered PROMs ..... 21-42
Registered PROMs ..... 21-42
Key to Timing Diagram ..... 21-42
Approved Programmers for NSC PROMs ..... 21-43
Quality Enhancement Programs for Bipolar Memory ..... 21-43
DM76S64/DM86S64 Bipolar Character Generator ..... 21-44
DM76S128/DM86S128 Bipolar Character Generator ..... 21-55

## Table of Contents (continued)

## Section 22-Bipolar and ECL RAMs

DM54S189/DM74S189 64-Bit $(16 \times 4)$ TRI-STATE RAM ..... 22-3
DM54S289/DM74S289 64-Bit Open-Collector RAM ..... 22-3
DM54S189A/DM74S189A High Speed 64-Bit TRI-STATE RAM ..... 22-3
DM75S06/DM85S06 Open-Collector, DM75S07/DM85S07 TRI-STATE, DM75S07A/DM85S07A High Speed TRI-STATE Non-Inverting, 64 -Bit $(16 \times 4)$ RAMs ..... 22-10
DM77S401/DM87S401, DM77S402/DM87S402 First-In, First-Out (FiFo) $64 \times 4,64 \times 5$ Serial Memories ..... 22-16
DM77S401A/DM87S401A, DM77S402A/DM87S402A First-In, First-Out (FiFo) $64 \times 4,64 \times 5$ Serial Memories ..... 22-20
DM75S68/DM85S68 $16 \times 4$ Edge Triggered Registers ..... 22-24
IDM29705/29705A 16-Word by 4-Bit Two-Port RAM/Register File ..... 22-27
DM10414, DM10414A $256 \times 1$ ECL Random Access Memory ..... 22-32
DM10415, DM10415A $1024 \times 1$ ECL Random Access Memory ..... 22-37
DM10422 1024-Bit $(256 \times 4)$ ECL RAM ..... 22-42
DM10422A 1024-Bit ( $256 \times 4$ ) ECL RAM ..... 22-45
DM10470 Standard, DM10470A High Speed, DM10470L Low Power 4096-Bit ( $4096 \times 1$ ) ECL RAMs ..... 22-48
DM10474/DM10474A ( $1024 \times 4$ ) 4096-Bit, 10k ECL RAM ..... 22-53
Section 23-2900 Family/Bipolar Microprocessor
Introduction ..... 23-3
IDM2901A, IDM2901A-1, IDM2901A-2 4-Bit Bipolar Microprocessor ..... 23-4
IDM2902 Look-Ahead Carry Generator ..... 23-21
IDM2909A/11A Microprogram Sequencer ..... 23-24
IDM2910A Microprogram Controller ..... 23-34
IDM29803 16-Way Branch Controller ..... 23-51
IDM29811 Next-Address Controller ..... 23-57
DM10900 8-Bit Parity ALU Slice ..... 23-62
IDM2900 Family Applications Information ..... 23-72
System Architecture of the IDM2901A ..... 23-72
Expanding the IDM2901 Bit-Slice Microprocessor ..... 23.72
Hardware Multiplication ..... 23.75
Byte Swapping ..... 23.76
Instruction Fetch Cycle ..... 23.76
File Expansion ..... 23.76
Using the IDM2909A/11A in a Computer Control Unit ..... 23-78
Speed Enhancement of Bipolar Bit-Slice Microprocessor Systems ..... 23-86
AN-203 Bit Slice Microprocessor Design Takes a Giant Step Forward with "Schottky-Coupled-Logic" Circuits ..... 23-93
AN-217 High-Speed Bit Slice Microsequencing Design ..... 23-105
AN-230 Fine Tuning the ALU Carry Path ..... 23-112
Table of Contents (Continued)
Section 24-Programmable Logic
Introduction and General Description ..... 24-3
The PAL-A New Extension of Fusible-Link Technology ..... 24-4
Comparison (PROMs, PALs, and FPLAs) ..... 24-6
PALs For Every Task (Family Description) ..... 24-10
PAL Part Numbers ..... 24-13
PAL Logic Symbols ..... 24-13
Data Sheets ..... 24-18
Programmable Array Logic (PAL) Series 20/20A Description ..... 24-18
Programmable Array Logic Family Series 24 ..... 24-27
PAL Design ..... 24-32
Selecting the Right PAL ..... 24-32
PAL Logic Diagrams ..... 24-107
Designing the PAL; Manual Method ..... 24-35
Designing the PAL; PALASM ..... 24-41
PALASM Flow Chart ..... 24-47
PALASM Source Code for 20 Series ..... 24-48
PALASM Source Code for 24 Series ..... 24-79
PAL Logic Diagrams and Programming Format Coding Sheets ..... 24-132
Application Suggestions ..... 24-164
Basic Gates ..... 24-164
6-Bit Shift Register ..... 24-170
Control Store Sequencer ..... 24-176
Memory Mapped I/O ..... 24-185
8080 Control Logic for CPU Board ..... 24-189
Hexadecimal Decoder/Lamp Driver ..... 24-195
Hex Keyboard Scanner ..... 24-200
Micro Floppy Control Logic (Mini-Diskette) ..... 24-204
Between Limits Comparator/Register ..... 24-208
Priority Encoder with Registers ..... 24-215
Quad 3-line/1-line Data Selector Multiplexer ..... 24-217
4-Bit Counter with Multiplexing ..... 24-219
4-Bit Up/Down Counter with Shift ..... 24-221
ALU Accumulator ..... 24-223
Physical Dimensions ..... A-1

## Alpha-Numerical Index

App Brief 1 DP8408, DP8409 Application Hints . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7-65

App Brief 2 Memory Systems with ECC Using the DP8400 . . . . . . . . . . . . . . . . . . . . . . . 7-191
App Brief 9 DP8408/9 Fastest DRAM Access Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7-66
AN-22 Integrated Circuits for Digital Data Transmission . . . . . . . . . . . . . . . . . . . . . . . . . 1-123
AN-76 Applying Modern Clock Drivers to MOS Memories . . . . . . . . . . . . . . . . . . . . . . . . 6-88
AN-84 Driving 7-Segment Gas Discharge Display Tubes with
National Semiconductor Circuits .............................................. . . . . 5 .169
AN-99 Driving 7-Segment LED Displays with National Semiconductor
$\quad$ Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 5-173
AN-108 Transmission Line Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-139
AN-199 A Low Component Count Video Data Terminal Using
the DP8350 CRT Controller and the INS8080 CPU . . . . . . . . . . . . . . . . . . . . . . . . . 5-30
AN-203 Bit Slice Microprocessor Design Takes a Giant Step Forward with
"Schottky-Coupled-Logic" Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23-93
AN-212 Graphics Using the DP8350 Series of CRT Controllers . . . . . . . . . . . . . . . . . . . . 5-44
AN-213 Safe Operating Areas for Peripheral Drivers . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-68
AN-214 Transmission Line Drivers and Receivers for EIA Standards
RS-422 and RS-423 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 145 .
AN-216 Summary of Electrical Characteristics of Some Well Known
Digital Interface Standards . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 155 .
AN-217 High-Speed Bit Slice Microsequencing Design . . . . . . . . . . . . . . . . . . . . . . . . . . . 23-105
AN-230 Fine Tuning the ALU Carry Path . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23-112
AN-243 Graphics/Alphanumerics Systems Using the DP8350 . . . . . . . . . . . . . . . . . . . . 5-48
AN-259 DS3662-The Bus Optimizer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-33
AN-270 Software Design for a High Speed (38.4 kbaud) Data Terminal . . . . . . . . . . . . . 5-76
AN-302 The DP8400 Family of Memory Interface Circuits . . . . . . . . . . . . . . . . . . . . . . . . 7-3
AN-305 Precautions to Take When Driving Memories . . . . . . . . . . . . . . . . . . . . . . . . . . . 7-68
AN-306 Expanding the Versatility of the DP8400 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7-104
AN-308 DP8400s in 64-Bit Expansion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7-116
AN-309 Interfacing the DP8408/09 to Various Microprocessors . . . . . . . . . . . . . . . . . . . 7-177
AN-334 LSI Components for Winchester Disk Drives and Controllers . . . . . . . . . . . . . 10-3
AN-335 Digital PLL Synthesis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11-40
AN-336 Understanding Integrated Circuit Package Power Capabilities . . . . . . . . . . . 12-11
AN-337 Reducing Noise on Microcomputer Buses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-40
DM10414 $256 \times 1$ ECL Random Access Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22-32
DM10414A $256 \times 1$ ECL Random Access Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22-32
DM10415 $1024 \times 1$ ECL Random Access Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22-37
DM10415A $1024 \times 1$ ECL Random Access Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 . 37
DM10422 1024-Bit ( $256 \times 4$ ) ECL RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 2-42
DM10422A 1024-Bit ( $256 \times 4$ ) ECL RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22-45
DM10470 Standard 4096 -Bit ( $4096 \times 1$ ) ECL RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22-48
DM10470A High Speed 4096-Bit ( $4096 \times 1$ ) ECL RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $22-48$
DM10470L Low Power 4096-Bit ( $4096 \times 1$ 1) ECL RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . $22-48$
DM10474 (1024×4) 4096-Bit, 10k ECL RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22-53
DM10474A (1024 × 4) 4096-Bit, 10k ECL RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 .53
DM10900 8-Bit Parity ALU Slice . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
DM54S188 ( $32 \times 8$ ) 256-Bit TTL PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $21-6$
DM54S189 64-Bit ( $16 \times 4$ ) TRI-STATE RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 .3
DM54S189A High Speed 64-Bit TRI-STATE RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
DM54S287 ( $256 \times 4$ ) 1024-Bit TTL PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $21-8$
DM54S288 ( $32 \times 8$ ) 256-Bit TTL PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 .
DM54S289 64-Bit Open-Collector RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22-3
Alpha-Numerical Index (continued)
DM54S387 ( $256 \times 4$ ) 1024-Bit TTL PROM ..... 21-8
DM54LS471 $(256 \times 8)$ 2048-Bit TTL PROM ..... 21-12
DM54S472 $(512 \times 8)$ 4096-Bit TTL PROM ..... 21-14
DM54S472A $(512 \times 8)$ 4096-Bit TTL PROM ..... 21-14
DM54S472B $(512 \times 8)$ 4096-Bit TTL PROM ..... 21-14
DM54S473 $(512 \times 8)$ 4096-Bit TTL PROM ..... 21-14
DM54S473A $(512 \times 8)$ 4096-Bit TTL PROM ..... 21-14
DM54S474 ( $512 \times 8$ ) 4096-Bit TTL PROM ..... 21-16
DM54S474A $(512 \times 8)$ 4096-Bit TTL PROM ..... 21-16
DM54S474B $(512 \times 8)$ 4096-Bit TTL PROM ..... 21-16
DM54S475 $(512 \times 8)$ 4096-Bit TTL PROM ..... 21-16
DM54S475A $(512 \times 8)$ 4096-Bit TTL PROM ..... 21-16
DM54S570 $(512 \times 4)$ 2048-Bit TTL PROM ..... 21-10
DM54S570A $(512 \times 4)$ 2048-Bit TTL PROM ..... 21-10
DM54S571 $(512 \times 4)$ 2048-Bit TTL PROM ..... 21-10
DM54S571A $(512 \times 4)$ 2048-Bit TTL PROM ..... 21-10
DM54S571B $(512 \times 4)$ 2048-Bit TTL PROM ..... 21-10
DM54S572 ( $1024 \times 4$ ) 4096-Bit TTL PROM ..... 21-22
DM54S572A $(1024 \times 4)$ 4096-Bit TTL PROM ..... 21-22
DM54S573 (1024 $\times 4$ ) 4096-Bit TTL PROM ..... 21-22
DM54S573A ( $1024 \times 4$ ) 4096-Bit TTL PROM ..... 21-22
DM54S573B (1024 $\times 4$ 4) 4096-Bit TTL PROM ..... 21-22
DM74S188 $(32 \times 8)$ 256-Bit TTL PROM ..... 21-6
DM74S189 64-Bit $(16 \times 4)$ TRI-STATE RAM ..... 22-3
DM74S189A High Speed 64-Bit TRI-STATE RAM ..... 22-3
DM74S287 $(256 \times 4)$ 1024-Bit TTL PROM ..... 21-8
DM74S288 $(32 \times 8)$ 256-Bit TTL PROM ..... 21-6
DM74S289 64-Bit Open-Collector RAM ..... 22-3
DM74S387 $(256 \times 4)$ 1024-Bit TTL PROM ..... 21-8
DM74LS471 $(256 \times 8)$ 2048-Bit TTL PROM ..... 21-12
DM74S472 $(512 \times 8)$ 4096-Bit TTL PROM ..... 21-14
DM74S472A $(512 \times 8)$ 4096-Bit TTL PROM ..... 21-14
DM74S472B $(512 \times 8)$ 4096-Bit TTL PROM ..... 21-14
DM74S473 $(512 \times 8)$ 4096-Bit TTL PROM ..... 21-14
DM74S473A $(512 \times 8)$ 4096-Bit TTL PROM ..... 21-14
DM74S474 ( $512 \times 8$ ) 4096-Bit TTL PROM ..... 21-16
DM74S474A $(512 \times 8)$ 4096-Bit TTL PROM ..... 21-16
DM74S474B $(512 \times 8)$ 4096-Bit TTL PROM ..... 21-16
DM74S475 $(512 \times 8)$ 4096-Bit TTL PROM ..... 21-16
DM74S475A $(512 \times 8)$ 4096-Bit TTL PROM ..... 21-16
DM74S570 $(512 \times 4)$ 2048-Bit TTL PROM ..... 21-10
DM74S570A $(512 \times 4)$ 2048-Bit TTL PROM ..... 21-10
DM74S571 $(512 \times 4)$ 2048-Bit TTL PROM ..... 21-10
DM74S571A $(512 \times 4)$ 2048-Bit TTL PROM ..... 21-10
DM74S571B $(512 \times 4)$ 2048-Bit TTL PROM ..... 21-10
DM74S572 (1024 $\times 4$ ) 4096-Bit TTL PROM ..... 21-22
DM74S572A $(1024 \times 4)$ 4096-Bit TTL PROM ..... 21-22
DM74S573 (1024 × 4) 4096-Bit TTL PROM ..... 21-22
DM74S573A ( $1024 \times 4$ ) 4096-Bit TTL PROM ..... 21-22
DM74S573B (1024×4) 4096-Bit TTL PROM ..... 21-22
DM75S06 Open-Collector Non-Inverting, 64-Bit (16 $\times 4$ ) RAM ..... 22-10
DM75S07 TRI-STATE Non-Inverting, 64-Bit (16 $\times 4$ ) RAM ..... 22-10
Alpha-Numerical Index (continued)
DM75S07A High Speed TRI-STATE Non-Inverting, 64-Bit ( $16 \times 4$ ) RAM ..... 22-10
DM75S68 $16 \times 4$ Edge Triggered Register ..... 22-24
DM76S64 Bipolar Character Generator ..... 21-44
DM76S128 Bipolar Character Generator ..... 21-24
DM77SR25 ( $512 \times 8$ ) 4k-Bit Registered TTL PROM ..... 21-20
DM77SR25B $(512 \times 8) 4 k$-Bit Registered TTL PROM ..... 21-20
DM77S180 $(1024 \times 8)$ 8192-Bit TTL PROM ..... 21-24
DM77LS181 ( $1024 \times 8$ ) 8192-Bit TTL PROM ..... 21-26
DM77S181 $(1024 \times 8) 8192$-Bit TTL PROM ..... 21-24
DM77S181A ( $1024 \times 8$ ) 8192-Bit TTL PROM ..... 21-24
DM77SR181 ( $1024 \times 8$ ) 8k-Bit Registered TTL PROM ..... 21-28
DM77S184 $(2048 \times 4) 8192$-Bit TTL PROM ..... 21-30
DM77S185 ( $2048 \times 4$ ) 8192-Bit TTL PROM ..... 21-30
DM77S185A $(2048 \times 4) 8192$-Bit TTL PROM ..... 21-30
DM77S185B $(2048 \times 4) 8192-$ Bit TTL PROM ..... 21-30
DM77S190 $(2048 \times 8)$ 16,384-Bit TTL PROM ..... 21-32
DM77S190A $(2048 \times 8)$ 16,384-Bit TTL PROM ..... 21-32
DM77S190B $(2048 \times 8) 16,384$-Bit TTL PROM ..... 21-32
DM77S191 $(2048 \times 8) 16,384$-Bit TTL PROM ..... 21-32
DM77S191A ( $2048 \times 8$ ) 16,384-Bit TTL PROM ..... 21-32
DM77S191B $(2048 \times 8)$ 16,384-Bit TTL PROM ..... 21-32
DM77S195A ( $4096 \times 4$ ) 16,384-Bit TTL PROM ..... 21-34
DM77S195B ( $4096 \times 4$ ) 16,384-Bit TTL PROM ..... 21-34
DM77S280 $(1024 \times 8) 8192$-Bit TTL PROM ..... 21-24
DM77S281 ( $1024 \times 8$ ) 8192-Bit TTL PROM ..... 21-24
DM77S281A $(1024 \times 8) 8192$-Bit TTL PROM ..... 21-24
DM77S290 ( $2048 \times 8$ ) 16,384-Bit TTL PROM ..... 21-32
DM77S290A $(2048 \times 8)$ 16,384-Bit TTL PROM ..... 21-32
DM77S290B $(2048 \times 8)$ 16,384-Bit TTL PROM ..... 21-32
DM77S291 ( $2048 \times 8$ ) 16,384-Bit TTL PROM ..... 21-32
DM77S291A $(2048 \times 8)$ 16,384-Bit TTL PROM ..... 21-32
DM77S291B $(2048 \times 8)$ 16,384-Bit TTL PROM ..... 21-32
DM77S321 ( $4096 \times 8$ ) 32,768-Bit TTL PROM ..... 21-36
DM77S321A ( $4096 \times 8$ ) 32,768-Bit TTL PROM ..... 21-36
DM77S401 First-In, First-Out (FiFo) $64 \times 4,64 \times 5$ Serial Memories ..... 22-16
DM77S401A First-In, First-Out (FiFo) $64 \times 4,64 \times 5$ Serial Memories ..... 22-20
DM77S402 First-In, First-Out (FiFo) $64 \times 4,64 \times 5$ Serial Memories ..... 22-16
DM77S402A First-In, First-Out (FiFo) $64 \times 4,64 \times 5$ Serial Memories ..... 22-20
DM77S421 ( $4096 \times 8$ ) 32,768-Bit TTL PROM ..... 21-36
DM77S421A ( $4096 \times 8$ ) 32,768-Bit TTL PROM ..... 21-36
DM77SR474 ( $512 \times 8$ ) 4k-Bit Registered TTL PROM ..... 21-18
DM77SR474B $(512 \times 8)$ 4k-Bit Registered TTL PROM ..... 21-18
DM77SR476 $(512 \times 8) 4 k$-Bit Registered TTL PROM ..... 21-20
DM77SR476B $(512 \times 8) 4 \mathrm{k}$-Bit Registered TTL PROM ..... 21-20
DM85S06 Open-Collector Non-Inverting, 64-Bit (16×4) RAM ..... 22-10
DM85S07 TRI-STATE Non-Inverting, $64-\operatorname{Bit}(16 \times 4)$ RAM ..... 22-10
DM85S07A High Speed TRI-STATE Non-Inverting, 64-Bit ( $16 \times 4$ ) RAM ..... 22-10
DM85S68 $16 \times 4$ Edge Triggered Register ..... 22-24
DM86S64 Bipolar Character Generator ..... 21-44
DM86S128 Bipolar Character Generator ..... 21-55
DM87SR25 ( $512 \times 8$ ) 4k-Bit Registered TTL PROM ..... 21-20
DM87SR25B $(512 \times 8)$ 4k-Bit Registered TTL PROM ..... 21-20
Alpha-Numerical Index (Continued)
DM87S180 ( $1024 \times 8$ ) 8192-Bit TTL PROM ..... 21-24
DM87LS181 $(1024 \times 8)$ 8192-Bit TTL PROM ..... 21-26
DM87S181 ( $1024 \times 8$ ) 8192-Bit TTL PROM ..... 21-24
DM87S181A $(1024 \times 8) 8192$-Bit TTL PROM ..... 21-24
DM87SR181 ( $1024 \times 8$ ) 8k-Bit Registered TTL PROM ..... 21-28
DM87S184 $(2048 \times 4) 8192$-Bit TTL PROM ..... 21-30
DM87S185 $(2048 \times 4) 8192$-Bit TTL PROM ..... 21-30
DM87S185A $(2048 \times 4) 8192$-Bit TTL PROM ..... 21-30
DM87S185B $(2048 \times 4) 8192$-Bit TTL PROM ..... 21-30
DM87S190 ( $2048 \times 8$ ) 16,384-Bit TTL PROM ..... 21-32
DM87S190A $(2048 \times 8)$ 16,384-Bit TTL PROM ..... 21-32
DM87S190B $(2048 \times 8)$ 16,384-Bit TTL PROM ..... 21-32
DM87S191 ( $2048 \times 8$ ) 16,384-Bit TTL PROM ..... 21-32
DM87S191A $(2048 \times 8)$ 16,384-Bit TTL PROM ..... 21-32
DM87S191B $(2048 \times 8)$ 16,384-Bit TTL PROM ..... 21-32
DM87S195A ( $4096 \times 4$ ) 16,384-Bit TTL PROM ..... 21-34
DM87S195B ( $4096 \times 4$ ) 16,384-Bit TTL PROM ..... 21-34
DM87S280 $(1024 \times 8) 8192$-Bit TTL PROM ..... 21-24
DM87S281 $(1024 \times 8) 8192$-Bit TTL PROM ..... 21-24
DM87S281A $(1024 \times 8)$ 8192-Bit TTL PROM ..... 21-24
DM87S290 ( $2048 \times 8$ ) 16,384-Bit TTL PROM ..... 21-32
DM87S290A $(2048 \times 8)$ 16,384-Bit TTL PROM ..... 21-32
DM87S290B $(2048 \times 8)$ 16,384-Bit TTL PROM ..... 21-32
DM87S291 $(2048 \times 8)$ 16,384-Bit TTL PROM ..... 21-32
DM87S291A $(2048 \times 8)$ 16,384-Bit TTL PROM ..... 21-32
DM87S291B $(2048 \times 8)$ 16,384-Bit TTL PROM ..... 21-32
DM87S321 ( $4096 \times 8$ ) 32,768-Bit TTL PROM ..... 21-36
DM87S321A ( $4096 \times 8$ ) 32,768-Bit TTL PROM ..... 21-36
DM87S401 First-In, First-Out (FiFo) $64 \times 4,64 \times 5$ Serial Memories ..... 22-16
DM87S401A First-In, First-Out (FiFo) $64 \times 4,64 \times 5$ Serial Memories ..... 22-20
DM87S402 First-In, First-Out (FiFo) $64 \times 4,64 \times 5$ Serial Memories ..... 22-16
DM87S402A First-In, First-Out (FiFo) $64 \times 4,64 \times 5$ Serial Memories ..... 22-20
DM87S421 ( $4096 \times 8$ ) 32,768-Bit TTL PROM ..... 21-36
DM87S421A ( $4096 \times 8$ ) 32,768-Bit TTL PROM ..... 21-36
DM87SR474 ( $512 \times 8$ ) 4k-Bit Registered TTL PROM ..... 21-18
DM87SR474B $(512 \times 8) 4 k$-Bit Registered TTL PROM ..... 21-18
DM87SR476 ( $512 \times 8$ ) 4k-Bit Registered TTL PROM ..... 21-20
DM87SR476B $(512 \times 8) 4 \mathrm{k}$-Bit Registered TTL PROM ..... 21-20
DP-XXX Advanced Graphic CRT Controller, AGCRTC ..... 5-104
DP7303 8-Bit TRI-STATE Bidirectional Transceiver ..... 2-5, 2-6
DP7304B 8-Bit TRI-STATE Bidirectional Transceiver ..... 2-5, 2-11
DP7307 8-Bit TRI-STATE Bidirectional Transceiver ..... 2-5, 2-16
DP7308 8-Bit TRI-STATE Bidirectional Transceiver ..... 2-5, 2-20
DP7310 Octal Latched Peripheral Drivers ..... 3-4
DP7311 Octal Latched Peripheral Drivers ..... 3-4
DP8212 8-Bit Input/Output Port ..... 8-4
DP8212M 8-Bit Input/Output Port ..... 8-4
DP8216 4-Bit Bidirectional Bus Transceiver ..... 8-11
DP8216M 4-Bit Bidirectional Bus Transceiver ..... 8-11
DP8224 Clock Generator and Driver ..... 8-16
DP8226 4-Bit Bidirectional Bus Transceiver ..... 8-11
DP8226M 4-Bit Bidirectional Bus Transceiver ..... 8-11
Alpha-Numerical Index (continued)
DP8228 System Controller and Bus Driver ..... 8-22
DP8228M System Controller and Bus Driver ..... 8-22
DP8238 System Controller and Bus Driver ..... 8-22
DP8238M System Controller and Bus Driver ..... 8-22
DP8303 8-Bit TRI-STATE Bidirectional Transceiver. ..... 2-5, 2-6
DP8304B 8-Bit TRI-STATE Bidirectional Transceiver ..... 2-5, 2-11
DP8307 8-Bit TRI-STATE Bidirectional Transceiver ..... 2-5, 2-16
DP8308 8-Bit TRI-STATE Bidirectional Transceiver ..... 2-5, 2-20
DP8310 Octal Latched Peripheral Drivers ..... 3-4
DP8311 Octal Latched Peripheral Drivers ..... 3-4
DP8340 Serial Bi-Phase Transmitter/Encoder ..... 9-3
DP8341 Serial Bi-Phase Receiver/Decoder ..... 9-12
DP8342 High-Speed Serial Transmitter/Encoder ..... 9-23
DP8343 High-Speed Serial Receiver/Decoder ..... 9-32
DP8350 Series CRT Controllers ..... 5-6
DP8400 $\mathrm{E}^{2} \mathrm{C}^{2}$ Expandable Error Checker and Corrector ..... $7-72$
DP8408 Dynamic RAM Controller/Driver ..... 7-26
DP8409 Multi-Mode Dynamic RAM Controller/Driver ..... 7-43
DP8419 High Speed Dynamic RAM Controller/Driver ..... 7-64
DP8460 Data Separator ..... 10-10
DP8464 Disk Pulse Detector ..... 10-31
DP8466 Disk Data Controller ..... 10-34
DP8480 10k ECL to TTL Level Translator with Latch ..... 4-4
DP8481 TTL to 10k ECL Level Translator with Latch ..... $4-7$
DP8482 100k ECL to TTL Level Translator with Latch ..... 4-10
DP8483 TTL to 100k ECL Level Translator with Latch ..... 4-13
DP84240 Octal TRI-STATE MOS Driver ..... 7-15
DP84244 Octal TRI-STATE MOS Driver ..... 7-15
DP84300 Programmable Refresh Timer ..... 7-139
DP84312 Dynamic RAM Controller Interface Circuit for the NS16032 CPU ..... 7-144
DP84322 Dynamic RAM Controller Interface Circuit for the 68000 CPU ..... 7-152
DP84332 Dynamic RAM Controller Interface Circuit for the 8086 and 8088 CPUs ..... 7-167
DS0025C Two Phase MOS Clock Driver ..... 6-4
DS0026 5 MHz Two Phase MOS Clock Driver ..... 6-7
DS0056 5 MHz Two Phase MOS Clock Driver ..... 6-7
DS1488 Quad Line Driver ..... $1-7$
DS1489 Quad Line Receiver ..... 1-10
DS1489A Quad Line Receiver ..... 1-10
DS1603 Dual Line Receiver ..... 1-25
DS1611 Dual Peripheral Driver ..... 3-11
DS1612 Dual Peripheral Driver ..... 3-11
DS1613 Dual Peripheral Driver ..... 3-11
DS1614 Dual Peripheral Driver ..... 3-11
DS1617 Bubble Memory Sense Amplifier ..... 6-17
DS1628 Octal TRI-STATE MOS Driver ..... 6-24
DS1630 Hex CMOS Compatible Buffer ..... 4-16
DS1631 CMOS Dual Peripheral Driver ..... 3-24
DS1632 Dual Peripheral Driver ..... 3-24
DS1633 Dual Peripheral Driver ..... 3-24
DS1634 Dual Peripheral Driver ..... 3-24
DS1644 Quad TTL-to-MOS Clock Driver ..... 6-27
Alpha-Numerical Index (continued)
DS1645 Hex TRI-STATE TTL-to-MOS Latch/Driver ..... 6-30
DS1647 Quad TRI-STATE MOS Memory I/O Register ..... 6-35
DS1648 TRI-STATE TTL-to-MOS Multiplexer/Driver ..... 6.41
DS1649 Hex TRI-STATE TTL-to-MOS Driver ..... 6-46
DS1650 Quad Differential Line Receiver ..... 1-31
DS1651 Quad High Speed MOS Sense Amplifier ..... 6-49
DS1652 Quad Differential Line Receiver ..... 1-31
DS1653 Quad High Speed MOS Sense Amplifier ..... 6-49
DS1671 Bootstrapped Two Phase MOS Clock Driver ..... 6-55
DS1674 Quad TTL-to-MOS Clock Driver ..... 6-27
DS1675 Hex TRI-STATE TTL-to-MOS Latch/Driver ..... 6-30
DS1677 Quad TRI-STATE MOS Memory I/O Register ..... 6-35
DS1678 TRI-STATE TTL-to-MOS Multiplexer/Driver ..... 6.41
DS1679 Hex TRI-STATE TTL-to-MOS Driver ..... 6-46
DS1687 Negative Voltage Relay Driver ..... 3-49
DS1691A (RS-422/RS-423) Line Driver with TRI-STATE ..... $1-37$
DS1692 TRI-STATE Differential Line Driver ..... $1-42$
DS16147 Quad TRI-STATE MOS Memory I/O Register ..... $6-35$
DS16149 Hex MOS Driver ..... 6-62
DS16177 Quad TRI-STATE MOS Memory I/O Register ..... 6.35
DS16179 Hex MOS Driver ..... 6-62
DS26LS31C Quad High Speed Differential Line Driver ..... 1-12
DS26LS31M Quad High Speed Differential Line Driver ..... 1-12
DS26LS32C Quad Differential Line Receiver ..... 1-15
DS26LS32AC Quad Differential Line Receiver ..... 1-15
DS26LS32M Quad Differential Line Receiver ..... 1-15
DS26LS33C Quad Differential Line Receiver ..... 1-15
DS26LS33AC Quad Differential Line Receiver ..... 1-15
DS26LS33M Quad Differential Line Receiver ..... 1-15
DS26S10 Quad Bus Transceiver ..... 2-24
DS26S11 Quad Bus Transceiver ..... 2-24
DS3245 Quad MOS Clock Driver ..... 6-14
DS3486 Quad RS-422, RS-423 Line Receiver ..... 1-18
DS3487 Quad TRI-STATE Line Driver ..... $1-22$
DS3587 Quad TRI-STATE Line Driver ..... 1-22
DS3603 Dual Line Receiver ..... 1-25
DS3611 Dual Peripheral Driver ..... 3-11
DS3612 Dual Peripheral Driver ..... 3-11
DS3613 Dual Peripheral Driver ..... $3-11$
DS3614 Dual Peripheral Driver ..... 3-11
DS3616 Bubble Memory Coil Driver ..... 3-17
DS3617 Bubble Memory Sense Amplifier ..... 6-17
DS3628 Octal TRI-STATE MOS Driver ..... 6-24
DS3630 Hex CMOS Compatible Buffer ..... 4-16
DS3631 CMOS Dual Peripheral Driver ..... 3-24
DS3632 CMOS Dual Peripheral Driver ..... 3-24
DS3633 CMOS Dual Peripheral Driver ..... 3-24
DS3634 CMOS Dual Peripheral Driver ..... 3-24
DS3644 Quad TTL-to-MOS Clock Driver ..... 6-27
DS3645 Hex TRI-STATE TTL-to-MOS Latch/Driver ..... 6-30
DS3647 Quad TRI-STATE MOS Memory I/O Register ..... 6-35
DS3648 TRI-STATE TTL-to-MOS Multiplexer/Driver ..... 6-41
Alpha-Numerical Index (coninued)
DS3649 Hex TRI-STATE TTL-to-MOS Driver ..... 6-46
DS3650 Quad Differential Line Receiver ..... 1-31
DS3651 Quad High Speed MOS Sense Amplifier ..... 6-49
DS3652 Quad Differential Line Receiver ..... $1-31$
DS3653 Quad High Speed MOS Sense Amplifier ..... 6-49
DS3654 Printer Solenoid Driver ..... 3-29
DS3656 Quad Peripheral Driver ..... 3-33
DS3658 Quad High Current Peripheral Driver ..... 3-35
DS3662 Quad High Speed Trapezoidal Bus Transceiver ..... 2-29
DS3666 IEEE-488 GPIB Transceiver ..... 2-48
DS3667 TRI-STATE Bidirectional Transceiver ..... 2-56
DS3668 Quad High Current Peripheral Driver ..... 3-38
DS3669 Quad High Current Peripheral Driver ..... 3-41
DS3671 Bootstrapped Two Phase MOS Clock Driver ..... 6-55
DS3674 Quad TTL-to-MOS Clock Driver ..... 6-27
DS3675 Hex TRI-STATE TTL-to-MOS Latch/Driver ..... 6-30
DS3677 Quad TRI-STATE MOS Memory I/O Register ..... 6-35
DS3678 TRI-STATE TTL-to-MOS Multiplexer/Driver ..... 6-41
DS3679 Hex TRI-STATE TTL-to-MOS Driver ..... 6-46
DS3680 Quad Negative Voltage Relay Driver ..... 3-44
DS3685 Hex TRI-STATE Latch ..... 6-59
DS3686 Dual Positive Voltage Relay Driver ..... 3-47
DS3687 Negative Voltage Relay Driver ..... 3-49
DS3691 (RS-422/RS-423) Line Driver with TRI-STATE ..... 1-37
DS3692 TRI-STATE Differential Line Driver ..... 1-42
DS3695 Differential TRI-STATE Bus/Line Transceiver ..... 1-47
DS3696 Differential TRI-STATE Bus/Line Transceiver ..... $1-47$
DS3697 Differential TRI-STATE Bus/Line Transceiver/Repeater ..... 1-47
DS3698 Differential TRI-STATE Bus/Line Transceiver/Repeater ..... 1-47
DS36147 Quad TRI-STATE MOS Memory I/O Register ..... 6-35
DS36149 Hex MOS Driver ..... 6-62
DS36177 Quad TRI-STATE MOS Memory I/O Register ..... 6-35
DS36179 Hex MOS Driver ..... 6-62
DS7640 Quad NOR Unified Bus Receiver ..... 2-68
DS7641 Quad Unified Bus Transceiver ..... 2-70
DS78C20 Dual CMOS Compatible Differential Line Receiver ..... 1-98
DS78C120 Dual CMOS Compatible Differential Line Receiver ..... 1-109
DS78L12 Hex TTL-MOS Inverter/Interface Gate ..... 4-25
DS78LS120 Dual Differential Line Receiver (Noise Filtering and Fail-Safe) ..... 1-116
DS7800 Dual Voltage Level Translator ..... 4-19
DS7810 Quad 2-Input TTL-MOS Interface Gate ..... 4-22
DS7811 Quad 2-Input TTL-MOS Interface Gate ..... 4-22
DS7812 Hex TTL-MOS Inverter ..... 4-22
DS7819 Quad 2-Input TTL-MOS AND Gate ..... 4-27
DS7820 Dual Line Receiver ..... 1-91
DS7820A Dual Line Receiver ..... 1.94
DS7830 Dual Differential Line Driver ..... 1-101
DS7831 Dual TRI-STATE Line Driver ..... 1-104
DS7832 Dual TRI-STATE Line Driver ..... 1-104
DS7833 Quad TRI-STATE Bus Transceiver ..... 2.75
DS7834 Quad TRI-STATE Bus Transceiver ..... 2-79
DS7835 Quad TRI-STATE Bus Transceiver ..... 2.75

## Alpha-Numerical Index (Continued)

DS7836 Quad NOR Unified Bus Receiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-83
DS7837 Hex Unified Bus Receiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-85
DS7838 Quad Unified Bus Transceiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-87
DS7839 Quad TRI-STATE Bus Transceiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $2-79$
DS7880 High Voltage 7-Segment Decoder/Driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-149
DS7889 8-Segment High Voltage Cathode Driver (Active-High Inputs) . . . . . . . . . . . . . . 5-160
DS7897A 8-Digit High Voltage Anode Driver (Active-Low Inputs) . . . . . . . . . . . . . . . . . . 5-160
DS8T26A 4-Bit Bidirectional Bus Transceiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
DS8T26AM 4-Bit Bidirectional Bus Transceiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-89
DS8T28 4-Bit Bidirectional Bus Transceiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-89
DS8T28M 4-Bit Bidirectional Bus Transceiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-89
DS8614 130/225 MHz Low Power Dual Modulus Prescaler . . . . . . . . . . . . . . . . . . . . . . . 11-23
DS8615 130/225 MHz Low Power Dual Modulus Prescaler . . . . . . . . . . . . . . . . . . . . . . . 11-23
DS8616 130/225 MHz Low Power Dual Modulus Prescaler . . . . . . . . . . . . . . . . . . . . . . . . 11-23
DS8617 130/225 MHz Low Power Dual Modulus Prescaler . . . . . . . . . . . . . . . . . . . . . . . . 11-23
DS8621 275 MHz/1.2 GHz VHF/UHF Prescaler . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11-33
DS8622 $500 \mathrm{MHz} / 1.2 \mathrm{GHz}$ Dual Modulus VHF/UHF Prescaler . . . . . . . . . . . . . . . . . . . . 11-36
DS8626 120 MHz Divide-by-40 Prescaler . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11-27
DS8627 130/225 MHz Low Power Prescaler . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11-30
DS8628 130/225 MHz Low Power Prescaler . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 .
DS8629 120 MHz Divide-by-100 Prescaler . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
DS8640 Quad NOR Unified Bus Receiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-68
DS8641 Quad Unified Bus Transceiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-70
DS8642 Quad Transceiver. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 .72
DS8654 8-Output Display Driver (LED, VF, Thermal Printer) . . . . . . . . . . . . . . . . . . . . . . . 5-113
DS8656 Diode Matrix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-1.13
DS8664 14-Digit Decoder/Driver with Low Battery Indicator . . . . . . . . . . . . . . . . . . . . . . . 5-117
DS8666 14-Digit Decoder/Driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
DS8669 2-Digit BCD-to-7-Segment Decoder/Driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-123
DS8692 Printing Calculator Interface Set . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 .
DS8693 Printing Calculator Interface Set . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 5-126
DS8694 Printing Calculator Interface Set . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-126
DS88C20 Dual CMOS Compatible Differential Line Receiver . . . . . . . . . . . . . . . . . . . . . 1-98
DS88C120 Dual CMOS Compatible Differential Line Receiver . . . . . . . . . . . . . . . . . . . . 1-109
DS88L12 Hex TTL-MOS Inverter/Interface Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 . 25
DS88LS120 Dual Differential Line Receiver (Noise Filtering and Fail-Safe) . . . . . . . . . 1-116
DS8800 Dual Voltage Level Translator. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 4-19

DS8811 Quad 2-Input TTL-MOS Interface Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-22
DS8812 Hex TTL-MOS Inverter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
DS8819 Quad 2-Input TTL-MOS AND Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 .
DS8820 Dual Line Receiver. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 .
DS8820A Dual Line Receiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
DS8830 Dual Differential Line Driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-101
DS8831 Dual TRI-STATE Line Driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
DS8832 Dual TRI-STATE Line Driver. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104
DS8833 Quad TRI-STATE Bus Transceiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-75
DS8834 Quad TRI-STATE Bus Transceiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $2-79$
DS8835 Quad TRI-STATE Bus Transceiver .. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-75
DS8836 Quad NOR Unified Bus Receiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 .83
DS8837 Hex Unified Bus Receiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-85
DS8838 Quad Unified Bus Transceiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-87
Alpha-Numerical Index (Continued)
DS8839 Quad TRI-STATㄷ Bus Transceiver ..... 2-79
DS8859A Open Collector Hex Latch LED Driver ..... 5-133
DS8861 MOS-to-LED 5-Segment Driver ..... 5-136
DS8863 MOS-to-LED 8-Digit Driver ..... 5-136
DS8867 8-Segment Constant Current Driver ..... 5-139
DS8869A Open Collector Hex Latch LED Driver ..... 5-133
DS8870 Hex LED Digit Driver ..... 5-141
DS8871 Saturating LED Cathode Driver ..... 5-143
DS8872 Saturating LED Cathode Driver ..... 5-143
DS8873 Saturating LED Cathode Driver ..... 5-143
DS8874 9-Digit Shift Input LED Driver ..... 5-145
DS8877 6-Digit LED Driver ..... 5-147
DS8880 High Voltage 7-Segment Decoder/Driver ..... 5-149
DS8881 Vacuum Fluorescent Display Driver ..... 5-152
DS8884A High Voltage Cathode Decoder/Driver ..... 5-156
DS8885 MOS-to-High Voltage Cathode Buffer ..... 5-158
DS8887 8-Digit High Voltage Anode Driver (Active-High Inputs) ..... 5-160
DS8889 8-Segment High Voltage Cathode Driver (Active-High Inputs) ..... 5-160
DS8891A High Voltage Anode Driver (Active-Low Inputs) ..... 5-164
DS8897A 8-Digit High Voltage Anode Driver (Active-Low Inputs) ..... 5-160
DS8906 AM/FM Digital Phase-Locked Loop Frequency Synthesizer ..... 11-4
DS8907 AM/FM Digital Phase-Locked Loop Frequency Synthesizer ..... 11-10
DS8908 AM/FM Digital Phase-Locked Loop Frequency Synthesizer ..... 11-16
DS8963 MOS-to-LED 8-Digit Driver ..... 5-136
DS8973 9-Digit LED Driver ..... 5-166
DS8975 9-Digit LED Driver ..... 5-166
DS55107 Dual Line Receiver ..... 1-25
DS55108 Dual Line Receiver ..... 1-25
DS55113 Dual TRI-STATE Differential Line Driver ..... $1-52$
DS55114 Dual Differential Line Driver ..... $1-57$
DS55115 Dual Differential Line Receiver ..... 1-61
DS55121 Dual Line Driver ..... $1-66$
DS55122 Triple Line Receiver ..... 1-68
DS55325 Memory Driver ..... 6-66
DS55450 Dual Peripheral Driver ..... 3-51
DS55451 Dual Peripheral Driver ..... 3-51
DS55452 Dual Peripheral Driver ..... 3-51
DS55453 Dual Peripheral Driver ..... 3-51
DS55454 Dual Peripheral Driver ..... 3-51
DS55461 Dual Peripheral Driver ..... 3-62
DS55462 Dual Peripheral Driver ..... 3-62
DS55463 Dual Peripheral Driver ..... $3-62$
DS55464 Dual Peripheral Driver ..... 3-62
DS55493 Quad LED Segment Driver ..... 5-109
DS55494 Hex Digit Driver ..... 5-111
DS75107 Dual Line Receiver ..... 1-25
DS75108 Dual Line Receiver ..... 1-25
DS75113 Dual TRI-STATE Differential Line Driver ..... $1-52$
DS75114 Dual Differential Line Driver ..... 1.57
DS75115 Dual Differential Line Receiver ..... 1-61
DS75121 Dual Line Driver ..... $1-66$
DS75122 Triple Line Receiver ..... 1-68
Alpha-Numerical Index (Continues)
DS75123 Dual Line Driver ..... $1-71$
DS75124 Triple Line Receiver ..... $1-73$
DS75125 Seven-Channel Line Receiver ..... $1-76$
DS75127 Seven-Channel Line Receiver ..... $1-76$
DS75128 Eight-Channel Line Receiver ..... $1-80$
DS75129 Eight-Channel Line Receiver ..... $1-80$
DS75150 Dual Line Driver ..... 1-84
DS75154 Quad Line Receiver ..... $1-87$
DS75160A IEEE-488 GPIB Transceivers ..... 2-61
DS75161A IEEE-488 GPIB Transceivers ..... 2-61
DS75162A IEEE-488 GPIB Transceivers ..... 2-61
DS75207 Dual Line Receiver ..... 1-25
DS75208 Dual Line Receiver ..... 1-25
DS75325 Memory Driver ..... 6-66
DS75361 Dual TTL-to-MOS Driver ..... 6-73
DS75362 Dual TTL-to-MOS Driver ..... 6.78
DS75365 Quad TTL-to-MOS Driver ..... 6.83
DS75450 Series Dual Peripheral Driver ..... 3-51
DS75451 Dual Peripheral Driver ..... 3-51
DS75452 Dual Peripheral Driver ..... 3-51
DS75453 Dual Peripheral Driver ..... 3-51
DS75454 Dual Peripheral Driver ..... 3-51
DS75461 Dual Peripheral Driver ..... 3-62
DS75462 Dual Peripheral Driver ..... 3-62
DS75463 Dual Peripheral Driver ..... 3-62
DS75464 Dual Peripheral Driver ..... 3-62
DS75491 MOS-to-LED Quad Segment Driver ..... 5-106
DS75492 MOS-to-LED Hex Digit Driver ..... 5-106
DS75493 Quad LED Segment Driver ..... 5-109
DS75494 Hex Digit Driver ..... 5-111
Effortless Error Management ..... 7-134
Error Correction the Hard Way ..... 7-124
IDM2900 Family Applications Information ..... 23-72
IDM2901A 4-Bit Bipolar Microprocessor ..... 23-4
IDM2901A-1 4-Bit Bipolar Microprocessor ..... 23.4
IDM2901A-2 4-Bit Bipolar Microprocessor ..... 23-4
IDM2902 Look-Ahead Carry Generator ..... 23-21
IDM2909A Microprogram Sequencer ..... 23-24
IDM2910A Microprogram Controller ..... 23-34
IDM2911A Microprogram Sequencer ..... 23-24
IDM29705 16-Word by 4-Bit Two Port RAM/Register File ..... 22-27
IDM29705A 16-Word by 4-Bit Two Port RAM/Register File ..... 22-27
IDM29803 16-Way Branch Controller ..... 23-51
IDM29811 Next-Address Controller ..... 23-57
Programmable Array Logic Family Series 24 ..... 24-27
Simplification of 2-Bit Error Correction ..... 7-127
Single-Chip Controllers Cover All RAMs from 16k to 256k ..... 7-20 Drivers/Receivers

| TEMPERATURE RANGE |  | DESCRIPTION | PAGE |
| :---: | :---: | :---: | :---: |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  | NUMBER |
| - | DS1488 | Quad Line Driver | 1.7 |
| - | DS1489 | Quad Line Receiver | 1-10 |
| - | DS1489A | Quad Line Receiver | 1-10 |
| *DS26LS31M | DS26LS31C | Quad Differential Line Driver | 1-12 |
| *DS26LS32M | DS26LS32C | Quad Differential Line Receiver | 1-15 |
| - | DS26LS32AC | Quad Differential Line Receiver | 1-15 |
| *DS26LS33M | DS26LS33C | Quad Differential Line Receiver | $1-15$ |
| - | DS26LS33AC | Quad Differential Line Receiver | $1-15$ |
| - | DS3486 | Quad RS-422, RS-423 Line Receiver | 1-18 |
| DS3587 | DS3487 | Quad TRI-STATE Line Driver | 1.22 |
| *DS1603 | DS3603 | Dual TRI-STATE Line Receiver | 1-25 |
| *DS1650 | DS3650 | Quad Differential Line Receiver | 1.31 |
| *DS1652 | DS3652 | Quad Differential Line Receiver | 1.31 |
| *DS1691A | DS3691 | RS422-RS423 Line Drivers | 1.37 |
| *DS1692 | DS3692 | TRI-STATE Differential Line Driver | 1.42 |
| - | DS3695 | Differential TRI-STATE Bus/Line Transceiver | 1.47 |
| - | DS3696 | Differential TRI-STATE Bus/Line Transceiver | 1.47 |
| - | DS3697 | Differential TRI-STATE Bus/Line Transceiver/ Repeater | 1.47 |
| - | DS3698 | Differential TRI-STATE Bus/Line Transceiver/ Repeater | 1.47 |
| *DS55107 | DS75107 | Dual Line Receiver | 1.25 |
| - | DS75207 | Dual Line Receiver | 1.25 |
| *DS55108 | DS75108 | Dual Line Receiver | 1.25 |
| - | DS75208 | Dual Line Receiver | 1.25 |
| *DS55113 | DS75113 | Dual TRI-STATE Differential Line Driver | 1.52 |
| *DS55114 | DS75114 | Dual Differential Line Driver | 1.57 |
| *DS55115 | DS75115 | Dual Differential Line Receiver | 1.61 |
| DS55121 | DS75121 | Dual Line Driver | 1.66 |
| *DS55122 | DS75122 | Triple Line Receiver | 1.68 |
| - | DS75123 | Dual Line Driver | 1.71 |
| - | DS75124 | Triple Line Receiver | 1.73 |
| - | DS75125 | Seven-Channel Line Receiver | 1.76 |
| - | DS75127 | Seven-Channel Line Receiver | 1.76 |
| - | DS75128 | Eight-Channel Line Receiver | 1.80 |
| - | DS75129 | Eight-Channel Line Receiver | 1.80 |
| - | DS75150 | Dual Line Driver | 1.84 |
| - | DS75154 | Dual Line Receiver | 1.87 |
| DS7820 | DS8820 | Dual Line Receiver | 1.91 |
| *DS7820A | DS8820A | Dual Line Receiver | $1-94$ |
| *DS78C20 | DS88C20 | Dual CMOS Compatible Differential Line Receiver | $1-98$ |
| *DS7830 | DS8830 | Dual Differential Line Driver | 1-101 |
| *DS7831 | DS8831 | Dual TRI-STATE Line Driver | 1-104 |
| *DS7832 | DS8832 | Dual TRI-STATE Line Driver | 1-104 |
| *DS78C120 | DS88C120 | Dual CMOS Compatible Line Receiver | 1-109 |
| *DS78LS120 | DS88LS120 | Dual Differential Line Receiver | 1-116 |
| MM78C29 | MM88C29 | Quad Single-Ended Line Driver | CMOS |
| MM78C30 | MM88C30 | Dual Differential Line Driver | CMOS |
| - | AN-22 | Integrated Circuits for Digital Data Transmission | 1-123 |
| - | AN-108 | Transmission Line Characteristics | 1-139 |
| - | AN-214 | Transmission Line Drivers and Receivers for EIA Standards RS-422 and RS-423 | 1-145 |
| - | AN-216 | Summary of Electrical Characteristics of Some Well Known Digital Interface Standards | 1-155 |

[^1]
## UNBALANCED (COMMON-MODE) TRANSMISSION DRIVERS AND RECEIVERS

Unbalanced data transmission isn't recommended for long lines or fast data rates. Unbalanced line receivers are sensitive to common-mode noise, such as ground IR noise and induced reactive noise. Unbalanced line drivers should employ slew rate control to prevent near end crosstalk to other wires in the cable. Receivers should employ response control and hysteresis. Unbalanced data transmission was preferred because the cabling requires only one wire/ signal plus ground and the circuits were lower cost. New lower cost circuits available today negate the last argument. Many old interfaces such as RS-232 will continue to exist for many years, and so will the application for unbalanced circuits.

Line length is a function of data rate (baud) and slew rate. The recommended safe operating area (line length vs baud rate is shown below for 24 AWG wire. It assumes that a differential line receiver is used which is referenced at the driver ground. Also, it assumes that the driver slew rate is between 0.1 to 0.3 times the reciprocal of the baud rate (minimum unit interval). Otherwise, line lengths greater than 50 feet are not recommended. The exception to line length is the 360 I/O coaxial interface. The coaxial provides improved grounding and eliminates crosstalk.


| $\begin{gathered} \text { Propagation } \\ \begin{array}{c} \text { Delay } \\ \text { (ns) } \end{array} \\ \hline \end{gathered}$ | Output <br> Voltage (V) | Output Current (mA) | Slew Rate Control | Party-Line <br> Application | Open-Collector or Open Emitter | Power Supplies (V) | Standard | Circuits/ Package | Device Number |  | Comment | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | Commercial $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\begin{gathered} \text { Military } \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |  |
| 200 | $\pm 6$ or $\pm 9$ | $\pm 6$ | Ios/C |  |  | $\pm 9$ or $\pm 15$ | RS-232 | 4 | DS1488 |  |  | 1.7 |
| 60 | $\pm 5$ | $\pm 10$ | los/c |  |  | $\pm 12$ | RS-232 | 2 | DS75150 |  |  | 1.84 |
| 200 | $\pm 2$ | $\pm 20$ | CEXT | Yes | TRI-STATE ${ }^{\text {® }}$ | 5 or $\pm 5$ | RS-423 | 4 | DS3691 | DS1691A |  | 1.37 |
| 200 | $\pm 2$ | $\pm 20$ | CEXT | Yes | TRI-STATE | 5 or $\pm 5$ | MIL 188-114 | 4 | DS3692 | DS1692 | $\pm 10 \mathrm{~V}$ common-mode range | 1.42 |
| 10 | 2.4 | -100 |  | Yes | Emitter | 5 | 360 I/O | 2 | DS75121 | DS55121 | $50 \Omega$ coax. driver | 1-66 |
| 10 | 2.4 | -100 |  | Yes | Emitter | 5 | 360 I/O | 2 | DS75123 |  | $50 \Omega$ coax. driver (IBM) | 1.71 |
| 20 | 0.7 | 300 |  | Yes | Emitter and Collector | 5 |  | 2 | DS75450 |  |  | 3-51 |
| 18 | 0.7 | 300 |  | Yes | Collector | 5 |  | 2 | DS75451 | DS55451 |  | 3-51 |
| 26 | 0.7 | 300 |  | Yes | Collector | 5 |  | 2 | DS75452 | DS55452 |  | 3-51 |
| 18 | 0.7 | 300 |  | Yes | Collector | 5 |  | 2 | DS75453 | DS55453 |  | 3-51 |
| 27 | 0.7 | 300 | , | Yes | Collector | 5 |  | 2 | DS75454 | DS55454 |  | 3-51 |


| $\begin{gathered} \text { Propagation } \\ \text { Delay } \\ \text { (ns) } \\ \hline \end{gathered}$ | Threshold Sensitivity (V) | Input | $\begin{aligned} & \text { Hysteresis } \\ & (\mathrm{mV}) \end{aligned}$ | Response Control |  | Power Supplies (V) |  | Circuits/ <br> Package | Device Number |  | Comments | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Range (V) |  |  | $\text { TRI-STATE }{ }^{\text {® }}$ |  | Standard |  | $\begin{gathered} \text { Commercial } \\ 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} \text { Military } \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |  |
| 30 | 3 | $\pm 25$ | 250 | CEXT |  | 5 | RS-232 | 4 | DS1489 |  |  | 1-10 |
| 30 | 3 | $\pm 25$ | 1150 | CEXT |  | 5 | RS-232 | 4 | DS1489A |  | Preferential in applications to DS1489 | 1-10 |
| 22 | 3 | $\pm 25$ | 800 | CEXT |  | 5 or 15 | RS-232 | 4 | DS75154 |  |  | $1-87$ |
| 50 | $\pm 0.2$ | $\pm 25$ | 50 | CEXT | Strobed | 5 | RS-423 | 2 | DS88LS120 | DS78LS120 | Fail-safe | 1-116 |
| 50 | $\pm 0.2$ | $\pm 25$ | 50 | $\mathrm{C}_{\text {EXT }}$ | Strobed | 5 to 15 | RS-423 | 2 | DS88C120 | DS78C120 | Fail-safe | 1-109 |
| 17 | $\pm 0.2$ | $\pm 7$ | 100 |  | TRI-STATE | 5 | RS-423 | 4 | DS26LS32C | DS26LS32M |  | 1-15 |
| 23 | $\pm 0.2$ | $\pm 7$ | 100 |  | TRI-STATE | 5 | RS-423 | 4 | DS26LS32AC |  | Fail-safe | 1-15 |
| 17 | $\pm 0.5$ | $\pm 15$ | 200 |  | TRI-State | 5 | RS-423 | 4 | DS26LS33C | DS26LS33M |  | 1-15 |
| 23 | $\pm 0.5$ | $\pm 15$ | 200 |  | TRI-StATE | 5 | RS-423 | 4 | DS26LS33AC |  | Fail-safe | 1-15 |
| 25 | $\pm 0.1$ | $\pm 15$ | 100 |  | TRI-STATE | 5 | RS-423 | 4 | DS3486 |  |  | 1-18 |
| 20 | 0.8 to 2 | 7 | 600 |  | Strobed | 5 | 360 I/O | 3 | DS75122 | DS55122 | $50 \Omega$ coax. receiver | 1-68 |
| 20 | 0.8 to 2 | 7 | 400 |  | Strobed | 5 | 360 I/O | 3 | DS75124 | DS55124 | $50 \Omega$ coax. receiver (IBM) | $1-73$ |
| 16 | 0.7 to 1.7 | $-2 / 7$ |  |  |  | 5 | 360 I/O | 7 | DS75125 |  | IBM coax. receiver | 1-76 |
| 16 | 0.7 to 1.7 | -2/7 |  |  |  | 5 | 360 I/O | 7. | DS75127 |  | IBM coax. receiver | 1-76 |
| 16 | 0.7 to 1.7 | -2/7 |  |  |  | 5 | 360 I/O | 8 | DS75128 |  | IBM coax. receiver | 1-80 |
| 16 | 0.7 to 1.7 | -2/7 |  |  |  | 5 | 360 I/O | 8 | DS75129 |  | IBM coax. receiver | 1-80 |

Selection Guide

## BALANCED (DIFFERENTIAL) TRANSMISSION LINE DRIVERS AND RECEIVERS

Balanced data transmission is applicable for long lines in the presence of high common-mode noise. Balanced circuits don't generate much noise and are also not susceptible to commonmode noise, and therefore work well in long lines when cabled with other signals.

Line length is a function of data rate (baud) and the combination of IR drop and skin effect. Refer to $\mathrm{AN}-108$ and $\mathrm{AN}-22$. The recommended safe operating area (line length vs baud rate) is shown for 24 AWG wire.


BALANCED DRIVERS

|  |  |  |  |  |  |  |  |  | Devic | e Number |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Delay (ns) | $\left\lvert\, \begin{aligned} & \text { VOL (V) } \\ & \mathrm{IOL}(\mathrm{~mA}) \end{aligned}\right.$ | $\left\lvert\, \begin{aligned} & \mathrm{OH}(\mathrm{~V}) \\ & \mathrm{IOH}(\mathrm{~mA}) \end{aligned}\right.$ | Application | TRI-STATE ${ }^{\text {® }}$ | Open-Collector | Supplies (V) | Standard | Package | $\begin{gathered} \text { Commercial } \\ 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} \text { Military } \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | Comments | Page No. |
| 10 | 0.5/40 | 1.8/-40 |  |  |  | 5 |  | 2 | DS8830 | DS7830 |  | 1-101 |
| 100 | 0.4/11 | 2.9/-57 |  |  |  | 5 or 15 |  | 2 | MM88C30 | MM78C30 | CMOS comparator | cmos |
| 100 | 0.4/11 | 2.9/-57 |  |  |  | 5 or 15 |  | 2 | MM88C29 | MM78C29 | Non-inverting MM88C30 | CMOS |
| 10 | 0.5/40 | 1.8/-40 | Yes | TRI-STATE | , | 5 |  | 2 | DS8831 | DS7831 |  | 1-104 |
| 10 | 0.5/40 | 1.8/-40 | Yes | TRI-STATE |  | 5 |  | 2 | DS8832 | DS7832 | DS8831 without $\mathrm{V}_{\text {CC }}$ clamp diode | 1-104 |
| 13 | 0.4/40 | 2/-40 | Yes | TRI-STATE | Optional | 5 |  | 2 | DS75113 | DS55113 |  | 1.52 |
| 15 | 0.4/40 | 2/-40 |  |  | Optional | 5 |  | 2 | DS75114 | DS55114 |  | 1.57 |
| 200 | -2/20 | 2/-20 | Yes | TRI-STATE |  | 5 or $\pm 5$ | RS-422 | 2 | DS3691 | DS1691A |  | 1-37 |
| 200 | -2/20 | 2/-20 | Yes | TRI-STATE |  | 5 or $\pm 5$ |  | 2 | DS3692 | DS1692 | $\pm 10 \mathrm{~V}$ TRI-STATE common-mode | 1-42 |
| 15 |  |  | Yes | TRI-STATE |  | 5 | RS-485 | 1 | DS3695 |  | RS-485 Transceiver | 1.47 |
| 15 | . |  | Yes | TRI-STATE |  | 5 | RS-485 | 1 | DS3696 |  | RS-485 Transceiver | 1-47 |
| 15 |  |  | Yes | TRI-STATE |  | 5 | RS-485 | 1 | DS3697 |  | RS-485 Transceiver | $1-47$ |
| 15 |  |  | Yes | TRI-STATE |  | 5 | RS-485 | 1 | DS3698 |  | RS-485 Transceiver | $1-47$ |
| 12 | 0.5/40 | 2.5/-20 | Yes | TRI-STATE |  | 5 | RS-422 | 4 | DS26LS31C | DS26LS31M |  | 1-12 |
| 15 | 0.5/48 | 2/-50 | Yes | TRI-STATE |  | 5 | RS-422 | 4 | DS3487 | DS3587 |  | 1.22 |

## BALANCED RECEIVERS

| Propagation Delay (ns) | Threshold Sensitivity (mV) | Common-Mode Range (V) | $\begin{aligned} & \text { Hysteresis } \\ & (\mathrm{mV}) \end{aligned}$ | Response Control | $\begin{gathered} \text { Strobed or } \\ \text { TRI-STATE } \end{gathered}$ | Power Supplies (V) | Standard | Circuits/ <br> Package | Device Number |  | Comments | Page <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | Commercial $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\frac{\text { Military }}{-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}}$ |  |  |
| 40 | $\pm 1000$ | $\pm 15$ |  | Yes | Strobed | 5 |  | 2 | DS8820 | DS7820 |  | 1-91 |
| 30 | $\pm 1000$ | $\pm 15$ |  | Yes | Strobed | 5 |  | 2 | DS8820A | DS7820A |  | $1-94$ |
| 60 | $\pm 200$ | $\pm 10$ | 50 | Yes | Strobed | 5 to 15 | RS-422 | 2 | DS88C20 | DS78C20 | CMOS compatible | $1-98$ |
| 60 | $\pm 200$ | $\pm 10$ | 50 | Yes | Strobed | 5 to 15 | RS-422 | 2 | DS88C120 | DS78C120 | Fail-safe, CMOS compatible | 1-109 |
| 50 | $\pm 200$ | $\pm 10$ | 50 | Yes | Strobed | 5 | RS-422 | 2 | DS88LS120 | DS78LS120 | Fail-safe | 1-116 |
| 20 | $\pm 500$ | $\pm 15$ |  | Yes | Strobed | 5 |  | 2 | DS75115 | DS55115 |  | $1-61$ |
| 17 | $\pm 200$ | $\pm 7$ | 100 |  | TRI-STATE | 5 | RS-422 | 4 | DS26LS32C | DS26LS32M |  | 1-15 |
| 17 | $\pm 200$ | $\pm 7$ | 100 |  | TRI-STATE | 5 | RS-422 | 4 | DS26LS32AC |  | Fail-Safe | 1-15 |
| 17 | $\pm 500$ | $\pm 15$ | 200 |  | TRI-STATE | 5 | RS-422 | 4 | DS26LS33C | DS26LS33M |  | 1-15 |
| 17 | $\pm 500$ | $\pm 15$ | 200 |  | TRI-STATE | 5 | RS-422 | 4 | DS26LS33AC |  | Fail-Safe | 1-15 |
| 25 | $\pm 200$ | $\pm 10$ | 80 |  | TRI-STATE | 5 | RS-422 | 4 | DS3486 |  |  | 1-18 |
| 10 | $\pm 25$ | $\pm 3$ |  |  | TRI-STATE | $\pm 5$ |  | 4 | DS3650 | DS1650 |  | 1-31 |
| 10 | $\pm 25$ | $\pm 3$ |  |  | Strobed | $\pm 5$ |  | 4 | DS3652 | DS1652 |  | 1-31 |
| 22 | $\pm 200$ | +12, -7 | 70 |  | TRI-StATE | 5 | RS-485 | 1 | DS3695 |  | RS-485 Transceiver | $1-47$ |
| 22 | $\pm 200$ | +12, -7 | 70 |  | TRI-STATE | 5 | RS-485 | 1 | DS3696 |  | RS-485 Transceiver | 1-47 |
| 22 | $\pm 200$ | +12, -7 | 70 |  | TRI-STATE | 5 | RS-485 | 1 | DS3697 |  | RS-485 Transceiver | 1-47 |
| 22 | $\pm 200$ | +12, -7 | 70 |  | TRI-STATE | 5 | RS-485 | 1 | DS3698 |  | RS-485 Transceiver | $1-47$ |
| 17 | $\pm 25$ | $\pm 3$ |  |  | Strobed | $\pm 5$ |  | 2 | DS75107 | DS55107 |  | 1-25 |
| 17 | $\pm 10$ | $\pm 3$ |  |  | Strobed | $\pm 5$ |  | 2 | DS75207 |  |  | 1-25 |
| 17 | $\pm 25$ | $\pm 3$ |  |  | Strobed | $\pm 5$ |  | 2 | DS75108 | DS55108 |  | 1-25 |
| 17 | $\pm 10$ | $\pm 3$ |  |  | Strobed | $\pm 5$ |  | 2 | DS75208 |  |  | 1-25 |
| 17 | $\pm 25$ | $\pm 3$ |  |  | TRI-STATE | $\pm 5$ |  | 2 | DS3603 | DS1603 |  | $1-25$ |

 $( \pm 15 \mathrm{~V})$, which may not be available in some digital systems.

## Transmission Line Drivers/Receivers

## DS1488 Quad Line Driver

## General Description

The DS1488 is a quad line driver which converts standard TTL input logic levels through one stage of inversion to output levels which meet EIA Standard No. RS-232C and CCITT Recommendation V. 24.

## Features

- Current limited output
- Power-off source impedance $\pm 10 \mathrm{~mA}$ typ $300 \Omega \mathrm{~min}$
- Simple slew rate control with external capacitor
- Flexible operating supply range
- Inputs are TTL/LS compatible

Schematic and Connection Diagrams


Dual-In-Line Package


TOP VIEW
Order Number DS1488J or DS1488N
See NS Package J14A or N14A

## Typical Applications

RS232C Data Transmission

*Optional for noise filtering

Absolute Maximum Ratings (Note 1)
Supply Voltage

| $\mathrm{V}^{+}$ | +15V |
| :---: | :---: |
| $\mathrm{V}^{-}$ | -15V |
| Input Voltage ( $\mathrm{V}_{\text {IN }}$ ) | $-15 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 7.0 \mathrm{~V}$ |
| Output Voltage | $\pm 15 \mathrm{~V}$ |
| Operating Temperature Range | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ | 364 |
| Molded Package | 1280 mW |
| Lead Temperature (Soldering, 10 sec ) | $300^{\circ} \mathrm{C}$ |
| *Derate cavity package $9.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above 2 age $10.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. | C; derate molded pack- |

Electrical Characteristics (Notes 2 and 3) $\mathrm{V}_{\mathrm{CC}^{+}}=9 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=-9 \mathrm{~V}$ unless otherwise specified

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| I/L | Logical "0" Input Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  |  | -1.0 | -1.3 | mA |
| $\mathrm{I}_{\mathrm{IH}}$ | Logical " 1 " Input Current | $\mathrm{V}_{\text {IN }}=+5.0 \mathrm{~V}$ |  |  | 0.005 | 10.0 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\begin{aligned} & R_{\mathrm{L}}=3.0 \mathrm{k} \Omega, \\ & \mathrm{~V}_{\mathrm{IN}}=0.8 \mathrm{~V} \end{aligned}$ | $\mathrm{V}^{+}=9.0 \mathrm{~V}, \mathrm{~V}^{-}=-9.0 \mathrm{~V}$ | 6.0 | 7.0 |  | $v$ |
|  |  |  | $\mathrm{V}^{+}=13.2 \mathrm{~V}, \mathrm{~V}^{-}=-13.2 \mathrm{~V}$ | 9.0 | 10.5 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low Level Output Voltage | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=3.0 \mathrm{k} \Omega, \\ & \mathrm{~V}_{\mathrm{IN}}=1.9 \mathrm{~V} \end{aligned}$ | $\mathrm{V}^{+}=9.0 \mathrm{~V}, \mathrm{~V}^{-}=-9.0 \mathrm{~V}$ |  | -6.8 | -6.0 | V |
|  |  |  | $\mathrm{V}^{+}=13.2 \mathrm{~V}, \mathrm{~V}^{-}=-13.2 \mathrm{~V}$ |  | -10.5 | -9.0 | V |
| $\mathrm{los}^{+}$ | High Level Output Short-Circuit Current | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.8 \mathrm{~V}$ |  | -6.0 | -10.0 | -12.0 | mA |
| ' $\mathrm{os}^{-}$ | Low Level Output Short-Circuit Current | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=1.9 \mathrm{~V}$ |  | 6.0 | 10.0 | 12.0 | mA |
| $\mathrm{R}_{\text {OUT }}$ | Output Resistance | $\mathrm{V}^{+}=\mathrm{V}^{-}=0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 2 \mathrm{~V}$ |  | 300 |  |  | $\Omega$ |
| $\mathrm{Icc}^{+}$ | Positive Supply Current (Output Open) | $\mathrm{V}_{\text {IN }}=1.9 \mathrm{~V}$ | $\mathrm{V}^{+}=9.0 \mathrm{~V}, \mathrm{~V}^{-}=-9.0 \mathrm{~V}$ |  | 15.0 | 20.0 | mA |
|  |  |  | $\mathrm{V}^{+}=12 \mathrm{~V}, \mathrm{~V}^{-}=-12 \mathrm{~V}$ |  | 19.0 | 25.0 | mA |
|  |  |  | $\mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{~V}^{-}=-15 \mathrm{~V}$ |  | 25.0 | 34.0 | mA |
|  |  | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}$ | $\mathrm{V}^{+}=9.0 \mathrm{~V}, \mathrm{~V}^{-}=-9.0 \mathrm{~V}$ |  | 4.5 | 6.0 | mA |
|  |  |  | $\mathrm{V}^{+}=12 \mathrm{~V}, \mathrm{~V}^{-}=-12 \mathrm{~V}$ |  | 5.5 | 7.0 | mA |
|  |  |  | $\mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{~V}^{-}=-15 \mathrm{~V}$ |  | 8.0 | 12.0 | mA |
| ${ }^{1} \mathrm{cc}^{-}$ | Negative Supply Current (Output Open) | $\mathrm{V}_{\text {IN }}=1.9 \mathrm{~V}$ | $\mathrm{V}^{+}=9.0 \mathrm{~V}, \mathrm{~V}^{-}=-9.0 \mathrm{~V}$ |  | -13.0 | -17.0 | mA |
|  |  |  | $\mathrm{V}^{+}=12 \mathrm{~V}, \mathrm{~V}^{-}=-12 \mathrm{~V}$ |  | -18.0 | -23.0 | mA |
|  |  |  | $\mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{~V}^{-}=-15 \mathrm{~V}$ |  | -25.0 | -34.0 | mA |
|  |  | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}$ | $\mathrm{V}^{+}=9.0 \mathrm{~V}, \mathrm{~V}^{-}=-9.0 \mathrm{~V}$ |  | -0.001 | -0.015 | mA |
|  |  |  | $\mathrm{V}^{+}=12 \mathrm{~V}, \mathrm{~V}^{-}=-12 \mathrm{~V}$ |  | -0.001 | -0.015 | mA |
|  |  |  | $\mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{~V}^{-}=-15 \mathrm{~V}$ |  | -0.01 | -2.5 | mA |
| $P_{\text {d }}$ | Power Dissipation | $\mathrm{V}^{+}=9.0 \mathrm{~V}, \mathrm{~V}^{-}=-9.0 \mathrm{~V}$ |  |  | 252 | 333 | mW |
|  |  | $\mathrm{V}^{+}=12 \mathrm{~V}, \mathrm{~V}^{-}=-12 \mathrm{~V}$ |  |  | 444 | 576 | mW |

Switching Characteristics ( $\mathrm{V} C \mathrm{C}=9 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-9 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{t}_{\text {pdI }}$ | Propagation Delay to a Logical " 1 " | $\mathrm{R}_{\mathrm{L}}=3.0 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 230 | 350 | ns |
| $\mathrm{t}_{\text {pd0 }}$ | Propagation Delay to a Logical " $0^{\prime \prime}$ | $\mathrm{R}_{\mathrm{L}}=3.0 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 70 | 175 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Rise Time | $\mathrm{R}_{\mathrm{L}}=3.0 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 75 | 100 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Fall Time | $\mathrm{R}_{\mathrm{L}}=3.0 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 40 | 75 | ns |

Note 1: "Absolute Maximum Ratings". are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ temperature range for the DS1488.
Note 3: All currents into device pins shown as positive, out of device pins as.negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

## Applications

By connecting a capacitor to each driver output the slew rate can be controlled utilizing the output current limiting characteristics of the DS1488. For a set slew rate the appropriate capacitor value may be calculated using the following relationship

$$
C=I_{S C}(\Delta T / \Delta V)
$$

where C is the required capacitor, $\mathrm{I}_{\mathrm{Sc}}$ is the short circuit current value, and $\Delta \mathrm{V} / \Delta \mathrm{T}$ is the slew rate.

RS232C specifies that the output slew rate must not exceed 30 V per microsecond. Using the worst case output short circuit current of 12 mA in the above equation, calculations result in a required capacitor of 400 pF connected to each output.

Typical Applications (Continued)

DTL/TTL-to•HTL Translator


DTL/TTL-to-RTL Translator


## AC Load Circuit


${ }^{*} C_{L}$ includes probe and jig capacitance.

Switching Time Waveforms


## Typical Performance Characteristics

## Output Voltage and Current-Limiting Characteristics



## DS1489/DS1489A Quad Line Receiver

## General Description

The DS1489/DS1489A are quad line receivers designed to interface data terminal equipment with data communications equipment. They are constructed on a single monolithic silicon chip. These devices satisfy the specifications of EIA standard No. RS232C. The DS1489/DS1489A meet and exceed the specifications of MC1489/ MC1489A and are pin-for-pin replacements.

## Features

- Four totally separate receivers per package
- Programmable threshold
- Built-in input threshold hysteresis
- "Fail safe" operating mode
- Inputs withstand $\pm 30 \mathrm{~V}$

Schematic and Connection Diagrams


AC Test Circuit and Voltage Waveforms


## Typical Applications


*Optional for noise filtering.

## Absolute Maximum Ratings (Note 1)

The following apply for $T_{A}=25^{\circ} \mathrm{C}$ unless otherwise specified.

| Power Supply Voltage | 10 V |
| :--- | ---: |
| Input Voltage Range | $\pm 30 \mathrm{~V}$ |
| Output Load Current | 20 mA |
| Power Dissipation (Note 2) | 1 W |
| Operating Temperature Range | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation ${ }^{*}$ at $25^{\circ} \mathrm{C}$ |  |
| $\quad$ Cavity Package | 1308 mW |
| Molded Package | 1207 mW |

*Derate cavity package $8.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded pack-
age $9.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

## Electrical Characteristics (Notes 2,3 and 4)

DS1489/DS1489A: The following apply for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 1 \%, 0^{\circ} \mathrm{C} \leq T_{\mathrm{A}} \leq+75^{\circ} \mathrm{C}$ unless otherwise specified.

|  | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{T H}$ | Input High Threshold Voltage | $\begin{aligned} & \mathrm{V}_{\text {OUT }} \leq 0.45 \mathrm{~V} \\ & \mathrm{I}_{\text {OUT }}=10 \mathrm{~mA} \end{aligned}$ | DS1489 | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 1.0 | 1.25 | 1.5 | V |
|  |  |  |  |  | 0.9 |  | 1.6 | V |
|  |  |  | DS1489A | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 1.75 | 2.00 | 2.25 | V |
|  |  |  |  |  | 1.55 |  | 2.40 | V |
| $V_{T L}$ | Input Low Threshold Voltage | $\begin{aligned} & \mathrm{V}_{\text {OUT }} \geq 2.5 \mathrm{~V} \\ & \mathrm{I}_{\text {OUT }}=-0.5 \mathrm{~mA} \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 0.75 | 1.00 | 1.25 | V |
|  |  |  |  |  | 0.65 |  | 1.35 | V |
| IIN | Input Current | $\mathrm{V}_{\text {IN }}=+25 \mathrm{~V}$ |  |  | +3.6 | +5.6 | +8.3 | mA |
|  |  | $\mathrm{V}_{\text {IN }}=-25 \mathrm{~V}$ |  |  | -3.6 | -5.6 | -8.3 | mA |
|  |  | $\mathrm{V}_{\text {IN }}=+3 \mathrm{~V}$ |  |  | +0.43 | +0.53 |  | mA |
|  |  | $\mathrm{V}_{\text {IN }}=-3 \mathrm{~V}$ |  |  | -0.43 | -0.53 |  | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\text {OUT }}=-0.5 \mathrm{~mA}$ | $V_{i N}=0.75 \mathrm{~V}$ |  | 2.6 | 3.8 | 5.0 | V |
|  |  |  | Input = Open |  | 2.6 | 3.8 | 5.0 | V |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage | $\mathrm{V}_{\text {IN }}=3.0 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}$ |  |  |  | 0.33 | 0.45 | V |
| $\mathrm{I}_{\mathrm{sc}}$ | Output Short Circuit Current | $V_{\text {IN }}=0.75 \mathrm{~V}$ |  |  |  | 3.0 |  | mA |
| $\mathrm{I}_{\mathrm{cc}}$ | Supply Current | $\mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}$ |  |  |  | 14 | 26 | mA |
| $\mathrm{P}_{\mathrm{d}}$ | Power Dissipation | $\mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}$ |  |  |  | 70 | 130 | mW |

Swiṭching Characteristics ( $\left.V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| PARAMETER |  | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{t}_{\text {pd1 }}$ | Input to Output "High" <br> Propagation Delay | $\mathrm{R}_{\mathrm{L}}=3.9 \mathrm{k}$, (Figure 1) (ac Test Circuit) |  | 28 | 85 | ns |
| $\mathrm{t}_{\text {pdo }}$ | Input to Output "Low" <br> Propagation Delay | $\mathrm{R}_{\mathrm{L}}=390 \Omega$, (Figure 1) (ac Test Circuit) |  | 20 | 50 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Output Rise Time | $\mathrm{R}_{\mathrm{L}}=3.9 \mathrm{k}$, (Figure 1) (ac Test Circuit) |  | 110 | 175 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Output Fall Time | $\mathrm{R}_{\mathrm{L}}=390 \Omega$, (Figure 1) (ac Test Circuit) |  | 9 | 20 | ns |

[^2]National Semiconductor

## DS26LS31C/DS26LS31M Quad High Speed Differential Line Driver

## General Description

The DS26LS31 is a quad differential line driver designed for digital data transmission over balanced lines. The DS26LS31 meets all the requirements of EIA Standard RS-422 and Federal Standard 1020. It is designed to provide unipolar differential drive to twisted-pair or parallel-wire transmission lines.

The circuit provides an enable and disable function common to all four drivers. The DS26LS31 features TRI-STATE ${ }^{\circledR}$ outputs and logically ANDed complementary outputs. The inputs are all LS compatible and are all one unit load.

The DS26LS31 features a power up/down protection circuit which TRI-STATEs the outputs during power up or down preventing erroneous glitches on the transmission lines.

## Features

- Output skew - 2.0 ns typical
- Input to output delay - 10 ns
- Operation from single 5 V supply
- 16-pin hermetic and molded DIP package
- Outputs won't load line when $\mathrm{V}_{\mathrm{CC}}=0$
- Four line drivers in one package for maximum package density
- Output short-circuit protection
- Complementary outputs
- Meets the requirements of EIA Standard RS-422
- Pin compatible with AM26LS31
- Available in military and commercial temperature range
- Glitch free power up/down


## Logic Diagram



## Connection Diagram



| Absolute Maximum Ratings (Note 1) | Operating Conditions |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | min | MAX | UNITS |
| Supply Voltage 7V | Supply Voltage, $\mathrm{V}_{\text {CC }}$ |  |  |  |
| Input Voltage 7V | DS26LS31M | 4.5 | 5.5 | v |
| Output Voltage 5 V | DS26LS31 | 4.75 | 5.25 | v |
| Output Voltage (Power OFF) $\quad-0.25 \mathrm{~V}$ to 6 V | Temperature, $T_{A}$ |  |  |  |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ | DS26LS31M | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Cavity Package 1509 mW | DS26LS31 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Molded Package 1476 mW |  |  |  |  |
| *Derate cavity package $10.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $11.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. |  |  |  |  |

Electrical Characteristics (Notes 2,3 and 4)

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{IOH}=-20 \mathrm{~mA}$ | 2.5 |  |  | V |
| VOL | Output Low Voltage | $\mathrm{IOL}=20 \mathrm{~mA}$ |  |  | 0.5 | V |
| VIH | Input High Voltage |  | 2.0 |  |  | V |
| VIL | Input Low Voltage |  |  |  | 0.8 | V |
| IIL | Input Low Current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  | -40 | -200 | $\mu \mathrm{A}$ |
| 1 IH | Input High Current | $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| 11 | Input Reverse Current | $\mathrm{V}_{\text {IN }}=7 \mathrm{~V}$ |  |  | 0.1 | mA |
| 10 | TRI-STATE Output Current | $\mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ |  |  | -20 | $\mu \mathrm{A}$ |
| $V_{\text {CL }}$ | Input Clamp Voltage | $1 \mathrm{~N}=-18 \mathrm{~mA}$ |  |  | -1.5 | V |
| ${ }^{\text {ISC }}$ | Output Short-Circuit Current |  | -30 |  | -150 | mA |
| ICC | Power Supply Current | All Outputs Disabled or Active |  | 35 | 60 | mA |

Switching Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :--- | :--- | :--- | :---: | :---: | :---: |
| tPLH | Input to Output | $C_{L}=30 \mathrm{pF}$ |  | 10 | 15 | ns |
| tPHL | Input to Output | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |  | 10 | 15 | ns |
| Skew | Output to Output | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |  | 2.0 | 6.0 | ns |
| tLZ | Enable to Output | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{S} 2$ Open |  | 15 | 35 | ns |
| tHZ | Enable to Output | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{S} 1$ Open |  | 15 | 25 | ns |
| tZL | Enable to Output | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{S} 2$ Open |  | 20 | 30 | ns |
| tZH | Enable to Output | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{S} 1$ Open |  | 20 | 30 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.
Note 2: Unless otherwise specified, min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS26LS31M and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS26LS31. All typicals are given for $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified.
Note 4: Only one output at a time should be shorted.

## AC Test Circuit and Switching Time Waveforms



Note. S1 and S2 of load circuit are closed except where shown.
FIGURE 1. AC Test Circuit


FIGURE 2. Propagation Delays


FIGURE 3. Enable and Disable Times

## Typical Applications

Two-Wire Balanced System, RS-422


## DS26LS32C/DS26LS32M, DS26LS32AC, DS26LS33C/DS26LS33M, DS26LS33AC Quad Differential Line Receivers

## General Description

The DS26LS32 and DS26LS32A are quad differential line receivers designed to meet the RS-422, RS-423 and Federal Standards 1020 and 1030 for balanced and unbalanced digital data transmission.
The DS26LS32 and DS26LS32A have an input sensitivity of 200 mV over the input voltage range of $\pm 7 \mathrm{~V}$ and the DS26LS33 and DS26LS33A have an input sensitivity of 500 mV over the input voltage range of $\pm 15 \mathrm{~V}$.

Both the DS26LS32A and DS26LS33A differ in function from the popular DS26LS32 and DS26LS33 in that input fail-safe circuitry is provided for each receiver, which causes the outputs to go to a logic " 1 " state when the inputs are open.
Each version provides an enable and disable function common to all four receivers and features TRI-STATE ${ }^{\oplus}$ out puts $\because: i$ ith 8 mA sink capability. Constructed using low power Schottky processing, these devices are available over the full military and commercial operating temperature ranges.

## Features

- High differential or common-mode input voltage ranges of $\pm 7 \mathrm{~V}$ on the DS26LS32 and DS26LS32A and $\pm 15 \mathrm{~V}$ on the DS26LS33 and DS26LS33A
$\pm 0.2 \mathrm{~V}$ sensitivity over the input voltage range on the DS26LS32 and DS26LS32A, $\pm 0.5 \mathrm{~V}$ sensitivity on the DS26LS33 and DS26LS33A
- Input fail-safe circuitry on the DS26LS32A and DS26LS33A
- DS26LS32 and DS26LS32A meet all requirements of RS-422 and RS-423
- 6 k minimum input impedance
- 100 mV input hysteresis on the DS26LS32 and DS26LS32A, 200 mV on the DS26LS33 and DS26LS33A
- Operation from a single 5 V supply
- TRI-STATE drive, with choice of complementary output enables for receiving directly onto a data bus
- Pin replacement for Advanced Micro Devices AM26LS32


## Logic Diagram



TL/F/5255-1

## Connection Diagram



## Truth Table

| ENABLE | ENABLE | Input | Output |
| :---: | :---: | :---: | :---: |
| 0 | 1 | X | $\mathrm{Hi}-\mathrm{Z}$ |
| See <br> Note Below |  |  |  |
|  | $\mathrm{V}_{\mathrm{ID}} \geq \mathrm{V}_{\mathrm{TH}}(\mathrm{Max})$ | 1 |  |
|  | $\mathrm{~V}_{\mathrm{ID}} \leq \mathrm{V}_{\mathrm{TH}}(\mathrm{Min})$ | 0 |  |
|  | Open | $1^{\star}$ |  |

Hi-Z = TRI-STATE

* DS26LS32A and DS26LS33A only

Note: Input conditions may be any combination not defined for ENABLE and ENABLE.

Order Number DS26LS32MJ, DS26LS32CJ, DS26LS32CN, DS26LS32ACJ, DS26LS32ACN, DS26LS33MJ, DS26LS33CJ, DS26LS33CN, DS26LS33ACJ or DS26LS33ACN See NS Package J16A or N16A

Absolute Maximum Ratings (Note 1)
Operating Conditions

| Supply Voltage | 7 V |
| :---: | :---: |
| Common-Mode Range | $\pm 25 \mathrm{~V}$ |
| Differential Input Voltage | $\pm 25 \mathrm{~V}$ |
| Enable Voltage | 7 V |
| Output Sink Current | 50 mA |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  |
| Cavity Package | 1433 mW |
| Molded Package | 1362 mW |
| Storage Temperature Range -65 | $-65^{\circ} \mathrm{C}$ to $+165^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | s) $300^{\circ} \mathrm{C}$ |
| *Derate cavity package $9.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; dera $10.9 \mathrm{~mW} \mathrm{l}^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. | erate molded package |


|  | Min | Max | Units |
| :--- | :---: | :---: | :---: |
| Supply Voltage (VCC) <br> DS26LS32M, DS26LS33M | 4.5 | 5.5 | V |
| (MIL) |  |  |  |
| DS26LS32C, DS26LS33C | 4.75 | 5.25 | V |
| DS2LS32AC, DS26LS33AC |  |  |  |
| (COML) |  |  |  |
| Temperature (TA) <br> DS26LS32M, DS26LS33M <br> (MIL) <br> DS26LS32C, DS26LS33C | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DS26LS32AC, DS26LS33AC | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| (COML) |  |  |  |

Electrical Characteristics over the operating temperature range unless otherwise specified (Notes 2, 3 and 4)

|  | Parameter | Conditions |  |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TH }}$ | Differential Input Voltage | $\begin{aligned} & V_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{OH}} \\ & \text { or } \mathrm{V}_{\mathrm{OL}} \text {. } \end{aligned}$ | DS26LS32, DS26LS32A, $-7 \mathrm{~V} \leq \mathrm{V}_{\text {CM }} \leq+7 \mathrm{~V}$ |  | -0.2 | $\pm 0.07$ | 0.2 | V |
|  |  |  | DS26LS33, DS26LS33A, $-15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+15 \mathrm{~V}$ |  | -0.5 | $\pm 0.14$ | 0.5 | V |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance | $-15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+15 \mathrm{~V}$ (One Input AC GND) |  |  | 6.0 | 8.5 |  | $\mathrm{k} \Omega$ |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current (Under Test) | $\mathrm{V}_{\text {IN }}=15 \mathrm{~V}$, Other Input $-15 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq+15 \mathrm{~V}$ |  |  |  |  | 2.3 | mA |
|  |  | $\mathrm{V}_{\text {IN }}=-15 \mathrm{~V}$, Other Input $-15 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq+15 \mathrm{~V}$ |  |  |  |  | -2.8 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Min}, \Delta \mathrm{~V}_{\mathrm{IN}}=1 \mathrm{~V}, \\ & \mathrm{~V}_{\overline{\mathrm{ENABLE}}}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-440 \mu \mathrm{~A} \end{aligned}$ |  | Commercial | 2.7 | 4.2 |  | V |
|  |  |  |  | Military | 2.5 | 4.2 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Min}, \Delta \mathrm{~V}_{\mathrm{IN}}=-1 \mathrm{~V}, \\ & \mathrm{~V}_{\overline{\mathrm{ENABLE}}}=0.8 \mathrm{~V} \end{aligned}$ |  | $\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ |  |  | 0.4 | V |
|  |  |  |  | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\text {IL }}$ | Enable Low Voltage |  |  |  |  |  | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | Enable High Voltage |  |  |  | 2.0 |  |  | V |
| $V_{1}$ | Enable Clamp Voltage | $\mathrm{V}_{C C}=\mathrm{Min}, \mathrm{I}_{\mathrm{IN}=-18 \mathrm{~mA}}$ |  |  |  |  | -1.5 | V |
| $\mathrm{I}_{0}$ | OFF-State (High Impedance) Output Current | $V_{C C}=$ Max |  | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Enable Low Current | $V_{I N}=0.4 \mathrm{~V}$ |  |  |  |  | -0.36 | mA |
| $\mathrm{I}_{\mathrm{IH}}$ | Enable High Current | $V_{I N}=2.7 \mathrm{~V}$ |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| ${ }^{\text {SC }}$ | Output Short-Circuit Current | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max}, \Delta \mathrm{V}_{\mathrm{IN}}=1 \mathrm{~V}$ |  |  | -15 |  | -85 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{All} \mathrm{~V}_{I N}=\mathrm{GND}, \\ & \text { Outputs Disabled } \end{aligned}$ |  | DS26LS32, DS26LS32A |  | 52 | 70 | mA |
|  |  |  |  | DS26LS33, DS26LS33A |  | 57 | 80 | mA |
| 1 | Input High Current | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{HYST}}$ | Input Hysteresis | $\begin{aligned} & T_{A}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V} \end{aligned}$ |  | DS26LS32, DS26LS32A |  | 100 |  | mV |
|  |  |  |  | DS26LS33, DS26LS33A |  | 200 |  | mV |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: All currents into device pins are shown as positive; all currents out of device pins are shown as negative; all voltages are referenced to ground, unless otherwise specified. All values shown as max or min are so classified on absolute value basis.
Note 3: All typical values are $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 4: Only one output at a time should be shorted.

Switching Characteristics $\mathrm{v}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter |  | Conditions | DS26LS32/DS26LS33 |  |  | DS26LS32AIDS26LS33A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Input to Output |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | $\begin{aligned} & 17 \\ & 17 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ |  | $\begin{aligned} & 23 \\ & 23 \end{aligned}$ | $\begin{aligned} & 35 \\ & 35 \end{aligned}$ | ns ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{LZ}} \\ & \mathrm{t}_{\mathrm{HZ}} \end{aligned}$ | ENABLE to Output | $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |  | $\begin{aligned} & 20 \\ & 15 \end{aligned}$ | $\begin{aligned} & 30 \\ & 22 \end{aligned}$ |  | $\begin{aligned} & 15 \\ & 20 \end{aligned}$ | $\begin{aligned} & 22 \\ & 25 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| $\begin{aligned} & \mathrm{t}_{\mathrm{ZL}} \\ & \mathrm{t}_{\mathrm{ZH}} \end{aligned}$ | ENABLE to Output | $C_{L}=15 \mathrm{pF}$ |  | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | $\begin{aligned} & 22 \\ & 22 \end{aligned}$ |  | 14 15 | $\begin{aligned} & 22 \\ & 22 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |

## AC Test Circuit and Switching Time Waveforms

Load Test Circuit for TRI-STATE Outputs


Propagation Delay (Notes 1 and 3)


Note 1: Diagram shown for ENABLE low.
Note 2: S1 and S2 of load circuit are closed except where shown.
Note 3: Pulse generator for all pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Z}_{\mathrm{O}}=50 \Omega ; \mathrm{t}_{\mathrm{r}} \leq 15 \mathrm{~ns} ; \mathrm{t}_{\mathrm{f}} \leq 6.0 \mathrm{~ns}$.

## Typical Applications

Two-Wire Balanced Systems, RS-422


Single Wire with Common Ground Unbalanced Systems, RS-423


## DS3486 Quad RS-422, RS-423 Line Receiver

## General Description

National's quad RS-422, RS-423 receiver features four independent receiver chains which comply with EIA Standards for the electrical characteristics of balanced/ unbalanced voltage digital interface circuits. Receiver outputs are 74 LS compatible, TRI-STATE ${ }^{\circledR}$ structures which are forced to a high impedance state when the appropriate output control pin reaches a logic zero condition. A PNP device buffers each output control pin to assure minimum loading for either logic one or logic zero inputs. In addition, each receiver chain has internal hysteresis circuitry to improve noise margin and discourage output instability for slowly changing input waveforms.

Features

- Four independent receiver chains
- TRI-STATE outputs
- High impedance output control inputs (PIA compatible)
- Internal hysteresis - 140 mV (typ)
-. Fast propagation times - 18 ns (typ)
- TTL compatible
- Single 5 V supply voltage
- Pin compatible and interchangeable with MC3486

Block Diagram


Connection Diagram


# Absolute Maximum Ratings (Note 1) 

## Operating Conditions

|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ | 8 V | Power Supply Voltage, $\mathrm{V}_{\text {CC }}$ | 4.75 | 5.25 | V |
| Input Common-Mode Voltage, VICM | $\pm 25 \mathrm{~V}$ | Operating Temperature, $\mathrm{T}_{\text {A }}$ | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| Input Differential Voltage, $V_{\text {ID }}$ | $\pm 25 \mathrm{~V}$ | Input Common-Mode Voltage | -7.0 | 7.0 | V |
| TRI-STATE Control Input Voltage, $\mathrm{V}_{1}$ | 8 V | Range, VICR |  |  |  |
| Output Sink Current, IO | 50 mA |  |  |  |  |
| Storage Temperature, TSTG | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  | - |  |  |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  |  |  |  |  |
| Cavity Package | 1433 mW |  |  |  |  |
| Molded Package | 1362 mW |  |  |  |  |

## Electrical Characteristics

(Unless otherwise noted, minimum and maximum limits apply over recommended temperature and power supply voltage ranges.

| PARAMETER |  | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Input Voltage - High Logic State (TRI-STATE Control) |  | 2.0 |  |  | V |
| VIL | Input Voltage - Low Logic State (TRI-STATE Control) |  |  |  | 0.8 | V |
| $V_{\text {TH( }}$ ( ) | Differential Input Threshold Voltage | $\begin{aligned} & -7 \mathrm{~V} \leq \mathrm{V}_{I C} \leq 7 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{H}} \text { TRI-STATE }=2 \mathrm{~V} \\ & 10=0.4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{OH}} \geq 2.7 \mathrm{~V} \end{aligned}$ |  | 0.070 | 0.2 | V |
|  |  | $\mathrm{I}^{\mathrm{O}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{OL}} \geq 0.5 \mathrm{~V}$ |  | 0.070 | -0.2 | V |
| I/B(D) | Input Bias Current | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ or 5.25 V , Other Inputs at 0 V |  |  |  |  |
|  |  | $\mathrm{V}_{1}=-10 \mathrm{~V}$ |  |  | -3.25 | mA |
|  |  | $\mathrm{V}_{1}=-3 \mathrm{~V}$ |  |  | -1.50 | mA |
|  |  | $\mathrm{V}_{1}=3 \mathrm{~V}$ |  |  | 1.50 | mA |
|  |  | $\mathrm{V}_{1}=10 \mathrm{~V}$ |  |  | 3.25 | mA |
| Input Balance |  | $-7 \mathrm{~V} \leq \mathrm{V}_{1 \mathrm{C}} \leq 7 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}(3 \mathrm{C})}=2 \mathrm{~V},$ <br> (Note 4) |  |  |  |  |
|  |  | $\mathrm{I}^{\mathrm{O}}=0.4 \mathrm{~mA}, \mathrm{~V}_{\text {ID }}=0.4 \mathrm{~V}$ | 2.7 |  |  | V |
|  |  | $\mathrm{I}_{\mathrm{O}}=8 \mathrm{~mA}, \mathrm{~V}_{\text {ID }}=-0.4 \mathrm{~V}$ |  |  | 0.5 | V |
| IOZ | Output TRI-STATE Leakage Current | $\left.\mathrm{V}_{\text {I }} \mathrm{D}\right)=3 \mathrm{~V}, \mathrm{~V}_{\text {IL }}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ |  |  | -40 | $\mu \mathrm{A}$ |
|  |  | $\left.\mathrm{V}_{\text {I( }} \mathrm{D}\right)=-3 \mathrm{~V}, \mathrm{~V}_{\text {IL }}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.7 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
| Ios | Output Short-Circuit Current | $\begin{aligned} & V_{I(D)}=3 V, V_{I H} \text { TRI-STATE }=2 V \\ & V_{O} \approx 0,(\text { Note } 3) \end{aligned}$ | -15 |  | -100 | mA |
| IIL | Input Current - Low Logic State (TRI-STATE Control) | $\mathrm{V}_{\text {IL }}=0.5 \mathrm{~V}$ |  |  | -100 | $\mu \mathrm{A}$ |
| 1/H | Input Current - High Logic State (TRI-STATE Control) | $\mathrm{V}_{\text {IH }}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IL }}=5.25 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| VIC | Input Clamp Diode Voltage (TRI-STATE Control) | $\mathrm{I} \mathrm{N}=-10 \mathrm{~mA}$ |  |  | -1.5 | V |
| ICC | Power Supply Current | All inputs $V_{\text {IL }}=0 \mathrm{~V}$ |  |  | 85 | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: All currents into device pins are shown as positive, out of device pins are negative. All voltages referenced to ground unless otherwise noted.
Note 3: Only one output at a time should be shorted.
Note 4: Refer to EIA RS-422/3 for exact conditions.

Switching Characteristics (Unless otherwise noted, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.)

|  | PARAMETER | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Propagation Delay Time - Differential Inputs to Output |  |  |  |  |
| tPHL(D) | Output High to Low |  | 19 | 35 | ns |
| tPLH(D) | Output Low to High |  | 19 | 30 | ns |
|  | Propagation Delay Time - TRI-STATE Control to <br> Output |  |  |  |  |
| tPLZ | Output Low to TRI-STATE |  | 23 | 35 | ns |
| tPHZ | Output High to TRI-STATE |  | 25 | 35 | ns |
| tPZH | Output TRI-STATE to High |  | 18 | 30 | ns |
| tPZL | Output TRI-STATE to Low | 20 | 30 | ns |  |

## AC Test Circuits and Switching Time Waveforms



FIGURE 1. Propagation Delay Differential Input to Output

AC Test Circuits and Switching Time Waveforms (Continued)



FIGURE 2. Propagation Delay TRI-STATE Control Input to Output

## National Semiconductor

## Transmission Line Drivers/Receivers

## DS3587/DS3487 Quad TRI-STATE ${ }^{\circledR}$ Line Driver

## General Description

National's quad RS-422 driver features four independent driver chains which comply with EIA Standards for the electrical characteristics of balanced voltage digital interface circuits. The outputs are TRI-STATE ${ }^{\circledR}$ structures which are forced to a high impedance state when the appropriate output control pin reaches a logic zero condition. All input pins are PNP buffered to minimize input loading for either logic one or logic zero inputs. In addition, internal circuitry assures a high impedance output state during the transition between power up and power down.

## Features

- Four independent driver chains
- TRI-STATE outputs
- PNP high impedance inputs (PIA compatible)
- Power up/down protection
- Fast propagation times (typ 10 ns )
- TTL compatible
- Single 5V supply voltage
- Output rise and fall times less than 20 ns (typ 10 ns )
- Pin compatible with MC3487
- Output skew - 2 ns typ

Block Diagram


## Connection Diagram



Truth Table

| INPUT | CONTROL <br> INPUT | NON-INVERTER <br> OUTPUT | INVERTER <br> OUTPUT |
| :---: | :---: | :---: | :---: |
| H | H | H | L |
| L | H | L | H |
| X | L | Z | Z |

[^3]
# Absolute Maximum Ratings (Note 1) 

## Operating Conditions

| Supply Voltage | 8 V |
| :--- | ---: |
| Input Voltage | 5.5 V |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  |
| $\quad$ Cavity Package | 1509 mW |
| $\quad$ Molded Package | 1476 mW |
| *Derate cavity package $10.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above | $25^{\circ} \mathrm{C}$; derate molded |
| package $11.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. |  |


|  | MIN | MAX | UNITS |
| :--- | :---: | :---: | :---: |
| Supply Voltage $\left(V_{C C}\right)$   <br> DS3587   | 4.5 | 5.5 | $V$ |
| DS3487 | 4.75 | 5.25 | V |
| Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DS3587 | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

Electrical Characteristics
(Notes 2, 3, 4 and 5)

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IL }}$ | Input Low Voltage |  |  |  |  | 0.8 | V |
| VIH | Input High Voltage |  |  | 2.0 |  |  | V |
| IIL | Input Low Current | $\mathrm{V}_{\text {IL }}=0.5 \mathrm{~V}$ |  |  |  | -200 | $\mu \mathrm{A}$ |
| I/H | Input High Current |  | $V_{1 H}=2.7 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1 \mathrm{H}}=5.5 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| $V_{C L}$ | Input Clamp Voltage | $\mathrm{I}^{\text {CL }}=-18 \mathrm{~mA}$ |  |  |  | -1.5 | V |
| VOL | Output Low Voltage | $\mathrm{IOL}=48 \mathrm{~mA}$ |  |  |  | 0.5 | V |
| VOH | Output High Voltage | $1 \mathrm{OH}=-20 \mathrm{~mA}$ |  | 2.5 |  |  | V |
| Ios | Output Short-Circuit Current |  |  | -40 |  | -140 | mA |
| Ioz | Output Leakage Current (TRI-STATE) |  | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ |  |  | -100 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| IOFF | Output Leakage Current Power OFF | $\mathrm{V}_{\mathrm{CC}}=0$ | $\mathrm{V}_{\mathrm{O}}=6 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=-0.25 \mathrm{~V}$ |  |  | -100 | $\mu \mathrm{A}$ |
| \| $\mathrm{V}_{\mathrm{OS}}-\overline{\mathrm{V}}_{\mathrm{OS}} \mid$ | Difference in Output Offset Voltage |  |  |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{T}}$ | Differential Output Voltage |  |  | 2.0 |  |  | V |
| $\left\|V_{T}\right\|-\left\|\bar{V}_{T}\right\|$ | Difference in Differential Output Voltage |  |  |  |  | 0.4 | V |
| ICC | Power Supply Current |  | Active |  | 50 | 80 | mA |
|  |  |  | TRI-STATE |  | 35 | 60 | mA |

Switching Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER' | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :--- | :--- | :--- | :---: | :---: | :---: |
| tPHL | Input to Output |  |  | 10 | 15 | ns |
| tPLH | Input to Output |  |  | 10 | 15 | ns |
| $\mathrm{t}_{\mathrm{THL}}$ | Differential Fall Time |  |  | 10 | 15 | ns |
| $\mathrm{t}_{\mathrm{TLH}}$ | Differential Rise Time |  |  | 10 | 15 | ns |
| tPHZ | Enable to Output | $\mathrm{R}_{\mathrm{L}}=200 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 17 | 25 | ns |
| tPLZ | Enable to Output | $\mathrm{R}_{\mathrm{L}}=200 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 15 | 25 | ns |
| tPZH | Enable to Output | $\mathrm{R}_{\mathrm{L}}=\infty, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{S} 1$ Open |  | 11 | 25 | ns |
| tPZL | Enable to Output | $\mathrm{R}_{\mathrm{L}}=200 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{S} 2$ Open |  | 15 | 25 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.
Note 2: Unless otherwise specified, $\min / \max$ limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3487. All typicals are given for $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified.
Note 4: Only one output at a time should be shorted.
Note 5: Symbols and definitions correspond to EIA RS-422, where applicable.

## AC Test Circuits and Switching Time Waveforms




Input pulse: $\mathrm{f}=1 \mathrm{MHz}, 50 \% ; \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}} \leq 15 \mathrm{~ns}$.

FIGURE 1. Propagation Delays


FIGURE 2. TRI-STATE Enable and Disable Delays


FIGURE 3. Differential Rise and Fall Times

National
Transmission Line Semiconductor DS1603/DS3603, DS55107/DS75107, DS55108/DS75108, DS75207, DS75208 Dual Line Receivers

## General Description

The eight products described herein are TTL compatible dual high speed circuits intended for sensing in a broad range of system applications. While the primary usage will be for line receivers or MOS sensing, any of the products may effectively be used as voltage comparators, level translators, window detectors, transducer preamplifiers, and in other sensing applications. As digital line receivers the products are applicable with the SN55109/SN75109 and SN55110/SN75110 companion drivers, or may be used in other balanced or unbalanced party-line data transmission systems. The improved input sensitivity and delay specifications of the DS75207 and DS75208 make them ideal for sensing high performance MOS memories as well as high sensitivity line receivers and voltage comparators. TRI-STATE® products enhance bused organizations.

Input protection diodes are incorporated in series with the collectors of the differential input stage. These diodes are useful in certain applications that have multiple $\mathrm{V}_{\mathrm{CC}}{ }^{+}$supplies or $\mathrm{V}_{\mathrm{CC}}{ }^{+}$supplies that are turned off.

## Features

- Diode protected input stage for power "OFF" condition
- 17 ns typ high speed
- TTL compatible
- $\pm 10 \mathrm{mV}$ or $\pm 25 \mathrm{mV}$ input sensitivity
- $\pm 3 \mathrm{~V}$ input common-mode range
- High input impedance with normal $\mathrm{V}_{\mathrm{Cc}}$, or $V_{c c}=0 \mathrm{~V}$
- Strobes for channel selection
- TRI-STATE outputs for high speed buses
- Dual circuits
- Sensitivity gntd. over full common-mode range
- Logic input clamp diodes-meets both " A " and " $B$ " version specifications
- $\pm 5 \mathrm{~V}$ standard supply voltages


## Connection Diagrams




Order Number DS1603J or DS3603J See NS Package J14A

Order Number DS3603N
See NS Package N14A

## Product Selection Guide

| TEMPERATURE $\rightarrow$ <br> PACKAGE $\rightarrow$ | $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ <br> CAVITY DIP | $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ <br> CAVITY OR MOLDED DIP |  |
| :---: | :---: | :---: | :---: |
| INPUT SENSITIVITY $\rightarrow$ <br> OUTPUT LOGIC $\downarrow$ | $\pm 25 \mathrm{mV}$ | $\pm \mathbf{2 5 ~ m V}$ | $\pm 10 \mathrm{mV}$ |
| TTL Active Pull-up |  |  |  |
| TTL Open Collector | DS55107 | DS75107 | DS75207 |
| TTL TRI-STATE | DS55108 | DS75108 | DS75208 |

Absolute Maximum Ratings
(Notes 1, 2 and 3)
Supply Voltage, $\mathrm{V}_{\mathrm{CC}}{ }^{+}$
7V
Supply Voltage, $\mathrm{V}_{\mathrm{CC}}{ }^{-} \quad-7 \mathrm{~V}$
Differential Input Voltage $\pm 6 \mathrm{~V}$
Common Mode Input Voltage
Strobe Input Voltage 5.5 V $\pm 5 \mathrm{~V}$

Storage Temperature Range
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

## Operating Conditions

| . | $\begin{gathered} \text { DS55107, } \\ \text { DS55108, } \\ \text { DS1603 } \end{gathered}$ |  |  | $\begin{gathered} \text { DS75107, DS75207 } \\ \text { DS75108, DS75208 } \\ \text { DS3603 } \end{gathered}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | NOM | MAX | MIN | NOM | MAX |
| Supply Voltage $\mathrm{V}_{\mathrm{CC}}{ }^{+}$ | 4.5 V | , 5V | 5.5 V | 4.75 V | 5 V | 5.25 V |
| Supply Voltage $\mathrm{VCC}^{-}$ | -4.5V | -5V | $-5.5 \mathrm{~V}$ | -4.75V | -5V | -5.25V |
| Operating Temperature Range | $.55^{\circ} \mathrm{C}$ | to | $+125^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ | to | $+70^{\circ} \mathrm{C}$ |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" * provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS1603, DS55107 and DS55108 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3603, DS75107, DS75108. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V} \mathrm{CC}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

## Typical Applications

Line Receiver Used in a Party-Line or Data-Bus System


Line Receiver Used in MOS Memory System


Schematic Diagrams


Note $1: 1 / 2$ of the dual circuit is shown.
Note 2: *Indicates connections common to second half of dual circuit.
Note 3: Components shown with dash lines are applicable to the DS55107, DS75107 and DS75207 only.

DS1603/DS3603


## DS55107/DS75107, DS55108/DS75108

Electrical Characteristics ( $T_{\text {MIN }} \leq T_{A} \leq T_{\text {MAX }}$ )

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{1 H}$ | High Level Input Current Into A1, B1, A2 or B2 | $\begin{aligned} & V_{C C+}=M a x, V_{c c-}=M a x \\ & V_{I D}=0.5 \mathrm{~V}, V_{I C}=-3 \mathrm{~V} \text { to } 3 \mathrm{~V} \end{aligned}$ |  |  | 30 | 75 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Low Level Input Current Into A1, B1, A2 or B2 | $\begin{aligned} & V_{C C_{+}}=M a x, V_{c c-}=M a x, \\ & V_{I D}=-2 V, V_{I C}=-3 V \text { to } 3 V \end{aligned}$ |  |  |  | -10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathbf{H}}$ | High Level Input Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}^{+}}=\mathrm{Max}, \\ & \mathrm{~V}_{\mathrm{CC}^{-}}=\mathrm{Max} \end{aligned}$ | $\mathrm{V}_{1 \mathrm{H}(\mathrm{S})}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  | Into G1 or G2 |  | $\mathrm{V}_{\mathrm{IH}(\mathrm{S})}=$ Max $\mathrm{V}_{\text {cc }+}$ |  |  | 1 | mA |
| $I_{1 L}$ | Low Level Input Current Into G1 or G2 | $\begin{aligned} & V_{\mathrm{CC}+}=\operatorname{Max}, \mathrm{V}_{\mathrm{CC}-}=\operatorname{Max}, \\ & V_{\mathrm{IL}(\mathrm{~s})}=0.4 \mathrm{~V} \end{aligned}$ |  |  |  | -1.6 | mA |
| $I_{1 H}$ | High Level Input Current Into S | $\mathrm{V}_{\mathrm{CC}+}=$ Max, | $\mathrm{V}_{1 H(S)}=2.4 \mathrm{~V}$; |  |  | 80 | $\mu \mathrm{A}$ |
|  |  | $V_{\text {cc- }}=$ Max | $\mathrm{V}_{\text {(H/S }}=\mathrm{Max} \mathrm{V}_{\text {cC }+}$ |  |  | 2 | mA |
| $1 / 1$ | Low Level Input Current Into S | $\begin{aligned} & V_{\mathrm{CC}+}=\operatorname{Max}, V_{\mathrm{cc}-}=\operatorname{Max} \\ & V_{\mathrm{IL}(\mathrm{~S})}=0.4 \mathrm{~V} \end{aligned}$ |  |  |  | -3.2 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\begin{aligned} & V_{C C+}=\operatorname{Min}, V_{C C-}=\operatorname{Min}, \\ & I_{\text {LOAD }}=-400 \mu \mathrm{~A}, \mathrm{~V}_{1 D}=25 \mathrm{mV}, \\ & V_{I C}=-3 \mathrm{~V} \text { to } 3 \mathrm{~V},(\text { Note } 3) \end{aligned}$ |  | 2.4 |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low Level Output Voltage | $\begin{aligned} & V_{C C+}=M i n, V_{C C-}=M i n, \\ & I_{\text {SINK }}=16 \mathrm{~mA}, V_{I D}=-25 \mathrm{mV}, \\ & V_{I C}=-3 V \text { to } 3 \mathrm{~V} \end{aligned}$ |  |  |  | 0.4 | V |
| $\mathrm{IOH}^{\text {r }}$ | High Level Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}+}=\mathrm{Min}, \mathrm{~V}_{\mathrm{CC}-}=\operatorname{Min} \\ & \mathrm{V}_{\mathrm{OH}}=\operatorname{Max} \mathrm{V}_{\mathrm{CC}+},(\text { Note } 4) \end{aligned}$ |  |  |  | 250 | $\mu \mathrm{A}$ |
| los | Short Circuit Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{cC}_{+}}=\mathrm{Max}, \mathrm{~V}_{\mathrm{cc}-}=\mathrm{Max}, \\ & \text { (Notes } 2 \text { and } 3 \text { ) } \end{aligned}$ |  | -18 |  | -70 | mA |
| $\mathrm{ICCH}_{+}$ | High Logic Level Supply Current From $\mathrm{V}_{\mathrm{cc}}$ | $\begin{aligned} & V_{\mathrm{CC}+}=\mathrm{Max}, \mathrm{~V}_{\mathrm{CC}-}=\mathrm{Max}, \\ & \mathrm{~V}_{\mathrm{ID}}=25 \mathrm{mV}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | 18 | 30 | mA |
| $\mathrm{I}_{\mathrm{CCH}-}$ | High Logic Level Supply Current From $\mathrm{V}_{\mathrm{cc}}$ | $\begin{aligned} & V_{C C+}=M a x, V_{C C-}=M a x, \\ & V_{I D}=25 \mathrm{mV}, T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | -8.4 | -15 | mA |
| $V_{1}$ | Input Clamp Voltage on G or S | $\begin{aligned} & V_{\mathrm{CC}+}=\mathrm{Min}, \mathrm{~V}_{\mathrm{CC}-}=\mathrm{Min}, \\ & \mathrm{I}_{\mathrm{IN}}=-12 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | -1 | -1.5 | V |

Switching Characteristics $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc}}=-5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$,

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH( }}$ | Propagation Delay Time, Low to | $\dot{R_{L}}=390 \Omega, C_{L}=50 \mathrm{pF},$ <br> (Note 1) | (Note 3) |  | 17 | 25 | ns |
|  | Inputs A and B to Output |  | (Note 4) |  | 19 | 25 | ns |
| $\mathrm{tpHL}^{\text {( })}$ | Propagation Delay Time, High to | $\mathrm{R}_{\mathrm{L}}=390 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF},$ <br> (Note 1) | (Note 3) |  | 17 | 25 | ns |
|  | Inputs A and B to Output |  | (Note 4) |  | 19 | 25 | ns |
| $t_{\text {PLH( }}(\mathbf{S})$ | Propagation Delay Time, Low to High Level, From Strobe Input G or $S$ to Output | $\mathrm{R}_{\mathrm{L}}=390 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | (Note 3) |  | 10 | 15 | ns |
|  |  |  | (Note 4) |  | 13 | 20 | ns |
| $\mathrm{t}_{\text {PHL(S) }}$ | Propagation Delay Time, High to Low Level, From Strobe Input G or S to Output | $\mathrm{R}_{\mathrm{L}}=390 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | (Note 3) |  | 8 | 15 | ns |
|  |  |  | (Note 4) |  | 13 | 20 | ns |

Note 1: Differential input is +100 mV to -100 mV pulse. Delays read from 0 mV on input to 1.5 V on output.
Note 2: Only one output at a time should be shorted.
Note 3: DS55107/DS75107 only.
Note 4: DS55108/DS75108 only.

Electrical Characteristics $\left.10^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\right)$

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{IH}}$ | High Level Input Current Into A1, B1, A2 or B2 | $\begin{aligned} & V_{C C+}=M a x, V_{C C-}=M a x \\ & V_{I D}=0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IC}}=-3 \mathrm{~V} \text { to } 3 \mathrm{~V} \end{aligned}$ |  |  | 30 | 75 | $\mu \mathrm{A}$ |
| IIL | Low Level Input Current Into A1, B1, A2 or B2 | $\begin{aligned} & V_{C C^{+}}=M a x, V_{C C-}=M a x \\ & V_{\text {ID }}=-2 V, V_{\text {IC }}=-3 V \text { to } 3 V \end{aligned}$ |  |  |  | -10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | High Level Input Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}+}=\mathrm{Max}, \\ & \mathrm{~V}_{\mathrm{Cc}-}=\mathrm{Max} \end{aligned}$ | $\mathrm{V}_{1 \mathrm{H}(\mathrm{S})}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  | Into G1 or G2 |  | $\mathrm{V}_{\mathrm{IH}(\mathrm{S})}=\mathrm{Max} \mathrm{V}_{\mathrm{CC}+}$ |  |  | 1 | mA |
| $I_{\text {IL }}$ | Low Level Input Current Into G1 or G2 | $\begin{aligned} & V_{\mathrm{CC}+}=M a x, V_{\mathrm{Cc}-}=\mathrm{Max}, \\ & V_{\mathrm{IL}(\mathrm{~S})}=0.4 \mathrm{~V} \end{aligned}$ |  |  |  | -1.6 | mA |
| $\mathrm{I}_{\mathrm{IH}}$ | High Level Input Current Into S | $\begin{aligned} & \mathrm{V}_{\mathrm{Cc}+}=\mathrm{Max}, \\ & \mathrm{~V}_{\mathrm{CC}-}=\mathrm{Max} \end{aligned}$ | $\mathrm{V}_{1 \mathrm{H}(\mathrm{S})}=2.4 \mathrm{~V}$ |  |  | 80 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IH(S) }}=$ Max $\mathrm{V}_{\mathrm{CC}+}$ |  |  | 2 | mA |
| $I_{\text {IL }}$ | Low Level Input Current Into S | $\begin{aligned} & V_{\mathrm{CC}+}=M a x, V_{\mathrm{Cc}-}=M a x, \\ & V_{\mathrm{IL}(\mathrm{~S})}=0.4 \mathrm{~V} \end{aligned}$ |  |  |  | -3.2 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\begin{aligned} & V_{\mathrm{CC}+}=\operatorname{Min}, \mathrm{V}_{\mathrm{CC}-}=\mathrm{Min}, \\ & \mathrm{I}_{\mathrm{LOAD}}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{ID}}=10 \mathrm{mV}, \\ & \mathrm{~V}_{\text {IC }}=-3 \mathrm{~V} \text { to } 3 \mathrm{~V},(\text { Note } 3) \end{aligned}$ |  | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\begin{aligned} & V_{\mathrm{CC}+}=\mathrm{Min}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}, \\ & I_{\mathrm{SINK}}=16 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{D}}=-10 \mathrm{mV}, \\ & V_{\mathrm{IC}}=-3 \mathrm{~V} \text { to } 3 \mathrm{~V} \end{aligned}$ |  |  |  | 0.4 | V |
| $\mathrm{IOH}^{\text {O }}$ | High Level Output Current | $\begin{aligned} & V_{\mathrm{CC}_{+}}=\operatorname{Min}, V_{\mathrm{CC}-}=\operatorname{Min}, \\ & \mathrm{V}_{\mathrm{OH}}=\operatorname{Max} \mathrm{V}_{\mathrm{CC}+},(\text { Note } 4) \end{aligned}$ |  |  |  | 250 | $\mu \mathrm{A}$ |
| los | Short Circuit Output Current | $\begin{aligned} & V_{\mathrm{cc}_{+}}=\mathrm{Max}, \mathrm{~V}_{\mathrm{cc}-}=\mathrm{Max} \\ & \text { (Notes 2, } 3 \text { and } 4 \text { ) } \end{aligned}$ |  | -18 |  | -70 | mA |
| $\mathrm{I}_{\mathrm{CCH}+}$ | High Logic Level Supply Current From $\mathrm{V}_{\mathrm{Cc}}$ | $\begin{aligned} & V_{C C+}=M a x, V_{C C-}=M a x, \\ & V_{1 D}=10 \mathrm{mV}, T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | 18 | 30 | mA |
| $\mathrm{I}_{\mathrm{CCH}}$ - | High Logic Level Supply Current From $\mathrm{V}_{\mathrm{cc}}$ | $\begin{aligned} & V_{C C^{+}}=M a x, V_{C C-}=M a x, \\ & V_{I D}=10 \mathrm{mV}, T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | -8.4 | -15 | mA |
| $V_{1}$ | Input Clamp Voltage on G or S | $\begin{aligned} & V_{\mathrm{CC}+}=\mathrm{Min}, \mathrm{~V}_{\mathrm{CC}-}=\mathrm{Min}, \\ & \mathrm{I}_{\mathbb{N}}=-12 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | -1 | -1.5 | V |

Switching Characteristics $\left(\mathrm{V}_{\mathrm{cc}+}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc}-}=-5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PLH }}(\mathrm{D})$ | Propagation Delay Time, Low-toHigh Level, From Differential Inputs $A$ and $B$ to Output | $\mathrm{R}_{\mathrm{L}}=470 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, (Note 1) |  |  | 35 | ns |
| $\mathrm{t}_{\text {PHL }}(\mathrm{D})$ | Propagation Delay Time, High-toLow Level, From Differential Inputs A and B to Output | $\mathrm{R}_{\mathrm{L}}=470 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, (Note 1) |  |  | 20 | ns |
| $\mathrm{t}_{\text {PLH(S) }}$ | Propagation Delay Time, Low-toHigh Level, From Strobe Input G or S to Output | $\mathrm{R}_{\mathrm{L}}=470 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  |  | 17 | ns |
| $\mathrm{t}_{\text {PHL(S) }}$ | Propagation Delay Time, High-toLow Level, From Strobe Input G or $S$ to Output | $\mathrm{R}_{\mathrm{L}}=470 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  |  | 17 | ns |

Note 1: Differential input is +10 mV to -30 mV pulse. Delays read from 0 mV on input to 1.5 V on output.
Note 2: Only one output at a time should be shorted.
Note 3: DS75207 only.
Note 4: DS75208 only.

DS1603/DS3603
Electrical Characteristics ( $\mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\text {MAX }}$ )

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {IH }}$ | High Level Input Current Into A1, B1, A2 or B2 | $\begin{aligned} & V_{C C+}=M a x, V_{C C-}=M a x, \\ & V_{\text {ID }}=0.5 \mathrm{~V}, V_{\text {IC }}=-3 \mathrm{~V} \text { to } 3 \mathrm{~V} \end{aligned}$ |  |  | 30 | 75 | $\mu \mathrm{A}$ |
| $I_{1 L}$ | Low Level Input Current Into A1, B1, A2 or B2 | $\begin{aligned} & V_{C C+}=M a x, V_{C C-}=M a x, \\ & V_{\text {ID }}=-2 V, V_{\text {IC }}=-3 V \text { to } 3 V \end{aligned}$ |  |  |  | -10 | $\mu \mathrm{A}$ |
| $I_{\text {IH }}$ | High Level Input Current | $\begin{aligned} & V_{C C+}=\operatorname{Max}, \\ & V_{C C-}=M a x \end{aligned}$ | $\mathrm{V}_{\mathrm{IH}(\mathrm{S})}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  | Into G1, G2 or D |  | $\mathrm{V}_{\mathrm{IH}(\mathrm{S})}=\mathrm{Max} \mathrm{V}_{\mathrm{CC}+}$ |  |  | 1 | mA |
| $I_{\text {IL }}$ | Low Level Input Current Into D | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}+}=\mathrm{Max}, \mathrm{~V}_{\mathrm{Cc}-}=\mathrm{Max}, \\ & \mathrm{~V}_{\mathrm{IL}(\mathrm{D})}=0.4 \mathrm{~V} \end{aligned}$ |  |  |  | -1.6 | mA |
| $I_{\text {IL }}$ | Low Level Input Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}+}=\mathrm{Max}, \\ & \mathrm{~V}_{\mathrm{CC}-}=\mathrm{Max}, \\ & \mathrm{~V}_{\mathrm{IL}(\mathrm{G})}=0.4 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{1 \mathrm{H}(\mathrm{D})}=2 \mathrm{~V}$ |  |  | -40 | $\mu \mathrm{A}$ |
|  | Into G1 or G2 |  | $V_{\text {IL ( }}$ ( $)=0.8 \mathrm{~V}$ |  |  | -1.6 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\begin{aligned} & V_{\text {CC }+}=M i n, V_{C C-}=M i n, \\ & I_{\text {LOAD }}=-2 \mathrm{~mA}, \mathrm{~V}_{\text {ID }}=25 \mathrm{mV} \\ & \mathrm{~V}_{\text {IL(D) }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {IC }}=-3 \mathrm{~V} \text { to } 3 \mathrm{~V} \end{aligned}$ |  | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\begin{aligned} & V_{\text {CC }+}=M i n, V_{\text {CC- }}=M i n, \\ & I_{\text {SINK }}=16 \mathrm{~mA}, \mathrm{~V}_{\text {ID }}=-25 \mathrm{mV}, \\ & V_{\text {IL(D) }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {IC }}=-3 \mathrm{~V} \text { to } 3 \mathrm{~V} \end{aligned}$ |  |  |  | 0.4 | V |
| - IOD | Output Disable Current | $\begin{aligned} & V_{C C+}=M a x, \\ & V_{C C-}=M a x \\ & V_{\text {IH(D) }}=2 V \end{aligned}$ | $\mathrm{V}_{\text {OUT }}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}$ |  |  | -40 | $\mu \mathrm{A}$ |
| Ios | Short Circuit Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}+}=\mathrm{Max}, \mathrm{~V}_{\text {IL( }(\mathrm{D})}=0.8 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}-}=\mathrm{Max},(\text { Note 2) } \end{aligned}$ |  | -18 |  | -70 | mA |
| $\mathrm{I}_{\mathrm{CCH}+}$ | High Logic Level Supply Current From $\mathrm{V}_{\mathrm{CC}+}$ | $\begin{aligned} & V_{C C+}=M a x, V_{C \dot{C}-}=M a x, \\ & V_{I D}=25 \mathrm{mV}, T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | 28 | 40 | mA |
| $\mathrm{ICCH}^{-}$ | High Logic Level Supply Current From $\mathrm{V}_{\text {cc- }}$ | $\begin{aligned} & V_{\mathrm{CC}+}=\mathrm{Max}, \mathrm{~V}_{\mathrm{CC}-}=\mathrm{Max}, \\ & \mathrm{~V}_{\mathrm{ID}}=25 \mathrm{mV}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | -8.4 | -15 | mA |
| $V_{1}$ | Input Clamp Voltage on G or D | $\begin{aligned} & V_{C C+}=\operatorname{Min}, V_{C C-}=M i n, \\ & I_{\text {IN }}=-12 \mathrm{~mA}, T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  | . | -1 | -1.5 | V |

Switching Characteristics $\left(\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc}}=-5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PLH }}(\mathrm{D})$ | Propagation Delay Time, Low-toHigh Level, From Differential Inputs A and B to Output | $R_{L}=390 \Omega, C_{L}=50 \mathrm{pF}$, (Note 1) |  | 17 | 25 | ns |
| $\mathrm{t}_{\mathrm{PHL}}(\mathrm{D})$ | Propagation Delay Time, High-toLow Level, From Differential Inputs A and B to Output | $\mathrm{R}_{\mathrm{L}}=390 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, (Note 1) |  | 17 | 25 | ns |
| $\mathrm{t}_{\text {PLH }(S)}$ | Propagation Delay Time, Low-toHigh Level, From Strobe Input G to Output | $\mathrm{R}_{\mathrm{L}}=390 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 10 | 15 | ns |
| $\mathrm{t}_{\text {PHL }}$ (S) | Propagation Delay Time, High-toLow Level, From Strobe Input G to Output | $\mathrm{R}_{\mathrm{L}}=390 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$. |  | 8 | 15 | ns |
| $\mathrm{t}_{1 \mathrm{H}}$ | Disable Low-to-High to Output High to Off | $\mathrm{R}_{\mathrm{L}}=390 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |  |  | 20 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Disable Low-to-High to Output Low to Off | $\mathrm{R}_{\mathrm{L}}=390 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |  |  | 30 | ns |
| $\mathrm{t}_{\mathrm{H} 1}$ | Disable High-to-Low to Output Off to High | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ to $0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  | 25 | ns |
| $\mathrm{t}_{\mathrm{HO}}$ | Disable High-to-Low to Output Off to Low | $\mathrm{R}_{\mathrm{L}}=390 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | . |  | 25 | ns |

[^4]Note 2: Only one output at a time should be shorted.

## General Description

The DS1650/DS3650 and DS1652/DS3652 are TTL compatible quad high speed circuits intended primarily for line receiver applications. Switching speeds have been enhanced over conventional line receivers by the use of Schottky technology, and TRI-STATE ${ }^{\circledR}$ strobing is incorporated offering a high impedance output state for bussed organizations.

The DS1650/DS3650 has active pull-up outputs and offers a TRI-STATE strobe, while the DS1652/DS3652 offers open collector outputs providing implied "AND" operation.

The DS1652/DS3652 can be used for address decoding as illustrated below. All outputs of the DS1652/DS3652 are tied together through a common resistor to 5 V . In
this configuration the DS1652/DS3652 provides the "AND" function. All addresses have to be true before the output will go high. This scheme eliminates the need for an "AND" gate and enhances speed throughput for address decoding.

## Features

- High speed
- TTL compatible
- Input sensitivity
$\pm 25 \mathrm{mV}$
- TRI-STATE outputs for high speed busses
- Standard supply voltages $\pm 5 \mathrm{~V}$
- Pin and function compatible with MC3450 and MC3452


## Connection Diagram

Dual-In-Line Package


Typical Applications


## Truth Table

| INPUT | OUTPUT |  |  |
| :---: | :---: | :---: | :---: |
|  |  | DS1650/ <br> DS3650 | DS1652/ <br> DS3652 |
| $\mathrm{V}_{\text {ID }} \geq 25 \mathrm{mV}$ | L | H | Open |
| $-25 \mathrm{mV} \leq \mathrm{V}_{\text {ID }} \leq 25 \mathrm{mV}$ | H | Open | Open |
|  | L | X | X |
| $\mathrm{V}_{\text {ID }} \leq-25 \mathrm{mV}$ | H | Open | Open |
|  | L | L | L |
|  | H | Open | Open |

[^5]Wired "OR" Data Selecting Using TRI-STATE Logic


Absolute Maximum Ratings (Note 1)
Operating Conditions

| Power Supply Voltages |  |
| :---: | :---: |
| $V_{C C}$ | +7.0 V VCC |
| $V_{\text {EE }}$ | $-7.0 V_{\text {DC }}$ |
| Differential-Mode Input Signal Voltage |  |
| Range, $\mathrm{V}_{\text {IDR }}$ | $\pm 6.0 \mathrm{~V}_{\text {DC }}$ |
| Common-Mode Input Voltage Range, $\mathrm{V}_{\text {ICR }}$ | $\pm 5.0 V_{\text {DC }}$ |
| Strobe Input Voltage, $\mathrm{V}_{\mathrm{I}}(\mathrm{S})$ | $5.5 \mathrm{~V}_{\text {DC }}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  |
| Cavity Package | 1509 mW |
| Molded Package | 1476 mW |

*Derate cavity package $10.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $11.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

## Electrical Characteristics

$\left(V_{C C}=5.0 V_{D C}, V_{E E}=-5.0 \mathrm{~V}_{\mathrm{DC}}, \operatorname{Min} \leq \mathrm{T}_{\mathrm{A}} \leq M a x\right.$, unless otherwise noted) (Notes 2 and 3 )

|  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: |
| Supply Voltage, $\mathrm{V}_{\text {CC }}$ |  |  |  |
| DS1650, DS1652 | 4.5 | 5.5 | $V_{\text {DC }}$ |
| DS3650, DS3652 | 4.75 | 5.25 | $\mathrm{V}_{\mathrm{DC}}$ |
| Supply Voltage, VEE |  |  |  |
| ,DS1650, DS1652 | -4.5 | -5.5 | $\mathrm{V}_{\text {DC }}$ |
| DS3650, DS3652 | -4.75 | -5.25 | $\mathrm{V}_{\mathrm{DC}}$ |
| Operating Temperature, $\mathrm{T}_{\text {A }}$ |  |  |  |
| DS1650, DS1652 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DS3650, DS3652 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Output Load Current, IOL |  | 16 | mA |
| Differential-Mode Input |  |  |  |
| Voltage Range, VIDR | -5.0 | +5.0 | $V_{\text {DC }}$ |
| Common-Mode Input |  |  |  |
| Voltage Range, $\mathrm{V}_{\text {ICR }}$ | $-3.0$ | +3.0 | $V_{D C}$ |
| Input Voltage Range (Any |  |  |  |
| Input to GND), VIR | -5.0 | +3.0 | $V_{\text {DC }}$ |


| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V/IS Input Sensitivity, (Note 5) <br> (Common-Mode Voltage Range $=$ $\left.-3 V \leq V_{(N} \leq 3 V\right)$ | $\begin{aligned} & \operatorname{Min} \leq V_{C C} \leq \operatorname{Max} \\ & \operatorname{Min} \geq V_{E E} \geq \operatorname{Max} \end{aligned}$ |  |  |  | $\pm 25.0$ | mV |
| $\mathrm{I}_{\mathrm{IH}}(\mathrm{I})$ High Level Input Current to Receiver Input | (Figure 5) |  |  |  | 75 | $\mu \mathrm{A}$ |
| IIL(I) Low Level Input Current to Receiver Input | (Figure 6) |  |  |  | -10 | $\mu \mathrm{A}$ |
| High Level Input Current to Strobe Input | (Figure 3) | $\begin{aligned} & V_{1 H}(S)=2.4 \mathrm{~V} \\ & \mathrm{DS} 1650, \mathrm{DS} 1652 \end{aligned}$ |  |  | 100 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & V_{1 H(S)}=2.4 \mathrm{~V}, \\ & D S 3650, D S 3652 \end{aligned}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IH(S) }}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 1 | mA |
| IIL(S) Low Level Input Current to Strobe Input |  | $\mathrm{V}_{1 \mathrm{H}(\mathrm{S})}=0.4 \mathrm{~V}$ |  |  | -1.6 | mA |
| High Level Output Voltage <br> High Level Output Leakage Current | (Figure 1) | DS1650, DS3650 | 2.4 |  |  | VDC |
|  |  | DS1652, DS3652 |  |  | 250 | $\mu \mathrm{A}$ |
| Low Level Output Voltage | (Figure 1) | DS3650, DS3652 |  |  | 0.45 | VDC |
|  |  | DS1650, DS1652 |  |  | 0.50 |  |
| IOS Short-Circuit Output Current (Note 4) | (Figure 4) | DS1650/DS3650 | -18 |  | -70 | mA |
| Output Disable Leakage Current | (Figure 7) | DS1650 |  |  | 100 | $\mu \mathrm{A}$ |
|  |  | DS3650 |  |  | 40 | $\mu \mathrm{A}$ |
| ICCH High Logic Level Supply Current from $V_{C C}$ | (Figure 2) |  |  | 45 | 60 | mA |
| IEEH High Logic Level Supply Current from VEE | (Figure 2) | - |  | -17 | $-30$ | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified, min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3650, DS3652 and the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ range for the DS1650, DS1652. All typical values are for $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5 \mathrm{~V}$ and $\mathrm{V}_{E E}=-5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.
Note 5: A parameter which is of primary concern when designing with line receivers is, what is the minimum differential input voltage required as the receiver input terminals to guarantee a given output logic state. This parameter is commonly referred to as threshold voltage. It is well known that design considerations of threshold voltage are plagued by input offset currents, bias currents, network source resistances, and voltage gain. As a design convenience, the DS1650, DS1652 and the DS3650, DS3652 are specified to a parameter called input sensitivity (VIS). This parameter takes into consideration input offset currents and bias currents and guarantees a minimum input differential voltage to cause a given output logic state with respect to a maximum source impedance of $200 \Omega$ at each input.

Switching Characteristics $\left(V_{C C}=5 V_{D C}, V_{E E}=-5 V_{D C}, T_{A}=25^{\circ} \mathrm{C}\right.$ unless otherwise noted)

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPHL(D) | High-to-Low Logic Level Propagation | (Figure 8) | DS1650/DS3650 |  | 21 | 25 | ns |
|  | Delay Time (Differential Inputs) |  | DS1652/DS3652 |  | 20 | 25 | ns |
| tPLH(D) | Low-to-High Logic Level Propagation |  | DS1650/DS3650 |  | 20 | 25 | ns |
|  | Delay Time (Differential Inputs) |  | DS1652/DS3652 |  | 22 | 25 | ns |
| tPOH(S) | TRI-STATE to High Logic Level Propagation Delay Time (Strobe) | (Figure 9) | DS1650/DS3650 |  | 16 | 21 | ns |
| tPHO(S) | High Logic Level to TRI-STATE <br> Propagation Delay Time (Strobe) |  | DS1650/DS3650 |  | 7 | 18 | ns |
| tPOL(S) | TRI-STATE to Low Logic Level Propagation Delay Time (Strobe) |  | DS1650/DS3650 |  | 19 | 27 | ns |
| tPLO(S) | Low Logic Level to TRI-STATE Propagation Delay Time (Strobe) |  | DS1650/DS3650 |  | 14 | 29 | ns |
| tPHL(S) | High-to-Low Logic Level Propagation Delay Time (Strobe) | (Figure 10) | DS1652/DS3652 |  | 16 | 25 | ns |
| tPLH(S) | Low-to-High Logic Level Propagation Delay Time (Strobe) |  | DS1652/DS3652 |  | 13 | 25 | ns |

## Electrical Characteristic Test Circuits



Channel A shown under test. Other channels are tested similarly.
figure 1. ICEX, $\mathrm{V}_{\mathrm{OH}}$ and $\mathrm{V}_{\mathrm{OL}}$

Electrical Characteristic Test Circuits (Continued)


FIGURE 2. ICCH and IEEH


Note. Channel A shown under test, other channels are tested similarly. Only one output shorted at a time.

FIGURE 4. IOS


Note. Channel $A(-)$ shown under test, other channels are tested similarly. Devices are tested with V1 from $3 V$ to $-3 V$.


FIGURE 3. $I_{I H}(S)$ and $I_{I L}(S)$


Note. Channel $A(-)$ shown under test, other channels are tested similarly. Devices are tested with V1 from 3V to -3 V .

FIGURE 5. IIH


Note. Output of Channel A shown under test, other outputs are tested similarly for $\mathrm{V} 1=0.4 \mathrm{~V}$ and 2.4 V .

FIGURE 6. IIL
FIGURE 7. IOFF

## AC Test Circuits and Switching Time Waveforms



Note. Output of Channel B shown under test, other channels are tested similarly.
S1 at " $A$ " for DS1652/DS3652
S1 at "B" for DS1650/DS3650
$C_{L}=15 \mathrm{pF}$ total for DS1652/DS3652
$C_{L}=50 \mathrm{pF}$ total for DS1650/DS3650


EIN waveform characteristics:
${ }^{\mathrm{t} T L H}$ and t THL $\leq 10$ ns measured $10 \%$ to $90 \%$ PRR $=1 \mathrm{MHz}$ Duty Cycle $=500 \mathrm{~ns}$

FIGURE 8. Receiver Propagation Delay tPLH(D) and tPHL(D)

|  | V1 | V2 | S1 | $\mathbf{8 2}$ | $\mathrm{C}_{\mathrm{L}}$ |
| :---: | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{tPLO}(S)$ | 100 mV | GND | Closed | Closed | 15 pF |
| tPOL(S) | 100 mV | GND | Closed | Open | 50 pF |
| $\mathrm{tPHO}(\mathrm{S})$ | GND | 100 mV | Closed | Closed | 15 pF |
| $\mathrm{tPOH}(\mathrm{S})$ | GND | 100 mV | Open | Closed | 50 pF |

$C_{L}$ includes jig and probe capacitance.
EIN waveform characteristics: $\mathrm{t}_{\mathrm{TLH}}$ and t THL $\leq 10$ ns measured
10\% to $90 \%$
PRR $=1 \mathrm{MHz}$
Duty Cycle $=50 \%$


Note. Output of Channel B shown under test, other channels are tested similarly.

tPOL(S)

tpOH(S)


FIGURE 9. Strobe Propagation Delay tpLe(s), tPOL(S), tPHO(S) and tPOH(S)

## AC Test Circuits and Switching Time Waveforms (Continued)



Note. Output of Chaninel B shown under test, other channels are tested similarly.


Note. EIN waveform characteristics:
tTLH and t THL $\leq 10 \mathrm{~ns}$ measured $10 \%$, to $90 \%$ PRR = 1 MHz
Duty Cycle $=500 \mathrm{~ns}$

FIGURE 10. Strobe Propagation Delay tPLH(S) and tPHL(S)

## Schematic Diagrams



National Semiconductor

## DS1691A/DS3691 (RS-422/RS-423) Line Drivers with TRI-STATE ${ }^{\circledR}$

## General Description

The DS1691A/DS3691 are low power Schottky TTL line drivers designed to meet the requirements of EIA standards RS-422 and RS-423. They feature 4 buffered outputs with high source and sink current capability with internal short circuit protection. A mode control input provides a choice of operation either as 4 independent line drivers or 2 differential line drivers. A rise time control pin allows the use of an external capacitor to reduce rise time for suppression of near end crosstalk to other receivers in the cable.
With the mode select pin low, the DS1691A/DS3691 are dual differential line drivers with TRI-STATE outputs. They feature $\pm 10 \mathrm{~V}$ output common-mode range in TRI-STATE and 0 V output unbalance when operated with $\pm 5 \mathrm{~V}$ supply.

## Features

- Dual RS-422 line driver with mode pin low, or quad RS-423 line driver with mode pin high
- Individually TRI-STATEable differential drivers in differential mode
- Short circuit protection for both source and sinkoutputs
- Outputs will not clamp line with power off or in TRI-STATE
- Individual rise time control for each output
- $100 \Omega$ transmission line drive capability
- Low $\mathrm{I}_{\mathrm{CC}}$ and $\mathrm{I}_{\mathrm{EE}}$ power consumption
$35 \mathrm{~mW} /$ driver typ RS-423 $26 \mathrm{~mW} /$ driver typ
- Low current PNP inputs compatible with TTL, MOS and CMOS


## Connection Diagram

## With Mode Select LOW

(RS-422 Connection)


## Connection Diagram

With Mode Select HIGH (RS-423 Connection)


## Truth Table

| Operation | Inputs |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Mode | $\mathbf{A}(\mathbf{D})$ | $\mathbf{B}(\mathbf{C})$ | $\mathbf{A}(\mathbf{D})$ | $\mathbf{B}(\mathbf{C})$ |
| RS-422 | 0 | 0 | 0 | 0 | 1 |
|  | 0 | 0 | 1 | TRI-STATE | TRI-STATE |
|  | 0 | 1 | 0 | 1 | 0 |
|  | 0 | 1 | 1 | TRI-STATE | TRI-STATE |
| RS-423 | 1 | 0 | 0 | 0 | 0 |
|  | 1 | 0 | 1 | 0 | 1 |
|  | 1 | 1 | 0 | 1 | 0 |
|  | 1 | 1 | 1 | 1 | 1 |

Order Number DS1691AJ, DS3691J or DS3691N See NS Package J16A or N16A

| Supply Voltage |  |
| :--- | ---: |
| $V_{\mathrm{CC}}$ | 7 V |
| $\mathrm{~V}_{\mathrm{EE}}$ | -7 V |
| Maximum Power Dissipation ${ }^{\star}$ at $25^{\circ} \mathrm{C}$ |  |
| Cavity Package | 1509 mW |
| Molded Package | 1476 mW |
| Input Voltage | 15 V |
| Output Voltage(Power OFF) | $\pm 15 \mathrm{~V}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature(Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |

*Derate cavity package $10.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $11.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

Min
Max
Units

|  | Min | Max | Units |
| :---: | :---: | :---: | :---: |
| Supply Voltage |  |  |  |
| DS1691A |  |  |  |
| $\mathrm{V}_{\mathrm{CC}}$ | 4.5 | 5.5 | V |
| $V_{E E}$ | -4.5 | $-5.5$ | V |
| DS3691 |  |  |  |
| $\mathrm{V}_{\mathrm{Cc}}$ | 4.75 | 5.25 | V |
| $V_{E E}$ | -4.75 | - 5.25 | V |
| Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| DS1691A | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DS3691 | 0 | + 70 | ${ }^{\circ} \mathrm{C}$ |

## DC Electrical Characteristics (Notes 2, 3, 4 and 5)

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |

RS-422 CONNECTION, $\mathrm{V}_{\text {EE }}$ CONNECTION TO GROUND, MODE SELECT $\leq 0.8 \mathrm{~V}$

| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage |  |  | 2 |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | High Level Input Current | $\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ |  |  | 1 | 40 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }} \leq 15 \mathrm{~V}$ |  |  | 10 | 100 | $\mu \mathrm{A}$ |
| I/L | Low Level Input Current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -30 | -200 | $\mu \mathrm{A}$ |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{I}_{\mathrm{IN}}=-12 \mathrm{~mA}$ |  |  |  | -1.5 | V |
| $\mathrm{V}_{0}$ | Differential Output Voltage $\mathrm{V}_{\mathrm{A}, \mathrm{B}}$ | $\mathrm{R}_{\mathrm{L}}=\infty$. | $\mathrm{V}_{\text {IN }}=2 \mathrm{~V}$ |  | 3.6 | 6.0 | V |
| $\overline{V_{0}}$ |  |  | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}$ |  | -3.6 | -6.0 | V |
| $\mathrm{V}_{\mathrm{T}}$ | Differential Output Voltage$\mathrm{V}_{\mathrm{A}, \mathrm{~B}}$ | $\begin{aligned} & \bar{R}_{L}=100 \Omega \\ & V_{C C} \geq 4.75 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\text {IN }}=2 \mathrm{~V}$ | 2 | 2.4 |  | V |
| $\overline{V_{T}}$ |  |  | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}$ | -2 | -2.4 |  | V |
| $\mathrm{V}_{\text {OS }}, \overline{\mathrm{V}_{\text {OS }}}$ | Common-Mode Offset Voltage | $R_{L}=100 \Omega$ |  |  | 2.5 | 3 | V |
| $\left\|V_{T}\right\|-\left\|\overline{V_{T}}\right\|$ | Difference in Differential Output Voltage | $R_{L}=100 \Omega$ |  |  | 0.05 | 0.4 | V |
| $\left\|\mathrm{V}_{\mathrm{OS}}\right\|-\left\|\overline{\mathrm{v}_{\mathrm{OS}}}\right\|$ | Difference in CommonMode Offset Voltage | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ |  |  | 0.05 | 0.4 | V |
| $\mathrm{V}_{\text {SS }}$ | $\left\|\mathrm{V}_{\mathrm{T}}-\overline{\mathrm{V}_{T}}\right\|$ | $R_{L}=100 \Omega, V_{C C} \geq 4.75 \mathrm{~V}$ |  | 4.0 | 4.8 |  | V |
| $\mathrm{V}_{\text {CMR }}$ | Output Voltage CommonMode Range | $V_{\text {DISABLE }}=2.4 \mathrm{~V}$ |  | $\pm 10$ |  |  | V |
| $\mathrm{I}_{\mathrm{XA}}$ | Output Leakage Current Power OFF | $V_{C C}=0 \mathrm{~V}$ | $V_{C M R}=10 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{X B}$ |  |  | $\mathrm{V}_{\text {CMR }}=-10 \mathrm{~V}$ |  |  | -100 | $\mu \mathrm{A}$ |
| lox | TRI-STATE Output Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$ | $\mathrm{V}_{\text {CMR }} \leq 10 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {CMR }} \geq-10 \mathrm{~V}$ |  |  | -100 | $\mu \mathrm{A}$ |
| $I_{\text {SA }}$ | Output Short Circuit Current | $\mathrm{V}_{1 \mathrm{~N}}=2.4 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{OA}}=6 \mathrm{~V}$ |  | 80 | 150 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{OB}}=0 \mathrm{~V}$ |  | -80 | -150 | mA |
| $\mathrm{I}_{\text {SB }}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ | $\mathrm{V}_{\text {OA }}=0 \mathrm{~V}$ |  | -80 | -150 | mA |
|  |  |  | $\mathrm{V}_{\text {OB }}=6 \mathrm{~V}$ |  | 80 | 150 | mA |
| ICC | Supply Current |  |  |  | 18 | 30 | mA |

AC Electrical Characteristics $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Note 5)

| Parameter |  | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RS-422 CONNECTION, $\mathrm{V}_{\text {cc }}=5 \mathrm{~V}$, MODE SELECT $=0.8 \mathrm{~V}$ |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{r}}$ | Output Rise Time | $\mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ (Figure 1) |  | 120 | 200 | ns |
| $t_{f}$ | Output Fall Time | $\mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ (Figure 1) |  | 120 | 200 | ns |
| $t_{\text {PDH }}$ | Output Propagation Delay | $\mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ (Figure 1) |  | 120 | 200 | ns |
| $t_{\text {PDL }}$ | Output Propagation Delay | $\mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ (Figure 1) |  | 120 | 200 | ns |
| $t_{\text {PZL }}$ | TRI-STATE Delay | $\mathrm{R}_{\mathrm{L}}=450 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}, \mathrm{C}_{\mathrm{C}}=0 \mathrm{pF}$ (Figure 4) |  | 250 | 350 | ns |
| $t_{\text {PZH }}$ | TRI-STATE Delay | $\mathrm{R}_{\mathrm{L}}=450 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}, \mathrm{C}_{\mathrm{C}}=0 \mathrm{pF}$ (Figure 4) |  | 180 | 300 | ns |
| $t_{\text {PLZ }}$ | TRI-STATE Delay | $\mathrm{R}_{\mathrm{L}}=450 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}, \mathrm{C}_{\mathrm{C}}=0 \mathrm{pF}$ (Figure 4) |  | 180 | 300 | ns |
| $t_{\text {PHZ }}$ | TRI-STATE Delay | $\mathrm{R}_{\mathrm{L}}=450 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}, \mathrm{C}_{\mathrm{C}}=0 \mathrm{pF}$ (Figure 4) |  | 250 | 350 | ns |

## DC Electrical Characteristics (Notes 2, 3, 4 and 5)

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |

RS-423 CONNECTION, $\left|\mathrm{V}_{\mathrm{CC}}\right|=\left|\mathrm{V}_{\mathrm{EE}}\right|$, MODE SELECT $\geq \mathbf{2 V}$

| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage |  |  | 2 |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Low Level Input Voltage |  |  |  |  | 0.3 | V |
| $\mathrm{I}_{\mathrm{H}}$ | High Level Input Current | $\begin{aligned} & V_{I N}=2.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}} \leq 15 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} 1 \\ 10 \end{gathered}$ | $\begin{gathered} 40 \\ 100 \end{gathered}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| IIL | Low Level Input Current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -30 | -200 | $\mu \mathrm{A}$ |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{I}_{\mathrm{IN}}=-12 \mathrm{~mA}$ |  |  |  | -1.5 | V |
| $\mathrm{V}_{0}$ | Output Voltage | $\begin{aligned} & R_{\mathrm{L}}=\infty,(\text { Note } 6) \\ & \mathrm{V}_{\mathrm{CC}} \geq 4.75 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\text {IN }}=2 \mathrm{~V}$ | 4.0 | 4.4 | 6.0 | V |
| $\bar{V}_{0}$ |  |  | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ | -4.0 | -4.4 | -6.0 | V |
| $\mathrm{V}_{\mathrm{T}}$ | Output Voltage | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=450 \Omega \\ & \mathrm{~V}_{\mathrm{CC}} \geq 4.75 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ | 3.6 | 4.1 |  | V |
| $\overline{V_{T}}$ |  |  | $\mathrm{V}_{1 \mathrm{~N}}=0.4 \mathrm{~V}$ | -3.6 | -4.1 |  | V |
| $\left\|V_{T}\right\|-\left\|\overline{V_{T}}\right\|$ | Output Unbalance | $\left\|\mathrm{V}_{\mathrm{CC}}\right\|=\left\|\mathrm{V}_{\mathrm{EE}}\right\|=4.75 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=450 \Omega$ |  |  | 0.02 | 0.4 | V |
| $\mathrm{I}^{+}$ | Output Leakage Power OFF | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{O}}=6 \mathrm{~V}$ |  | 2 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{IX}^{-}$ | Output Leakage Power OFF | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{O}}=-6 \mathrm{~V}$ |  | -2 | -100 | $\mu \mathrm{A}$ |
| $\mathrm{IS}^{+}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  | -80 | -150 | mA |
| $\mathrm{IS}^{-}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  | 80 | 150 | mA |
| ISLEW | Slew Control Current |  |  |  | $\pm 140$ |  | $\mu \mathrm{A}$ |
| ICC | Positive Supply Current | $\mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\infty$ |  |  | 18 | 30 | mA |
| $\mathrm{I}_{\mathrm{EE}}$ | Negative Supply Current | $\mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\infty$ |  |  | -10 | -22 | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.
Note 2: Unless otherwise specified, min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS 1691 A and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3691. All typicals are given for $\mathrm{V}_{C C}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{E E}$ as listed in operating conditions.
Note 3: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified.
Note 4: Only one output at a time should be shorted.
Note 5: Symbols and definitions correspond to EIA RS-422 and/or RS-423 where applicable.
Note 6: At $-55^{\circ} \mathrm{C}$, the output voltage is +3.9 V minimum and -3.9 V minimum.

AC Electrical Characteristics $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Note 5 )

| Parameter |  | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RS-423 CONNECTION, $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}-5 \mathrm{~V}$, MODE SELECT $=2.4 \mathrm{~V}$ |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{r}}$ | Rise Time | $\mathrm{R}_{\mathrm{L}}=450 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}, \mathrm{C}_{\mathrm{C}}=0$ (Figure 2) |  | 120 | 300 | ns |
| $t_{\text {f }}$ | Fall Time | $\mathrm{R}_{\mathrm{L}}=450 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}, \mathrm{C}_{\mathrm{C}}=0$ (Figure 2) |  | 120 | 300 | ns |
| $t_{r}$ | Rise Time | $\mathrm{R}_{\mathrm{L}}=450 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}, \mathrm{C}_{\mathrm{C}}=50 \mathrm{pF}$ (Figure 3) |  | 3.0 |  | $\mu \mathrm{S}$ |
| $t_{f}$ | Fall Time | $\mathrm{R}_{\mathrm{L}}=450 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}, \mathrm{C}_{\mathrm{C}}=50 \mathrm{pF}$ (Figure 3) |  | 3.0 |  | $\mu \mathrm{S}$ |
| $\mathrm{trc}_{\text {c }}$ | Rise Time Coefficient | $\mathrm{R}_{\mathrm{L}}=450 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}, \mathrm{C}_{\mathrm{C}}=50 \mathrm{pF}$ (Figure 3) |  | 0.06 |  | $\mu \mathrm{s} / \mathrm{pF}$ |
| $t_{\text {PDH }}$ | Output Propagation Delay | $\mathrm{R}_{\mathrm{L}}=450 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}, \mathrm{C}_{\mathrm{C}}=0$ (Figure 2) |  | 180 | 300 | ns |
| $t_{\text {PDL }}$ | Output Propagation Delay | $\mathrm{R}_{\mathrm{L}}=450 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}, \mathrm{C}_{\mathrm{C}}=0$ (Figure 2) |  | 180 | 300 | ns |

## AC Test Circuits and Switching Time Waveforms



FIGURE 1. Differential Connection


FIGURE 2. RS-423 Connection


FIGURE 3. Rise Time Control for RS-423

AC Test Circuits and Switching Time Waveforms (Continued)


FIGURE 4. TRI-STATE ${ }^{\circledR}$ Delays

## Switching Waveforms



## Typical Rise Time Control Characteristics

Rise Time vs External Capacitor


Transmission Line Drivers/Receivers

## DS1692/DS3692 TRI-STATE ${ }^{\circledR}$ Differential Line Drivers

## General Description

The DS1692/DS3692 are low power Schottky TTL line drivers electrically similar to the DS1691A/DS3691 but tested to meet the requirements of MIL-STD-188-114. They feature 4 buffered outputs with high source and sink current capability with internal short circuit protection. A mode control input provides a choice of operation either as 4 independent line drivers or 2 differential line drivers. A rise time control pin allows the use of an external capacitor to reduce rise time for suppression of near end crosstalk to other receivers in the cable.

With the mode select pin low, the DS1692/DS3692 are dual differential line drivers with TRI-STATE outputs. They feature $\pm 10 \mathrm{~V}$ output common-mode range in TRI-STATE and 0 V output unbalance when operated with $\pm 5 \mathrm{~V}$ supply.

## Features

- Dual differential line driver or quad single-ended line driver
- Individually TRI-STATEable differential drivers meet MIL-STD-188-114
- Short circuit protection for both source and sink outputs
- Individual rise time control for each output
- $100 \Omega$ transmission line drive capability
- Low $I_{C C}$ and $I_{\text {EE }}$ power consumption

Differential mode
$35 \mathrm{~mW} /$ drivertyp
Single-ended mode
$26 \mathrm{~mW} /$ drivertyp

- Low current PNP inputs compatible with TTL, MOS and CMOS

Logic Diagram (1/2 Circuit Shown)


## Connection Diagram



Order Number DS1692J, DS3692J or DS3692N
See NS Package J16A or N16A

Truth Table

| Inputs |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Mode | $\mathbf{A}(\mathbf{D})$ | $\mathbf{B}(\mathbf{C})$ | $\mathbf{A}(\mathbf{D})$ | $\mathbf{B}(\mathbf{C})$ |  |
| 0 | 0 | 0 | 0 | 1 |  |
| 0 | 0 | 1 | TRI-STATE | TRI-STATE |  |
| 0 | 1 | 0 | 1 | 0 |  |
| 0 | 1 | 1 | TRI-STATE | TRI-STATE |  |
| 1 | 0 | 0 | 0 | 0 |  |
| 1 | 0 | 1 | 0 | 1 |  |
| 1 | 1 | 0 | 1 | 0 |  |
| 1 | 1 | 1 | 1 | 1 |  |


| Supply Voltage |  |  | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {cc }}$ | 7V | Supply Voltage DS1692 |  |  |  |
| $V_{E E}$ | -7V |  |  |  |  |  |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  |  |  |  |  |  |
| Cavity Package | 1509 mW | $\mathrm{V}_{\text {cc }}$ | 4.5 | 5.5 | V |
| Molded Package | 1476 mW | $V_{E E}$ | -4.5 | -5.5 | V |
| Input Voltage | 15V | DS3692 |  |  |  |
| Output Voltage (Power OFF) | $\pm 15 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}$ | 4.75 -4.75 | 5.25 -5.25 | V |
| Storage Temperature -65 | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Temperature | -4.75 | -5.25 | V |
| Lead Temperature(Soldering, 10 seconds) | ) $300^{\circ} \mathrm{C}$ | DS1692 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| *Derate cavity package $10.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; dera | erate molded package | DS3692 | 0 | + 70 | ${ }^{\circ} \mathrm{C}$ |

Absolute Maximum Ratings (Note 1)
Supply Voltage
*Derate cavity package $10.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $11.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

Electrical Characteristics DS1692/DS3692 (Notes 2, 3 and 4)

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |

DS1692, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{DS} 3692, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{EE}}$ CONNECTION TO GROUND, MODE SELECT $\leq 0.8 \mathrm{~V}$ -

| $\underline{V_{0}}$ | Differential Output Voltage | $\mathrm{R}_{\mathrm{L}}=\infty$ | $\mathrm{V}_{1 \mathrm{~N}}=2 \mathrm{~V}$ | 2.5 | 3.6 |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{0}$ | $\mathrm{V}_{\mathrm{A}, \mathrm{B}}$ |  | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}$ | -2.5 | -3.6 |  | V |
| $V_{T}$ | Differential Output Voltage $V_{A, B}$ | $\begin{aligned} & R_{\mathrm{L}}=100 \Omega \\ & \mathrm{~V}_{\mathrm{CC}} \geq 4.75 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\text {IN }}=2 \mathrm{~V}$ | 2 | 2.6 |  | v |
| $V_{T}$ |  |  | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}$ | -2 | -2.6 |  | v |
| $\mathrm{V}_{\text {OS }}, \overline{V_{\text {OS }}}$ | Common-Mode Offset Voltage | $R_{L}=100 \Omega$ |  |  | 2.5 | 3 | v |
| $\left\|V_{T}\right\|-\left\|\overline{V_{T}}\right\|$ | Difference in Differential Output Voltage | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ |  |  | 0.05 | 0.4 | V |
| $\left\|\mathrm{V}_{\mathrm{OS}}\right\|-\left\|\overline{\mathrm{V}_{\mathrm{OS}}}\right\|$ | Difference in CommonMode Offset Voltage | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ |  |  | 0.05 | 0.4 | v |
| $\mathrm{V}_{\text {SS }}$ | $\left\|V_{T}-\bar{V}_{T}\right\|$ | $\mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{~V}_{\mathrm{CC}} \geq 4.75 \mathrm{~V}$ |  | 4.0 | 4.8 |  | V |
| lox | TRI-STATE Output Current | $\mathrm{V}_{0} \leq-10 \mathrm{~V}$ |  |  | -0.002 | -0.15 | mA |
|  |  | $V_{0} \geq 15 \mathrm{~V}$ |  |  | 0.002 | 0.15 | mA |
| $I_{\text {SA }}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ | $\mathrm{V}_{\text {OA }}=6 \mathrm{~V}$ |  | 80 | 150 | mA |
|  |  |  | $\mathrm{V}_{\text {OB }}=0 \mathrm{~V}$ |  | -80 | -150 | mA |
| $\mathrm{I}_{\text {SB }}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{OA}}=0 \mathrm{~V}$ |  | -80 | -150 | mA |
|  |  |  | $\mathrm{V}_{\text {OB }}=6 \mathrm{~V}$ |  | 80 | 150 | mA |
| ICC | Supply Current |  |  |  | 18 | 30 | mA |

DS1692, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{EE}}=-5 \mathrm{~V} \pm 10 \%, \mathrm{DS} 3692, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{EE}}=-5 \pm 5 \%$, MODE SELECT $\leq 0.8 \mathrm{~V}$

| $\mathrm{V}_{0}$ | Differential Output Voltage | $\mathrm{R}_{\mathrm{L}}=\infty$ | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ | 7 | 8.5 |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{v_{0}}$ | $V_{A, B}$ |  | $\mathrm{V}_{1 \mathrm{~N}}=0.4 \mathrm{~V}$ | -7 | -8.5 |  | V |
| $\frac{V_{T}}{V_{T}}$ | Differential Output Voltage - $\mathrm{V}_{\mathrm{A}, \mathrm{B}}$ | $\mathrm{R}_{\mathrm{L}}=200 \Omega$ | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ | 6 | 7.3 |  | V |
|  |  |  | $\mathrm{V}_{1 \mathrm{IN}}=0.4 \mathrm{~V}$. | -6 | -7.3 |  | V |
| $\left\|V_{T}\right\|-\left\|\overline{V_{T}}\right\|$ | Output Unbalance | $\left\|\mathrm{V}_{\mathrm{CC}}\right\|=\left\|\mathrm{V}_{\mathrm{EE}}\right\|, \mathrm{R}_{\mathrm{L}}=200 \Omega$ |  |  | 0.02 | 0.4 | V |
| lox | TRI-STATE Output Current |  | $\mathrm{V}_{\mathrm{O}}=10 \mathrm{~V}$ |  | 0.002 | 0.15 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=-10 \mathrm{~V}$ |  | -0.002 | -0.15 | mA |
| $\begin{aligned} & \mathrm{Is}^{+} \\ & \mathrm{I}_{\mathrm{s}} \end{aligned}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | $\mathrm{V}_{1 \mathrm{~N}}=2.4 \mathrm{~V}$ |  | -80 | -150 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |  | 80 | 150 | mA |
| IsLew | Slew Control Current |  |  |  | $\pm 140$ |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {cc }}$ | Positive Supply Current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}, \mathrm{R}$ |  |  | 18 | 30 | mA |
| $\mathrm{I}_{\text {EE }}$ | Negative Supply Current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}, \mathrm{R}$ |  |  | -10 | -22 | mA |

Electrical Characteristics (Notes 2 and 3) $\mathrm{V}_{\mathrm{EE}} \leq \mathrm{OV}$


## Switching Characteristics $T_{A}=25^{\circ} \mathrm{C}$

| Parameter |  | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}$, MODE SELECT $=0.8 \mathrm{~V}$ |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{r}}$ | Differential Output Rise Time | $\mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ (Figure 1) |  | 120 | 200 | ns |
| $t_{f}$ | Differential Output Fall Time | $\mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ (Figure 1) |  | 120 | 200 | ns |
| $\mathrm{t}_{\text {PDH }}$ | Output Propagation Delay | $\mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ (Figure 1) |  | 120 | 200 | ns |
| $\mathrm{t}_{\text {PDL }}$ | Output Propagation Delay | $\mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ (Figure 1 ) |  | 120 | 200 | ns |
| $t_{\text {PZL }}$ | TRI-STATE Delay | $\mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{L}=500 \mathrm{pF}$ (Figure 2) |  | 180 | 250 | ns |
| $\mathrm{t}_{\mathrm{PZH}}$ | TRI-STATE Delay | $\mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ (Figure 2) |  | 180 | 250 | ns |
| $t_{\text {PLZ }}$ | TRI-STATE Delay | $\mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ (Figure 2) |  | 80 | 150 | ns |
| $t_{\text {PHZ }}$ | TRI-STATE Delay | $\mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ (Figure 2) |  | 80 | 150 | ns |
| $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5 \mathrm{~V}$, MODE SELECT $=0.8 \mathrm{~V}$ |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{r}}$ | Differential Output Rise Time | $\mathrm{R}_{\mathrm{L}}=200 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ (Figure 1) |  | 190 | 300 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Differential Output Fall Time | $\mathrm{R}_{\mathrm{L}}=200 \mathrm{M}, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ (Figure 1) |  | 190 | 300 | ns |
| $t_{\text {PDL }}$ | Output Propagation Delay | $\mathrm{R}_{\mathrm{L}}=2008, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ (Figure 1) |  | 190 | 300 | ns |
| $\mathrm{t}_{\text {PDH }}$ | Output Propagation Delay | $\mathrm{R}_{\mathrm{L}}=200 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ (Figure 1) |  | 190 | 300 | ns |
| $\mathrm{t}_{\mathrm{PZL}}$ | TRI-STATE Delay | $\mathrm{R}_{\mathrm{L}}=200 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ (Figure 2) |  | 180 | 250 | ns |
| $t_{\text {PZH }}$ | TRI-STATE Delay | $\mathrm{R}_{\mathrm{L}}=200 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ (Figure 2) |  | 180 | 250 | ns |
| $\mathrm{t}_{\mathrm{PLZ}}$ | TRI-STÁTE Delay | $\mathrm{R}_{\mathrm{L}}=200 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ (Figure 2) |  | 80 | 150 | ns |
| $\mathrm{t}_{\mathrm{PHZ}}$ | TRI-STATE Delay | $\mathrm{R}_{\mathrm{L}}=200 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ (Figure 2) |  | 80 | 150 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.
Note 2: Unless otherwise specified, min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS 1692 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3692. All typicals are given for $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{EE}}$ as listed in operating conditions.
Note 3: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified.
Note 4: Only one output at a time should be shorted.

## AC Test Circuits and Switching Time Waveforms



FIGURE 1. Differential Connection


FIGURE 2. TRI-STATE D́elays for DS1692/DS3692


## Typical Rise Time Control Characteristics



## DS3695/DS3696/DS3697/DS3698 Differential TRI-STATE ${ }^{\circledR}$ Bus/Line Transceivers/Repeaters

## General Description

The DS3695, DS3696, DS3697 and DS3698 are high speed differential TRI-STATE bus/line transceivers/repeaters designed to meet the requirements of EIA standard RS485 with extended common mode range ( +12 V to -7 V ), for multipoint data transmission.
The driver and receiver outputs feature TRI-STATE capability, for the driver outputs over the entire common mode range of +12 V to -7 V . Bus contention or fault situations that cause excessive power dissipation within the device are handled by a thermal shutdown circuit, which forces the driver outputs into the high impedance state. The DS3696 and DS3698 provide an output pin which reports the occurrence of a line fault causing thermal shutdown of the device. This is an "open collector" pin with an internal $10 \mathrm{k} \Omega$ pull-up resistor. This allows the line fault outputs of several devices to be wire OR-ed.

Both AC and DC specifications are guaranteed over the 0 to $70^{\circ} \mathrm{C}$ temperature and 4.75 V to 5.25 V supply voltage range.

TRI-STATE is a registered trademark of National Semiconductor Corp.

## Features

- Meets new EIA standard RS485(PN1488), for multipoint bus transmission.
- 15 ns driver propagation delays with 2 ns skew (typical).
- Single channel per package isolates faulty channels (from shutting down good channels).
- Single +5 V supply.
- -7 V to +12 V bus common mode range permits $\pm 7 \mathrm{~V}$ ground difference between devices on the bus.
- Thermal shutdown protection.
- Power-up down glitch-free driver outputs permit live insertion or removal of transceivers.
■ High impedance to bus with driver in TRI-STATE or with power off, over the entire common mode range allows the unused devices on the bus to be powered down.
■ Line fault reporting capability on DS3696 and DS3698 allows automated fault location and re-routing under processor control.
- $12 \mathrm{k} \Omega$ Minimum receiver input impedance.
- 70 mV typical receiver hysteresis.


## Connection and Logic Diagrams



TL/F/5272-1



TL/F/5272-2


Absolute Maximum Ratings (Note 1)
$\begin{array}{ll}\text { Supply voltage, } \mathrm{V}_{\mathrm{CC}} & 7 \mathrm{~V} \\ \text { Control input voltages } & 7 \mathrm{~V}\end{array}$
Driver input voltage 7V
Driver output voltages $+15 \mathrm{~V} /-10 \mathrm{~V}$
Receiver input voltages (DS3695, DS3696) $+15 \mathrm{~V} /-10 \mathrm{~V}$
Receiver common mode voltage (DS3697, DS3698) $\pm 25 \mathrm{~V}$
Receiver output voltage 5.5 V
Continuous power dissipation @70 ${ }^{\circ} \mathrm{C} \quad 780 \mathrm{~mW}$
Storage temperature range $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead temperature (Soldering 10 seconds) $300^{\circ} \mathrm{C}$

Recommended Operating Conditions

|  | Min | Max | Units |
| :--- | :---: | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ | 4.75 | 5.25 | V |
| Bus voltage | -7 | +12 | V |
| Operating free air temperature $\mathrm{T}_{\mathrm{A}}$ | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

Electrical Characteristics (Notes 2 and 3$)-\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}, 4.75 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}}<5.25 \mathrm{~V}\right.$ unless otherwise specified)

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OD1 }}$ | Differential Driver Output Voltage (Unloaded) | $\mathrm{I}_{0}=0$ |  |  |  | 5 | V |
| $\mathrm{V}_{\mathrm{OD} 2}$ | Differential Driver Output Voltage (with Load) | (Figure 1) |  | 1.5 |  |  | V |
| $\Delta V_{O D}$ | Change in Magnitude of Driver Differential Output Voltage For Complementary Output States | (Figure 1) |  |  |  | 0.2 | V |
| $\mathrm{V}_{\mathrm{OC}}$ | Driver Common Mode Output Voltage | (Figure 1) |  |  |  | 3.0 | V |
| $\Delta\left\|\mathrm{V}_{\text {OC }}\right\|$ | Change in Magnitude of Driver Common Mode Output Voltage For Complementary Output States | (Figure 1) |  |  |  | 0.2 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | $\frac{\mathrm{DE}}{\mathrm{E}, \mathrm{E}}$ |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{CL}}$ | Input Clamp Voltage |  | $\mathrm{I}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |  |  | -1.5 | V |
| IIL | Input Low Current |  | $\mathrm{V}_{\text {IL }}=0.4 \mathrm{~V}$ |  |  | -360 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | Input High Current |  | $\mathrm{V}_{\mathrm{IH}}=2.4 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| IOZD | TRI-STATE OUTPUT Current for Driver | $\begin{aligned} & V_{C C}=O V \\ & \text { or } V_{C C}=\operatorname{Max} \end{aligned}$ | $\mathrm{V}_{\mathrm{O}}=12 \mathrm{~V}$ |  |  | +1 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=-7 \mathrm{~V}$ |  |  | -0.8 | mA |
| $\mathrm{V}_{\text {TH }}$ | Differential Input Threshold Voltage for Receiver | $\begin{aligned} & \mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{OL}} \text { or } \mathrm{V}_{\mathrm{OH}} \\ & -7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+12 \mathrm{~V} \end{aligned}$ |  | -0.2 |  | +0.2 | V |
| $\Delta \mathrm{V}_{\text {TH }}$ | Receiver Input Hysteresis | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ |  |  | 70 |  | mV |
| $\mathrm{V}_{\mathrm{OH}}$ | Receiver Output High Voltage | $\mathrm{l}^{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |  | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low RO | $\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  |  |  | 0.5 | V |
|  | Voltage | $\mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  |  | 0.45 |  |
| IOZR | OFF-State (High Impedance) Output Current at Receiver | $\begin{aligned} & V_{C C}=\operatorname{Max} \\ & 0.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{O}} \leq 2.4 \mathrm{~V} \end{aligned}$ |  |  |  | $\pm 20$ | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\mathrm{IN}}$ | Receiver Input Resistance | $-7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+12 \mathrm{~V}$ |  | 12 |  |  | $\mathrm{k} \Omega$ |
| Icc | Supply current (total package) | No Load | Driver outputs enabled |  | 40 |  | mA |
|  |  |  | Driver outputs disabled |  | 23 |  | mA |
| IOSD | Driver Short-circuit Output current | Output voltage $=-7 \mathrm{~V}$ |  |  |  | -250 | mA |
|  |  | Output voltage | +12V |  |  | -250 | mA |
| IOSR | Receiver short-circuit Output current | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$, |  | -15 |  | -85 | mA |

Note 1. "Absolute maximum ratings" are those beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.
Note 2. All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.
Note 3. All typicals are given for $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Switching Characteristics ( $\left.4.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.25 \mathrm{~V} ; 0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<70^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| tpLH | Driver Input to Output | $\begin{aligned} & R_{\text {LDIFF }}=60 \Omega \\ & C_{L 1}=C_{L 2}=100 \mathrm{pF} \end{aligned}$ <br> (Figures 3 and 5) |  | 15 |  | ns |
| tPHL | Driver Input to Output |  |  | 15 |  | ns |
| Skew | Driver Output to Output |  |  | 2 |  | ns |
| $\mathrm{t}_{\mathrm{zH}}$ | Driver Enable to Output High | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ (Figures 4 and 6) S1 open |  | 33 |  | ns |
| $\mathrm{t}_{\mathrm{ZL}}$ | Driver Enable to Output Low | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ (Figures 4 and 6) S2 open |  | 33 |  | ns |
| $t_{L Z}$ | Driver Disable Time from Low | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (Figures 4 and 6) S2 Open |  | 33 |  | ns |
| ${ }_{t} \mathrm{HZ}$ | Driver Disable Time from High | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (Figures 4 and 6) S1 Open |  | 33 |  | ns |
| tpLH | Receiver Input to Output | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (Figures 2 and 7) <br> S1 and S2 Closed |  | 22 |  | ns |
| $\mathrm{t}_{\mathrm{PHL}}$ | Receiver Input to Output |  |  | 22 |  | ns |
| $\mathrm{t}_{\mathrm{ZL}}$ | Receiver Enable to Output Low | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (Figures 2 and 8) S2 Open |  | 15 |  | ns |
| ${ }_{\text {t }}$ | Receiver Enable to Output High | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (Figures 2 and 8) S1 Open |  | 15 |  | ns |
| $t{ }_{\text {L }}$ | Receiver Disable from Low | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (Figures 2 and 8) S2 Open |  | 12 |  | ns |
| $t_{H Z}$ | Receiver Disable from High | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (Figures 2 and 8) S1 Open |  | 12 |  | ns |

## AC Test Circuits



FIGURE 1.


TL/F/5272-7
FIGURE 3.


Note: S1 and S2 of load circuit are closed except as otherwise mentioned.

FIGURE 2.


TL/F/5272-8
Note: Unless otherwise specified
the switches are closed.
FIGURE 4.

## Switching Time Waveforms



FIGURE 5. Driver Propagation Delays
TL/F/5272-9


FIGURE 6. Driver Enable and Disable Times


Note: Differential input voltage may be realized by grounding $\overline{\mathrm{Rl}}$ and pulsing RI between +2.5 V and -2.5 V
FIGURE 7. Receiver Propagation Delays
TL/F/5272-11


## Function Tables

| DS3695/DS3696 Transmitting |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs |  |  | Line Condition | Outputs |  |  |
| $\overline{\text { RE }}$ | DE | DI |  | $\overline{\text { DO }}$ | DO | LF* (DS3696 Only) |
| X | 1 | 1 | No Fault | 0 | 1 | H |
| X | 1 | 0 | No Fault | 1 | 0 | H |
| X | 0 | X | X | Z | Z | H |
| X | 1 | X | Fault | Z | Z | L |

DS3695/DS3696 Receiving

| Inputs |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathbf{R E}}$ | $\mathbf{D E}$ | $\mathbf{R I}-\overline{\mathbf{R I}}$ | $\mathbf{R O}$ | $\overline{\mathbf{L F}}{ }^{*}$ (DS3696 Only) |
| 0 | 0 | $2+0.2 \mathrm{~V}$ | 1 | H |
| 0 | 0 | $\leq-0.2 \mathrm{~V}$ | 0 | H |
| 0 | 0 | Inputs Open | 1 | H |
| 1 | 0 | $X$ | Z | H |

DS3697/DS3698

| Inputs |  | Line Condition | Outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E | RI- $\overline{\mathbf{R I}}$ |  | $\overline{\text { DO }}$ | DO | RO/DI (DS3697 Only) | LF* (DS3698 Only) |
| 1 | $\geq+0.2 \mathrm{~V}$ | No Fault | 0 | 1 | 1 | H |
| 1 | $\leq-0.2 \mathrm{~V}$ | No Fault | 1 | 0 | 0 | H |
| 0 | X | X | Z | Z | Z | H |
| 1 | z+0.2V | Fault | Z | Z | 1 | L |
| 1 | $\leq-0.2 \mathrm{~V}$ | Fault | Z | Z | 0 | L |

X - Don't care condition
Z - High impedance state
Fault - Improper line conditions causing excessive power dissipation in the driver, such as shorts or bus contention situations -"匚्LF is an "open collector" output with an on-chip $10 \mathrm{k} \Omega$ pull-up resistor

## Typical Application



## DS55113/DS75113 Dual TRI-STATE ${ }^{\circledR}$ Differential Line Driver

## General Description

The DS55113/DS75113 dual differential line drivers with TRI-STATE outputs are designed to provide all the features of the DS55114/DS75114 line drivers with the added feature of driver output controls. There are individual controls for each output pair, as well as a common control for both output pairs. When an output control is low, the associated output is in a highimpedance state and the output can neither drive nor load the bus. This permits many devices to be connected together on the same transmission line for party-line applications.

The output stages are similar to TTL totem-pole outputs, but with the sink outputs, YS and ZS, and the corresponding active pull-up terminals, YP and ZP, available on adjacent package pins.

## Features

- Each circuit offers choice of open-collector or active pull-up (totem-pole) outputs
- Single 5V supply
- Differential line operation
- Dual channels
- TTL/LS compatibility
- High-impedance output state for party-line applications
- Short-circuit protection
- High current outputs
- Single-ended or differential AND/NAND outputs
- Common and individual output controls
- Clamp diodes at inputs
- Easily adaptable to DS55114/DS75114 applications

Connection Diagram
Dual-In-Line Package


Positive logic: $\begin{aligned} & Y=A B \\ & Z=\overline{A B}\end{aligned}$
Output is OFF when C or CC is low

Order Number DS55113J, DS75113J, or DS75113N
See NS Package J16A or N16A
Truth Table

| INPUTS |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OUTPUT CONTROL | DATA |  | AND | NAND |  |
| C | CC | A |  | B* | Y |
| L | X | X | X | Z | Z |
| X | L | X | X | Z | Z |
| H | H | L | X | L | H |
| H | H | X | L | L | H |
| H | H | H | H | H | L |

$H=$ high level
$L$ = low level
$X=$ irrelevant
$Z=$ high impedance (OFF)
*B input and 4th line of truth table applicable only to driver number 1

|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) ( ( ote 1) | 7 V | Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| Input Voltage | 5.5 V | DS55113 | 4.5 | 5.5 | V |
| OFF-State Voltage Applied to |  | DS75113 | 4.75 | 5.25 | V |
| Open-Collector Outputs | 12V | High Level Output Current ( $\mathrm{IOH}^{\text {) }}$ |  | -40 | mA |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  | Low Level Output Current (IOL) |  | 40 | mA |
| Cavity Package | $1433 \mathrm{~mW}$ | Operating Free-Air Tempera- |  |  |  |
| Molded Package | $1362 \mathrm{~mW}$ | ture ( $T_{A}$ ) |  |  |  |
| Operating Free-Air Temperature Range DS55113 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | DS55113 | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |
| DS75113 | $0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}$ | DS75113 | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |  |  |
| Lead Temperature ( $1 / 16^{\prime \prime}$ from case for 60 seconds): J Package | $300^{\circ} \mathrm{C}$ |  |  |  |  |
| Lead Temperature ( $1 / 16^{\prime \prime}$ from case for 10 seconds): N Package | $260^{\circ} \mathrm{C}$ |  |  |  |  |

Electrical Characteristics Over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  |  | CONDITIONS (Note 3) |  |  | DS55113 |  |  | DS75113 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | $\begin{array}{\|c\|} \hline \text { TYP } \\ \text { (Note 4) } \end{array}$ | MAX | MIN | TYP (Note 4) | MAX |  |
| VIH | High Level Input Voltage |  |  |  |  |  |  | . | 2 |  |  | 2 |  |  | V |
| VIL | Low Level Input Voltage |  |  |  |  |  |  | 0.8 |  |  | 0.8 | V |
| VIK | Input Clamp Voltage |  | $V_{C C}=$ Min, $11=-12 \mathrm{~mA}$ |  |  |  | -0.9 | -1.5 |  | -0.9 | -1.5 | V |
| VOH | High Level Output Voltage |  | $\begin{aligned} & V_{C C}=M i n, V_{I H}=2 V \\ & V_{I L}=0.8 V \end{aligned}$ |  | $1 \mathrm{OH}=-10 \mathrm{~mA}$ | 2.4 | 3.4 |  | 2.4 | 3.4 |  | V |
|  |  |  | $1 \mathrm{OH}=-40 \mathrm{~mA}$ | 2 | 3.0 |  | 2 | 3.0 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage |  |  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\text {IH }}=2 \mathrm{~V}, \mathrm{~V}_{\text {IL }}=0.8 \mathrm{~V}, \mathrm{IOL}=40 \mathrm{~mA}$ |  |  |  | 0.23 | 0.4 |  | 0.23 | 0.4 | V |
| VOK | Output Clamp Voltage |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{I}_{\mathrm{O}}=-40 \mathrm{~mA}$ |  |  |  | -1.1 | -1.5 |  | $-1.1$ | -1.5 | V |
| 1O(off) | OFF-State Open-Collector <br> Output Current |  | $V_{C C}=\operatorname{Max}$ | $\mathrm{VOH}_{\mathrm{OH}}=12 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 1 | 10 |  |  |  | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ |  |  |  | 200 |  |  |  |  |
|  |  |  | $\mathrm{VOH}_{\mathrm{OH}}=5.25 \mathrm{~V}$ | $T_{A}{ }^{\circ}=25^{\circ} \mathrm{C}$ |  |  |  |  | 1 | 10 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ |  |  |  |  |  | 20 |  |
| loz | OFF-State (High-Impedance- <br> State) Output Current |  |  | $V_{C C}=\operatorname{Max}$ <br> Output Controls <br> at 0.8 V | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{O}}=0$ to $\mathrm{V}_{\mathrm{C}} \mathrm{C}$ |  |  |  | $\pm 10$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
|  |  |  | $T_{A}=\operatorname{Max}$ |  | $\mathrm{V}_{\mathrm{O}}=0$ |  |  | -150 |  |  | -20 |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  |  | $\pm 80$ |  |  | $\pm 20$ |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  |  | $\pm 80$ |  |  | $\pm 20$ |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ |  |  |  | 80 |  |  | 20 |  |  |
| 11 | Input Current at <br> Maximum Input <br> Voltage | A, B, C |  | $V_{C C}=M_{\text {Max }}, V_{1}=5.5 \mathrm{~V}$ |  |  |  |  | 1 |  |  | 1 | mA |
|  |  | CC |  |  |  |  |  |  | 2 |  |  | 2 |  |
| 1 H | High Level Input Current | A; B, C |  | $V_{C C}=M a x, V_{1}=2.4 \mathrm{~V}$ |  |  |  |  | 40 |  |  | 40 | $\mu \mathrm{A}$ |
|  |  | CC |  |  |  |  |  | 80 |  |  | 80 |  |  |
| IIL | Low Level Input Current | A, B, C | $V_{C C}=$ Max, $V_{1}=0.4 \mathrm{~V}$ |  |  |  |  | -1.6 |  |  | -1.6 | mA |  |
|  |  | CC |  |  |  |  |  | -3.2 |  |  | -3.2 |  |  |
| Ios | Short-Circuit Output Current (Note 5) |  | $V_{C C}=M a x, V_{O}=0$ |  |  | -40 | -90 | -120 | -40 | -90 | -120 | mA |  |
| ${ }^{\text {I CC }}$ | Supply Current (Both <br> Drivers) |  | All Inputs at OV, No Load, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$ |  | 47 | 65 |  | 47 | 65 | mA |  |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=7 \mathrm{~V}$ |  | 65 | 85 |  | 65 | 85 |  |  |

Note 1: All voltage values are with respect to network ground terminal.
Note 2: For operation above $25^{\circ} \mathrm{C}$ free-air temperature, refer to Dissipation Derating Curves in the Thermal information section.
Note 3: All parameters with the exception of OFF-state open-collector output current are measured with the active pull-up connected to the sink output.
Note 4: All typical values are at $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, with the exception of $\mathrm{I}_{\mathrm{C}}$ at 7 V .
Note 5: Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

Switching Characteristics $V_{C C}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | CONDITIONS | DS55113 |  |  | DS75113 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| tPLH | Propagation Delay Time, Low-to-High-Level Output |  | (Figure 1) |  | 13 | 20 |  | 13 | 30 | ns |
| tPHL | Propagation Delay Time, High-to-Low-Level Output |  |  | 12 | 20 |  | 12 | 30 | ns |
| tPZH | Output Enable Time to High Level | $\mathrm{R}_{\mathrm{L}}=180 \Omega$, (Figure 2) |  | 7 | 15 |  | 7 | 20 | ns |
| tPZL | Output Enable Time to Low Level | $\mathrm{R}_{\mathrm{L}}=250 \Omega$, (Figure 3) |  | 14 | 30 |  | 14 | 40 | ns |
| tPHZ | Output Disable Time from High Level | $R_{L}=180 \Omega$, (Figure 2) |  | 10 | 20 |  | 10 | 30 | ns |
| tPLZ | Output Disable Time from Low Level | $\mathrm{R}_{\mathrm{L}}=250 \Omega$, (Figure 3) |  | 17 | 35 |  | 17 | 35 | ns |

Schematic Diagram (One side shown only)


## AC Test Circuits and Switching Time Waveforms



FIGURE 1. tPLH and tPHL



Note 1: The pulse generator has the following characteristics: $Z_{O U T}=50 \Omega, P R R=500 \mathrm{kHz}, t_{W}=100 \mathrm{~ns}$. Note 2: $C_{L}$ includes probe and jig capacitance.

Typical Performance Characteristics*

*Data for temperatures below $0^{\circ} \mathrm{C}$ and above $70^{\circ} \mathrm{C}$ and for supply voltages below 4.75 V and above 5.25 V are applicable to DS55113 circuits only. These parameters were measured with the active pull-up connected to the sink output.

Typical Performance Characteristics* (Continued)

Output Voltage vs Output
Control Voltage

$V_{1}$ - INPUT VOLTAGE (OUTPU̇T CONTROL) (V)

Output Voltage vs Free-Air Temperature


TA - FREE-AIR TEMPERATURE ( C )


Output Voltage vs Output Control Voltage

$V_{1}$ - INPUT VOLTAGE (OUTPUT CONTROL) (V)

High Level Output Voltage vs Output Current


Supply Current (Both
Drivers) vs Free-Air Temperature


Output Voltage vs Output Control Voltage

$\mathrm{V}_{\mathrm{I}}$ - INPUT VOLTAGE (OUTPUT CONTROL) (V)

> Low Level Output Voltage vs Output Current


Supply Current (Both
Drivers) vs Frequency


Propagation Delay Times
from Data Inputs vs Free-Air Temperature


Output Enable and Disable
Times vs Free-Air Temperature


[^6]
## DS55114／DS75114 Dual Differential Line Drivers

## General Description

The DS55114／DS75114 dual differential line drivers are designed to provide differential output signals with high current capability for driving balanced lines，such as twisted pair at normal line impedances，without high power dissipation．The output stages are similar to TTL totem－pole outputs，but with the sink outputs，YS and ZS，and the corresponding active pull－up terminals，YP and ZP，available on adjacent package pins．Since the output stages provide TTL compatible output levels， these devices may also be used as TTL expanders or phase splitters．

## Features

－Each circuit offers choice of open－collector or active pull－up（totem－pole）outputs
－Single 5V supply
－Differential line operation
－Dual channels
－TTL／LS compatibility
－Design to be interchangeable with Fairchild 9614 line drivers

## Connection Diagram



$$
\begin{array}{ll}
\text { Positive logic: } & Y=A B C \\
& Z=\overline{A B C}
\end{array}
$$

Order Number DS55114J，DS75114J，or DS75114N
See NS Package J16A or N16A

## Schematic Diagram（Each Driver）

| INPUTS |  | OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: |
| A | B | C | Y | Z |
| H | $H$ | $H$ | $H$ | L |
| All | Other | Input Combinations | L | $H$ |

$$
H=\text { high level }
$$

L＝low level


[^7]Absolute Maximum Ratings
(Note 1)
Operating Conditions


|  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| DS55114 | 4.5 | 5.5 | V |
| DS75114 | 4.75 | 5.25 | V |
| High Level Output Current ( ${ }^{(1 \mathrm{OH}}$ ) |  | -40 | mA |
| Low Level Output Current ( ${ }_{\text {OL }}$ ) |  | 40 | mA |
| Operating Free-Air Temperature ( $T_{A}$ ) |  |  |  |
| DS55114 | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |
| DS75114 | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

Electrical Characteristics Over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | CONDITIONS (Note 3) |  |  | DS55114 |  |  | DS75114 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP <br> (Note 4) | MAX | MIN | $\begin{array}{\|c\|} \hline \text { TYP } \\ \text { (Note 4) } \end{array}$ | MAX |  |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage |  |  |  |  |  |  | 2 | . |  | 2 |  |  | V |
| VIL | Low Level Input Voltage |  |  |  |  |  | 0.8 |  |  | 0.8 |  |  |
| VIK | Input Clamp Voltage | $\mathrm{V}_{\text {CC }}=\mathrm{Min}, \mathrm{II}^{\prime}=-12 \mathrm{~mA}$ |  |  |  | -0.9 | -1.5 |  | -0.9 | -1.5 | V. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\mathrm{V}_{\text {CC }}=\mathrm{Min}, \mathrm{V}_{\text {IH }}=2 \mathrm{~V}$, |  | $1 \mathrm{OH}=-10 \mathrm{~mA}$ | 2.4 | 3.4 |  | 2.4 | 3.4 |  | V |  |
|  |  | $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}$ |  | $1 \mathrm{OH}=-40 \mathrm{~mA}$ | 2 | 3.0 |  | 2 | 3.0 |  |  |  |
| VOL | Low Level Output Voltage | $\begin{aligned} & V_{C C}=M i n, V_{I H}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \\ & \mathrm{IOL}^{\prime}=40 \mathrm{~mA} \end{aligned}$ |  |  |  | 0.2 | 0.4 |  | 0.2 | 0.45 | V |  |
| VOK | Output Clamp Voltage | $V_{C C}=5 \mathrm{~V}, 10=40 \mathrm{~mA}, \mathrm{TA}=25^{\circ} \mathrm{C}$ |  |  |  | 6.1 | 6.5 |  | 6.1 | 6.5 | V |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{I}_{\mathrm{O}}=-40 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  | -1.1 | -1.5 |  | -1.1 | -1.5 |  |  |
| ${ }^{1} \mathrm{O}(\mathrm{off})$ | OFF-State Open-Collector Output Current | $V_{C C}=\operatorname{Max}$ | $\mathrm{VOH}_{\mathrm{OH}}=12 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 1 | 100 |  |  |  | $\mu \mathrm{A}$ |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ |  |  | 200 |  |  |  |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{OH}}=5.25 \mathrm{~V}$ | $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ |  |  |  |  | 1 | 100 |  |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ |  |  |  |  |  | 200 |  |  |
| 11 | Input Current at Maximum Input Voltage | $V_{C C}=\operatorname{Max}, V_{1}=5.5 \mathrm{~V}$ |  |  |  |  | 1 | - |  | 1 | mA |  |
| 1 H | High Level Input Current | $V_{C C}=M a x, V_{1}=2.4 \mathrm{~V}$ |  |  |  |  | 40 |  |  | 40 | $\mu \mathrm{A}$ |  |
| IIL | Low Level Input Current | $\mathrm{V}_{\mathrm{CC}}=$ Max, $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  |  | -1.1 | -1.6 |  | -1.1 | -1.6 | mA |  |
| ${ }^{\prime} \mathrm{OS}$ | Śhort-Circuit Output <br> Current (Note 5) | $V_{C C}=\operatorname{Max}, V_{O}=0$ |  |  | -40 | -90 | -120 | -40 | -90 | -120 | mA |  |
| ${ }^{1} \mathrm{CC}$ | Supply Current (Both | Inputs Grounded, No Load,$T_{A}=25^{\circ} \mathrm{C}$ |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$ |  | 37 | 50 |  | 37 | 50 | mA |  |
|  | Drivers) |  |  | $\mathrm{VCC}_{\text {C }}=7 \mathrm{~V}$ |  | 47 | 65 |  | 47 | 70 |  |  |

Note 1: All voltage values are with respect to network ground terminal.
Note 2: For operation above $25^{\circ} \mathrm{C}$ free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section.
Note 3: All parameters, with the exception of OFF-state open-collector outpuit current, are measured with the active pull-up connected to the sink output.
Note 4: All typical values are at $T_{A}=25^{\circ} \mathrm{C}$ and $V_{C C}=5 \mathrm{~V}$, with the exception of $I_{C C}$ at 7 V .
Note 5: Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

## Switching Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | CONDITIONS | DS55114 |  |  | DS75114 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| tPLH | Propagation Delay Time, Low-to-High-Level Output |  | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$, (Figure 1) |  | 15 | 20 |  | 15 | 30 | ns |
| tPHL | Propagation Delay Time, High-to-Low-Level Output |  |  | 11 | 20 |  | 11 | 30 | ns |

## AC Test Circuit and Switching Time Waveforms



Note 1: The pulse generator has the following characteristics: $Z_{O U T}=50 \Omega, t_{w}=100 \mathrm{~ns}, \operatorname{PRR}=500 \mathrm{kHz}$.
Note 2: $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
FIGURE 1

## Typical Performance Characteristics



[^8]Typical Performance Characteristics* (Continued)

*Data for temperatures below $0^{\circ} \mathrm{C}$ and above $70^{\circ} \mathrm{C}$ and for supply voltages below 4.75 V and above 5.25 V are applicable to DS 55114 circuits only. These parameters were measured with the active pull-up connected to the sink output.

## DS55115/DS75115 Dual Differential Line Receiver

## General Description

The DS55115/DS75115 is a dual differential line receiver designed to sense differential signals from data transmission lines. Designed for operation over military and commercial temperature ranges, the DS55115/DS75115 can typically receive $\pm 500 \mathrm{mV}$ differential data with $\pm 15 \mathrm{~V}$ common-mode noise. Outputs are open-collector and give TTL compatible signals which are a function of the polarity of the differential input signal. Active output pull-ups are also available, offering the option of an active TTL pull-up through an external connection.

Response time may be controlled with the use of an external capacitor. Each channel may be independently
controlled and optional input termination resistors are also available.

## Features

- Single 5V supply
- High common-mode voltage range
- Each channel individually strobed
- Independent response time control
- Uncommitted collector or active pull-up option
- TTL compatible output
- Optional $130 \Omega$ termination resistors
- Direct replacement for 9615


## Connection Diagram



## Function Table

| STROBE | DIFF. <br> INPUT | OUTPUT |
| :---: | :---: | :---: |
| L | X | $H$ |
| $H$ | L | $H$ |
| $H$ | $H$ | L |

$H=V_{I} \geq V_{I H} \min$ or $V_{I D}$ more positive than $V_{T H} \max$
$L=V_{1} \leq V_{I L} \max$ or $V_{I D}$ more negative than $V_{T L} \max$
$\mathrm{X}=$ irrelevant

## Absolute Maximum Ratings <br> (Note 1)

## Operating Conditions

| Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ (Note 1) | 7 V |
| :--- | ---: |
| Input Voltage at A, B and RT Inputs | $\pm 25 \mathrm{~V}$ |
| Input Voltage at Strobe Input | 5.5 V |
| Off-State Voltage Applied to Open-Collector Outputs | 14 V |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  |
| Cavity Package | 1433 mW |
| Molded Package | 1362 mW |
| Operating Free-Air Temperature Range |  |
| $\quad$ DS55115 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\quad$ DS75115 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (1/16 inch from case |  |
| for 10 seconds) |  |

7 V
5.5

## 4V

1433 mW 1362 mW
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Storage Temperature Range for 10 seconds)
$300^{\circ} \mathrm{C}$

|  | MIN | MAX | UNITS |
| :--- | :---: | :---: | :---: |
| Supply Voltage, ( $V_{C C}$ ) |  |  |  |
| DS55115 | 4.5 | 5.5 | V |
| DS75115 | 4.75 | 5.25 | V |
| High Level Output Current, $\left(I_{\mathrm{OH}}\right)$ |  | -5 | mA |
| Low Level Output Current, ( $\mathrm{OL}^{\prime}$ ) |  | 15 | mA |
| Operating Temperature, (TA) |  |  |  |
| DS55115 | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |
| DS75115 | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

*Derate cavity package $9.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $10.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.
Electrical Characteristics (Notes 2,3 and 5)

| PARAMETER |  | CONDITIONS |  | DS55115 |  |  | DS75115 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $V_{\text {TH }}$ | Differential Input High- <br> Threshold Voltage |  |  | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=15 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IC}}=0$ |  |  | 200 | 500 |  | 200 | 500 | mV |
| $V_{\text {TL }}$ | Differential Input Low-Threshold Voltage | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}, 1 \mathrm{OH}=-5 \mathrm{~mA}, \mathrm{~V}_{\text {IC }}{ }^{\circ}=0$ |  |  | -200 | -500 |  | -200 | -500 | mV |
| VICR | Common-Mode Input Voltage Range | $V_{\text {ID }}= \pm 1 \mathrm{~V}$ |  | 15 to -15 | $\begin{array}{r} 24 \\ \text { to } \\ -19 \end{array}$ |  | 15 to -15 | $\begin{gathered} 24 \\ \text { to } \\ -19 \end{gathered}$ |  | V |
| $\mathrm{V}_{\text {IH }}$ (STROBE) | High-Level Strobe Input Voltage |  |  | $2.4$ |  |  | 2.4 |  |  | V |
| VIL(STROBE) | Low-Level Strobe Input Voltage |  |  |  |  | 0.4 |  |  | 0.4 | V |
| VOH | High Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{~V}_{\mathrm{ID}}=-0.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OH}}=-5 \mathrm{~mA} \end{aligned}$ | $\mathrm{T}_{A}=\mathrm{Min}$ $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ $\mathrm{T}_{\mathrm{A}}=\mathrm{Max}$ | 2.2 2.4 2.4 | 3.4 |  | 2.4 <br> 2.4 <br> 2.4 | 3.4 |  | V |
| VOL | Low Level Output Voltage | $\mathrm{V}_{C C}=\mathrm{Min}, \mathrm{V}_{\text {ID }}=0.5 \mathrm{~V}, \mathrm{IOL}=15 \mathrm{~mA}$ |  | , | 0.22 | 0.4 |  | 0.22 | 0.45 | V |
| IIL | Low Level Input Current | $V_{C \bar{C}}=M a x, V_{I}=0.4 V$ <br> Other Input at 5.5 V | $\mathrm{T}_{\mathrm{A}}=\mathrm{Min}$ |  |  | -0.9 |  |  | -0.9 | mA |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | -0.5 | -0.7 |  | -0.5 | -0.7 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{Max}$ |  |  | -0.7 |  |  | -0.7 |  |
| ISH | High Level Strobe Current | $\begin{aligned} & V_{C C}=\operatorname{Min}, V_{I D}=-0.5 \mathrm{~V}, \\ & V_{\text {STROBE }}=4.5 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 0.5 | 2 |  | 0.5 | 5 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{Max}$ |  |  | 5 |  |  | 10 |  |
| ISL | Low Level Strobe Current | $\begin{aligned} & V_{C C}=M a x, V_{I D}=0.5 \mathrm{~V}, \\ & V_{\text {STROBE }}=0.4 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | -1.15 | -2.4 |  | -1.15 | -2.4 | mA |
| $\mathrm{I}_{4} \mathrm{I}_{12}$ | Response Time Control Current (Pin 4 or Pin 12) | $\begin{aligned} & V_{C C}=M a x, V_{I D}=0.5 V \\ & V_{R C}=0 \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | -1.2 | -3.4 |  | -1.2 | -3.4 |  | mA |
| IO(OFF) | Off-State Open-Collector Output Current | $\begin{aligned} & V_{C C}=\mathrm{Min}, \mathrm{~V}_{\mathrm{OH}}=12 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{ID}}=-4.5 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\text {A }}=25^{\circ} \mathrm{C}$ |  |  | 100 |  |  |  | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=$ Max |  | $\cdot$ | 200 |  |  |  |  |
|  |  | $\begin{aligned} & V_{C C}=\mathrm{Min}, \mathrm{~V}_{\mathrm{OH}}=5.25 \mathrm{~V} \\ & \mathrm{~V}_{\text {ID }}=-4.75 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  |  |  | 100 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=$ Max |  |  |  |  |  | 200 |  |
| $\mathrm{R}_{\boldsymbol{T}}$ | Line Terminating Resistance | $V_{C C}=5 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 77 | 130 | 167 | 74 | - 130 | 179 | $\Omega$ |
| IOS | Short-Circuit Output Current | $\begin{aligned} & V_{C C}=M a x, V_{O}=0 \mathrm{~V}, \\ & V_{I D}=-0.5 \mathrm{~V},(\text { Note } 4) \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | -15 | -40 | -80 | -14 | -40 | -100 | mA |
| ICC | Supply Current (Both Receivers) | $\begin{aligned} & V_{C C}=M a x, V_{I D}=0.5 V \\ & V_{I C}=0 V \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 32 | 50 |  | 32 | 50 | mA |

Note 1: "Absolute Maximum Ratings' are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \max$ limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS55115 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS75115. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4. Only one output at a time should be shorted.
Note 5: Unless otherwise noted, $\mathrm{V}_{\text {STROBE }}=2.4 \mathrm{~V}$. All parameters with the exception of off-state open-collector output current are measured with the active pull-up connected to the sink output.

Switching Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | CONDITIONS | DS55115 |  |  | DS75115 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| tPLH | Propagation Delay Time, Low-to-High Level Output |  | $\mathrm{R}_{\mathrm{L}}=3.9 \mathrm{k} \Omega$, (Figure 1) |  | 18 | 50 |  | 18 | 75 | ns |
| tPHL | Propagation Delay Time, High-to-Low Level Output | $\mathrm{R}_{\mathrm{L}}=390 \Omega$, (Figure 1) |  | 20 | 50 |  | 20 | 75 | ns |

## Schematic Diagram



## Typical Application

Basic Party-Line or Data-Bus Differential Data Transmission

${ }^{*} Z_{O}$ is internal to the DS55115/DS75115
A capacitor may be connected in series with $Z_{O}$ to reduce power dissipation.

## Typical Performance Characteristics (Note 3)




IOH - HIGH LEVEL OUTPUT CURRENT (mA)

Output Voltage vs
Differential Input Voltage


Supply Current (Both Receivers) vs Supply Voltage


Output Voltage vs Temperature


Low Level Output Voltage vs Output Current


Output Voltage vs Strobe Input Voltage



Output Voltage vs Common-Miode Input Voltage


Output Voltage vs Differential Input Voltage


Output Voltage vs Strobe Input Voltage


Propagation Delay Times vs Temperature


## Frequency Response Control



Note. $\mathrm{C}_{\mathrm{R}}($ response control $)>0.01 \mu \mathrm{~F}$ may cause slowing of rise and fall times of the output.


## AC Test Circuit and Switching Time Waveforms



Note 1: The pulse generator has the following characteristics: $Z_{O U T}=50 \Omega, P R R=500 \mathrm{kHz} / \mathrm{t}_{\mathrm{w}}=100 \mathrm{~ns}$.
Note 2: $C_{L}$ includes probe and test fixture capacitance.


FIGURE 1. Propagation Delay Times

## Transmission Line Drivers/Receivers

## DS55121/DS75121 Dual Line Drivers

## General Description

The DS55121/DS75121 are monolithic dual line drivers designed to drive long lengths of coaxial cable, strip line, or twisted pair transmission lines having impedances from 50 to 500 ohms. Both are compatible with standard TTL logic and supply voltage levels.

The DS55121/DS75121 will drive terminated low impedance lines due to the low-impedance emitterfollower outputs. In addition the outputs are uncommitted allowing two or more drivers to drive the same line.

Output short-circuit protection is incorporated to turn off the output when the output voltage drops below approximately 1.5 V .

## Features

- Designed for digital data transmission over 50 to 500 ohms coaxial cable, strip line, or twisted pair transmission lines
- TTL compatible
- Open emitter-follower output structure for party-line operation
- Short-circuit protection
- AND-OR logic configuration
- High speed (max propagation delay time 20 ns )
- Plug-in replacement for the SN55121/SN75121 and the 8T13


## Connection Diagram



Order Number DS55121J, DS75121J or DS75121N See NS Package J16A or N16A

## Typical Performance Characteristics



Truth Table

| A | INPUTS |  |  |  |  | $\begin{gathered} \text { OUTPUT } \\ Y \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | B | C | D | E | F |  |
| H | H | H | H | X | X | H |
| $\times$ | X | X | $\times$ | H | H | H |
| All Othe Input Combinations |  |  |  |  |  | L |

$H=$ high level, $L=$ low level, $X=$ irrelevant

## AC Test Circuit and Switching Time Waveforms



[^9]|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage, VCC | 6.0 V | Supply Voltage, $\mathrm{V}_{\text {CC }}$ | 4.75 | 5.25 | V |
| Input Voltage | 6.0 V | Temperature, $\mathrm{T}_{\text {A }}$ |  |  |  |
| Output Voltage | 6.0 V | DS55121 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Output Current | -75 mA | DS75121 | 0 | +75 | ${ }^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  |  |  |  |  |
| Cavity Package | 1371 mW |  |  |  |  |
| Molded Package | 1280 mW |  |  |  |  |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |  |  |  |  |
| *Derate cavity package $9.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above package $10.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. | te molded |  |  |  |  |

Electrical Characteristics $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to 5.25 V (unless otherwise noted) (Notes 2 and 3)

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage |  | 2.0 |  |  | V |
| $V_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.8 | V |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}, \mathrm{I}_{1}=-12 \mathrm{~mA}$ |  |  | -1.5 | V |
| 1, | Input Current at Max Input Voltage | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\mathrm{V}_{\mathrm{IH}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-75 \mathrm{~mA}$ (Note 4) | 2.4 |  |  | V |
| $\mathrm{IOH}^{\text {l }}$ | High Level Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{H}}=4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}(\text { Note } 4) \end{aligned}$ | -100 |  | $-250$ | mA |
| IOL | Low Level Output Current | $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ (Note 4) |  |  | -800 | $\mu \mathrm{A}$ |
| Io(off) | Off State Output Current | $\mathrm{V}_{\mathrm{Cc}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=3.0 \mathrm{~V}$ |  |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | High Level Input Current | $V_{1}=4.5 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
| IIL | Low Level Input Current | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ | -0.1 |  | -1.6 | mA |
| Ios | Short Circuit Output Current | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | -30 | mA |
| $\mathrm{I}_{\mathrm{CCH}}$ | Supply Current, Outputs High | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, All Inputs at 2.0 V , Outputs Open |  |  | 28 | mA |
| $\mathrm{I}_{\mathrm{CCL}}$ | Supply Current, Outputs Low | $\mathrm{V}_{\mathrm{Cc}}=5.25 \mathrm{~V}$, All Inputs at 0.8 V , Outputs Open |  |  | 60 | mA |

Switching Characteristics $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}$ | Propagation Delay Time, Low-to-High Level Output | $R_{L}=37 \Omega$, (See ac Test Circuit and Switching Time Waveforms) | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 11 | 20 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ |  | 22 | 50 | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay Time, High-to-Low Level Output | $R_{L}=37 \Omega$, (See ac Test Circuit and Switching Time Waveforms) | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 8.0 | 20 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ |  | 20 | 50 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS 55121 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS75121. All typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: The output voltage and current limits are guaranteed for any appropriate combination of high and low inputs specified by the truth table for the desired output.

## DS55122/DS75122 Triple Line Receivers

## General Description

The DS55122/DS75122 are triple line receivers designed for digital data transmission with line impedances from $50 \Omega$ to 500S2. Each receiver has one input with built-in hysteresis which provides a large noise margin. The other inputs on each receiver are in a standard TTL configuration. The DS55122/DS75122 are compatible with standard TTL logic and supply voltage levels.

## Features

- Built-in input threshold hysteresis
- High speed ... typical propagation delay time 20 ns
- Independent channel strobes
- Input gating increases application flexibility
- Single 5.0 V supply operation
- Fanout to 10 series $54 / 74$ standard loads
- Plug-in replacement for the SN55122/SN75122 and the 8 T 14

Connection Diagram


Order Number DS55122J, DS75122J or DS75122N See NS Package J16A or N16A

Truth Table

| INPUTS |  |  |  |
| :---: | :---: | :---: | :---: |
| A | $B^{\dagger}$ | R | S |
| $H$ | $H$ | $X$ | $X$ |
| X | X | L | $H$ |
| L | X | $H$ | X |
| L | X | X | L |
| X | L | $H$ | X |
| X | L | X | L |

$\mathrm{H}=$ high level, $\mathrm{L}=$ low level, $\mathrm{X}=$ irrelevant
${ }^{\dagger} B$ input and last two lines of the truth table are applicable to receivers 1 and 2 only.

## AC Test Circuit and Switching Time Waveforms



Note 1: The pulse generator has the following characteristics:
$\mathrm{Z}_{\mathrm{out}} \approx 50 \Omega 2, \mathrm{t}_{\mathrm{w}}=200 \mathrm{~ns}$, duty cycle $=50 \%, \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=5.0 \mathrm{~ns}$.
Note 2: $\mathbf{C}_{\mathrm{L}}$ includes probe and jig capacitance.

|  |  | , | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage, VCC | 6.0 V | Supply Voltage, VCC | 4.75 | 5.25 | V |
| Input Voltage |  | Operating Temperature, TA |  |  |  |
| R Input | 6.0 V | DS55122 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| A, B, or S Input | 5.5 V | DS75122 | 0 | +75 | ${ }^{\circ} \mathrm{C}$ |
| Output Voltage | 6.0 V | DS75122 |  |  |  |
| Output Current | + 100 mA | High Level Output Current, |  | --500 | $\mu \mathrm{A}$ |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  | ${ }^{1} \mathrm{OH}$ |  |  |  |
| Cavity Package | 1433 mW | Low Level Output Current, |  | 16 | mA |
| Molded Package | 1362 mW | ${ }^{1} \mathrm{OL}$ |  |  |  |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |  |  |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |  |  |  |  |
| *Derate cavity package $9.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above package $10.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. | $5^{\circ} \mathrm{C}$; derate molded |  |  |  |  |

Electrical Characteristics $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to 5.25 V (unless otherwise noted) (Notes 2 and 3 )

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IH }}$ | High Level Input Voltage | A, B, R, or S |  | 2.0 |  |  | V |
| $V_{\text {IL }}$ | Low Level Input Voltage | A, B, R, or S |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{T}+}-\mathrm{V}_{\mathrm{T}-}$ | Hysteresis | $V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}$, (Note 6) |  | 0.3 | 0.6 |  | V |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{I}_{1}=-12 \mathrm{~mA}, \mathrm{~A}, \mathrm{~B}$, or S |  |  |  | $-1.5$ | V |
| $I_{1}$ | Input Current at Max Input Voltage | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5.5 \mathrm{~V}, \mathrm{~A}, \mathrm{~B}$, or S |  | - |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\mathrm{I}_{\mathrm{OH}}=-500 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}, \mathrm{~V}_{\text {IL }}=0.8 \mathrm{~V}$, (Note 4) | 2.6 |  |  | V |
|  |  |  | $\begin{aligned} & V_{1(A)}=0 \mathrm{~V}, V_{1(B)}=0 \mathrm{~V}, \\ & V_{1(R)}=1.45 \mathrm{~V}, V_{1(S)}=2.0 \mathrm{~V},(\text { Note } 7) \end{aligned}$ | 2.6 |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low Level Output Voltage | $\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ | $\mathrm{V}_{1 H}=2.0 \mathrm{~V}, \mathrm{~V}_{11}=08 \mathrm{~V},($ Note 4) |  |  | 0.4 | V |
|  |  |  | $\begin{aligned} & V_{(1(A)}=0 \mathrm{~V}, V_{1(B)}=0 \mathrm{~V}, \\ & V_{1(R)}=1.45 \mathrm{~V}, V_{1(S)}=2.0 \mathrm{~V},(\text { Note } 8) \end{aligned}$ |  |  | 0.4 | V |
| $I_{1 H}$ | High Level Input Current | $V_{1}=4.5 \mathrm{~V}, \mathrm{~A}, \mathrm{~B}$, or S |  |  |  | 40 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{1}=3.8 \mathrm{~V}, \mathrm{R}$ |  |  |  | 170 | $\mu \mathrm{A}$ |
| $1 / 1$ | Low Level Input Current | $V_{1}=0.4 \mathrm{~V}, \mathrm{~A}, \mathrm{~B}$, or S |  | 0.1 |  | -1.6 | mA |
| los | Short Circuit Output Current | $V_{C C}=5.0 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C},(\text { Note } 5)$ |  | -50 |  | -100 | mA |
| $I_{\text {cc }}$ | Supply Current | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ |  |  |  | 72 | mA |

## Switching Characteristics $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PLH }}$ | Propagation Delay Time, Low-to-High Level Output from R Input | (See ac Test Circuit and Switching Time Waveforms) |  | 20 | 30 | ns |
| $t_{\text {PHL }}$ | Propagation Delay Time, High-to-Low Level Output from R Input | (See ac Test Circuit and Switching Time Waveforms) |  | 20 | 30 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: All currents into device pins are shown as positive, currents out of device pins shown as negative, all voltage values are referenced with respect to network ground terminal, unless otherwise noted. All values shown as max or min on absolute value basis.
Note 3: $\mathrm{Min} / \max$ limits apply across the guaranteed operating temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for DS55122 and $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ for DS75122, unless otherwise specified. Typicals are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. Positive current is defined as current into the referenced pin.
Note 4: The output voltage and current limits are guaranteed for any appropriate combination of high and low inputs specified by the truth table for the desired output.
Note 5: Not more than one output should be shorted at a time.
Note 6: Hysteresis is the difference between the positive going input threshold voltage, $\mathrm{V}_{\mathrm{T}+}$, and the negative going input threshold voltage, $\mathrm{V}_{\mathrm{T}}$ -
Note 7: Receiver input was at a high level immediately before being reduced to 1.45 V .
Nate 8: Receiver input was at a low level immediately before being raised to 1.45 V .

## Typical Performance Characteristics

## Output Voltage vs Receiver Input Voltage


$\mathrm{V}_{1}$ - INPUT VOLTAGE (V)

## Typical Applications



Single-Ended Party Line Circuits


The high gain and built-in hysteresis of the DS55122/DS75122 Inve receivers enable them to he used as Schmitt triggers in squaring up puises.

## Transmission Line

 Drivers/Receivers
## DS75123 Dual Line Driver

## General Description

The DS75123 is a monolithic dual line driver designed specifically to meet the I/O interface specifications for IBM System 360. It is compatible with standard TTL logic and supply voltage levels.

The low-impedance emitter-follower outputs of the DS75123 enable driving terminated low impedance lines. In addition the outputs are uncommited allowing two or more drivers to drive the same line.

Output short-circuit protection is incorporated to turn off the output when the output voltage drops below approximately 1.5 V .

## Features

- Meet IBM System 360 I/O interface specifications for digital data transmission over $50 \Omega$ to $500 \Omega$ coaxial cable, strip line, or terminated pair transmission lines
- TTL compatible with single 5.0 V supply
- 3.11 V output at $\mathrm{I}_{\mathrm{OH}}=-59.3 \mathrm{~mA}$
- Open emitter-follower output structure for party-line operation
- Short circuit protection
- AND-OR logic configuration
- Plug-in replacement for the SN75123 and the 8T23


## Connection Diagram



Order Number DS75123J or DS75123N See NS Package J16A or N16A

Typical Performance Characteristics


Truth Table

| INPUTS |  |  |  |  | OUTPUT |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | B | C | D | E | F | $Y$ |
| $H$ | $H$ | $H$ | $H$ | $X$ | $X$ | $H$ |
| $X$ | $X$ | $X$ | $X$ | $H$ | $H$ | $H$ |
| All Othei |  |  |  |  |  |  |

$H=$ high level, $L=$ low level, $X=$ irrelevant

AC Test Circuit and Switching Time Waveforms


Note 1: THE PULSE GENERATORS HAVE THE FOLLOWING CHARACTERISTICS: Z ZUT $50: 2$,
$\mathrm{t}_{\mathrm{w}}=200 \mathrm{~ns}$, DUTY CYCLE $=50 \%$.
Note 2: $C_{L}$ INCLUDES PROBE AND JIG CAPACITANCE.

## Absolute Maximum Ratings <br> (Note 1)

Operating Conditions

| , |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage, $\mathrm{V}_{\text {CC }}$ | 7.0 V | Supply Voltage, $\mathrm{V}_{\text {CC }}$ | 4.75 | 5.25 | $\checkmark$ |
| Input Voltage | 5.5 V | High Level Output Current, |  | -100 | mA |
| Output Voltage | 7.0 V | ${ }^{\mathrm{I}} \mathrm{OH}$ |  |  |  |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  | Temperature, $\mathrm{T}_{\mathrm{A}}$ | 0 | +75 | ${ }^{\circ} \mathrm{C}$ |
| Cavity Package | 1371 mW |  |  |  |  |
| Molded Package | 1280 mW |  |  |  |  |
| Operating Free-Air Temperature Range | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |  |  |  |  |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |  |  |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |  |  |  |  |

Electrical Characteristics
(Notes 2 and 3)

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 H}$ | High Level Input Voltage |  |  | 2.0 |  |  | V |
| $V_{\text {IL }}$ | Low Level Input Voltage |  |  |  |  | 0.8 | V |
| $V_{1}$ | Input Clamp Voltage | $V_{C c}=5.0 \mathrm{~V}, \mathrm{I}_{1}=-12 \mathrm{~mA}$ |  |  |  | -1.5 | V |
| 1 | Input Current at Max Input Voltage | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{H}}=2.0 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OH}}=-59.3 \mathrm{~mA},(\text { Note } 4) \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. | 3.11 |  |  | V |
|  |  |  | $T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | 2.9 |  |  | V |
| IOH | High Level Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{H}}=4.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\ & \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V},(\text { Note } 4) \end{aligned}$ |  | -100 |  | -250 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $V_{\text {IL }}=0.8 \mathrm{~V}, \mathrm{I}_{\text {OL }}=-240 \mu \mathrm{~A},($ Note 4) |  |  |  | 0.15 | V |
| IO(OFF) | Off State Output Current | $\mathrm{V}_{\mathrm{CC}}=0, \mathrm{~V}_{\mathrm{O}}=3.0 \mathrm{~V}$ |  |  |  | 40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{1 \mathrm{H}}$ | High Level Input Current | $V_{1}=4.5 \mathrm{~V}$ |  |  |  | 40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Low Level Input Current | $V_{1}=0.4 \mathrm{~V}$ |  | -0.1 |  | -1.6 | mA |
| los | Short Circuit Output Current | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  | -30 | mA |
| $\mathrm{I}_{\mathrm{CCH}}$ | Supply Current, Outputs High | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, All Inputs at 2.0 V , Outputs Open |  |  |  | 28 | mA |
| $\mathrm{I}_{\mathrm{CCL}}$ | Supply Current, Outputs Low | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, All Inputs at 0.8 V , Outputs Open |  |  |  | 60 | mA |

## Switching Characteristics $\mathrm{V}_{\mathrm{Cc}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}$ | Propagation Delay Time, Low-to-High Level Output | $R_{L}=50 \Omega$, (See ac Test Circuit and Switching Time Waveforms | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 12 | 20 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  | 20 | 35 | ns |
| $\mathrm{t}_{\mathrm{PHL}}$ | Propagation Delay Time, High-to-Low Level Output | $R_{L}=50 \Omega$, (See ac Test Circuit and Switching Time Waveforms | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 12 | 20 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  | 15 | 25 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: All currents into device pins are shown as positive, currents out of device pins shown as negative, all voltage values are referenced with respect to network ground terminal, unless otherwise noted. All values shown as max or min on absolute value basis.
Note 3: Min/max limits apply across the guaranteed operating temperature range of $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ for DS75123, unless otherwise specified. Typicals are for $V_{C C}=5.0 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$. Positive current is defined as current into the referenced pin.
Note 4: The output voltage and current limits are guaranteed for any appropriate combination of high and low inputs specified by the truth table for the desired output.

## DS75124 Triple Line Receiver

## General Description

The DS75124 is designed to meet the input/ output interface specifications for IBM System 360. It has built-in hysteresis on one input on each of the three receivers to provide large noise margin. The other inputs on each receiver are in a standard TTL configuration. The DS75124 is compatible with standard TTL logic and supply voltage levels.

## Features

- Built-in input threshold hysteresis
- High speed . . typ propagation delay time 20 ns
- Independent channel strobes
- Input gating increases application flexibility
- Single 5.0 V supply operation
- Plug-in replacement for the SN75124 and the 8T24


## Connection Diagram and Truth Table

Dual-In-Line Package


| INPUTS |  |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: |
| A | $B^{\dagger}$ | R | S | Y |
| $H$ | $H$ | $X$ | $X$ | L |
| X | X | L | H | L |
| L | X | H | X | $H$ |
| L | X | X | L | $H$ |
| X | L | H | X | $H$ |
| X | L | X | L | $H$ |

$H=$ high level, $L=$ low level, $X=$ irrelevant
${ }^{t_{B}}$ input and last two lines of the truth table are applicable to receivers 1 and 2 only.

Order Number DS75124J or DS75124N
See NS Package J16A or N16A

## Typical Application



## Absolute Maximum Ratings (Note 1)

## Operating Conditions

|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage, VCC | 7.0 V | Supply Voltage, $V_{\text {CC }}$ | 4.75 | 5.25 | $V$ |
| Input Voltage |  | High Level Output Current, |  | -800 | $\mu \mathrm{A}$ |
| $R$ Input with $V_{\text {CC }}$ Applied | 7.0 V | ${ }^{1} \mathrm{OH}$ |  |  |  |
| $R$ Input with $V_{C C}$ not Applied | 6.0 V | Low Level Output Current, |  | 16 | mA |
| A, B, or S Input | 5.5 V | ${ }^{1} \mathrm{OL}$ |  |  |  |
| Output Voltage | 7.0 V | Operating Temperature, $\mathrm{T}_{\text {A }}$ | 0 | +75 | ${ }^{\circ} \mathrm{C}$ |
| Output Current | $\pm 100 \mathrm{~mA}$ |  |  |  |  |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  |  |  |  |  |
| Cavity Package | 1433 mW |  |  |  |  |
| Molded Package | 1362 mW |  |  |  |  |
| Operating Temperature Range | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |  |  |  |  |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |  |  |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |  | . |  |  |
| *Derate cavity package $9.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $10.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. |  |  |  |  |  |

## Electrical Characteristics (Notes 2 and 3)

| PARAMETER |  |  | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{1 H}$ | High Level Input Voltage | A, B, or S |  | 2.0 |  |  | V |
|  |  | R |  | 1.7 |  |  | V |
| $V_{\text {IL }}$ | Low Level Input Voltage | A, B, or S |  |  |  | 0.8 | v |
|  |  | R |  |  |  | 0.7 | V |
| $\mathrm{V}_{\mathrm{T}_{+}}-\mathrm{V}_{\mathrm{T}-}$ | Hysteresis | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}$, (Note 6) |  | 0.2 | 0.4 |  | V |
| $V_{1}$ | Input Clamp Voltage | $V_{C C}=5.0 \mathrm{~V}, I_{1}=-12 \mathrm{~mA}, \mathrm{~A}, \mathrm{~B}$, or S |  |  |  | -1.5 | V . |
| 1 | Input Current at Maximum Input Voltage | $\mathrm{V}_{\text {CC }}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5.5 \mathrm{~V}, \mathrm{~A}, \mathrm{~B}$, or S |  |  |  | 1 | mA |
|  |  | R | $\mathrm{V}_{1}=7.0 \mathrm{~V}$ |  |  | 5.0 | mA |
|  |  |  | $\mathrm{V}_{1}=6.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=0$ |  |  | 5.0 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $V_{I H}=V_{I H M I N}, V_{I L}=V_{I L M A X}, I_{O H}=-800 \mu \mathrm{~A},$ <br> (Note 4) |  | 2.6 |  |  | v |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $V_{I H}=V_{\text {INMIN }}, V_{I L}=V_{\text {ILMAX }}, I_{O L}=16 \mathrm{~mA},(\text { Note } 4)$ |  |  |  | 0.4 | V |
| $\mathrm{I}_{\mathrm{H}}$ | High Level Input Current | $\mathrm{V}_{1}=4.5 \mathrm{~V}, \mathrm{~A}, \mathrm{~B}$, or S |  |  |  | 40 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{1}=3.11 \mathrm{~V}$, R |  |  |  | 170 | $\mu \mathrm{A}$ |
| $1 / 1$ | Low Level Input Current | $\mathrm{V}_{1}=0.4 \mathrm{~V}, \mathrm{~A}, \mathrm{~B}$, or S |  | -0.1 |  | -1.6 | mA |
| $\mathrm{l}_{\text {os }}$ | Short Circuit Output Current | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, (Note 5) |  | -50 |  | -100 | mA |
| $\mathrm{I}_{\mathrm{cc}}$ | Supply Current | $\mathrm{V}_{\mathrm{cC}}=5.25 \mathrm{~V}$ |  |  |  | 72 | mA |

Switching Characteristics $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, nominal power supplies unless otherwise noted

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PLH }}$ | Propagation Delay Time, Low-to-High Level Output from R Input | (See ac Test Circuit and Switching Time Waveforms) |  | 20 | 30 | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay Time, High-to-Low Level Output from R Input | (See ac Test Circuit and Switching Time Waveforms) |  | 20 | 30 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: All currents into device pins are shown as positive, currents out of device pins shown as negative, all voltage values are referenced with respect to network ground terminal, unless otherwise noted. All values shown as max or min on absolute value basis. Note 3: Min/max limits apply across the guaranteed operating temperature range of $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ for DS75124, unless otherwise specified. Typicals are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. Positive current is defined as current into the referenced pin.
Note 4: The output voltage and current limits are guaranteed for any appropriate combination of high and low inputs specified by the truth table for the desired output.
Note 5: Not more than one output should be shorted at a time.
Note 6: Hysteresis is the difference between the positive going input threshold voltage, $\mathrm{V}_{\mathrm{T}+}$, and the negative going input threshold voltage, $\mathrm{V}_{\mathrm{T}}$ -

AC Test Circuit and Switching Time Waveforms


Note 1: THE PULSE GENERATOR HAS THE FOLLOWING CHARACTERISTICS: $\mathbf{Z}_{\mathrm{Out}}=50 \Omega, \mathrm{t}_{\mathbf{w}}=\mathbf{2 0 0} \mathbf{n s}$, DUTY CYCLE = 50\%.
Note 2: $C_{L}$ INCLUDES PROBE AND JIG CAPACITANCE.


Typical Performance Characteristics


## DS75125, DS75127 Seven-Channel Line Receivers

## General Description

The DS75125 and DS75127 are monolithic seven-channel line receivers designed to satisfy the requirements of the IBM System 360/370 input/output interface specifications. Special low-power design and Schottky clamped transistors allow for low supply current requirements while maintaining fast switching speeds and high current TTL outputs. The DS75125 and DS75127 are characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## Features

- Meets IBM 360/370 I/O specification
- Input resistance-7 $\mathrm{k} \Omega$ to $20 \mathrm{k} \Omega$
- Output compatible with TTL
- Schottky-clamped transistors
- Operates from single 5V supply
- High speed - low propagation delay
- Ratio specification for propagation delay time, low-to-high/high-to-low
- Seven channels in one 16-pin package
- Standard $\mathrm{V}_{\mathrm{CC}}$ and ground positioning on DS75127


## Connection Diagrams

DS75125
Dual-In-Line Package

logic: $Y=\bar{A}$
Order Number DS75125J or DS75125N
See NS Package J16A or N16A

DS75127 Dual-In-Line Package

logic: $Y=\bar{A}$
Order Number DS75127J or DS75127N See NS Package J16A or N16A

| Absolute Maximum Ratings (Note 1) |  |
| :---: | :---: |
| Supply Voltage, $\mathrm{V}_{\text {CC }}$ (Note 1) | 7V |
| Input Voltage Range |  |
| DS75125 | -0.15 V to 7 V |
| DS75127 | -2 V to 7 V |
| Maximum Power Dissipation ${ }^{*}$ at $25^{\circ} \mathrm{C}$ |  |
| Cavity Package | 1509 mW |
| Molded Package | 1476 mW |
| Operating Free-Air Temperature Range | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |
| *Derate cavity package $10.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $11.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. |  |


|  | Min | Typ | Max | Units |
| :--- | :---: | :---: | ---: | :---: |
| Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ | 4.5 | 5 | 5.5 | V |
| High-Level Output Current, $\mathrm{I}_{\mathrm{OH}}$ |  |  | -0.4 | mA |
| Low-Level Output Current, I |  |  |  | 16 |
| OL |  |  |  |  |
| Operating Free-Air Temperature, $\mathrm{T}_{\mathrm{A}}$ | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

Electrical Characteristics over recommended operating free-air temperature range (Note 3)

| Parameter | Conditions | Min | $\begin{gathered} \text { Typ } \\ \text { (Note 5) } \end{gathered}$ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 H}$ High-Level Input Voltage |  | 1.7 |  |  | V |
| $V_{\text {IL }}$ Low-Level Input Voltage |  |  |  | 0.7 | V |
| $\mathrm{V}_{\text {OH }}$ High-Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.7 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA}$ | 2.4 | 3.1 |  | V |
| $\mathrm{V}_{\text {OL }}$ Low-Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=1.7 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.4 | 0.5 | V |
| $\mathrm{I}_{1 H}$ High-Level Input Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{1}=3.11 \mathrm{~V}$ |  | 0.3 | 0.42 | mA |
| IIL Low-Level Input Current | $V_{C C}=5.5 \mathrm{~V}, \mathrm{~V}_{1}=0.15 \mathrm{~V}$ |  |  | -0.24 | mA |
| Ios Short-Circuit Output Current (Note 4) | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0$ | -18 |  | -60 | mA |
| $\mathrm{r}_{1} \quad$ Input Resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, 0 \mathrm{~V}, \text { or Open, } \\ & \Delta \mathrm{V}_{1}=0.15 \mathrm{~V} \text { to } 4.15 \mathrm{~V} \end{aligned}$ | 7 |  | 20 | k $\Omega$ |
| ICC Supply Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA},$ <br> All Inputs at 0.7 V |  | 15 | 25 | mA |
|  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}, \\ & \text { All Inputs at } 4 \mathrm{~V} \end{aligned}$ |  | 28 | 47 | mA |

Switching Characteristics $\mathrm{v}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PLH }}$ Propagation Delay Time, Low-to-High-Level Output | $R_{L}=400 \Omega, C_{L}=50 \mathrm{pF},$ <br> See Figure 1 | 7 | 14 | 25 | ns |
| $\mathrm{t}_{\text {PHL }}$ Propagation Delay Time, High-to-Low-Level Output |  | 10 | 18 | 30 | ns |
|  |  | 0.5 | 0.8 | 1.3 | ns |
| $\mathrm{t}_{\text {tLH }}$ Transition Time, Low-to-High-Level Output |  | 1 | 7 | 12 | ns |
| $\mathrm{t}_{\text {THL }}$ Transition Time, High-to-Low-Level Output |  | 1 | 3 | 12 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: For operation above $25^{\circ} \mathrm{C}$ free-air temperature, refer to Thermal Ratings for ICs in Section 12 of Interface Databook.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output should be shorted at a time.
Note 5: All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

Schematic (each receiver)


## AC Test Circuit and Switching Time Waveforms



Note 1: The pulse generator has the following characteristics: $Z_{O U T} \approx 50 \Omega, P R R=5 \mathrm{MHz}$.
Note 2: $C_{L}$ includes probe and jig capacitance.
Note 3: All diodes are 1N3064 or equivalent.

FIGURE 1

## Typical Performance Characteristics



Voltage Transfer Characteristics


Input Current vs Input Voltage



## DS75128, DS75129 Eight-Channel Line Receivers

## General Description

The DS75128 and DS75129 are eight-channel line receivers designed to satisfy the requirements of the input-output interface specification for IBM 360/370. Both devices feature common strobes for each group of four receivers. The DS75128 has an active-high strobe; the DS75129 has an active-low strobe. Special low-power design and Schottky-diode-clamped transistors allow low supply-current requirements while maintaining fast switching speeds and high-current TTL outputs. The DS75128 and DS75129 are characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## Features

- Meets IBM 360/370 I/O specification
- Input resistance - $7 \mathrm{k} \Omega$ to $20 \mathrm{k} \Omega$
- Output compatible with TTL
- Schottky-clamped transistors
- Operates from a single 5V supply
- High speed - low propagation delay
- Ratio specification - $\mathrm{t}_{\mathrm{PLH}} / \mathrm{t}_{\mathrm{PHL}}$
- Common strobe for each group of four receivers
- DS75128 strobe - active-high DS75129 strobe - active-low


## Connection Diagrams

DS75128
Dual-In-Line Package


DS75129
Dual-In-Line Package

positive logic: $Y=\overline{A \bar{S}}$

Order Number DS75128J or DS75128N See NS Package J20A or N20A

Order Number DS75129J or DS75129N See NS Package J20A or N20A

Absolute Maximum Ratings over operating
free-air temperature range (unless otherwise noted)

## Supply Voltage, $V_{C C}$ (Note 1)

$7 V$
A Input Voltage Range -0.15 V to 7 V
Strobe Input Voltage
Maximum Power Dissipation " at $25^{\circ} \mathrm{C}$
Cavity Package
1564 mW
Molded Package
Operating Free-Air Temperature Range
Storage Temperature Range
Lead Temperature
1/16 inch from Case for 60 Seconds: J Package
Lead Temperature
1/16 inch from Case for 10 Seconds: $N$ Package
*Derate cavity package $10.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $13.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

Recommended Operating Conditions

|  | Min | Typ | Max | Units |
| :--- | :---: | ---: | ---: | :---: |
| Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ | 4.5 | 5.0 | 5.5 | V |
| High-Level Output Current, I $\mathrm{I}_{\mathrm{OH}}$ |  |  | -0.4 | mA |
| Low-Level Output Current, $\mathrm{I}_{\mathrm{OL}}$ |  |  | 16 | mA |
| Operating Free-Air Temperature, $\mathrm{T}_{\mathrm{A}}$ | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |  |

Electrical Characteristics over recommended operating free-air temperature range (Note 3)

| Parameter |  |  |  | Conditions | Min | $\begin{gathered} \text { Typ } \\ \text { (Note 5) } \end{gathered}$ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{1 H}$ High-Level Input Voltage |  |  | A |  | 1.7 |  |  | V |
|  |  |  | S |  | 2 |  |  |  |
| $V_{\text {IL }}$ Low-Level Input Voltage |  |  | A |  |  |  | 0.7 | V |
|  |  |  | S |  |  |  | 0.7 |  |
| $\mathrm{V}_{\text {OH }}$ High-Level Output Voltage |  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.7 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA}$ | 2.4 | 3.1 |  | V |
| $\mathrm{V}_{\text {OL }}$ Low-Level Output Voltage |  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=1.7 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.4 | 0.5 | V |
| $V_{1}$ | Input Clamp Voltage |  | S | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  | -1.5 | V |
| $\mathrm{I}_{1}$ | High-Level Input Current |  | A | $\mathrm{V}_{C C}=5.5 \mathrm{~V}, \mathrm{~V}_{1}=3.11 \mathrm{~V}$ |  | 0.3 | 0.42 | mA |
|  |  |  | S | $\mathrm{V}_{C C}=5.5 \mathrm{~V}, \mathrm{~V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| IIL | Low-Level Input Current |  | A | $\mathrm{V}_{C C}=5.5 \mathrm{~V}, \mathrm{~V}_{1}=0.15 \mathrm{~V}$ |  |  | -0.24 | mA |
|  |  |  | S | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.4 |  |
| Ios Short-Circuit Output Current (Note 4) |  |  |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0$ | -18 |  | -60 | mA |
| $\mathrm{r}_{1}$ | Input Resistance |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, 0 \mathrm{~V}$, or Open, $\Delta \mathrm{V}_{1}=0.15 \mathrm{~V}$ to 4.15V | 7 |  | 20 | k $\Omega$. |
| $I_{\text {cc }}$ | Supply Current | DS751 |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, Strobe at 2.4 V , All A Inputs at 0.7 V |  | 19 | 31 | mA |
|  |  | DS751 |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, Strobe at 0.4 V , All A Inputs at 0.7 V |  | 19 | 31 |  |
|  |  | DS751 |  | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, Strobe at 2.4V, All A Inputs at 4V |  | 32 | 53 |  |
|  |  | DS751 |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, Strobe at 0.4 V , All A Inputs at 4V |  | 32 | 53 |  |

Switching Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter |  |  | Conditions | DS75128 |  |  | DS75129 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ | Max | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{PLH}}$ | Propagation Delay Time, Low-to-High-Level Output | A | $R_{L}=400 \Omega$, | 7 | 14 | 25 | 7 | 14 | 25 | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay Time, High-to-Low-Level Output |  |  |  | 18 | 30 |  | 18 | 30 | ns |
| $\mathrm{t}_{\text {PLH }}$ | Propagation Delay Time, Low-to-High-Level Output | S |  |  | 26 | 40 |  | 20 | 35 | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay Time, High-to-Low-Level Output |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, |  | 22 | 35 |  | 16 | 30 | ns |
| $\frac{t_{\mathrm{PLH}}}{\mathrm{t}_{\mathrm{PHL}}}$ | Ratio of Propagation Delay Times | A |  | 0.5 | 0.8 | 1.3 | 0.5 | 0.8 | 1.3 |  |
| $\mathrm{t}_{\mathrm{TLH}}$ | Transition Time, Low-to-High-Level Output |  | See Figure 1 | 1 | 7 | 12 | 1 | 7 | 12 | ns |
| $\mathrm{t}_{\text {THL }}$ | Transition Time, High-to-Low-Level output |  |  | 1 | 3 | 12 |  | 3 | 12 | ns |

[^10]Note 5: All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

Schematic Diagram (each receiver)


## AC Test Circuit and Switching Time Waveforms



Note 1: Input pulses are supplied by a generator having the following characteristics: $Z_{\mathrm{O}}=50 \Omega, \mathrm{PRR}=5 \mathrm{MHz}$.
Note 2: Includes probe and jig capacitance.
Note 3: All diodes are 1N3064 or equivalent.
Note 4: The strobe inputs of DS75129 are in-phase with the output.
Note 5: $\mathrm{V}_{\text {REF1 }}=0.7 \mathrm{~V}$ and $\mathrm{V}_{\text {REF2 }}=1.7 \mathrm{~V}$ for testing data ( A ) inputs, $\mathrm{V}_{\text {REF1 }}=\mathrm{V}_{\text {REF2 }}=1.3 \mathrm{~V}$ for strobe inputs.

FIGURE 1

## Typical Characteristics

## Voltage Transfer Characteristics From A Inputs



Input Current vs Input Voltage, A Inputs


Voltage Transfer Characteristics From A Inputs


National Semiconductor

## Transmission Line Drivers/Receivers

## DS75150 Dual Line Driver

## General Description

The DS75150 is a dual monolithic line driver designed to satisfy the requirements of the standard interface between data terminal equipment and data communication equipment as defined by EIA Standard RS-232-C. A rate of 20,000 bits per second can be transmitted with a full 2500 pF load. Other applications are in datatransmission systems using relatively short single lines, in level translators, and for driving MOS devices. The logic input is compatible with most TTL and LS families. Operation is from -12 V and +12 V power supplies.

## Features

- Withstands sustained output short-circuit to any low impedance voltage between -25 V and +25 V
- $2 \mu \mathrm{~s}$ max transition time through the -3 V to +3 V transition region under full 2500 pF load
- Inputs compatible with most TTL and LS families
- Common strobe input
- Inverting output
- Slew rate can be controlled with an external capacitor at the output
- Standard supply voltages

Schematic and Connection Diagrams


Dual-In-Line Package


Order Number DS75150J-8 or DS75150N
See NS Package J08A or N08A

## Absolute Maximum Ratings <br> (Note 1)

|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage $+\mathrm{V}_{\text {CC }}$ | 15 V | Supply Voltage ( $+\mathrm{V}_{\text {CC }}$ ) | 10.8 | 13.2 | $\checkmark$ |
| Supply Voltage - $\mathrm{V}_{\text {CC }}$ | -15V | Supply Voltage ( $-\mathrm{V}_{\mathrm{CC}}$ ) | -10.8 | -13.2 | V |
| Input Voltage | 15V | Input Voltage ( $\mathrm{V}_{1}$ ) | 0 | +5.5 | V |
| Applied Output Voltage | $\pm 25 \mathrm{~V}$ | Nput Voltage ( $V_{1}$ ) | 0 | . 5 |  |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Output Voltage ( $\mathrm{V}_{\mathrm{O}}$ ) |  | $\pm 15$ | V |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  | Operating Ambient Temperature | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Cavity Package | 1133 mW | Range ( $T_{A}$ ) |  |  |  |
| Molded Package | 1022 mW |  |  |  |  |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |  |  |  |  |
| *Derate cavity package $7.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above package $8.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. | ${ }^{\circ} \mathrm{C}$; derate molded |  |  |  |  |

## DC Electrical Characteristics (Notes 2, 3, 4 and 5)

## Operating Conditions

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 H}$ | High-Level Input Voltage | (Figure 1) | 2 |  |  | V |
| $V_{\text {IL }}$ | Low-Level Input Voltage | (Figure 2) |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-Level Output Voltage | $\begin{aligned} & +\mathrm{V}_{\mathrm{CC}}=10.8 \mathrm{~V},-\mathrm{V}_{\mathrm{CC}}=-13.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega \text { to } 7 \mathrm{k} \Omega \text {, (Figure 2) } \end{aligned}$ | 5 | 8 |  | V |
| $V_{\text {OL }}$ | Low-Level Output Voltage | $\begin{aligned} & +\mathrm{V}_{\mathrm{CC}}=10.8 \mathrm{~V},-\mathrm{V}_{\mathrm{CC}}=-10.8 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{H}}=2 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega \text { to } 7 \mathrm{k} \Omega \text {, (Figure 1) } \end{aligned}$ |  | -8 | -5 | V |
| $I_{1 H}$ | High-Level Input Current | $+\mathrm{V}_{\mathrm{CC}}=13.2 \mathrm{~V},-\mathrm{V}_{\mathrm{cc}}=-13.2 \mathrm{~V}$, Data Input $\mathrm{V}_{1}=2.4 \mathrm{~V}$, (Figure 3) |  | 1 | 10 | $\mu \mathrm{A}$ |
|  |  | $+\mathrm{V}_{\mathrm{cc}}=13.2 \mathrm{~V},-\mathrm{V}_{\mathrm{cc}}=-13.2 \mathrm{~V}$, Strobe Input $V_{1}=2.4 \mathrm{~V}$, (Figure 3) |  | 2 | 20 | $\mu \mathrm{A}$ |
| $I_{1 L}$ | Low-Level Input Current | $+\mathrm{V}_{\mathrm{cc}}=13.2 \mathrm{~V},-\mathrm{V}_{\mathrm{cc}}=-13.2 \mathrm{~V}$, Data Input $V_{1}=0.4 \mathrm{~V}$, (Figure 3) |  | -1 | -1.6 | mA |
|  |  | $+\mathrm{V}_{\mathrm{CC}}=13.2 \mathrm{~V},-\mathrm{V}_{\mathrm{CC}}=-13.2 \mathrm{~V}$, Strobe Input $V_{1}=0.4 \mathrm{~V}$, (Figure 3) |  | -2 | -3.2 | mA |
| los | Short-Circuit Output Current | $+\mathrm{V}_{\mathrm{cc}}=13.2 \mathrm{~V},-\mathrm{V}_{\mathrm{CC}}=-13.2 \mathrm{~V}$ <br> (Figure 4), Note 4 |  | 2 | 5 | mA |
|  |  |  |  | -3 | -6 | mA |
|  |  |  |  | 15 | 30 | mA |
|  |  |  |  | -15 | -30 | mA |
| ${ }^{+} \mathrm{CCH}$ | Supply Current From $+\mathrm{V}_{\mathrm{cc}}$, <br> High-Level Output | $\begin{aligned} & +\mathrm{V}_{\mathrm{CC}}=13.2 \mathrm{~V},-\mathrm{V}_{\mathrm{CC}}=-13.2 \mathrm{~V}, \mathrm{~V}_{1}=0 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C},(\text { Figure } 5) \end{aligned}$ |  | 10 | 22 | mA |
| ${ }^{-1} \mathrm{CCH}$ | Supply Current From - $\mathrm{V}_{\mathrm{cc}}$, <br> High-Level Output | $\begin{aligned} & +\mathrm{V}_{\mathrm{CC}}=13.2 \mathrm{~V},-\mathrm{V}_{\mathrm{CC}}=-13.2 \mathrm{~V}, \mathrm{~V}_{1}=0 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C},(\text { Figure } 5) \end{aligned}$ |  | -1 | -10 | mA |
| ${ }^{+} \mathrm{CCL}$ | Supply Current From $+\mathrm{V}_{\mathrm{cc}}$, Low-Level Output | $\begin{aligned} & +\mathrm{V}_{\mathrm{CC}}=13.2 \mathrm{~V},-\mathrm{V}_{\mathrm{CC}}=-13.2 \mathrm{~V}, \mathrm{~V}_{1}=3 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \text {, (Figure 5) } \end{aligned}$ |  | 8 | 17 | mA |
| ${ }^{-1} \mathrm{CCL}$ | Supply Current From - $\mathrm{V}_{\mathrm{cc}}$, Low-Level Output | $\begin{aligned} & +\mathrm{V}_{\mathrm{CC}}=13.2 \mathrm{~V},-\mathrm{V}_{\mathrm{CC}}=-13.2 \mathrm{~V}, \mathrm{~V}_{1}=3 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \text {, (Figure } 5 \text { ) } \end{aligned}$ |  | -9 | -20 | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS75150. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $+\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V},-\mathrm{V}_{\mathrm{CC}}=-12 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.
Note 5: The algebraic convention where the most-positive (least-negative) limit is designated as maximum is used in this data sheet for logic levels only, e.g., when -5 V is the maximum, the typical value is a more-negative voltage.

AC Electrical Characteristics $\left(+V_{c C}=12 \mathrm{~V},-\mathrm{V}_{\mathrm{cc}}=-12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {TLH }}$ | Transition Time, Low-to-High Level Output | $\mathrm{C}_{\mathrm{L}}=2500 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega \text { to } 7 \mathrm{k} \Omega \text {, }$ (Figure 6) | 0.2 | 1.4 | 2 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {THL }}$ | Transition Time, High-to-Low Level Output | $C_{L}=2500 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega$ to $7 \mathrm{k} \Omega$, (Figure 6) | 0.2 | 1.5 | 2 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {TLH }}$ | Transition Time, Low-to-High Level Output | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=7 \mathrm{k} \Omega$, (Figure 6) |  | 40 |  | ns |
| $\mathrm{t}_{\text {THL }}$ | Transition Time, High-to-Low Level Output | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=7 \mathrm{k} \Omega$, (Figure 6) |  | 20 |  | ns |
| $t_{\text {PLL }}$ | Propagation Delay Time, Low-to-High Level Output | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=7 \mathrm{k} \Omega,($ Figure 6) |  | 60 |  | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay Time, High-to-Low Level Output | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=7 \mathrm{k}$, (Figure 6) |  | 45 |  | ns |

## DC Test Circuits



FIGURE 1. $\mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{OL}}$


Each input is tested separately.
FIGURE 2. $\mathrm{V}_{\text {IL }}, \mathrm{VOH}_{\mathrm{OH}}$


Note: When testing $\mathrm{I}_{\mathrm{I}}$, the other input is at $\mathbf{3 V}$; when testing $I_{1 L}$, the other input is open.

FIGURE 3. IIH, IIL


Ios is tested for both input conditions at each of the specified output conditions.

## AC Test Circuit and

Switching Time Waveforms



FIGURE 5. ICCH + , $\mathrm{ICCH}-$, $\mathrm{I} C \mathrm{CL}+$, $\mathrm{I} \mathrm{CCL}-$

Output Current vs Applied Output Voltage


Note 1: The pulse generator has the following characteristics: duty cycle $\leq 50 \%, Z_{\text {OUT }} \approx 50 \Omega$. Note 2: $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.

FIGURE 7.

## DS75154 Quad Line Receiver

## General Description

The DS75154 is a quad monolithic line receiver designed to satisfy the requirements of the standard interface between data terminal equipment and data communication equipment as defined by EIA Standard RS-232C. Other applications are in relatively short, single-line, point-to-point data transmission systems and for level translators. Operation is normally from a single 5 V supply; however, a built-in option allows operation from a 12 V supply without the use of additional components. The output is compatible with most TTL and LS circuits when either supply voltage is used.

In normal operation, the threshold-control terminals are connected to the $\mathrm{V}_{\mathrm{CC} 1}$ terminal, pin 15, even if power is being supplied via the alternate $\mathrm{V}_{\mathrm{CC} 2}$ terminal, pin 16. This provides a wide hysteresis loop which is the difference between the positive-going and negative-going threshold voltages. In this mode, if the input voltage goes to zero, the output voltage will remain at the low or high level as determined by the previous input.

For fail-safe operation, the threshold-control terminals are open. This reduces the hysteresis loop by causing
the negative-going threshold voltage to be above zero. The positive-going threshold voltage remains above zero as it is unaffected by the disposition of the threshold terminals. In the fail-safe mode, if the input voltage goes to zero or an open-circuit condition, the output will go to the high level regardless of the previous input condition.

## Features

- Input resistance, $3 \mathrm{k} \Omega$ to $7 \mathrm{k} \Omega$ over full RS-232C voltage range
- Input threshold adjustable to meet "fail-safe" requirements without using external components
- Inverting output compatible with TTL or LS
- Built-in hysteresis for increased noise immunity
- Output with active pull-up for symmetrical switching speeds
- Standard supply voltage- 5 V or 12 V

Schematic and Connection Diagrams



TOP VIEW
Order Number DS75154J or DS75154N See NS Package J16A or N16A

Nate: When using $\mathbf{V}_{\mathbf{C C 1}}(\operatorname{pin} 15), \mathbf{V}_{\mathbf{C C 2}}(\operatorname{pin} 16)$ may be left open or shorted to $\mathbf{V}_{\mathbf{C C 1}}$. When using $\mathbf{V}_{\mathbf{C C 2}}, \mathbf{V}_{\mathbf{C C 1}}$ must be left lopen or connected to the threshold control pins.

## Absolute Maximum Ratings

|  |  |
| :---: | :---: |
| Normal Supply Voltage (Pin 15), (VCC1) | 7 V |
| Alternate Supply Voltage ( Pin 16 ), $\mathrm{V}_{\mathrm{CC} 2}$ ) | 14 V |
| Input Voltage | $\pm 25 \mathrm{~V}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  |
| Cavity Package | 1433 mW |
| Molded Package | 1362 mW |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |
| *Derate cavity package $9.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $10.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. |  |


|  | MIN | MAX | UNITS |
| :--- | ---: | ---: | :---: |
| Supply Voltage (Pin 15),(VCC1) | 4.5 | 5.5 | V |
| Alternate Supply Voltage (Pin 16) | 10.8 | 13.2 | V |
| (VCC2) |  |  |  |
| Input Voltage . |  | $\pm 15$ | V |
| Temperature, $\left(T_{\mathrm{A}}\right)$ | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

Electrical Characteristics (Notes 2,3 and 4 )

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | High-Level Input Voltage | (Figure 1) |  | 3 |  |  | V |
| $V_{1 L}$ | Low-Level Input Voltage | (Figure 1) |  |  |  | -3 | V |
| $\mathrm{V}_{\mathrm{T}+}$ | Positive-Going Threshold Voltage | (Figure 1) | Normal Operation | 0.8 | 2.2 | 3 | V |
|  |  |  | Fail-Safe Operation | 0.8 | 2.2 | 3 | V |
| $\mathrm{V}_{\mathrm{T} \text { - }}$ | Negative-Going Threshold Voltage | (Figure 1) | Normal Operation | -3 | -1.1 | 0 | V |
|  |  |  | Fail-Safe Operation | 0.8 | 1.4 | 3 | V |
| $\mathrm{V}_{\mathrm{T}^{+}} \mathrm{V}_{\mathrm{T}-}$ | Hysteresis | (Figure 1) | Normal Operation | 0.8 | 3.3 | 6 | V |
|  |  |  | Fail-Safe Operation | 0 | 0.8 | 2.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-Level Output Voltage | $\mathrm{I}_{\text {OH }}=-400 \mu \mathrm{~A}$, (Figure 1) |  | 2.4 | 3.5 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-Level Output Voltage | $\mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$, (Figure 1). |  |  | 0.23 | 0.4 | V |
| $r_{1}$ | Input Resistance | (Figure 2) | $\Delta V_{1}=-25 \mathrm{~V}$ to -14 V | 3 | 5 | 7 | k $\Omega$ |
|  |  |  | $\Delta V_{1}=-14 \mathrm{~V}$ to -3 V | 3 | 5 | 7 | k $\Omega$ |
|  |  |  | $\Delta V_{1}=-3 \mathrm{~V}$ to +3 V | 3 | 6 |  | $\mathrm{k} \Omega$ |
|  |  |  | $\Delta \mathrm{V}_{1}=3 \mathrm{~V}$ to 14 V | 3 | 5 | 7 | $\mathrm{k} \Omega$ |
|  |  |  | $\Delta \mathrm{V}_{1}=14 \mathrm{~V}$ to 25 V | 3 | 5 | 7 | $\mathrm{k} \Omega$ |
| $V_{1 \text { (OPEN) }}$ | Open-Circuit Input Voltage | $\mathrm{I}_{1}=0$, (Figure 3) |  | 0 | 0.2 | 2 | V |
| los | Short-Circuit Output Current (Note 5) | $\mathrm{V}_{\mathrm{Cc} 1}=5.5 \mathrm{~V}, \mathrm{~V}_{1}=-5 \mathrm{~V}$, (Figure 4) |  | -10 | -20 | -40 | mA |
| Iccc | Supply Current From V ${ }_{\text {cc1 }}$ | $\mathrm{V}_{\mathrm{CC1}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, (Figure 5) |  |  | 20 | 35 | mA |
| ${ }^{1} \mathrm{CC2}$ | Supply Current From V ${ }_{\text {cc2 }}$ | $\mathrm{V}_{\mathrm{CC2}}=13.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, (Figure 5) |  |  | 23 | 40 | mA |

Switching Characteristics $\left(\mathrm{V}_{\mathrm{CC1}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}$ | Propagation Delay Time, Low-to-High <br> Level Output | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=390 \Omega$, (Figure 6) |  | 22 |  | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay Time, High-to-Low <br> Level Output | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=390 \Omega$, (Figure 6) |  | 20 | ns |  |
| $\mathrm{t}_{\mathrm{TLH}}$ | Transition Time, Low-to-High Level <br> Output | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=390 \Omega$ (Figure 6) |  | 9 | ns |  |
| $\mathrm{t}_{\mathrm{THL}}$ | Transition Time, High-to-Low Level <br> Output | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=390 \Omega$, (Figure 6) | . | 6 | ns |  |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS75154. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $V_{C C 1}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: The algebraic convention where the most-positive (least-negative) limit is designated as maximum is used in this data sheet for logic and threshold levels only, e.g., when -3 V is the maximum, the minimum limit is a more-negative voltage.
Note 5: Only one output at a time should be shorted.

## DC Test Circuits and Truth Tables



| TEST | MEASURE | A | T | Y | $\begin{gathered} V_{C C 1} \\ \text { (PIN 15) } \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC} 2} \\ \text { (PIN 16) } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Open-Circuit Input (fail-safe) | $\begin{aligned} & \mathrm{V}_{\mathrm{OH}} \\ & \mathrm{v}_{\mathrm{OH}} \end{aligned}$ | Open Open | Open Open | $\begin{aligned} & \mathrm{IOH} \\ & \mathrm{IOH}_{\mathrm{OH}} \end{aligned}$ | $\begin{aligned} & 4.5 \mathrm{~V} \\ & \text { Open } \end{aligned}$ | $\begin{aligned} & \text { Open } \\ & 10.8 \mathrm{~V} \end{aligned}$ |
|  |  |  |  |  |  |  |
| $\begin{aligned} & V_{T+} \min , \\ & V_{T-} \text { (fail-safe) } \end{aligned}$ | $V_{\mathrm{OH}}$ <br> $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & 0.8 \mathrm{~V} \\ & 0.8 \mathrm{~V} \end{aligned}$ | Open | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}} \\ & \mathrm{IOH}_{\mathrm{OH}} \end{aligned}$ | 5.5 V | Open |
|  |  |  |  |  | Open | 13.2 V |
| $\mathrm{V}_{\mathrm{T}+}$ min (Normal) | $\begin{aligned} & \mathrm{V}_{\mathrm{OH}} \\ & \mathrm{v}_{\mathrm{OH}} \end{aligned}$ | Note 1 <br> Note 1 | Pin 15 <br> Pin 15 | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}} \\ & \mathrm{I}_{\mathrm{OH}} \end{aligned}$ | $\begin{aligned} & 5.5 \mathrm{~V} \text { and } \mathrm{T} \\ & T \end{aligned}$ | Open |
|  |  |  |  |  |  |  |
| $\begin{aligned} & V_{1 L} \max , \\ & V_{T-\min }(\text { Normal }) \end{aligned}$ | $\mathrm{V}_{\mathrm{OH}}$ | -3V | Pin 15 | $\mathrm{IOH}^{\text {O }}$ | 5.5 V and T | Open |
|  | $\mathrm{V}_{\mathrm{OH}}$ | -3V | Pin 15 | lon | T | 13.2 V |
| $\mathrm{V}_{\mathrm{iH}} \min , \mathrm{V}_{\mathrm{T}+}$ max, <br> $V_{T-}$ max (fail-safe) | $V_{\mathrm{OL}}$ <br> $V_{O L}$ | 3 V | $\begin{aligned} & \text { Open } \\ & \text { Open } \end{aligned}$ | IOL$\mathrm{I}_{\mathrm{OL}}$ | $4.5 \mathrm{~V}$ | Open |
|  |  | 3 V |  |  | Open | 10.8 V |
| $\begin{aligned} & \mathrm{V}_{1 H} \min , \mathrm{~V}_{\mathrm{T}+} \max \\ & \text { (Normal) } \end{aligned}$ | $v_{\text {OL }}$ <br> $V_{\text {OL }}$ | 3 V3 V | Pin 15 <br> Pin 15 | $\mathrm{IOL}_{\mathrm{OL}}$ | $\begin{aligned} & 4.5 \mathrm{~V} \text { and } \mathrm{T} \\ & T \end{aligned}$ | $\begin{aligned} & \text { Open } \\ & 10.8 \mathrm{~V} \end{aligned}$ |
|  |  |  |  |  |  |  |
| $\mathrm{V}_{\boldsymbol{T} \text { - max }}$ (Normal) | $\mathrm{V}_{\mathrm{OL}}$ <br> $V_{\mathrm{OL}}$ | Note 2 Note 2 | Pin 15 <br> Pin 15 | $\begin{aligned} & \mathrm{IOL}_{\mathrm{OL}} \\ & \mathrm{I}_{\mathrm{OL}} \end{aligned}$ | $\begin{aligned} & 5.5 \mathrm{~V} \text { and } \mathrm{T} \\ & \mathrm{~T} \end{aligned}$ | $\begin{aligned} & \text { Open } \\ & 13.2 \mathrm{~V} \end{aligned}$ |
|  |  |  |  |  |  |  |

Note 1: Momentarily apply -5 V , then 0.8 V .
Note 2: Momentarily apply 5 V , then ground.

FIGURE 1. $V_{I H}, V_{I L}, V_{T+}, V_{T-}, V_{O H}, V_{O L}$


FIGURE 2. $r_{I}$


| $\mathbf{T}$ | $\mathbf{V}_{\mathbf{c c 1}}$ <br> $($ Pin 15 $)$ | $\mathbf{V}_{\mathbf{C C 2}}$ <br> $($ Pin 16 $)$ |
| :--- | :---: | :---: |
| Open | 5.5 V | Open |
| Pin 15 | 5.5 V | Open |
| Open | Open | 13.2 V |
| Pin 15 | $\mathbf{T}$ | 13.2 V |

FIGURE 3. VI(OPEN)

DC Test Circuits (Continued)


FIGURE 4. IOS


All four line receivers are tested simultaneously.

FIGURE 5. ICC

## AC Test Circuit and Switching Time Waveforms



Note 1: The puise generator has the following characteristics: $Z_{O U T}=50 \Omega, \mathrm{t}_{\mathrm{W}} \mathbf{= 2 0 0} \mathbf{n s}$, duty cycle $\leq \mathbf{2 0 \%}$.
Note 2: $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance
FIGURE 6.
Typical Performance Characteristics


## Transmission Line Drivers/Receivers

## DS7820/DS8820 Dual Line Receiver General Description

The DS7820, specified from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, and the DS8820, specified from $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, are digital line receivers with two completely independent units fabricated on a single silicon chip. Intended for use with digital systems connected by twisted pair lines, they have a differential input designed to reject large common mode signals while responding to small differential signals. The output is directly compatible with TTL or LS integrated circuits.

## Features

- Operation from a single +5 V logic supply
- Input voltage range of $\pm 15 \mathrm{~V}$
- Each channel can be strobed independently
- High input resistance
- Fan out of two with TTL integrated circuits

The response time can be controlled with an external capacitor to eliminate noise spikes, and the output state is determined for open inputs. Termination resistors for the twisted pair line are also included in the circuit. Both the DS7820 and the DS8820 are specified, worst case, over their full operating temperature range, for $\pm 10$-percent supply voltage variations and over the entire input voltage range.

## Schematic and Connection Diagrams



## Typical Application



## Absolute Maximum Ratings <br> (Note 1)

Operating Conditions

| Supply Voltage | 8.0 V |
| :---: | :---: |
| Input Voltage | $\pm 20 \mathrm{~V}$ |
| Differential Input Voltage | $\pm 20 \mathrm{~V}$ |
| Strobe Voltage | 8.0 V |
| Output Sink Current | 25 mA |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  |
| Cavity Package | 1308 mW |
| Molded Package | 1207 mW |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec ) | $300^{\circ} \mathrm{C}$ |
| *Derate cavity package $8.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $9.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. |  |


|  | MIN | MAX | UNITS |
| :--- | :---: | :--- | :---: |
| Supply Voltage (VCC) |  |  |  |
| DS7820 | 4.5 | 5.5 | V |
| DS8820 | 4.75 | 5.25 | V |
| Temperature (TA) |  |  |  |
| DS7820 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DS8820 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

Electrical Characteristics (Notes 2 and 3)

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{T H}$ | Input Threshold Voltage | $V_{C M}=0$ | -0.5 | 0 | 0.5 | V |
|  |  | $-15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 15 \mathrm{~V}$ | -1.0 | 0 | 1.0 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Output Level | $\mathrm{I}_{\text {OUT }} \leq 0.2 \mathrm{~mA}$ | 2.5 |  | 5.5 | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Output Level | - $\mathrm{I}_{\text {SINK }} \leq 3.5 \mathrm{~mA}$ | 0 |  | 0.4 | V |
| $\mathrm{R}_{1}{ }^{-}$ | Inverting Input Resistance |  | 3.6 | 5.0 |  | $k \Omega$ |
| $\mathrm{R}^{+}{ }^{+}$ | Non-Inverting Input Resistance |  | 1.8 | 2.5 |  | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\text {T }}$ | 'Line Termination Resistance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 120 | 170 | 250 | $\Omega$ |
| $\mathrm{t}_{\mathrm{r}}$ | Response Time | $\mathrm{C}_{\text {DELAY }}=0$ |  | 40 |  | ns |
|  |  | , $\mathrm{C}_{\text {DELAY }}=100 \mathrm{pF}$ |  | 150 |  | ns |
| $\mathrm{I}_{\text {ST }}$ | Strobe Current | $\mathrm{V}_{\text {STROBE }}=0.4 \mathrm{~V}$ |  | -1.0 | -1.4 | mA |
|  |  | $\mathrm{V}_{\text {STROBE }}=5.5 \mathrm{~V}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
| $I_{\text {cc }}$ | Power Supply Current | $\mathrm{V}_{\text {IN }}=15 \mathrm{~V}$ |  | 3.2 | 6.0 | mA |
|  |  | $\mathrm{V}_{\text {IN }}=0$ |  | 5.8 | 10.2 | mA |
|  |  | $\mathrm{V}_{\text {IN }}=-15 \mathrm{~V}$ |  | 8.3 | 15.0 | mA |
| $\mathrm{IIN}^{+}$ | Non-Inverting Input Current | $\mathrm{V}_{\text {IN }}=15 \mathrm{~V}$ |  | 5.0 | 7.0 | mA |
|  |  | $\mathrm{V}_{\text {IN }}=0$ | -1.6 | -1.0 |  | mA |
|  |  | $\mathrm{V}_{\text {IN }}=-15 \mathrm{~V}$ | -9.8 | -7.0 |  | mA |
| $\mathrm{I}_{\mathrm{N}^{-}}$ | Inverting Input Current | $V_{\text {IN }}=15 \mathrm{~V}$ |  | 3.0 | 4.2 | mA |
|  |  | $\mathrm{V}_{\text {IN }}=0$ |  | 0 | -0.5 | mA |
|  |  | $\mathrm{V}_{\text {IN }}=-15 \mathrm{~V}$ | -4.2 | -3.0 |  | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: These specifications apply for $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V},-15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 15 \mathrm{~V}$ and $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ for the $\mathrm{DS7820}$ or $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq$ $+70^{\circ} \mathrm{C}$ for the DS8820 unless otherwise specified; typical values given are for $V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $V_{\mathrm{CM}}=0$ unless stated differently.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: The specifications and curves given are for one side only. Therefore, the total package dissipation and supply currents will be double the values given when both receivers are operated under identical conditions.

Typical Performance Characteristics (Note 3)

Supply Voltage Sensitivity


Common Mode Rejection


Transfer Function


Output Voltage Levels


Termination Resistance


## Positive Supply Current



Internal Power Dissipation


## Transmission Line Drivers/Receivers

## DS7820ADS8820A Dual Line Receiver

## General Description

The DS7820A and the DS8820A are improved performance digital line receivers with two completely independent units fabricated on a single silicon chip. Intended for use with digital systems connected by twisted pair lines, they have a differential input designed to reject large common mode signals while responding to small differential signals. The output is directly compatible with TTL or LS integrated circuits. Some important design features include:

- Operation from a single +5 V logic supply
- Input voltage range of $\pm 15 \mathrm{~V}$
- Strobe low forces output to " 1 " state
- High input resistance
- Fanout of ten with TTL integrated circuits
- Outputs can be wire OR'ed
- Series 54/74 compatible

The response time can be controlled with an external capacitor to reject input noise spikes. The output state is a logic " 1 " for both inputs open. Termination resistors for the twisted pair line are also included in the circuit. Both the DS7820A and the DS8820A are specified, worst case, over their full operating temperature range $\left(-55^{\circ} \mathrm{C}\right.$ to $125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ respectively), over the entire input voltage range, for $\pm 10 \%$ supply voltage variations.


| Absolute Maximum | (Note 1) |
| :---: | :---: |
| Supply Voltage | 8.0 V |
| Common-Mode Voltage | $\pm 20 \mathrm{~V}$ |
| Differential Input Voltage | $\pm 20 \mathrm{~V}$ |
| Strobe Voltage | 8.0 V |
| Output Sink Current | 50 mA |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  |
| Cavity Package | 1308 mW |
| Molded Package | 1207 mW |
| Lead Temperature (Soldering, 10 sec ) | $300^{\circ} \mathrm{C}$ |
| *Derate cavity package $8.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $9.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. |  |

Operating Conditions

|  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: |
| Supply Voltage $\left(V_{C C}\right)$ |  |  |  |
| DS7820A | 4.5 | 5.5 | $V$ |
| DS8820A | 4.75 | 5.25 | V |
| Temperature $\left(T_{A}\right)$ |  |  |  |
| DS7820A | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DS8820A | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

Electrical Characteristics (Notes 2, 3, and 4)

| PARAMETER |  | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {TH }}$ | Differential Threshold Voltage | $\mathrm{I}_{\text {OUT }}=-400 \mu \mathrm{~A}, \quad-3 \mathrm{~V} \leq \mathrm{V}_{\text {CM }} \leq+3 \mathrm{~V}$ |  |  |  | 0.06 | 0.5 | V |
|  |  | $V_{\text {OUT }} \geq 2.5 \mathrm{~V}$ | $-15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+$ |  |  | 0.06 | 1.0 | V |
|  |  | $\mathrm{I}_{\text {OUT }}=+16 \mathrm{~mA}$, | $-3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+3$ |  |  | -0.08 | -0.5 | V |
|  |  | $\mathrm{V}_{\text {OUT }} \leq 0.4 \mathrm{~V}$ | $-15 \mathrm{~V} \leq \mathrm{V}_{\text {CM }} \leq$ |  |  | -0.08 | -1.0 | V |
| $\mathrm{R}_{1}{ }^{-}$ | Inverting Input Resistance | $-15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+15 \mathrm{~V}$ |  |  | 3.6 | 5 |  | $k \Omega$ |
| $\mathrm{R}_{1}{ }^{+}$ | Non-Inverting Input Resistance | $-15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+15 \mathrm{~V}$ |  |  | 1.8 | 2.5 |  | $k \Omega$ |
| $\mathrm{R}_{\mathrm{T}}$ | Line Terminatıon Resistance | $T_{A}=25^{\circ} \mathrm{C}$ |  |  | 120 | 170 | 250 | $\Omega$ |
| $1_{1}{ }^{-}$ | Inverting Input Current | $V_{C M}=15 \mathrm{~V}$ |  |  |  | 3.0 | 4.2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ |  |  |  | 0 | -0.5 | mA |
|  |  | $\mathrm{V}_{\text {CM }}=-15 \mathrm{~V}$ |  |  |  | -3.0 | -4.2 | mA |
| $1{ }^{+}$ | Non-Inverting Input Current | $\mathrm{V}_{\text {CM }}=15 \mathrm{~V}$ |  |  |  | 5.0 | 7.0 | mA |
|  |  | $\mathrm{V}_{\text {CM }}=0 \mathrm{~V}$ |  |  |  | -1.0 | -1.6 | mA |
|  |  | $V_{C M}=-15 \mathrm{~V}$ |  |  |  | -7.0 | -9.8 | mA |
| ${ }^{\text {cc }}$ | Power Supply Current One Side Only | $\mathrm{I}_{\text {OUT }}=$ Logical ${ }^{\prime} 0$ | $V_{\text {DIFF }}=-1 \mathrm{~V}$ | $V_{C M}=15 \mathrm{~V}$ |  | 3.9 | 6.0 | mA |
|  |  |  |  | $\mathrm{V}_{\mathrm{CM}}=-15 \mathrm{~V}$ |  | 9.2 | 14.0 | mA |
|  |  |  | $\mathrm{V}_{\text {DIFF }}=-0.5 \mathrm{~V}, \quad \mathrm{~V}_{\text {CM }}=0 \mathrm{~V}$ |  |  | 6.5 | 10.2 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $\mathrm{I}_{\text {OUT }}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\text {DIFF }}=1 \mathrm{~V}$ |  |  | 2.5 | 4.0 | 5.5 | $\checkmark$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical "0" Output Voltage | $\mathrm{I}_{\text {OUT }}=+16 \mathrm{~mA}, \mathrm{~V}_{\text {DIFF }}=-1 \mathrm{~V}$ |  |  | 0 | 0.22 | 0.4 | V |
| $\mathrm{V}_{\text {SH }}$ | Logical "1" Strobe Input Voltage | $\mathrm{I}_{\text {OUT }}=+16 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }} \leq 0.4 \mathrm{~V}, \mathrm{~V}_{\text {DIFF }}=-3 \mathrm{~V}$ |  |  | 2.1 |  |  | V |
| $\mathrm{V}_{\text {SL }}$ | Logical " 0 " Strobe Input Voltage | $\mathrm{I}_{\text {OUT }}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\text {OUT }} \geq 2.5 \mathrm{~V}, \mathrm{~V}_{\text {DIFF }}=-3 \mathrm{~V}$ |  |  |  |  | 0.9 | V |
| $\mathrm{I}_{\mathrm{SH}}$ | Logical "1" Strobe Input Current | $\mathrm{V}_{\text {STROBE }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {DIFF }}=3 \mathrm{~V}$ |  |  |  | 0.01 | 5.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SL }}$ | Logical " 0 " Strobe Input Current | $\mathrm{V}_{\text {STROBE }}=0.4 \mathrm{~V}, \mathrm{~V}_{\text {DIFF }}=-3 \mathrm{~V}$ |  |  |  | -1.0 | -1.4 | mA |
| $\mathrm{I}_{\text {Sc }}$ | Output Short Circuit Current | $\mathrm{I}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {STROBE }}=0 \mathrm{~V}$ |  |  | -2.8 | -4.5 | -6.7 | mA |

Switching Characteristics $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, unless otherwise noted

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pdo}}$ | Propagation Delay, Differential Input to " 0 " Output | $\mathrm{R}_{\mathrm{L}}=400 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, see Figure 1 |  | 30 | 45 | ns |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Propagation Delay, Differential Input to "1" Output |  |  | 27 | 40 | ns |
| $\mathrm{t}_{\mathrm{pdo}}$ | Propagation Delay, Strobe Input to " 0 " Output |  |  | 16 | 25. | ns |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Propagation Delay, Strobe Input to " 1 " Output |  |  | 18 | 30 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: These specifications apply for $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V},-15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 15 \mathrm{~V}$ and $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ for the $\mathrm{DS7820A}$ or $4.75 \mathrm{~V} \leq$ $V_{C C} \leq 5.25 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ for the DS8820A unless otherwise specified. Typical values given are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CM}}=$ $0 \vee$ unless stated differently.
Note 3: All currents into device pins shown as positive, out of devicepins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.


## AC Test Circuit and Waveforms




FIGURE 1

## DS78C20/DS88C20

## Dual CMOS Compatible Differential Line Receiver

## General Description

The DS78C20 and DS88C20 are high performance, dual differential, CMOS compatible line receivers for both balanced and unbalanced digital data transmission. The inputs are compatible with EIA and Federal Standards.

Input specifications meet or exceed those of the popular DS7820/DS8820 line receiver, and the pinout is identical.

A response pin is provided for controlling sensitivity to input noise spikes with an external capacitor. Each receiver includes a $180 \Omega$ terminating resistor, which may be used optionally on twisted pair lines. The DS78C20 is specified over a $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operating temperature range, and the DS88C20 over a $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range.

## Features

- Meets requirements of EIA Standards RS-232-C RS-422 and RS-423, and Federal Standards 1020 and 1030
- Input voltage range of $\pm 15 \mathrm{~V}$ (differential or commonmode)
- Separate strobe input for each receiver
- $1 / 2 V_{C C}$ strobe threshold for CMOS compatibility
- 5 k typical input impedance
- 50 mV input hysteresis
- 200 mV input threshold
- Operation voltage range $=4.5 \mathrm{~V}$ to 15 V
- DS7830/DS8830 or MM78C30/MM88C30 recommended driver


## Connection Diagram



TOP VIEW
Order Number DS78C20J, DS88C20J or DS88C20N

## Typical Applications

See NS Package J14A or N14A

RS-422/RS-423 Application


Note 1: (Optional internal termination resistor).
a) Capacitor in series with internal line termination resistor, terminates the line and saves termination power. Exact value depends on line length.
b) Pin 1 connected to pin 2; terminates the line.
c) Pin 2 open; no internal line termination.
d) Transmission line may be terminated elsewhere or not at all.

Note 2: Optional to control response time.
Note 3: $V_{C C} 4.5 \mathrm{~V}$ to 15 V for the DS78C20. For further information on line drivers and line receivers, refer to application notes AN-22, AN-83 and AN-108.

RS-232-C Application with Hysteresis


For signals which require fail-safe or have slow rise and fall times, use R1 and D1 as shown above. Otherwise, the positive input (pin 3 or 11) may be connected to ground.

| $V_{C C}$ | $R 1 \pm 5 \%$ |
| :--- | :--- |
| 5 V | $4.3 \mathrm{k} \Omega$ |
| 10 V | $15 \mathrm{k} \Omega$ |
| 15 V | $24 \mathrm{k} \Omega$ |

## Absolute Maximum Ratings

|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | 18 V | Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) | 4.5 | 15 | $\checkmark$ |
| Common-Mode Voltage | $\pm 25 \mathrm{~V}$ | Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| Differential Input Voltage | $\pm 25 \mathrm{~V}$ | DS78C20 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Strobe Voltage | 18 V | DS88C20 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Output Sink Current | 50 mA | Common-Mode Voltage ( $\mathrm{V}_{\mathrm{CM}}$ ) | -15 | +15 | V |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ Cavity Package | 1364 mV |  |  |  |  |
| Molded Package | 1280 mW |  |  |  |  |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |  |  |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |  |  |  |  |

Electrical Characteristics (Notes 2 and 3)

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {TH }}$ | Differential Threshold Voltage | $\begin{aligned} & \text { IOUT }=-200 \mu \mathrm{~A}, \\ & \mathrm{~V}_{\text {OUT }} \geq \mathrm{V}_{\mathrm{CC}}-1.2 \mathrm{~V} \end{aligned}$ | $-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 10 \mathrm{~V}$ |  | 0.06 | 0.2 | V |
|  |  |  | $-15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 15 \mathrm{~V}$ |  | 0.06 | 0.3 | V |
|  |  | $\mathrm{I}_{\text {OUT }}=1.6 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }} \leq 0.5 \mathrm{~V}$ | $-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 10 \mathrm{~V}$ |  | -0.08 | -0.2 | V |
|  |  |  | $-15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 15 \mathrm{~V}$ |  | -0.08 | -0.3 | V |
| RIN | Input Resistance | $-15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 15 \mathrm{~V}$ |  |  | 5 |  | $k \Omega$ |
| $\mathrm{R}_{\mathrm{T}}$ | Line Termination Resistance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 100 | 180 | 300 | $\Omega$ |
| IIND | Data Input Current (Unterminated) | $V_{C M}=10 \mathrm{~V}$ |  |  | 2 | 3.1 | mA |
|  |  | $V_{C M}=0 \mathrm{~V}$ |  |  | 0 | -0.5 | mA |
|  |  | $\mathrm{V}_{\mathrm{CM}}=-10 \mathrm{~V}$ |  |  | -2 | -3.1 | mA |
| $V_{\text {THB }}$ | Input Balance | $\begin{aligned} & \text { IOUT }=200 \mu \mathrm{~A}, \mathrm{~V}_{\text {OUT }} \geq \\ & \mathrm{V}_{\mathrm{CC}}-1.2 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=500 \Omega,(\text { Note } 5) \end{aligned}$ | $-7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 7 \mathrm{~V}$ |  | 0.1 | 0.4 | V |
|  |  | $\begin{aligned} & \mathrm{I}_{\mathrm{OUT}}=1.6 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }} \leq 0.5 \mathrm{~V}, \\ & \left.\mathrm{R}_{\mathrm{S}}=500 \Omega \text {, (Note } 5\right) \end{aligned}$ | $-7 \mathrm{~V} \leq \mathrm{V}^{\prime} \mathrm{CM} \leq 7 \mathrm{~V}$ |  | -0.1 | -0.4 | V |
| $\mathrm{VOH}^{\text {O }}$ | Logical "1" Output Voltage | $I_{\text {OUT }}=-200 \mu \mathrm{~A}, \mathrm{~V}_{\text {DIFF }}=1 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{CC}}{ }^{-1.2}$ | $\mathrm{V}_{\mathrm{CC}}-0.75$ |  | V |
| $\mathrm{VOL}^{\text {O }}$ | Logical "0' Output Voltage | IOUT $=1.6 \mathrm{~mA}, \mathrm{~V}_{\text {DIFF }}=-1 \mathrm{~V}$ |  |  | 0.25 | 0.5 | V |
| ICC | Power Supply Current | $\begin{aligned} & 15 \mathrm{~V} \leq V_{C M} \leq-15 \mathrm{~V}, \\ & V_{\text {DIFF }}=-0.5 \mathrm{~V} \text { (Both Receivers) } \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 8 | 15 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}$ |  | 15 | 30 | mA |
| IIN(1) | Logical "1" Strobe Input Current | $\mathrm{V}_{\text {STROBE }}=15 \mathrm{~V}, \mathrm{~V}_{\text {DIFF }}=3 \mathrm{~V}$ |  |  | 15 | 100 | $\mu \mathrm{A}$ |
| IIN(0) | Logical "0" Strobe Input Current | $\mathrm{V}_{\text {STROBE }}=0 \mathrm{~V}, \mathrm{~V}_{\text {DIFF }}=-3 \mathrm{~V}$ |  |  | -0.5 | -100 | $\mu \mathrm{A}$ |
| $V_{1 H}$ | Logical "1" Strobe input Voltage | $\mathrm{I}_{\mathrm{OUT}}=1.6 \mathrm{~mA}, \mathrm{~V}_{\mathrm{OL}} \leq 0.5 \mathrm{~V}$ | $V_{C C}=5 \mathrm{~V}$ | 3.5 | 2.5 |  | V |
|  |  |  | $\mathrm{V}_{C C}=10 \mathrm{~V}$ | 8.0 | 5.0 |  | V |
|  |  |  | $V_{C C}=15 \mathrm{~V}$ | 12.5 | 7.5 |  | V |
| VIL | Logical "0' Strobe Input Voltage | $\begin{aligned} & \mathrm{OUT}=-200 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{CC}}-1.2 \mathrm{~V} \end{aligned}$ | $V_{C C}=5 \mathrm{~V}$ |  | 2.5 | 1.5 | $\checkmark$ |
|  |  |  | $\mathrm{V}_{C C}=10 \mathrm{~V}$ |  | 5.0 | 2.0 | V |
|  |  |  | $\mathrm{V}_{\text {CC }}=15 \mathrm{~V}$ |  | 7.5 | 2.5 | V |
| IOS | Output Short-Circuit Current | $V_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{~V}_{\text {STROBE }}=0 \mathrm{~V} \text {, (Note 4) }$ |  | -5 | -20 | -40 | mA |

## Switching Characteristics $\mathrm{v}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tpd0(D) Differential Input to "0' Output | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 60 | 100 | ns |
| tpd1(D) Differential Input to "1" Output | $C_{L}=50 \mathrm{pF}$ |  | 100 | 150 | ns |
| 'pd0(S) Strobe Input to "0' Output | $C_{L}=50 \mathrm{pF}$ |  | 30 | 70 | ns |
| pd1 (S) Strobe Input to "1" Output | $C_{L}=50 \mathrm{pF}$ |  | 100 | 150 | ns |

[^11]Note 5: Refer to EIA-RS-422 for exact conditions.


## DS7830/DS8830 Dual Differential Line Driver

## General Description

The DS7830/DS8830 is a dual differential line driver that also performs the dual four-input NAND or dual four-input AND function.

TTL (Transistor-Transistor-Logic) multiple emitter inputs allow this line driver to interface with standard TTL systems. The differential outputs are balanced and are designed to drive long lengths of coaxial cable, strip line, or twisted pair transmission lines with characteristic impedances of $50 \Omega$ to $500 \Omega$. The differential feature of the output eliminates troublesome ground-loop errors
normally associated with single-wire transmissions.

## Features

- Single 5 volt power supply
- Diode protected outputs for termination of positive and negative voltage transients
- Diode protected inputs to prevent line ringing
- High speed
- Short circuit protection

Schematic* and Connection Diagrams


Dual-In-Line and Flat Packaye


TOP VIEW

Order Number DS7830J,
DS8830J or DS8830N
See NS Package J14A or N14A

* 2 PER PACKAGE.


## Typical Application

## Digital Data Transmission



## Absolute Maximum Ratings (Note 1!

|  | 7.0 V |
| :--- | ---: |
| $V_{\text {CC }}$ | 5.5 V |
| Input Voltage | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Storage Temperature | $300^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec$)$ | 1 second |
| Output Short Circuit Duration $\left(125^{\circ} \mathrm{C}\right)$ |  |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ | 1308 mW |
| $\quad$ Cavity Package | 1207 mW |

## Operating Conditions

|  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| DS7830 | 4.5 | 5.5 | v |
| DS8830 | 4.75 | 5.25 | v |
| Temperature ( $T_{A}$ ) |  |  |  |
| DS7830 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DS8830 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

*Derate cavity package $8.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $9.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.
Electrical Characteristics
(Notes 2 and 3 )

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | Logical " 1 " Input Voltage |  |  | 2.0 |  |  | V |
| $V_{\text {IL }}$ | Logical " 0 " Input Voltage |  |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $V_{\text {IN }}=0.8 \mathrm{~V}$ | $\mathrm{I}_{\text {OUT }}=-0.8 \mathrm{~mA}$ | 2.4 |  |  | V |
|  |  |  | $\mathrm{I}_{\text {OUT }}=40 \mathrm{~mA}$ | 1.8 | 3.3 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical "0' Output Voltage | $V_{\text {IN }}=2.0 \mathrm{~V}$ | $\mathrm{I}_{\text {OUT }}=32 \mathrm{~mA}$ |  | 0.2 | 0.4 | V |
|  |  |  | $\mathrm{I}_{\text {OUT }}=40 \mathrm{~mA}$ |  | 0.22 | 0.5 | V |
| $I_{1 H}$ | Logical " 1 " Input Current | $\begin{aligned} & V_{I N}=2.4 V \\ & V_{I N}=5.5 \mathrm{~V} \end{aligned}$ |  |  |  | $\begin{aligned} & 120 \\ & 2 \end{aligned}$ | $\begin{gathered} \mu \mathrm{A} \\ \mathrm{~mA} \end{gathered}$ |
| $I_{\text {IL }}$ | Logical " 0 " Input Current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  | -4.8 | mA |
| $I_{\text {sc }}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$, (Note 4) |  | -40 | -100 | -120 | mA |
| $I_{\text {cc }}$ | Supply Current | $\mathrm{V}_{1 \mathrm{~N}}=5.0 \mathrm{~V}$, (Each Driver) |  |  | 11 | 18 | mA |
| $V_{1}$ | Input Clamp | $V_{C C}=\operatorname{Min} ; I_{I N}=-12 \mathrm{~mA}$ |  |  | , -1.0 | -1.5 | V |

Switching Characteristics $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, unless otherwise noted

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Propagation Delay AND Gate | $R_{L}=400 \Omega, C_{L}=15 \mathrm{pF}$ <br> (Figure 1) |  | 8 | 12 | ns |
| $\mathrm{t}_{\text {pdo }}$ |  |  |  | 11 | 18 | ns |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Propagation Delay NAND Gate | $\mathrm{R}_{\mathrm{L}}=400 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ <br> (Figure 1) |  | 8 | 12 | ns |
| $\mathrm{t}_{\text {pdo }}$ |  |  |  | 5 | 8 | ns |
| $\mathrm{t}_{1}$ | Differential Delay | Load, $100 \Omega$ and 5000 pF , (Figure 2) |  | 12 | 16 | ns |
| $\mathrm{t}_{2}$ | Differential Delay | Load, $100 \Omega$ and 5000 pF , (Figure 2) |  | 12 | 16 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS7830 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8830. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.


FIGURE 1.
FIGURE 2.

## Typical Performance Characteristics

Output High Voltage (Logical "1")
Vs Output Current


OUTPUT SOURCE CURRENT (mA)
Differential Output Voltage
( $\mid V_{\text {AND }}$ - VNAND $\left.{ }^{\prime}\right)$
Vs Differential Output Current


Differential Delay Vs Temperature


Power Dissipation (No Load) Vs Data Input Frequency


Threshold Voltage Vs Temperature


Output Low Voltage
(Logical " 0 ") Vs Output Current

$\begin{array}{lllllll}20 & 40 & 60 & 80 & 100 & 120 & 140\end{array}$ OUTPUT SINK CURRENT (mA)

## AC Test Circuit



## Switching Time Waveforms



## General Description

Through simple logic control, the DS7831/ DS8831, DS7832/DS8832 can be used as either a quad single-ended line driver or a dual differential line driver. They are specifically designed for party line (bus-organized) systems. The DS7832/ DS8832 does not have the $\mathrm{V}_{\mathrm{cc}}$ clamp diodes found on the DS7831/DS8831.

The DS7831 and DS7832 are specified for operation over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ military temperature range. The DS8831 and DS8832 are specified for operation over the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range.

## Features

- Series 54/74 compatible
- 17 ns propagation delay
- Very low output impedance-high drive capability
- 40 mA sink and source currents
- Gating control to allow either single-ended or differential operation
- High impedance output state which allows many outputs to be connected to a common bus line.


## Mode of Operation

To operate as a quad single-ended line driver apply logical " 0 's to the Output Disable pins (to keep the outputs in the normal low impedance mode) and apply logical " 0 "'s to both Differential/ Single-ended Mode Control inputs. All four channels will then operate independently and no signal inversion will occur between inputs and outputs.

To operate as a dual differential line driver apply logical " 0 " $s$ to the Output Disable pins and apply at least one logical " 1 " to the Differential/Singleended Mode Control inputs. The inputs to the $A$ channels should be connected together and the inputs to the $B$ channels should be connected together.

In this mode the signals applied to the resulting inputs will pass non-inverted on the $A_{2}$ and $B_{2}$ outputs and inverted on the $A_{1}$ and $B_{1}$ outputs.

When operating in a bus-organized system with outputs tied directly to outputs of other (continued)

## Connection and Logic Diagram



Order Number DS7831J, DS8831J, DS7832J, DS8832J, DS8831N or DS8832N See NS Package J16A or N16A

Truth Table (Shown for A Channels Only)

| "A" OUTPUT | DISABLE | DIFFERENTIAL/ <br> SINGLE-ENDED <br> MODE CONTROL |  | INPUT A1 | OUTPUT A1 | INPUT A2 | OUTPUT A2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | Logical " 1 " or Lugical " 0 " | Same as Input A1 | Logical " 1 " or Logical "0" | Same as Input A2 |
| $0$ | 0 | $\begin{gathered} x \\ 1 \end{gathered}$ | $\begin{gathered} 1 \\ \times \end{gathered}$ | Logical " 1 " or Logical " 0 " | Opposite of Input A1 | Logical " 1 " or Logical "0" | Same as Input A2 |
| $\begin{gathered} 1 \\ \times \end{gathered}$ | $\begin{gathered} x \\ 1 \end{gathered}$ | X | X | X | High impedance state | X | High <br> impedance <br> state |

[^12]|  | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{tH}}$ | Logical " 1 " Input Voltage | $V_{c c}=\mathrm{Min}$ |  |  | 2.0 |  |  | V |
| $V_{\text {IL }}$ | Logical " 0 " Input Voitage | $\mathrm{V}_{C C}=\mathrm{Min}$ |  |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical " 1 " Output Voltage | DS7831, DS7832 | $\mathrm{V}_{\mathrm{Cc}}=\mathrm{Min}$ | $\mathrm{I}_{0}=-40 \mathrm{~mA}$ | 1.8 | 2.3 |  | V |
|  |  |  |  | $\mathrm{I}_{\mathrm{O}}=-2 \mathrm{~mA}$ | 2.4 | 2.7 |  | V |
|  |  | DS8831, DS8832 |  | $\mathrm{I}_{0}=-40 \mathrm{~mA}$ | 1.8 | 2.5 |  | V |
|  |  |  |  | $\mathrm{I}_{0}=-5.2 \mathrm{~mA}$ | 2.4 | 2.9 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Logical " 0 ' Output Voltage | DS7831, DS7832 | $V_{C C}=M i n$ | $\mathrm{I}_{0}=40 \mathrm{~mA}$ |  | 0.29 | 0.50 | V |
|  |  |  |  | $\mathrm{I}_{0}=32 \mathrm{~mA}$ |  |  | 0.40 | V |
|  |  | DS8831, DS8832 |  | $\mathrm{I}_{0}=40 \mathrm{~mA}$ |  | 0.29 | 0.50 | V |
|  |  |  |  | $\mathrm{I}_{\mathrm{O}}=32 \mathrm{~mA}$ |  |  | 0.40 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Logical "1" Input Current | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}$ | DS7831, DS7832, $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1 | mA |
|  |  |  | DS8831, DS8832, $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  |  | 40 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Logical " 0 " Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{1 \mathrm{~N}}=0.4 \mathrm{~V}$ |  |  |  | -1.0 | -1.6 | mA |
| IOD | Output Disable Current | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}, \mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ or 0.4 V |  |  | -40 |  | 40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{sc}}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{Cc}}=$ Max, (Note 4) |  |  | -40 | -100 | -120 | mA |
| Icc | Supply Current | $V_{\text {cc }}=$ Max in TRI-STATE |  |  |  | 65 | 90 | mA |
| $\mathrm{V}_{\text {CLI }}$ | Input Diode Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\text {IN }}=-12 \mathrm{~mA}$ |  |  |  |  | -1.5 | V |
| $\mathrm{V}_{\text {CLO }}$ | Output Diode Clamp Voltage | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | $=-12 \mathrm{~mA}$ | $\begin{aligned} & \text { DS7831/DS8831 } \\ & \text { DS7832/DS8832 } \end{aligned}$ |  |  | -1.5 | V |
|  |  |  | $=12 \mathrm{~mA}$ | DS7831/DS8831 |  |  | $\mathrm{V}_{\mathrm{cc}}+1.5$ | V |

Switching Characteristics $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, unless otherwise noted

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pdo}}$ | Propagation Delay to a Logical " 0 " from Inputs A1, A2, B1, B2 Differential Single-ended Mode Control to Outputs | $R_{L}=400 \Omega, C_{L}=15 \mathrm{pF}$ <br> See Figures 4 and 5. |  | 13 | 25 | ns |
| $\mathrm{t}_{\text {pd1 }}$ | Propagation Delay to a Logical " 1 " from Inputs A1, A2, B1, B2 Differential Single-ended Mode Control to Outputs |  |  | 13 | 25 | ns |
| $\mathrm{t}_{1 \mathrm{H}}$ | Delay from Disable Inputs to High. Impedance State (from Logical " 1 " Level) |  |  | 6 | 12 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Delay from Disable Inputs to High Impedance State (from Logical " 0 " Level) |  |  | 14 | 22 | ns |
| $t_{\text {H1 }}$ | Propagation Delay from Disable Inputs to Logical "1" Level (from High Impedance State) |  |  | 14 | 22 | ns |
| $\mathrm{t}_{\mathrm{HO}}$ | Propagation Delay from Disable Inputs to Logical " 0 " Level (from High Impedance State) |  |  | 18 | 27 | ns |

## Notes

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\min /$ max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS7831 and DS7832 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8831 and DS8832. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or $\min$ on absolute value basis.
Note 4: Applies for $T_{A}=125^{\circ} \mathrm{C}$ only. Only one output should be shorted at a time.

## Mode of Operation (Continued)

DS7831/DS8831's, DS7832/DS8832's (Figure 1), all devices except one must be placed in the "high impedance" state. This is accomplished by ensuring that a logical " 1 " is applied to at least one of the Output Disable pins of each device which is to be in the "high impedance" state. A NOR gate was purposely chosen for this function since it is possible with only two DM5442/ DM7442, BCD-to-decimal decoders, to decode as many as 100 DS7831/DS8831's, DS7832/ DS8832's (Figure 2).
The unique device whose Disable inputs receive two logical " 0 " levels assumes the normal low
impedance output state, providing good capacitive drive capability and waveform integrity especially during the transition from the logical " 0 " to logical " 1 " state. The other outputs-in the high impedance state-take only a small amount of leakage current from the low impedance outputs. Since the logical " 1 " output current from the selected device is 100 times that of a conventional Series $54 / 74$ device ( 40 mA vs. $400 \mu \mathrm{~A}$ ), the output is easily able to supply that leakage current for several hundred other DS7831/DS8831's, DS7832/DS8832's and still have available drive for the bus line (Figure 3).


## Typical Performance Characteristics






Propagation Delay from Input to Output (Channel 1)


Delay from Disable to Low Impedance State


Logical " 1 " Output Voltage vs Source Current


Propagation Delay in Differential Mode


Propagation Delay from Input to Output (Channel 2)


Propagation Delay vs Load Capacitance


Logical " 0 " Output Voltage vs Sink Current




FIGURE 4


|  | Switch S1 | Switch S2 | $C_{L}$ |
| :--- | :--- | :--- | :--- |
| $t_{\text {pat }}$ | closed | closed | 50 pF |
| $\mathrm{t}_{\mathrm{odO}}$ | closed | closed | 50 pF |
| $\mathrm{t}_{\mathrm{OH}}$ | closed | closed | $\cdot 5 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{IH}}$ | closed | closed | $\cdot 5 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{HO}}$ | closed | open | 50 pF |
| $\mathrm{t}_{\mathrm{H}}$ | open | closed | 50 pF |

*Jig capacitance.

FIGURE 5

## DS78C120/DS88C120 Dual CMOS Compatible Differential Line Receiver

## General Description

The DS78C120 and DS88C120 are high performance, dual differential, CMOS compatible line receivers for both balanced and unbalanced digital data transmission. The inputs are compatible with EIA, Federal and MIL standards.

Input specifications meet or exceed those of the popular DS7820/DS8820 line receiver.

## Features

- Full compatibility with EIA Standards RS232-C, RS422 and RS423, Federal Standards 1020, 1030 and MIL-188-114
- Input voltage range of $\pm 15 \mathrm{~V}$ (differential or commonmode)
- Separate strobe input for each receiver
- $1 / 2 \mathrm{~V}_{\mathrm{CC}}$ strobe threshold for CMOS compatibility
- 5 k typical input impedance
- 50 mV input hysteresis
- 200 mV input threshold
- Operation voltage range $=4.5 \mathrm{~V}$ to 15 V
- Separate fail-safe mode


## Functional Description

The line receiver will discriminate a $\pm 200 \mathrm{mV}$ input signal over a common-mode range of $\pm 10 \mathrm{~V}$ and a $\pm 300 \mathrm{mV}$ signal over a range of $\pm 15 \mathrm{~V}$.

Circuit features include hysteresis and response control for applications where controlled rise and fall times and/ or high frequency noise rejection are desirable. Threshold offset control is provided for fail-safe detection, should the input be open or short. Each receiver includes a $180 \Omega$ terminating resistor and the output gate contains a logic strobe for time discrimination. The DS78C120 is specified over a $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range and the DS88C120 from $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.

## Connection Diagram



Absolute Maximum Ratings (Note 1)

| Supply Voltage | 18 V |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | $\pm 25 \mathrm{~V}$ | Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) | 4.5 | 15 | V |
| Strobe Voltage | 18 V | Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| Output Sink Current | 50 mA | DS78C120 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  | DS88C120 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Cavity Package | 1433 mW | Common-Mode Voltage ( $\mathrm{V}_{\mathrm{CM}}$ ) | -15 | +15 | V |
| Molded Package | 1362 mW |  |  |  |  |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |  |  |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |  |  |  |  |
| *Derate cavity package $9.6 \mathrm{~mW} /{ }_{\circ}^{\circ} \mathrm{C}$ above 25 package $10.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. | derate molded |  |  |  |  |

## Electrical Characteristics (Notes 2 and 3 )

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TH }}$ | Differential Threshold Voltage | $\begin{aligned} & \text { IOUT }=-200 \mu \mathrm{~A}, \\ & \mathrm{~V}_{\text {OUT }} \geq \mathrm{V}_{\mathrm{CC}}-1.2 \mathrm{~V} \end{aligned}$ | $-7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 7 \mathrm{~V}$ |  | 0.06 | 0.2 | V |
|  |  |  | $-15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 15 \mathrm{~V}$ |  | 0.06 | 0.3 | V |
| $V_{T L}$ | Differential Threshold Voltage | $\mathrm{I}_{\text {OUT }}=1.6 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }} \leq 0.5 \mathrm{~V}$ | $-7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 7 \mathrm{~V}$ |  | -0.08 | -0.2 | V |
|  |  |  | $-15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 15 \mathrm{~V}$ |  | -0.08 | -0.3 | V |
| $V_{\text {TH }}$ | Differential Threshold Voltage | $\begin{aligned} & \text { IOUT }=-200 \mu \mathrm{~A}, \\ & \mathrm{~V}_{\text {OUT }}^{-} \geq \mathrm{V}_{\mathrm{CC}}-1.2 \mathrm{~V} \end{aligned}$ | $-7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 7 \mathrm{~V}$ |  | 0.47 | 0.7 | V |
| $V_{T L}$ | Fail-Safe Offset $=5 \mathrm{~V}$ | $\mathrm{I}_{\text {OUT }}=1.6 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }} \leq 0.5 \mathrm{~V}$ | $-7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 7 \mathrm{~V}$ | 0.2 | 0.42 |  | V |
| $\mathrm{RIN}^{\prime}$ | Input Resistance | $-15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 15 \mathrm{~V}, 0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 15 \mathrm{~V}$. |  | 4 | 5 |  | k $\Omega$ |
| $\mathrm{R}_{\mathrm{T}}$ | Line Termination Resistance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 100 | 180 | 300 | $\Omega$ |
| $\mathrm{R}_{0}$ | Offset Control Resistance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 56 |  | $k \Omega$ |
| IIND | Data Input Current (Unterminated) | $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 15 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CM}}=10 \mathrm{~V}$ |  | 2 | 3.1 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ |  | 0 | -0.5 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{CM}}=-10 \mathrm{~V}$ | . | -2 | -3.1 | mA |
| $V_{\text {THB }}$ | Input Balance | $\begin{aligned} & \mathrm{I}_{\mathrm{OUT}}=200 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{OUT}} \geq \\ & \mathrm{V}_{\mathrm{CC}}-1.2 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=500 \Omega,(\text { Note } 5) \end{aligned} \quad-7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 7 \mathrm{~V}$ |  |  | 0.1 | 0.4 | V |
|  |  | $\begin{aligned} & \mathrm{I}_{\mathrm{OUT}}=1.6 \mathrm{~mA}, \mathrm{~V}_{\mathrm{OUT}} \leq 0.5 \mathrm{~V}, \quad-7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 7 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}}=500 \Omega,(\text { Note } 5) \end{aligned}$ |  |  | -0.1 | -0.4 | V |
| VOH | Logical "1" Output Voltage | IOUT $=-200 \mu \mathrm{~A}, \mathrm{~V}_{\text {DIFF }}=1 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{CC}}{ }^{-1.2}$ | $\mathrm{V}_{\mathrm{CC}}{ }^{-0.75}$ |  | V |
| $\mathrm{V}_{\text {OL }}$ | Logical " 0 " Output Voltage | IOUT $=1.6 \mathrm{~mA}, \mathrm{~V}$ DIFF $=-1 \mathrm{~V}$ |  |  | 0.25 | 0.5 | $\checkmark$ |
| ICC | Power Supply Current | $\begin{aligned} & 15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq-15 \mathrm{~V}, \\ & \mathrm{~V}_{\text {DIFF }}=-0.5 \mathrm{~V} \text { (Both Receivers) } \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 8 | 15 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}$ |  | 15 | 30 | mA |
| IIN(1) | Logical "1" Strobe Input Current | $\mathrm{V}_{\text {STROBE }}=15 \mathrm{~V}, \mathrm{~V}_{\text {DIFF }}=3 \mathrm{~V}$ |  |  | 15 | 100 | $\mu \mathrm{A}$ |
| IIN(0) | Logical "0" Strobe Input Current | $\mathrm{V}_{\text {STROBE }}=0 \mathrm{~V}, \mathrm{~V}_{\text {DIFF }}=-3 \mathrm{~V}$ |  |  | -0.5 | -100 | $\mu \mathrm{A}$ |
| $V_{I H}$ | Logical "1" Strobe Input Voltage | $\mathrm{V}_{\mathrm{OL}} \leq 0.5 \mathrm{~V}, \mathrm{IOUT}=1.6 \mathrm{~mA}$ | $V_{C C}=5 \mathrm{~V}$ | 3.5 | 2.5 |  | V |
|  |  |  | $\mathrm{V}_{\text {CC }}=10 \mathrm{~V}$ | 8.0 | 5.0 |  | V |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}$ | 12.5 | 7.5 |  | V |
| VIL | Logical "0" Strobe Input Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{CC}}-1.2 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OUT}}=-200 \mu \mathrm{~A} \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  | 2.5 | 1.5 | V |
|  |  |  | $\mathrm{V}_{\text {CC }}=10 \mathrm{~V}$ |  | 5.0 | 2.0 | V |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}$ |  | 7.5 | 2.5 | V |
| Ios | Output Short-Circuit Current | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=15 \mathrm{~V}, \mathrm{~V}_{\text {STROBE }}=0 \mathrm{~V}$, (Note 4) |  | -5 | -20 | -40 | mA |

## Switching Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| . | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {pdO }}$ (D) | Differential Input to " 0 " Output | $C_{L}=50 \mathrm{pF}$ |  | 60 | 100 | ns |
| ${ }^{\text {tpd }} 1$ (D) | Differential Input to " 1 " Output | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 100 | 150 | ns |
| ${ }^{\text {tpdO(S) }}$ | Strobe Input to "0" Output | $C_{L}=50 \mathrm{pF}$ |  | 30 | 70 | ns |
| $t_{\text {pd } 1(S)}$ | Strobe Input to "1" Output | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 100 | 150 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS 78 C 120 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS88C120. All typical values are for $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.
Note 5: Refer to EIA-RS422 for exact conditions.


## AC Test Circuit and Switching Time Waveforms

Differential and Strobe Input Signal

*Includes probe and test fixture capacitance

$\mathrm{PRR}=1 \mathrm{MHz}$
Note. Optimum switching response is obtained by minimizing stray capacitance on Response Control pin (no external connection).

## Application Hints

Balanced Data Transmission


Unbalanced Data Transmission


## Application Hints (Continued)



The DS78C120/DS88C120 may be used as a level translator to interface between $\pm 12 \mathrm{~V}$ MOS, ECL, TTL and CMOS. To configure, bias either input to a voltage equal to $1 / 2$ the voltage of the input signal, and the other input to the driving gate.

## LINE DRIVERS

Line drivers which will interface with the DS78C120/ DS88C120 are listed below.

## Balanced Drivers

DS26LS31
MM87C30, MM88C30
DS7830, DS8830
DS7831, DS8831
DS7832, DS8832
DS1691, DS3691
DS1692, DS3692
DS3587, DS3487

## Unbalanced Drivers

DS1488
DS75150

Quad RS422 Line Driver
Dual CMOS
Dual TTL Dual TRI-STATE ${ }^{\circledR}$ TTL Dual TRI-STATE TTL Quad RS423/Dual RS422 TTL Quad RS423/Dual TRI-STATE RS422 TTL Quad TRI-STATE RS422


FIgure 1. Noise Pulse Width vs Response Control Capacitor

## RESPONSE CONTROL AND HYSTERESIS

In unbalanced (RS232/RS423) applications it is recommended that the rise time and fall time of the line driver be controlled to reduce cross-talk. Elimination of switching noise is accomplished in the DS78C120/ DS88C120 by the 50 mV of hysteresis incorporated in the output gate. This eliminates the oscillations which may appear in a line receiver due to the input signal slowly varying about the threshold level for extended periods of time.

High frequency noise which is superimposed on the input signal which may exceed 50 mV can be reduced in amplitude by filtering the device input. On the DS78C120/DS88C120, a high impedance response control pin in the input amplifier is available to filter the input signal without affecting the termination impedance of the transmission line. Noise pulse width rejection vs the value of the response control capacitor is shown in Figures 1 and 2. This combination of filters followed by hysteresis will optimize performance in a worse case noise environment.


FIGURE 2

## Application Hints (Continued)

## TRANSMISSION LINE TERMINATION

On a transmission line which is electrically long, it is advisable to terminate the line in its characteristic impedance to prevent signal reflection and its associated noise/cross-talk. A $180 \Omega$ termination resistor is provided in the DS78C120/DS88C120 line receiver. To use the termination resistor, connect pins 2 and 3 together and pins 13 and 14 together. The $180 \Omega$ resistor provides a good compromise between line reflections, power dissipation in the driver, and IR drop in the transmission line. If power dissipation and IR drop are still a concern, a capacitor may be connected in series with the resistor to minimize power loss.

The value of the capacitor is recommended to be the line length (time) divided by 3 times the resistor value. Example: if the transmission line is 1,000 feet long, (approximately 1000 ns ) the capacitor value should be 1852 pF . For additional application details, refer to application notes AN-22 and AN-108 in the National Semiconductor Interface Data Book.

## FAIL-SAFE OPERATION

Communication systems require elements of a system to detect the presence of signals in the transmission lines, and it is desirable to have the system shut-down in a fail-safe mode if the transmission line is open or short. To facilitate the detection of input opens or shorts, the DS78C120/DS88C120 incorporates an input threshold voltage offset. This feature will force the line receiver to a specific logic state if presence of either fault is a condition.

Given that the receiver input threshold is $\pm 200 \mathrm{mV}$, an input signal greater than $\pm 200 \mathrm{mV}$ insures the receiver will be in a specific logic state. When the offset control input (pins 1 and 15) is connected to $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, the
input thresholds are offset from 200 mV to 700 mV , referred to the non-inverting input, or -200 mV to -700 mV , referred to the inverting input. Therefore, if the input is open or short, the input will be greater than the input threshold and the receiver will remain in a specified logic state.

The input circuit of the receiver consists of a 5 k resistor terminated to ground through $120 \Omega$ on both inputs. This network acts as an attenuator, and permits operation with common-mode input voltages greater than $\pm 15 \mathrm{~V}$. The offset control input is actually another input to the attenuator, but its resistor value is 56 k . The offset control input is connected to the inverting input side of the attenuator, and the input voltage to the amplifier is the sum of the inverting input plus 0.09 times the voltage on the offset control input. When the offset control input is connected to 5 V the input amplifier will see VIN(INVERTING) +0.45 V or VIN(INVERTING) +0.9 V when the control input is connected to 10 V . The offset control input will not significantly affect the differential performance of the receiver over its common-mode operating range, and will not change the input impedance balance of the receiver.

It is recommended that the receiver be terminated ( $500 \Omega$ or less) to insure it will detect an open circuit in the presence of noise.

The offset control can be used to insure fail-safe operation for unbalanced interface (RS423) or for balanced interface (RS422) operation.

For unbalanced operation, the receiver would be in an indeterminate logic state if the offset control input was open. Connecting the offset to 5 V offsets the receiver threshold 0.45 V . The output is forced to a logic zero state if the input is open or short.

## Unbalanced RS423 and RS232 Fail-Safe






For balanced operation with inputs short or open, receiver $C$ will be in an indeterminate logic state. Receivers $A$ and $B$ will be in a logic zero state allowing the NOR gate to detect the short or open condition. The strobe will disable receivers $A$ and $B$ and may therefore be used to sample the fail-safe detector. Another method of fail-safe detection consists of filtering the output of the NOR gate $D$ so it would not indicate a fault condition when receiver inputs pass through the threshold region, generating an output transient.

In a communications system, only the control signals are required to detect input fault conditions. Advantages of a balanced data transmission system over an unbalanced transmission system are:

1. High noise immunity
2. High data ratio

3 Long line lengths

Truth Table
(For Balanced Fail-Safe)

| INPUT | STROBE | A-OUT | B-OUT | C-OUT | D-OUT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 | 1 | 0 |
| $X$ | 1 | 0 | 0 | $X$ | 1 |
| 0 | 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 |
| $X$ | 0 | 1 | 1 | 0 | 0 |

## DS78LS120/DS88LS120 Dual Differential Line Receiver (Noise Filtering and Fail-Safe)

## General Description

The DS78LS120 and DS88LS120 are high performance, dual differential, TTL compatible line receivers for both balanced and unbalanced digital data transmission. The inputs are compatible with EIA, Federal and MIL standards.

The line receiver will discriminate a $\pm 200 \mathrm{mV}$ input signal over a common-mode range of $\pm 10 \mathrm{~V}$ and a $\pm 300 \mathrm{mV}$ signal over a range of $\pm 15 \mathrm{~V}$.

Circuit features include hysteresis and response control for applications where controlled rise and fall times and/ or high frequency noise rejection are desirable. Threshold offset control is provided for fail-safe detection, should the input be open or short. Each receiver includes an optional $180 \Omega$ terminating resistor and the output gate contains a logic strobe for time discrimination. The DS78LS120 is specified over a $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range and the DS88LS120 from $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.

Input specifications meet or exceed those of the popular DS7820/DS8820 line receiver.

## Features

- Meets EIA Standards RS232-C, RS422 and RS423, Federal Standards 1020, 1030 and MIL-188-114
- Input voltage range of $\pm 15 \mathrm{~V}$ (differential or commonmode)
- Separate strobe input for each receiver
- 5k typical input impedance
- Optional $180 \Omega$ termination resistor
- 50 mV input hysteresis
- 200 mV input threshold
- Separate fail-safe mode


## Connection Diagram



Absolute Maximum Ratings (Note 1)

| Supply Voltage | 7 V |
| :--- | ---: |
| Input Voltage | $\pm 25 \mathrm{~V}$ |
| Strobe Voltage | 7 V |

Output Sink Current 50 mA
Storage Temperature Range
Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$
Cavity Package
Molded Package
Lead Temperature (Soldering, 10 seconds)

Operating Conditions

|  | MIN | MAX | UNITS |
| :--- | :---: | :---: | :---: |
| Supply Voltage $\left(V_{C C}\right)$ | 4.5 | 5.5 | V |
| Temperature $\left(T_{A}\right)$ |  |  |  |
| $\quad$ DS78LS120 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DS88LS120 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Common-Mode Voltage $\left(\mathrm{V}_{\mathrm{CM}}\right)$ | -15 | +15 | V |

Electrical Characteristics (Notes 2 and 3)

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {TH }}$ | Differential Threshold Voltage | i 1 OUT $=-400 \mu \mathrm{~A}, \mathrm{~V}_{\text {OUT }} \geq 2.5 \mathrm{~V}$ | $-7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 7 \mathrm{~V}$ |  | 0.06 | 0.2 | v |
|  |  |  | $-15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 15 \mathrm{~V}$ |  | 0.06 | 0.3 | V |
| $V_{T L}$ | Differential Threshold Voltage | IOUT $=4 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }} \leq 0.5 \mathrm{~V}$ | $-7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 7 \mathrm{~V}$ |  | -0.08 | -0.2 | V |
|  |  |  | $-15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 15 \mathrm{~V}$ |  | -0.08 | -0.3 | V |
| $\begin{aligned} & V_{T H} \\ & V_{T L} \end{aligned}$ | Differential Threshold Voltage With Fail Safe Offset $=5 \mathrm{~V}$ | IOUT $=-400 \mu \mathrm{~A}, \mathrm{~V}_{\text {OUT }} \geq 2.5 \mathrm{~V}$ | $-7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 7 \mathrm{~V}$ |  | 0.47 | 0.7 | v |
|  |  | IOUT $=4 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }} \leq 0.5$ | $-7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 7 \mathrm{~V}$ | -0.2 | -0.42 |  | V |
| RIN | Input Resistance | $-15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 15 \mathrm{~V}, 0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 7 \mathrm{~V}$ |  | 4 | 5 |  | k $\Omega$ |
| RT | Line Termination Resistance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 100 | 180 | 300 | $\Omega$ |
| $\mathrm{R}_{0}$ | Offset Control Resistance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 42 | 56 | 70 | k $\Omega$ |
| IIND | Data Input Current (Unterminated) |  | $\mathrm{OV} \leq \mathrm{V}_{\mathrm{CC}} \leq 7 \mathrm{~V}$ |  | 2 | 3.1 | mA |
|  |  | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ |  |  | 0 | -0.5 | mA |
|  |  | $\mathrm{V}_{\mathrm{CM}}=-10 \mathrm{~V}$ |  |  | -2 | -3.1 | mA |
| $\mathrm{V}_{\text {THB }}$ | Input Balance | $\begin{aligned} & \text { IOUT }=-400 \mu \mathrm{~A}, \mathrm{~V}_{\text {OUT }} \geq 2.5 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{S}}=500 \Omega \text {, (Note } 5 \text { ) } \end{aligned}$ | $-7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 7 \mathrm{~V}$ |  | 0.1 | 0.4 | v |
|  |  | $\begin{aligned} & \hline \text { IOUT }=4 \mathrm{~mA}, \text { V OUT } \leq 0.5 \mathrm{~V}, \\ & \left.\mathrm{R}_{\mathrm{S}}=500 \Omega \text {, (Note } 5\right) \end{aligned}$ | $-7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 7 \mathrm{~V}$ |  | -0.1 | -0.4 | V |
| VOH | Logical "1" Output Voltage | IOUT $=-400 \mu \mathrm{~A}, \mathrm{~V}_{\text {DIFF }}=1 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=4.5 \mathrm{~V}$ |  | 2.5 | 3 |  | v |
| $\mathrm{VOL}_{\text {O }}$ | Logical "0' Output Voltage | IOUT $=4 \mathrm{~mA}, \mathrm{~V}_{\text {DIFF }}=-1 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=4.5 \mathrm{~V}$ |  |  | 0.35 | 0.5 | V |
| Icc | Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\text {DIFF }}=-0.5 \mathrm{~V} \text {, (Both Receivers) } \end{aligned}$ | $\mathrm{V}_{\mathrm{CM}}=15 \mathrm{~V}$ |  | 9 | 12 | mA. |
|  |  |  | $\mathrm{V}_{\mathrm{CM}}=-15 \mathrm{~V}$ |  | 10 | 16 | mA |
| $\ln (1)$ | Logical " 1 " Strobe Input Current | $\mathrm{V}_{\text {STROBE }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {DIFF }}=3 \mathrm{~V}$ |  |  | 1 | 100 | $\mu \mathrm{A}$ |
| IIN(0) | Logical "0" Strobe Input Current | $V_{\text {STROBE }}=0 \mathrm{~V}, \mathrm{~V}_{\text {DIFF }}=-3 \mathrm{~V}$ |  |  | -290 | -400 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IH }}$ | Logical "1" Strobe Input Voltage | $\mathrm{V}_{\mathrm{OL}} \leq 0.5, \text { IOUT }=4 \mathrm{~mA}$ |  | 2.0 | 1.12 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logical " 0 ' Strobe Input Voltage | $\mathrm{V}_{\mathrm{OH}} \geq 2.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=-400 \mu \mathrm{~A}$ |  |  | 1.12 | 0.8 | v |
| Ios | Output Short-Circuit Current | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {STROBE }}=0 \mathrm{~V}$, ( ( (te 4) |  | -30 | -100 | -170 | mA |

Switching Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {tod0( }}$ ( ) | Differential Input to "0" Output | Response Pin Open, $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ |  | 38 | 60 | ns |
| tpd1(D) | Differential Input to "1" Output |  |  | 38 | 60 | ns |
| tpd0(S) | Strobe Input to " 0 " Output |  |  | 16 | 25 | ns |
| tpd1(S) | Strobe Input to "1" Output |  |  | 12 | 25 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS78LS120 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ for the DS88LS120. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative,-all voltages referenced to ground unless otherwise noted.
All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.
Note 5: Refer to EIA-RS422 for exact conditions.

DS78LS120/DS88LS120


## AC Test Circuit and Switching Time Waveforms

Differential and Strobe Input Signal


$\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}} \leq 10 \mathrm{~ns}$
$\mathrm{PRR}=1 \mathrm{MHz}$
Note. Optimum switching response is obtained by minimizing stray capacitance on Response Control pin (no external connection).

Balanced Data Transmission

Balanced Datran


Unbalanced Data Transmission


## Application Hints (Continued)

## Logic Level Translator



The DS78LS120/DS88LS120 may be used as a level translator to interface between $\pm 12 \mathrm{~V}$ MOS, ECL, TTL and CMOS. To configure, bias either input to a voltage equal to $1 / 2$ the voltage of the input signal, and the other input to the driving gate.

## LINE DRIVERS

Line drivers which will interface with the DS78LS120/ DS88LS120 are listed below.

## Balanced Drivers

| DS26LS31. | Quad RS422 Line Driver |
| :--- | :--- |
| MM87C30, MM88C30 | Dual CMOS |
| DS7830, DS8830 | Dual TTL |
| DS7831, DS8831 | Dual TRI-STATE ${ }^{\circledR}$ TTL |
| DS7832, DS8832 | Dual TRI-STATE TTL |
| DS1691, DS3691 | Quad RS423/Dual RS422 TTL |
| DS1692, DS3692 | Quad RS423/Dual TRI-STATE |
|  | RS422 TTL |
| DS3487 $\quad$. | Quad TRI-STATE RS422 |

Unbalanced Drivers
DS1488
Quad RS232
DS75150
Dual RS232

## RESPONSE CONTROL AND HYSTERESIS

In unbalanced (RS232/RS423) applications it is recommended that the rise time and fall time of the line driver be controlled to reduce cross-talk. Elimination of switching noise is accomplished in the DS78LS120/ DS88LS120 by the 50 mV of hysteresis incorporated in the output gate. This eliminates the oscillations which may appear in a line receiver due to the input signal slowly varying about the threshold level for extended periods of time.

High frequency noise which is superimposed on the input signal which may exceed 50 mV can be reduced in amplitude by filtering the device input. On the DS78LS120/DS88LS120, a high impedance response control pin in the input amplifier is available to filter the input signal without affecting the termination impedance of the transmission line. Noise pulse width rejection vs the value of the response control capacitor is shown in Figures 1 and 2. This combination of filters followed by hysteresis will optimize performance in a worse case noise environment.



FIGURE 2

## Application Hints (Continued)

## TRANSMISSION LINE TERMINATION

On a transmission line which is electrically long, it is advisable to terminate the line in its characteristic impedance to prevent signal reflection and its associated noise/cross-talk. A $180 \Omega$ termination resistor is provided in the DS78LS120/DS88LS120 line receiver. To use the termination resistor, connect pins 2 and 3 together and pins 13 and 14 together. The $180 \Omega$ resistor provides a good compromise between line reflections, power dissipation in the driver, and IR drop in the transmission line. If power dissipation and IR drop are still a concern, a capacitor may be connected in series with the resistor to minimize power loss.

The value of the capacitor is recommended to be the line length (time) divided by 3 times the resistor value. Example: if the transmission line is 1,000 feet long, (approximately 1000 ns ), and the termination resistor value is $180 \Omega$, the capacitor value should be 1852 pF . For additional application details, refer to application notes AN-22 and AN-108 in the National Semiconductor Interface Data Book.

## FAIL-SAFE OPERATION

Communication systems require elements of a system to detect the presence of signals in the transmission lines, and it is desirable to have the system shut-down in a fail-safe mode if the transmission line is open or short. To facilitate the detection of input opens or shorts, the DS78LS120/DS88LS120 incorporates an input threshold voltage offset. This feature will force the line receiver to a specific logic state if presence of either fault is a condition.

Given that the receiver input threshold is $\pm 200 \mathrm{mV}$, an input signal greater than $\pm 200 \mathrm{mV}$ insures the receiver will be in a specific logic state. When the offset control input (pins 1 and 15) is connected to $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, the
input thresholds are offset from 200 mV to 700 mV , referred to the non-inverting input, or -200 mV to -700 mV , referred to the inverting input. Therefore, if the input is open or short, the input will be greater than the input threshold and the receiver will remain in a specified logic state.

The input circuit of the receiver consists of a 5 k resistor terminated to ground through $120 \Omega$ on both inputs. This network acts as an attenuator, and permits operation with common-mode input voltages greater than $\pm 15 \mathrm{~V}$. The offset control input is actually another input to the attenuator, but its resistor value is 56 k . The offset control input is connected to the inverting input side of the attenuator, and the input voltage to the amplifier is the sum of the inverting input plus 0.09 times the voltage on the offset control input. When the offset control input is connected to 5 V the input amplifier will see VIN(INVERTING) +0.45 V or VIN(INVERTING) +0.9 V when the control input is connected to 10 V . The offset control input will not significantly affect the differential performance of the receiver over its common-mode operating range, and will not change the input impedance balance of the receiver.

It is recommended that the receiver be terminated ( $500 \Omega$ or less) to insure it will detect an open circuit in the presence of noise.

The offset control can be used to insure fail-safe operation for unbalanced interface (RS423) or for balanced interface (RS422) operation.

For unbalanced operation, the receiver would be in an indeterminate logic state if the offset control input was open. Connecting the offset to 5 V offsets the receiver threshold 0.45 V . The output is forced to a logic zero state if the input is open or short.



For balanced operation with inputs short or open, receiver $C$ will be in an indeterminate logic state. Receivers $A$ and $B$ will be in a logic zero state allowing the NOR gate to detect the short or open condition. The strobe will disable receivers $A$ and $B$ and may therefore be used to sample the fail-safe detector. Another method of fail-safe detection consists of filtering the output of the NOR gate $D$ so it would not indicate a fault condition when receiver inputs pass through the threshold region, generating an output transient.

In a communications system, only the control signals are required to detect input fault conditions. Advantages of a balanced data transmission system over an unbalanced transmission system are:

1. High noise immunity
2. High data ratio

3 Long line lengths

Truth Table
(For Balanced Fail-Safe)

| INPUT | STROBE | A-OUT | B-OUT | C-OUT | D-OUT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 | 1 | 0 |
| $\times$ | 1 | 0 | 0 | $x$ | 1 |
| 0 | 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 |
| X | 0 | 1 | 1 | 0 | 0 |

## INTRODUCTION

It is frequently necessary to transmit digital data in a high-noise environment where ordinary integrated logic circuits cannot be used because they do not have sufficient noise immunity. One solution to this problem, of course, is to use high-noise-immunity logic. In many cases, this approach would require worst case logic swings of 30 V , requiring high power-supply voltages. Further, considerable power would be needed to transmit these voltage levels at high speed. This is especially true if the lines must be terminated to eliminate reflections, since practical transmission lines have a low characteristic impedance.

A much better solution is to convert the ground referred digital data at the transmission end into a differential signal and transmit this down a balanced, twisted-pair line. At the receiving end, any induced noise, or voltage due to ground-loop currents, appears equally on both ends of the twisted-pair line. Hence, a receiver which responds only to the differential signal from the line will reject the undesired signals even with moderate voltage swings from the transmitter.

Figure 1 illustrates this situation more clearly. When ground is used as a signal return as in Figure 1a, the voltage seen at the receiving end will be the output voltage of the transmitter plus any noise voltage induced in the signal line. Hence, the noise immunity of the transmitter-receiver combination must be equal to the maximum expected noise from both sources.

The differential transmission scheme diagrammed in Figure 1b solves this problem. Any ground noise or voltage induced on the transmission lines will appear equally on both inputs of the receiver. The receiver responds only to the differential signal coming out of the twisted-pair line and delivers a single-ended output signal referred to the ground


FIGURE 1. Comparing Differential and Single-Ended Data Transmission
at the receiving end. Therefore, extremely high noise immunities are not needed; and the transmitter and receiver can be operated from the same supplies as standard integrated logic circuits.

This article describes the operation and use of a line driver and line receiver for transmission systems using twisted-pair lines. The transmitter provides a buffered differential output from a DTL or TTL input signal. A four-input gate is included on the input so that the circuit can also perform logic. The receiver detects a zero crossing in the differential input voltage and can directly drive DTL or TTL integrated circuits at the receiving end. It also has strobe capability to blank out unwanted input signals. Both the transmitter and the receiver incorporate two independent units on a single silicon chip.

## LINE DRIVER

Figure 2 shows a schematic diagram of the line transmitter. The circuit has a marked resemblance to a standard TTL buffer. In fact, it is possible to use a standard dual buffer as a transmitter. However, the DS7830 incorporates additional features. For one, the output is current limited to protect the driver from accidental shorts in the transmission lines. Secondly, diodes on the output clamp severe voltage transients that may be induced into the transmission lines. Finally, the circuit has internal inversion to produce a differential output signal, reducing the skew between the outputs and making the output state independent of loading.


FIGURE 2. Schematic Diagram of the DS7830 Line Driver

As can be seen from the upper half of Figure 2, a quadruple-emitter input transistor, Q9, provides four logic inputs to the transmitter. This transistor drives the inverter stage formed by Q10 and Q11
to give a NAND output. A low state logic input on any of the emitters of Q 9 will cause the base drive to be removed from Q10, since 09 will be saturated by current from R8, holding the base of Q10 near ground. Hence, Q10 and Q11 will be turned off; and the output will be in a high state. When all the emitters of Q 9 are at a one logic level, Q10 receives base drive from R8 through the forward biased collector-base junction of Q9. This saturates 010 and also Q11, giving a low output state. The input voltage at which the transition occurs is equal to the sum of the emitter-base turn on voltages of Q10 and Q11 minus the saturation voltage of Q 9 . This is about 1.4 V at $25^{\circ} \mathrm{C}$.

A standard "totem-pole" arrangement is used on the output stage. When the output is switched to the high state, with Q10 and Q11 cut off, current is supplied to the load by Q13 and Q14 which are connected in a modified Darlington configuration. Because of the high compound current gain of these transistors, the output resistance is quite low and a large load current can be supplied. R10 is included across the emitter-base junction of Q13 both to drain off any collector-base leakage current in Q13 and to discharge the collector-base capacitance of Q13 when the output is switched to the low state. In the high state, the output level is approximately two diode drops below the positive supply, or roughly 3.6 V at $25^{\circ} \mathrm{C}$ with a 5.0 V supply.
With the output switched into the low state, Q10 saturates, holding the base of Q14 about one diode drop above ground. This cuts off Q13. Further, both the base current and the collector current of Q10 are driven into the base of 011 saturating it and giving a low-state output of about 0.1 V . The circuit is designed so that the base of Q11 is supplied 6 mA , so the collector can drive considerable. load current before it is pulled out of saturation.

The primary purpose of R12 is to provide current to remove the stored charge in Q11 and charge its collector-base capacitance when the circuit is switched to the high state. Its value is also made enough less than R9 to prevent supply current transients which might otherwise occur* when the power supply is coming up to voltage.

[^13]The lower half of the transmitter in Figure 2 is identical to the upper, except that an inverter stage has been added. This is needed so that an input signal which drives the output of the upper half positive will drive the lower half negative, and vice versa, producing a differential output signal. Transistors Q2 and Q3 produce the inversion. Even though the current gain is not necessarily needed, the modified Darlington connection is used to produce the proper logic transition voltage on the input of the transmitter. Because of the low load capacitance that the inverter sees when it is completely within the integrated circuit, it is extremely fast, with a typical delay of 3 ns . This minimizes the skew between the outputs.

One of the schemes used when dual buffers are employed as a differential line driver is to obtain the NAND output in the normal fashion and provide the AND output by connecting the input of the second buffer to the NAND output. Using an internal inverter has some distinct advantages over this: for one, capacitive loads which slow down the response of the NAND output will not introduce a time skew between the two outputs; secondly, line transients on the NAND output will not cause an unwanted change of state on the AND output.

Clamp diodes, D1 through D4, are added on all inputs to clamp undershoot. This undershoot and ringing can occur in TTL systems because the rise and fall times are extremely short.

Output-current limiting is provided by adding a resistor and transistor to each of the complementary outputs. Referring again to Figure 2, when the current on the NAND output increases to a value where the voltage drop across R11 is sufficient to turn on Q12, the short circuit protection comes into effect. This happens because further increases in output current flow into the base of Q12 causing it to remove base drive from Q14 and, therefore, Q13. Any substantial increase in output current will then cause the output voltage to collapse to zero. Since the magnitude of the short circuit depends on the emitter base turn-on voltage of Q12, this current has a negative temperature coefficient. As the chip temperature increases from power dissipation, the available short circuit current is reduced. The current limiting also serves to control the current transient that occurs when
the output is going through a transition with both Q11 and Q13 turned on.

The AND output is similarly protected by R6 and Q5, which limit the maximum output current to about 100 mA , preventing damage to the circuit from shorts between the outputs and ground.

The current limiting transistors also serve to increase the low state output current capability under severe transient conditions. For example, when the current into the NAND output becomes so high as to pull Q11 out of saturation, the output voltage will rise to two diode drops above ground. At this voltage, the collector-base junction of Q12 becomes forward biased and supplies additional base drive to Q11 through Q10 which is saturated. This minimizes any further increase in output voltage.

When either of the outputs are in the high state, they can drive a large current towards ground without a significant change in output voltage. However, noise induced on the transmission line which tries to drive the output positive will cut it off since it cannot sink current in this state. For this reason, D6 and D8 are included to clamp the output and keep it from being driven much above the supply voltage, as this could damage the circuit.

When the output is in a low state, it can sink a lot of current to clamp positive-going induced voltages on the transmission line. However, it cannot source enough current to eliminate negative-going transients so D5 and D7 are included to clamp those voltages to ground.

It is interesting to note that the voltage swing produced on one of the outputs when the clamp diodes go into conduction actually increases the diffferential noise immunity. For example with no induced common mode current, the low-state output will be a saturation voltage above ground while the high output will be two diode drops below the positive supply voltage. With positivegoing common mode noise on the line, the low output remains in saturation; and the high output is clamped at a diode drop above the positive supply. Hence, in this case, the common mode noise increases the differential swing by three diode drops.


FIGURE 3. High State Output Voltage as a Function of Output Current

Having explained the operation of the line driver, it is appropriate to look at the performance in more detail. Figure 3 shows the high-state output characteristics under load. Over the normal range of output currents, the output resistance is about $10 \Omega$. With higher output currents, the short circuit protection is activated, causing the output voltage to drop to zero. As can be seen from the figure, the short-circuit current decreases at higher temperatures to minimize the possibility of overheating the integrated circuit.


FIGURE 4. Low-State Output Current as a Function of Output Current

Figure 4 is a similar graph of the low-state output characteristics. Here, the output resistance is about $5 \Omega$ with normal values of output current. With larger currents, the output transistor is pulled out of saturation; and the output voltage increases. This is most pronounced at $-55^{\circ} \mathrm{C}$ where the transistor current gain is the lowest. However, when the output voltage rises about two diode drops above ground, the collector-base junction of the current-limit transistor becomes forward biased,
providing additional base drive for the output transistor. This roughly doubles the current available for clamping positive common-mode transients on the twisted-pair line. It is interesting to note that even though the output level increases to about 2 V under this condition, the differential noise immunity does not suffer because the high-state output also increases by about 3 V with positive going common-mode transients.

It is clear from the figure that the low state output current is not effectively limited. Therefore, the device can be damaged by shorts between the output and the 5 V supply. However, protection against shorts between outputs or from the outputs to ground is provided by limiting the highstate current.

The curves in Figures 3 and 4 demonstrate the performance of the line driver with large, capaci-tively-coupled common-mode transients, or under


FIGURE 5. Differential Output Voltage as a Function of Differential Output Current
gross overload conditions. Figure 5 shows the ability of the circuit to drive a differential load: that is, the transmission line. It can be seen that for output currents less than 35 mA , the output resistance is approximately $15 \Omega$. At both temperature extremes, the output falls off at high currents. At high temperatures, this is caused by current limiting of the high output state. At low temperatures, the falloff of current gain in the lowstate output transistor produces this result.

Load lines have been included on the figure to show the differential output with various load resistances. The output swing can be read off from the intersection of the output characteristic with the load line. The figure shows that the driver can easily handle load resistances greater than $100 \Omega$.

This is more than adequate for practical, twistedpair lines.

Figure 6 shows the no load power dissipation, for one-half of the dual line driver, as a function of frequency. This information is important for two reasons. First, the increase in power dissipation at high frequencies must be added to the excess power dissipation caused by the load to determine the total package dissipation. Second, and more important, it is a measure of the "glitch" current which flows from the positive supply to ground through the output transistors when the circuit is, going through a transition. If the output stage is


FIGURE 6. Power Dissipation as a Function of Switching Frequency
not properly designed, the current spikes in the power supplies can become quite large; and the power dissipation can increase by as much as a factor of five between 100 KHz and 10 MHz . The figure shows that, with no capacitive loading, the power increase with frequencies as high as 10 MHz is almost negligible. However, with large capacitive loads, more power is required.

The line receiver is designed to detect a zero crossing in the differential output of the line driver. Therefore, the propagation time of the driver is measured as the time difference between the application of a step input and the point where the differential output voltage crosses zero. A plot of the propagation time over temperature is shown in Figure 7. This delay is added directly to the propagation time of the transmission line and the delay of the line receiver to determine the total datapropagation time. However, in most cases, the delay of the driver is small, even by comparison to the uncertainties in the other delays.


FIGURE 7. Propagation Time as a Function of Temperature

To summarize the characteristics of the DS7830 line driver, the input interfaces directly with standard TTL circuits. It presents a load which is equivalent to a fan out of 3 to the circuit driving it, and it operates from the $5.0 \mathrm{~V}, \pm 10 \%$ logic supplies. The output can drive low impedance lines down to $50 \Omega$ and capacitive loads up to 5000 pF . The time skew between the outputs is minimized to reduce radiation from the twisted-pair lines, and the circuit is designed to clamp common mode transients coupled into the line. Short circuit protection is also provided. The integrated circuit consists of two independent drivers fabricated on a $41 \times 53 \mathrm{mil}$-square die using the standard TTL process. A photomicrograph of the chip is shown in Figure 8.


FIGURE 8. Photomicrograph of the DS7830 Dual Line Driver

## LINE RECEIVER

As mentioned previously, the function of the line receiver is to convert the differential output signal of the line driver into a single ended, groundreferred signal to drive standard digital circuits on the receiving end. At the same time it must reject the common mode and induced noise on the transmission line.

Normally this would not be too difficult a task because of the large signal swings involved. However, it was considered important that the receiver operate from the +5 V logic supply without requiring additional supply voltages, as do most other line receiver designs. This complicates the situation because the receiver must operate with $\pm 15 \mathrm{~V}$ input signals which are considerably greater than the operating supply voltage.

The large common mode range over which the circuit must work can be reduced with an attenuator on the input of the receiver. In this design, the input signal is attenuated by a factor of 30 . Hence, the $\pm 15 \mathrm{~V}$ common mode voltage is reduced to $\pm 0.5 \mathrm{~V}$, which can be handled easily by circuitry operating from a 5 V supply. However, the differential input signal, which can go down as low as $\pm 2.4 \mathrm{~V}$ in the worst case, is also reduced to $\pm 80 \mathrm{mV}$. Hence, it is necessary to employ a fairly accurate zero crossing detector in the receiver.

System requirements dictated that the threshold inaccuracy introduced by the zero crossing detector be less than 17 mV . In principle, this accuracy requirement should not pose insurmountable problems because it is a simple matter to make well matched parts in an integrated circuit.

Figure 9 shows a simplified schematic diagram of the circuit configuration used for the line receiver. The input signal is attenuated by the resistive dividers R1-R2 and R8-R3. This attenuated signal is fed into a balanced dc amplifier, operating in the common base configuration. This input amplifier, consisting of Q1 and Q2, removes the common mode component of the input signal. Further, it delivers an output signal at the collector of Q2, which is nearly equal in amplitude to the original differential input signal. This output signal is buffered by Q 6 and drives an output amplifier, Q8. The output stage drives the logic load directly.


FIGURE 9. Simplified Schematic of the Line Receiver

An understanding of the circuit can be obtained by first considering the input stage. Assuming high current gains and neglecting the voltage drop across R3, the collector current of Q1 will be:

$$
\begin{equation*}
I_{C 1}=\frac{V^{+}-V_{B E 1}-V_{B E 3}-V_{B E 4}}{R 11} . \tag{1}
\end{equation*}
$$

With equal emitter-base voltages for all transistors, this becomes:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{C} 1}=\frac{\mathrm{V}^{+}-3 \mathrm{~V}_{\mathrm{BE}}}{\mathrm{R} 11} \tag{2}
\end{equation*}
$$

The output voltage at the collector of Q 2 will be:

$$
\begin{equation*}
V_{c 2}=V^{+}-I_{c 2} R 12 \tag{3}
\end{equation*}
$$

When the differential input voltage to the receiver is zero, the voltages presented to the emitters of Q 1 and Q 2 will be equal. If Q 1 and Q 2 are matched devices, which is easy to arrange when they are fabricated close together on a single silicon chip, their collector currents will be equal with zero input voltage. Hence, the output voltage from 02 can be determined by substituting (2) into (3):

$$
\begin{equation*}
V_{C 2}=V^{+}-\frac{R 12}{R 11}\left(V^{+}-3 V_{B E}\right) \tag{4}
\end{equation*}
$$

For R11 = R12, this becomes:

$$
V_{C 2}=3 V_{B E} .
$$

The voltage on the base of Q 6 will likewise be $3 V_{B E}$ when the output is on the verge of switching from a zero to a one state. A differential input signal which causes Q2 to conduct more heavily will then make the output go high, while an input signal in the opposite direction will cause the output to saturate.

It should be noted that the balance of the circuit is not affected by absolute values of componentsonly by how well they match. Nor is it affected by variations in the positive supply voltage, so it will perform well with standard logic supply voltages between 4.5 V and 5.5 V . In addition, component values are chosen so that the collector currents of Q 4 and Q 6 are equal. As a result, the base currents of Q4 and Q6 do not upset the balance of the input stage. This means that circuit performance is not greatly affected by production or temperature variations in transistor current gain.
operation under all conditions. For one, the explanation of the simplified circuit ignores the fact that the collector current of Q 1 will be affected by common mode voltage developed across R3. This can give a 0.5 V threshold error at the extremes of the $\pm 15 \mathrm{~V}$ common mode range. To compensate for this, a separate divider, R9 and R10, is used to maintain a constant collector current in Q1 with varying common mode signals. With an increasing common mode voltage on the non-inverting input, the voltage on the emitter of Q1 will increase. Normally, this would cause the voltage across R11 to decrease, reducing the collector current of Q1. However, the increasing common mode signal also drives the top end of R11 through R9 and R10 so as to hold the voltage drop across R11 constant.

In addition to improving the common mode rejection, R9 also forces the output of the receiver into the high state when nothing is connected to the input lines. This means that the output will be in a pre-determined state when the transmission cables are disconnected.

A diode connected transistor, Q5, is also added in the complete circuit to provide strobe capability. With a logic zero on the strobe terminal, the out-

A complete schematic of the line receiver, shown in Figure 10, shows several refinements of the basic circuit which are needed to secure proper


FIGURE 10. Complete Schematic of One Half of the DS7820 Line Receiver
put will be high no matter what the input signal is. With the strobe, the receiver can be made immune to any noise signals during intervals where no digital information is expected. The output state with the strobe on is also the same as the output state with the input terminals open.

The collector of O 2 is brought out so that an external capacitor can be used to slow down the receiver to where it will not respond to fast noise spikes. This capacitor, which is connected between the response-time-control terminal and ground, does not give exactly-symmetrical delays. The delay for input signals which produce a positivegoing output will be less than for input signals of opposite polarity. This happens because the impedance on the collector of Q 2 drops as Q 6 goes into saturation, reducing the effectiveness of the capacitor.

Another difference in the complete circuit is that the output stage is improved both to provide more gain and to reduce the output resistance in the high output state. This was accomplished by adding Q9 and Q10. When the output stage is operating in the linear region, that is, on the verge of switching to either the high or the low state, Q9 and Q10 form sort of an active collector load for Q8. The current through R15 is constant at approximately 2 mA as the output voltage changes through the active region. Hence, the percentage change in the collector current of Q8 due to the voltage change across R17 is made smaller by this pre-bias current; and the effective stage gain is increased.

With the output in the high state (O8 cut off), the output resistance is equal to R15, as long as the load current is less than 2 mA . When the load current goes above this value, Q 9 turns on; and the output resistance increases to 1.5 K , the value of R17.

This particular output configuration gives a higher gain than either a standard DTL or TTL output stage. It can also drive enough current in the high state to make it compatible with TTL, yet outputs can be wire OR'ed as with DTL.

Remaining details of the circuit are that $\mathrm{Q7}$ is connected as an emitter follower to make the circuit even less sensitive to transistor current gains. R16 limits the base drive to Q 7 with the output saturated, while R17 limits the base drive to the output transistor, Q8. A resistor, R7, which can be used to terminate the twisted-pair line is also included on the chip. It is not connected directly
across the inputs. Instead, one end is left open so that a capacitor can be inserted in series with the resistor. The capacitor significantly reduces the power dissipation in both the line transmitter and receiver, especially in low-duty-cycle applications, by terminating the line at high frequencies but blocking steady-state current flow in the terminating resistor.

Since line receivers are generally used repetitively in a system, the DS7820 has been designed with two independent receivers on a single silicon chip. The device is fabricated on a $41 \times 49$ mil-square die using the standard six mask planar-epitaxial process. The processing employed is identical to that used on TTL circuits, and the design does not impose any unusual demands on the processing. It is only required that various parts within the circuit match well, but this is easily accomplished in a monolithic integrated circuit without any special effort in manufacturing. A photomicrograph of the integrated circuit chip is shown in Figure 11.


FIGURE 11. Photomicrograph of the DS7820 Dual Line Receiver
The only components in the circuit which see voltages higher than standard logic circuits are the resistors used to attenuate the input signal. These resistors, R1, R7, R8 and R9, are diffused into a separate, floating, N-type isolation tub, so that the higher voltage is not seen by any of the transistors. For a $\pm 15 \mathrm{~V}$ input voltage range, the breakdown voltages required for the collector-isolation and collector-base diodes are only 15 V and 19 V , respectively. These breakdown voltages can be achieved readily with standard digital processing.

The purpose of the foregoing was to provide some insight into circuit operation. A more exact mathematical analysis of the device is developed in Appendix A.

## RECEIVER PERFORMANCE

The characteristics of the line receiver are described graphically in Figures 12 through 18. Figure 12 illustrates the effect of supply voltage variations on the threshold accuracy. The upper curve gives the differential input voltage required to hold the output at 2.5 V while it is supplying $200 \mu \mathrm{~A}$ to the digital load. The lower curve shows the differential input needed to hold the output at 0.4 V while it sinks 3.5 mA from the digital load. This load corresponds to a worst case fanoút of 2 with either DTL or TTL integrated circuits. The data shows that the threshold accuracy is only affected by $\pm 60 \mathrm{mV}$ for a $\pm 10 \%$ change in supply voltage. Proper operation can be secured over a wider range of supply voltages, although the error becomes excessive at voltages below 4 V .


FIGURE 12. Differential Input Voltage Required for High or Low Output as a Function of Supply Voltage

Figure 13 is a similar plot for varying common mode input voltage. Again the differential input voltages are given for high and low states on the output with a worst case fanout of 2. With precisely matched components within the integrated circuit, the threshold voltage will not


FIGURE 13. Differential Input Voltage Required for High or Low Output as a Function of Common Mode Voltage
change with common mode voltage. The mismatches typically encountered give a threshold voltage change of $\pm 100 \mathrm{mV}$ over a $\pm 20 \mathrm{~V}$ common mode range. This change can have either a positive slope or a negative slope.


FIGURE 14. Voltage Transfer Function

The transfer function of the circuit is given in Figure 14. The loading is for a worst case fanout of 2. The digital load is not linear, and this is reflected as a non-linearity in the transfer function which occurs with the output around 1.5 V . These transfer characteristics show that the only significant effect of temperature is a reduction in the positive swing at $-55^{\circ} \mathrm{C}$. However, the voltage available remains well above the 2.5 V required by digital logic.


FIGURE 15. Response Time With and Without an External Delay Capacitor

Figure 15 gives the response time, or propagation delay, of the receiver. Normally, the delay through the circuit is about 40 ns . As shown, the delay can be increased, by the addition of a capacitor between the response-time terminal and ground, to make the device immune to fast noise spikes on the input. The delay will generally be longer for negative going outputs than for positive going outputs.

Under normal conditions, the power dissipated in the receiver is relatively low. However, with large common mode input voltages, dissipation increases markedly, as shown in Figure 16. This is of little consequence with common mode transients, but the increased dissipation must be taken into account when there is a dc difference between the grounds of the transmitter and the receiver. It is important to note that Figure 16 gives the dissipation for one half the dual receiver. The total package dissipation will be twice the values given when both sides are operated under identical conditions.


FIGURE 16. Internal Power Dissipation as a Function of Common Mode Input Voltage

Figure 17 shows that the power supply current also changes with common mode input voltage due to the current drawn out of or fed into the supply through R9. The supply current reaches a maximum with negative input voltages and can actually reverse with large positive input voltages. The figure also shows that the supply current with the output switched into the low state is about 3 mA higher than with a high output.


FIGURE 17. Power Supply Current as a Function of Common Mode Input Voltage

The variation of the internal termination resistance with temperature is illustrated in Figure 18.Taking into account the initial tolerance as well as the change with temperature, the termination resistance is by no means precise. Fortunately, in most cases, the termination resistance can vary appreciably without greatly affecting the characteristics of the transmission line. If the resistor tolerance is a problem, however, an external resistor can be used in place of the one provided within the integrated circuit.


FIGURE 18. Variation of Termination Resistance With Temperature

## DATA TRANSMISSION

The interconnection of the DS7830 line driver with the DS7820 line receiver is shown in Figure 19. With the exception of the transmission line, the design is rather straightforward. Connections on the input of the driver and the output or strobe of the receiver follow standard design rules for DTL or TTL integrated logic circuits. The load presented by the driver inputs is equal to 3 standard digital loads, while the receiver can drive a worst-case fanout of 2 . The load presented by the receiver strobe is equal to one standard load.

The purpose of C1 on the receiver is to provide dc isolation of the termination resistor for the transmission line. This capacitor can both increase the differential noise immunity, by reducing attenuation on the line, and reduce power dissipation in both the transmitter and receiver. In some applications, C1 can be replaced with a short between Pins 1 and 2, which connects the internal termination resistor of the DS7820 directly across the line. C2 may be included, if necessary, to control the response time of the receiver, making it immune to noise spikes that may be coupled differentially into the transmission lines.


FIGURE 20. Transmission Line Response With Various Termination Resistances
The effect of termination mismatches on the transmission line is shown in Figure 20. The line was constructed of a twisted pair of No. 22 copper conductors with a characteristic impedance of approximately $170 \Omega$. The line length was about 150 ns and it was driven directly from a DS7830 line driver. The data shows that termination resistances which are a factor of two off the nominal value do not cause significant reflections on the line. The lower termination resistors do, however, increase the attenuation.


FIGURE 19. Interconnection of the Line Driver and Line Receiver

Figure 21 gives the line-transmission characteristics with various termination resistances when a dc isolation capacitor is used. The line is identical to that used in the previous example. It can be seen that the transient response is nearly the same as a dc terminated line. The attenuation, on the other hand, is considerably lower, being the same as an unterminated line. An added advantage of using the isolation capacitor is that the dc signal current is blocked from the termination resistor which reduces the average power drain of the driver and the power dissipation in both the driver and receiver.


FIGURE 21. Line Response for Various Termination Resistances With a DC Isolation Capacitor

The effect of different values of di isolation capacitors is illustrated in Figure 22. This shows that the RC time constant of the termination resistor/isolation capacitor combination should be 2 to 3 times the line delay. As before, this data was taken for a 150 ns long line.


FIGURE 22. Response of Terminated Line With Different DC Isolation Capacitors

In Figure 23, the influence of a varying ground voltage between the transmitter and the receiver is shown. The difference in the characteristics arises because the, source resistance of the driver is not constant under all conditions. The high output of


FIGURE 23. Line Response With Different Terminations and Common Mode Input Voltages
the transmitter looks like an open circuit to voltages reflected from the receiving end of the transmission line which try to drive it higher than its normal dc state. This condition exists until the voltage at the transmitting end becomes high enough to forward bias the clamp diode on the 5 V supply. Much of the phenomena which does not follow simple transmission-line theory is caused by this. For example, with an unterminated line, the overshoot comes from the reflected signal charging the line capacitance to where the clamp diodes are forward biased. The overshoot then decays at a rate determined by the total line capacitance and the input resistance of the receiver.

When the ground on the receiver is 15 V more negative than the ground at the transmitting end, the decay with an unterminated line is faster, as shown in Figure 23b. This occurs because there is more current from the input resistor of the receiver to discharge the line capacitance. With a terminated line, however, the transmission characteristics are the same as for equal ground voltages because the terminating resistor keeps the line from getting charged.

Figure 23c gives the transmission characteristics when the receiver ground is 15 V more positive than the transmitter ground. When the line is not terminated, the differential voltage swing is increased because the high output of the driver will be pulled against the clamp diodes by the common mode input current of the receiver. With a dc isolation capacitor, the differential swing will reach this same value with a time constant determined by the isolation capacitor and the input resistance of the receiver. With a dc coupled termination, the characteristics are unchanged because the differential load current is large by comparison to the common mode current so that the output transistors of the driver are always conducting.

The low output of the driver can also be pulled below ground to where the lower clamp diode con-
ducts, giving effects which are similar to those described for the high output. However, a current of about 9 mA is required to do this, so it does not happen under normal operating conditions.

To summarize, the best termination is an RC combination with a time constant approximately equal to 3 times the transmission-line delay. Even though its value is not precisely determined, the internal termination resistor of the integrated circuit can be used because the line characteristics are not greatly affected by the termination resistor.

The only place that an RC termination can cause problems is when the data transmission rate approaches the line delay and the attenuation down the line (terminated) is greater than 3 dB . This would correspond to more than 1000 ft . of twisted-pair cable with No. 22 copper conductors. Under these conditions, the noise margin can disappear with low-duty-cycle signals. If this is the case, it is best to operate the twisted-pair line without a termination to minimize transmission losses. Reflections should not be a problem as they will be absorbed by the line losses.

## CONCLUSION

A method of transmitting digital information in high-noise environments has been described. The technique is a much more attractive solution than high-noise-immunity logic as it has lower power consumption, provides more noise rejection, operates from standard 5 V supplies, and is fully compatible with almost all integrated logic circuits. An additional advantage is that the circuits can be fabricated with integrated circuit processes used for standard logic circuits.

## APPENDIX A

## LINE RECEIVER

## Design Analysis

The purpose of this appendix is to derive mathematical expressions describing the operation of the line receiver. It will be shown that the performance of the circuit is not greatly affected by the absolute value of the components within the integrated circuit or by the supply voltage. Instead, it depends mostly on how well the various parts match.

The analysis will assume that all the resistors are well matched in ratio and that the transistors are likewise matched, since this is easily accomplished over a broad temperature range with monolithic construction. However, the effects of component mismatching will be discussed where important. Further, large transistor current gains will be assumed, but it will be pointed out later that this is valid for current gains greater than about 10.

A schematic diagram of the DS7820 line receiver is shown in Figure A-1. Referring to this circuit, the collector current of the input transistor is given by

$$
\begin{aligned}
I_{C 1} & =\frac{V^{+}-V_{B E 1}-V_{B E 3}-V_{B E 4}}{R 9 / / R 10+R 11+R 3 / / R 8} \\
& -\frac{\frac{R 3}{R 4+2 R 6+R 3} V_{B E 1}-\frac{R 3 / / R 11}{R 8+R 3 / / R 1} V_{I N}}{R 9 / / R 10+R 11+R 3 / / R 8} \\
& +\frac{\left(V_{\text {IN }}-V^{+}\right) \frac{R 10 / / R 11}{R 9+R 10 / / R 11}}{R 9 / / R 10+R 11+R 3 / / R 8} \quad \text { (A. 1) }
\end{aligned}
$$

where $\mathrm{V}_{I N}$ is the common mode input voltage and $R_{a} / / R_{b}$ denotes the parallel connection of the two resistors. In Equation (A. 1), R8 = R9, R3 = R10, $R 10 \ll R 11, R 9 \gg R 10, R 3 \ll R 11, R 8 \gg 33$

$$
\begin{align*}
& \text { and } \frac{R 3}{R 4+2 R 6+R 3} \ll 3 \text { so it can be reduced to } \\
& I_{C 1}=\frac{V^{+}-3 V_{B E}-\frac{R 10}{R 9} V^{+}}{R 10+R 11+R 3} \quad \text { (A. } \tag{A.2}
\end{align*}
$$

which shows that the collector current of Q1 is not affected by the common mode voltage.

The output voltage on the collector of Q 2 is

$$
\begin{equation*}
V_{\mathrm{C} 2}=\mathrm{V}^{+}-\mathrm{I}_{\mathrm{C} 2} \mathrm{R} 12 \tag{A.3}
\end{equation*}
$$

For zero differential input voltage, the collector currents of Q1 and Q 2 will be equal so Equation (A. 3) becomes

$$
\begin{equation*}
V_{C 2}=V^{+}-\frac{R 12\left(V^{+}-3 V_{B E}-\frac{R 10}{R 9} V^{+}\right)}{R 10+R 11+R 3} . \tag{A.4}
\end{equation*}
$$

It is desired that this voltage be $3 V_{B E}$ so that the output stage is just on the verge of switching with zero input. Forcing this condition and solving for R12 yields

$$
R 12=(R 10+R 11+R 3) \frac{V^{+}-3 V_{B E}}{V^{+}-3 V_{B E}-\frac{R 10}{R 9} V^{+}}
$$

(A. 5)


FIGURE A-1. Schematic Diagram of One Half of the DS7820 Line Receiver

This shows that the optimum value of R 12 is dependent on supply voltage. For a 5 V supply it has a value of $4.7 \mathrm{k} \Omega$. Substituting this and the other component values into (A. 4),

$$
\begin{equation*}
\mathrm{V}_{\mathrm{C} 2}=2.83 \mathrm{~V}_{\mathrm{BE}}+0.081 \mathrm{~V}^{+}, \tag{A.6}
\end{equation*}
$$

which shows that the voltage on the collector of Q 2 will vary by about 80 mV for a 1 V change in supply voltage.

The next step in the analysis is to obtain an expression for the voltage gain of the input stage.


FIGURE A-2. Equivalent Circuit Used to Calculate Input Stage Gain

An equivalent circuit of the input stage is given in Figure A-2. Noting that $\mathrm{R} 6=\mathrm{R} 7=\mathrm{R} 8$ and $R 2 \cong 0.1$ ( $R 6+R 7 / / R 8$ ), the change in the emitter current of Q 1 for a change in input voltage is

$$
\begin{equation*}
\Delta I_{\mathrm{E} 2}=\frac{0.9 \mathrm{R} 2}{\mathrm{R} 1\left(0.9 \mathrm{R} 2+\mathrm{R}_{\mathrm{E} 2}\right)} \Delta \mathrm{V}_{1 \mathrm{~N}} . \tag{A.7}
\end{equation*}
$$

Hence, the change in output voltage will be

$$
\begin{align*}
\Delta \mathrm{V}_{\text {OUT }} & =\alpha \mathrm{I}_{\mathrm{E} 2} \mathrm{R} 12 \\
& =\frac{0.9 \alpha \mathrm{R} 2 \mathrm{R} 12}{\mathrm{R} 1\left(0.9 \mathrm{R} 2+\mathrm{R}_{\mathrm{E} 2}\right)} \Delta \mathrm{V}_{\mathrm{IN}} . \tag{A.8}
\end{align*}
$$

Since $\alpha \cong 1$, the voltage gain is
$A_{V_{1}}=\frac{0.9 R 2 R 12}{R 1\left(0.9 R 2+R_{E 2}\right)}$
The emitter resistance of $\mathbf{Q 2}$ is given by

$$
\begin{array}{cc}
R_{E 2}=\frac{k T}{q l_{\mathrm{C} 2}}, \\
\text { where } & \mathrm{I}_{\mathrm{C} 2}=\frac{\mathrm{V}^{+}-3 V_{B E}}{R 12} \\
\text { so } & R_{E 2}=\frac{k T R 12}{q\left(V^{+}-3 V_{B E}\right)}
\end{array}
$$

Therefore, at $25^{\circ} \mathrm{C}$ where $\mathrm{V}_{\mathrm{BE}}=670 \mathrm{mV}$ and $\mathrm{kT} / \mathrm{q}=26 \mathrm{mV}$, the computed value for gain is 0.745 . The gain is not greatly affected by temperature as the gain at $-55^{\circ} \mathrm{C}$ where $\mathrm{V}_{\mathrm{BE}}=810 \mathrm{mV}$ and $\mathrm{kT} / \mathrm{q}=18 \mathrm{mV}$ is 0.774 , and the gain at $125^{\circ} \mathrm{C}$ where $V_{B E}=480 \mathrm{mV}$ and $\mathrm{kT} / \mathrm{q}=34 \mathrm{mV}$ is 0.730 .

With a voltage gain of 0.75 , the results of Equation (A. 6) show that the input referred threshold voltage will change by 0.11 V for a 1 V change in supply voltage. With the standard $\pm 10$-percent supplies used for logic circuits, this means that the threshold voltage will change by less than $\pm 60 \mathrm{mV}$.

Finally, the threshold error due to finite gain in the output stage can be considered. The collector current of Q7 from the bleeder resistor R14, is large by comparison to the base current of Q8, if 08 has a reasonable current gain. Hence, the collector current of Q7 does not change appreciably when the output switches from a logic one to a logic zero. This is even more true for Q6, an emitter follower which drives Q7. Therefore, it is safe to presume that Q6 does not load the output of the first-stage amplifier, because of the compounded current gain of the three transistors, and that Q 8 is driven from a low resistance source.

It follows that the gain of the output stage can be determined from the change in the emitter-base voltage of Q8 required to swing the output from a logic one state to a logic zero state. The expression

$$
\begin{equation*}
\Delta V_{B E}=\frac{k T}{q} \log _{e} \frac{I_{C 1}}{I_{C 2}} \tag{A.13}
\end{equation*}
$$

describes the change in emitter-base voltage required to vary the collector current from one value, $I_{C_{1}}$, to a second, $I_{C 2}$. With the output of the receiver in the low state, the collector current of $\mathrm{Q8}$ is

$$
\begin{align*}
\mathrm{I}_{\mathrm{OL}} & =\frac{\mathrm{V}^{+}-\mathrm{V}_{\mathrm{OL}}-\mathrm{V}_{\mathrm{BE9}}-\mathrm{V}_{\mathrm{BE} 10}}{R 17} \\
& +\frac{V_{B E 9}}{R 15}-\frac{V_{B E 8}}{R 14}+\frac{V_{B E 7}}{R 13}+I_{\text {SINK }} \tag{A.14}
\end{align*}
$$

where $\mathrm{V}_{\mathrm{OL}}$ is the low state output voltage and I SINK is the current load from the logic that the receiver is driving. Noting that R13 $=2$ R14 and figuring that all the emitter-base voltages are the same, this becomes

$$
\begin{gather*}
\mathrm{I}_{\mathrm{OL}}=\frac{\mathrm{V}^{+}-\mathrm{V}_{\mathrm{OL}}-2 \mathrm{~V}_{\mathrm{BE}}}{\mathrm{R17}}+\frac{\mathrm{V}_{\mathrm{BE}}}{\mathrm{R} 15} \\
-\frac{\mathrm{V}_{\mathrm{BE}}}{2 \mathrm{R} 14}+\mathrm{I}_{\mathrm{SINK}} . \tag{A.15}
\end{gather*}
$$

Similarly, with the output in the high state, the collector current of Q8 is

$$
\begin{align*}
\mathrm{I}_{\mathrm{OH}} & =\frac{\mathrm{V}^{+}-\mathrm{V}_{\mathrm{OH}}-V_{\mathrm{BE9}}-V_{\mathrm{BE} 10}}{R 17} \\
& +\frac{V_{\mathrm{BE9}}}{\mathrm{R} 15}-\frac{V_{\mathrm{BE8}}}{\mathrm{R} 14} \\
& +\frac{V_{\mathrm{BE7}}}{\mathrm{R} 13}-\mathrm{I}_{\text {SOURCE }} \tag{A.16}
\end{align*}
$$

where $\mathrm{V}_{\mathrm{OH}}$ is the high-level output voltage and I source is the current needed to supply the input leakage of the digital circuits loading the comparator.

With the same conditions used in arriving at (A. 15), this becomes

$$
\begin{align*}
I_{O H} & =\frac{V^{+}-V_{O H}-2 V_{B E}}{R 17}+\frac{V_{B E}}{R 15} \\
& -\frac{V_{B E}}{2 R 14}-I_{\text {SOURCE }} . \tag{A.17}
\end{align*}
$$

From (A. 13) the change in the emitter-base voltage of Q8 in going from the high output level to the low output level is
$\Delta V_{B E}=\frac{k T}{q} \log _{\mathrm{e}} \frac{\mathrm{l}_{\mathrm{OL}}}{l_{\mathrm{OH}}}$
providing that $\mathrm{Q8}$ is not quite in saturation, although it may be on the verge of saturation.

The change of input threshold voltage is then
$\Delta V_{T H}=\frac{k T}{q A_{V_{1}}} \log _{e} \frac{\mathrm{l}_{\mathrm{OL}}}{\mathrm{l}_{\mathrm{OH}}}$
where $A_{V_{1}}$ is the input stage gain. With a worst case fanout of 2 , where $\mathrm{V}_{\mathrm{OH}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$, $I_{\text {SOURCE }}=40 \mu \mathrm{~A}$ and $I_{\text {SINK }}=3.2 \mathrm{~mA}$, the calculated change in threshold is 37 mV at $25^{\circ} \mathrm{C}$, 24 mV at $-55^{\circ} \mathrm{C}$ and 52 mV at $125^{\circ} \mathrm{C}$.

The measured values of overall gain differ by about a factor of two from the calculated gain. This is not too surprising because a number of assumptions were made which introduce small errors, and all these errors lower the gain. It is also not too important because the gain is high enough where another factor of two reduction would not cause the circuit to stop working.

The main contributors to this discrepancy are the non-ideal behavior of the emitter-base voltage of Q8 due to current crowding under the emitter and the variation in the emitter base voltage of 07 and 08 with changes in collector-emitter voltage ( $\mathrm{h}_{\mathrm{RE}}$ ).

Although these parameters can vary considerably with different manufacturing methods, they are relatively fixed for a given process. The $\Delta V_{B E}$ errors introduced by these quantities, if known, can be added directly into Equation (A. 18) to give a more accurate gain expression.

The most stringent matching requirement in the receiver is the matching of the input stage divider resistors: R1 with R8 and R2 with R3. As little as $1 \%$ mismatch in one of these pairs can cause a threshold shift of 150 mV at the extremes of the $\pm 15 \mathrm{~V}$ common mode range. Because of this, it is necessary to make the resistors absolutely identical and locate them close together. In addition, since R1 and R8 do dissipate a reasonable amount of power, they have to be located to minimize the thermal gradient between them. To do this, R9 was located between R1 and R8 so that it would heat both of these resistors equally. There are not serious heating problems with R2 and R3; however, because of their low resistance value, it was necessary even to match the lengths of the aluminum interconnects, as the resistance of the aluminum is high enough to cause intolerable mismatches. Of secondary importance is the matching of Q1 and Q2 and the matching of ratios between R11 and R12. A 1 mV difference in the emitterbase voltages of Q 1 and Q 2 causes a 30 mV input offset voltage as does a $1 \%$ mismatch in the ratio of R11 to R12.

The circuit is indeed insensitive to transistor current gains as long as they are above 10. The collector currents of Q 4 and Q 6 are made equal so that their base currents load the collectors of Q1 and Q2 equally. Hence, the input threshold voltage is affected only by how well the current gains match. Low current gain in the output transistor, Q8, can cause a reduction in gain. But even with a current gain of 10 , the error prodaced in the input threshold voltage is less than 50 mV .

## INTRODUCTION

Digital systems generally require the transmission of digital signals to and from other elements of the system. The component wavelengths of the digital signals will usually be shorter than the electrical length of the cable used to connect the subsystems together and, therefore, the cables should be treated as a transmissions line. In addition, the digital signal is usually exposed to hostile electrical noise source which will require more noise immunity then required in the individual subsystems environment.

The requirements for transmission line techniques and noise immunity are recognized by the designers of subsystems and systems, but the solution used vary considerably. Two widely used example methods of the solution are shown in Figure 1. The two methods


FIGURE 1.
illustrated use unbalanced and balanced circuit techniques. This application note will delineate the characteristics of digital signals in transmission lines and characteristics of the line that effect the quality, and will compare the unbalanced and balanced circuits performance in digital systems.

## NOISE

The cables used to transmit digital signals external to a subsystem and in route between the subsystem, are exposed to external electromagnetic noise caused by
switching transients from actuating devices of neighboring control systems. Also external to a specific subsystem, another subsystem may have a ground problem which will induce noise on the system, as indicated in Figure 2.

induced noise along cable route ground problems in associated equipment

FIGURE 2. External Noise Sources
The signals in adjacent wires inside a cable may induce electromagnetic noise on other wires in the cable. The induced electromagnetic noise is worse when a line terminated at one end of the cable is near to a driver at the same end, as shown in Figure 3. Some noise may be


FIGURE 3. Internal Noise Sources
induced from relay circuits which have very large transient voltage swings compared to the digital signals in the same cable. Another source of induced noise is current in the common ground wire or wires in the cable.

## DISTORTION

The objective is the transmission and recovery of digital intelligence between subsystems, and to this end, the characteristics of the data recovered must resemble the data transmitted. In Figure 4 there is a difference in the pulse width of the data and timing signal transmitted, and the corresponding signal received. In addition there is a further difference in the signal when the data is "AND"ed with the timing signal. The distortion of the signal occurred in the transmission line and in the line driver and receiver.


FIGURE 4. Effect of Distortion

A primary cause of distortion is the effect the transmission line has on the rise time of the transmitted data. Figure 5 shows what happens to a voltage step from the driver as it travels down the line. The rise time of the signal increases as the signal travels down the line. This effect will tend to affect the timing of the recovered signal.


FIGURE 5. Signal Response at Receiver


FIGURE 6. Signal Rise Time

The rise time in a transmission line is not an exponential function but a complementary error function. The high frequency components of the step input are attenuated and delayed more than the low frequency components. This attenuation is inversely proportional to the frequency. Notice in Figure 6 particularly that the signal takes much longer to reach its final dc value. This effect is more significant for fast risetimes.

The Duty Cycle of the transmitted signal also causes distortion. The effect is related to the signal rise time as shown in Figure 7. The signal doesn't reach one logic level before the signal changes to another level. If the signal has a $1 / 2(50 \%)$ Duty Cycle and the threshold of the receiver is halfway between the logic levels, the distortion is small. But if the Duty Cycle is $1 / 8$ as shown in the second case the signal is considerably distorted. In some cases, the signal may not reach the receiver threshold at all.


FIGURE 7. Signal Distortion Due to Duty Cycle
In the previous example, it was assumed that the threshold of the receiver was halfway between the ONE and ZERO logic levels. If the receiver threshold isn't halfway the receiver will contribute to the distortion of the recovered signal. As shown in Figure 8, the pulse time is lengthened or shortened, depending on the polarity of the signal at the receiver. This is due to the offset of the receiver threshold.


FIGURE 8. Slicing Level Distortion

## UNBALANCED METHOD

Another source of distortion is caused by the IR losses in the wire. Figure 9 shows the IR losses that occur in a thousand feet of no. 22 AWG wire. Notice in this
example that the losses reduce the signal below the threshold of the receiver in the unbalanced method. Also that part of the IR drop in the ground wire is common to other circuits-this ground signal will appear as a source of noise to the other unbalanced line receivers in the system.


FIGURE 9. Unbalanced Method
Transmission lines don't necessarily have to be perfectly terminated at both ends, (as will be shown later) but the termination used in the unbalanced method will cause additional distortion. Figure 10 shows the signal on the transmission line at the driver and at the receiver. In this case the receiver was terminated in $120 \Omega$, but the characteristic impedance of the line is much less. Notice that the wave forms have significant steps due to the incorrect termination of the line. The signal is subject to misinterpretation by the line receiver during the period of this signal transient because of the distortion caused by Duty Cycle and attenuation. In addition, the noise margin of the signal is reduced.


FIGURE 10. LM75451, DM7400 Line Voltage Waveforms
The signal waveforms on the transmission line can be estimated before hand by a reflection diagram. Figure 11 shows the reflection diagram of the rise time wave forms. The voltage versus current plot on left is used to predict the transient rise time of the signal shown on the right. The initial condition on the transmission line is an IR drop across the line termination. The first transient on the line traverses from this initial point to zero current. The path it follows corresponds to the characteristic impedance of the line. The second transient on the diagram is at the line termination. As shown, the signal reflects back and forth until it reaches its final dc value.

Figure 12 shows the reflection diagram of the fall time. Again the signal reflects back and forth between the line
termination until it reaches its final dc value. In both the rise and fall time diagrams, there are transient voltage and current signals that subtract from the particular signal and add to the system noise.


FIGURE 11. Line Reflection Diagram of Rise Time


FIGURE 12. Line Reflection Diagram of Fall Time

## BALANCED METHOD

In the balanced method shown in Figure 13, the transient voltages and currents on the line are equal and


THE GROUND LOOP CURRENT IS MUCH LESS THAN SIGNAL CURRENT
FIGURE 13. Cross Talk of Signals
opposite and cancel each others noise. Also unlike the unbalanced method, they generate very little ground noise. As a result, the balanced circuit doesn't contribute to the noise pollution of its environment.

The circuit used for a line receiver in the balanced method is a differential amplifier. Figure 14 shows a noise transient induced equally on line $A$ and line $B$ from line C. Because the signals on line $A$ and $B$ are equal, the signals are ignored by the differential line receiver.

Likewise for the same reason, the differential signals on line $A$ and $B$ from the driver will not induce transients on line C. Thus, the balanced method doesn't generate noise and also isn't susceptible to noise. On the other hand the unbalanced method is more sensitive to noise and also generates more noise.


FIGURE 14. Cross Talk of Signals
The characteristic impedance of the unbalanced transmission line is less than the impedance of the balanced transmission line. In the unbalanced method there is more capacitance and less inductance than in the balanced method. In the balance method the Reactance to adjacent wires is almost cancelled (see Figure 15). As a result a transmission line may have a $60 \Omega$ unbalanced impedance and a $90 \Omega$ balanced impedance. This means that the unbalanced method, which is more susceptible to IR drop, must use a smaller value termination, which will further increase the IR drop in the line.


FIGURE 15. $Z_{O}$ Unbalanced $<Z_{O}$ Balanced
The impedance measurement of an unbalance and balance line must be made differently. The balanced impedance must be measured with a balanced signal. If there is any unbalance in the signal on the balanced line, there will be
an unbalance reflection at the terminator. Therefore, the lines should also be terminated for unbalanced signals. Figure 16 shows the perfect termination configuration of a balanced transmission line. This termination method is primarily required for accurate impedance measurements.


FIGURE 16. Impedance Measurement

## MEASURED PERFORMANCE

The unbalanced method circuit used in this application note up to this point is the unbalanced circuit shown in Figure 1. The termination of its transmission line was greater than the characteristic impedance of the unbalanced line and the circuit had considerable threshold offset. The measured performance of the unbalanced circuit wasn't comparable to the balanced method. Therefore, for the following comparison of unbalanced and balanced circuits, an improved termination shown in Figure 17 will be used. This circuit terminates the line in $60 \Omega$ and minimized the receiver threshold offset.


FIGURE 17. Improved Unbalanced Method
A plot of the Absolute Maximum Data Rate versus cable type is shown in Figure 18. The graph shows the different performances of the DM7820A line receiver and


FIGURE 18. Data Rate vs Cable Type

the DM7830 line driver circuits with a worse case $1 / 8$ Duty Cycle in no. 22 AWG stranded wire cables. In a single twisted pair cable there is less reactance than in a cable having nine twisted pairs and in turn this cable has less reactance than shielded pairs. The line length is reduced in proportion to the increased line attenuation which is proportional to the line reactance. The plot shows that the reactance and attenuation has a significant effect on the cable length. Absolute Maximum Data Rate is defined as the Data Rate at which the output of the line receiver is starting to be degraded. The roll off of the performance above 20 mega baud is due to the circuit switching response limitation.

Figure 19 shows the reduction in Data Rate caused by Duty Cycle. It can be observed that the Absolute Maximum Duty Rate of $1 / 8$ Duty Cycle is less than $1 / 2$ Duty Cycle. The following performance curves will use $1 / 8$ Duty Cycle since it is the worst case.

Absolute Maximum Duty Rate versus the Line Termination Resistance for two different lengths of cable is shown in Figure 20. It can be seen from the figure that the termination doesn't have to be perfect in the case of balanced circuits. It is better to have a termination resistor to minimize the extra transient signal reflecting between the ends of the line. The reason the Data Rate increases with increased Termination Resistance is that there is less IR drop in the cable.

The graphs in Figure 21 shows the Data Rate versus the Line Length for various percentage of timing distortion using the unbalanced LM75452 and DM7400 circuits shown in Figure 17. The definition of Timing Distortion


FIGURE 22. Data Rate vs Distorion of DM7820A, DM7830
is the percentage difference in the pulse width of the data sent versus the data received.

Data Rate versus the Line Length for various percentage of timing distorition using the balanced DM7820A and DM7830 circuit is shown in Figure 22. The distortion of this method is improved over the unbalanced method, as was previously theorized.

The Absolute Maximum Data Rate versus Line Lengths shown in the previous two figures didn't include any induced signal noise. Figure 23 shows the test configuration of the unbalanced circuits which was used to



FIGURE 23. Signal Cross Talk Experiment Using DM75452, DM7400
measure near end cross talk noise. In this configuration there are eight line drivers and one receiver at one end of the cable. The performance of the receiver measured in the presence of the driver noise is shown in Figure 24.

Figure 24 shows the Absolute Maximum Duty Rate of the unbalanced method versus line length and versus the number of line drivers corresponding to the test configuration delineated in Figure 23. In the noise measurement set-up there was a ground return for each signal wire. If there is only one ground return in the cable the performance is worse. The graph shows that the effective line length is drastically reduced as additional Near End Drivers are added. When this performance is compounded by timing distortion the performance is further reduced.


FIGURE 24. Data Rate vs Signal Cross Talk of LM75452, DM7400

Figure 25 shows the test configuration of the balanced circuit used to generate worst case Near End cross talk


FIGURE 25. Signal Cross Talk Experiment Using DM7830, DM7820A
noise similar to the unbalance performance shown in the previous figure. Unlike the unbalanced case, there was no measurable degradation of the circuits Data Rate or distortion.

## CONCLUSION

National has a full line of both Balanced and Unbalanced Line Drivers and Receivers. Both circuit types work well when used within their limitations. This application note shows that the balanced method is preferable for long lines in noisy electrical evironments. On the other hand the unbalanced circuit works perfectly well with shorter lines and reduced data rates. It should be kept in mind that when you are spending $\$ 500,000$ for a CPU and $\$ 75,000$ for peripherals, it pays to investigate the best way to transmit data between them.

## DEFINITION OF BAUD RATE



The data in this note was plotted versus Baud Rate. The minimum unit interval reflected the worse case conditions and also normalized the diagrams so that the diagrams were independent of duty cycle. If the duty cycle is $50 \%$ then the Baud Rate is twice the Bit Rate.

## REFERENCES

IC's for Digital Data Transmission, Widlar and Kubinec, National Semiconductor Application Note AN-22.

Data Bus and Differential Line Drivers and Receivers, Richard Percival, National Semiconductor Application Note AN-83.

RADC TR73-309, Experimental Analysis of the Transmission of Digital Signals over Twisted Pair Cable, Hendrickson and Evanowski, Digital Communication Section Communications and Navigation Division, Rome Air Development Center, Griffis Air Force Base, New York.

Fast Pulse Techniques, Thad Dreher, E-H Research Laboratories, Inc., The Electronic Engineer, Aug. 1969.

Transient Analysis of Coaxial Cables, Considering Skin Effects, Wigingtom and Nahmaj, Proceedings of the IRE, Feb. 1957.

Reflection and Crosstalk in Logic, Circuit Interconnections, John DeFalco, Honeywell, Inc., IEEE Spectrum, July 1970.

## Transmission Line Drivers and Receivers for EIA Standards RS-422 and RS-423

With the advent of the microprocessor, logic designs have become both sophisticated and modular in concept. Frequently the modules making up the system are very closely coupled on a single printed circuit board or cardfile. In a majority of these cases a standard bus transceiver will be adequate. However because of the distributed intelligence ability of the microprocessor, it is becoming common practice for the peripheral circuits to be physically separated from the host processor with data communications being handled over cables (e.g. plant environmental control or security system). And often these cables are measured in hundreds or thousands of feet as opposed to inches on a backplane. At this point the component wavelengths of the digital signals may become shorter than the electrical length of the cable and consequently must be treated as transmission lines. Further, these signals are exposed to electrical noise sources which may require greater noise immunity than the single chassis system.

It is the object of this application note to underscore the more important design requirements for balanced and unbalanced transmission lines, and to show that National's DS1691 driver and DS78LS120 receiver meet or exceed all of those requirements.

## THE REQUIREMENTS

The requirements for transmission lines and noise immunity have been adequately recognized by National

Semiconductor's application note AN-108 and E.I.A. standards RS-422 (balanced) and RS-423 (unbalanced). A summary review of these notes will show that the controlling factors in a voltage digital interface are:

1) The cable length
2) The modulation rate
3) The characteristic of the interconnection cable
4) The rise time of the signal

RS-422 and RS-423 contain several useful guidelines relative to the choice of balanced circuits versus unbalanced circuits. Figures $1 a$ and $1 b$ are the digital interface for balanced (1a) and unbalanced (1b) circuits.

Even though the unbalanced interface circuit is intended for use at lower modulation rates than the balanced circuit, its use is not recommended where the following conditions exist:

1) The interconnecting cable is exposed to noise sources which may cause a voltage sufficient to indicate a change of binary state at the load.
2) It is necessary to minimize interference with other signals, such as data versus clock.
3) The interconnecting cable is too long electrically for unbalanced operation (Figure 2)

## Legend:


$R_{\mathrm{t}}=$ Optional cable termination resistance/receiver input impedance.
$\mathrm{V}_{\text {GROUND }}=$ Ground potential difference
$A, B=$ Driver interface
$A^{\prime}, B^{\prime}=$ Load interface
$C=$ Driver circuit ground
$C^{\prime}=$ Load circuit ground

FIGURE 1a. RS-422 Balanced Digital Interface Circuit


Legend:
$A^{\prime}, B^{\prime}=$ Load interface
$\mathrm{R}_{\mathrm{t}}=$ Transmission line termination and/or receiver input impedance
$V_{\text {GROUND }}=$ Ground potential difference
A, C = Driver interface
$C=$ Driver circuit ground
$C^{\prime}=$ Load circuit ground
FIGURE 1b. RS-423 Unbalanced Digital Interface Circuit

## CABLE LENGTH

While there is no maximum cable length specified, guidelines are given with respect to conservative operating distances as a function of modulation rate. Figure 2 is a composite of the guidelines provided by RS-422 and RS-423 for data modulation versus cable length. The data is for 24 AWG twisted pair cable terminated for worst case (due to IR drop) in a 100 Ohm load, with rise and fall times equal to or less than one half unit interval at the applied modulation rate.

The maximum cable length between driver and load is a function of the baud rate. But it is influenced by:

1) A maximum common noise range of $\pm 7$ volts A) The amount of common-mode noise Difference of driver and receiver ground potential plus driver offset voltage and coupled peak random noise.
B) Ground potential differences between driver and load.
C) Cable balance

Differential noise caused by imbalance between the signal conductor and the common return (ground)
2) Cable termination

At rates above 200 kilobaud or where the rise time is 4 times the one way propagation delay time of the cable (RS-422 Sec 7.1.2)
3) Tolerable signal distortion

## MODULATION RATE

Section 3 of RS-422 and RS-423 states that the unbalanced voltage interface will normally be utilized on data, timing or control circuits where the modulation rate on these circuits is below 100 kilobauds, and balanced voltage digital interface on circuits up to 10 megabauds. The voltage digital interface devices meeting the electrical characteristics of this standard need not meet the entire modulation range specified. They may be designed to operate over narrower ranges to more economically satisfy specific applications, particularly at the lower modulation rates.

As pointed out in AN-108, the duty cycle of the transmitted signal contributes to the distortion. The effect is the result of rise time. Due to delay and attenuation caused by the cable, it is possible due to AC averaging of the signal, to be unable to reach one binary level before it is changed to another. If the duty cycle is $1 / 2(50 \%)$ and the receiver threshold is midway between logic levels, the distortion is small. However if the duty cycle were $1 / 8$ ( $12.5 \%$ ) the signal would be considerably distorted.

## CHARACTERISTICS

## Driver Unbalanced (RS-423)

The unbalanced driver characteristics as specified by RS-423 Sec 4.1 are as follows:

1) A driver circuit should be a low impedance $(50$ Ohms or less) unbalanced voltage source that will produce a voltage applied to the interconnecting cable in the range of 4 volts to 6 volts.
2) With a test load of 450 Ohms connected between the driver output terminal and the driver circuit ground, the magnitude of the voltage (VT) measured between the driver output and the driver circuit ground shall not be less than $90 \%$ of the magnitude for either binary state.
3) During transitions of the driver output between alternating binary states, the signal measured - across a 450 Ohm test load connected between the driver output and circuit ground should be such that the voltage monotonically changes between 0.1 and 0.9 of $\mathrm{V}_{\mathrm{SS}}$. Thereafter, the signal shall not vary more than $10 \%$ of $V_{S S}$ from the steady state value, until the next binary transition occurs, and at no time shall the instantaneous magnitude of VT and VT exceed 6 volts, nor be less than 4 volts. $V_{S S}$ is defined as the voltage difference between the 2 steady state values of the driver output.


FIGURE 2. Data Modulation Rate vs Cable Length


FIGURE 3a. Definition of Baud Rate


FIGURE 3b. Signal Distortion Due to Duty Cycle


FIGURE 4. Unbalanced Driver Output Signal Waveform

## Driver Balanced (RS-422)

The balanced driver characteristics as specified by RS-422 Sec 4.1 are as follows:

1) A driver circuit should result in a low impedance (100 Ohms or less) balanced voltage source that will produce a differential voltage applied to the interconnecting cable in the range of 2 volts to 6 volts.
2) With a test load of 2 resistors, 50 Ohms each, connected in series between the driver output terminals, the magnitude of the differential voltage (VT) measured between the 2 output terminals shall not be less than either 2.0 volts or $50 \%$ of the magnitude of $V_{O}$, whichever is greater. For the opposite binary state the polarity of VT shall be reversed ( $\overline{\mathrm{VT})}$. The magnitude of the difference in the magnitude of VT and $\overline{\mathrm{VT}}$ shall be less than 0.4 volts. The magnitude of the driver offset voltage (VOS) measured between the center point of the test load and driver circuit ground shall not be greater than 3.0 volts. The magnitude of the difference in the magnitude of VOS for one binary state and $\overline{V_{O S}}$ for the opposing binary state shall be less than 0.4 volts.
3) During transitions of the driver output between alternating binary states, the differential signal measured across a 100 Ohm test load connected between the driver output terminals shall be
such that the voltage monotonically changes between 0.1 and 0.9 of VSS within 0.1 of the unit interval or 20 nanoseconds, whichever is greater. Thereafter the signal voltage shall not vary more than $10 \%$ of VSS from the steady state value, until the next binary transition occurs, and at no time shall the instantaneous magnitude of VT or $\overline{\mathrm{VT}}$ exceed 6 volts, nor less than 2 volts.

## Interconnecting Cable

- The characteristics of the interconnecting cable should result in a transmission line with a characteristic impedance in the general range of 100 Ohms to frequencies greater than 100 kilohertz, and a DC series loop resistance not exceeding 240 Ohms. The cable may be composed of twisted or untwisted pair (flat cable) possessing the characteristics specified in RS-422. Sec 4.3 as follows:

1) Conductor size of the 2 wires shall be 24 AWG or larger with wire resistance not to exceed 30 Ohms per 1000 feet per conductor
2) Mutual pair capacitance between 1 wire in the pair to the other shall not exceed 20 pF per foot.
3) Stray capacitance between 1 wire in the pair with all other wires connected to ground, shall not exceed 40 pF per foot.


$\mathrm{t}_{\mathrm{b}}=$ Time duration of the unit interval at the applicable modulation rate.
$\mathrm{t}_{\mathrm{r}} \leq 0.1 \mathrm{t}_{\mathrm{b}}$ when $\mathrm{t}_{\mathrm{b}} \geq 200 \mathrm{~ns}$
$\mathrm{t}_{\mathrm{r}} \leq 20 \mathrm{~ns}$ when $\mathrm{t}_{\mathrm{b}}<200 \mathrm{~ns}$
$V_{\text {SS }}=$ Difference in steady state voltages
$V_{S S}=\left|V_{t}-V_{t}\right|$

FIGURE 5. Balanced Driver Output Signal Waveform

The load characteristics are identical for both balanced (RS-422) and unbalanced (RS-423) circuits. Each consists of a receiver and optional termination resistance as shown in Figure 1. The electrical characteristics single receiver without termination or optional failsafe provisions are specified in RS-422/423 Sec 4.2 as follows:

1) Over an entire common-mode voltage range of -7 to +7 volts, the receiver shall not require a differential input voltage or more than 200 millivolts to correctly assume the intended binary state. The common-mode voltage ( $\mathrm{V}_{\mathrm{CM}}$ ) is defined as the algebraic mean of the 2 voltages appearing at the receiver input terminals with respect to the receiver circuit ground. Reversing the polarity of VT shall cause the receiver to assume the opposite binary state. This allows for operations where there are ground differences caused by IR drop and noise of up to $\pm 7$ volts.
2) To maintain correct operation for differential input signal voltages ranging between 200 millivolts and 6 volts in magnitude.
3) The maximum voltage present between either receiver input terminal and receiver circuit ground shall not exceed 10 volts ( 3 volt signal plus 7 volts common-mode) in magnitude nor cause the receiver to operationally fail. Additionally, the receiver shall tolerate a maximum differential signal of 12 volts applied across its input terminals without being damaged.
4) The total load including up to 10 receivers shall not have a resistance greater than 90 Ohms for balanced, and 400 Ohms unbalanced at its input points and shall not require a differential input voltage of greater than 200 millivolts for all receivers to assume the correct binary state.


FIGURE 6. Receiver Input Sensitivity Measurement
Note: Designers of terminating hardware should be aware that slow signal transitions with superimposed noise present may give rise to instability or oscillations in the receiving device, and therefore appropriate techniques should be implemented to prevent such behavior. For example, adequate hysteresis and response control may be incorporated into the receiver to prevent such conditions.
5) Fail-safe operation per RS-423 Sec 4.2 .5 states that other standards and specifications using. the electrical characteristics of the unbalanced interface circuit may require that specific interchange leads be made fail-safe to certain fault conditions. Where fail-safe operation is required by such referencing standards and specifications, a provision shall be incorporated in the load to provide a steady binary condition (either " 1 " or " 0 ") to protect against certain fault conditions (open or shorted cable).

The designer should be aware that in circuits employing pull-up resistors, the resistors used become part of the termination.

## SIGNAL RISE TIME

The signal rise time is a high frequency component which causes interference (near end cross-talk) to be coupled to adjacent channels in the interconnecting cable. The near-end crosstalk is a function of both rise time and cable length, and in considering wave shaping, both should be considered. Since in the balanced voltage digital interface the output is complementary, there is practically no cross-talk coupled and therefore wave shaping is limited to unbalanced circuits.

Per RS-423 Sec 4.1.6, the rise time of the signal should be controlled so that the signal has reached $90 \%$ of $V_{\text {SS }}$ between $10 \%$ and $30 \%$ of the unit interval at the maximum modulation rate. Below 1 kilobaud the time to reach $90 \% V_{S S}$ shall be between 100 and 300 microseconds. If a driver is to operate over a range of modulation rates and employ a fixed amount of wave shaping which meets the specification for the maximum modulation rate of the operating range, the wave shaping is considered adequate for all lesser modulation rates.

However a major cause of distortion is the effect the transmission line has on the rise time of the transmitted signal. Figure 7 shows the effect of line attenuation and delay to a voltage step as it progresses down the cable. The increase of the rise time with distance will have a considerable effect on the distortion at the receiver. Therefore in fixing the amount of wave shaping employed, caution should be taken not to use more than the minimum required.


FIGURE 7. Signal Rise Time on Transmission Line vs Line Length

The DS1691/DS3691 are low power Schottky TTL line drivers designed to meet the above listed requirements of EIA standard RS-422 and RS-423. They feature 4 buffered outputs with high source and sink current capability with internal short circuit protection. The DS1691/DS3691 employ a mode selection pin which allows the circuit to become either a pair of balanced drivers (Figure 8) or 4 independent unbalanced drivers (Figure 9). When configured for unbalanced operation (Figure 10) a rise time control pin allows the use of an external capacitor to control rise time for suppression of near end cross-talk to adjacent channels in the interconnect cable. Figure 11 is the typical rise time vs external capacitor used for wave shaping.

The DS3691 configured for RS-422 is connected $\mathrm{V}_{\mathrm{CC}}=$ $5 \mathrm{~V} \mathrm{~V}_{E E}=0 \mathrm{~V}$, and configured for RS-423 connected $V_{C C}=5 \mathrm{~V} V_{E E}=-5 \mathrm{~V}$. For applications outside RS-422 conditions and for greater cable lengths the DS1691/ DS3691 may be connected with a VCC of 5 volts and $V_{E E}$ of -5 volts. This will create an output which is symmetrical about ground, similar to Mil Standard 188-114.

When configured as balanced drivers (Figure 8), each • of the drivers is equipped with an independent TRISTATE ${ }^{\circledR}$ control pin. By use of this pin it is possible to force the driver into its high impedance mode for applications using party line techniques.

If the common-mode voltage, between driver 1 and all other drivers in the circuit, is small then several line drivers (and receivers) may be incorporated into the system. However, if the common-mode voltage exceeds the TRI-STATE common-mode range of any driver, then the signal will become attenuated by that driver to the extent the common-mode voltage exceeds its common-mode range (See Figure 12, top waveform).

It is important then to select a driver with a commonmode range equal to or larger than the common-mode voltage requirement of the system. In the case of RS-422 and RS-423 the minimum common-mode range would be $\pm 7$ volts. The DS1692/DS3692 driver is tested to a common-mode range of $\pm 10$ volts and will operate within the requirements of such a system (See Figure 12, bottom waveform).


FIGURE 8. DS3691 Connected for Balanced Mode Operation


FIGURE 9. DS3691 Connected for Unbalanced Mode Operation


FIGURE 10. Using an External Capacitor to Control Rise Time of DS3691


FIGURE 11. DS3691 Rise Time vs External Capacitor


FIGURE 12. Comparison of Drivers without TRI-STATE Common-mode Output Range (Top Waveforms) to DS3691 (Bottom Waveforms)

## DS78LS120/DS88LS120

The Receiver

The DS78LS120/DS88LS120 are high performance, dual differential, TTL compatible line receivers which meet or exceed the above listed requirements for both balanced and unbalanced voltage digital interface.

The line receiver will discriminate a $\pm 200$ millivolt input signal over a full common-mode range of $\pm 10$ volts and a $\pm 300$ millivolt signal over a full common-mode range of $\pm 15$ volts.

The DS78LS120/DS88LS120 include response control for applications where controlled rise and fall times and/or high frequency noise rejection are desirable. Switching noise which may occur on the input signal
can be eliminated by the 50 mV (referred to input) of hysterisis built into the output gate (Figure 14). The DS78LS120/DS88LS120 makes use of a response control pin for the addition of an external capacitor, which will not effect the line termination impedance of the interconnect cable. Noise pulse width rejection versus the value of the response control capacitor is shown in Figure 15. The combination of the filter followed by hysteresis will optimize performance in a worse case noise environment. The DS78C120/ DS88C120 is identical in performance to the DS78LS120/DS88LS120, except it's compatible with CMOS logic gates.


FIGURE 13. DS78LS120/DS88LS120 Dual Differential Line Receiver


FIGURE 14. Application of DS88LS120 Receiver Response Control and Hysteresis


FIGURE 15. Noise Pulse Width vs Response Control Capacitor

## FAIL-SAFE OPERATION

Communication systems require elements of a system to detect the loss of signals in the transmission lines. And it is desirable to have the system shut-down in a fail-safe mode if the transmission line is open or short. To facilitate the detection of input opens or shorts, the DS78LS120/DS88LS120 incorporates an input threshold voltage offset. This feature will force the line receiver to a specific logic state if presence of either fault condition exists.

The receiver input threshold is $\pm 200$ millivolts and an input signal greater than $\pm 200$ millivolts insures the receiver will be in a specific logic state. When the offset control input is connected to a $\mathrm{V}_{\mathrm{CC}}=5$ volts, the input thresholds are offset from 200 to $\mathbf{7 0 0}$ millivolts, referred to the non-inverting input, or -200 to -700 millivolts, referred to the inverting input. Therefore, if the input is open or short, the input will remain in a specific state (See Figure 16).

It is recommended that the receiver be terminated in 500 Ohms or less to insure it will detect an. open circuit in the presence of noise.

For unbalanced operation, the receiver would be in an indeterminate logic state if the offset control input was open. Connecting the offset to +5 volts, offsets the receiver threshold 0.45 volts. The output is forced to a logic zero state if the input is open or short.

For balanced operation with inputs short or open, receiver $C$ will be in an indeterminate logic state. Receivers $A$ and $B$ will be in a logic zero state allowing the NOR gate to detect the short or open fault condition. The "strobe" input will disable the A and B receivers and therefore may be used to "sample" the fail-safe detector (See Figure 17).


FIGURE 16. Fail-Safe Using the DS88LS120 Threshold Offset for Unbalanced Lines


FIGURE 17. Fail-Safe Using the DS88LS120 Threshold Offset for Balanced Lines

# Summary of Electrical Characteristics of Some Well Known Digital Interface Standards 

## FORWARD

Not the least of the problems associated with the design or use of data processing equipment is the problem of providing for or, actually, interconnecting the differing types and models of equipment to form specific processing systems.

The magnitude of the problem becomes apparent when one realizes that every aspect of the electrical, mechanical and architectural format must be specified. The most common of the basic decisions confronting the engineer include:

- Type of logic (negative or positive)
- Threshold levels
- Noise immunity
- Form of transmission
- Balanced/unbalanced, terminated/unterminated
- Unidirectional/bidirectional, simplex/multiplexed
- Type of transmission line
- Connector type and pin out
- Bit or byte oriented
- Baud rate

If each make and/or model of equipment presented a unique interface at its I/O ports, "interface" engineering would become a major expenditure associated with the use of data processing equipment.

Fortunately, this is not the case as various interested or cognizant groups have analyzed specific recurring interface areas and recommended "official" standards around which common I/O ports could be structured. Also, the I/O specifications of some equipment with widespread popularity such as the IBM 360/370 computer and DEC minicomputer have become "defacto"
standards because of the desire to provide/use equip ment which interconnect to them.

Compliance with either the "official" or "defacto" standards on the part of equipment manufacturers is voluntary. However, it is obvious that much can be gained and little lost by providing equipment that offers either the "official" or "defacto" standard I/O ports.

As can be imagined, the entire subject of interface in data processing systems is complicated and confusing, particularly to those not intimately involved in the day-to-day aspects of interface engineering or management. However, at the component level the questions simplify to knowing what standards apply and what circuits or components are available to meet the standards.

This application note summarizes the important electrical characteristics of the most commonly accepted interface standards and offers recommendations on how to use National Semiconductor integrated circuits to meet those standards.

### 1.0 INTRODUCTION

The interface standards covered in this application note are listed in Table 1. The body of the text expands upon the scope and application of each listed standard and summarizes important electrical parameters.

Table II summarizes the National Semiconductor IC's applicable to each standard.

TABLE I. COMMON LINE DRIVER/RECEIVER INTERFACE STANDARDS SUMMARY

| INTERFACE AREA | APPLICATION | STANDARD | ORIGIN | COMMENTS |
| :---: | :---: | :---: | :---: | :---: |
| Data Communications Equipment (DCE*) to Data Terminal Equipment (DTE) | U.S.A. Industrial | RS232C <br> RS422 <br> RS423 <br> RS449 | $\begin{aligned} & \text { EIA } \\ & \text { EIA } \\ & \text { EIA } \\ & \text { EIA } \end{aligned}$ | Unbalanced, Short Lines Balanced, Long Lines Unbalanced, RS232 UpGrade <br> System Standard Covering Use of RS422, RS423 |
|  | International | CCITT Vol. VIII <br> V. 24 <br> CCITT No. 97 $\text { X. } 26$ <br> CCITT No. 97 $\text { X. } 27$ | International <br> Telephone and Telegraph Consultative Committee | Similar to RS232 <br> Similar to RS423 <br> Similar to RS422 |
|  | U.S.A. Military | MIL-STD-188C <br> MIL-STD-188-114 <br> MIL-STD-1397 <br> (NTDS-Slow) <br> MIL-STD-1397 <br> (NTDS-Fast) | D.O.D. <br> D.O.D. <br> Navy <br> Navy | Unbalanced, Short Lines Similar to RS422, RS423 42k bits/sec <br> 250k bits/sec |
|  | U.S. Government, Non-Military | $\begin{aligned} & \text { FED-STD-1020 } \\ & \text { FED-STD-1030 } \end{aligned}$ | $\begin{aligned} & \text { GSA } \\ & \text { GSA } \end{aligned}$ | Identical to RS423 <br> Identical to RS422 |
| Computer to <br> Peripheral | IBM 360/370 <br> DEC <br> Mini-Computer | System 360/370 <br> Channel I/O <br> DEC <br> Unibus ${ }^{\circledR}$ | IBM <br> DEC | Unbalanced Bus <br> Unbalanced Bus |
| Instrument to Computer | Nuclear Instrumentation <br> Laboratory Instrumentation | CAMAC <br> (IEEE std. 583-1975) $488$ | NIM <br> (AEC) <br> IEEE | DTL/TTL <br> Logic Levels <br> Unbalanced Bus |
| Microprocessor to Interface Devices | Microprocessor Circuits | Microbus ${ }^{\text {TM }}$ | National <br> Semiconductor | Short Line; 8-Bit Parallel, Digital Transmission |
| Facsimile Equipment to DTE | Facsimile Transmission | RS357 | EIA | Incorporates RS232 |
| Automatic Calling Equipment to DTE | Impulse Dialing and Multi-Tone Keying | RS366 | EIA | Incorporates RS232 |
| Numerically Controlled Equipment to DTE | Numerically Controlled Equipment | RS408 | EIA | Short Lines (<4 Ft.) |

*Changed to "Data Circuit-Terminating Equipment"
${ }^{\oplus}$ Registered trademark of Digital Equipment Corp.

TABLE II. LINE DRIVER/RECEIVER INTEGRATED CIRCUIT SELECTION GUIDE FOR DIGITAL INTERFACE STANDARDS

| STANDARD designation | PART NUMBER |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | LINE DRIVER |  | LINE RECEIVER |  |
|  | $0^{\circ} \mathrm{C}$ TO $+70^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ TO $+125^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ TO $+70^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ TO $+125^{\circ} \mathrm{C}$ |


| U.S. Industrial Standards |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| RS232C | DS1488 <br> DS75150 | Not Applicable <br> Not Applicable | DS1489 (A) <br> DS75154 | Not Applicable <br> Not Applicable |
| RS357 | See RS232C |  |  |  |
| RS366 | See RS232C |  |  |  |
| RS408 | DS75453 | DS55454 | DS7820A | DS7820A |
|  | DS75454 | DS55454 | DS75115 | DS55115 |


| Government Standards |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| MIL-STD-188C | DS3692 | DS1692 | DS88LS120 | DS78LS120 |
| MIL-STD-188-114 | DS3692 | DS1692 | DS88LS120 | DS78LS120 |
| FED-STD-1020 | See RS423 |  |  |  |
| FED-STD-1030 | See RS422 |  |  |  |
| MIL-STD-1397 <br> (NTDS-Slow) | Use Discrete Components and/or Comparators |  |  |  |
| MIL-STD-1397 <br> (NTDS-Fast) | Use Discrete Components and/or Comparators |  |  |  |

${ }^{\circledR}$ Registered trademark of Digital Equipment Corp.

| TABLE II. LINE DRIVER/RECEIVER INTEGRATED CIRCUIT SELECTION GUIDE FOR DIGITAL INTERFACE STANDARDS (Continued) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| STANDARD DESIGNATION | PART NUMBER |  |  |  |
|  | LINE DRIVER |  | LINE RECEIVER |  |
|  | $0^{\circ} \mathrm{C}$ TO $+70^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ TO $+125^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ TO $+70^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ TO $+125^{\circ} \mathrm{C}$ |
| International Standards (CCITT) |  |  |  |  |
| 1969 White Book Vol. VIII, V. 24 | See RS232C |  |  |  |
| Circular No. 97, $\text { X. } 26$ | See RS422 |  |  |  |
| Circular No. 97, $\text { X. } 27$ | See RS423 |  |  |  |

### 2.0 DATA TERMINAL EQUIPMENT (DTE) TO DATA COMMUNICATIONS EQUIPMENT (DCE) INTERFACE STANDARDS

### 2.1 Application

The DTE/DCE standards cover the electrical, mechanical and functional interface between/ among terminals (i.e., teletypewriters, CRTs, etc.) and communications equipment (i.e., modems, cryptographic sets, etc.).

### 2.2 U.S. Industrial DTE/DCE Standards

2.2.1 EIA RS232C

The oldest and most widely known DTE/ DCE standard. It provides for one-way/ non-reversible, single-ended (unbalanced), non-terminated line, serial digital data transmission.


FIGURE 1. EIA RS232C Application

Important features are:
a) Positive logic ( $\pm 5 \mathrm{~V}$ min to $\pm 15 \mathrm{~V} \max )$
b) Fault protection
c) Slew-rate control
d) 50 feet recommended cable length and 20k bits per second data signaling rate.

### 2.2.2 EIA RS422, RS423

In a move to upgrade system capabilities by utilizing state-of-the-art devices and
technology the EIA, in 1975, introduced 2 new specifications covering:

1) Single-ended data transmission at modulation rates up to kilobaud* (RS423)
2) Balanced data transmission at modulation rates up to 10 megabaud (RS422).

### 2.2.2.1 RS423

RS423 closely resembles RS232C in that it, too, specifies one-way/ non-reversible, single-ended, data transmission lines. Key differences between RS423 and RS232C are:

RS423
4 V to 6 V Logical " 1 "
-4 V to -6 V Logical " 0 "
100k Baud at 40 Feet
Balanced Receiver, Referred
to Driver Ground, Permitting
Ground Potential Difference
Between Driver and Receiver

RS232
5 V to 15 V Logical " 1 "
-5 V to -25 V Logical " 0 "
20k Baud at 50 Feet
Unbalanced Receiver


FIGURE 2. EIA RS423 Application

[^14]TABLE III. EIA RS232C SPECIFICATION SUMMARY

| PARAMETER |  | CONDITIONS | EIA RS232C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| VOH | Driver Output Voltage Open |  |  |  |  | 25 | V |
| VOL | Circuit |  | -25 |  |  | V |
| VOH | Driver Output Voltage Loaded | $3 \mathrm{k} \Omega \leq \mathrm{R}_{\mathrm{L}} \leq 7 \mathrm{k} \Omega$ | 5 |  | 15 | $v$ |
| VOL | Output |  | -15 |  | -5 | V |
| Ro | Driver Output Resistance Power OFF | $-2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{O}} \leq 2 \mathrm{~V}$ |  |  | 300 | $\Omega$ |
| Ios | Driver Output Short-Circuit Current |  | $-500$ |  | 500 | mA |
|  | Driver Output Slew Rate <br> All Interchange Circuits <br> Control Circuits <br> Rate and Timing Circuits |  | $\begin{aligned} & 6 \\ & 6 \end{aligned}$ |  | 30 | $\mathrm{V} / \mu \mathrm{s}$ <br> $\mathrm{V} / \mathrm{ms}$ <br> $\mathrm{V} / \mathrm{ms}$ |
|  |  | \% of Unit Interval | 4 |  |  | \% |
| RIN | Receiver Input Resistance | $3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 25 \mathrm{~V}$ | 3000 |  | 7000 | $\Omega$ |
|  | Receiver Open Circuit Input Bias Voltage |  | -2 |  | 2 | V |
|  | Receiver Input Threshold Output = MARK |  | -3 |  |  | V |
|  | Output = SPACE |  |  |  | 3 | V |

TABLE IV. EIA RS423 SPECIFICATION SUMMARY

| PARAMETER |  | CONDITIONS | EIA RS423 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| $\mathrm{V}_{0}$ | Driver Unloaded Output Voltage |  |  | 4 |  | 6 | v |
| $\overline{v_{0}}$ |  |  | -4 |  | -6 | v |
| $\mathrm{V}_{T}$ | Driver Loaded Output Voltage | $R_{L}=450 \Omega$ | 3.6 |  |  | v |
| $\overline{V_{T}}$ |  |  | -3.6 |  |  | v |
| RS | Driver Output Resistance |  |  |  | 50 | $\Omega$ |
| los | Driver Output Short-Circuit Current | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ |  |  | $\pm 150$ | mA |
|  | Driver Output Rise and Fall Time | Baud Rate $\leq 1 \mathrm{k}$ Baud <br> Baud Rate $\geq 1 \mathrm{k}$ Baud | * |  | 300 | $\mu \mathrm{s}$ <br> \% Unit |
|  |  |  |  |  | 30 | \% Unit <br> Interval |
| Iox | Driver Power OFF Current | $\mathrm{V}_{\mathrm{O}}= \pm 6 \mathrm{~V}$ |  |  | $\pm 100$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {TH }}$ | Receiver Sensitivity | $V_{C M} \leq \pm 7 \mathrm{~V}$ |  |  | $\pm 200$ | mV |
| $V_{\text {CM }}$ | Receiver Common-Mode Range |  |  |  | $\pm 10$ | $v$ |
| RIN | Receiver Input Resistance |  | 4000 |  |  | $\Omega$ |
|  | Receiver Common-Mode Input Offset |  |  |  | $\pm 3$ | v |

2.2.2.2 RS422

RS422 provides for balanced data transmission with unidirec-tional/non-reversible, terminated or non-terminated transmission lines. Important features are:
a) $\pm 2 \mathrm{~V}$ to $\pm 6 \mathrm{~V}$ driver output
b) 0.4 V differential output matching
c) $\pm 200 \mathrm{mV}$ receiver input sensitivity
d) 10 M baud modulation rate

### 2.3 International Standards

2.3.1 CCITT 1969 White Book Vol. VIII, V. 24. This standard is identical to RS232C.
2.3.2 CCITT circular No. 97 Com SPA/13, X. 26. This standard is similar to RS422 with the exception that the receiver sensitivity at the specified maximum common-mode voltage ( $\pm 7 \mathrm{~V}$ ) shall be $\pm 300 \mathrm{mV}$ vs $\pm 200 \mathrm{mV}$ for RS422.
2.3.3 CCITT circular No. 97 Com SPA/13, X . 27. This standard is similar to RS423 with 2 exceptions:
a) The receiver sensitivity is as specified in paragraph X. 26, and
b) The driver output voltage is specified at a load resistance of $3.9 \mathrm{k} \Omega$.


FIGURE 3. EIA RS422 Application

TABLE V. EIA RS422 SPECIFICATION SUMMARY


### 2.4 U.S. Military Standards

### 2.4.1 MIL-STD-188C (Low Level)

The military equivalent to RS232C is MIL-STD-188C. Devices intended for

RS232C can be applied to MIL-STD-188C by use of external wave shaping components on the driver end and input resistance and threshold tailoring on the receiver end.


FIGURE 4. MIL-STD-188C Application

TABLE VI. MIL-STD-188C SPECIFICATION SUMMARY

| PARAMETER |  | CONDITIONS | MIL-STD-188C LOW LEVEL LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Driver Output Voltage Open Circuit |  | (Note 1) | 5 |  | 7 | V |
| $\mathrm{V}_{\mathrm{OL}}$ |  |  | -7 |  | -5 | V |
| Ro | Driver Output Resistance Power ON | $1 \mathrm{OUT} \leq 10 \mathrm{~mA}$ |  |  | 100 | $\Omega$ |
| Ios | Driver Output Short-Circuit Current |  | -100 |  | 100 | mA |
|  | Driver Output Slew Rate |  |  |  |  |  |
|  | All Interchange Circuits | (Note 2) | 5 |  | 15 | \% IU |
|  | Control Circuits |  |  |  |  |  |
|  | Rate and Timing Circuits |  |  |  |  |  |
| RIN | Receiver Input Resistance | Mod Rate $\leq 200 \mathrm{k}$ Baud | 6 |  |  | $\Omega$ |
|  | Receiver Input Threshold |  |  |  |  |  |
|  | Output = MARK | (Note 3) |  |  | 100 | $\mu \mathrm{A}$ |
|  | Output = SPACE |  | -100 |  |  | $\mu \mathrm{A}$ |

Note 1: Ripple $<0.5 \%, \mathrm{~V}_{\mathrm{OH}}, \mathrm{V}_{\mathrm{OL}}$ matched to within $10 \%$ of each other.
Note 2: Waveshaping required on driver output such that the signal rise or fall time is $5 \%$ to $15 \%$ of the unit interval at the applicable modulation rate.
Note 3: Balance between marking and spacing (threshold) currents actually required shall be within $10 \%$ of each other.


FIGURE 5. MIL-STD-188-114 (Balanced Applications)

### 2.4.2 MIL-STD-188-114 Balanced

This standard is similar to RS422 with the exception that the driver offset voltage level is limited to $\pm 0.4 \mathrm{~V}$ vs $\pm 3 \mathrm{~V}$ allowed in RS422.

### 2.4.3 MIL-STD-188-114 Unbalanced.

This standard is similar to RS423 with the exception that loaded circuit driver output voltage at $\mathrm{R}_{\mathrm{L}}=450 \Omega$ must be $90 \%$ of the open circuit output voltage vs $\pm 2 \mathrm{~V}$ at $\mathrm{R}_{\mathrm{S}}=100 \Omega$ for RS422.

### 2.4.4 MIL-STD-1397 (Slow and Fast)

2.5 U.S. Government (non-military) standards FED-STD-1020 and 1030 are identical without exception to EIA RS423 and RS422, respectively.

### 3.0 COMPUTER TO PERIPHERAL INTERFACE STANDARDS

To date, the only standards dealing with the interface between processors and other equipment are the "defacto" standards in the form of specifications issued by IBM and DEC covering the models 360/370 I/O ports and the Unibus ${ }^{\circledR}$, respectively.
3.1 IBM specification GA-22-6974-0 covers the electrical characteristics, the format of information and the control sequences of the data transmitted between $360 / 370$ 's and up to 10 I/O ports.

The interface is an unbalanced bus using $95 \Omega$, terminated, coax cables. Devices connected to the bus should feature short-circuit protection, hysteresis in the receivers, and open-emitter drivers. Careful attention should be paid to line lengths and quality in order to limit cable noise to less than 400 mV .

TABLE VII. MIL-STD-1397 SPECIFICATION SUMMARY

| PARAMETER |  | CONDITIONS | COMPARISON LIMITS (MIL-STD) |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} 1397 \\ \text { (SLOW) } \end{gathered}$ | $\begin{gathered} 1397 \\ \text { (FAST) } \end{gathered}$ |  |
|  | Data Transmission Rate |  | $\checkmark$ | 42 | 250 | k Bits/Sec |
| VOH | Driver Output Voltage |  | $\pm 1.5$ | 0 | $V$ |
| VOL |  |  | -10 to -15.5 | -3 | V |
| $\mathrm{IOH}^{\circ}$ | Driver Output Current |  | $\geq-4$ |  | mA |
| IOL |  |  | 1 |  | mA |
| RS | Driver Power OFF Impedance |  | $\geq 100$ |  | $k \Omega$ |
| $V_{\text {IH }}$ | Receiver Input Voltage | Fail-Safe Open Circuit | $\leq 4.5$ | $\leq-1.1$ | V |
| $V_{\text {IL }}$ |  |  | $\geq-7.5$ | $\geq-1.9$ | V |



FIGURE 6. IBM 360/370 I/O Application

[^15]TABLE VIII. IBM 360/370 SPECIFICATION SUMMARY

| PARAMETER |  | Conditions | IBM 360/370 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ <br> $\mathrm{VOH}_{\mathrm{OH}}$ <br> VOH <br> $\mathrm{V}_{\mathrm{OL}}$ | Driver Output Voltage |  | $\begin{aligned} & \mathrm{IOH}=123 \mathrm{~mA} \\ & \mathrm{IOH}=30 \mu \mathrm{~A} \\ & \mathrm{IOH}=59.3 \mathrm{~mA} \\ & \mathrm{IOL}=-240 \mu \mathrm{~A} \end{aligned}$ |  |  | 7 | V |
|  |  |  |  |  | 5.85 | v |
|  |  | 3.11 |  |  |  | v |
|  |  |  |  |  | 0.15 | $v$ |
| $V_{I H}$ <br> $V_{\text {IL }}$ <br> IIH <br> IIL | Receiver Input Threshold Voltage |  |  |  | 1.7 | $v$ |
|  |  | 0.7 |  |  |  | v |
|  | Receiver Input Current | $\mathrm{V}_{\text {IN }}=3.11 \mathrm{~V}$ |  |  | -0.42 | mA |
|  |  | $\mathrm{V}_{\text {IN }}=0.15 \mathrm{~V}$ | 0.24 |  |  | mA |
|  | Receiver Input Voltage Range |  |  |  |  |  |
|  |  |  |  |  |  |  |
| $\begin{aligned} & V_{I N} \\ & V_{I N} \end{aligned}$ | Power ON |  | -0.15 |  | 7 | v |
|  | Power OFF |  | -0.15 |  | 6 | v |
| RIN <br> IN | Receiver Input Impedance | $0.15 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 3.9 \mathrm{~V}$ | 7400 |  |  | $\Omega$ |
|  | Receiver Input Current | $V_{\text {IN }}=0.15 \mathrm{~V}$ |  |  | 240 | $\mu \mathrm{A}$ |
| $\begin{aligned} & \mathrm{IN} \\ & \mathrm{z}_{0} \end{aligned}$ | CABLE Impedance |  | 83 |  | 101 | $\Omega$ |
| Ro | CABLE Termination | $\mathrm{P}_{\mathrm{D}} \geq 390 \mathrm{~mW}$ | 90 |  | 100 | $\Omega$ |
|  | Line Length (Specified as Noise on Signal and Ground Lines) |  |  |  | 400 | mV |



FIGURE 7. DEC Unibus ${ }^{\circledR}$ Application

TABLE IX. DEC UNIBUS ${ }^{\circledR}$ SPECIFICATION SUMMARY

|  | PARAMETER | CONDITIONS | DEC UNIBUS ${ }^{\text {® }}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYF | MAX |  |
| $\mathrm{V}_{\text {OL }}$ | Driver Output Voltage | $\mathrm{IOL}=50 \mathrm{~mA}$ |  |  | 0.7 | v |
| $\mathrm{v}_{\mathrm{O}}$ |  | Absolute Maximum |  |  | 7 | v |
| $\mathrm{V}_{\text {IH }}$ | Receiver Input Voltage |  | 1.7 |  |  | $v$ |
| VIL |  |  |  |  | 1.3 | v |
| IIH | Receiver Input Current | $V_{\text {IN }}=4 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| IIL |  | $V_{\text {IN }}=4 \mathrm{~V}$ Power OFF |  |  | 100 | $\mu \mathrm{A}$ |

### 3.2 DEC Unibus ${ }^{\circledR}$

Another example of an unofficial industry standard is the interface to a number of DEC minicomputers. This interface, configured as a $120 \Omega$ double-terminated data bus is given the
name Unibus ${ }^{\circledR}$. Devices connected to the bus should feature hysteresis in the receivers and open-collector driver outputs. Cable noise should be held to less than 600 mV .

### 4.0 INSTRUMENTATION TO COMPUTER INTERFACE STANDARDS

### 4.1 Introduction

The problem of linking instrumentation to processors to handle real-time test and measurement problems was largely a custom interface problem. Each combination of instruments demanded unique interfaces, thus inhibiting the wide spread usage of small processors to day-today test, measurement and control applications.

Two groups addressed the problem for specific environments. The results are:
a) IEEE 488 bus standard based upon proposals made by HP, and
b) The CAMAC system pioneered by the nuclear physics community.

### 4.2 IEEE 488

IEEE 488 covers the functional, mechanical and electrical interface between laboratory instrumentation (i.e., signal generators, DPM's, counters, etc.) and processors such as programmable calculators and minicomputers. Equipment with IEEE 488 I/O ports can be readily daisy chained in any combination of up to 15 equipments (including processor) spanning distances of up to 60 feet. 16 lines ( 3 handshake, 5 control and 8 data lines) are required.


FIGURE 8. IEEE 488 Application
TABLE X. IEEE 488 SPECIFICATION SUMMARY

| PARAMETER |  | CONDITIONS | IEEE 488 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| VOH | Driver Output Voltage |  | $1 \mathrm{OH}=-5.2 \mathrm{~mA}$ | 2.4 |  |  | V |
| VOL |  | $1 \mathrm{OL}=48 \mathrm{~mA}$ |  |  | 0.4 | V |
| IOZ | Driver Output Current TRI-STATE ${ }^{\circledR}$ | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  | $\pm 40$ | $\mu \mathrm{A}$ |
| IOH | Open Collector | $\mathrm{V}_{\mathrm{O}}=5.25 \mathrm{~V}$ |  |  | 250 | $\mu \mathrm{A}$ |
| VIH | Receiver Input Voltage | 0.4V Hysteresis Recommended | 2.0 |  |  | $v$ |
| VIL |  |  |  |  | 0.8 | V |
| IIH | Receiver Input Current | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
| IIL |  | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -1.6 | mA |
|  | Receiver Clamp Current | $\mathrm{V}_{\text {IN }}=-1.5 \mathrm{~V}$ |  |  | 12 | mA |
| $\mathrm{R}_{\mathrm{L} 1}$ | Termination Resistor | $V_{C C}=5 \mathrm{~V}( \pm 5 \%)$ | 2850 |  | 3150 |  |
| RL2 |  | $\mathrm{V}=\mathrm{Gnd}$ | 5890 |  | 6510 |  |

### 4.3 CAMAC

The CAMAC system is the result of efforts by those in the nuclear physics community to standardize the interface between laboratory instruments and computers before the introduction of IEEE 488.

It allows either serial or parallel interconnection of instruments via a "crate" controller.

The electrical requirements of the interfaces are compatible with DTL and TTL logic levels.

### 5.0 MICROPROCESSOR SYSTEMS INTERFACE STANDARDS

5.1 Microprocessor systems are bus organized systems with two types of bus requirements:
a) Minimal system: for data transfer over short distances (usually on 1 PC board), and,
b) Expanded system: for data transfer to extend the memory or computational capabilities of the system.

### 5.2 Minimal Systems and Microbus ${ }^{T M}$

Microbus ${ }^{\text {TM }}$ considers the interface between MOS/LSI microprocessors and interfacing devices in close physical proximity which communicate over 8 -bit parallel unified bus systems. It specifies both the functional and electrical characteristics of the interface and is modeled after the 8060, 8080 and 8900 families of microprocessors as shown in Figures 8, 9 and 10.

The electrical characteristics of Microbus are shown in Table XI.

TABLE XI. MICROBUS ELECTRICAL SPECIFICATION SUMMARY

| PARAMETER |  | DRIVER | RECEIVER |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | STANDARD | HYSTERESIS (RECOMMENDED) |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Voltage (At 1.6 mA ) |  | $\leq 0.4 \mathrm{~V}$ |  |  |  |
| $\mathrm{VOH}^{\text {O }}$ | ( At $-100 \mu \mathrm{~A}$ ) | $\geq 2.4 \mathrm{~V}$ |  |  |  |
| VIL | Input Voltage |  | 0.8 | 0.6 | V |
| $\mathrm{V}_{\text {IH }}$ |  |  | 2.0 | 2.0 | V |
|  | Internal Capacitive Load at $25^{\circ} \mathrm{C}$ | 15 | 10 | 10 | pF |
| $\mathrm{tr}_{\mathrm{r}}$ | Rise Time (Maximum) | 100 |  |  | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Fall Time (Maximum) | 100 |  |  | ns |



FIGURE 9. 8060 SC/MP II System Model


FIGURE 10. 8080 System Model for the Basic Microbus Interface


FIGURE 11. 8900 System Model

### 5.3 Expanded Microprocessor System Interfaces

Since the outputs of most microprocessor devices are limited to a loading of one relative to a TTL load, expanded systems will require buffers on both their address and data lines.

To date, no formal standards exist which govern this interface. However, "defacto"' standards are emerging in the form of the specifications for "recommended devices" which are mentioned in the data sheets and application notes for the widely sourced microprocessor devices. Here, the answer to the question of how to provide a "standard" interface is simplified to that of proper usage of recommended devices.

Table XII summarizes the important electrical characteristics of recommended bus drivers for expanded microprocessor systems.

### 6.0 OTHER INTERFACE STANDARDS

Some other commonly occurring interfaces which have become standardized are:
a) Interface between facsimile terminals and voice frequency communications terminals,
b) Interface between terminals and automatic calling equipment used for data communications, and
c) Interface between numerically controlled equipment and data terminals.

### 6.1 EIA RS357

RS357 defines the electrical, functional and mechanical characteristics of the interface between analog facsimile equipment to be used for telephone data transmission and the data sets used for controlling/transmitting the data.

Figure 11 summarizes the functional and electrical characteristics of RS357.

### 6.2 EIA RS366

RS366 defines the electrical, functional and mechanical characteristics of the interface between automatic calling equipment for data communications and data terminal equipment.

The electrical characteristics are encompassed by RS232C.

TABLE XII. RECOMMENDED SPECIFICATION OF BUS DRIVERS FOR EXPANDED MICROPROCESSOR SYSTEMS

| PARAMETER |  | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Driver Input Voltage |  | 2 |  |  | V |
| VIL |  |  |  |  | 0.8 | V |
| $\mathrm{VOH}^{\text {O }}$ | Driver Output Voltage | $\mathrm{IOH}^{\prime}=-10 \mathrm{~mA}$ | 2.4 |  |  | V |
| VOL |  | $\mathrm{IOL}=48 \mathrm{~mA}$ |  |  | 0.5 | V |
| Ios | Short-Circuit Current | $V_{C C}=5.25 \mathrm{~V}$ |  |  | -150 | mA |
| $\mathrm{C}_{\mathrm{L}}$ | Bus Drive Capability |  | 300 |  |  | pF |



FIGURE 12. Functional and Electrical Characteristics of RS357

### 6.3 EIA RS408

RS408 recommends the standardization of the 2 interfaces shown in Figure 13.

The electrical characteristics of NCE to DTE interface are, in summary, those of conventional TTL drivers (series 7400) with:
$\mathrm{V}_{\mathrm{OL}} \leq 0.4 \mathrm{~V}$ at $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA}$
$\mathrm{VOH}_{\mathrm{OH}} \geq 2.4 \mathrm{~V}$ at $\mathrm{IOH} \leq-1.2 \mathrm{~mA}$, and
$C_{L} \leq 2000 \mathrm{pF}$.
Short circuit protection should be provided.


SWITCHED OR DEDICATED, COMMON CARRIER, OR PRIVATE LINE TO DATA SOURCE/SINK
(TYPICALLY A MODEM IF INCLUDED IN SYSTEM)
(TYPICALLY INCLUDES SERIAL TO PARALLEL CONVERTER, ETC.)
(TYPICALLY COULD INCLUDE A SWITCH TO SELECT EITHER LOCAL TAPE READER OR DATA TERMINAL EQUIPMENT)
(TYPICALLY A MACHINE TOOL, DRAFTING TABLE, ETC.)

FIGURE 13. EIA RS408 Interface Applications

## Section 2 <br> Bus Transceivers

| TEMPERATURE RANGE |  | DESCRIPTION | PAGE |
| :---: | :---: | :---: | :---: |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  | NUMBER |
| *DP7303 | DP8303 | 8-Bit TRI-STATE Bidirectional Transceivers | 2-5, 2-6 |
| *DP7304B | DP8304B | 8-Bit TRI-STATE Bidirectional Transceivers | 2-5, 2-11 |
| *DP7307 | DP8307 | 8-Bit TRI-STATE Bidirectional Transceivers | 2-5, 2-16 |
| *DP7308 | DP8308 | 8-Bit TRI-STATE Bidirectional Transceivers | 2-5, 2-20 |
| *DS26S10M | DS26S10 | Quad Bus Transceiver | 2-24 |
| *DS26S11M | DS26S11 | Quad Bus Transceiver | 2-24 |
| - | DS3662 | Quad High Speed Trapezoidal Bus Transceiver | 2-29 |
| - | AN-259 | DS3662-The Bus Optimizer | 2.33 |
| - | AN-337 | Reducing Noise on Microcomputer Buses | 2.40 |
| - | DS3666 | IEEE-488 GPIB Transceiver | 2-48 |
| - | DS3667 | TRI-STATE Bidirectional Transceiver | 2.56 |
| - | DS75160A | IEEE-488 GPIB Transceiver | 2-61 |
| - | DS75161A | IEEE-488 GPIB Transceiver | 2-61 |
| - | DS75162A | IEEE-488 GPIB Transceiver | 2.61 |
| *DS7640 | DS8640 | Quad NOR Unified Bus Receiver | 2.68 |
| *DS7641 | DS8641 | Quad Unified Bus Transceiver | 2-70 |
| - | DS8642 | Quad Transceiver | 2-72 |
| *DS7833 | DS8833 | Quad TRI-STATE Bus Transceiver | 2.75 |
| *DS7834 | DS8834 | Quad TRI-STATE Bus Transceiver | 2-79 |
| *DS7835 | DS8835 | Quad TRI-STATE Bus Transceiver | 2.75 |
| *DS7836 | DS8836 | Quad NOR Unified Bus Transceiver | 2-83 |
| *DS7837 | DS8837 | Hex Unified Bus Receiver | $2 \cdot 85$ |
| *DS7838 | DS8838 | Quad Unified Bus Transceiver | 2.87 |
| *DS7839 | DS8839 | Quad TRI-STATE Bus Transceiver | 2.79 |
| DS8T26AM | DS8T26A | 4-Bit Bidirectional Bus Transceiver | 2-89 |
| *DS8T28M | DS8T28 | 4-Bit Bidirectional Bus Transceiver | 2-89 |
| DM54S240 | DM74S240 | Octal TRI-STATE Line Driver/Receiver | LOGIC |
| DM54S241 | DM74S241 | Octal TRI-STATE Line Driver/Receiver | LOGIC |

[^16]Data bus circuits are not transmission line circuits in the normal interpretation where the transmission line is electrically long ( $1 / 4$ wave length) with respect to the baud rate. Like unbalanced transmission lines, the data transmission is susceptible to common-mode noise, such as ground IR noise and induced reactive noise from crosstalk. A bus is a communications method where many elements of a system time share the same signal (address or data) bus. A bus shouldn't extend out of its subsystem's electronic enclosure without special care. Line length in excess of 10 feet is not recommended without slew rate control. Cables should be in the form of twisted pair or flat cable where a signal wire is alternated with a ground wire.

OPEN-COLLECTOR BUS CIRCUITS

| Bus Driver |  | Bus Receiver |  |  |  | Driver/ <br> Receiver/ <br> Transceiver | Circuits/ <br> Package | Device Number |  | Comments | $\begin{aligned} & \text { Page } \\ & \text { No. } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay (ns) | $\mathrm{V}_{\mathrm{IL}}$ (V)/ <br> IOL (mA) | Propagation Delay (ns) | $V_{\text {IL }}(\mathrm{V}) /$ <br> $I_{\text {IL }}(\mu \mathrm{A})$ | $\mathrm{V}_{\mathrm{IH}}(\mathrm{V}) /$ <br> $I_{1 H}(\mu \mathrm{~A})$ | Hysteresis <br> (V) |  |  | Commercial $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\begin{gathered} \text { Military } \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  | 23 | 1.2/-50 | 1.8/50 |  | Receiver | 4 | DS8640 | DS7640 | Quad NOR receiver | 2-68 |
|  |  | 20 | 1.05/-50 | 2.65/50 | 1 | Receiver | 4 | DS8836 | DS7836 | Quad NOR receiver | 2.83 |
|  |  | 20 | 1.05/-50 | 2.65/50 | 1 | Receiver | 6 | DS8837 | DS7837 |  | 2.85 |
| 30 | 0.9/100 | 40 | 1.50/400 | 1.9/100 |  | Transceiver | 4 | DS3662 |  | Trapezoidal transceiver | 2.29 |
| 30 | 0.7/50 | 30 | 1.2/-100 | 1.8/100 |  | Transceiver | 4 | DS8641 | DS7641 |  | 2-70 |
| 20 | 0.7/50 | 17 | 1.05/-100 | 2.65/100 | 1 | Transceiver | 4 | DS8642 |  |  | 2.72 |
| 20 | 0.8/100 | 20 | 1.3/-40 | 3.1/450 |  | Transceiver | 4 | DS8838 | DS7838 | $50 \Omega$ coax. driver | 2.87 |
| 10 | 0.8/100 | 10 | 1.75/-100 | 2.25/100 |  | Transceiver | 4 | DS26S10 | DS26S10M |  | 2-24 |
| 10 | 0.8/100 | 10 | 1.75/-100 | 2.25/100 |  | Transceiver | 4 | DS26S11 | DS26S11M | Input to bus is non-inverting | 2-24 |
| 8 | 0.5/50 | 7 | 0.8/-500 | 2/100 |  | Transceiver | 4 | DS36147 | DS16147 | Quad bidirectional I/O register | 6.35 |
| 8 | 0.5/50 | 7 | 0.8/-500 | 2/100 |  | Transceiver | 4 | DS36177 | DS16177 | Quad bidirectional I/O register | 6-35 |
| 20 | 0.7/300 |  |  |  |  | Driver | 2 | DS75450 | DS55450 | AND separate output transistors | 3-51 |
| 18 | 0.7/300 |  |  |  |  | Driver | 2 | DS75451 | DS55451 | AND | 3-51 |
| 26 | 0.7/300 |  |  |  |  | Driver | 2 | DS75452 | DS55452 | NAND | 3.51 |
| 18 | 0.7/300 |  |  |  |  | Driver | 2 | DS75453 | DS55453 | OR | 3-51 |
| 27 | 0.7/300 |  |  |  |  | Driver | 2 | DS75454 | DS55454 | NOR | 3.51 |
|  |  | 30 | 0.95/50 | 2/50 | 0.65 | Receiver | 1 | DM8131 | DM7131 | 6 bit bus comparator | LOGIC |
|  |  | 30 | 0.95/50 | 2/50 | 0.65 | Receiver | 1 | DM8136 ${ }^{\text {. }}$ | DM7136 | 6 bit bus comparator | LOGIC |

Selection Guide

TRI-STATE ${ }^{\oplus}$ BUS CIRCUITS

| Bus Driver |  |  | Bus Receiver |  |  |  | Driver/ <br> Receiver/ <br> Transceiver | Circuits/ Package | Device Number |  | Comments | Page <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { Propagation } \\ & \text { Delay } \\ & \text { Typ (ns) } \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{VOL}_{\mathrm{OL}}(\mathrm{~V}) / \\ & \mathrm{IOL}(\mathrm{~mA}) \end{aligned}$ | $\begin{array}{\|l} \mathrm{V}_{\mathrm{OH}}(\mathrm{~V}) / \\ \mathrm{I}_{\mathrm{OH}}(\mathrm{~mA}) \end{array}$ | $\begin{gathered} \hline \text { Propagation } \\ \text { Delay } \\ \text { Typ (ns) } \\ \hline \end{gathered}$ | $V_{\text {IL }}$ (V)/ $1 \mathrm{IL}(\mu \mathrm{~A})$ | $\begin{aligned} & \mathrm{V}_{1 \mathrm{H}}(\mathrm{~V}) / \\ & \mathrm{I}_{\mathrm{IH}}(\mu \mathrm{~A}) \end{aligned}$ | Hysteresis (mV) |  |  | Devic <br> $0^{\circ} \mathrm{Commercial}$ <br> to $+70^{\circ} \mathrm{C}$ | $\begin{aligned} & \text { Number } \\ & \text { Military } \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ |  |  |
| 14 | 0.5/50 | 2.4/-10 | 20 | 0.8/-40 | 2/80 | 400 | Transceiver | 4 | DS8833 | DS7833 | Non-inverting TRI-STATE receiver | 2-75 |
| 14 | 0.5/50 | 2.4/-10 | 20 | 0.8/-40 | 2/80 | 400 | Transceiver | 4 | DS8835 | DS7835 | Inverting TRI-STATE receiver | 2-75 |
| 14 | 0.5/50 | 2.4/-10 | 20 | 0.8/-40 | 2/80 | 400 | Transceiver | 4 | DS8834 | DS7834 | Inverting | 2-79 |
| 14 | 0.5/50 | 2.4/-10 | 20 | 0.8/-40 | 2/80 | 400 | Transceiver | 4 | DS8839 | DS7839 | Non-inverting | 2-79 |
| 14 | 0.5/48 | 2.4/-10 | 14 | 0.85/-200 | 2/20 |  | Transceiver | 4 | DS8T26A | DS8T26AM | Inverting | 2-89 |
| 17 | 0.5/48 | 2.4/-10 | 17 | 0.85/-200 | 2/20 |  | Transceiver | 4 | DS8T28 | DS8T28M | Non-inverting | 2-89 |
| 20 | 0.6/55 | 3.6/-1 | 15 | 0.95/-250 | 2/10 |  | Transceiver | 4 | DP8216 | DP8216M | 8080 MPU non-inverting | 8-11 |
| 16 | 0.6/50 | 3.6/-1 | 15 | 0.95/-250 | 2/10 |  | Transceiver | 4 | DP8226 | DP8226M | 8080 MPU inverting | 8-11 |
| 4.5 | 0.55/64 | 2.4/-3 | 4.5 | 0.8/-400 | 2/50 | 400 | Transceiver | 4 or 8 | DM74S240 | DM54S240 | Non-Inverting | LOGIC |
| 6 | 0.55/64 | 2.4/-3 | 6 | 0.8/-400 | 2/50 | 400 | Transceiver | 4 or 8 | DM74S241 | DM54S241 | Inverting | LOGIC |
| 4.5 | 0.55/64 | 2.4/-3 | 4.5 | 0.8/-400 | 2/50 | 400 | Transceiver | 8 | DM74S940 | DM54S940 | Non-Inverting | LOGIC |
| 6 | 0.55/64 | 2.4/-3 | 6 | 0.8/-400 | 2/50 | 400 | Transceiver | 8 | DM74S941 | DM54S941 | Inverting | LOGIC |
| 8 | 0.5/50 | 2.4/-5 | 7 | 0.8/-500 | 2/100 |  | Transceiver | 4 | DS3647 | DS1647 | Quad bidirectional I/O register | 6-35 |
| 8 | 0.5/50 | 2.4/-5 | 7 | 0.8/-500 | 2/100 |  | Transceiver | 4 | DS3677 | DS1677 | Quad bidirectional 1/O register | 6-35 |
| 10 | 0.5/50. | 3.6/-5 | 15 | 0.8/-250 | 2/80 |  | Transceiver | 8 | DP8304B | DP7304B | Bidirectional non-inverting IEEE 488 | 2-5, 2-11 |
| 10 | 0.5/50 | 3.6/-5 | 10 | 0.8/-250 | 2/80 |  | Transceiver | 8 | DP8303 | DP7303 | Bidirectional inverting | 2-5, 2-6 |
| 10 | 0.5/50 | 3.6/-5 | 10 | 0.8/-250 | 2/80 |  | Transceiver | 8 | DP8307 | DP7307 | Bidirectional inverting | 2-5, 2-16 |
| 11 | 0.5/50 | 3.6/-5 | 15 | 0.8/-250 | 2/80 |  | Transceiver | 8 | DP8308 | DP7308 | Bidirectional non-inverting | 2-5, 2-20 |
| 20 | 0.45/15 | 3.6/-1 |  |  |  |  | Driver | 8 | DP8212 | DP8212M | 8080 MPU data latch and service request $\mathrm{f} / \mathrm{f}$ | 8-4 |
| 30 | 0.45/10 | 2.4/-1 | 20 | 0.8/-250 | 2/20 |  | Transceiver | 8 | DP8228 | DP8228M | 8080 MPU system bus controller and bus driver | 8-22 |
| 30 | 0.45/10 | 2.4/-1 | 20 | 0.8/-250 | 2/20 |  | Transceiver | 8 | DP8238 | DP8238M | 8080 MPU system bus controller and bus driver | 8-22 |
| 20 | 0.5/48 | 2.5/-5.2 | 20 | 0.8/-100 | 2/20 | 400 | Transceiver | 8 | DS3666 |  | IEEE 488 GPIB | 2-48 |
| 20 | 0.5/48 | 2.5/-5.2 | 20 | 0.8/-100 | 2/20 | 400 | Transceiver | 8 | DS3667 |  |  | 2-56 |
| 20 | 0.5/48 | 2.5/-5.2 | 20 | 0.8/-100 | 2/20 | 400 | Transceiver | 8 | DS75160A |  | IEEE 488 GPIB | 2-61 |
| 20 | 0.5/48 | 2.5/-5.2 | 20 | 0.8/-100 | 2/20 | 400 | Transceiver | 8 | DS75161A |  | IEEE 488 GPIB | 2-61. |
| 20 | 0.5/48 | 2.5/-5.2 | 20 | 0.8/-100 | 2/20 | 400 | Transceiver | 8 | DS75162A |  | IEEE 488 GPIB | 2-61 |

Note. Unless otherwise specified, bus circuits listed above are TTL compatible and use 5 V supplies.

## 8-Bit TRI-STATE ${ }^{\oplus}$ Bidirectional Transceivers

DP7303/DP8303 (Inverting) with Transmit/ $\overline{\text { Receive }}$ and Chip Disable Control Inputs
DP7304B/DP8304B (Non-Inverting) with Transmit/Receive and Chip Disable Control Inputs
DP7307/DP8307 (Inverting) with Transmit and $\overline{\text { Receive }}$ Control Inputs DP7308/DP8308 (Non-Inverting) with Transmit and $\overline{\text { Receive Control Inputs }}$

## General Description

This family of 8 high speed Schottky 8 -bit TRI-STATE bidirectional transceivers are designed to provide bidirectional drive for bus oriented microprocessor and digital communications systems. They are all capable of sinking 16 mA on the $A$ ports and 48 mA on the B ports (bus ports). PNP inputs for low input current and an increased output high $(\mathrm{VOH})$ level allow compatibility with MOS, CMOS, and other technologies that have a higher threshold and less drive capabilities. In addition, they all feature glitch-free power up/down
on the B port preventing erroneous glitches on the system bus.in power up or down.

DP7303/DP8303 and DP7304B/DP8304B are featured with Transmit/Receive ( $T / \bar{R}$ ) and Chip Disable (CD) inputs to simplify control logic. For greater design flexibility, DP7307/DP8307 and DP7308/DP8308 are featured with $\overline{T r a n s m i t}(\bar{T})$ and $\overline{\text { Receive }}(\bar{R})$ control inputs.

## Logic Diagrams



DP7307/DP8307


DP7304B/DP8304B


DP7308/DP8308


## DP7303/DP8303 8-Bit TRI-STATE ${ }^{\oplus}$ Bidirectional Transceiver (Inverting)

## Features

- 8-bit bidirectional data flow reduces system package count
- Bidirectional TRI-STATE inputs/outputs interface with bus oriented systems
- PNP inputs reduce input loading
- Output high voltage interfaces with TTL, MOS, and CMOS
- $48 \mathrm{~mA} / 300 \mathrm{pF}$ bus drive capability
- Pinouts simplify system interconnections
- Transmit/Receive and chip disable simplify control logic
- Compact 20 -pin dual-in-line package
- Bus port glitch free power up/down


## Logic and Connection Diagrams



## Logic Table

| INPUTS |  | RESULTING CONDITIONS |  |
| :---: | :---: | :---: | :---: |
| Chip Disable | Transmit/Receive | A Port | B Port |
| 0 | 0 | OUT | IN |
| 0 | 1 | IN | OUT |
| 1 | $X$ | TRI-STATE | TRI-STATE |

$$
X=\text { Don't care }
$$

Absolute Maximum Ratings (Note 1)

| Supply Voltage | 7 V |  | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | 5.5 V | Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| Output Voltage | 5.5 V |  |  |  |  |
| Storage Temperature $-65^{\circ}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | DP7303 | 4.5 | 5.5 | V |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ DP8303 ${ }^{\text {c }}$ |  |  |  |  |  |
| Cavity Package | 1667 mW | Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| Molded Package | 1832 mW | DP7303 | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10 seconds) | ds) $300^{\circ} \mathrm{C}$ | DP8303 | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| *Derate cavity package $11.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; package $14.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$. | $5^{\circ} \mathrm{C}$; derate molded |  |  |  |  |

DC Electrical Characteristics (Notes 2 and 3)

|  | Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A Port (A0-A7) |  |  |  |  |  |  |  |
| $V_{\text {IH }}$ | Logical "1" Input Voltage | $C D=V_{1 L}, T / \bar{R}=2.0 \mathrm{~V}$ |  | 2.0 |  |  | V |
| $V_{\text {IL }}$ | Logical " 0 " Input Voltage | $C D=V_{I L}, T / \bar{R}=2.0 \mathrm{~V}$ | DP8303 |  |  | 0.8 | V |
|  |  |  | DP7303 |  |  | 0.7 | V |
| VOH | Logical "1" Output Voltage | $C D=T / \bar{R}=V_{I L}$ | $\mathrm{IOH}=-0.4 \mathrm{~mA}$ | $V_{C C-1} 1.15$ | $V_{\text {cc }}-0.7$ |  | V |
|  |  |  | $1 \mathrm{OH}=-3 \mathrm{~mA}$ | 2.7 | 3.95 |  | V |
| VOL | Logical "0" Output Voltage | $C D=T / \bar{R}=V_{1 L}$ | $\mathrm{IOL}=16 \mathrm{~mA} \mathrm{(8303)}$ |  | 0.35 | 0.5 | V |
|  |  |  | $\mathrm{IOL}=8 \mathrm{~mA}$ (both) |  | 0.3 | 0.4 | V |
| IOS | Output Short Circuit Current | $\begin{aligned} & C D=V_{I L}, T / \bar{R}=V_{I L}, V_{O}=0 V \\ & V_{C C}=\max , \text { Note } 4 \end{aligned}$ |  | -10 | -38 | -75 | mA |
| IIH | Logical "1" Input Current | $\mathrm{CD}=\mathrm{V}_{\text {IL }}, \mathrm{T} / \overline{\mathrm{R}}=2.0 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{H}}=2.7 \mathrm{~V}$ |  |  | 0.1 | 80 | $\mu \mathrm{A}$ |
| 11 | Input Current at Maximum Input Voltage | $\mathrm{CD}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\max , \mathrm{V}_{1 H}=5.25 \mathrm{~V}$ |  |  |  | 1 | mA |
| IIL | Logical "0" Input Current | $C D=V_{\text {IL }}, \mathrm{T} / \overline{\mathrm{R}}=2.0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -70 | -200 | $\mu \mathrm{A}$ |
| $V_{\text {CLAMP }}$ | Input Clamp Voltage | $C D=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{IN}}=-12 \mathrm{~mA}$ |  |  | -0.7 | -1.5 | V |
| IOD | Output/Input TRI-STATE Current | $C D=2.0 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -200 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=4.0 \mathrm{~V}$ |  |  | 80 | $\mu \mathrm{A}$ |
| B Port (B0-B7) |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | Logical "1" Input Voltage | $C D=V_{I L}, T / \bar{R}=V_{I L}$ |  | 2.0 |  | - | V |
| $V_{\text {IL }}$ | Logical "0" Input Voltage | $C D=V_{1 L}, T / \bar{R}=V_{I L}$ | DP8303 |  |  | 0.8 | V |
|  |  |  | DP7303 |  |  | 0.7 | V |
| VOH | Logical "1" Output Voltage | $C D=V_{I L}, T / \bar{R}=2.0 \mathrm{~V}$ | $1 \mathrm{OH}=-0.4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}-1.15$ | $\mathrm{V}_{\mathrm{CC}}-0.8$ |  | V |
|  |  |  | $\mathrm{I}^{\mathrm{OH}}=-5 \mathrm{~mA}$ | 2.7 | 3.9 |  | V |
|  |  |  | $\mathrm{IOH}=-10 \mathrm{~mA}$ | 2.4 | 3.6 |  | V |
| VOL | Logical "0" Output Voltage | $C D=V_{I L}, T / \bar{R}=2.0 \mathrm{~V}$ | $1 \mathrm{OL}=20 \mathrm{~mA}$ |  | 0.3 | 0.4 | V |
|  |  |  | $1 \mathrm{OL}=48 \mathrm{~mA}$ |  | 0.4 | 0.5 | V |
| IOS | Output Short Circuit Current | $\begin{aligned} & \mathrm{CD}=\mathrm{V}_{\mathrm{IL}}, \mathrm{~T} / \overline{\mathrm{R}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}=\max , \text { Note } 4 \end{aligned}$ |  | -25 | -50 | -150 | mA |
| IIH | Logical "1" Input Current | $C D=V_{\text {IL }}, T / \bar{R}=V_{I L}, V_{\text {IH }}=2.7 \mathrm{~V}$ |  |  | 0.1 | 80 | $\mu \mathrm{A}$ |
| 11 | Input Current at Maximum Input Voltage | $C D=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\max , \mathrm{V}_{1 H}=5.25 \mathrm{~V}$ |  |  |  | 1 | mA |
| IIL | Logical "0" Input Current | $C D=V_{\text {IL }}, T / \bar{R}=V_{I L}, V_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -70 | -200 | $\mu \mathrm{A}$ |
| $V_{\text {CLAMP }}$ Input Clamp Voltage |  | $C D=2.0 \mathrm{~V}, 1 / \mathrm{N}=-12 \mathrm{~mA}$ |  |  | -0.7 | -1.5 | V |
| IOD | Output/Input TRI-STATE Current | $C D=2.0 \mathrm{~V}$ | $V_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -200 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=4.0 \mathrm{~V}$ |  |  | +200 | $\mu \mathrm{A}$ |

DC Electrical Characteristics (cont'd.) (Notes 2 and 3 )

| Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Control Inputs CD, T/ $\overline{\mathrm{R}}$ |  |  |  |  |  |  |
| $V_{\text {IH }}$. Logical "1" Input Voltage |  |  | 2.0 |  |  | V |
| Logical "0' Input Voltage |  | DP8303 |  |  | 0.8 | V |
|  |  | DP7303 |  |  | 0.7 | V |
| IIH Logical "1" Input Current | $\mathrm{V}_{\text {IH }}=2.7 \mathrm{~V}$ |  |  | 0.5 | 20 | $\mu \mathrm{A}$ |
| II Maximum Input Current | $\mathrm{V}_{\text {CC }}=$ max, $\mathrm{V}_{\text {IH }}=5.25 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| Logical "0" Input Current | $V_{I L}=0.4 \mathrm{~V}$ | T/ $\bar{R}$ |  | -0.1 | -0.25 | mA |
|  |  | CD |  | -0.25 | -0.5 | mA |
| VCLAMP Input Clamp Voltage | $1 / \mathrm{N}=-12 \mathrm{~mA}$ |  |  | -0.8 | -1.5 | V |
| Power Supply Current |  |  |  |  |  |  |
| ICC Power Supply Current | $C D=2.0 \mathrm{~V}=\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {CC }}=\max$ |  |  | 70 | 100 | mA |
|  | $C D=0.4 \mathrm{~V}, \mathrm{~V}_{\text {INA }}=\mathrm{T} / \overrightarrow{\mathrm{R}}=2 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=\max$ |  |  | 100 | 150 | mA |

## AC Electrical Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A Port Data/Mode Specifications |  |  |  |  |  |  |
| tPDHLA | Propagation Delay to a Logical " 0 " from B Port to A Port | $\begin{aligned} & C D=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=0.4 \mathrm{~V}(\text { figure } \mathrm{A}) \\ & \mathrm{R} 1=1 \mathrm{k}, \mathrm{R} 2=5 \mathrm{k}, \mathrm{C} 1=30 \mathrm{pF} \end{aligned}$ |  | 8 | 12 | ns |
| tPDLHA | Propagation Delay to a Logical " 1 " from B Port to A Port | $\begin{aligned} & C D=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=0.4 \mathrm{~V}(\text { figure } \mathrm{A}) \\ & \mathrm{R} 1=1 \mathrm{k}, \mathrm{R} 2=5 \mathrm{k}, \mathrm{C} 1=30 \mathrm{pF} \end{aligned}$ |  | 11 | 16 | ns |
| tPLZA | Propagation Delay from a Logical " 0 " to TRI-STATE from CD to A Port | $\begin{aligned} & B 0 \text { to } B 7=2.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=0.4 \mathrm{~V} \text { (figure } \mathrm{C} \text { ) } \\ & \mathrm{S} 3=1, \mathrm{R} 5=1 \mathrm{k}, \mathrm{C} 4=15 \mathrm{pF} \end{aligned}$ |  | 10 | 15 | ns |
| tPHZA | Propagation Delay from a Logical " 1 " to TRI-STATE from CD to A Port | $\begin{aligned} & B 0 \text { to } B 7=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=0.4 \mathrm{~V}(\text { figure } \mathrm{C}) \\ & \mathrm{S} 3=0, R 5=1 \mathrm{k}, \mathrm{C} 4=15 \mathrm{pF} \end{aligned}$ |  | 8 | 15 | ns |
| tPZLA | Propagation Delay from TRI-STATE to a Logical " 0 " from CD to A Port | $\begin{aligned} & B 0 \text { to } B 7=2.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=0.4 \mathrm{~V} \text { (figure } \mathrm{C} \text { ) } \\ & \mathrm{S} 3=1, \mathrm{R} 5=1 \mathrm{k}, \mathrm{C} 4=30 \mathrm{pF} \end{aligned}$ |  | 20 | 30 | ns |
| tPZHA | Propagation Delay from TRI-STATE to a Logical "1" from CD to A Port | $\begin{aligned} & B 0 \text { to } B 7=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=0.4 \mathrm{~V} \text { (figure } \mathrm{C} \text { ) } \\ & \mathrm{S} 3=0, \mathrm{R} 5=5 \mathrm{k}, \mathrm{C}=30 \mathrm{pF} \end{aligned}$ |  | 19 | 30 | ns |
| B Port Data/Mode Specifications |  |  |  |  |  |  |
| tPDHLB | Propagation Delay to a Logical " 0 " from A Port to B Port | $\begin{aligned} & C D=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=2.4 \mathrm{~V}(\text { figure } \mathrm{A}) \\ & \mathrm{R} 1=100 \Omega, \mathrm{R} 2=1 \mathrm{k}, \mathrm{C} 1=300 \mathrm{pF} \\ & \mathrm{R} 1=667 \Omega, \mathrm{R} 2=5 \mathrm{k}, \mathrm{C} 1=45 \mathrm{pF} \end{aligned}$ |  | 12 7 | 18 | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| tPDLHB | Propagation Delay to a Logical "1" from A Port to B Port | $\begin{aligned} & C D=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=2.4 \mathrm{~V}(\text { figure } \mathrm{A}) \\ & \mathrm{R} 1=100 \Omega, \mathrm{R} 2=1 \mathrm{k}, \mathrm{C} 1=300 \mathrm{pF} \\ & \mathrm{R} 1=667 \Omega, \mathrm{R} 2=5 \mathrm{k}, \mathrm{C} 1=45 \mathrm{pF} \end{aligned}$ |  | 15 9 | 20 14 | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| tPLZB | Propagation Delay from a Logical "0" to TRI-STATE from CD to B Port | $\begin{aligned} & \mathrm{A} 0 \text { to } \mathrm{A} 7=2.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=2.4 \mathrm{~V} \text { (figure } \mathrm{C} \text { ) } \\ & \mathrm{S} 3=1, \mathrm{R} 5=1 \mathrm{k}, \mathrm{C} 4=15 \mathrm{pF} \end{aligned}$ |  | 13 | 18 | ns |
| tPHZB | Propagation Delay from a Logical " 1 " to TRI-STATE from CD to B Port | $\begin{aligned} & A 0 \text { to } A 7=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=2.4 \mathrm{~V} \text { (figure } \mathrm{C} \text { ) } \\ & \mathrm{S} 3=0, \mathrm{R} 5=1 \mathrm{k}, \mathrm{C} 4=15 \mathrm{pF} \end{aligned}$ |  | 8 | 15 | ns |
| tPZLB | Propagation Delay from TRI-STATE to a Logical " 0 " from CD to B Port | A 0 to $\mathrm{A} 7=2.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=2.4 \mathrm{~V}$ (figure C ) $\begin{aligned} & S 3=1, R 5=100 \Omega, C 4=300 \mathrm{pF} \\ & S 3=1, R 5=667 \Omega, C 4=45 \mathrm{pF} \end{aligned}$ |  | 25 16 | 35 25 | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| tPZHB | Propagation Delay from TRI-STATE to a Logical " 1 " from CD to B Port | $\begin{aligned} & \mathrm{A} 0 \text { to } \mathrm{A} 7=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=2.4 \mathrm{~V} \text { (figure } \mathrm{C} \text { ) } \\ & \mathrm{S} 3=0, \mathrm{R} 5=1 \mathrm{k}, \mathrm{C} 4=300 \mathrm{pF} \\ & \mathrm{~S} 3=0, \mathrm{R} 5=5 \mathrm{k}, \mathrm{C} 4=45 \mathrm{pF} \end{aligned}$ |  | 22 14 | 35 25 | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |

## AC Electrical Characteristics (cont'd.) $\mathrm{v}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transmit/Receive Mode Specifications |  |  |  |  |  |  |
| tTRL | Propagation Delay from Transmit Mode to Receive a Logical " 0, " $T / \bar{R}$ to A Port | $\begin{aligned} & C D=0.4 \mathrm{~V} \text { (figure } B \text { ) } \\ & S 1=1, R 4=100 \Omega, C 3=5 \mathrm{pF} \\ & S 2=1, R 3=1 \mathrm{k}, \mathrm{C} 2=30 \mathrm{pF} \end{aligned}$ |  | 23 | 35 | ns |
| ${ }^{\text {tTRH }}$ | Propagation Delay from Transmit Mode to Receive a Logical " 1, " $T / \bar{R}$ to A Port | $\begin{aligned} & C D=0.4 \mathrm{~V}(\text { figure } B) \\ & S 1=0, R 4=100 \Omega, C 3=5 \mathrm{pF} \\ & S 2=0, R 3=5 \mathrm{k}, \mathrm{C} 2=30 \mathrm{pF} \end{aligned}$ |  | 22 | 35 | ns |
| tRTL | Propagation Delay from Receive Mode to Transmit a Logical " 0, " $T / \bar{R}$ to B Port | $\begin{aligned} & \mathrm{CD}=0.4 \mathrm{~V}(\text { figure } \mathrm{B}) \\ & \mathrm{S} 1=1, \mathrm{R} 4=100 \Omega, \mathrm{C} 3=300 \mathrm{pF} \\ & \mathrm{~S} 2=1, \mathrm{R} 3=300 \Omega, \mathrm{C} 2=5 \mathrm{pF} \end{aligned}$ |  | 26 | 35 | ns |
| tRTH | Propagation Delay from Receive Mode to Transmit a Logical " 1, " $T / \bar{R}$ to B Port | $\begin{aligned} & C D=0.4 \mathrm{~V}(\text { figure } \mathrm{B}) \\ & \mathrm{S} 1=0, \mathrm{R} 4=1 \mathrm{k}, \mathrm{C}=300 \mathrm{pF} \\ & \mathrm{~S} 2=0, \mathrm{R} 3=300 \Omega, \mathrm{C} 2=5 \mathrm{pF} \end{aligned}$ |  | 27 | 35 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.
Note 2: Unless otherwise specified, min/max limits apply across the supply and temperature range listed in the table of Recommended Operating Conditions. All typical values given are for $V_{C C}=5 \mathrm{~V}$ and $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified.
Note 4: Only one output at a time should be shorted.

## Switching Time Waveforms and AC Test Circuits



NOTE: CI INCLUDES TEST FIXTURE CAPACITANCE

FIGURE A. Propagation Delay from A Port to B Port or from B Port to A Port

Switching Time Waveforms and AC Test Circuits (cont'd.)


NOTE: C2 AND C3 INCLUDE TEST FIXTURE CAPACITANCE.

FIGURE B. Propagation Delay from $T / \bar{R}$ to $A$ Port or B Port


NOTE: C4 INCLUDES TEST FIXTURE CAPACITANCE.
ORT INPUT IS IN A FIXED LOGICAL
CONDITION. SEE AC TABLE.

FIGURE C. Propagation Delay to/from TRI-STATE ${ }^{\circledR}$ from CD to A Port or B Port

## DP7304B/DP8304B 8-Bit TRI-STATE ${ }^{\circledR}$ Bidirectional Transceiver (Non-Inverting)

## Features

- 8 -bit bidirectional data flow reduces system package count
- Bidirectional TRI-STATE inputs/outputs interface with bus oriented systems
- PNP inputs reduce input loading
- Output high voltage interfaces with TTL, MOS, and CMOS
- $48 \mathrm{~mA} / 300 \mathrm{pF}$ bus drive capability
- Pinouts simplify system interconnections
- Transmit/ $\overline{\text { Receive }}$ and chip disable simplify control logic
- Compact 20 -pin dual-in-line package
- Bus port glitch free power up/down


## Logic and Connection Diagrams



## Logic Table

| $'$ | RESULTING CONDITIONS |  |  |
| :---: | :---: | :---: | :---: |
| Chip Disable | Transmit/危eceive | A Port | B Port |
| 0 | 0 | OUT | IN |
| 0 | 1 | IN | OUT |
| 1 | $X$ | TRI-STATE | TRI-STATE |

$x=$ Don't care

Absolute Maximum Ratings (Note 1)

| Supply Voltage | 7 V |
| :--- | ---: |
| Input Voltage | 5.5 V |
| Output Voltage | 5.5 V |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation ${ }^{*}$ at $25^{\circ} \mathrm{C}$ |  |
| $\quad$ Cavity Package | 1667 mW |
| Molded Package | 1832 mW |
| Lead Temperature (soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |

*Derate cavity package $11.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $14.7 \mathrm{~mW} / \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

Recommended Operating Conditions

|  | Min | Max | Units |
| :--- | :--- | :--- | :--- |
| Supply Voltage (VCC) |  |  |  |
| DP7304B | 4.5 | 5.5 | V |
| DP8304B | 4.75 | 5.25 | V |
| Temperature (TA) |  |  |  |
| DP7304B | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |
| DP8304B | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

DC Electrical Characteristics (Notes 2 and 3)

|  | Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A Port (A0-A7) |  |  |  |  |  |  |  |
| $V_{\text {IH }}$ | Logical "1" Input Voltage | $C D=V_{1 L}, T / \bar{R}=2.0 \mathrm{~V}$ |  | 2.0 |  |  | V |
| VIL | Logical "0" Input Voltage | $C D=V_{I L}, T / \bar{R}=2.0 \mathrm{~V}$ | DP8304B |  |  | 0.8 | V |
|  |  |  | DP7304B |  |  | 0.7 | V |
| VOH | Logical " 1 " Output Voltage | $C D=V_{1 L}, T / \bar{R}=V_{\text {IL }}$ | $\mathrm{IOH}^{\prime}=-0.4 \mathrm{~mA}$ | $\mathrm{V}_{\text {CC }}-1.15$ | $V_{\text {CC }}-0.7$ |  | V |
|  |  |  | $\mathrm{IOH}=-3 \mathrm{~mA}$ | 2.7 | 3.95 |  | V |
| VOL | Logical "0' Output Voltage | $C D=T / \bar{R}=V_{\text {IL }}$ | $\mathrm{IOL}=16 \mathrm{~mA} \mathrm{(8304B)}$ |  | 0.35 | 0.5 | V |
|  |  |  | $\mathrm{IOL}=8 \mathrm{~mA}$ (both) |  | 0.3 | 0.4 | V |
| IOS | Output Short Circuit Current | $\begin{aligned} & C D=V_{I L}, T / \bar{R}=V_{I L}, V_{O}=0 V \\ & V_{C C}=\max , \text { Note } 4 \end{aligned}$ |  | -10 | -38 | -75 | mA |
| $\mathrm{I}_{\mathrm{H}}$ | Logical " 1 " Input Current |  |  |  | 0.1 | 80 | $\mu \mathrm{A}$ |
| 11 | Input Current at Maximum Input Voltage | $C D=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\max , \mathrm{V}_{1 \mathrm{H}}=5.25 \mathrm{~V}$ |  |  |  | 1 | mA |
| IIL | Logical "0" Input Current | $C D=V_{\text {IL }}, \mathrm{T} / \overline{\mathrm{R}}=2.0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | $\stackrel{\prime}{-70}$ | -200 | $\mu \mathrm{A}$ |
| VCLAMP | Input Clamp Voltage | $C D=2.0 \mathrm{~V}, \mathrm{I}_{1 \mathrm{~N}}=-12 \mathrm{~mA}$ |  |  | -0.7 | -1.5 | V |
| IOD | Output/Input TRI-STATE Current | $C D=2.0 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -200 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=4.0 \mathrm{~V}$ |  |  | 80 | $\mu \mathrm{A}$ |
| B Port (B0-B7) |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | Logical "1" Input Voltage | $C D=V_{I L}, T / \bar{R}=V_{I L}$ |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logical "0" Input Voltage | $C D=V_{I L}, T / \bar{R}=V_{I L}$ | DP8304B |  |  | 0.8 | V |
|  |  |  | DP7304B |  |  | 0.7 | V |
| VOH | Logical "1" Output Voltage | $C D=V_{I L}, T / \bar{R}=2.0 V$ | $1 \mathrm{OH}=-0.4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}-1.15$ | $\mathrm{V}_{\text {CC }}-0.8$ |  | V |
|  |  |  | $\mathrm{I} \mathrm{OH}=-5 \mathrm{~mA}$ | 2.7 | 3.9 |  | V |
|  |  |  | $\mathrm{IOH}=-10 \mathrm{~mA}$ | 2.4 | 3.6 |  | V |
| VOL | Logical "0" Output Voltage | $\mathrm{CD}=\mathrm{V}_{\mathrm{IL}}, \mathrm{T} / \overline{\mathrm{R}}=2.0 \mathrm{~V}$ | $\mathrm{IOL}=20 \mathrm{~mA}$ |  | 0.3 | 0.4 | V |
|  |  |  | $\mathrm{IOL}=48 \mathrm{~mA}$ |  | 0.4 | 0.5 | V |
| IOS | Output Short Circuit Current | $\begin{aligned} & \mathrm{CD}=\mathrm{V}_{\mathrm{IL}}, \mathrm{~T} / \overline{\mathrm{R}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}=\max , \text { Note } 4 \end{aligned}$ |  | -25 | -50 | -150 | mA |
| $\mathrm{IIH}^{\text {H }}$ | Logical "1" Input Current | $C D=V_{I L}, T / \bar{R}=V_{I L}, V_{\text {IH }}=2.7 \mathrm{~V}$ |  |  | 0.1 | 80 | $\mu \mathrm{A}$ |
| 11 | Input Current at Maximum Input Voltage | $C D=2.0 \mathrm{~V}, \mathrm{~V}_{C C}=\max , \mathrm{V}_{1 H}=5.25 \mathrm{~V}$ |  |  |  | 1 | mA |
| IIL | Logical "0" Input Current | $C D=V_{\text {IL }}, T / \bar{R}=V_{\text {IL }}, V_{\text {IN }}=0.4 V$ |  |  | -70 | -200 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {CLAMP }}$ Input Clamp Voltage |  | $C D=2.0 \mathrm{~V}, \mathrm{I}^{\mathrm{N}}=-12 \mathrm{~mA}$ |  |  | -0.7 | -1.5 | V |
| IOD | Output/Input TRI-STATE Current | $C D=2.0 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -200 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=4.0 \mathrm{~V}$ | , |  | +200 | $\mu \mathrm{A}$ |

# DC Electrical Characteristics (cont'd.) (Notes 2 and 3 ) 

| Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Control Inputs CD, T/ $\overline{\mathrm{R}}$ |  |  |  |  |  |  |
| VIH Logical "1" Input Voltage |  |  | 2.0 |  |  | V |
| VIL ' Logical "0" Input Voltage |  | DP8304B |  |  | 0.8 | V |
|  |  | DP7304B |  |  | 0.7 | V |
| IIH Logical "1" Input Current | $\mathrm{V}_{\text {IH }}=2.7 \mathrm{~V}$ |  |  | 0.5 | 20 | $\mu \mathrm{A}$ |
| II Maximum Input Current | $\mathrm{V}_{\text {CC }}=$ max, $\mathrm{V}_{\text {IH }}=5.25 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| IIL Logical "0" Input Current | $V_{\text {IL }}=0.4 \mathrm{~V}$ | T/ $\bar{R}$ |  | -0.1 | -0.25 | mA |
|  |  | CD |  | -0.25 | -0.5 | mA |
| $V_{\text {CLAMP }}$ Input Clamp Voltage | IIN $=-12 \mathrm{~mA}$ |  |  | -0.8 | -1.5 | V |
| Power Supply Current |  |  |  |  |  |  |
| ICC Power Supply Current | $C D=2.0 \mathrm{~V}, \mathrm{~V}_{1 N}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\max$ |  |  | 70 | 100 | mA |
|  | $\mathrm{CD}=\mathrm{V}_{\text {INA }}=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=2 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=\max$ |  |  | 90 | 140 | mA |

## AC Electrical Characteristics $\mathrm{v}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A Port Data/Mode Specifications |  |  |  |  |  |  |
| tpDHLA | Propagation Delay to a Logical " 0 " from B Port to A Port | $\begin{aligned} & C D=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=0.4 \mathrm{~V}(\text { figure } \mathrm{A}), \\ & R 1=1 \mathrm{k}, \mathrm{R} 2=5 \mathrm{k}, \mathrm{C} 1=30 \mathrm{pF} \end{aligned}$ |  | 14 | 18 | ns |
| tPDLHA | Propagation Delay to a Logical " 1 " from B Port to A Port | $\begin{aligned} & C D=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=0.4 \mathrm{~V}(\text { figure } \mathrm{A}) \\ & \mathrm{R} 1=1 \mathrm{k}, \mathrm{R} 2=5 \mathrm{k}, \mathrm{C} 1=30 \mathrm{pF} \end{aligned}$ |  | 13 | 18 | ns |
| tPLZA | Propagation Delay from a Logical " 0 " to TRI-STATE from CD to A Port | $\begin{aligned} & B 0 \text { to } B 7=0.4 \mathrm{~V}, T / \bar{R}=0.4 \mathrm{~V} \text { (figure } C \text { ) } \\ & S 3=1, R 5=1 \mathrm{k}, \mathrm{C} 4=15 \mathrm{pF} \end{aligned}$ |  | 11 | 15 | ns |
| tPHZA | Propagation Delay from a Logical " 1 " to TRI-STATE from CD to A Port | $\begin{aligned} & \mathrm{BO} \text { to } \mathrm{B} 7=2.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=0.4 \mathrm{~V} \text { (figure } \mathrm{C} \text { ) } \\ & \mathrm{S} 3=0, \mathrm{R} 5=1 \mathrm{k}, \mathrm{C} 4=15 \mathrm{pF} \end{aligned}$ |  | 8 | 15 | ns |
| tPZLA | Propagation Delay from TRI-STATE to a Logical " 0 " from CD to A Port | $\begin{aligned} & \mathrm{B} 0 \text { to } \mathrm{B} 7=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=0.4 \mathrm{~V} \text { (figure } \mathrm{C} \text { ) } \\ & \mathrm{S} 3=1, \mathrm{R} 5=1 \mathrm{k}, \mathrm{C} 4=30 \mathrm{pF} \end{aligned}$ |  | 27 | 35 | ns |
| tPZHA | Propagation Delay from TRI-STATE to a Logical "1" from CD to A Port | $\begin{aligned} & \mathrm{B} 0 \text { to } \mathrm{B} 7=2.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=0.4 \mathrm{~V} \text { (figure } \mathrm{C} \text { ) } \\ & \mathrm{S} 3=0, \mathrm{R} 5=5 \mathrm{k}, \mathrm{C}=30 \mathrm{pF} \end{aligned}$ | , | 19 | 25 | ns |
| B Port Data/Mode Specifications |  |  |  |  |  |  |
| tPDHLB | Propagation Delay to a Logical "0" from A Port to B Port | $\begin{aligned} & C D=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=2.4 \mathrm{~V}(\text { figure } \mathrm{A}) \\ & \mathrm{R} 1=100 \Omega, \mathrm{R} 2=1 \mathrm{k}, \mathrm{C} 1=300 \mathrm{pF} \\ & \mathrm{R} 1=667 \Omega, \mathrm{R} 2=5 \mathrm{k}, \mathrm{C} 1=45 \mathrm{pF} \end{aligned}$ |  | 18 11 | $\begin{aligned} & 23 \\ & 18 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| tPDLHB | Propagation Delay to a Logical " 1 " from A Port to B Port | $\begin{aligned} & C D=0.4 \cdot V, T / \bar{R}=2.4 V(\text { figure } A) \\ & R 1=100 \Omega, R 2=1 \mathrm{k}, \mathrm{C} 1=300 \mathrm{pF} \\ & R 1=667 \Omega, R 2=5 \mathrm{k}, \mathrm{C} 1=45 \mathrm{pF} \end{aligned}$ |  | 16 | 23 | ns |
| tPLZB | Propagation Delay from a Logical " 0 " to TRI-STATE from CD to B Port | $\begin{aligned} & \mathrm{A} 0 \text { to } \mathrm{A} 7=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=2.4 \mathrm{~V} \text { (figure } \mathrm{C} \text { ) } \\ & \mathrm{S} 3=1, \mathrm{R} 5=1 \mathrm{k}, \mathrm{C} 4=15 \mathrm{pF} \end{aligned}$ |  | 13 | 18 | ns |
| tPHZB | Propagation Delay from a Logical " 1 " to TRI-STATE from CD to B Port | $\begin{aligned} & \mathrm{A} 0 \text { to } \mathrm{A} 7=2.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=2.4 \mathrm{~V} \text { (figure } \mathrm{C} \text { ) } \\ & \mathrm{S} 3=0, \mathrm{R} 5=1 \mathrm{k}, \mathrm{C} 4=15 \mathrm{pF} \end{aligned}$ |  | 8 | 15 | ns |
| tPZLB | Propagation Delay from TRI-STATE to a Logical " 0 " from CD to B Port | $\begin{aligned} & \mathrm{A} 0 \text { to } \mathrm{A} 7=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=2.4 \mathrm{~V} \text { (figure } \mathrm{C} \text { ) } \\ & \mathrm{S} 3=1, \mathrm{R} 5=100 \Omega, \mathrm{C} 4=300 \mathrm{pF} \\ & \mathrm{~S} 3=1, \mathrm{R} 5=667 \Omega, \mathrm{C} 4=45 \mathrm{pF} \end{aligned}$ |  | 32 16 | 40 22 | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| tpZHB | Propagation Delay from TRI-STATE to a Logical " 1 " from CD to B Port | $\begin{aligned} & \mathrm{A} 0 \text { to } \mathrm{A} 7=2.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=2.4 \mathrm{~V}(\text { figure } \mathrm{C}) \\ & \mathrm{S} 3=0, \mathrm{R} 5=1 \mathrm{k}, \mathrm{C} 4=300 \mathrm{pF} \\ & \mathrm{~S} 3=0, \mathrm{R} 5=5 \mathrm{k}, \mathrm{C} 4=45 \mathrm{pF} \end{aligned}$ |  | 26 | 35 22 | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |

## AC Electrical Characteristics (cont'd.) $\mathrm{v}_{\mathrm{CC}}=5 \mathrm{v}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transmit/Receive Mode Specifications |  |  |  |  |  |  |
| ${ }^{\text {t }}$ RRL | Propagation Delay from Transmit Mode to Receive a Logical " 0, " $T / \bar{R}$ to A Port | $\begin{aligned} & C D=0.4 \mathrm{~V} \text { (figure } \mathrm{B}) \\ & \mathrm{S} 1=0, \mathrm{R} 4=100 \Omega, \mathrm{C}=5 \mathrm{pF} \\ & \mathrm{~S} 2=1, \mathrm{R} 3=1 \mathrm{k}, \mathrm{C} 2=30 \mathrm{pF} \end{aligned}$ |  | 30 | 40 | ns |
| ${ }^{\text {t }}$ R H | Propagation Delay from Transmit Mode to Receive a Logical "1," $T / \bar{R}$ to A Port | $\begin{aligned} & C D=0.4 \mathrm{~V}(\text { figure } B) \\ & S 1=1, R 4=100 \Omega, C 3=5 \mathrm{pF} \\ & S 2=0, R 3=5 k, C 2=30 \mathrm{pF} \end{aligned}$ |  | 28 | 40 | ns |
| ${ }^{\text {tRTL }}$ | Propagation Delay from Receive Mode to Transmit a Logical "0," T/ $\bar{R}$ to B Port | $\begin{aligned} & C D=0.4 \mathrm{~V}(\text { figure } B) \\ & \mathrm{S} 1=1, \mathrm{R} 4=100 \Omega, \mathrm{C} 3=300 \mathrm{pF} \\ & \mathrm{~S} 2=0, \mathrm{R} 3=300 \Omega, \mathrm{C} 2=5 \mathrm{pF} \end{aligned}$ |  | 31 | 40 | ns |
| tRTH | Propagation Delay from Receive Mode to Transmit a Logical "1," $T / \bar{R}$ to B Port | $\begin{aligned} & C D=0.4 \mathrm{~V}(\text { figure } B) \\ & S 1=0, R 4=1 \mathrm{k}, \mathrm{C} 3=300 \mathrm{pF} \\ & \mathrm{~S} 2=1, R 3=300 \Omega, C 2=5 \mathrm{pF} \end{aligned}$ |  | 28 | 40 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.
Note 2: Unless otherwise specified, min/max limits apply across the supply and temperature range listed in the table of Recommended Operating Conditions. All typical values given are for $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified.

Note 4: Only one output at a time should be shorted.

## Switching Time Waveforms and AC Test Circuits



NOTE: C1 INCLUDES TEST FIXTURE CAPACITANCE.

FIGURE A. Propagation Delay from A Port to B Port or from B Port to A Port

Switching Time Waveforms and AC Test Circuits (cont'd.)


NOTE: C2 AND C3 INCLUDE TEST FIXTURE
CAPACITANCE.

FIGURE B. Propagation Delay from $T / \bar{R}$ to A Port or B Port


NOTE: CA INCLUDES TEST FIXTURE CAPACITANCE. PORT INPUT IS IN A FIXED LOGICAL CONDITION. SEE AC TABLE.

FIGURE C. Propagation Delay to/from TRI-STATE ${ }^{\circledR}$ from CD to A Port or B Port

## DP7307/DP8307 8-Bit TRI-STATE ${ }^{\circledR}$ Bidirectional Transceiver (Inverting)

## Features

- 8-bit bidirectional data flow reduces system package count
- Bidirectional TRI-STATE inputs/outputs interface with bus oriented systems
- PNP inputs reduce input loading
- Output high voltage interfaces with TTL, MOS, and CMOS
- $48 \mathrm{~mA} / 300 \mathrm{pF}$ bus drive capability
- Pinouts simplify system interconnections
- Independent $\bar{T}$ and $\bar{R}$ controls for versatility
- Compact 20 -pin dual-in-line package
- Bus port glitch free power up/down


## Logic and Connection Diagrams



Dual-In-Line Package


Order Number DP7307J, DP8307J
or DP8307N
See NS Package J20A or N20A

## Logic Table

| CONTROL INPUTS |  | RESULTING CONDITIONS |  |
| :---: | :---: | :---: | :---: |
| $\overline{\text { Transmit }}$ | $\overline{\text { Receive }}$ | A Port | B Port |
| 1 | 0 | OUT | IN |
| 0 | 1 | IN | OUT |
| 1 | 1 | TRI-STATE | TRI-STATE |
| 0 | 0 | Both Active |  |

[^17]Absolute Maximum Ratings (Note 1)
Recommended Operating Conditions

| Supply Voltage | 7 V |
| :---: | :---: |
| Input Voltage | 5.5 V |
| Output Voltage | 5.5 V |
| Storage Temperature -65 | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  |
| Cavity Package | 1667 mW |
| Molded Package | 1832 mW |
| Lead Temperature (soldering, 10 seconds) | ds) $300^{\circ} \mathrm{C}$ |
| Derate cavity package $11.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$ | $5^{\circ} \mathrm{C}$; derate molde |

*Derate cavity package $11.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $14.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

## DC Electrical Characteristics

(Notes 2 and 3)

|  | Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A Port (A0-A7) |  |  |  |  |  |  |  |
| $V_{\text {IH }}$ | Logical "1" Input Voltage | $\bar{T}=V_{\text {IL }}, \bar{R}=2.0 \mathrm{~V}$ |  | 2.0 |  |  | V |
| $V_{\text {IL }}$ | Logical "0" Input Voltage | $\bar{T}=V_{\text {IL }}, \overline{\mathrm{R}}=2.0 \mathrm{~V}$ | DP8307 |  |  | 0.8 | V |
|  |  |  | DP7307 |  |  | 0.7 | V |
| VOH | Logical "1" Output Voltage | $\overline{\mathrm{T}}=2.0 \mathrm{~V}, \overline{\mathrm{R}}=\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{I}^{\mathrm{OH}}=-0.4 \mathrm{~mA}$ | $\mathrm{V}_{\text {cc- }} 1.15$ | $\mathrm{V}_{\text {cc-0.0. }}$ |  | V |
|  |  |  | $1 \mathrm{OH}=-3 \mathrm{~mA}$ | 2.7 | 3.95 |  | V |
| VOL | Logical "0" Output Voltage | $\begin{aligned} & \bar{T}=2.0 \mathrm{~V}, \\ & \overline{\mathrm{R}}=\mathrm{V}_{I \mathrm{~L}} \end{aligned}$ | $\mathrm{I}^{\prime} \mathrm{LL}=16 \mathrm{~mA}$ (8307) |  | 0.35 | 0.5 | V |
|  |  |  | $\mathrm{IOL}=8 \mathrm{~mA}$ (both) |  | 0.3 | 0.4 | V |
| Ios | Output Short Circuit Current | $\begin{aligned} & \bar{T}=2.0 \mathrm{~V}, \overline{\mathrm{R}}=\mathrm{V}_{\text {IL }}, \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}=\max , \text { Note } 4 \end{aligned}$ |  | -10 | -38 | -75 | mA |
| 1 H | Logical "1" Input Current | $\bar{T}=V_{1 L}, \bar{R}=2.0 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{H}}=2.7 \mathrm{~V}$ |  |  | 0.1 | 80 | $\mu \mathrm{A}$ |
| 11 | Input Current at Maximum Input Voltage | $\overline{\mathrm{R}}=\overline{\mathrm{T}}=2.0 \mathrm{~V}, \mathrm{~V}_{C C}=\max , \mathrm{V}_{1 H}=5.25 \mathrm{~V}$ |  |  |  | 1 | mA |
| IIL | Logical "0' Input Current | $\bar{T}=V_{I L}, \bar{R}=2.0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -70 | -200 | $\mu \mathrm{A}$ |
| $V_{\text {CLAMP }}$ | Input Clamp Voltage | $\overline{\mathrm{T}}=\overline{\mathrm{R}}=2.0 \mathrm{~V}, \mathrm{I} / \mathrm{N}=-12 \mathrm{~mA}$ |  |  | -0.7 | -1.5 | V |
| IOD | Output/Input TRI-STATE Current | $\overline{\mathrm{T}}=\overline{\mathrm{R}}=2.0 \mathrm{~V}$ | $V_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -200 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=4.0 \mathrm{~V}$ |  |  | 80 | $\mu \mathrm{A}$ |
| B Port (B0-B7) |  |  |  |  |  |  |  |
| $V_{\text {IH }}$ | Logical "1" Input Voltage | $\overline{\mathrm{T}}=2.0 \mathrm{~V}, \overline{\mathrm{R}}=\mathrm{V}_{\mathrm{IL}}$ |  | 2.0 |  |  | V |
| $V_{\text {IL }}$ | Logical "0" Input Voltage | $\overline{\mathrm{T}}=2.0 \mathrm{~V}, \overline{\mathrm{R}}=\mathrm{V}_{1 \mathrm{~L}}$ | DP8307 |  |  | 0.8 | V |
|  |  |  | DP7307 |  |  | 0.7 | V |
| VOH | Logical "1" Output Voltage | $\bar{T}=V_{1 L}, \bar{R}=2.0 \mathrm{~V}$ | $1 \mathrm{OH}=-0.4 \mathrm{~mA}$ | $\mathrm{V}_{\text {cc- }} 1.15$ | $\mathrm{V}_{\mathrm{CC}}-0.8$ |  | V |
|  |  |  | $1 \mathrm{OH}=-5 \mathrm{~mA}$ | 2.7 | 3.9 |  | V |
|  |  |  | $1 \mathrm{OH}=-10 \mathrm{~mA}$ | 2.4 | 3.6 |  | V |
| VOL | Logical "0" Output Voltage | $\overline{\mathrm{T}}=\mathrm{V}_{\text {IL }}, \overline{\mathrm{R}}=2.0 \mathrm{~V}$ | $1 \mathrm{OL}=20 \mathrm{~mA}$ |  | 0.3 | 0.4 | V |
|  |  |  | $1 \mathrm{OL}=48 \mathrm{~mA}$ |  | 0.4 | 0.5 | V |
| IOS | Output Short Circuit Current | $\begin{aligned} & \bar{T}=V_{I L}, \bar{R}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}=\max , \text { Note } 4 \end{aligned}$ |  | -25 | -50 | -150 | mA |
| 1 H | Logical "1" Input Current | $\bar{T}=2.0 \mathrm{~V}, \overline{\mathrm{R}}=\mathrm{V}_{\text {IL }}, \mathrm{V}_{1 H}=2.7 \mathrm{~V}$ |  |  | 0.1 | 80 | $\mu \mathrm{A}$ |
| 11 | Input Current at Maximum Input Voltage | $\overline{\mathrm{T}}=\overline{\mathrm{R}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\max , \mathrm{V}_{\mathrm{IH}}=5.25 \mathrm{~V}$ |  |  |  | 1 | mA |
| 1 IL | Logical "0" Input Current | $\overline{\mathrm{T}}=2.0 \mathrm{~V}, \overline{\mathrm{R}}=\mathrm{V}_{\text {IL }}, \mathrm{V}_{\text {IL }}=0.4 \mathrm{~V}$ |  |  | -70 | -200 | $\mu \mathrm{A}$ |
| VCLAMP Input Clamp Voltage |  | $\overline{\mathrm{T}}=\overline{\mathrm{R}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{IN}}=-12 \mathrm{~mA}$ |  |  | -0.7 | -1.5 | V |
| IOD | Output/Input <br> TRI-STATE Current | $\overline{\mathrm{T}}=\overline{\mathrm{R}}=2.0 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -200 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=4.0 \mathrm{~V}$ |  |  | +200 | $\mu \mathrm{A}$ |


| Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Control Inputs $\overline{\mathrm{T}}, \overline{\mathrm{R}}$ |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ Logical "1" Input Voltage |  |  | 2.0 |  |  | V |
| togical "0" Input Voltage |  | DP8307 |  |  | 0.8 | V |
|  |  | DP7307 |  |  | 0.7 | V |
| I/H Logical "1" Input Current | $\mathrm{V}_{\text {IH }}=2.7 \mathrm{~V}$ |  |  | 0.5 | 20 | $\mu \mathrm{A}$ |
| II Maximum Input Current | $\mathrm{V}_{\text {CC }}=\max , \mathrm{V}_{\text {IH }}=5.25 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| Logical "0" Input Current | $\mathrm{V}_{\text {IL }}=0.4 \mathrm{~V}$ | $\overline{\mathrm{R}}$ |  | -0.1 | -0.25 | mA |
|  |  | $\overline{\mathrm{T}}$ |  | -0.25 | -0.5 | mA |
| VCLAMP Input Clamp Voltage | $1 \mathrm{~N}=-12 \mathrm{~mA}$ |  |  | -0.8 | -1.5 | V |
| Power Supply Current |  |  |  |  |  |  |
| Power Supply Current | $\overline{\mathrm{T}}=\overline{\mathrm{R}}=2.0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=2.0 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=\max$ |  | . | 70 | 100 | mA |
|  | $\overline{\mathrm{T}}=0.4 \mathrm{~V}, \mathrm{~V}_{\text {INA }}=\overline{\mathrm{R}}=2 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=\max$ |  |  | 100 | 150 | mA |

## AC Electrical Characteristics $\mathrm{v}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A Port Data/Mode Specifications |  |  |  |  |  |
| tPDHLA Propagation Delay to a Logical " 0 " from B Port to A Port | $\begin{aligned} & \overline{\mathrm{T}}=2.4 \mathrm{~V}, \overline{\mathrm{R}}=0.4 \mathrm{~V}(\text { figure } \mathrm{A}) \\ & \mathrm{R} 1=1 \mathrm{k}, \mathrm{R} 2=5 \mathrm{k}, \mathrm{C} 1=30 \mathrm{pF} \end{aligned}$ |  | 8 | 12 | ns |
| tPDLHA Propagation Delay to a Logical "1" from B Port to A Port | $\begin{aligned} & \overline{\mathrm{T}}=2.4 \mathrm{~V}, \overline{\mathrm{R}}=0.4 \mathrm{~V}(\text { figure } \mathrm{A}) \\ & \mathrm{R} 1=1 \mathrm{k}, \mathrm{R} 2=5 \mathrm{k}, \mathrm{C} 1=30 \mathrm{pF} \end{aligned}$ |  | 11 | 16 | ns |
| tPLZA Propagation Delay from a Logical " 0 " to TRI-STATE from $\overline{\mathrm{R}}$ to A Port | $\begin{aligned} & \mathrm{BO} \text { to } \mathrm{B} 7=2.4 \mathrm{~V}, \overline{\mathrm{~T}}=2.4 \mathrm{~V} \text { (figure } \mathrm{B}) \\ & \mathrm{S} 3=1, \mathrm{R} 5=1 \mathrm{k}, \mathrm{C} 4=15 \mathrm{pF} \end{aligned}$ |  | 10 | 15 | ns |
| tPHZA Propagation Delay from a Logical " 1 " to TRI-STATE from $\overline{\mathrm{R}}$ to A Port | $\begin{aligned} & B 0 \text { to } B 7=0.4 \mathrm{~V}, \overline{\mathrm{~T}}=2.4 \mathrm{~V} \text { (figure } B \text { ) } \\ & S 3=0, R 5=1 \mathrm{k}, \mathrm{C} 4=15 \mathrm{pF} \end{aligned}$ |  | 8 | 15 | ns |
| tpZLA Propagation Delay from TRI-STATE to a Logical " 0 " from $\overline{\mathrm{R}}$ to A Port | $\begin{aligned} & \mathrm{BO} \text { to } \mathrm{B7}=2.4 \mathrm{~V}, \overline{\mathrm{~T}}=2.4 \mathrm{~V} \text { (figure } \mathrm{B} \text { ) } \\ & \mathrm{S} 3=1, \mathrm{R} 5=1 \mathrm{k}, \mathrm{C} 4=30 \mathrm{pF} \end{aligned}$ |  | 25 | 35 | ns |
| tPZHA Propagation Delay from TRI-STATE to a Logical " 1 " from $\overline{\mathrm{R}}$ to A Port | $\begin{aligned} & \mathrm{BO} \text { to } \mathrm{B} 7=0.4 \mathrm{~V}, \overline{\mathrm{~T}}=2.4 \mathrm{~V} \text { (figure } \mathrm{B}) \\ & \mathrm{S} 3=0, \mathrm{R} 5=5 \mathrm{k}, \mathrm{C} 4=30 \mathrm{pF} \end{aligned}$ |  | 24 | 35 | ns |
| B Port Data/Mode Specifications |  |  |  |  |  |
| tPDHLB Propagation Delay to a Logical " 0 " from A Port to B Port | $\begin{aligned} & \overline{\mathrm{T}}=0.4 \mathrm{~V}, \overline{\mathrm{R}}=2.4 \mathrm{~V}(\text { figure } \mathrm{A}) \\ & \mathrm{R} 1=100 \Omega, \mathrm{R} 2=1 \mathrm{k}, \mathrm{C} 1=300 \mathrm{pF} \\ & \mathrm{R} 1=667 \Omega, \mathrm{R} 2=5 \mathrm{k}, \mathrm{C} 1=45 \mathrm{pF} \end{aligned}$ |  | 12 8 | 18 | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| tPDLHB Propagation Delay to a Logical " 1 " from A Port to B Port | $\begin{aligned} & \bar{T}=0.4 \mathrm{~V}, \overline{\mathrm{R}}=2.4 \mathrm{~V}(\text { figure } \mathrm{A}) \\ & \mathrm{R} 1=100 \Omega, \mathrm{R} 2=1 \mathrm{k}, \mathrm{C} 1=300 \mathrm{pF} \\ & \mathrm{R} 1=667 \Omega, \mathrm{R} 2=5 \mathrm{k}, \mathrm{C} 1=45 \mathrm{pF} \end{aligned}$ |  | 15 9 | 23 | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| tPLZB Propagation Delay from a Logical " 0 " to TRI-STATE from $\bar{T}$ to $B$ Port | $\begin{aligned} & A 0 \text { to } A 7=2.4 \mathrm{~V}, \overline{\mathrm{R}}=2.4 \mathrm{~V} \text { (figure } B \text { ) } \\ & S 3=1, R 5=1 \mathrm{k}, \mathrm{C} 4=15 \mathrm{pF} \end{aligned}$ |  | 13 | 18 | ns |
| tPHZB Propagation Delay from a Logical " 1 " to TRI-STATE from $\overline{\mathrm{T}}$ to B Port | A 0 to $\mathrm{A} 7=0.4 \mathrm{~V}, \overline{\mathrm{R}}=2.4 \mathrm{~V}$ (figure B ) $S 3=0, R 5=1 \mathrm{k}, \mathrm{C} 4=15 \mathrm{pF}$ |  | 8 | 15 | ns |
| tPZLB Propagation Delay from TRI-STATE to a Logical " 0 " from $\bar{T}$ to B Port | $\begin{aligned} & \mathrm{A} 0 \text { to } \mathrm{A} 7=2.4 \mathrm{~V}, \overline{\mathrm{R}}=2.4 \mathrm{~V} \text { (figure } \mathrm{B} \text { ) } \\ & \mathrm{S} 3=1, \mathrm{R} 5=100 \Omega, \mathrm{C} 4=300 \mathrm{pF} \\ & \mathrm{~S} 3=1, \mathrm{R} 5=667 \Omega, \mathrm{C} 4=45 \mathrm{pF} \end{aligned}$ |  | 32 18 | 40 25 | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| tPZHB Propagation Delay from TRI-STATE to a Logical " 1 " from $\bar{T}$ to B Port | $\begin{aligned} & \mathrm{A} 0 \text { to } \mathrm{A} 7=0.4 \mathrm{~V}, \overline{\mathrm{R}}=2.4 \mathrm{~V} \text { (figure } \mathrm{B}) \\ & \mathrm{S} 3=0, \mathrm{R} 5=1 \mathrm{k}, \mathrm{C} 4=300 \mathrm{pF} \\ & \mathrm{~S} 3=0, \mathrm{R} 5=5 \mathrm{k}, \mathrm{C} 4=45 \mathrm{pF} \end{aligned}$ |  | 25 16 | 35 25 | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.
Note 2: Unless otherwise specified, $\min /$ max limits apply across the supply and temperature range listed in the table of Recommended Operating Conditions. All typical values given are for $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified.

Note 4: Only one output at a time should be shorted.

## Switching Time Waveforms and AC Test Circuits



NOTE: CI INCLUDES TEST FIXTURE CAPACITANCE.

FIGURE A. Propagation Delay from $A$ port to $B$ port or from $B$ port to $A$ port


NOTE: C4 INCLUDES TEST FIXTURE CAPACITANCE.
PORTINPUT IS INA FIXED LOGICAL
CONDITION. SEE AC TABLE.

Figure B. Propagation Delay to/from TRI-STATE from $\overline{\mathbf{R}}$ to A Port and $\overline{\mathbf{T}}$ to B Port

## Bus Transceivers

## DP7308/DP8308 8-Bit TRI-STATE ${ }^{\circledR}$ Bidirectional Transceiver (Non-Inverting)

## Features

- 8 -bit bidirectional data flow reduces system package count
- Bidirectional TRI-STATE inputs/outputs interface with bus oriented systems
- PNP inputs reduce input loading
- Output high voltage interfaces with TTL, MOS, and CMOS
- $48 \mathrm{~mA} / 300 \mathrm{pF}$ bus drive capability


## Logic and Connection Diagrams



Dual-In-Line Package


Order Number DP7308J, DP8308J or DP8308N
See NS Package J20A or N20A

## Logic Table

| CONTROL INPUTS |  | RESULTING CONDITIONS |  |
| :---: | :---: | :---: | :---: |
| $\overline{\text { Transmit }}$ | $\overline{\text { Receive }}$ | A Port | B Port |
| 1 | 0 | OUT | IN |
| 0 | 1 | IN | OUT |
| 1 | 1 | TRI-STATE | TRI-STATE |
| 0 | 0 | Both Active |  |

[^18]Absolute Maximum Ratings (Note 1)

| Supply Voltage | 7 V |
| :--- | ---: |
| Input Voltage | 5.5 V |
| Output Voltage | 5.5 V |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation ${ }^{*}$ at $25^{\circ} \mathrm{C}$ |  |
| Cavity Package |  |
| Molded Package | 1667 mW |
| Lead Temperature (soldering, 10 seconds) | 1832 mW |
| Lea | $300^{\circ} \mathrm{C}$ |

*Derate cavity package $11.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $14.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

Recommended Operating Conditions

|  | Min | Max | Units |
| :--- | :--- | :--- | :--- |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ )    <br> DP7308 4.5 5.5 V <br> DP8308 4.75 5.25 V <br> Temperature (TA)    <br> DP7308 -55 125 ${ }^{\circ} \mathrm{C}$ <br> DP8308 0 70 ${ }^{\circ} \mathrm{C}$. |  |  |  |

## DC Electrical Characteristics

(Notes 2 and 3)

|  | Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A Port (A0-A7) |  |  |  |  |  |  |  |
| $\mathrm{V}_{1} \mathrm{H}$ | Logical "1" Input Voltage | $\overline{\mathrm{T}}=\mathrm{V}_{\text {IL }}, \overline{\mathrm{R}}=2.0 \mathrm{~V}$ |  | 2.0 |  |  | V |
| VIL | Logical "0" Input Voltage | $\bar{T}=V_{1 L}, \bar{R}=2.0 \mathrm{~V}$ | DP8308 |  |  | 0.8 | V |
|  |  |  | DP7308 |  |  | 0.7 | V |
| VOH | Logical "1" Output Voltage | $\overline{\mathrm{T}}=2.0 \mathrm{~V}, \overline{\mathrm{R}}=\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{I}^{\mathrm{OH}}=-0.4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}-1.15$ | $V_{\text {CC }}-0.7$ |  | V |
|  |  |  | $\mathrm{IOH}^{2}=-3 \mathrm{~mA}$ | 2.7 | 3.95 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical "0" Output Voltage | $\begin{aligned} & \bar{T}=2.0 \mathrm{~V}, \\ & \overline{\mathrm{R}}=\mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I} \mathrm{OL}=16 \mathrm{~mA}$ (8308) |  | 0.35 | 0.5 | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ (both) |  | 0.3 | 0.4 | V |
| IOS | Output Short Circuit Current | $\begin{aligned} & \bar{T}=2.0 \mathrm{~V}, \overline{\mathrm{R}}=\mathrm{V}_{I L}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}, \\ & V_{\mathrm{CC}}=\max , \text { Note } 4 \end{aligned}$ |  | -10 | -38 | -75 | mA |
| $\mathrm{I}_{1}$ | Logical "1" Input Current | $\overline{\mathrm{T}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{R}}=2.0 \mathrm{~V}, \mathrm{~V}_{\text {IH }}=2.7 \mathrm{~V}$ |  |  | 0.1 | 80 | $\mu \mathrm{A}$ |
| 11 | Input Current at Maximum Input Voltage | $\overline{\mathrm{R}}=\overline{\mathrm{T}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\max , \mathrm{V}_{1 H}=5.25 \mathrm{~V}$ |  |  |  | 1 | mA |
| IIL | Logical "0' Input Current | $\overline{\mathrm{T}}=\mathrm{V}_{\text {IL }}, \overline{\mathrm{R}}=2.0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -70 | -200 | $\mu \mathrm{A}$ |
| $V_{\text {CLAMP }}$ | Input Clamp Voitage | $\overline{\mathrm{T}}=\overline{\mathrm{R}}=2.0 \mathrm{~V}, 1 \mathrm{IN}=-12 \mathrm{~mA}$ |  |  | -0.7 | -1.5 | V |
| IOD | Output/Input TRI-STATE Current | $\overline{\mathrm{T}}=\overline{\mathrm{R}}=2.0 \mathrm{~V}$ | $V_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -200 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=4.0 \mathrm{~V}$ |  |  | 80 | $\mu \mathrm{A}$ |
| B Port (B0-B7) |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | Logical "1" Input Voltage | $\overline{\mathrm{T}}=2.0 \mathrm{~V}, \overline{\mathrm{R}}=\mathrm{V}_{\text {IL }}$ |  | 2.0 |  |  | V |
| $V_{\text {IL }}$ | Logical "0" Input Voltage | $\overline{\mathrm{T}}=2.0 \mathrm{~V}, \overline{\mathrm{R}}=\mathrm{V}_{\text {IL }}$ | DP8308 |  |  | 0.8 | V |
|  |  |  | DP7308 |  |  | 0.7 | V |
| VOH | Logical " 1 " Output Voltage | $\bar{T}=V_{I L}, \bar{R}=2.0 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}-1.15$ | $\mathrm{V}_{\mathrm{CC}}-0.8$ |  | V |
|  |  |  | $\mathrm{I}^{\mathrm{OH}}=-5 \mathrm{~mA}$ | 2.7 | 3.9 |  | V |
|  |  |  | $1 \mathrm{OH}=-10 \mathrm{~mA}$ | 2.4 | 3.6 |  | V |
| VOL | Logical "0" Output Voltage | $\overline{\mathrm{T}}=\mathrm{V}_{\text {IL }}, \overline{\mathrm{R}}=2.0 \mathrm{~V}$ | $1 \mathrm{OL}=20 \mathrm{~mA}$ |  | 0.3 | 0.4 | V |
|  |  |  | $1 \mathrm{OL}=48 \mathrm{~mA}$ |  | 0.4 | 0.5 | V |
| Ios | Output Short Circuit Current | $\begin{aligned} & \overline{\mathrm{T}}=\mathrm{V}_{\text {IL }}, \overline{\mathrm{R}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}=\max , \text { Note } 4 \end{aligned}$ |  | -25 | -50 | -150 | mA |
| 1 IH | Logical "1" Input Current | $\bar{T}=2.0 \mathrm{~V}, \overline{\mathrm{R}}=\mathrm{V}_{1 \mathrm{~L}}, \mathrm{~V}_{\text {IH }}=2.7 \mathrm{~V}$ |  |  | 0.1 | 80 | $\mu \mathrm{A}$ |
| 11 | Input Current at Maximum Input Voltage | $\overline{\mathrm{T}}=\overline{\mathrm{R}}=2.0 \mathrm{~V}, \mathrm{~V}_{C C}=\max , \mathrm{V}_{1 H}=5.25 \mathrm{~V}$ |  |  |  | 1 | mA |
| IIL | Logical " 0 " Input Current | $\overline{\mathrm{T}}=2.0 \mathrm{~V}, \overline{\mathrm{R}}=\mathrm{V}_{\text {IL }}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -70 | -200 | $\mu \mathrm{A}$ |
| VCLAMP Input Clamp Voltage |  | $\overline{\mathrm{T}}=\overline{\mathrm{R}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{IN}}=-12 \mathrm{~mA}$ |  |  | -0.7 | -1.5 | V |
| IOD | Output/Input TRI-STATE Current | $\overline{\mathrm{T}}=\overline{\mathrm{R}}=2.0 \mathrm{~V}$ | $V_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -200 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=4.0 \mathrm{~V}$ |  |  | +200 | $\mu \mathrm{A}$ |


| Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Control Inputs $\overline{\mathrm{T}}, \overline{\mathrm{R}}$ |  |  |  |  |  |  |
| VIH Logical "1" Input Voltage |  |  | 2.0 |  |  | V |
| VIL Logical "0" Input Voltage |  | DP8308 |  |  | 0.8 | V . |
|  |  | DP7308 |  |  | 0.7 | V |
| IIH Logical "1" Input Current | $\mathrm{V}_{\text {IH }}=2.7 \mathrm{~V}$ |  |  | 0.5 | 20 | $\mu \mathrm{A}$ |
| II Maximum Input Current | $\mathrm{V}_{\text {CC }}=$ max, $\mathrm{V}_{\text {IH }}=5.25 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| IIL Logical "0" Input Current | $\mathrm{V}_{\text {IL }}=0.4 \mathrm{~V}$ | $\overline{\mathrm{R}}$ |  | -0.1 | -0.25 | mA |
|  |  | $\bar{T}$ |  | -0.25 | -0.5 | mA |
| $V_{\text {CLAMP }}$ Input Clamp Voltage | IIN $=-12 \mathrm{~mA}$ |  |  | -0.8 | -1.5 | V |
| Power Supply Current |  |  |  |  |  |  |
| Power Supply Current | $\overline{\mathrm{T}}=\overline{\mathrm{R}}=2.0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\max$ |  |  | 70 | 100 | mA |
|  | $\overline{\mathrm{T}}=\mathrm{V}_{\text {INA }}=0.4 \mathrm{~V}, \overline{\mathrm{R}}=2 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=\max$ |  |  | 90 | 140 | mA |

AC Electrical Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A Port Data/Mode Specifications |  |  |  |  |  |  |
| tPDHLA | Propagation Delay to a Logical " 0 " from B Port to A Port | $\begin{aligned} & \overline{\mathrm{T}}=2.4 \mathrm{~V}, \overline{\mathrm{R}}=0.4 \mathrm{~V}(\text { figure } \mathrm{A}) \\ & \mathrm{R} 1=1 \mathrm{k}, \mathrm{R} 2=5 \mathrm{k}, \mathrm{C} 1=30 \mathrm{pF} \end{aligned}$ |  | 14 | 18 | ns |
| tPDLHA | Propagation Delay to a Logical " 1 " from 8 Port to A Port | $\begin{aligned} & \overline{\mathrm{T}}=2.4 \mathrm{~V}, \overline{\mathrm{R}}=0.4 \mathrm{~V}(\text { figure } \mathrm{A}) \\ & \mathrm{R} 1=1 \mathrm{k}, \mathrm{R} 2=5 \mathrm{k}, \mathrm{C} 1=30 \mathrm{pF} \end{aligned}$ |  | 13 | 18 | ns |
| tPLZA | Propagation Delay from a Logical " 0 " to TRI-STATE from $\bar{R}$ to A Port | $\begin{aligned} & B 0 \text { to } B 7=0.4 \mathrm{~V}, \overline{\mathrm{~T}}=2.4 \mathrm{~V} \text { (figure } B \text { ) } \\ & S 3=1, \mathrm{R} 5=1 \mathrm{k}, \mathrm{C} 4=15 \mathrm{pF} \end{aligned}$ |  | 11 | 15 | ns |
| tPHZA | Propagation Delay from a Logical " 1 " to TRI-STATE from $\overline{\mathrm{R}}$ to A Port | $\begin{aligned} & \mathrm{BO} \text { to } \mathrm{B} 7=2.4 \mathrm{~V}, \overline{\mathrm{~T}}=2.4 \mathrm{~V} \text { (figure } \mathrm{B}) \\ & \mathrm{S} 3=0, \mathrm{R} 5=1 \mathrm{k}, \mathrm{C} 4=15 \mathrm{pF} \end{aligned}$ |  | 8 | 15 | ns |
| tPZLA | Propagation Delay from TRI-STATE to a Logical " 0 " from $\bar{R}$ to A Port | $\begin{aligned} & B 0 \text { to } B 7=0.4 \mathrm{~V}, \overline{\mathrm{~T}}=2.4 \mathrm{~V} \text { (figure } \mathrm{B} \text { ) } \\ & \mathrm{S} 3=1, \mathrm{R} 5=1 \mathrm{k}, \mathrm{C} 4=30 \mathrm{pF} \end{aligned}$ |  | 24 | 35 | ns |
| tPZHA | Propagation Delay from TRI-STATE to a Logical " 1 " from $\bar{R}$ to A Port | $\begin{aligned} & \mathrm{BO} \text { to } \mathrm{B} 7=2.4 \mathrm{~V}, \overline{\mathrm{~T}}=2.4 \mathrm{~V} \text { (figure } \mathrm{B}) \\ & \mathrm{S} 3=0, \mathrm{R} 5=5 \mathrm{k}, \mathrm{C} 4=30 \mathrm{pF} \end{aligned}$ |  | 21 | 30 | ns |
| B Port Data/Mode Specifications |  |  |  |  |  |  |
| tPDHLB | Propagation Delay to a Logical " 0 " from A Port to B Port | $\begin{aligned} & \overline{\mathrm{T}}=0.4 \mathrm{~V}, \overline{\mathrm{R}}=2.4 \mathrm{~V}(\text { figure } \mathrm{A}) \\ & \mathrm{R} 1=100 \Omega, \mathrm{R} 2=1 \mathrm{k}, \mathrm{C} 1=300 \mathrm{pF} \\ & \mathrm{R} 1=667 \Omega, \mathrm{R} 2=5 \mathrm{k}, \mathrm{C} 1=45 \mathrm{pF} \end{aligned}$ |  | $\begin{aligned} & 18 \\ & 11 \end{aligned}$ | $\begin{aligned} & 23 \\ & 18 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| tPDLHB | Propagation Delay to a Logical " 1 " from A Port to B Port | $\begin{aligned} & \bar{T}=0.4 \mathrm{~V}, \overline{\mathrm{R}}=2.4 \mathrm{~V}(\text { figure } \mathrm{A}) \\ & \mathrm{R} 1=100 \Omega, \mathrm{R} 2=1 \mathrm{k}, \mathrm{C} 1=300 \mathrm{pF} \\ & \mathrm{R} 1=667 \Omega, \mathrm{R} 2=5 \mathrm{k}, \mathrm{C} 1=45 \mathrm{pF} \end{aligned}$ |  | 16 | 23 18 | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| tPLZB | Propagation Delay from a Logical " 0 " to TRI-STATE from $\bar{\top}$ to B Port | $\begin{aligned} & A 0 \text { to } A 7=0.4 \mathrm{~V}, \overline{\mathrm{R}}=2.4 \mathrm{~V} \text { (figure } B \text { ) } \\ & S 3=1, R 5=1 \mathrm{k}, \mathrm{C}=15 \mathrm{pF} \end{aligned}$ |  | 13 | 18 | ns |
| tPHZB | Propagation Delay from a Logical " 1 " to TRI-STATE from $\overline{\mathrm{T}}$ to B Port | $\begin{aligned} & A 0 \text { to } A 7=2.4 \mathrm{~V}, \bar{R}=2.4 \mathrm{~V}(\text { figure } B) \\ & S 3=0, R 5=1 \mathrm{k}, C 4=15 \mathrm{pF} \end{aligned}$ |  | 8 | 15 | ns |
| tPZLB | Propagation Delay from TRI-STATE to a Logical " 0 " from $\bar{T}$ to B Port | $\begin{aligned} & A 0 \text { to } A 7=0.4 \mathrm{~V}, \bar{R}=2.4 \mathrm{~V} \text { (figure } B \text { ) } \\ & S 3=1, R 5=100 \Omega, C 4=300 \mathrm{pF} \\ & S 3=1, R 5=667 \Omega, C 4=45 \mathrm{pF} \end{aligned}$ |  | $\begin{aligned} & 25 \\ & 17 \end{aligned}$ | $\begin{aligned} & 35 \\ & 25 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| tPZHB | Propagation Delay from TRI-STATE to a Logical " 1 " from $\bar{T}$ to $B$ Port | $\begin{aligned} & \mathrm{A} 0 \text { to } \mathrm{A} 7=2.4 \mathrm{~V}, \overline{\mathrm{R}}=2.4 \mathrm{~V} \text { (figure } \mathrm{B}) \\ & \mathrm{S} 3=0, \mathrm{R} 5=1 \mathrm{k}, \mathrm{C} 4=300 \mathrm{pF} \\ & \mathrm{~S} 3=0, \mathrm{R} 5=5 \mathrm{k}, \mathrm{C} 4=45 \mathrm{pF} \end{aligned}$ |  | 24 17 | 35 25 | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.
Note 2: Unless otherwise specified, $\min / \max$ limits apply across the supply and temperature range listed in the table of Recommended Operating Conditions. All typical values given are for $V_{C C}=5 \mathrm{~V}$ and $T_{A}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified.
Note 4: Only one output at a time should be shorted.
Switching Time Waveforms and AC Test Circuits


NOTE C1 Includes test fixture capacitance.

FIGURE A. Propagation Delay from $A$ port to $B$ port or from $B$ port to $A$ port


NOTE: CA INCLUDES TEST FIXTURE CAPACITANCE.
PORT INPUT ISIN A FIXED LOGICAL
CONDITION. SEE AC TABLE.

Figure B. Propagation Delay to/from TRI-STATE from $\overline{\mathbf{R}}$ to $A$ Port and $\overline{\mathbf{T}}$ to $B$ Port

## General Description

The DS26S10 and DS26S11 are quad Bus Transceivers consisting of 4 high speed bus drivers with open-collector outputs capable of sinking 100 mA at 0.8 V and 4 high speed bus receivers. Each driver output is connected internally to the high speed bus receiver in addition to being connected to the package pin. The receiver has a Schottky TTL output capable of driving 10 Schottky TTL unit loads.

An active low enable gate controls the 4 drivers so that outputs of different device drivers can be connected together for party-line operation.

The bus output high-drive capability in the low state allows party-line operation with a line impedance as low as $100 \Omega$. The line can be terminated at both ends, and still give considerable noise margin at the receiver. The receiver typical switching point is 2 V .

The DS26S10 and DS26S11 feature advanced Schottky processing to minimize propagation delay. The device package also has 2 ground pins to improve ground current handling and allow close decoupling between $V_{C C}$ and ground at the package. Both GND 1 and GND 2 should be tied to the ground bus external to the device package.

## Features

- Input to bus is inverting on DS26S10
- Input to bus is non-inverting on DS26S11
- Quad high speed open-collector bus transceivers
- Driver outputs can sink 100 mA at 0.8 V maximum
- Advanced Schottky processing
- PNP inputs to reduce input loading


## Logic and Connection Diagrams



DS26S11


Dual-In-Line Package


| Absolute Maximum Ratings |  |
| :--- | ---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for | -0.5 V to +V CC Max |
| High Output State |  |
| DC Input Voltage | -0.5 V to +5.5 V |
| Output Current, Into Bus | 200 mA |
| Output Current, Into Outputs (Except Bus) | 30 mA |
| DC Input Current | -30 mA to +5 mA |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ | 1433 mW |
| Cavity Package | 1362 mW |
| Molded Package |  |

*Derate cavity package $9.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $10.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.
Electrical Characteristics (Unless otherwise noted)

|  | PARAMETER | CONDITIONS (Note 1) |  | MIN | TYP <br> (Note 2) | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}, \\ & V_{I N}=V_{I L} \text { or } V_{I H} \end{aligned}$ | Military | 2.5 | 3.4 |  | V |
|  | (Receiver Outputs) |  | Commercial | 2.7 | 3.4 |  | V |
| VOL | Output Low Voltage (Receiver Outputs) | $\begin{aligned} & V_{C C}=M i n, I_{O L}=20 \mathrm{~mA}, \\ & V_{I N}=V_{I L} \text { or } V_{I H} \end{aligned}$ |  |  |  | 0.5 | V |
| $V_{\text {IH }}$ | Input High Level (Except Bus) | Guaranteed Input Logical High for All Inputs |  | 2.0 |  |  | V |
| VIL | Input Low Level (Except Bus). | Guaranteed Input Logical Low for All Inputs |  |  |  | 0.8 | V |
| $V_{1}$ | Input Clamp Voltage (Except Bus) | $V_{C C}=M i n, I_{1 N}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | V |
| IIL | Input Low Current (Except Bus) | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ | Enable |  |  | -0.36 | mA |
|  |  |  | Data |  |  | -0.54 | mA |
| $\mathrm{I}_{\mathrm{IH}}$ | Input High Current (Except Bus) | $V_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ | Enable |  |  | 20 | $\mu \mathrm{A}$ |
|  |  |  | Data |  |  | 30 | $\mu \mathrm{A}$ |
| 11 | Input High Current (Except Bus) | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 100 | $\mu \mathrm{A}$ |
| ISC | Output Short-Circuit Current (Except Bus) | $\mathrm{V}_{\text {CC }}=$ Max, (Note 3) | Military | $-20$ |  | -55 | mA |
|  |  |  | Commercial | -18 |  | -60 | mA |
| ${ }^{\text {I CCL }}$ | Power Supply Current | $V_{C C}=\text { Max }, \text { Enable }=\text { Gnd }$ | DS26S10 |  | 45 | 70 | mA |
|  | (All Bus Outputs Low) |  | DS26S11 |  |  | 80 | mA |

## Bus Input/Output Characteristics

| PARAMETER | CONDITIONS <br> (Note 1) |  |  | MIN | $\begin{gathered} \text { TYP } \\ \text { (Note 2) } \end{gathered}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOL Output Low Voltage | $V_{C C}=\mathrm{Min}$ | Military | $\mathrm{IOL}=40 \mathrm{~mA}$ |  | 0.33 | 0.5 | V |
|  |  |  | $\mathrm{IOL}=70 \mathrm{~mA}$ |  | 0.42 | 0.7 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=100 \mathrm{~mA}$ |  | 0.51 | 0.8 |  |
|  |  | Commercial | $\mathrm{IOL}=40 \mathrm{~mA}$ |  | 0.33 | 0.5 |  |
|  |  |  | $\mathrm{I} \mathrm{OL}=70 \mathrm{~mA}$ |  | 0.42 | 0.7 |  |
|  |  |  | $\mathrm{IOL}=100 \mathrm{~mA}$ |  | 0.51 | 0.8 |  |
| Bus Leakage Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$ |  | $\mathrm{V}_{\mathrm{O}}=0.8 \mathrm{~V}$ |  |  | -50 | $\mu \mathrm{A}$ |
|  |  | Military | $\mathrm{V}_{\mathrm{O}}=4.5 \mathrm{~V}$ |  |  | 200 |  |
|  |  | Commercial | $\mathrm{V}_{\mathrm{O}}=4.5 \mathrm{~V}$ |  |  | 100 |  |
| IOFF Bus Leakage Current (Power OFF) | $\mathrm{V}_{\mathrm{O}}=4.5 \mathrm{~V}$ |  |  |  |  | 100 | $\mu \mathrm{A}$ |
| Receiver Input High Threshold | $\begin{aligned} & \text { Bus Enable }=2.4 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} \end{aligned}$ |  | Military | 2.4 | 2.0 |  | V |
|  |  |  | Commercial | 2.25 | 2.0 |  | V |
| Receiver Input Low Threshold | $\begin{aligned} & \text { Bus Enable }=2.4 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \end{aligned}$ |  | Military |  | 2.0 | 1.6 | V |
|  |  |  | Commercial |  | 2.0 | 1.75 | V |

Note 1: For conditions shown as min or max, use the appropriate value specified under Electrical Characteristics for the applicable device type.
Note 2: Typical limits are at $V_{C C}=5 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
Note 3: Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

Switching Characteristics $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ )

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Data Input to Bus | $\mathrm{R}_{\mathrm{B}}=50 \Omega, \mathrm{C}_{\mathrm{B}}=50 \mathrm{pF}$ (Note 1) | DS26S10 |  | 10 | 15 | ns |
| tPHL | Data Input to Bus |  |  |  | 10 | 15 | ns |
| tPLH | Data Input to Bus |  | DS26S11 |  | 12 | 19 | ns |
| tPHL | Data Input to Bus |  |  |  | 12 | 19 | ns |
| tPLH | Enable Input to Bus |  | DS26S10 |  | 14 | 18 | ns |
| tPHL | Enable Input to Bus |  |  |  | 13 | 18 | ns |
| tPLH | Enable Input to Bus |  | DS26S11 |  | 15 | 20 | ns |
| tPHL | Enable Input to Bus |  |  |  | 14 | 20 | ns |
| tPLH | Bus to Receiver Out | $\begin{aligned} & R_{B}=50 \Omega, R_{L}=280 \Omega, C_{B}=50 \mathrm{pF}(\text { Note } 1), \\ & C_{L}=15 \mathrm{pF} \end{aligned}$ |  |  | 10 | 15 | ns |
| tPHL | Bus to Receiver Out |  |  |  | 10 | 15 | ns |
| $\mathrm{tr}_{r}$ | Bus | $\mathrm{R}_{\mathrm{B}}=50 \Omega, \mathrm{C}_{\mathrm{B}}=50 \mathrm{pF}$ (Note 1) |  | 4.0 | 10 |  | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Bus |  |  | 2.0 | 4.0 |  | ns |

Note 1: Includes probe and jig capacitance

## Truth Tables

DS26S10

| INPUTS |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: |
| $\bar{E}$ | $\mathbf{I}$ | $\bar{B}$ | $Z$ |
| $L$ | $L$ | $H$ | $L$ |
| $L$ | $H$ | $L$ | $H$ |
| $H$ | $X$ | $Y$ | $\bar{Y}$ |

$H=$ High voltage level
$L=$ Low voltage level
$X=$ Don't care
$Y=$ Voltage level of bus (assumes control by another bus transceiver)

## Typical Application



## AC Test Circuit and Switching Time Waveforms



Note 1: Includes probe and jig capacitance.


## Typical Performance Characteristics

Typical Bus Output Low Voltage vs Ambient Temperature


Receiver Threshold Variation vs Ambient Temperature


## Schematic Diagram



## DS3662 Quad High Speed Trapezoidal ${ }^{\text {TM }}$. Bus Transceiver

## General Description

The DS3662 is a quad high speed Schottky bus transceiver intended for use with terminated $120 \Omega$ impedance lines. It is specifically designed to reduce noise in unbalanced transmission systems. The open collector drivers generate precise trapezoidal waveforms with rise and fall times of 15 ns (typical), which are relatively independent of capacitive loading conditions on the outputs. This reduces noise coupling to the adjacent lines without any appreciable impact on the maximum data rate obtainable with high speed bus transceivers. In addition, the receivers use a low pass filter in conjunction with a high speed comparator, to further enhance the noise immunity. Tightly controlled threshold levels on the receiver provide equal rejection to both negative and positive going noise pulses on the bus.

The external termination is intended to be a $180 \Omega$ resistor from the bus to 5 V logic supply, together with a $390 \Omega$ resistor from the bus to ground. The bus can be terminated at one or both ends. A two input NOR gate is provided to disable all drivers in a package simultaneously.

## Features

- Pin to pin functional replacement for DS8641
- Guaranteed AC specifications on noise immunity and propagation delay over the specified temperature and supply voltage range
- Temperature insensitive receiver thresholds track bus logic level
- Trapezoidal bus waveforms reduce noise coupling to adjacent lines
- Precision receiver thresholds provide maximum noise immunity and symmetrical response to positive and negative going pulses
- Open collector driver output allows wire-OR connection

■ High speed Schottky technology

- $15 \mu \mathrm{~A}$ typical bus termination current with normal $\mathrm{V}_{\mathrm{CC}}$ or with $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$
- Glitch free power up/down protection on the driver output
- TTL compatible driver and disable inputs, and receiver outputs


## Block and Connection Diagram

## Dual-In-Line Package



Order Number DS3662J or DS3662N
See NS Package J16A or N16A

Absolute Maximum Ratings (Note 1)
Recommended Operating Conditions

| Supply Voltage | 7 V |
| :--- | ---: |
| Input and Output Voltage | 5.5 V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation ${ }^{*}$ at $25^{\circ} \mathrm{C}$ |  |
| $\quad$ Cavity Package | 1509 mW |
| Molded Package | 1476 mW |
| Lead Temperature(Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |

## Electrical Characteristics (Notes 2 and 3 )

| Parameter |  | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DRIVER AND DISABLE INPUTS |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logical "1" Input Voltage |  | 2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Logical "0" Input Voltage |  |  |  | 0.8 | V |
| 1 | Logical "1" Input Current | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1 | mA |
| $\mathrm{I}_{\mathrm{IH}}$ | Logical "1" Input Current | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Logical "0" Input Current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  | -1 | -1.6 | mA |
| $\mathrm{V}_{\mathrm{CL}}$ | Input Diode Clamp Voltage | $\mathrm{I}_{\text {CLAMP }}=-12 \mathrm{~mA}$ |  | -0.8 | -1.5 | V |
| DRIVER OUTPUT/RECEIVER INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OLB }}$ | Low Level Bus Voltage | $\mathrm{V}_{\text {DIS }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=2 \mathrm{~V}, \mathrm{I}_{\text {BUS }}=100 \mathrm{~mA}$ |  | 0.6 | 0.9 | V |
| $\mathrm{I}_{\text {IHB }}$ | Maximum Bus Current | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {BUS }}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ |  | 10 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {ILB }}$ | Maximum Bus Current | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {BUS }}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{1 \mathrm{H}}$ | High Level Receiver Threshold | $\mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ | 1.90 | 1.70 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Receiver Threshold | $\mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |  | 1.70 | 1.50 | V |
| RECEIVER OUTPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $\mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{BUS}}=0.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 | 3.2 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical "0" Output Voltage | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {BUS }}=4 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.35 | 0.5 | V |
| Ios | Output Short Circuit Current | $\begin{aligned} & \mathrm{V}_{\mathrm{DIS}}=0.8 \mathrm{~V}, \mathrm{~V}_{I \mathrm{~N}}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {BUS }}=0.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{OS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V} \text {, (Note 4) } \end{aligned}$ | -40 | -70 | -100 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current | $\mathrm{V}_{\text {DIS }}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=2 \mathrm{~V}$ |  | 50 | 90 | mA |

## Switching Characteristics (Notes 2 and 3 )

|  | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PROPAGATION DELAYS |  |  |  |  |  |  |
| $t_{\text {PLHD }}$ | Disable to Bus "1" | Figure 1 |  | 25 | 35 | ns |
| $\mathrm{t}_{\text {PHLD }}$ | Disable to Bus " 0 " |  |  | 25 | 35 | ns |
| $t_{\text {PLHB }}$ | Driver Input to Bus "1" | Figure 2 |  | 20 | 30 | ns |
| $\mathrm{t}_{\text {PHLB }}$ | Driver Input to Bus " 0 " |  |  | 20 | 30 | ns |
| $t_{\text {PLHR }}$ | Bus to Logical "1" Receiver Output | Figure 3 |  | 25 | 40 | ns |
| $\mathrm{t}_{\text {PHLR }}$ | Bus to Logical "0" Receiver Output |  |  | 25 | 40 | ns |
| NOISE IMMUNITY |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{rB}}, \mathrm{t}_{\mathrm{fB}}$ | Rise and Fall Times ( $10 \%-90 \%$ ) of the Driver Output | Figure 2 | 10 | 15 | 20 | ns |
| $t_{n R}$ | Receiver Noise Rejection Pulse Width | No Response at Receiver Output as per Figure 4 |  | 20 | 10 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" and "Recommended Operating Conditions" provide conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the supply and temperature range listed in the table of "Recommended Operating Conditions". All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.

## AC Test Circuits and Switching Waveforms



Note. $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=2.5 \mathrm{~ns}$. Pulse width $=500 \mathrm{~ns}$ measured between 1.5 V levels. $\mathrm{f}=1 \mathrm{MHz}$.
FIGURE 1. Disable Delays


Note. $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=2.5 \mathrm{~ns}$. Pulse width $=500 \mathrm{~ns}$ measured between 1.5 V levels. $\mathrm{f}=1 \mathrm{MHz}$.
FIGURE 2. Driver Propagation Delays



Note. $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=15 \mathrm{~ns}$. Pulse width $=500 \mathrm{~ns}$ measured between 1.7 V levels. $\mathrm{f}=1 \mathrm{MHz}$.
FIGURE 3. Receiver Propagation Delays


(a) Receiver Output ( $\mathrm{V}_{0}$ ) to Remain Greater than 2.2V

(b) Receiver Output $\left(\mathrm{V}_{0}\right)$ to Remain Less than 0.7 V

FIGURE 4. Receiver Noise Immunity: "No Response at Output" Input Waveforms

Typical Application
$120 \Omega$ Unified Data Bus


## I. Introduction

A single ended Bus is an unbalanced Data Transmission medium, which is timeshared by several system elements. Like any unbalanced system, it is highly susceptible to common-mode noise, such as ground noise and crosstalk. In general, the latter determines the maximum physical length of the Bus that can be incorporated with acceptable reliability. Crosstalk is a major problem in high speed computer Buses which employ Schottky Transceivers for increased data rate capability. It is therefore highly desirable to minimize crosstalk noise in Bus circuits to allow for longer Buses and to provide higher system reliability.

This article describes the operation of the DS3662 Quad High Speed Trapezoidal Bus Tranceiver, which has been specially designed to minimize crosstalk problems. The Driver generates precise Trapezoidal waveforms that reduce noise coupling to adjacent Bus channels. The Receiver uses a low pass filter, whose time constant is matched to the Driver slew rate to provide maximum noise rejection with acceptable signal delay characteristics. Precision high speed circuitry optimizes noise immunity without sacrificing the high data rate capability of Schottky Tranceivers.

## II. The Problem

Conventional Bus Drivers are designed to provide high output currents for charging and discharging relatively large Bus capacitances quickly. These high speed transitions are characterized by peak slew rates of up to 5 volts/ns around the mid-region of the transition. This can cause considerable noise coupling to adjacent lines, commonly referred to as crosstalk. Crosstalk also
includes noise induced by sources external to the Bus. Additional noise may be generated due to reflections at imperfect terminations.

Bus Receivers are designed to respond to high speed transitions and to provide low propagation delays. Unfortunately, their fast response results in high noise sensitivity. The combined effect of the noise on the Bus and the sensitivity of the Receiver to the noise severely limits the Bus performance.

## III. The Solution

The above situation can be considerably improved by employing noise reduction techniques in both the Driver and the Receiver circuits. Slew rate control can be used in the Driver to reduce crosstalk, and Receiver noise sensitivity can be reduced by using a low pass filter at its input. These techniques are commonly used in line transmission circuits where the associated data rates in general are considerably lower. However, these techniques do present some difficulties in high speed Bus circuits. Increased rise and fall times, resulting from slew rate control, can affect data rates unless care is taken to limit the maximum rise and fall times to minimum pulse width requirements. With any appreciable slew rate control, the rise and fall times of the resulting Driver output waveform will be comparable to the pulse widths at maximum data rates. This condition dictates high fidelity of the transmitted waveform and precise Receiver thresholds at the middle of the Bus voltage swing in order to minimize pulse width distortion. Figure 1 illustrates the different sources of pulse width distortion due to the trapezoidal nature of the signal.


Figure 1. Pulse Width Distortion

The low pass filter in the Receiver should provide optimum noise rejection without introducing excessive delay in passing the signal waveform. In addition, the Receiver should have a symmetrical response to positive and negative going transitions in order to maintain a low level of pulse width distortion, as well as equal noise rejection to positive and negative going noise pulses. The response of an ideal low pass filter to signal and noise pulses is shown in Figure 2.

The DS3662 overcomes these and other problems by using high speed linear circuitry with on-chip capacitors for controlling slew rate and low pass filtering. The Driver is of open collector type intended for use with terminated 120 ohm Buses. The external termination consists of a 180 ohm resistor from the Bus to +5 volts logic supply with a 390 ohm resistor from the Bus to ground. Such a termination results in a Bus logic high level of 3.4 volts with $V_{C C}$ at 5 volts (see Figure 2). The Bus can be terminated at one or both ends as shown in Figure 3.

## IV. The Driver

Using a Miller integrator circuit, the Driver generates a linearly rising and falling waveform with a constant slew rate of 0.2 volts/ns (typical) during the entire period of transition. This corresponds to typical rise and fall times of 15 ns . Figure 4 compares the output waveform of a typical Schottky Driver and the DS3662 under different capacitive loads. It should be noted that even under heavy loading, the regular Drivers have peak slew rates that are considerably higher than the average. In contrast, the trapezoidal waveform provides considerably lower slew rate with slightly higher rise and fall times. Such an increase in rise and fall time has very little effect on data rates. In fact, the high fidelity of the transmitted waveform allows pulse widths as low as 20 ns to be transmitted on the Bus, as shown in Figure 5.

The block diagram of the Driver is shown in Figures 6 and 7. When a high to low transition is applied to the input, switch ' S ' opens and node ' $A$ ' is pulled low by the current source ' $l$ '. This switches the amplifier output to a high state. The slew rate of the output transition is limited by the charging current through the capacitor, a constant value equal to $I / C$ volts $/ \mathrm{sec}$.


Figure 2. Ideal Receiver Low Pass Filter Response


Figure 3. Bus Termination

(1) - TYPICAL HIGH SPEED DRIVER OUTPUT UNLOADED
(2)- TYPICAL HIGH SPEED Dilver OUTPUT LOADED
(3) - tYpical output of controlled slew rate driver which is load independent

$$
\begin{array}{ll}
\text { (1) } \mathrm{tr}_{\mathrm{r}}=\mathrm{tf}_{\mathrm{f}} \approx 3 \mathrm{~ns} & \text { NOTE: THE WORD 'LOADING' HERE } \\
\text { (2) } \mathrm{t}_{\mathrm{r}}=\mathrm{tf}_{\mathrm{f}} \approx 10 \mathrm{~ns} & \text { REFERS TO CAPACITIVE } \\
\text { (3) } \mathrm{t}_{\mathrm{r}}=\mathrm{tf}_{\mathrm{f}} \approx 15 \mathrm{~ns} & \text { LOADING ONLY. }
\end{array}
$$


$t_{\mathrm{pm}} \approx 20 \mathrm{~ns} \quad \mathrm{t}_{\mathrm{t}}=\mathrm{tf}_{\mathrm{f}} \approx 15 \mathrm{~ns}$ (10\% TO 90\%)

Figure 4. Waveform Comparison
Figure 5. Minimum Pulse Width Driver Output


Figure 6. Driver
Figure 7. Driver

Likewise, when a low to high transition is applied to the input, switch ' $S$ ' closes and node ' $A$ ' is pulled up by the ' 21 ' current source, switching the amplifier output to a low state. The capacitor now has an equal but opposite charging current which once again limits the slew rate to - $/ / \mathrm{C}$ volts/sec. The inherent tracking ability of I.C. current sources provide equal rise and fall times resulting in a symmetrical output waveform.

The on-chip capacitors are fabricated using back to back junction diodes. The use of junction capacitors reduces die area and the back to back connection allows operation with either polarity. The capacitor terminal, connected to the amplifier input, remains at $\mathrm{V}_{\mathrm{th}} \simeq 1.6$ volts during the output transition. This voltage, being close to the middle of the output swing, reduces the effect of the capacitor voltage sensitivity on the output waveshape.

## V. The Receiver

The Receiver consists of a low pass filter followed by a high speed comparator with a typical threshold of 1.7 volts (see Figure 8). This threshold value corresponds to the mid-point voltage of the 0 to 3.4 volt Bus swing. It is derived from a potential divider allowing the Bus logic levels to track with $\mathrm{V}_{\mathrm{CC}}$ variations. If the low pass filter capacitor is voltage insensitive, this circuit will provide equal propagation delay for positive and negative going signal transitions on the Bus. In addition, it will also provide equal noise rejection to a positive and negative

Figure 8. Receiver

going pulse (see Figure 2). However, the junction capacitors, being voltage sensitive, will exhibit nonsymmetrical response in the above circuit. This problem is overcome in the DS3662 Receiver by using a back to back junction capacitor with the ground end biased at 1.7 volts (see Figure 9). Although the capacitor still varies with the voltage at node ' $A$ ', the variation is symmetrical about 1.7 volts (the middle of the Bus swing) and therefore will provide an identical response to transitions of either polarity.

## VI. Transceiver Performance

The characteristics of the trapezoidal Transceiver are fully detailed in the device data sheet. Some of the more important specifications are discussed below. Both AC and DC specifications are guaranteed over a $0-70^{\circ} \mathrm{C}$ temperature range and a supply range of 4.75-5.25 volts.

The Driver typically has a propagation delay of 15 ns with a maximum of 30 ns . The Receiver propagation delays are specified at 25 ns typical and 40 ns maximum. The Driver output rise and fall times are guaranteed to be within 10 to 20 ns with a typical of 15 ns . The noise immunity of the Receiver is specified in terms of the width of a 2.5 volt pulse that is guaranteed to be rejected by the Receiver (see Figure 10). The Receiver typically rejects a 20 ns pulse going positive from ground level or going negative from a 3.4 volt logic 1 level. Worst case rejection is specified at 10 ns .


Figure 9. Receiver


REJECTS POSITIVE OR NEGATIVE GOING NOISE PULSES OF PULSE WIDTHS UP TO 20 ns TYPICAL. DETECTS AND PROPAGATES TRAPEZOIDAL SIGNAL PULSES IN 20 ns TYPICAL.

Figure 10. Receiver Noise Immunity

The AC response of the DS3662 Driver and Receiver are depicted in Figures 11 and 12 respectively. Figure 11 shows the typical Driver output waveform as compared to a standard high speed Transceiver output. Oscillograms in Figure 12 demonstrate the ability of the Receiver to distinguish the trapezoidal signal from the noise. Here the Receiver rejects a noise pulse of 19 ns width, while accepting a narrower signal pulse ( $=16 \mathrm{~ns}$ ) of the same amplitude (The signal is triangular since the pulse width is smaller than the rise and fall time of the Trapezoidal Driver output).
The performance of the Transceiver under actual operating condition is demonstrated in Figures 13 through 15. Oscillograms in Figure 13 clearly show the capability of the DS3662 in real life situations. Here it is compared with the DS8834 under identical conditions. The Transceivers drive a minicomputer Bus (flat ribbon cable) 100 feet long, terminated at the far end with taps at various lengths for connecting to the Receiver input. The cable is randomly folded to generate crosstalk between the various parts. In addition a noise pulse is induced on the signal line by driving an adjacent line with a pulse generator. This corresponds to the second dominant pulse in the Bus waveforms at approximately 600 ns from the main signal pulse. As can be seen, the DS8834 with fast rise and fall times on the Driver output generates more crosstalk and its Receiver easily responds to this crosstalk and to the externally induced noise (even though it has hysteresis!), limiting the use-
ful Bus length to less than 10 feet. In contrast, the DS3662's Driver generates much less crosstalk and its Receiver is immune to the induced noise even when the noise amplitude exceeds the signal amplitude as seen in the oscillogram at 50 feet. When the same experiment was repeated with the DS8641, it responded to the noise even at 10 feet as shown in Figure 14.

Figure 15 shows the plots of maximum data rate versus line length for the three Transceivers discussed above under two different conditions. The graph in Figure 15a is obtained with no consideration to the pulse width distortion whereas the one in Figure 15b is obtained for a maximum allowable pulse width distortion of $\pm 10 \%$. A square waveform is used so that the pulse width distortion criteria will apply to both positive and negative going pulses. These graphs clearly show that the DS3662 can be used at considerably higher data rates with lower distortion for longer distances than the other two Transceivers (Figure 15b) although the others have a slightly higher data rate capability at short distances with high timing distortion (Figure 15a).

## VII. Conclusion

The DS3662, with its combination of a trapezoidal Driver and a noise rejecting Receiver utilizing on chip capacitors, represents a significant improvement in high speed Bus circuits and a solution to Bus noise problems commonly encountered in Mini and Microcomputer systems.


Figure 11.


Figure 12. DS3662 Receiver Response

$\rightarrow$ TIME 100 NS/DIV

Figure 13.

$\rightarrow$ TIME 100 NS/DIV
Figure 14.

(a)

(b)

Figure 15. Data Rate vs. Line Length

# Reducing Noise on Microcomputer Buses 


#### Abstract

This paper focuses on the noise components that have a significant impact on the performance of a high speed microcomputer bus. An overview of their nature is followed by ways to minimize their contribution by suitable design of the PC board backplane, the termination network and the bus transceiver. The DS3662 trapezoidal bus transceiver, which is specifically designed to minimize such noise on high speed buses, is presented along with its performance data. And to conclude, some possible new transceiver designs for further improvement of the bus performance are explored.


## INTRODUCTION

As the microcomputer bus bandwidth is extended to handle ever increasing clock rates, the noise susceptibility of a single-ended bus poses a serious threat to the overall system integrity. Thus, it is mandatory that the various noise contributions be taken into account in the design of the bus transceiver, the PC board backplane and the bus terminations to avoid intermittent or total failure of the system.

Although noise such as crosstalk and reflections are inevitable in any practical bus configuration, their impact on the system can be determined and minimized by careful design of all three components mentioned above. The combined contribution of the noise under worst-case conditions should be within the noise margin for reliable bus operation.

The design of the transceiver plays a significant role in minimizing crosstalk and reflection. The bus can be optimized for minimum noise at a given bandwidth by using a trapezoidal driver having suitable rise and fall times along with a matched low pass filtered receiver which provides a symmetrical noise margin. The DS3662 is one such transceiver, the first member in the family of trapezoidal bus transceivers available from National Semiconductor Corporation. This device represents a significant improvement in high speed bus circuit design and provides a solution to commonly encountered bus noise problems.

## THE MICROCOMPUTER BUS

A typical microcomputer bus usually consists of a printed circuit board backplane with signal and ground traces on one side and a ground plane on the other. The length ranges from a few inches to several feet with as many as 32 closely spaced ( $0.6^{\prime \prime}$ typical) card edge connectors. Each signal line interacts with the ground plane to form a transmission line with characteristic impedance ' $Z$ ' in the range of $90 \Omega-120 \Omega$ typical. It is desirable to have as large a ' $Z$ ' as possible in order to reduce the drive requirement of the bus driver and to reduce the power dissipated at the terminations. But much larger values of ' $Z$ ' translate to significantly larger physical dimensions and therefore are not very practical.

The bus appears like a transmission line to any signal having a transition time ' $\mathrm{t}_{\mathrm{r}}$ ' less than the round trip delay ' $2 \mathrm{~T}_{\mathrm{L}}$ ' of the bus. The bus delay ' $T_{L}$ ' is given by:

$$
\begin{aligned}
& T_{L}=L \sqrt{L 1 C 1} \\
& \text { where } \quad L=\text { length of the bus } \\
& L 1=\text { distributed inductance per unit length. } \\
& C 1=\text { distributed capacitance per unit length }
\end{aligned}
$$

For a typical unloaded $100 \Omega$ microstrip line, $\mathrm{Ci}_{\mathrm{i}} \simeq 20 \mathrm{pF} / \mathrm{ft}$ and $\mathrm{L} 1 \simeq 0.2 \mu \mathrm{H} / \mathrm{ft}$. Therefore, $\mathrm{T}_{\mathrm{L}}=2.0 \mathrm{~ns} / \mathrm{ft}$. This corresponds to approximately half the speed of light. However, the capacitive loading at each connector on the backplane increases the delay time significantly. The loaded delay time ' $T_{L L}$ ' is given by:

$$
\begin{equation*}
T_{L L}=T_{L} \sqrt{1+\left(C_{L} / C 1\right)} \tag{2}
\end{equation*}
$$

where $C_{L}=$ distributed load capacitance/unit length
Given a 10 pF loading at each connector (connector + transceiver capacitance) and a $0.6^{\prime \prime}$ spacing between connectors, $C_{L}=200 \mathrm{pF} / \mathrm{ft}$ and $T_{\mathrm{LL}}=6.6 \mathrm{~ns} / \mathrm{ft}$. So even a $6^{\prime \prime}$ long bus has a $2 \mathrm{~T}_{\mathrm{LL}}=6.6 \mathrm{~ns}$, which is higher than the transition time ( $t_{r}$ ) of many high speed bus drivers. When in doubt, it is always better to use the transmission line approach than the lumped circuit approach as the latter is an approximation of the former. Also, the transmission line analysis gives more pessimistic (worst-case) values of crosstalk and reflection and is, hence, safer.

## CROSSTALK REDUCTION

The crosstalk is due to the distributed capacitive coupling $\mathrm{C}_{\mathrm{C}}$ and the distributed inductive coupling $\mathrm{L}_{\mathrm{C}}$ between two lines. When crosstalk is measured on an undriven sense line next to a driven line (both terminated at their characteristic impedances), the near end crosstalk and the far end crosstalk have quite distinct features, as shown in Figure 1. Their respective peak amplitudes are:

$$
\begin{array}{ll}
V_{N E}=K_{N E}\left(2 T_{L}\right)\left(V_{I} / t_{r}\right) & \text { for } t_{r}>2 T_{L} \\
V_{N E}=K_{N E}\left(V_{I}\right) & \text { for } t_{r}<2 T_{L} \tag{4}
\end{array}
$$

$$
\begin{equation*}
V_{F E}=K_{F E}(L)\left(V_{1} / t_{r}\right) \tag{5}
\end{equation*}
$$

where $V_{1}=$ signal swing on the drive line.
The coupling constants are given by the expressions:

$$
\begin{align*}
& K_{N E}=\frac{L_{( }\left(C_{C} Z+L_{C} / Z\right)}{4 T_{L}}  \tag{6}\\
& K_{F E}=\frac{C_{C} Z-L_{C} / Z}{2} \mathrm{~ns} / \mathrm{ft} \tag{7}
\end{align*}
$$

The near end component reduces to zero at the far end and vice versa. At any point in between, the crosstalk is a fractional sum of near and far end crosstalk waveforms shown.
It should be noted from expressions 6 and 7 that the far end crosstalk can have either polarity whereas the near end crosstalk always has the same polarity as the signal causing it. In microstrip backplanes the far end crosstalk pulse is usually the opposite polarity of the original signal.

Although the real world bus is far from the ideal situation depicted in Figure 1, several useful observations that apply to a general case can be made:

1. The crosstalk always scales with the signal amplitude.
2. Absolute crosstalk amplitude is proportional to slew rate $V_{1} / t_{r}$, not just $1 / t_{r}$.
3. Far end crosstalk width is always $t_{r}$.
4. For $t_{r}<2 T_{L}$, the near end crosstalk amplitude $V_{N E}$ expressed as a fraction of signal amplitude $V_{1}$ is a function of physical layout only.
5. The higher the value of ' $t r$ ' the lower the percentage of crosstalk (relative to signal amplitude).
The corresponding design implications are:
6. The noise margin expressed as a percentage of the signal swing is what's important, not the absolute noise margin. Therefore, to improve noise immunity, the percentage noise margin has to be maximized. This is achieved by reducing the receiver threshold uncertainty region and by centering the threshold between the high and low levels.
7. Smaller signal amplitude with the same transition time reduces bus drive requirements without reducing noise immunity.
8. Far end crosstalk is eliminated if the receiver is designed to reject pulses having pulse widths less than or equal to $t_{r}$.
9. When $t_{r}<2 T_{L}$, the near end crosstalk immunity for a given percentage noise margin has to be built into the backplane PC layout. Since $\left(\mathrm{V}_{\mathrm{NE}} / \mathrm{V}_{\mathrm{l}}\right)=\mathrm{K}_{\mathrm{NE}}$ for this case, $K_{N E}$ should be kept lower than the available worst-case noise margin. $\mathrm{K}_{\mathrm{NE}}$ may be reduced by either increasing the spacing between lines or by introducing a ground line in between. The ground line, in addition to increasing the spacing between the signal lines, forces the electric field lines to converge on it, significantly reducing crosstalk.
10. For minimum crosstalk the rise and fall times of the signal waveform should be as large as possible consistent with the minimum pulse width requirements of the bus. A driver that automatically limits the slew rate of the transition can go a long way in reducing crosstalk.


FIGURE 1. Crosstalk Under Ideal Conditions

## CROSSTALK MEASUREMENT

When multiple lines on either side of the sense lines switch simultaneously the crosstalk is considerably larger, typically 3.5 times the single line switching case for microstrip backplanes. Also, the location of the drivers on the driven lines and the receiver on the sense line for worst-case crosstalk differs for the near end and far end cases as shown in Figures 2 and 3 for a uniformly loaded bus. But if the far end crosstalk is not of the opposite polarity, then the combined effect of far end and near end crosstalk could have a larger amplitude and pulse width at a point near the middle of the sense line in Figure 2. So in a general case, or in the case of a non-uniformly loaded bus, it is advisable to check the sense line at several locations along the length of the bus to determine the worst-case crosstalk. The measurement should be made for both the positive and the negative transition of the drive signal.

## THE TERMINATION

A properly terminated transmission line has no reflections. But a practical microcomputer bus is neither a perfect transmission line nor is it properly terminated under all conditions. The capacitive loading at discrete locations, such as a used card slot, act as sources of reflection. However, in the limiting case when the bus is uniformly populated with a large number of modules, the bus behaves like a lower impedance transmission line. The loaded impedance ' $Z_{L}$ ' of the bus is given by the expression:

$$
\begin{equation*}
Z_{L}=\frac{Z}{\sqrt{1+C_{L} / C 1}} \tag{8}
\end{equation*}
$$

where $Z=$ unloaded line impedance
Unfortunately, uniform loading of the bus is not guaranteed at all times and even if it were (by dummy loading of


Note: All lines terminated at both ends (not shown)

FIGURE 2. Worst-Case Far End Crosstalk Measurement


Note: All lines terminated at both ends (not shown)

FIGURE 3. Worst-Case Near End Crosstalk Measurement
the unused slots) $Z_{L}$ is usually too low for proper termination of the bus. For example, a 10 pF per module loading of the $100 \Omega$ microstrip bus at $0.6^{\prime \prime}$ spacing results in $a Z_{L}=30 \Omega$. One such termination at each end will require a 200 mA drive capacity on the bus driver for a nominal 3V swing. Such large drive currents and low value terminations increase the power dissipation of the system significantly in addition to causing other problems such as increased ground drop, inductive drops in traces due to large current being switched, etc. As a compromise the bus is usually terminated at an impedance higher than $Z_{L}$ but less than or equal to $Z$. Consequently, there is always some amount of reflection present. For a perfect transmission line the reflection coefficient ' $\Gamma$ ' is given by the well known expression:

$$
\begin{equation*}
\Gamma=\frac{Z-R_{t}}{Z+R_{t}} \tag{9}
\end{equation*}
$$

where $Z=$ impedance of the bus
$R_{t}=$ termination resistance
The net effect, in the general case of a nonuniformly loaded bus, is that it may take several round trip bus delays after a bus driver output transition, before the quiescent voltage level is established. However, this delay is avoided by using a bus driver that has sufficient drive to generate a large enough voltage step during the first transition to cross well beyond the receiver threshold region under the worst-case load conditions.
Figure 4 illustrates the driver output waveform under such a condition. Here the fully loaded bus (with $Z_{L}=30 \Omega$ ), of the previous example, is driven by the DS3662 bus transceiver at the mid point. The driver is actually driving two transmission lines of $Z_{L}=30 \Omega$ in either direction from the middle and hence the initial step is given by:
$\mathrm{V} 1=\left(\frac{Z_{L}}{2}\right) 2 \mathrm{I}_{\mathrm{S}}$
where $I_{S}=$ Standing current on the bus due to each termination
For the DS3662, the termination can be designed for $21_{S}=100 \mathrm{~mA}$ and therefore:

$$
\mathrm{V} 1=(30 / 2) 100=1.5 \mathrm{~V}
$$

This value of the initial swing is large enough to cross the narrow threshold region of the receiver as shown and therefore no waiting period is required for the reflections to build up the output high level. On the negative transition the problem is less critical due to the much higher sink capability of the DS3662 during pull down.

Reflections can also be caused by resistive loading of the bus by the DC input current of the receiver. The resulting reflection coefficient $(\Gamma)$ is given by the expression:

$$
\begin{equation*}
\Gamma=-1 / 2\left(\frac{I_{\mathrm{R}}}{I_{\mathrm{S}}}\right) \tag{11}
\end{equation*}
$$

where $I_{R}=$ receiver input current
Having a receiver with a high input impedance not only makes this component of reflection insignificant but also reduces the DC load on the driver, allowing the use of lower value termination resistors. This is particularly true when a large number of modules are connected to the bus.
The design implications of the above discussion may be summarized as follows:

1. If the driver has adequate drive to produce the necessary voltage swing under the worst-case loading $\left(Z_{L} / 2\right)$, reflections do not restrict the bus performance. This translates to a 100 mA minimum drive requirement for a typical microstrip bus.
2. If the drive is insufficient, time should be allowed for the reflections to build up the voltage level before the data is sampled.
3. For signals such as clock, strobe, etc., wherein the edge is used for triggering events, it is mandatory that the driver meet the above drive requirements if delayed or multiple triggering is to be avoided.
4. An ideal TTL bus transceiver should have at least a 100 mA drive, a high input impedance receiver with a narrow threshold uncertainty region.

$V_{1}=100 \mathrm{~mA} \times 15 \Omega=1.5 \mathrm{~V}$
TL/F/5281-4

FIGURE 4. Worst-Case DS3662 Output Transition for $Z_{L}=15 \Omega$ and $R_{T}=50 \Omega$

## THE DS3662 TRANSCEIVER

The DS3662 quad trapezoidal bus transceiver has been designed specifically to minimize the noise problems discussed previously. The driver generates precise trapezoidal waveforms that reduce crosstalk and the receiver uses a low pass filter to reject noise pulses having pulse widths up to the maximum driver output transition times. Precision output circuitry optimizes noise immunity without sacrificing the high data rate capability of Schottky transceivers.

Figure 5 shows the recommended configuration for microcomputer buses. The use of a 3.4 V source with a single termination resistor at each end reduces the average power dissipation of the bus. However, a two resistor termination connected between the line and the power rails, having the same Thevenin's equivalent, can be substituted for lower cost.

Using a Miller integrator circuit, the driver generates a linearly rising and falling waveform with a constant slew rate of $0.2 \mathrm{~V} / \mathrm{ns}$ (Figure 7). This corresponds to a nominal transition time of 15 ns . Figure 6 compares the output waveform of a typical high speed driver to that of DS3662 under different load conditions. It should be noted that even under heavy loading, the regular drivers have peak slew rates that are much higher than the average. On the other hand, the trapezoidal waveform has a much lower slew rate with only a slight increase in the transition time. Such an increase in the transition time has little or no effect on the data rates. In fact, the high fidelity of the DS3662 driver output waveform allows pulse widths as low as 20 ns to be transmitted on the bus.


FIGURE 5. Recommended Bus Termination for Heavily Loaded Microstrip Backplanes


Note 1: Typical high speed driver output unloaded; $t_{r}=t_{f} \approx 3 \mathrm{~ns}$
Note 2: Typical high speed driver output loaded; $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}} \approx 10 \mathrm{~ns}$
Note 3: Typical output of controlled slew rate driver which is load independent; $t_{r}=t_{f} \approx 15 \mathrm{~ns}$
FIGURE 6. Waveform Comparison


TL/F/5281.7

FIGURE 7. DS3662 Driver

The receiver consists of a low pass filter followed by a high speed comparator, with a typical threshold of 1.7 V (Figure 8). The noise immunity of the receiver is specified in terms of the width of a 2.5 V pulse that is guaranteed to be rejected by the receiver (Figure 9). The receiver typically rejects a 20 ns pulse going positive from the ground level or going negative from the 3.4 V logic 1 level. The receiver threshold lies within a specified 400 mV region over the supply and temperature range and is centered between the low and high levels of the bus for a symmetrical noise margin.


FIGURE 8. DS3662 Receiver


Other features of the device include a $100 \mu$ A maximum DC bus loading specification under power ON or OFF condition and a glitch-free power up/down protection on the bus output.
Figure 10 shows the typical driver output waveform as compared to a standard high speed transceiver output. Oscillograms in Figure 11 demonstrate the ability of the receiver to distinguish the trapezoidal signal from noise. Here the receiver rejects a noise pulse of 19 ns width, while accepting a narrower signal pulse ( 16 ns ) of the same peak amplitude (the signal is triangular because of the pulse width which is smaller than the transition time).


Rejects positive or negative going noise pulses of pulse widths up to 20 ns typical. Detects and propagates trapezoidal signal pulses in 20 ns typical.

FIGURE 9. Receiver Noise Immunity

FIGURE 10. Output Waveforms


FIGURE 11. DS3662 Receiver Response

The performance of the transceiver under actual operating conditions is demonstrated in Figure 12. The oscillograms clearly show the capability of the DS3662 in real life situations. Here it is compared with the DS8834 under identical conditions. The transceivers drive a minicomputer bus (flat ribbon cable) 100 feet long, terminated at the far end with taps at various lengths for connecting to the receiver input. The cable is randomly folded to generate crosstalk between the various parts. In addition, a noise pulse induced on the signal line by driving an adja-
cent line with a pulse generator. As can be seen, the DS8834 device with fast rise and fall times on the driver output generates more crosstalk and its receiver easily responds to this crosstalk and to the externally induced noise (even though it has hysteresis!), limiting the useful length of the bus to less than 10 feet. In contrast, the DS3662's driver generates much less crosstalk and its receiver is immune to the induced noise even when the noise amplitude exceeds the signal amplitude as seen on the oscillogram at 50 feet.


FIGURE 12. DS3662 vs Typical Schottky Transceiver—Real World Performance

## WHAT NEXT?

Since crosstalk scales with the signal amplitude, reducing the signal swing has no effect on the noise immunity as long as the percentage noise margin remains the same. On the other hand, there are several advantages in having a lower signal swing. It reduces the drive current requirement of the driver thus reducing its output capacitance. Lower capacitive loading on the bus decreases its impedance reducing the drive requirement even further. Having a lower current drive not only reduces the power dissipated at the terminations but also allows better matching of the termination due to the increased line impedance. In the ideal limiting case the driver has negligible loading effect on the bus and thus allows perfect termination under all load conditions.

In practice however, there are some obvious limitations. The receiver thresholds have to be maintained within tighter limits at lower signal swings to maintain the same percentage noise margin. Also, the capacitive loading is difficult to reduce beyond a certain point, due to the diminishing return in the way of lower current rating, as the loaded bus impedance approaches the unloaded impedance. However, the capacitance of an open collector driver output can be reduced significantly by using a Schottky diode as shown in Figure 13. The diode isolates the driver capacitance when the output is disabled. Using reduced signal swings and precise receiver thresholds, such a transceiver can provide significant improvements in microcomputer bus performance.

## CONCLUSION

A well designed bus transceiver goes a long way in improving the noise immunity of a single-ended TTL bus. Further improvements in bus performance may come from the use of reduced voltage swings and better transceiver designs for lower bus loading and tighter receiver threshold limits. Although such approaches may not be TTL compatible, the improvement in performance gained may indeed justify a new standard for bus transceivers.

## REFERENCES

1) Bill Fowler, "Transmission Line Characteristics," National Semiconductor-Application Note 108, May 1974
2) A. Feller, H. P. Kaupp and J. J. Digiacomo, "Crosstalk And Reflections In High Speed Digital Systems," pro-ceedings-Fall Joint Computer Conference, pp. 511-525, 1965
3) R. V. Balakrishnan, "Bus Optimizer," National Semiconductor-Application Note 259, April 1981
4) David Montgomery, "Borrowing RF Techniques For Digital Design," Computer Design, pp. 207-217, May 1982
5) R. V. Balakrishnan, "Eliminating Crosstalk Over Long Distance Busing," Computer Design, pp. 155-162, March 1982


FIGURE 13. High Speed Bus Transceiver with Low Output Loading for Microcomputer Backplanes

## DS3666 IEEE-488 GPIB Transceiver

## General Description

The DS3666 is a high-speed-Schottky 8-channel bidirectional transceiver designed to interface TTL/MOS logic to the IEEE Standard 488-1978 General Purpose Interface Bus. PNP inputs are used at all driver inputs for minimum loading, and hysteresis is provided at all receiver inputs for added noise margin. The IEEE-488 required bus termination is provided internally with an active turn-off feature which disconnects the termination from the bus when $V_{C C}$ is removed. A power up/down protection circuit is included at all bus outputs to provide glitch-free operation during $V_{C C}$ power up or down. Implementing the IEEE-488 bus interface is accomplished by connecting two DS3666 devices together using the expansion control inputs provided. Each device is assigned to 4 data channels and 4 management signal channels to achieve the 16 -line format.

## Features

- 8-channel bi-directional non-inverting transceivers
- Bi-directional control implemented with TRI-STATE ${ }^{\oplus}$ output design
- Meets IEEE Standard 488-1978
- High speed Schottky design
- Low power consumption
- High impedance PNP inputs (drivers)
- 500 mV (typ) input hysteresis (receivers)
- On-chip bus terminators
- No bus loading when $V_{C C}$ is removed
- Power up/down protection (glitch-free)
- Mode control implements 2-device expansion for complete IEEE-488 interface configuration
- Accommodates multi-controller systems


## Connection Diagram

Dual-In-Line Package


[^19]

TRANSCEIVER DIRECTION

| Control Input Level |  |  |  |  | Transceiver Signal Direction |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mode | SC | TE | DC | ATN/EOI | REN/IFC | NRFD/NDAC | SRQ/DAV | EOIIATN | Data |
| X | H | X | $X$ | X | T |  |  |  |  |
| X | L | X | X | X | R |  |  |  |  |
| X | X | H | X | X |  | R | . |  | T |
| X | X | L | X | X |  | T |  |  | R |
| H | X | H | X | X |  |  | T |  |  |
| H | X | L | X | X |  |  | R |  |  |
| H | X | X | H | X |  |  |  | R |  |
| H | X | X | L | X |  |  |  | T |  |
| L | X | X | H | X | . |  | T |  |  |
| L | X | X | L | X | . |  | R |  |  |
| L | X | H | X | 'H |  |  |  | T |  |
| L | X | L | X | - H |  |  |  | R |  |
| L | X | X | H | - L |  | - |  | R |  |
| L | X | X | L | L |  |  |  | T |  |

OUTPUT CONFIGURATION

| Control Input Level |  |  |  | Transceiver Bus Output Configuration |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Mode | ATN/EOI | EOI/ATN* | Data | SRQ/DAV |  |
| X | H | H | Totem-Pole |  |  |
| X | H | L | Totem-Pole |  |  |
| X | L | H | Totem-Pole |  |  |
| X | L | L | Open Collector |  |  |
| H | X | X |  | Totem-Pole |  |
| L | X | X |  | Open Collector |  |

$H=$ High level input
$L=$ Low level input
$X=$ Don't care
$T=$ Transmit, i.e., signal outputted to bus
$R=$ Receive, i.e., signal outputted to terminal

* The EOIIATN transceiver signal level is sensed for internal logic control of bus port data output configuration


## Functional Description

The DS3666 is an 8-channel bi-directional transceiver with internal logic specifically configured to implement the IEEE-488 bus interface. Expansion logic is included so that two DS3666 devices may be interconnected to form the complete 16 -line interface. This approach is equivalent to pairing the DS75160A and the DS75162A devices to implement the 16 -line bus. The port connections to the bus lines have internal terminators, in accordance with the IEEE-488 Standard, that are deactivated when the device is powered down. This feature guarantees no bus loading when $\mathrm{V}_{\mathrm{cc}}=0 \mathrm{~V}$. The bus port data outputs have a control mode that either enables or disables the active upper stage of the totem-pole configuration. When the upper stage is disabled, the data outputs operate as open collector outputs, which are necessary for parallel polling. In compliance with the system organization of the management signal lines, the NRFD/NDAC bus port output is a fixed open collector configuration. Also, the SRQ/DAV bus port output is configured so that the SRQ output is open collector in the expanded implementation of the device. Transceiver direction control is divided into three groups. The NRFD/NDAC and data lines are controlled by the TE input. The REN/IFC line is controlled by the SC input. And
the EOI/ATN and SRQ/DAV lines are controlled by the TE or DC input, depending on the expansion mode. A special case is the direction of the designated EOI line, which is a function of both the TE and DC inputs, as well as the logic level present on the ATN line.

TABLE OF SIGNAL LINE ABBREVIATIONS

| Signal Line <br> Classification | Mnemonic | Definition |
| :--- | :---: | :--- |
| Control <br> Signals | DC | Direction Control |
|  | TE | Talk Enable |
|  | SC | System Controller |
| Management <br> Signals | Data A, Data B, | Bi-directional Data |
|  | Data C, Data D | Transceivers |
|  | ATN | Attention |
|  | DAV | Data Valid |
|  | EOI | End or Identify |
|  | IFC | Interface Clear |
|  | NDAC | Not Data Accepted |
|  | NRFD | Not Ready for Data |
|  | REN | Remote Enable |

IEEE-488 Interface Configuration Truth Tables (see Contiguration Diagram)

MANAGEMENT SIGNALS

| Control Input Level |  |  |  | Transceiver Signal Direction |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SC | TE | DC |  |  | EOI | REN | IFC | SRQ | NRFD | NDAC | DAV |
| H | H | H |  | R |  | T | T | T | R | R | T |
| H | H | L |  | T |  | T | T | R | R | R | T |
| H | L | H |  | R |  | T | T | T | T | T | R |
| H | L | L |  | T |  | T | T | R | T | T | R |
| L | H | H |  | R |  | R | R | T | R | R | T |
| L | H | L |  | T |  | R | R | R | R | R | T |
| L | L | H |  | R |  | R | R | T | T | T | R |
| L | L | L |  | T |  | R | R | R | T | T | R |
| X | H | X | H |  | T |  |  |  |  |  |  |
| X | L | $X$ | H |  | R |  |  |  |  |  |  |
| X | X | H | L |  | R |  |  |  |  |  |  |
| X | X | L | L |  | T |  |  |  |  |  |  |

$\mathrm{H}=$ High level input
$\mathrm{L}=$ Low level input
$X=$ Don't care
$T=$ Transmit, i.e., signal outputted to bus
$R=$ Receive, i.e., signal outputted to terminal
*The ATN signal level is sensed for internal multiplex control of EOI transmission direction logic

DATA SIGNALS

| Control Input Level |  |  | Data Transceivers |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ATN | EOI | TE | Direction | Bus Port Configuration |  |
| X | X | L | R | Input |  |
| H | H | H | T | Totem-Pole Output |  |
| H | L | H | T | Totem-Pole Output |  |
| L | H | H | T | Totem-Pole Output |  |
| L | L | H | T | Open Collector Output |  |



Absolute Maximum Ratings ${ }_{(\text {Note 1) }}$

## Operating Conditions

|  |  |  | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage, $\mathrm{V}_{\text {cc }}$ | 7.0 V | $\mathrm{V}_{\mathrm{CC}}$, Supply Voltage | 4.75 | 5.25 | V |
| Input Voltage | 5.5 V | $\mathrm{T}_{\mathrm{A}}$, Ambient Temperature | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ | Iol, Output Low Current: Bus |  | 48 | mA |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ Molded Package | 2005 mW | Terminal |  | 16 | mA |
| Lead Temperature(Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |  |  |  |  |

*Derate molded package $16.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

Electrical Characteristics (Notes 2 and 3)

| Parameter |  |  |  | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | High-Level Input Voltage |  |  |  | 2 |  |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-Level Input Voltage |  |  |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IK}}$ | Input Clamp Voltage |  | $\mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA}$ |  |  | $-0.8$ | -1.5 | V |
| $\mathrm{V}_{\text {HYS }}$ | Input Hysteresis | 'Bus |  |  | 400 | 500 |  | mV |
| $\mathrm{V}_{\mathrm{OH}}$ | High-Level Output Voltage | Terminal | $\mathrm{I}_{\mathrm{OH}}=-800 \mu \mathrm{~A}$ |  | 2.7 | 3.5 |  | V |
|  |  | Bus (Note 5) | $\mathrm{l}_{\mathrm{OH}}=-5.2 \mathrm{~mA}$ |  | 2.5 | 3.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-Level Output Voltage | Terminal | $\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  |  | 0.3 | 0.5 | V |
|  |  | Bus | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA}$ |  |  | 0.4 | 0.5 |  |
| $\mathrm{I}_{\mathrm{IH}}$ | High-Level Input Current | Terminal and Control Inputs | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  | 0.2 | 100 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 0.1 | 20 |  |
| IIL | Low-Level Input Current |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ |  |  | -10 | -100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {BIAS }}$ | Terminator Bias Voltage at Bus Port | Bus | Driver Disabled | $\mathrm{I}_{\text {(bus) }}=0$ (No Load) | 2.5 | 3.0 | 3.7 | V |
| I LOAD | Terminator Bus Loading Current |  | Driver <br> Disabled | $\mathrm{V}_{\text {(bus) }}=-1.5 \mathrm{~V}$ to 0.4 V | -1.3 |  |  | mA |
|  |  |  |  | $\mathrm{V}_{\text {l(bus) }}=0.4 \mathrm{~V}$ to 2.5V | 0 |  | -3.2 |  |
|  |  |  |  | $\mathrm{V}_{\text {l(bus) }}=2.5 \mathrm{~V}$ to 3.7 V |  |  | $\begin{array}{r} 2.5 \\ -3.2 \\ \hline \end{array}$ |  |
|  |  |  |  | $\mathrm{V}_{\text {(bus) }}=3.7 \mathrm{~V}$ to 5 V | 0 |  | 2.5 |  |
|  |  |  |  | $\mathrm{V}_{\text {(bus) }}=5 \mathrm{~V}$ to 5.5 V | 0.7 |  | 2.5 |  |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=0, \mathrm{~V}_{\text {l(bus) }}=0 \mathrm{~V}$ to 2.5 V |  |  |  | 40 | $\mu \mathrm{A}$ |
| los | Short-Circuit Output Current | Terminal | $\mathrm{V}_{1}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}$ (Note 4) |  | -15 | -35 | -75 | mA |
|  |  | Bus (Note 5) |  |  | -35 | -75 | -150 |  |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current |  | $\begin{aligned} & \mathrm{V}_{1}=0.8 \mathrm{~V}, \\ & \mathrm{DC}=2.0 \mathrm{~V}, \\ & \text { ATN/EOI } \end{aligned}$ | $\begin{aligned} & \mathrm{C}=2.0 \mathrm{~V}, \mathrm{TE}=2.0 \mathrm{~V}, \\ & \mathrm{Mode}=2.0 \mathrm{~V}, \\ & 2.0 \mathrm{~V} \end{aligned}$ |  | 90 | 135 | mA |
| $\mathrm{C}_{1 \mathrm{~N}}$ | Bus-Port Capacitance | Bus | $\begin{aligned} & V_{C C}=5 V \\ & f=1 M H z \end{aligned}$ | $\mathrm{r} 0 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=0 \mathrm{~V} \text { to } 2 \mathrm{~V}$ |  | 20 | 30 | pF |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified, min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range and the 4.75 V to 5.25 V power supply range. All typical values are for $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$.
Note 3: All currents into device pins are shown as positive; all currents out of device pins are shown as negative; all voltages are referenced to ground, unless otherwise specified. All values shown as max or min are so classified on absolute value basis.
Note 4: Only one output at a time should be shorted.
Note 5: This characteristic does not apply to the NRFD/NDAC bus output since it is open collector.

Switching Characteristics $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ (Note 1)

|  | Parameter | From | To | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}$ | Propagation Delay Time, Low to High Level Output | Terminal | Bus | $\begin{aligned} & \mathrm{V}_{\mathrm{L}}=2.3 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=38.3 \Omega \\ & \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF} \end{aligned}$ <br> Figure 1 |  | 10 | 20 | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay Time, High to Low Level Output |  |  |  |  | 14 | 20 |  |
| $t_{\text {PLH }}$ | Propagation Delay Time, Low to High Level Output | Bus | Terminal | $\begin{aligned} & \mathrm{V}_{\mathrm{L}}=5.0 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=240 \Omega \\ & \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF} \end{aligned}$ <br> Figure 2 |  | 14 | 20 | ns |
| $t_{\text {PHL }}$ | Propagation Delay Time, High to Low Level Output |  |  |  |  | 10 | 20 |  |
| $t_{\text {PZH }}$ | Output Enable Time to High Level | Control Inputs (Note 2) (Note 3) | Bus | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=3.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=0 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=480 \Omega \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ <br> Figure 1 |  | 23 | 40 | ns |
| $\mathrm{t}_{\text {PHZ }}$ | Output Disable Time from High Level |  |  |  |  | 15 | 27 |  |
| $t_{\text {PZL }}$. | Output Enable Time to Low Level |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=2.3 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=38.3 \Omega \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ <br> Figure 1 |  | 28 | 48 | ns |
| $t_{\text {PLZ }}$ | Output Disable Time from Low Level |  |  |  |  | 17 | 35 |  |
| $\mathrm{t}_{\text {PZH }}$ | Output Enable Time to High Level | Control Inputs (Note 2) (Note 3) | Terminal | $\begin{aligned} & \mathrm{V}_{\mathrm{l}}=3.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=0 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ <br> Figure 1 |  | 18 | 45 | ns |
| $\mathrm{t}_{\mathrm{PHZ}}$ | Output Disable Time from High Level |  |  |  |  | 22 | 33 |  |
| $\mathrm{t}_{\text {PZL }}$ | Output Enable Time to Low Level |  |  | $\begin{aligned} & \mathrm{V}_{1}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=280 \Omega \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$$\text { Figure } 1$ |  | 28 | 56 | ns |
| $t_{\text {PLZ }}$ | Output Disable Time from Low Level |  |  |  |  | 20 | 35 |  |
| $t_{\text {PZH }}$ | Output Pull-Up Enable Time | ATN/EOI <br> Input <br> (Note 2) | Bus <br> Data <br> Outputs | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{l}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=0 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=480 \Omega \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ <br> Figure 1 |  | 10 | 20 | ns |
| $t_{\text {PHZ }}$ | Output Pull-Up Disable Time |  |  |  |  | 10 | 20 |  |

Note 1: Typical values are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and are meant for reference only.
Note 2: Refer to functional truth table for control input definition.
Note 3: Test configuration should be connected to only one transceiver at a time due to the high current stress caused by the $V$, voltage source when the output connected to that input becomes active.

## Switching Load Configurations


$V_{C}$ logic high $=3.0 \mathrm{~V}$
$\mathrm{V}_{\mathrm{C}}$ logic low $=\mathrm{OV}$
${ }^{*} C_{L}$ includes jig and probe capacitance


Switching Waveforms


## Performance Characteristics

## Bus Port Load Characteristic



## IEEE-488 Specification Summary

Logic Nomenclature. When referring to the IEEE-488 specification publication, the following logic conventions are used:

1) A "true" condition corresponds to a logic low signal level.
2) A "false" condition corresponds to a logic high signal level.

Bus Specification. The IEEE-488 bus is comprised of 16 signal lines intended for digital data exchange at a maximum rate of 1 Mbaud and for a maximum transmission path length of 20 meters.

Terminal Devices. The IEEE-488 bus will support a maximum of 15 interconnected devices. These devices may be configured in four different modes of operation:

1) Talk only (e.g., counter)
2) Listen only (e.g., printer)
3) Listen and talk (e.g., multimeter)
4) Listen, talk, and control (e.g., calculator)

Data Bus. The data bus has 8 signal lines, denoted $\mathrm{DIO}_{1}$ through $\mathrm{DIO}_{8}$. These lines carry data and interface messages in a bi-directional asynchronous, bit parallel, byte serial form.

Data Byte Transfer Control Bus. These 3 signal lines are used to control the transfer of data bytes across the data bus lines.

1) NRFD (Not Ready for Data). This signal originates from a listen device and indicates to a talker that a listen device is not ready to accept data.
2) DAV (Data Valid). This signal originates from a talker device and indicates to a listen device that data present on the data bus is valid.
3) NDAC (Not Data Accepted). This signal originates from a listen device and indicates to a talker device that data on the data bus has not been accepted.

General Interface Management Bus. These 5 signal lines provide general management of all bus operations.

1) ATN (Attention). This signal originates from a controller device and indicates to other devices on the bus how the data bus information is to be interpreted.
2) IFC (Interface Clear). This signal originates from a controller device and causes all interface logic to be set to a known state.
3) REN (Remote Enable). This signal originates from a controller device and is used in conjunction with other messages to tell a remote device which of two sources of information is to be used. The source is designated as being remote or local.
4) SRQ (Service Request). This signal is generated by a remote device to indicate to the controller device a need for attention.
5) EOI (End or Identify). This signal is generated by a talker device to indicate the end of a multibyte transfer. This signal may also originate from a controller, in conjunction with ATN to execute a polling sequence.

## DS3667 TRI-STATE ${ }^{\circledR}$ Bidirectional Transceiver

## General Description

The DS3667 is a high speed Schottky 8-channel bidirectional transceiver designed for digital information and communication systems. Pin selectable totem-pole/open collector outputs are provided at all driver outputs. This feature, together with the Dumb Mode which puts both driver and receiver outputs in TRI-STATE at the same time, means higher flexibility of system design. PNP inputs are used at all driver inputs for minimum loading, and hysteresis is provided at all receiver inputs for added noise margin. A power up/down protection circuit is included at all outputs to provide glitch-free operation during $V_{C C}$ power up or down.

## Features

- 8-channel bidirectional non-inverting transceivers
- Bidirectional control implemented with TRI-STATE output design
- High speed Schottky design
- Low power consumption
- High impedance PNP inputs (drivers)
- Pin selectable totem-pole/open collector outputs (drivers)
- 500 mV (typ) input hysteresis (receivers)
- Power up/down protection (glitch-free)
- Dumb Mode capability


## Connection Diagram



TRI-STATE** is a registered trademark of National Semiconductor Corp.

## Logic Diagram



Functional Truth Table

| Control <br> Input <br> Level |  | Data Transceivers |  |  |
| :---: | :---: | :---: | :---: | :---: |
| TE | PE | Mode | Bus Port | Terminal Port |
| H | H | T | Totem-Pole <br> Output | Input |
| H | L | T | Open <br> Collector <br> Output | Input |
| L | H | R | Input | Output |
| L | L | D | TRI-STATE | TRI-STATE |

H: High Level Input
L: Low Level Input
T: Transmitting Mode
R: Receiving Mode
D: Dumb Mode

Note 1:-D Denotes driver
Note 2: $-\sqrt[\sim]{-}$ Denotes receiver

Absolute Maximum Ratings (Note 1)

|  |  |  | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage, $\mathrm{V}_{\text {CC }}$ | 7.0V | $V_{C C}$, Supply Voltage | 4.75 | 5.25 | V |
| Input Voltage | 5.5 V | $\mathrm{T}_{\mathrm{A}}$, Ambient Temperature | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ | IOL, Output Low Current |  |  |  |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  | Bus |  | 48 | mA |
| Molded Package | 1832 mW | Terminal | , | 16 | mA |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |  |  |  |  |



## Electrical Characteristics (Notes 2 and 3)

| Parameter |  |  | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IK}}$ | Input Clamp Voltage |  | $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  | $-0.8$ | -1.5 | V |
| $\mathrm{V}_{\mathrm{HYS}}$ | Input Hysteresis | Bus |  | 400 | 500 |  | mV |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | Terminal | $\mathrm{I}_{\mathrm{OH}}=-800 \mu \mathrm{~A}$ | 2.7 | 3.5 |  | V |
|  |  | Bus | $\mathrm{I}_{\mathrm{OH}}=-5.2 \mathrm{~mA}$ | 2.5 | 3.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | Terminal | $\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.3 | 0.5 | V |
|  |  | Bus | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA}$ |  | 0.4 | 0.5 |  |
| $\mathrm{I}_{\mathrm{IH}}$ | High Level Input Current | TE, PE | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  | 0.2 | 100 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  | 0.1 | 20 |  |
|  |  | Terminal and Bus | $\mathrm{V}_{1}=4 \mathrm{~V}$ |  |  | 200 |  |
| $\mathrm{I}_{\mathrm{IL}}$ | Low Level Input Current | Terminal and TE, PE | $V_{1}=0.5 \mathrm{~V}$ |  | -10 | -100 | $\mu \mathrm{A}$ |
|  |  | Bus |  |  | -0.4 | -1.0 | mA |
| $\mathrm{I}_{0}$ | Short Circuit Output Current | Terminal | $\mathrm{V}_{1}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}$ (Note 4) | -15 | -35 | -75 | mA |
|  |  | Bus |  | -50 | -120 | -200 |  |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current |  | Transmit, $\mathrm{TE}=2 \mathrm{~V}, \mathrm{PE}=2 \mathrm{~V}, \mathrm{~V}_{1}=0.8 \mathrm{~V}$ |  | 75 | 100 | mA |
|  |  |  | Receive, $\mathrm{TE}=0.8 \mathrm{~V}, \mathrm{PE}=2 \mathrm{~V}, \mathrm{~V}_{1}=0.8 \mathrm{~V}$ |  | 65 | 90 |  |
| $\mathrm{C}_{\mathrm{IN}}$ | Bus-Port Capacitance | Bus | $\begin{aligned} & V_{C C}=0 V, V_{1}=0 V \\ & f=10 \mathrm{kHz}(\text { Note } 5) \end{aligned}$ |  | 20 | 30 | pF |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified, min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range and the 4.75 V to 5.25 V power supply range. All typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and $V_{C C}=5.0 \mathrm{~V}$.
Note 3: All currents into device pins are shown as positive; all currents out of device pins are shown as negative; all voltages are referenced to ground, unless otherwise specified. All values shown as max or min are so classified on absolute value basis.
Note 4: Only one output at a time should be shorted.
Note 5: This parameter is guaranteed by design. It is not a tested parameter.

Switching Characteristics $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ (Note 1)

|  | Parameter | From | To | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}$ | Propagation Delay Time, Low to High Level Output | Terminal | Bus | $\begin{aligned} & \mathrm{V}_{\mathrm{L}}=2.3 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=38.3 \Omega \\ & \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF} \end{aligned}$ <br> Figure 1 |  | 10 | 20 | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay Time, High to Low Level Output |  |  |  |  | 14 | 20 | ns |
| $t_{\text {PLH }}$ | Propagation Delay Time, Low to High Level Output | Bus | Terminal | $\begin{aligned} & \mathrm{V}_{\mathrm{L}}=5.0 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=240 \Omega \\ & \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF} \end{aligned}$ <br> Figure 2 |  | 15 | 20 | ns |
| $t_{\text {PHL }}$ | Propagation Delay Time, High to Low Level Output |  |  |  |  | 10 | 20 | ns |
| $\mathrm{t}_{\text {PZH }}$ | Output Enable Time to High Level |  | Bus | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=3.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=0 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=480 \Omega \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \text { Figure 1 } \\ & \hline \end{aligned}$ |  | 19 | 30 | ns |
| $\mathrm{t}_{\mathrm{PHZ}}$ | Output Disable Time from High Level |  |  |  |  | 15 | 20 | ns |
| $\mathrm{t}_{\text {PZL }}$ | Output Enable Time to Low Level |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=2.3 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=38.3 \Omega \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ <br> Figure 1 |  | 24 | 40 | ns |
| $t_{\text {PLZ }}$ | Output Disable Time from Low Level |  |  |  |  | 17 | 30 | ns |
| $\mathrm{t}_{\mathrm{PZH}}$ | Output Enable Time to High Level | TE, PE <br> (Note 2) <br> (Note 3) | Terminal | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=3.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=0 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \text { Figure 1 } \\ & \hline \end{aligned}$ |  | 19 | 35 | ns |
| $\mathrm{t}_{\text {PHZ }}$ | Output Disable Time from High Level |  |  |  |  | 17 | 25 | ns |
| $t_{\text {PZL }}$ | Output Enable Time to Low Level |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=280 \Omega \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ <br> Figure 1 |  | 27 | 40 | ns |
| $t_{\text {PLZ }}$ | Output Disable Time from Low Level |  |  |  |  | 17 | 30 | ns |
| $\mathrm{t}_{\mathrm{PZH}}$ | Output Pull-Up Enable Time | PE <br> (Note 2) | Bus | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=0 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=480 \Omega \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ <br> Figure 1 |  | 10 | 20 | ns |
| $\mathrm{t}_{\text {PHZ }}$ | Output Pull-Up Disable Time |  |  |  |  | 10 | 20 | ns |

Note 1: All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 2: Refer to Functional Truth Table for control input definition.
Note 3: Test configuration should be connected to only one transceiver at a time due to the high current stress caused by the $V_{1}$ voltage source when the output connected to that input becomes active.

## Switching Load Configurations



FIGURE 1
FIGURE 2


TL/F/5245-7


## DS75160A/DS75161A/DS75162A IEEE-488 GPIB Transceivers

## General Description

This family of high-speed-Schottky8-channel bi-directional transceivers is designed to interface TTL/MOS logic to the IEEE Standard 488-1978 General Purpose Interface Bus (GPIB). PNP inputs are used at all driver inputs for minimum loading, and hysteresis is provided at all receiver inputs for added noise margin. The IEEE-488 required bus termination is provided internally with an active turn-off feature which disconnects the termination from the bus when $\mathrm{V}_{\mathrm{CC}}$ is removed. A power up/down protection circuit is included at all bus outputs to provide glitch-free operation during $\mathrm{V}_{\mathrm{CC}}$ power up or down.
The General Purpose Interface Bus is comprised of 16 signal lines-8 for data and 8 for interface management. The data lines are always implemented with DS75160A, and the management lines are either implemented with DS75161A in a single-controller system, or with DS75162A in a multi-controller system.

## Features

- 8-channel bi-directional non-inverting transceivers
- Bi-directional control implemented with TRI-STATE ${ }^{\circledR}$ output design
- Meets IEEE Standard 488-1978
- High-speed Schottky design
- Low power consumption
- High impedance PNP inputs (drivers)
- 500 mV (typ) input hysteresis (receivers)
- On-chip bus terminators
- No bus loading when $V_{C C}$ is removed
- Power up/down protection (glitch-free)
- Pin selectable open collector mode on DS75160A driver outputs
- Accommodates multi-controller systems

Connection Diagrams (Top Views)



Dual-In-Line Package


## Functional Description

## Logic Diagrams

## DS75160A

This device is an 8-channel bi-directional transceiver with one common direction control input, denoted TE. When used to implement the IEEE-488 bus, this device is connected to the eight data bus lines, designated $\mathrm{DIO}_{1}-\mathrm{DIO}_{8}$. The port connections to the bus lines have internal terminators, in accordance with the IEEE-488 Standard, that are deactivated when the device is powered down. This feature guarantees no bus loading when $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$. The bus port outputs also have a control mode that either enables or disables the active upper stage of the totem-pole configuration. When this control input, denoted PE, is in the high state, the bus outputs operate in the high-speed totem-pole mode. When PE is in the low state, the bus outputs operate as open collector outputs which are necessary for parallel polling.

## DS75161A

This device is also an 8-channel bi-directional transceiver which is specifically configured to implement the eight management signal lines of the IEEE-488 bus. This device, paired with the DS75160A, forms the complete 16-line interface between the IEEE- 488 bus and a single controller instrumentation system. In compliance with the system organization of the management signal lines, the SRQ, NDAC, and NRFD bus port outputs are open collector. In contrast to the DS75160A, these open collector outputs are a fixed configuration. The direction control is divided into three groups. The DAV, NDAC, and NRFD transceiver directions are controlled by the TE input. The ATN, SRQ, REN, and IFC transceiver directions are controlled by the DC input. The EOI transceiver direction is a function of both the TE and DC inputs, as well as the logic level present on the ATN channel. The port connections to the bus lines have internal terminators identical to the DS75160A.

## DS75162A

This device is identical to the DS75161A, except that an additional direction control input is provided, denoted SC. The SC input controls the direction of the REN and IFC transceivers that are normally controlled by the DC input on the DS75161A. This additional control function is instrumental in implementing multiple controller systems.

TABLE OF SIGNAL LINE ABBREVIATIONS

| Signal Line Classification | Mnemonic | Definition | Device |
| :---: | :---: | :---: | :---: |
| Control Signals | DC | Direction Control | DS75161A/DS75162A |
|  | PE | Pull-Up Enable | DS75160A |
|  | TE | Talk Enable | All |
|  | SC | System Controller | DS75162A |
| Data I/O Ports | B1-B8 | Bus Side of Device | DS75160A |
|  | D1-D8 | Terminal Side of Device |  |
| Management Signals | ATN | Attention | DS75161A/DS75162A |
|  | DAV | Data Valid |  |
|  | EOI | End or Identify |  |
|  | IFC | Interface Clear |  |
|  | NDAC | Not Data Accepted |  |
|  | NRFD | Not Ready for Data |  |
|  | REN | Remote Enable |  |
|  | SRQ | Service Request |  |



Note 1: D Denotes driver
Note 2: - R Denotes receiver
Note 3: Driver and receiver outputs are totem-pole configurations
Note 4: The driver outputs of DS75160A can have their active pull-ups disabled by switching the PE input (pin 11) to the logic low state. This mode configures the outputs as open collector.

## Logic Diagrams (Continued)



Note 1:-D Denotes driver
Note 2: $\sqrt[\sim]{-1}$ Denotes receiver
Note 3: Symbol "OC" specifies open collector output
Note 4: Driver and receiver outputs that are not specified "OC" are totem-pole configurations

Absolute Maximum Ratings (Note 1)

## Operating Conditions

|  |  |  | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ | 7.0 V | $\mathrm{V}_{\mathrm{CC}}$, Supply Voltage | 4.75 | 5.25 | $V$ |
| Input Voltage | 5.5 V | $\mathrm{T}_{\mathrm{A}}$, Ambient Temperature | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ | IOL Output Low Current |  |  |  |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  | Bus |  | 48 | mA |
| Molded Package | 1897 mW | Terminal |  | 16 | mA |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ | *Derate molded package $15.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. |  |  |  |

Electrical Characteristics (Notes 2 and 3)

| Parameter |  |  |  | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | High-Level Input Voltage |  |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-Level Input Voltage |  |  |  |  | * | 0.8 | V |
| $\mathrm{V}_{\text {IK }}$ | Input Clamp Voltage |  | $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  | $-0.8$ | -1.5 | V |
| $\mathrm{V}_{\text {HYS }}$ | Input Hysteresis | Bus | . |  | 400 | 500 |  | mV |
| $\mathrm{V}_{\mathrm{OH}}$ | High-Level Output Voltage | Terminal | $\mathrm{I}_{\mathrm{OH}}=-800 \mu \mathrm{~A}$ |  | 2.7 | 3.5 |  | V |
|  |  | Bus (Note 5) | $\mathrm{l}_{\mathrm{OH}}=-5.2 \mathrm{~mA}$ |  | 2.5 | 3.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-Level Output Voltage | Terminal | $\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  |  | 0.3 | 0.5 | V |
|  |  | Bus | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA}$ |  |  | 0.4 | 0.5 |  |
| $I_{1 H}$ | High-Level Input Current | Terminal and TE, PE,DC, SC Inputs | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  | 0.2 | 100 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 0.1 | 20 |  |
| IIL | Low-Level Input Current |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ |  |  | -10 | -100 | $\mu \mathrm{A}^{\prime}$ |
| $\mathrm{V}_{\text {BIAS }}$ | Terminator Bias Voltage at Bus Port | Bus | Driver Disabled | $\mathrm{I}_{\text {(bus) }}=0$ (No Load) | 2.5 | 3.0 | 3.7 | V |
| load | Terminator Bus Loading Current |  | Driver <br> Disabled | $\mathrm{V}_{\text {(bus) }}=-1.5 \mathrm{~V}$ to 0.4 V | -1.3 |  |  | mA |
|  |  |  |  | $\mathrm{V}_{\text {l(bus) }}=0.4 \mathrm{~V}$ to 2.5V | 0 |  | -3.2 |  |
|  |  |  |  | $\mathrm{V}_{\mathrm{l} \text { (bus) }}=2.5 \mathrm{~V}$ to 3.7 V |  |  | $\begin{array}{r}2.5 \\ -3.2 \\ \hline\end{array}$ |  |
|  |  |  |  | $\mathrm{V}_{\mathrm{l}}$ (bus) $=3.7 \mathrm{~V}$ to 5 V | 0 |  | 2.5 |  |
|  |  |  |  | $V_{l(\text { bus })}=5 \mathrm{~V}$ to 5.5 V | 0.7 |  | 2.5 |  |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=0, \mathrm{~V}_{\text {(bus) }}=0 \mathrm{~V}$ to 2.5 V |  |  |  | 40 | $\mu \mathrm{A}$ |
| los | Short-Circuit Output Current | Terminal | $\mathrm{V}_{1}=2 \mathrm{~V}, \mathrm{~V}_{0}=0 \mathrm{~V}$ ( Note 4) |  | -15 | -35 | -75 | mA |
|  |  | Bus (Note 5) |  |  | -35 | -75 | -150 |  |
| ICC | Supply Current | DS75160A | Transmit, $\mathrm{TE}=2 \mathrm{~V}, \mathrm{PE}=2 \mathrm{~V}, \mathrm{~V}_{1}=0.8 \mathrm{~V}$ |  |  | 85 | 125 | mA |
|  |  |  | $\text { Receive, } \mathrm{TE}=0.8 \mathrm{~V}, \mathrm{PE}=2 \mathrm{~V}, \mathrm{~V}_{1}=0.8 \mathrm{~V}$ |  |  | 70 | 100 |  |
|  |  | DS75161A |  |  |  | 84 | 125 |  |
|  |  | DS75162A | $\mathrm{TE}=0.8 \mathrm{~V}, \mathrm{DC}=0.8 \mathrm{~V}, \mathrm{SC}=2 \mathrm{~V}, \mathrm{~V}_{1}=0.8 \mathrm{~V}$ |  |  | 85 | 125 |  |
| $\mathrm{C}_{\text {IN }}$ | Bus-Port Capacitance | Bus | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \mathrm{C} \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ | $\text { r } 0 \mathrm{~V}, \mathrm{~V}_{1}=0 \mathrm{~V} \text { to } 2 \mathrm{~V}$ |  | 20 | 30 | pF |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified, min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range and the 4.75 V to 5.25 V power supply range. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{C}}=5.0 \mathrm{~V}$.
Note 3: All currents into device pins are shown as positive; all currents out of device pins are shown as negative; all voltages are referenced to ground, unless otherwise specified. All values shown as max or min are so classified on absolute value basis.
Note 4: Only one output at a time should be shorted.
Note 5: This characteristic does not apply to outputs on DS75161A and DS75162A that are open collector.

Switching Characteristics $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ (Note 1)

| Parameter |  | From | To | Conditions | DS75160A |  |  | DS75161A |  |  | DS75162A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $t_{\text {PLH }}$ | Propagation Delay Time, Low to High Level Output |  | Terminal | Bus | $\begin{aligned} & \mathrm{V}_{\mathrm{L}}=2.3 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=38.3 \Omega \\ & \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF} \end{aligned}$ <br> Figure 1 |  | 10 | 20 |  | 10 | 20 |  | 10 | 20 | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay Time, High to Low Level Output |  |  |  |  | 14 | 20 |  | 14 | 20 |  | 14 | 20 | ns |
| $t_{\text {PLH }}$ | Propagation Delay Time, Low to High Level Output | Bus | Terminal | $\begin{aligned} & \mathrm{V}_{\mathrm{L}}=5.0 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=240 \Omega \\ & \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF} \end{aligned}$ <br> Figure 2 |  | 14 | 20 |  | 14 | 20 |  | 14 | 20 | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay Time, High to Low Level Output |  |  |  |  | 10 | 20 |  | 10 | 20 |  | 10 | 20 | ns |
| $t_{\text {PZH }}$ | Output Enable Time to High Level | TE, DC, or SC <br> (Note 2) <br> (Note 3) | Bus | $\begin{aligned} & \mathrm{V}_{1}=3.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=0 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=480 \Omega \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ <br> Figure 1 |  | 19 | 32 |  | 23 | 40 |  | 23 | 40 | ns |
| $\mathrm{t}_{\mathrm{PHZ}}$ | Output Disable Time from High Level |  |  |  |  | 15 | 22 |  | 15 | 25 |  | 15 | 25 | ns |
| $t_{\text {PZL }}$ | Output Enable Time to Low Level |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=2.3 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=38.3 \Omega \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ <br> Figure 1 |  | 24 | 35 |  | 28 | 48 |  | 28 | 48 | ns |
| $t_{\text {PLZ }}$ | Output Disable Time from Low Level |  |  |  |  | 17 | 25 |  | 17 | 27 |  | 17 | 27 | ns |
| $\mathrm{t}_{\mathrm{PZH}}$ | Output Enable Time to High Level | TE, DC, or SC <br> (Note 2) <br> (Note 3) | Terminal | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=3.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=0 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ <br> Figure 1 |  | 17 | 33 |  | 18 | 40 |  | 18 | 40 | ns |
| $\mathrm{t}_{\mathrm{PHZ}}$ | Output Disable Time from High Level |  |  |  |  | 15 | 25 |  | 22 | 33 |  | 22 | 33 | ns |
| $t_{\text {PZL }}$ | Output Enable Time to Low Level |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=280 \Omega \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ <br> Figure 1 |  | 25 | 39 |  | 28 | 52 |  | 28 | 52 | ns |
| $t_{\text {PLZ }}$ | Output Disable Time from Low Level |  |  |  |  | 15 | 27 |  | 20 | 35 |  | 20 | 35 | ns |
| $\mathrm{t}_{\mathrm{PZH}}$ | Output Pull-Up Enable Time (DS75160A Only) | $\begin{aligned} & \text { PE } \\ & \text { (Note 2) } \end{aligned}$ | Bus | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=0 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=480 \Omega \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ <br> Figure 1 |  | 10 | 17 |  | NA |  |  | NA |  | ns |
| $\mathrm{t}_{\mathrm{PHZ}}$ | Output Pull-Up Disable Time (DS75160A Only) |  |  |  |  | 10 | 15 |  | NA |  |  | NA |  | ns |

Note 1: Typical values are for $\mathrm{V}_{\mathrm{C}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and are meant for reference only.
Note 2: Refer to Functional Truth Tables for control input definition.
Note 3: Test configuration should be connected to only one transceiver at a time due to the high current stress caused by the $V_{\text {, voltage source when }}$ the output connected to that input becomes active.

## Switching Load Configurations



Switching Waveforms
Transmit Propagation Delays


Terminal Enable/Disable Times


Bus Enable/Disable Times


TLIFIS243-12

* Input signal: $f=1.0 \mathrm{MHz}, 50 \%$ duty cycle, $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}} \leq 5 \mathrm{~ns}$


## Performance Characteristics

Bus Port Load Characteristic


DS75161A

| Control Input Level |  |  | Transceiver Signal Direction |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TE | DC |  |  | EOI | REN | IFC | SRQ | NRFD | NDAC | DAV |
| H | H |  | R |  | R | R | T | R | R | T |
| H | L |  | T |  | T | T | R | R | R | T |
| L | H |  | R |  | R | R | T | T | T | R |
| L | L |  | T |  | T | T | R | T | T | R |
| H | X | H |  | T |  |  |  |  |  |  |
| L | X | H |  | R |  |  |  |  |  |  |
| X | H | L |  | R |  |  |  |  |  |  |
| X | L | L |  | T |  |  |  |  |  |  |

DS75162A

| Control Input Level |  |  |  | Transceiver Signal Direction |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SC | TE | DC | ATN* $^{*}$ |  | EOI | REN | IFC | SRQ | NRFD | NDAC | DAV |
| H | H | H |  | R |  | T | T | T | R | R | T |
| H | H | L |  | T |  | T | T | R | R | R | T |
| H | L | H |  | R |  | T | T | T | T | T | R |
| H | L | L |  | T |  | T | T | R | T | T | R |
| L | H | H |  | R |  | R | R | T | R | R | T |
| L | H | L |  | T |  | R | R | R | R | R | T |
| L | L | H |  | R |  | R | R | T | T | T | R |
| L | L | L |  | T |  | R | R | R | T | T | R |
| X | H | X | H |  | T |  |  |  |  |  |  |
| X | L | X | H |  | R |  |  |  |  |  |  |
| X | X | H | L |  | R |  |  |  |  |  |  |
| X | L | L |  | T |  |  |  |  |  |  |  |

$H=$ High level input
L= Low level input
$\mathrm{X}=$ Don't care
$T=$ Transmit, i.e., signal outputted to bus
$R=$ Receive, i.e., signal outputted to terminal

* The ATN signal level is sensed for internal multiplex control of EOI transmission direction logic


## DS7640/DS8640 Quad NOR Unified Bus Receiver

## General Description

The DS7640 and DS8640 are quad 2-input receivers designed for use in bus organized data transmission systems interconnected by terminated $120 \Omega$ impedance lines. The external termination is intended to be $180 \Omega$ resistor from the bus to the +5 V logic supply together with a $390 \Omega$ resistor from the bus to ground. The design employs a built-in input threshold providing substantial noise immunity. Low input current allows up to 27 driver/receiver pairs to utilize a common bus.

## Features

- Low input current with normal $\mathrm{V}_{\mathrm{cc}}$ or $\mathrm{V}_{\mathrm{cc}}=0 \mathrm{~V}$ ( $30 \mu \mathrm{~A}$ typ)
- High noise immunity (1.1V typ)
- Temperature-insensitive input thresholds track bus logic levels
- TTL compatible output
- Matched, optimized noise immunity for " 1 " and " 0 " levels
- High speed (19 ns typ)


## Connection Diagram

Dual-In-Line Package


TOP VIEW
Order Number DS7640J, DS8640J
or DS8640N
See NS Package J14A or N14A

## Typical Application

$120 \Omega$ Unified Data Bus


Absolute Maximum Ratings (Note 1)

|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | 7.0 V | Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| Input Voltage | 5.5 V | DS7640 | 4.5 | 5.5 | V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | DS8640 | 4.75 | 5.25 | V |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  | Temperature ( $T_{A}$ ) |  |  |  |
| Cavity Package | 1308 mW | DS7640 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Molded Package | 1207 mW | DS8640 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |  |  |  |  |

*Derate $\quad$ ity $8.7 \mathrm{~mW} /^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$ derate package $9.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

## Electrical Characteristics

The following apply for $\mathrm{V}_{\mathrm{MIN}} \leq \mathrm{V}_{\mathrm{CC}} \leq \mathrm{V}_{\text {MAX }}, \mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\mathrm{MAX}}$, unless otherwise specified (Notes 2 and 3)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High Level Input Threshold | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {OL }}$ | DS7640 | 1.80 | 1.50 |  | V |
|  |  | DS8640 | 1.70 | 1.50 |  | V |
| Low Level Input Threshold | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {OH }}$ | DS7640 |  | 1.50 | 1.20 | V |
|  |  | DS8640 |  | 1.50 | 1.30 | V |
| $\mathrm{I}_{\mathbf{H}}$ Maximum Input Current | $\mathrm{V}_{\text {IN }}=4 \mathrm{~V}$ | $\mathrm{V}_{C C}=\mathrm{V}_{\text {MAX }}$ |  | 30 | 80 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{cc}}=0 \mathrm{~V}$ |  | 1.0 | 50 | $\mu \mathrm{A}$ |
| IL $\quad$ Maximum Input Current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}, \mathrm{~V}_{\text {cc }}=\mathrm{V}_{\text {MAX }}$ |  |  | 1.0 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OH }}$ Output Voltage | $\mathrm{I}_{\text {OH }}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ |  | 2.4 |  |  | V |
| $\mathrm{V}_{\text {OL }}$ Output Voltage | $\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ |  |  | 0.25 | 0.4 | V |
| Ios Output Short Circuit Current | $\mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {OS }}=0 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=\mathrm{V}_{\text {MAX }}$, (Note 4) |  | -18 |  | -55 | mA |
| Icc Power Supply Current | $\mathrm{V}_{\text {IN }}=4 \mathrm{~V}$, (Per Package) |  | - | 25 | 40 | mA |

Switching Characteristics $T_{A}=25^{\circ} \mathrm{C}$, nominal power supplies unless otherwise noted

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{p d}$ | Propagation Delays | (Notes 5 and 6) | Input to Logic " 1 " Output | 10 | 23 | 35 | ns |
|  |  |  | Input to Logic "0' Output | 10 | 15 | 30 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS7640 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8640. All typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.
Note 5: Fan-out of 10 load, $C_{\text {LOAD }}=15 \mathrm{pF}$ total, measured from $V_{I N}=1.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{OUT}}=1.5 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{~N}}=0 \mathrm{~V}$ to 3 V pulse.
Note 6: Apply for $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## DS7641/DS8641 Quad Unified Bus Transceiver

## General Description

The DS7641 and DS8641 are quad high speed drivers/ receivers designed for use in bus organized data transmission systems interconnected by terminated $120 \Omega$ impedance lines. The external termination is intended to be a $180 \Omega$ resistor from the bus to the +5 V logic supply together with a $390 \Omega$ resistor from the bus to ground. The bus can be terminated at one or both ends. Low bus pin current allows up to 27 driver/receiver pairs to utilize a common bus. The bus loading is unchanged when $\mathrm{V}_{\mathrm{cc}}=0 \mathrm{~V}$. The receivers incorporate tight thresholds for better bus noise immunity. One two-input NOR gate is included to disable all drivers in a package simultaneously.

## Features

- 4 separate driver/receiver pairs per package
- Guaranteed minimum bus noise immunity of 0.6 V , 1.1 V typ
- Temperature insensitive receiver thresholds track bus logic levels
- $30 \mu \mathrm{~A}$ typical bus terminal current with normal $\mathrm{V}_{\mathrm{Cc}}$ or with $\mathrm{V}_{\mathrm{cc}}=0 \mathrm{~V}$
- Open collector driver output allows wire-OR connection
- High speed
- Series 74 TTL compatible driver and disable inputs and receiver outputs


## Connection Diagram



Order Number DS7641J, DS8641J or DS8641N
See NS Package J16A or N16A

## Typical Application



## Absolute Maximum Ratings <br> (Note 1)

Operating Conditions

| Supply Voltage | 7 V |
| :--- | ---: |
| Input and Output Voltage | 5.5 V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  |
| $\quad$ Cavity Package | 1433 mW |
| $\quad$ Molded Package | 1362 mW |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |

## Electrical Characteristics

The following apply for $\mathrm{V}_{\text {MIN }} \leq \mathrm{V}_{\mathrm{CC}} \leq \mathrm{V}_{\text {MAX }}, \mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\text {MAX }}$ unless otherwise specified (Notes 2 and 3)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DRIVER AND DISABLE INPUTS |  |  |  |  |  |  |
| $\mathrm{V}_{1 H}$ Logical "1" Input Voltage |  |  | 2.0 |  |  | V |
| $V_{\text {IL }}$ Logical "0" Input Voltage |  |  |  |  | 0.8 | V |
| $I_{1}$ Logical "1" Input Current | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1. | mA |
| $I_{\text {IH }}$ Logical "1" Input Current | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  |  | 40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ Logical "0' Input Current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  | -1.6 | mA |
| $V_{C L}$ Input Diode Clamp Voltage | $\begin{aligned} & I_{D I S}=-12 \mathrm{~mA}, \mathrm{I}_{I N}=-12 \mathrm{~mA}, \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | $-12 \mathrm{~mA} \text {, }$ |  | -1 | -1.5 | V |
| DRIVER OUTPUT/RECEIVER INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OLB }}$ Low Level Bus Voltage | $V_{\text {DIS }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=2 \mathrm{~V}, \mathrm{I}_{\text {BUS }}=50 \mathrm{~mA}$ |  |  | 0.4 | 0.7 | V |
| $\mathrm{I}_{\text {IHB }} \quad$ Maximum Bus Current | $V_{\text {IN }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {BUS }}=4 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=V_{\text {MAX }}$ |  |  | 30 | 100 | $\mu \mathrm{A}$ |
| IILB Maximum Bus Current | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {BUS }}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V}$ |  |  | 2 | 100 | $\mu \mathrm{A}$ |
| High Level Receiver Threshold | $V_{\text {INO }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {OL }}=16 \mathrm{~mA}$ | DS7641 | 1.80 | 1.50 |  | V |
|  |  | DS8641 | 1.70 | 1.50 |  | V |
| Low Level Receiver Threshold | $\mathrm{V}_{\text {IND }}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | DS7641 |  | 1.50 | 1.20 | V |
|  |  | DS8641 |  | 1.50 | 1.30 | V |
| RECEIVER OUTPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ Logical "1" Output Voltage | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {BUS }}=0.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |  | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ Logical "0" Output Voltage | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {BUS }}=4 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  |  | 0.25 | 0.4 | V |
| Ios Output Short Circuit Current | $\begin{aligned} & V_{D I S}=0.8 \mathrm{~V}, V_{\text {IN }}=0.8 \mathrm{~V}, \quad V_{B U S}=0.5 \mathrm{~V}, V_{\mathrm{OS}}=0 \mathrm{~V}, \\ & V_{\mathrm{CC}}=\mathrm{V}_{\mathrm{MAX}},(\text { Note 4) } \end{aligned}$ |  | -18 |  | -55 | mA |
| Icc Supply Current | $V_{D I S}=0 V, V_{I N}=2 V, \text { (Per Package) }$ |  |  | 50 | 70 | mA |

Switching Characteristics $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, unless otherwise noted

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pd}} \quad$ Propagation Delays (Note 7) | (Note 5) |  |  |  |  |
| Disable to Bus "1" |  |  | 19 | 30 | ns |
| Disable to Bus "0" |  |  | 15 | 30 | ns |
| Driver Input to Bus "1" |  |  | 17 | 25 | ns |
| Driver Input to Bus " 0 " |  |  | 17 | 25 | ns |
| Bus to Logical "1" Receiver Output | (Note 6) |  | 20 |  | ns |
| Bus to Logical " 0 " Receiver Output |  |  | 18 | 30 | ns |

[^20]
## DS8642 Quad Transceiver

## General Description

The DS8642 is a quad transceiver designed for bus organized data transmission systems terminated by $50 \Omega$ impedance. The bus can be terminated at one or both ends. It has four bus drivers with a common strobe gate and four bus receivers. Bus driver outputs can be "OR-tied" with up to 19 other drivers and with up to 20 bus receiver loads. The bus loading is $2 k$ when $\mathrm{V}_{\mathrm{cc}}=0 \mathrm{~V}$.

## Features

- 100 mA Drive Capability
- Four separate driver/receiver pairs
- Open collector driver output allows wire-OR connection
- $50 \Omega$ line termination
- Completely TTL compatible on driver and disable inputs, and receiver outputs


## Logic and Connection Diagram

Dual-In-Line Package


Order Number DS8642J
or DS8642N
See NS Package J16A or N16A

# Absolute Maximum Ratings (Note 1) 

|  |  | MIN | MAX | UNITS |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | 7 V | Supply Voltage, $V_{C C}$ | 4.75 | 5.25 | $V^{\circ}$ |
| Input Voltage | 5.5 V | Temperature, $\mathrm{T}_{\mathrm{A}}$ | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |


| Output Voltage | 5.5 V |
| :--- | ---: |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ | 1433 mW |
| $\quad$ Cavity Package | 1362 mW |
| Molded Package | $300^{\circ} \mathrm{C}$ |

*Derate cavity package $9.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $10.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

## Electrical Characteristics (Notes 2 and 3 )

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |

## DISABLE/DRIVER INPUT

| $\mathrm{V}_{1 H}$ | Logical "1" Input Voltage | $V_{c c}=\operatorname{Min}$ |  | 2 |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IL }}$ | Logical "0' Input Voltage | $V_{c c}=$ Min |  |  |  | 0.8 | V |
| $I_{\text {IL }}$ | Logical " 0 " Input Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -0.9 | -1.6 | mA |
| $I_{\text {IH }}$ | Logical "1" Input Current | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}$ | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1 | mA |
| $V_{C D}$ | Input Clamp Voltage | $\mathrm{I}_{\mathrm{IN}}=-12 \mathrm{~mA}$ |  |  | -0.8 | -1.5 | V |

RECEIVER INPUT/BUS OUTPUT

| $\mathrm{V}_{1 \mathrm{HB}}$ | Logical "1" Input Voltage | $\mathrm{V}_{\mathrm{Cc}}=\mathrm{Max}$ | 3.1 |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {ILB }}$ | Logical " 0 " Input Voltage | $V_{C C}=\operatorname{Min}$ |  |  | 1.4 | V |
| $\mathrm{V}_{\text {CDB }}$ | Input Clamp Diode | $\mathrm{I}_{\text {IN }}=-50 \mathrm{~mA}$ |  | -1.0 | -1.5 | V |
| $\mathrm{I}_{\text {IHB }}$ | Logical "1" Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {INB }}=\mathrm{V}_{\mathrm{CC}}$ |  | 180 | 450 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {ILB }}$ | Logical " 0 " Input Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -40 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OLB }}$ | Logical "0" Output Voltage | $\mathrm{V}_{\text {CC }}=\mathrm{Min}, \mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}$ |  | 0.4 | 0.8 | V |
| $\mathrm{I}_{\text {OL }}$ | Logical " 0 " Output Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\mathrm{OL}}=0.8 \mathrm{~V}$ | 100 |  |  | mA |
| $\mathrm{I}^{\text {OHB }}$ | Power "OFF" Bus Current | $\mathrm{V}_{\text {CC }}=0 \mathrm{~V}, \mathrm{~V}_{\text {INB }}=5.25 \mathrm{~V}$ |  | 1.7 | 2.65 | mA |

RECEIVER OUTPUT

| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $V_{\text {CC }}=$ Min, $\mathrm{I}_{\text {OUT }}=-1 \mathrm{~mA}$ | 2.4 | 3.2 |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOH | Logical "1" Output Current | $\mathrm{V}_{\text {CC }}=\mathrm{Min}, \mathrm{V}_{\text {OUT }}=5.5 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| Ios | Output Short Circuit Current | $\mathrm{V}_{\text {cc }}=\mathrm{Min}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$, (Note 4) | -10 | -28 | -55 | mA |
| $\mathrm{V}_{\text {OL }}$ | Logical "0" Output Voltage | $\mathrm{V}_{\text {CC }}=\mathrm{Min}, \mathrm{I}_{\text {OUT }}=16 \mathrm{~mA}$ |  | 0.3 | 0.45 | V |


| Icc | Supply Current | $V_{\mathrm{CC}}=\operatorname{Max}$ |  | 49 | 64 |
| :--- | :--- | :--- | :--- | :--- | :--- |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8642. All typicals are given for $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted.
All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.

Switching Characteristics $T_{A}=25^{\circ} \mathrm{C}$, nominal power supplies unless otherwise noted

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {pdo }}$ | Propagation Delay to a Logical " 0 " <br> From Data Input to Receiver Output | (Figure 1) |  | 34 | 50 | ns |
| $t_{\mathrm{pd} 1}$ | Propagation Delay to a Logical " 1 " <br> From Data Input to Receiver Output | (Figure 1) |  | 25 | 50 | ns |
| $\mathrm{t}_{\mathrm{pdo}}$ | Propagation Delay to a Logical " 0 " From Strobe Input to Receiver Output | (Figure 1) |  | 38 | 55 | ns |
| $t_{\text {pd1 }}$ | Propagation Delay to a Logical "1" <br> From Strobe Input to Receiver Output | (Figure 1) |  | 25 | 55 | ns |

## Typical Performance Characteristics



## AC Test Circuit and Switching Time Waveforms


figure 1.

$\mathrm{f}=\mathbf{5} \mathrm{MHz}$
Pulse Width $=100 \mathrm{~ns}$
$t_{r}=t_{f} \approx 5 \mathrm{~ns}$

## DS7833/DS8833, DS7835/DS8835 Quad TRI-STATE ${ }^{\circledR}$ Bus Transceivers

## General Description

This family of TRI-STATE bus transceivers offer extreme versatility in bus organized data transmission systems. The data bus may be unterminated, or terminated dc or ac, at one or both ends. Drivers in the third (high impedance) state load the data bus with a negligible leakage current. The receiver input current is low allowing at least 100 driver/receiver pairs to utilize a single bus. The bus loading is unchanged when $\mathrm{V}_{\mathrm{cc}}=0 \mathrm{~V}$. The receiver incorporates hysteresis to provide greater noise immunity. All devices utilize a high current TRI-STATE output driver. The DS7833/ DS8833 and DS7835/DS8835 employ TRI-STATE outputs on the receiver also.

The DS7833/DS8833 are non-inverting quad transceivers with a common inverter driver disable control and a common inverter receiver disable control.

The DS7835/DS8835 are inverting quad transceivers with a common inverter driver disable control and a common inverter receiver disable control.

## Features

- Receiver hysteresis

400 mV typ

- Receiver noise immunity
1.4 V typ
$80 \mu \mathrm{~A}$ max
- Bus terminal current for normal $\mathrm{V}_{\mathrm{cc}}$ or $\mathrm{V}_{\mathrm{cc}}=0 \mathrm{~V}$
- Receivers

Sink
Source

16 mA at 0.4 V max 2.0 mA (Mil) at 2.4 V min $5.2 \mathrm{~mA}(\mathrm{Com})$ at 2.4 V min

- Drivers

Sink
Source $\quad 10.4 \mathrm{~mA}(\mathrm{Com})$ at 2.4 V min $5.2 \mathrm{~mA}(\mathrm{Mil})$ at 2.4 V min

- Drivers have TRI-STATE outputs

■ DS7833/DS8833, DS7835/DS8835 receivers have TRI-STATE outputs

- Capable of driving $100 \Omega$ dc-terminated buses
a Compatible with Series 54/74


## Connection Diagrams

Dual-In-Line Package


Order Number DS7833J, DS8833J
or DS8833N
See NS Package J16A or N16A

Dual-In-Line Package


Order Number DS7835J, DS8835J
or DS8835N
See NS Package J16A or N16A

# Absolute Maximum Ratings (Note 1) Operating Conditions 



Electrical Characteristics (Notes 2 and 3 )


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS 7833 , DS7835 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8833, DS8835. All typicals are given for $\mathrm{V}_{\mathrm{C}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.

Switching Characteristics $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pdO}}$ | Propagation Delay to a | (Figure 1) | DS7833/DS8833 |  | 14 | 30 | ns |
|  | Logic "0" From Input to Bus |  | DS7835/DS8835 |  | 10 | 20 | ns |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Propagation Delay to a | (Figure 1) | DS7833/DS8833 |  | 14 | 30 | ns |
|  | Logic "1" From Input to Bus |  | DS7835/DS8835 |  | 11 | 30 | ns |
| $\mathrm{t}_{\mathrm{pdo}}$ | Propagation Delay to a | (Figure 2) | DS7833/DS8833 |  | 24 | 45 | ns |
|  | Logic " 0 " From Bus to Output |  | DS7835/DS8835 |  | 16 | 35 | ns |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Propagation Delay to a | (Figure 2) | DS7833/DS8833 |  | 12 | 30 | ns |
|  | Logic " 1 " From Bus to Output |  | DS7835/DS8835 |  | 18 | 30 | ns |
| tPHZ | Delay From Disable | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF} \text {, (Figures } 1 \text { and } 2 \text { ) }$ | Driver |  | 8.0 | 20 | ns |
|  | Input to High Impedance State (From Logic "1" Level) |  | Receiver |  | 6.0 | 15 | ns |
| tPLZ | Delay From Disable Input to | $\left.\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF} \text {, (Figures } 1 \text { and } 2\right)$ | Driver |  | 20 | 35 | ns |
|  | High Impedance State (From Logic "0" Level) |  | Receiver |  | 13 | 25 | ns |
| tPZH | Delay From Disable Input to | $\left.\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \text {, (Figures } 1 \text { and } 2\right)$ | Driver |  | 24 | 40 | ns |
|  | Logic "1" Level (From High Impedance State) |  | Receiver |  | 16 | 35 | ns |
| tPZL | Delay From Disable Input to | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, (Figures 1 and 2) | Driver |  | 19 | 35 | ns |
|  | Logic "0" Level (From High |  | Receiver DS7833/DS8833 |  | 15 | 30 | ns |
|  |  |  | Receiver DS7835/DS8835 |  | 33 | 50 | ns |

## AC Test Circuits



FIGURE 1. Driver Output Load


FIGURE 2. Receiver Output Load

Switching Time Waveforms


Switching Time Waveforms (Continued)


PZL

tPZH


National

## DS7834/DS8834, DS7839/DS8839 Quad TRI-STATE ${ }^{\circledR}$ Bus Transceivers

## General Description

This family of TRI-STATE bus transceivers offers extreme versatility in bus organized data transmission systems. The data bus may be unterminated, or terminated dc or ac, at one or both ends. Drivers in the third (high impedance) state load the data bus with a negligible leakage current. The receiver input current is low, allowing at least 100 driver/receiver pairs to utilize a single bus. The bus loading is unchanged when $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$. The receiver incorporates hysteresis to provide greater noise immunity. Both devices utilize a high current TRI-STATE output driver. The DS7834/ DS8834 and DS7839/DS8839 employ TTL outputs on the receiver.

The DS7839/DS8839 are non-inverting quad transceivers with two common inverter driver disable controls.

The DS7834/DS8834 are inverting quad transceivers with two common inverter driver disable controls.

## Features

- Receiver hysteresis

400 mV typ

- Receiver noise immunity
- Bus terminal current for normal $\mathrm{V}_{\mathrm{cc}}$ or $\mathrm{V}_{\mathrm{cc}}=0 \mathrm{~V}$
- Receivers


## Connection Diagrams

Dual-In-Line Package


Order Number DS7834J, DS8834J
or DS8834N
See NS Package J16A or N16A

Dual-In-Line Package


Order Number DS7839J, DS8839J
or DS8839N
See NS Package J16A or N16A

Absolute Maximum Ratings

## Operating Conditions

|  |  |
| :--- | ---: |
| Supply Voltage | 7.0 V |
| Input Voltage | 5.5 V |
| Output Voltage | 5.5 V |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  |
| Cavity Package | 1509 mW |
| Molded Package | 1476 mW |
| Lead Temperature (Soldering, 10 Seconds) | $300^{\circ} \mathrm{C}$ |

*Derate cavity package $10.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $11.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

## Electrical Characteristics (Notes 2 and 3 )

| PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DISABLE/DRIVER INPUT |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }} \quad$ High Level Input Voltage | $V_{c c}=M i n$ |  |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }} \quad$ Low Level Input Voltage | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Min}$ |  |  |  |  | 0.8 | V |
| High Level Input Current | $V_{C C}=M a x$ | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  |  | 40 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| IIL Low Level Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  | -1.0 | -1.6 | mA |
|  | Driver Disable Input $=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |  |  |  |  | -40 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{CL}} \quad$ Input Clamp Diode | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{I}_{\text {IN }}=-12 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  | -0.8 | -1.5 | V |
| RECEIVER INPUT/BUS OUTPUT |  |  |  |  |  |  |  |
| High Level Threshold Voltage | $V_{C C}=\operatorname{Max}$ |  | DS7834, DS7839 | 1.4 | 1.75 | 2.1 | V |
|  |  |  | DS8834, DS8839 | 1.5 | 1.75 | 2.0 | V |
| Low Level Threshold Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$ |  | DS7834, DS7839 | 0.8 | 1.35 | 1.6 | V |
|  |  |  | DS8834, DS8839 | 0.8 | 1.35 | 1.5 | V |
| Bus Current, Output Disabled or High | $\mathrm{V}_{\text {BUS }}=4.0 \mathrm{~V}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max }, \\ & \text { Disable Input }=2.0 \mathrm{~V} \\ & \hline \end{aligned}$ |  |  | 25 | 80 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ |  |  | 5.0 | 80 | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}, \mathrm{V}_{\mathrm{Bus}}=0.4 \mathrm{~V}$, Disable Input $=2.0 \mathrm{~V}$ |  |  |  |  | -40 | $\mu \mathrm{A}$ |
| Logic "1" Output Voltage | $V_{C c}=M i n$ | $\mathrm{I}_{\text {OUT }}=-5.2 \mathrm{~mA}$ | DS7834, DS7839 | 2.4 | 2.75 |  | V |
|  |  | $\mathrm{I}_{\text {OUT }}=-10.4 \mathrm{~mA}$ | DS7834, DS8839 | 2.4 | 2.75 |  | V |
| Logic "0" Output Voltage | $V_{c c}=M i n$ | $\mathrm{I}_{\text {OUT }}=50 \mathrm{~mA}$ |  |  | 0.28 | 0.5 | V |
|  |  | $\mathrm{I}_{\text {OUT }}=32 \mathrm{~mA}$ |  |  |  | 0.4 | V |
| Ios Output Short Circuit Current | $\mathrm{V}_{C C}=$ Max, ( ( ote 4) |  |  | -40 | -62 | -120 | mA |
| RECEIVER OUTPUT |  |  |  |  |  |  |  |
| Logic "1" Output Voltage | $V_{c c}=M i n$ | $\mathrm{I}_{\text {OUT }}=-2.0 \mathrm{~mA}$ | DS7834, DS7839 | 2.4 | 3.0 |  | V |
|  |  | $\mathrm{I}_{\text {OUT }}=-5.2 \mathrm{~mA}$ | DS8834, DS8839 | 2.4 | 2.9 |  | V |
| V ${ }_{\text {OL }}$ Logic "0" Output Voltage | $V_{C C}=$ Min, $\mathrm{I}_{\text {OUT }}=16 \mathrm{~mA}$ |  |  |  | 0.22 | 0.4 | V |
| Output Short Circuit Current | $V_{c c}=$ Max, $($ Note 4) |  | DS7834, DS7839 | -28 | -40 | -70 | mA |
|  |  |  | DS8834, DS8839 | -30 |  | -70 | mA |
| ICC Supply Current | $\mathrm{V}_{C C}=\mathrm{Max}$ |  |  |  | 75 | 95 | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS7834, DS7839 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8834, DS8839. All typicals are given for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted.
All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.

Switching Characteristics $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pdO}}$ | Propagation Delay to a Logic " 0 " from Input to Bus | (Figure 1) | DS7839/DS8839 |  | 14 | 30 | ns |
|  |  |  | DS7834/DS8834 |  | 10 | 20 | ns |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Propagation Delay to a Logic " 1 " from Input to Bus | (Figure 1) | DS7839/DS8839 |  | 14 | 30 | ns |
|  |  |  | DS7834/DS8834 |  | 11 | 30 | ns |
| $t_{p d 0}$ | Propagation Delay to a Logic "0" from Bus to Output | (Figure 2) | DS7839/DS8839 |  | 24 | 45 | ns |
|  |  |  | DS7834/DS8834 |  | 16 | 35 | ns |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Propagation Delay to a Logic " 1 " from Bus to Output | (Figure 2) | DS7839/DS8839 |  | 12 | 30 | ns |
|  |  |  | DS7834/DS8834 |  | 18 | 30 | ns |
| tPHZ | Delay from Disable Input to High Impedance State (from Logic " 1 " Level) | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$, (Figures 1 and 2) | Driver Only |  | 8 | 20 | ns |
| tPLZ | Delay from Disable Input to High Impedance State (from Logic " 0 " Level) | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$, (Figures 1 and 2) | Driver Only |  | 20 | 35 | ns |
| tPZH | Delay from Disable Input to Logic " 1 " Level (from High Impedance State) | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, (Figures 1 and 2) | Driver Only |  | 24 | 40 | ns |
| tPZL | Delay from Disable Input to Logic " 0 " Level (from High Impedance State) | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, (Figures 1 and 2) | Driver Only |  | 19 | 35 | ns |

## AC Test Circuit



FIGURE 1. Driver Output Load


FIGURE 2. Receiver Output Load

## Switching Time Waveforms



## $f=1 \mathrm{MHz}$

$\mathrm{L}_{\mathrm{T}}=\mathrm{t}_{\mathrm{f}} \leq 10$ ns ( $\mathbf{1 0 \%}$ to $\mathbf{9 0 \%}$ )
Duty Cycle $=50 \%$

Switching Time Waveforms (Continued)


## Truth Table

| DISABLE INPUT | DRIVER <br> INPUT <br> $\left(\mathrm{IN}_{\mathrm{x}}\right)$ | RECEIVER INPUT/ BUS OUTPUT (BUSx) | RECEIVER OUTPUT (OUTx) | MODE OF OPERATION |
| :---: | :---: | :---: | :---: | :---: |
| DS7834/DS8834 |  |  |  |  |
| 1 | X |  | $\overline{\text { BUS }}$ | Receive bus signal |
| 0 | 1 | 0 | 1 | Drive bus |
| 0 | 0 | 1 | 0 | Drive bus |
| DS7839/DS8839 |  |  |  |  |
| 1 | X |  | BUS | Receive bus signal |
| 0 | 1 | 1 | 1 | Drive bus |
| 0 | 0 | 0 | 0 | Drive bus |

$X=$ Don't care

National
Bus Transceivers Semiconductor

## DS7836/DS8836 Quad NOR Unified Bus Receiver

## General Description

The DS7836/DS8836 are quad 2-input receivers designed for use in bus organized data transmission systems interconnected by terminated $120 \Omega \mathrm{im}$ pedance lines. The external termination is intend ed to be $180 \Omega$ resistor from the bus to the +5 V logic supply together with a $390 \Omega$ resistor from the bus to ground. The design employs a built-in input hysteresis providing substantial noise immunity. Low input current allows up to 27 driver/ receiver pairs to utilize a common bus. Perform ance is optimized for systems with bus rise and fall times $\leq 1.0 \mu \mathrm{~s} / \mathrm{V}$.

## Features

- Low input current with normal $\mathrm{V}_{\mathrm{Cc}}$ or $V_{C C}=0 V(15 \mu \mathrm{~A}$ typ $)$
- Built-in input hysteresis (1V typ)
- High noise immunity (2V typ)
- Temperature-insensitive input thresholds track bus logic levels
- Matched, optimized noise immunity for " 1 " and " 0 " levels
- High speed (18 ns typ)


## Typical Application



## Connection Diagram



TOP VIEW
Order Number DS7836J Order Number DS8836N
or DS8836J
See NS Package N14A
See NS Package J14A

|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | 7.0 V | Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| Current Voltage | 5.5 V | DS7836 | 4.5 | 5.5 | $v$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | DS8836 | 4.75 | 5.25 | v |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ Cavity Package | 1308 mW | Temperature ( $T_{A}$ ) |  |  |  |
| Molded Package | 1207 mW | DS7836 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |

$300^{\circ} \mathrm{C}$
*Derate cavity pačkage $8.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $9.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

## Electrical Characteristics

The following apply for $\mathrm{V}_{\mathrm{MIN}} \leq \mathrm{V}_{\mathrm{CC}} \leq \mathrm{V}_{\mathrm{MAX}}, \mathrm{T}_{\mathrm{MIN}} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\mathrm{MAX}}$, unless otherwise specified (Notes 2 and 3)

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {TH }}$ | High Level Input Threshold | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$ |  | 1.65 | 2.25 | 2.65 | V |
|  |  |  |  | 1.80 | 2.25 | 2.50 | V |
| $V_{\text {IL }}$ | Low Level Input Threshold | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Min}$ | DS7836 | 0.97 | 1.30 | 1.63 | V |
|  |  |  | DS8836 | 1.05 | 1.30 | 1.55 | V |
| IIN | Maximum Input Current | $\mathrm{V}_{\text {IN }}=4 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{cc}}=$ Max |  | 15 | 50 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{cc}}=0 \mathrm{~V}$ |  | 1 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $V_{I N}=0.5 \mathrm{~V}, I_{\text {OUT }}=-400 \mu \mathrm{~A}$ |  | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical " 0 " Output Voltage | $V_{\text {IN }}=4 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=16 \mathrm{~mA}$ |  |  | 0.25 | 0.4 | V |
| $\mathrm{I}_{\mathrm{sc}}$ | Output Short Circuit Current | $V_{\text {IN }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max},(\text { Note } 4)$ |  | -18 |  | -55 | mA |
| $\mathrm{I}_{\mathrm{cc}}$ | Power Supply Current | $\mathrm{V}_{1 \mathrm{~N}}=4 \mathrm{~V}$, (Per Package) |  |  | 25 | 40 | mA |
| $V_{C L}$ | Input Clamp Diode Voltage | $\mathrm{I}_{\mathbb{I}}=-12 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | -1 | -1.5 | V |

## Switching Characteristics

$V_{C C}=5 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$ unless otherwise specified.

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pd}}$ | Propagation Delays | (Notes 4 and 5) | Input to Logical "1" Output |  | 20 | 30 | ns |
|  |  |  | Input to Logical "0" Output |  | 18 | 30 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for' "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Etectrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS 7836 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8836. All typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Fan-out of 10 load, $C_{L O A D}=15 \mathrm{pF}$ total, measured from $V_{I N}=1.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{OUT}}=1.5 \mathrm{~V}, \mathrm{~V}_{I N}=0 \mathrm{~V}$ to 3 V pulse.
Note 5: Fan-out of 10 load, $C_{\text {LOAD }}=15 \mathrm{pF}$ total, measured from $V_{I N}=2.3 \mathrm{~V}$ to $\mathrm{V}_{O U T}=1.5 \mathrm{~V}, \mathrm{~V}_{I N}=0 \mathrm{~V}$ to 3 V pulse.

## DS7837IDS8837 Hex Unified Bus Receiver

## General Description

The DS7837/DS8837 are high speed receivers designed for use in bus organized data transmission systems interconnected by terminated 12052 im pedance lines. The external termination is intended to be $180 \Omega 2$ resistor from the bus to the +5 V logic supply together with a 39032 resistor from the bus to ground. The receiver design employs a built-in input hysteresis providing substantial noise immunity. Low input current allows up to 27 driver/receiver pairs to utilize a common bus. Disable inputs provide time discrimination. Disable inputs and receiver outputs are TTL compatible. Performance is optimized for systems with bus rise and fall times $\leq 1.0 \mu \mathrm{~s} / \mathrm{V}$.

## Features

- Low receiver input current for normal $\mathrm{V}_{\mathrm{cc}}$ or $V_{C C}=0 V(15 \mu \mathrm{~A}$ typ $)$
- Six separate receivers per package
- Built-in receiver input hysteresis (1V typ)
- High receiver noise immunity ( 2 V typ)
- Temperature insensitive receiver input thresholds track bus logic levels
- TTL compatible disable and output
- Molded or cavity dual-in-line or flat package
- High speed


## Typical Application



Connection Diagram


| Order Number DS7837J | Order Number DS8837N |
| :---: | :---: |
| or DS8837J | See NS Package N16A |

## Absolute Maximum Ratings

## Operating Conditions

|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | 7 V | Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| Input Voltage | 5.5 V | DS7837 | 4.5 | 5.5 | V |
| Operating Temperature Range |  | DS8837 | 4.75 | 5.25 | V |
| DS7837 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Temperature ( $T_{A}$ |  |  |  |
| DS8837 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | DS7837 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range . ${ }^{\circ}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | DS8837 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$. ${ }^{\circ}$ |  |  |  |  |  |
| Cavity Package | 1433 mW |  |  |  |  |
| Molded Package | 1362 mW |  |  |  |  |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |  |  |  |  |
| *Derate cavity package $9.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $10.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. |  |  |  |  |  |

## Electrical Characteristics

The following apply for $\mathrm{V}_{\text {MIN }} \leq \mathrm{V}_{\mathrm{CC}} \leq \mathrm{V}_{\text {MAX }}, \mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\mathrm{MAX}}$, unless otherwise specified (Notes 2 and 3)

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TH }}$ | High Level Receiver Threshold | $V_{\text {cc }}=$ Max | DS7837 | 1.65 | 2.25 | 2.65 | V |
|  |  |  | DS8837 | 1.80 | 2.25 | 2.50 | V |
| $V_{T L}$ | Low Level Receiver Threshold | $V_{C C}=$ Min | DS7837 | 0.97 | 1.30 | 1.63 | V |
|  |  |  | DS8837 | 1.05 | 1.30 | 1.55 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Maximum Receiver Input Current | $\mathrm{V}_{\text {IN }}=4 \mathrm{~V}$ | $V_{C C}=V_{\text {MAX }}$ |  | 15.0 | 50.0 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ |  | 1.0 | 50.0 | $\mu \mathrm{A}$ |
| $I_{1 L}$ | Logical "0" Receiver Input Current" | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{MAX}}$ |  |  | 1.0 | 50.0 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IH }}$ | Logical " 1 " Input Voltage |  | Disable | 2.0 . |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logical "0' Input Voltage |  | Disable |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Logical " 1 " Input Current | Disable Input | $\mathrm{V}_{\text {IND }}=2.4 \mathrm{~V}$ |  |  | $80.0{ }^{\text {' }}$ | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IND }}=5.5 \mathrm{~V}$ |  |  | 2.0 | mA |
| $I_{\text {IL }}$ | Logical " 0 " Input Current | $\mathrm{V}_{\text {IN }}=4 \mathrm{~V}, \mathrm{~V}_{\text {IND }}=0.4 \mathrm{~V}$, Disable Input |  |  |  | -3.2 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $\mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {IND }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |  | 2.4 |  |  | $\checkmark$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical "0' Output Voltage | $\mathrm{V}_{\text {IN }}=4 \mathrm{~V}, \mathrm{~V}_{\text {IND }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  |  | 0.25 | 0.4 | V |
| los | Output Short Circuit Current | $V_{I N}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {IND }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{MAX}} .$ <br> (Note 4) |  | -18.0 |  | -55.0 | mA |
| $I_{\text {cc }}$ | Power Supply Current | $V_{I N}=4 \mathrm{~V}, V_{I N D}=0 \mathrm{~V},\{\text { Per Package })$ |  |  | 45.0 | 60.0 | mA |
| $\mathrm{V}_{\mathrm{CL}}$ | Input Clamp Diode | $V_{I N}=-12 \mathrm{~mA}, \mathrm{~V}_{\text {IND }}=-12 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | -1.0 | -1.5 | V |

Switching Characteristics $T_{A}=25^{\circ} \mathrm{C}$, nominal power supplies unless otherwise noted

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{p d}$ | Propagation Delays | $V_{I N D}=0 \mathrm{~V},$ <br> Receiver | Input to Logical "1" Output, (Note 5) |  | 20 | 30 | ns |
|  |  |  | Input to Logical "0" Output, (Note 6) |  | 18 | 30 | ns |
|  |  | $\text { Input }=0 \mathrm{~V} \text {, }$ <br> Disable, (Note 7) | Input to Logical "1" Output |  | 9 | 15 | ns |
|  |  |  | Input to Logical "0" Output |  | 4 | 10 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS7837 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8837. All typicals values are for $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positve, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.
Note 5: Fan-out of 10 load, $C_{\text {LOAD }}=15 \mathrm{pF}$ total. Measured from $\mathrm{V}_{\mathrm{IN}}=1.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{OUT}}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ to 3 V pulse.
Note 6: Fan-out of 10 load, $C_{\text {LOAD }}=15 \mathrm{pF}$ total. Measured from $\mathrm{V}_{I N}=2.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{OUT}}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ to 3 V pulse.
Note 7: Fan-out of 10 load, $C_{\text {LOAD }}=15 \mathrm{pF}$ total. Measured from $\mathrm{V}_{\mathrm{IN}}=1.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{OUT}}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ to 3 V pulse.

National

## DS7838/DS8838 Quad Unified Bus Transceiver

## General Description

The DS7838/DS8838 are quad high speed drivers/ receivers designed for use in bus organized data transmission systems interconnected by terminated $120 \Omega$ impedance lines. The external termination is intended to be a $180 \Omega$ resistor from the bus to the +5 V logic supply together with a $390 \Omega$ resistor from the bus to ground. The bus can be terminated at one or both ends. Low bus pin current allows up to 27 driver/receiver pairs to utilize a common bus. The bus loading is unchanged when $\mathrm{V}_{\mathrm{cc}}=0 \mathrm{~V}$. The receivers incorporate hysteresis to greatly enhance bus noise immunity. One two-input NOR gate is included to disable all drivers in a package simultaneously. Receiver performance is optimized for systems with bus rise and fall times $\leq 1.0 \mu \mathrm{~s} / \mathrm{V}$.

## Features

- 4 totally separate driver/receiver pairs per package
- 1V typical receiver input hysteresis
- Receiver hysteresis independent of receiver output load
- Guaranteed minimum bus noise immunity of 1.3V, 2V typ.
- Temperature-insensitive receiver thresholds track bus logic levels
- $20 \mu \mathrm{~A}$ typical bus terminal current with normal $V_{c c}$ or with $V_{c c}=0 V$
- Open collector driver output allows wire-OR connection
- High speed
- Series 74 TTL compatible driver and disable inputs and receiver outputs


## Typical Application



## Connection Diagram

Dual-In-Line Package

top view
Order Number DS7838J Order Number DS8838N
or DS8838J
See NS Package N16A
See NS Package J16A

## Absolute Maximum Ratings <br> (Note 1)

| Supply Voltage | 7 V |
| :--- | ---: |
| Input and Output Voltage | 5.5 V |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ | 1433 mW |
| $\quad$ Cavity Package | . |
| Molded Package |  |
|  |  |

## Electrical Characteristics

DS7838/DS8838: The following apply for $V_{\text {MIN }} \leq V_{C C} \leq V_{M A X}, T_{\text {MIN }} \leq T_{A} \leq T_{\text {MAX }}$ unless otherwise specified (Notes 2 and 3)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |

## DRIVER AND DISABLE INPUTS

| $\mathrm{V}_{1 \mathrm{H}}$ | Logical " 1 " Input Voltage |  | 2.0 |  |  | v |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Logical " 0 " Input Voltage |  |  |  | 0.8 | V |
| 1 | Logical " 1 " Input Current | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1 | mA |
| $\mathrm{I}_{\mathrm{IH}}$ | Logical " 1 " Input Current | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Logical " 0 " Input Current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -1.6 | mA |
| $\mathrm{V}_{\mathrm{CL}}$ | Input Diode Clamp Voltage | $\begin{aligned} & I_{D I S}=-12 \mathrm{~mA}, I_{I N}=-12 \mathrm{~mA}, I_{B U S}=-12 \mathrm{~mA}, \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  | -1 | -1.5 | v |

DRIVER OUTPUT/RECEIVER INPUT

| $\mathrm{V}_{\text {OLB }}$ | Low Level Bus Voltage | $\mathrm{V}_{\text {DIS }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=2 \mathrm{~V}, \mathrm{I}_{\text {BUS }}=50 \mathrm{~mA}$ |  |  | 0.4 | 0.7 | v |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{IHB}}$ | Maximum Bus Current | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {BUS }}=4 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=\mathrm{V}_{\text {MAX }}$ |  |  | 20 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {ILB }}$ | Maximum Bus Current | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {BUS }}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V}$ |  |  | 2 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{1 H}$ | High Level Receiver Threshold | $\begin{aligned} & \mathrm{V}_{\text {IND }} 0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=16 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} \end{aligned}$ | DS7838 | 1.65 | 2.25 | 2.65 | v |
|  |  |  | DS8838 | 1.80 | 2.25 | 2.50 | V |
|  | Low Level Receiver Threshold | $\begin{aligned} & \mathrm{V}_{\text {IND }}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \end{aligned}$ | DS7838 | 0.97 | 1.30 | 1.63 | V |
|  |  |  | DS8838 | 1.05 | 1.30 | 1.55 | V |

## RECEIVER OUTPUT

| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {BUS }}=0.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical " 0 " Output Voltage | $\mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {BUS }}=4 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.25 | 0.4 | V |
| los | Output Short Circuit Current | $\begin{aligned} & V_{\text {DIS }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {BUS }}=0.5 \mathrm{~V}, \\ & V_{\text {OS }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\text {MAX }},(\text { Note 4) } \end{aligned}$ | -18 |  | -55 | mA |
| $\mathrm{I}_{\mathrm{cc}}$ | Supply Current | $\mathrm{V}_{\text {DIS }}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=2 \mathrm{~V}$, (Per Package) |  | 50 | 70 | mA |
| $\mathrm{t}_{\mathrm{pd}}$ | Propagation Delays (Note 8) Disable to Bus " 1 " | (Note 5) |  | 19 | 30 | ns |
|  | Disable to Bus "0" | (Note 5) |  | 15 | 23 | ns |
|  | Driver Input to Bus " 1 " | (Note 5) |  | 17 | 25 | ns |
|  | Driver Input to Bus " 0 " | (Note 5) |  | 9 | 15 | ns |
|  | Bus to Logical " 1 " Reciever Output | (Note 6) |  | 20 | 30 | ns |
|  | Bus to Logical "0" Receiver Output | (Note 7) |  | 18 | 30 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS7838 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8838. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.
Note 5: $91 \Omega$ from bus pin to $V_{C C}$ and $200 \Omega$ from bus pin to ground, $C_{\text {LOAD }}=15 \mathrm{pF}$ total. Measured from $V_{\text {IN }}=1.5 \mathrm{~V}$ to $V_{B U S}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=$ OV to 3.0 V pulse.
Note 6: Fan-out of 10 load, $C_{\text {LOAD }}=15 \mathrm{pF}$ total. Measured from $\mathrm{V}_{I N}=1.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{OUT}}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ to 3.0 V pulse.
Note 7: Fan-out of 10 load, $C_{\text {LOAD }}=15 \mathrm{pF}$ total. Measured from $\mathrm{V}_{\mathrm{IN}}=2.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{OUT}}=1.5 \mathrm{~V} \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ to 3.0 V pulse.
Note 8: These apply for $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified.

## General Description

The DS8T26A, DS8T28 consist of 4 pairs of TRISTATE ${ }^{\circledR}$ logic elements configured as quad bus drivers/ receivers along with separate buffered receiver enable and driver enable lines. This single IC quad transceiver design distinguishes the DS8T26A, DS8T28 from conventional multi-IC implementations. In addition, the DS8T26A, DS8T28's ultra high speed while driving heavy bus capacitance ( 300 pF ) makes these devices particularly suitable for memory systems and bidirectional data buses.

Both the driver and receiver gates have TRI-STATE outputs and low current PNP inputs. PNP inputs reduce input loading to $200 \mu \mathrm{~A}$ maximum.

## Features

- Inverting outputs in the DS8T26A
- Non-inverting outputs in the DS8T28
- TRI-STATE outputs
- Low current PNP inputs
- Fast switching times (20 ns)
- Advanced Schottky processing
- Driver glitch free power up/down
- Non-overlapping TRI-STATE


## Logic and Connection Diagrams



Dual-In-Line Package


TOP VIEW


Order Number DS8T26AJ, DS8T26AMJ, DS8T28J, DS8T28MJ, DS8T26AN or DS8T28N See NS Package J16A or N16A

Recommended Operating Conditions


Electrical Characteristics
(Notes 2, 3 and 4)

| PARAMETER |  | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DRIVER |  |  |  |  |  |  |
| IIL | Low Level Input Current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -200 | $\mu \mathrm{A}$ |
| IIL | Low Level Input Current (Disabled) | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -25 | $\mu \mathrm{A}$ |
| 1 IH | High Level Input Current (DIN, DE) | $V_{\text {IN }}=V_{\text {CC }}$ Max |  |  | 25 | $\mu \mathrm{A}$ |
| . ${ }^{\text {OL }}$ | Low Level Output Voltage, (Pins 3, 6, 10, 13) | IOUT $=48 \mathrm{~mA}$ |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage, (Pins 3, 6, 10, 13) | IOUT $=-10 \mathrm{~mA}$ | 2.4 |  |  | V |
| Ios | Short-Circuit Output Current, (Pins 3, 6, 10, 13) | $\begin{aligned} & V_{\text {OUT }}=0 \mathrm{~V}, V_{C C}= \\ & V_{C C} \operatorname{Max} \end{aligned}$ | -50 | - | -150 | mA |

RECEIVER

| IIL | Low Level Input Current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  | -200 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ILH}^{\text {H }}$ | High Level Input Current ( $\mathrm{RE}_{\mathrm{E}}$ ) | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }} \mathrm{Max}$ |  | 25 | $\mu \mathrm{A}$ |
| VOL | Low Level Output Voltage | IOUT $=20 \mathrm{~mA}$ |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage, <br> (Pins 2, 5, 11, 14) | IOUT $=-100 \mu \mathrm{~A}$ | 3.5 |  | V |
|  |  | IOUT $=-2 \mathrm{~mA}$ | 2.4 |  | V |
| Ios | Short-Circuit Output Current, (Pins 2, 5, 11, 14) | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}= \\ & \mathrm{V}_{\mathrm{CC}} \text { Max } \end{aligned}$ | -30 | -75 | mA |
| BOTH DRIVER AND RECEIVER |  |  |  |  |  |
| $V_{\text {TL }}$ | Low Level Input Threshold Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{~V}_{\mathrm{IN}}=0.8 \mathrm{~V} \\ & \mathrm{IOL}=\mathrm{Max} \end{aligned}$ | 0.85 |  | V |
| $V_{\text {TH }}$ | High Level Input Threshold Voltage | $\begin{aligned} & V_{C C}=\operatorname{Max}, V_{I N}=0.8 \mathrm{~V}, \\ & \mathrm{IOH}_{\mathrm{OH}}=\mathrm{Max} \end{aligned}$ |  | 2 | v |
| Ioz | Low Level Output OFF Leakage Current | $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ |  | -100 | $\mu \mathrm{A}$ |
| Ioz | High Level Output OFF Leakage Current | $\mathrm{V}_{\text {OUT }}=2.4 \mathrm{~V}$ |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{1}$ | Input Clamp Voltage | $1 \mathrm{IN}=-12 \mathrm{~mA}$ |  | $-1.0$ | V |
| ICC | Power Supply Current DS8T26A | $V_{C C}=V_{C C}$ Max |  | 87 | mA |
|  | DST28 | $\mathrm{V}_{\text {CC }}=\mathrm{V}_{\text {CC }}$ Max |  | 110 | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.
Note 2: Unless otherwise specified, min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS8T26AM, DS8T28M and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8T26A, DS8T28. All typicals are given for $\mathrm{V}_{\mathrm{C}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified.
Note 4: Only one output at a time should be shorted.

## Switching Characteristics

| PARAMETER | CONDITIONS | $\begin{gathered} \text { DS8T26A } \\ \text { MAX } \end{gathered}$ | $\begin{aligned} & \text { DS8T28 } \\ & \text { MAX } \end{aligned}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Propagation Delay |  |  |  |  |
| ton DOUT to ROUT, (Figure 1) | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | 14 | 17 | ns |
| toff DOUT to ROUT, (Figure 1) |  | 14 | 17 | ns |
| ton Din to DOUT, (Figure 2) | $C_{L}=300 \mathrm{pF}$ | 14 | 17 | ns |
| toFF DiN to DOUT, (Figure 2) |  | 14 | 17 | ns |
| Data Enable to Data Output |  |  |  |  |
| tPZL High Z to O, (Figure 3) | $C_{L}=300 \mathrm{pF}$ | 25 | 28 | ns |
| tPLZ O to High Z, (Figure 3) |  | 20 | 23 | ns |
| Receiver Enable to Receiver Output |  |  |  |  |
| tPZL High Z to O, (Figure 4) | $C_{L}=30 \mathrm{pF}$ | 20 | 23 | ns |
| tPLZ O to High Z, (Figure 4) |  | 15 | 18 | ns |

## AC Test Circuits and Switching Time Waveforms



Input pulse:
$t_{r}=t_{f}=5 \mathrm{~ns}(10 \%$ to $90 \%)$
Freq $=10 \mathrm{MHz}$ (50\% duty cycle)
Amplitude $=2.6 \mathrm{~V}$
FIGURE 1. Propagation Delay (DOUT to ROUT)


Input pulse:
$t_{r}=t_{f}=5 \mathrm{~ns}(10 \%$ to $90 \%)$
Freq $=10 \mathrm{MHz}$ ( $50 \%$ duty cycle)
Amplitude $=2.6 \mathrm{~V}$
FIGURE 2. Propagation Delay ( $D_{I N}$ to $D_{O U T}$ )

AC Test Circuits and Switching Time Waveforms (Continued)


Input pulse:
$t_{r}=t_{f}=5 \mathrm{~ns}(10 \%$ to $90 \%)$
Freq $=5 \mathrm{MHz}$ ( $50 \%$ duty cycle)
Amplitude $=2.6 \mathrm{~V}$

FIGURE 3. Propagation Delay (Data Enable to Data Output)


Input pulse:
$t_{r}=t_{f}=5 \mathrm{~ns}(10 \%$ to $90 \%)$
Freq $=5 \mathrm{MHz}$ ( $50 \%$ duty cycle)
Amplitude $=2.6 \mathrm{~V}$

FIGURE 4. Propagation Delay (Receive/Enable to Receiver Output)

## Section 3 Peripheral/Power Drivers

TEMPERATURE RANGE
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

DESCRIPTION

| *DP7310 | DP8310 | Octal Latched Peripheral Drivers | 3-4 |
| :---: | :---: | :---: | :---: |
| *DP7311 | DP8311 | Octal Latched Peripheral Drivers | 3-4 |
| *DS1611 | DS3611 | Dual AND Peripheral Driver | 3-11 |
| *DS1612 | DS3612 | Dual NAND Peripheral Driver | 3-11 |
| *DS1613 | DS3613 | Dual OR Peripheral Driver | 3-11 |
| *DS1614 | DS3614 | Dual NOR Peripheral Driver | 3-11 |
| - | DS3616 | Bubble Memory Coil Driver | 3-17 |
| *DS1631 | DS3631 | Dual AND CMOS Peripheral Driver | 3-24 |
| *DS1632 | DS3632 | Dual NAND CMOS Peripheral Driver | 3-24 |
| *DS1633 | DS3633 | Dual OR CMOS Peripheral Driver | 3-24 |
| *DS1634 | DS3634 | Dual NOR CMOS Peripheral Driver | 3-24 |
| - | DS3654 | Printer Solenoid Driver | 3-29 |
| - | DS3656 | Quad Peripheral Driver | 3-33 |
| - | DS3658 | Quad High Current Peripheral Driver | 3-35 |
| - | DS3668 | Quad High Current Peripheral Driver | 3-38 |
| - | DS3669 | Quad High Current Peripheral Driver | 3-41 |
| - | DS3680 | Quad Negative Voltage Relay Driver | $3-44$ |
| - | DS3686 | Dual Positive Voltage Relay Driver | 3-47 |
| *DS1687 | DS3687 | Dual Negative Voltage Relay Driver | 3-49 |
| - | DS75450 | Dual AND Peripheral Driver | 3-51 |
| *DS55451 | DS75451 | Dual AND Peripheral Driver | 3-51 |
| *DS55452 | DS75452 | Dual NAND Peripheral Driver | 3-51 |
| *DS55453 | DS75453 | Dual OR Peripheral Driver | 3.51 |
| *DS55454 | DS75454 | Dual NOR Peripheral Driver | 3-51 |
| *DS55461 | DS75461 | Dual AND Peripheral Driver | 3-62 |
| *DS55462 | DS75462 | Dual NAND Peripheral Driver | $3-62$ |
| *DS55463 | DS75463 | Dual OR Peripheral Driver | 3-62 |
| *DS55464 | DS75464 | Dual NOR Peripheral Driver | 3-62 |
| - | MM74C908 | Dual CMOS 30V Driver | CMOS |
| - | MM74C918 | Dual CMOS 30V Driver | CMOS |
|  | AN-213 | Safe Operating Areas for Peripheral Drivers | 3-68 |

[^21]| Output High <br> Voltage (V) | Latch-Up Voltage (Note 3) (V) | Output Low <br> Voltage (V) | Output Low Current (mA) | Propagation Delay Typ (ns) | ON Power Supply Current (mA). | Drivers/ <br> Package | InputCompatibility(Logic) | Logic Function (Driver ON) | Device Number and Temperature Range |  | Page <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| 30 |  | 0.5 | 100 | 40 | 152 | 8 | TTL | Note 5 | DP8310 | DP7310 | 3.4 |
| 30 |  | 0.5 | 100 | 40 | 125 | 8 | TTL | Note 6 | DP8311 | DP7311 | 3-4 |
| 20 | 13.5 | 0.6 | 100 | 70 | 90 | 2 | TTL | Note 7 | DS3616 |  | 3-17 |
| 65 | 30 | 1.5 | 600 |  | 65 | 4 | TTL/LS | NAND | DS3656 |  | 3.33 |
| 70 | 35 | 0.7 | 600 | 2430 | 65 | 4 | TTL/LS | NAND | DS3658 |  | 3-35 |
| 70 | Note 8 | 1.5 | 600 | 2000 | 80 | 4 | TTL/LS | NAND | DS3668 |  | 3.38 |
| 70 | 35 | 0.7 | 600 |  | 65 | 4 | TTL/LS | AND | DS3669 |  | 3.41 |
| 30 | 20 | 0.7 | 300 | 31 | 55 | 2 | TTL | AND | DS75450 |  | 3.51 |
| 30 | 20 | 0.7 | 300 | 31 | 55 | 2 | TTL | AND | DS75451 | DS55451 | 3.51 |
| 30 | 20 | 0.7 | 300 | 31 | 55 | 2 | TTL | NAND | DS75452 | DS55452 | 3-51 |
| 30 | 20 | 0.7 | 300 | 31 | 55 | 2 | TTL | OR | DS75453 | DS55453 | 3.51 |
| 30 | 20 | 0.7 | 300 | 31 | 55 | 2 | TTL | NOR | DS75454 | DS55454 | 3.51 |
| 35 | 30 | 0.7 | 300 | 33 | 55 | 2 | TTL | AND | DS75461 | DS55461 | 3.62 |
| 35 | 30 | 0.7 | 300 | 33 | 55 | 2 | TTL | NAND | DS75462 | DS55462 | 3-62 |
| 35 | 30 | 0.7 | 300 | 33 | 55 | 2 | TTL | OR | DS75463 | DS55463 | 3-62 |
| 35 | 30 | 0.7 | 300 | 33 | 55 | 2 | TTL | NOR | DS75464 | DS55464 | 3.62 |
| 56 | 40 | 1.4 | 300 | 150 | 8 | 2 | CMOS | AND | DS3631 | DS1631 | 3-24 |
| 56 | 40 | 1.4 | 300 | 150 | 8 | 2 | CMOS | NAND | DS3632 | DS1632 | 3-24 |
| 56 | 40 | 1.4 | 300 | 150 | 8 | 2 | CMOS | OR | DS3633 | DS1633 | 3-24 |
| 56 | 40 | 1.4 | 300 | 150 | 8 | 2 | CMOS | NOR | DS3634 | DS1634 | 3-24 |
| 80 | 50 | 0.7 | 300 | 125 | 75 | 2 | TTL/CMOS | AND | DS3611 | DS1611 | 3-11 |
| 80 | 50 | 0.7 | 300 | 125 | 75 | 2 | TTL/CMOS | NAND | DS3612 | DS1612 | 3-11 |
| 80 | 50 | 0.7 | 300 | 125 | 75 | 2 | TTL/CMOS | OR | DS3613 | DS1613 | $3 \cdot 11$ |
| 80 | 50 | 0.7 | 300 | 125 | 75 | 2 | TTL/CMOS | NOR | DS3614 | DS1614 | 3.11 |
| -2.1 | -60 | -60 | -50 | 10,000 | 4.4 | 4 | TTL/CMOS | (Note 4) | DS3680 |  | 3.44 |
| (Note 1) | 56 | 1.3 | 300. | 1000 | 28 | 2 | TTL/CMOS | NAND | DS3686 |  | 3.47 |
| (Note 1) | -56 | -1.3 | 300 | 1000 | 28 | 2 | TTL/CMOS | NAND | DS3687 | DS1687 | 3-49 |
| 13.5 | 15 | $\mathrm{VCC}^{-1} .8$ | 300 | 150 | 0.015 | 2 | CMOS | AND | MM74C908, MM74C918 |  | CMOS CMOS |
| (Note 1) | 45 | 1.6 | 250 | 1000 | 70 | 10 | (Note 2) | (Note 2) | DS3654 |  | 3-29 |

 clamp the output voltage fly-back transient at 56 V caused by the solenoid's stored inductive current. This clamp protects the circuit output and quenches the fly-back.
 supply voltage is 7.5 V to 9.5 V . The circuit can be cascaded to be a 20 or 30 -bit shift register.
Note 3: Latch-up voltage is the maximum voltage the output can sustain when switching an inductive load
Note 4: DS3680 has a differential input circuit.
Note 5: DP8310 inverting, positive edge latching.
Note 6: DP8311 inverting, fall through latch.
Note 7: Bubble memory coil driver
Note 8: DS3668 35V, latch-up with output fault protection.

# National Semiconductor DP7310/DP8310/DP7311/DP8311 Octal Latched Peripheral Drivers 

## General Description

The DP7310/8310, DP7311/8311 Octal Latched Peripheral Drivers provide the function of latching eight bits of data with open collector outputs, each driving up to 100 mA DC with an operating voltage range of 30 volts. Both devices are designed for low input currents, high input/output voltages, and feature a power up clear (outputs off) function.
The DP7310/8310 are positive edge latching. Two active low write/enable inputs are available for convenient data bussing without external gating.
The DP7311/8311 are fall through latches. The active low strobe input latches data or allows fall through operation when held at logic " 0 ". The latches are cleared (outputs off) with a logic " 0 " on the clear pin.

## Features

- High current, high voltage open collector outputs
- Low current, high voltage inputs
- All outputs simultaneously sink rated current "DC" with no thermal derating at maximum rated temperature.
- Parallel latching or buffering
- Separate active low enables for easy data bussing
- Internal "glitch free" power up clear
- $10 \% V_{\text {Cc }}$ tolerance


## Applications

- High current high voltage drivers
- Relay drivers
- Lamp drivers
- LED drivers
- TRIAC drivers
- Solenoid drivers
- Stepper motor drivers
- Level translators
- Fiber-optic LED drivers


## Connection Diagrams

Dual-In-Line Package


Dual-In-Line Package


Order Number DP7310J, DP7311J, DP8310J, DP8311J, DP8310N or DP8311N
See NS Package J20A or N20A

## Logic Table

| DP7310/DP8310 |  |  |  |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { Write } \\ \text { Enable } 1 \\ \text { WE }_{1} \end{gathered}$ | $\begin{gathered} \text { Write } \\ \text { Enable } 2 \\ \text { WE }_{2} \end{gathered}$ | Data Input $\mathrm{DI}_{1-8}$ | Data Output $\mathrm{DO}_{1-8}$ |
| 0 | 0 | X | Q |
| 0 | $\pi$ | 0 | 1 |
| 0 | $\checkmark$ | 1 | 0 |
| $\pi$ | 0 | 0 | 1 |
| $T$ | 0 | 1 | 0 |
| 0 | 1 | X | Q |
| 1 | 0 | X | Q |
| 1 | 1 | X | Q |


| DP7311/DP8311 |  |  |  |
| :---: | :---: | :---: | :---: |
| Clear | Strobe <br> CLR | Data <br> Input <br> DI $_{1-8}$ | Data <br> Output <br> DO 1-8 $^{\prime}$ |
| 1 | 1 | X | Q |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 0 | X | X | 1 |

$$
\begin{aligned}
X & =\text { Don't Care } \\
1 & =\text { Outputs Off } \\
0 & =\text { Outputs On } \\
Q & =\text { Pre-existing Output } \\
, & =\text { Positive Edge Transition }
\end{aligned}
$$

## Block Diagram DP7310/DP8310



## Block Diagram DP7311/DP8311



## Absolute Maximum Ratings (Note 1)

## Operating Conditions

| Supply Voltage | 7.0 V |
| :--- | ---: |
| Input Voltage | 35 V |
| Output Voltage | 35 V |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  |
| Cavity Package | 1821 mW |
| Molded Package | 2005 mW |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature(Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |

*Derate cavity package $12.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $16.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

| Min. | Max. | Units |
| :---: | :---: | :---: |
| 4.5 | 5.5 | V |
|  |  |  |
| -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
|  | 30 | V |
|  | 30 | V |

## DC Electrical Characteristics DP7310/DP8310, DP7311/DP8311 (Notes 2 and 3)

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{1 H}$ | Logical "1" Input Voltage |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logical "0" Input Voltage |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical "0" Output Voltage <br> DP7310/DP7311 <br> DP8310/DP8311 | Data outputs latched to logical ' 0 ", $\mathrm{V}_{\mathrm{CC}}=\mathrm{min}$. $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=75 \mathrm{ma} \\ & \mathrm{l}_{\mathrm{OL}}=100 \mathrm{~mA} \end{aligned}$ |  | 0.35 | $\begin{aligned} & 0.4 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| IOH | Logical "1" Output Current <br> DP7310/DP7311 <br> DP8310/DP8311 | Data outputs latched to logical " 1 ", $V_{C C}=\mathrm{min}$. $\begin{aligned} & \mathrm{V}_{\mathrm{OH}}=25 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OH}}=30 \mathrm{~V} \end{aligned}$ |  | 2.5 | $\begin{aligned} & 500 \\ & 250 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Logical "1" Input Current | $\mathrm{V}_{\mathrm{IH}}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=$ max . |  | 0.1 | 25 | $\mu \mathrm{A}$ |
| I | Input Current at Maximum Input Voltage | $V_{I N}=30 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=$ max. |  | 1 | 250 | $\mu \mathrm{A}$ |
| ILL | Logical "0" Input Current | $\mathrm{V}_{1 \mathrm{IN}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=$ max. |  | -215 | -300 | $\mu \mathrm{A}$ |
| $V_{\text {clamp }}$ | Input Clamp Voltage | $\mathrm{I}_{\mathrm{IN}}=-12 \mathrm{~mA}$ |  | -0.8 | -1.5 | V |
| Íco | Supply Current, Outputs On <br> DP7310 <br> DP8310 <br> DP7311 <br> DP8311 | Data outputs latched to a logical " 0 ". All inputs are at logical " 1 ", $V_{C C}=\max$. |  | $\begin{gathered} 100 \\ 100 \\ 88 \\ 88 \end{gathered}$ | $\begin{aligned} & 125 \\ & 152 \\ & 117 \\ & 125 \end{aligned}$ | mA <br> mA <br> mA <br> mA |
| ICCl | Supply Current, Outputs Off <br> DP7310 <br> DP8310 <br> DP7311. <br> DP8311 | Data outputs latched to a logic "1". Other conditions same as $\mathrm{I}_{\mathrm{cco}}$. |  | $\begin{aligned} & 40 \\ & 40 \\ & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 47 \\ & 57 \\ & 34 \\ & 36 \end{aligned}$ | mA <br> mA <br> mA <br> mA |

AC Electrical Characteristics DP7310/DP8310: $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {pdo }}$ | High to Low Propagation Delay Write Enable Input to Output | Figure 1 |  | 40 | 120 | ns |
| $t_{p d 1}$ | Low to High Propagation Delay Write Enable Input to Output | Figure 1 |  | 70 | 150 | ns |
| $\mathrm{t}_{\text {SETUP }}$ | Minimum Set-Up Time Data In to Write Enable Input | $t_{\mathrm{HOLD}}=0 \mathrm{~ns}$ Figure 1 | 45 | 20 |  | ns |
| $\mathrm{t}_{\mathrm{pWH}}$, $t_{\mathrm{pWL}}$ | Minimum Write Enable Pulse $V^{\prime \prime} d t h$ | Figure 1 | 60 | 25 |  | ns |
| $\mathrm{t}_{\mathrm{THL}}$ | High to Low Output Transition Time | Figure 1 |  | 16 | 35 | ns |
| $\mathrm{t}_{\text {TLH }}$ | Low to High Output Transition Time | Figure 1 |  | 38 | 70 | ns |
| $\mathrm{C}_{\text {IN }}$ | "N" Package Note 4 |  |  | 5 | 15 | pF |

AC Electrical Characteristics DP7311/DP8311: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {pdo }}$ | High to Low Propagation Delay <br> Data In to Output | Figure 2 |  | 30 | 60 | ns |
| $\mathrm{t}_{\text {pd1 }}$ | Low to High Propagation Delay <br> Data In to Output | Figure 2 | 70 | 100 | ns |  |
| $\mathrm{t}_{\text {SETUP }}$ | Minimum Set-Up Time <br> Data In to Strobe Input | $\mathrm{t}_{\text {HoLD }}=0 \mathrm{~ns}$ <br> Figure 2 | 0 | -25 |  | ns |
| $\mathrm{t}_{\text {pWL }}$ | Minimum Strobe Enable Pulse Width | Figure 2 | 60 | 35 |  | ns |
| $\mathrm{t}_{\text {pdC }}$ | Propagation Delay Clear to Data Output | Figure 2 |  | 70 | 135 | ns |
| $\mathrm{t}_{\mathrm{pWC}}$ | Minimum Clear Input Pulse Width | Figure 2 | 60 | 25 |  | ns |
| $\mathrm{t}_{\text {THL }}$ | High to Low Output Transition Time | Figure 2 |  | 20 | 35 | ns |
| $\mathrm{t}_{\text {TLH }}$ | Low to High Output Transition Time | Figure 2 |  | 38 | 60 | ns |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance - Any Input | Note 4 |  | 5 | 15 | pF |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min./max. limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DP7310/DP7311 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ for the DP8310/DP8311. All typical values are for $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted.
Note 4: Input capacitance is guaranteed by periodic testing. $\mathrm{f}_{\mathrm{TEST}}=10 \mathrm{kHz}$ at $300 \mathrm{mV}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

Switching Time Waveform DP7310/DP8310


## Switching Time Waveform DP7311/DP8311



Switching Time Test Circuits op7310/DP8310 DP7311/DP8311




Eight Output/Four Output Fiber Optic LED Driver


Typical Applications (contra)

Digital Controlled 256 Level
8-BIt Level Translator-Driver


200 mA Drive for a 4 Phase Bifilar Stepper Motor



Reading the State of the Latched Peripherals


Note 1: Always use good $\mathrm{V}_{\mathrm{CC}}$ bypass and ground techniques to suppress transients caused by peripheral loads.
Note 2: Printed circuit board mounting is required if these devices are operated at maximum rated temperature and current (all outputs on DC).

## DS1611/DS3611, DS1612/DS3612, DS1613/DS3613, DS1614/DS3614 Dual Peripheral Drivers

## General Description

The DS1611 series of dual peripheral drivers was designed for those applications where a higher breakdown voltage is required than that provided by the DS75451 series. The pin outs for the circuits are identical to those of the DS75451 through DS75454. The DS1611 series parts feature high voltage outputs ( 80 V breakdown in the "OFF" state) as well as high current ( 300 mA in the "ON" state). Typical applications include power drivers, relay drivers, lamp drivers, MOS drivers, and memory drivers.

## Features

- 300 mA output current capability per driver
- High voltage outputs (80V)
- TTL compatible
- Input clamping diodes
- Choice of logic function

Connection Diagrams (Dual-In-Line and Metal Can Packages)


Order Number DS1611J.8, DS3611J.8 or DS3611N


Order Number DS1611H or DS3611H


Order Number DS1612J.8, DS3612J-8 or DS3612N


Order Number DS1613J-8, DS3613J. 8 or DS3613N


Order Number DS1614J.8, DS3614J-8 or DS3614N

See NS Package J08A or N08A


Order Number DS1612H or DS3612H


Order Number DS1613H or DS3613H
See NS Package H08C


Order Number DS1614H or DS3614H

Absolute Maximum Ratings (Note 1)

| Supply Voltage, VCC | 7.0 V |
| :--- | ---: |
| Input Voltage | 5.5 V |
| Output Voltage (Note 5) | 80 V |
| Continuous Output Current | 300 mA |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation" at $5^{\circ}{ }^{\circ} \mathrm{C}$ |  |
| Cavity Package | 1133 mW |
| Molded Package | 1022 mW |
| TO-5 Package | 787 mW |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |

Operating Conditions

|  | MIN | MAX | UNITS |
| :--- | :--- | :--- | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) | 4.5 | 5.5 | V |
| DS161X | 4.75 | 5.25 | V |
| DS361X |  |  |  |
| Temperature $\left(T_{A}\right)$ | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DS161X | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

*Derate cavity package $7.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded gackage $8.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate TO-5 package $5.25 \mathrm{~mW} /$ ${ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

## Electrical Characteristics DS1611/DS3611, DS1612/DS3612, DS1613/DS3613, DS1614/DS3614 (Notes 2 and 3 )



Switching Characteristics $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
DS1611/DS3611, DS1612/DS3612, DS1613/DS3613, DS1614/DS3614

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{P D 1}$ | Propagation Delay Time, Low-To-High Level Output | $\mathrm{I}_{\mathrm{O}} \approx 200 \mathrm{~mA}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega$ <br> (Figure 6) | $\begin{aligned} & \text { DS1611/ } \\ & \text { DS3611 } \end{aligned}$ |  | 130 |  | ns |
|  |  |  | $\begin{aligned} & \hline \text { DS1612/ } \\ & \text { DS3612 } \\ & \hline \end{aligned}$ |  | 110 |  | ns |
|  |  |  | $\begin{aligned} & \text { DS1613/ } \\ & \text { DS3613 } \end{aligned}$ |  | 125 |  | ns |
|  |  |  | $\begin{aligned} & \text { DS1614/ } \\ & \text { DS3614 } \end{aligned}$ |  | 220 |  | ns |
| $t_{\text {PDO }}$ | Propagation Delay Time, High-To-Low Level Output | $\mathrm{I}_{0} \approx 200 \mathrm{~mA}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega$ <br> (Figure 6) | $\begin{aligned} & \text { DS1611/ } \\ & \text { DS3611 } \\ & \hline \end{aligned}$ |  | 125 |  | ns |
|  |  |  | $\begin{aligned} & \hline \text { DS1612/ } \\ & \text { DS3612 } \\ & \hline \end{aligned}$ |  | 110 |  | ns |
|  |  |  | $\begin{aligned} & \text { DS1613/ } \\ & \text { DS3613 } \end{aligned}$ |  | 125 |  | ns |
|  |  |  | $\begin{aligned} & \hline \text { DS1614/ } \\ & \text { DS3614 } \end{aligned}$ |  | 150 |  | ns |

(hase values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range for the DS3611, DS3612, DS3613, DS3614, and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS1611, DS1612, DS1613 and DS1614. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Maximum junction temperature is $150^{\circ} \mathrm{C}$.
Note 5: Maximum voltage to be applied to either output in the "OFF" state.
Note 6: Delay is measured with a $50 \Omega$ load to $10 \mathrm{~V}, 15 \mathrm{pF}$ load capacitance, measured from 1.5 V input to $50 \%$ point on output.

Schematic Diagrams (each driver)


Schematic Diagrams (Continued)


## Test Circuits



FIGURE 1. $V_{I H}, V_{I L}, V_{O H}, V_{O L}$


FIGURE 2. $I_{1}, I_{1 H}$


Both gates are tested simultaneously.


Note 1: Each input is tested separately.
Note 2: When testing DS3613 and DS3614 input not under test is grounded. For all other circuits it is at 4.5 V .

FIGURE 3. $V_{1}, I_{I L}$


Both gates are tested simultaneously.

Test Circuit and Switching Time Waveforms


Note 1: The pulse penerator has the foll owing charactaristias: $P R R=1.0 \mathrm{MHz}, Z_{\text {OUT }} \approx 50 \Omega$.
Note 2: $\boldsymbol{C}_{\mathrm{L}}$ includes probe and $j$ ip capacitance.
FIGURE 6. Switching Times of Complete Drivers

## DS3616 Bubble Memory Coil Driver

## General Description

The DS3616 bubble memory coil driver provides the function of driving the high current coils of a bubble memory device. The control inputs A, B, $\overline{C S}$ and HLD-EN are TTL compatible to insure easy interfacing to MOS control circuits. Internal logic controls the output sinking and sourcing transistors to drive the $X$ and $Y$ bubble memory coils in a bridged push-pull configuration.
Sourcing transistors are driven into saturation by the onchip voltage booster for maximum current drive to the coil.
The internal power up/down control circuit prevents glitches and noise on the outputs during system initialization.
$\overline{\mathrm{CS}}$ enables the output drive transistors. A pause capabili. ty is available from the HLD-EN input to allow asynchro. nous operation (refer to Typical Applications data).
The DS3616 is characterized to operate from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## Features

- Two high current push-pull outputs
- TTL compatible low current inputs
- Two power supplies +5 V and +12 V
- Internal clamp diodes
- Power up/down control circuit
- Optional internal voltage booster
- Run output for function driver control

Dual-In-Line Package


Order Number DS3616N
See NS Package N16A

Functional Block Diagram


Functional Tables (Note 2)

| $\mathbf{H L D}$-EN $=\mathbf{0}$ |  |  |  |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{A}$ | $\mathbf{B}$ | $\overline{\mathbf{C S}}$ | $\mathbf{A}_{\text {OUT }}$ | $\mathbf{B}_{\text {OUT }}$ | Run |  |  |  |  |  |  |
| X | X | 1 | Z | Z | 0 |  |  |  |  |  |  |
| 0 | 0 | 0 | Z | Z | 1 |  |  |  |  |  |  |
| 0 | 1 | 0 | 0 | 1 | 1 |  |  |  |  |  |  |
| 1 | 0 | 0 | 1 | 0 | 1 |  |  |  |  |  |  |
| 1 | 1 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |


| HLD•EN $=1$ |  |  |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{A}$ | $\mathbf{B}$ | $\overline{\mathbf{C S}}$ | A $_{\text {OUT }}$ | $\mathbf{B}_{\text {OUT }}$ | Run |  |  |  |  |  |
| X | X | 1 | Z | Z | 0 |  |  |  |  |  |
| 0 | 0 | 0 | Z | Z | 1 |  |  |  |  |  |
| 0 | 1 | 0 | 0 | 1 | 1 |  |  |  |  |  |
| 1 | 0 | 0 | 1 | 0 | 1 |  |  |  |  |  |
| 1 | 1 | 0 | Z | 0 | 0 |  |  |  |  |  |

Note 1: When used as $Y$ driver, HLD-EN is in Logic " 0 " state.
Note 2: Run output is independent of the power-up clear circuit and functions down to $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$. (See Typical Applications.)
Note 3: If BIAS CLK stops, it must remain in a Logic " 1 " state to prevent excessive DC current in the inductor.

Absolute Maximum Ratings (Note 1)
Supply Voltage (VCC) 7V
Supply Voltage (VD) 15V
Coil Source Voltage (VCOIL)
$\mathrm{V}_{\text {BIAS }}-\mathrm{V}_{\text {COIL }}$
Peak Output Current (Coil Outputs)
$V_{\text {BIAS }}$ Drive Current
Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ Molded Package
Derate molded package $15.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

14V 6.5 V

1950 mW

Recommended Operating Conditions

Electrical Characteristics (Notes 2 and 3)


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ temperature range for the $\mathrm{DS} 3616 . \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 5 \%$. During power up/down, for functional operation, $\mathrm{V}_{\mathrm{CC}}=+5 \%,-10 \%$; $\mathrm{V}_{\mathrm{DD}}=+5 \%,-10 \%$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Switching Characteristics $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=11.4 \mathrm{~V}$

|  | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{R} \text { (E) }}$ | Rise Time for $\mathrm{A}_{\text {OUT }}$ or $B_{\text {OUT }}$ Emitters | Figure 1 |  | 40 | 100 | ns |
| $\mathrm{t}_{\text {F(E) }}$ | Fall Time for $\mathrm{A}_{\text {OUt }}$ or B ${ }_{\text {OUT }}$ Emitters |  |  | 15 | 50 | ns |
| ${ }^{\text {R }}$ (C) | Rise Time for $\mathrm{A}_{\text {Out }}$ or $\mathrm{B}_{\text {OUT }}$ Collectors | Figure 2 |  | 15 | 50 | ns |
| $\mathrm{t}_{\mathrm{F}(\mathrm{C})}$ | Fall Time for $\mathrm{A}_{\text {OUt }}$ or $\mathrm{B}_{\text {OUT }}$ Collectors |  |  | 25 | 50 | ns |
| $\mathrm{t}_{\text {ON(E) }}$ | Turn ON Time for $\mathrm{A}_{\text {OUt }}$ or B ${ }_{\text {OUT }}$ Emitters | Figure 1 |  | 85 | 150 | ns |
| $\mathrm{t}_{\text {OFF(E) }}$ | Turn OFF Time for $\mathrm{A}_{\text {Out }}$ or $\mathrm{B}_{\text {OUT }}$ Emitters |  | , | 45 | 120 | ns |
| $\mathrm{t}_{\mathrm{ON}(\mathrm{C})}$ | Turn ON Time for A Out or $\mathrm{B}_{\text {Out }}$ Collectors | Figure 2 |  | 70 | 150 | ns |
| $\mathrm{t}_{\text {OFF(C) }}$ | Turn OFF Time for A Out or $\mathrm{B}_{\text {OUT }}$ Collectors |  |  | 55 | 120 | ns |
| $\mathrm{t}_{\operatorname{CSON}(\mathrm{E})}$ | Time for $\overline{\mathrm{CS}}$ to Enable Output Emitters | Figure 3 |  | 70 | 150 | ns |
| $\mathrm{t}_{\text {CSOFF(E) }}$ | Time for $\overline{\mathrm{CS}}$ to TRI-STATE ${ }^{\circledR}$ Output Emitters |  |  | 50 | 120 | ns |
| $\mathrm{t}_{\mathrm{CSON}(\mathrm{C})}$ | Time for $\overline{\mathrm{CS}}$ to Enable Output Collectors | Figure 4 |  | $r 50$ | 120 | ns |
| $\mathrm{t}_{\text {CSOFF(C) }}$ | Time for $\overline{\mathrm{CS}}$ to TRI-STATE Output Collectors |  |  | 60 | 120 | ns |
| $\mathrm{t}_{\mathrm{R} \text { (RUN) }}$ | Rise Time for Run Output | Figure 5 |  | 50 | 70 | ns |
| $\mathrm{t}_{\text {F(RUN })}$ | Fall Time for Run Output |  |  | 10 | 20 | ns |
| $\mathrm{t}_{\text {ON(RUN })}$ | Turn ON Time for Run Output |  |  | 70 | 110 | ns |
| $\mathrm{t}_{\text {OFF(RUN) }}$ | Turn OFF Time for Run Output |  |  | 40 | 70 | ns |
| $\mathrm{t}_{\text {PLZ }}$ | Propagation Delay for HLD-EN to TRI-STATE A OUT Collector | Figure 6 |  | 65 | 120 | ns |
| $\mathrm{t}_{\text {PZL }}$ | Propagation Delay for HLD-EN Turn ON A OUT Collector |  |  | 45 | 120 | ns |
| $\mathrm{t}_{\text {CHARGE }}$ | Charge Up Time for $\mathrm{V}_{\text {BIAS }}{ }^{\text {' }}$ | $1 \mathrm{mh}, 2 \mu \mathrm{~F}, \mathrm{f}_{\mathrm{CLK}}=800 \mathrm{kHz}$ |  | 2 | 5 | ms |
| $\mathrm{t}_{\mathrm{dON}}$. | Turn ON Time of Clamp Diodes | Figure 7 |  | 30 | 50 | ns |
| IMB | DC Imbalance under AC Conditions | Figure 8 |  | $\pm 0.1$ |  | V |
| BIAS CLK | Duty Cycle |  | 40 | 50 | 60 | \% |
|  | Frequency |  | 600 | 800 | 1000 | kHz |

TRI-STATE ${ }^{\text {© }}$ is a registered trademark of National Semiconductor Corp.


FIGURE 1. Test Set-Up and Timing Waveforms for AOUT and Bout Emitters


* Ground A input if B is the driven input or Ground $B$ if $A$ is the driven input.


FIGURE 2. Test Set-Up and Timing Waveforms for $\mathrm{A}_{\text {OUt }}$ and $\mathrm{B}_{\text {OUT }}$ Collectors


* For AOUTE and BOUTC, $\mathrm{A}=3 \mathrm{~V}, \mathrm{~B}=0 \mathrm{~V}$;
for B OUTE and A OUTC, $\mathrm{A}=0 \mathrm{~V}, \mathrm{~B}=3 \mathrm{~V}$.

FIGURE 3. Test Set-Up and Timing Waveforms for $\mathrm{A}_{\text {OUt }}$ and Bout Emitters


* For AOUTE and BOUTC, $\mathrm{A}=3 \mathrm{~V}, \mathrm{~B}=0 \mathrm{~V}$;
for $\mathrm{B}_{\text {OUTE }}$ and AOUTC, $\mathrm{A}=0 \mathrm{~V}, \mathrm{~B}=3 \mathrm{~V}$.

FIGURE 4. Test Set-Up and Timing Waveforms for Aout and Bout Collectors

(SEE NOTE 1)


FIGURE 5. Test Set-Up and Timing Waveforms for Run Output


* Input Conditions: $\mathrm{A}=\mathrm{B}=3 \mathrm{~V}$


FIGURE 6. Test Set-Up and Timing Waveforms for Aoutc TRI-STATE


FIGURE 7. AC Switching Characteristics


FIGURE 8. DC Imbalance Test Circuit

Note 1: Output waveforms may be generated with $\overline{C S}=$ input, $A=B=0 V$ or $B=$ input, $A=3 V, \overline{C S}=0 \mathrm{~V}$
Note 2:. Reference $V_{O U T H}$ is set at 4 V , which includes the active pull-up voltage plus charge-up voltage due to the internal $5 \mathrm{k} \Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}$ (typical rise time $=12 \mathrm{~ns}$ ).

## Typical Characteristics



## Typical Applications (Figures 9 and 10)

The coil driver circuit is used to generate triangular current waveforms for the bubble memory coils. The currents are generated by switching the coil driver in such a way that a voltage pulse is applied to the coil. The coil inductance integrates the voltage into a current ramp. When the pulse is switched OFF the current is commutated by two on-chip clamp diodes and current ramps down to zero. At that time the opposite polarity pulse is applied to the coil, which causes the current to ramp in the opposite direction.


The Run output drives the chip enable input of the function driver (DS3615). It goes low when $A=B=1$, indicating the controller has stopped the coils, or when $\overline{\mathrm{CS}}=1$ indicating the bubble is not selected. In the event of a system power loss, $A$ and $B$ are to be set to logic 1 by the controller. This stops the coil driver and causes the Run output to go to zero which disables the function driver. The Run output is guaranteed to stay at Logic " 0 " and coil drive outputs in Logic " 0 " state or high impedance condition (if $\mathrm{A}=\mathrm{B}=1$ or $\overline{\mathrm{CS}}=1$ ) down to $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$, at which time the function driver and coil driver power supply sensors will have disabled all outputs driving the bubble.


FIGURE 9. Typical Application

$\longrightarrow$

## National Semiconductor DS1631/DS3631, DS1632/DS3632, DS1633/DS3633, DS1634/DS3634 CMOS Dual Peripheral Drivers

## General Description

The DS1631 series of dual peripheral drivers was designed to be a universal set of interface components for CMOS circuits.

Each circuit has CMOS compatible inputs with thresholds that track as a function of $\mathrm{V}_{\mathrm{Cc}}$ (approximately $1 / 2 \mathrm{~V}_{\mathrm{Cc}}$ ). The inputs are PNPs providing the high impedance necessary for interfacing with CMOS.

Outputs have high voltage capability, minimum breakdown voltage is 56 V at $250 \mu \mathrm{~A}$.

The outputs are Darlington connected transistors. This allows high current operation ( 300 mA max) at low internal $\mathrm{V}_{\mathrm{CC}}$ current levels since base drive for the output transistor is obtained from the load in proportion to the required loading conditions. This is essential in order to minimize loading on the CMOS logic supply.

Typical $V_{\mathrm{CC}}=5 \mathrm{~V}$ power is 28 mW with both outputs $\mathrm{ON} . \mathrm{V}_{\mathrm{cc}}$ operating range is 4.5 V to 15 V .

The circuit also features output transistor protection if the $\mathrm{V}_{\mathrm{CC}}$ supply is lost by forcing the output into the
high impedance OFF state with the same breakdown levels as when $V_{\text {Cc }}$ was applied.
Pin-outs are the same as the respective logic functions found in the following popular series of circuits: DS75451, DS75461, DS3611. This feature allows direct conversion of present systems to the MM74C CMOS family and DS1631 series circuits with great power savings.

The DS1631 series is also TTL compatible at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.

## Features

- CMOS compatible inputs
- TTL compatible inputs
- High impedance inputs

PNP's

- High output voltage breakdown 56 V min
- High output current capability 300 mA max
- Same pin-outs and logic functions as DS75451, DS75461 and DS3611 series circuits
- Low $V_{\text {cc }}$ power dissipation ( 28 mW both outputs "ON" at 5V)

Connection Diagrams (Dual-In-Line and Metal Can Packages)


Order, Number DS1631J-8, DS3631J-8 or DS3631N


Order Number DS1633J-8,
DS3633J-8 or DS3633N


Order Number DS1632J.8, DS3632J-8 or DS3632N See NS Package J08A or N08A


〈Pin 4 is eletricically connected to the case.)
Order Number DS1631H or DS3631H
(Pin 4 is electrically connected to the case.)
Order Number
DS1632H or DS3632H


TOP VIEW
(Pin 4 is electrically connected to the case.)
Order Number
DS1633H or DS3633H


Order Number DS1634J-8, DS3634J-8 or DS3634N


TOP VIEW
(Pin 4 is electrically connected to the case.)
Order Number
DS1634H or DS3634H


Operating Conditions

ALL CIRCUITS

Electrical Characteristics
(Continued)

| PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DS1634/DS3634 |  |  |  |  |  |  |  |
| Supply Currents | (Figure 4) | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5 \mathrm{~V}$ | Output Low |  | 7.5 | 12 | mA |
|  |  | $\mathrm{V}_{\text {CC }}=15 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=15 \mathrm{~V}$ |  |  | 18 | 23 | mA |
| ICC(1) | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$, (Figure 4) | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | Output High |  | 3 | 5 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}$ |  |  | 11 | 18 | mA |
| tPDi1 Propagation to "1" | $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{~V}_{\mathrm{L}}=10 \mathrm{~V},$ <br> (Figure 5) |  |  |  | 150 |  | ns |
| tPDO Propagation to '0" | $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{~V}_{\mathrm{L}}=10 \mathrm{~V},$ <br> (Figure 5) |  |  |  | 150 |  | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they, are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS1631, DS1632, DS1633 and DS1634 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3631, DS3632, DS3633 and DS3634. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

## Test Circuits



| CIRCUIT | INPUT <br> UNDER <br> TEST | OTHER INPUT | OUTPUT |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | APPLY | MEASURE |
| DS3631 | $\mathrm{V}_{\text {IH }}$ | V IH | ${ }^{1} \mathrm{OH}$ | $\mathrm{V}_{\mathrm{OH}}$ |
|  | VIL | $V_{C C}$ | IOL | VOL |
| DS3632 | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | ${ }^{\prime} \mathrm{OL}$ | $\mathrm{VOL}_{\text {OL }}$ |
|  | VIL | $V_{C C}$ | ${ }^{1} \mathrm{OH}$ | V OH |
| DS3633 | $\mathrm{V}_{\text {IH }}$ | GND | ${ }^{1} \mathrm{OH}$ | VOH |
|  | VIL | VIL | IOL | $\mathrm{V}_{\mathrm{OL}}$ |
| DS3634 | $\mathrm{V}_{\text {IH }}$ | GND | IOL | $\mathrm{V}_{\mathrm{OL}}$ |
|  | VIL | VIL | ${ }^{\mathrm{IOH}}$ | $\mathrm{V}_{\mathrm{OH}}$ |

Note: Each input is tested separately.
FIGURE 1. $\mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{OH}}, \mathrm{V}_{\mathrm{OL}}$


FIGURE 2. IIH

Test Circuits (Continued)

FIGURE 3. IIL
FIGURE 4. ICC


## Switching Time Waveforms



Note 1: The pulsa generator has the following characteristics: $P R R=500 \mathrm{kHz}, \mathrm{Z}_{\mathrm{OUT}} \approx 50 \Omega$. Note 2: $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.

Schematic Diagram (Equivalent Circuit)


## DS3654 Printer Solenoid Driver

## General Description

The DS3654 is a serial-to-parallel 10 -bit shift register with a clock and data input, a data output from the tenth bit, and 10 open-collector clamped relay driver outputs suitable for driving printer solenoids.

Timing for the circuit is shown in Figure 1. Data input is sampled on the positive clock edge. Data output changes on the negative clock edge, and is always active. Enable
transfers data from the shift register to the open-collector outputs. Internal circuitry inhibits output enable for power supply voltage less than 6 V .

Each output sinks 250 mA and is internally clamped to ground at 50 V to dissipate energy stored in inductive loads.

## Connection Diagram



Order Number DS3654J or DS3654N See NS Package J16A or N16A

## Logic Diagram



| Absolute Maximum Ratings (Note 1) |  |
| :---: | :---: |
| Supply Voltage, $\mathrm{V}_{\text {CC }}$ | 9.5 V max |
| Input Voltage | -0.5V min. 9.5 V max |
| Output Supply, Vp-p | 45 V max |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Output Current (Single Output) | 0.4A |
| Ground Current | 4.0A |
| Peak Power Dissipation, $\mathrm{t}<10 \mathrm{~ms}$, Duty Cycle < $5 \%$ | 4.5W Max |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  |
| Cavity Package | 1635 mW |
| Molded Package | 1687 mW |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |

## Operating Conditions

|  |  | MIN | MAX | UNITS |
| :--- | :--- | :--- | :---: | :---: |
| Supply Voltage $\left(V_{C C}\right)$ |  | 7.5 | 9.5 | $V$ |
| Temperature $\left(T_{A}\right)$ | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |  |
| Output Supply $\left(V_{p-p}\right)$ |  |  | 40 | $V$ |

*Derate cavity package $10.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $13.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

Electrical Characteristics (Notes 2,3 and 4) $\mathrm{V}_{\mathrm{p} \cdot \mathrm{p}}=30 \mathrm{~V}$ unless otherwise noted

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Logical " 1 " Input Voltage |  | 2.6 |  |  | V |
| Logical "0" Input Voltage |  |  |  | 0.8 | V |
| Logical "1" Output Voltage Clamp | $I_{\text {CLAMP }}=0.1 \mathrm{~A}, \mathrm{~V}_{\text {EN }}=0 \mathrm{~V}$ | 45 | 50 | 65 | V |
| Logical "1" Output Current | $\mathrm{V}_{\mathrm{OH}}=40 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=0$ |  |  | 1.0 | mA |
| Logical " 0 '. Output Voltage | $\mathrm{I}_{\mathrm{OL}}=250 \mathrm{~mA}, \mathrm{~V}_{\text {EN }}=2.6 \mathrm{~V}$ |  |  | 1.6 | V |
| Logical " 1 " Input Current |  |  |  |  |  |
| Clock | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}, \mathrm{V}_{\text {CL }}=2.6 \mathrm{~V}$ | 0.2 | 0.33 |  | mA |
| Enable | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{EN}}=2.6 \mathrm{~V}$ | 0.2 | 0.33 |  | mA |
| Data | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{D}}=2.6 \mathrm{~V}$ | 0.3 | 0.57 |  | mA |
| Clock | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CL}}=2.6 \mathrm{~V}$ |  | 0.33 | 0.5 | mA |
| Enable | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}, \mathrm{V}_{\text {EN }}=2.6 \mathrm{~V}$ |  | 0.33 | 0.5 | mA |
| Data | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{D}}=2.6 \mathrm{~V}$ |  | 0.57 | 0.75 | mA |
| Logical "0" Input Current |  |  |  |  |  |
| Clock | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}, \mathrm{V}_{C L}=1 \mathrm{~V}$ |  | 125 |  | $\mu \mathrm{A}$ |
| Enable | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{EN}}=1 \mathrm{~V}$ |  | 125 |  | $\mu \mathrm{A}$ |
| Data | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{D}}=1 \mathrm{~V}$ |  | 220 |  | $\mu \mathrm{A}$ |
| Input Pull-Down Resistance |  |  |  |  |  |
| Clock | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CL}}<\mathrm{V}_{\mathrm{CC}}$ |  | 8 | , | $\mathrm{k} \Omega$ |
| Enable | $\mathrm{T}_{\text {A }}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {EN }}<V_{C C}$ |  | 8 |  | $\mathrm{k} \Omega$ |
| Data | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{D}}<\mathrm{V}_{C C}$ |  | 4.5 |  | $k \Omega$ |
| Supply Current ( ${ }^{\text {CCC }}$ ) |  |  |  |  |  |
| Outputs Disabled | $\begin{aligned} & T_{A} \geq 25^{\circ} \mathrm{C}, \mathrm{~V}_{E N}=0, V_{D O}=0 . \\ & V_{C C}=9.5 \mathrm{~V} \end{aligned}$ |  | 27 | 40 | mA |
| Outputs Enabled | $\begin{aligned} & \mathrm{T}_{\mathrm{A}} \geq 25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{EN}}=2.6, \mathrm{I}_{\mathrm{OL}}=250 \mathrm{~mA} \\ & \text { Each Bit } \end{aligned}$ |  | 55 | 70 | mA |
| Data Output Low (VDOL) | $V_{D}=0, I_{O L}=0$ |  | 0.01 | 0.5 | V |
| Data Output High ( $\mathrm{V}_{\mathrm{DOH}}$ ) | $\mathrm{V}_{\mathrm{D}}=2.6, \mathrm{IOH}=-0.75 \mathrm{~mA}$ | 2.6 | 3.4 |  | $v$ |
| Data Output Pull-Down Resistance | $V_{D}=0, V_{D O}=1 \mathrm{~V}$ |  | 14 |  | $k \Omega$ |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.
Note 2: Unless otherwise specified, $\min / \mathrm{max}$ limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range and the 7.5 V to 9.5 V power supply range. Alltypical values given are for $V_{C C}=8.5 \mathrm{~V}$ and $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified.
Note 4: Only one output at a time should be shorted.

Switching Characteristics $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, nominal power supplies unless otherwise noted

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clk, Data and Enable Inputs | (Figure 1) |  |  |  |  |
| ${ }^{\text {tF }} \mathrm{C}$ |  |  |  | 2.0 | $\mu \mathrm{s}$ |
| ${ }^{\text {t }} \mathrm{C}$ C | ${ }_{\mathrm{t}}^{\mathrm{BIT}} \geq 10 \mu \mathrm{~s}$ |  |  | 2.0 | $\mu \mathrm{s}$ |
| ${ }^{\text {t CLK }}$ |  | 2 |  |  | $\mu \mathrm{s}$ |
| telk |  | 3.5 |  |  | $\mu \mathrm{s}$ |
| thold |  |  |  | 1.0 | $\mu \mathrm{s}$ |
| ${ }^{\text {tSET-UP }}$ |  |  |  | 1.0 | $\mu \mathrm{s}$ |
| tre, trdin |  |  |  | 1.0 | $\mu \mathrm{s}$ |
| tFE, tFD IN |  |  |  | 5.0 | $\mu \mathrm{s}$ |
| Output 1-10 | $\mathrm{Vp}-\mathrm{p}=20 \mathrm{~V}$ |  |  |  |  |
| tro | $R_{L}=100 \Omega, C_{L}<100 \mathrm{pF}$ |  | 1.2 |  | $\mu \mathrm{s}$ |
| tFO | $R_{L}=100 \Omega, C_{L}<100 \mathrm{pF}$ |  | 1.2 |  | $\mu \mathrm{s}$ |
| tPDEH |  |  | 3.5 |  | $\mu \mathrm{s}$ |
| tPDEL |  |  | 3.0 |  | $\mu \mathrm{s}$ |
| Data Output |  |  |  |  |  |
| tPDH, tPDL | $R_{L}=5 \mathrm{k} \Omega, C_{L} \leq 10 \mathrm{pF}$ |  | 0.8 | 2.5 | $\mu \mathrm{s}$ |
| ${ }^{\text {t } R D}$ |  |  | 0.4 |  | $\mu \mathrm{s}$ |
| ${ }^{\text {t }} \mathrm{FD}$ |  |  | 0.4 |  | $\mu \mathrm{s}$ |
| Clock to Enable Delay |  |  |  |  |  |
| ${ }^{\text {t }}$ CE |  | 2 tBIT |  |  | $\mu \mathrm{s}$ |
| Enable to Clock Delay |  | ${ }_{\text {tBIT }}$ |  |  | $\mu \mathrm{s}$ |

## Switching Time Waveforms



FIGURE 1. Shift Timing

## Definition of Terms

Vp-p: Output power supply voltage. The return for open-collector relay driver outputs.
${ }^{\text {tBIT }}$ : Period of the incoming clock.
$V_{\text {CLK }}$ : The voltage at the clock input.
${ }^{\text {t }}$ CLK: The portion of $\mathrm{t}_{\text {BIT }}$ when $\mathrm{V}_{\text {CLK }} \geq 2.6 \mathrm{~V}$.
tCLK: The portion of tBIT when $V_{\text {CLK }} \leq 0.8 \mathrm{~V}$
tSET-UP: The time prior to the end of $\overline{t^{\text {CLK }}}$ required to insure valid data at the shift register input for subsequent clock transitions.
thOLD: The time following the start of tCLK required to transfer data within the shift register.

## General Description

The DS3656 is a quad peripheral driver designed for use in automotive applications. Logically it is an open collector NAND function with all inputs compatible with 74LS and CMOS series products. An enable input is provided that is common to each driver. When taken to a logic zero level all outputs will turn off. Also, overvoltage is detected.
The DS3656 has features associated with the output structure that make it highly versatile to many applications. Each output is capable of 600 mA sink currents and offers 65 V standoff voltage in non-inductive applications. A clamp network capable of handling 800 mA is incorporated in each output which eliminates the need of an external network to quench the high voltage backswing caused when switching inductive loads up to 30 V (reference AN-213).
The DS3656 is intended to operate from a 12 V automotive battery. Internal to the device is its own voltage regulator which permits the device to operate during the wide voltage variation seen in many automotive applications. An overvoltage-protection circuit is incorporated that will cause the outputs to turn off when the supply exceeds 30 V . The circuit is designed to withstand worst case fault conditions that occur in automotive applications, such as
high voltage transients and reverse battery connection. In this type of environment an external 100 2 resistor must be connected in series with the $\mathrm{V}_{\mathrm{CC}}$ line.
The molded package is specifically constructed to allow increased power dissipation over conventional packages. The four ground pins are directly connected to the device chip with a special copper lead frame. When the quad driver is soldered into a copper PC board the power rating of the device will significantly improve.

## Features

■ Quad automotive peripheral driver

- 600 mA output current capability
- High voltage outputs - 65 V
- Clamp diode provided for inductive loads
- Built in regulator
- Overvoltage failsafe
- TTL/LS/CMOS compatible diode clamped inputs
- High power dissipation package
- Guaranteed to withstand worst case fault conditions


## Connection Diagram

## Dual-In-Line Package



Order Number DS3656N
See NS Package N16A

## Truth Table

| Enable | $\ln X$ | Out $X$ |
| :--- | :---: | :---: |
| $H$ | $H$ | $L$ |
| $H$ | $L$ | $H$ |
| $L$ | $X$ | $H$ |

$H=$ high level $L=$ low level $\quad X=$ irrelevant

# Absolute Maximum Ratings (Note 1) 

| Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ ( ( ${ }^{\text {cte } 2)}$ | 65V |
| :---: | :---: |
| Input Voltage | 7 V |
| Output Voltage | 65 V |
| Continuous Output Current | 1.2A |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Thermal Resistance (Junction to Ambient) |  |
| DS3656N Plugged in a Socket | $60^{\circ} \mathrm{C} / \mathrm{W}$ |
| DS3656N Soldered in a PC Board | $35^{\circ} \mathrm{C} / \mathrm{W}$ |
| DS3656N Soldered in a PC Board with $6 \mathrm{in}^{2} \mathrm{Cn}$ Foil | $20^{\circ} \mathrm{C} / \mathrm{W}$ |
| Lead Temperature(Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |


|  | Min | Max | Units |
| :--- | :---: | :---: | :---: |
| Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ | 10.5 | 17.0 | V |
| Temperature | -40 | 105 | ${ }^{\circ} \mathrm{C}$ |

Electrical Characteristics (Notes 2 and 3)

| Symbol | Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply Voltage |  | 10.5 | 17 | V |
| $I_{\text {cc }}$ | Power Supply Current |  |  | 65 | mA |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  | 0.8 | V |
| $I_{\text {IH }}$ | High Level Input Current | $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  | 20 | $\mu \mathrm{A}$ |
| IIL | Low Level Input Current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  | -360 | $\mu \mathrm{A}$ |
| $V_{\text {ICL }}$ | Input Clamp Voltage | $\mathrm{I}_{1 \mathrm{~N}}=-10 \mathrm{~mA}$ |  | -1.5 | $V$ |
| $\mathrm{V}_{\text {OL }}$ | Low Level Output Voltage | $\mathrm{I}_{\mathrm{L}}=600 \mathrm{~mA}, \mathrm{~V}_{C C}=10.5 \mathrm{~V}$ |  | 1.5 | $V$ |
| ${ }^{1} \mathrm{OH}$ | High Level Leakage Current | $\mathrm{V}_{\mathrm{OH}}=65 \mathrm{~V}$ |  | 1.0 | mA |
| $V_{F}$ | Output Diode Forward Voltage | $\mathrm{I}_{\mathrm{F}}=800 \mathrm{~mA}$ |  | 2.5 | $\checkmark$ |
| $I_{R}$ | Output Diode Reverse Leakage | $V_{R}=65 \mathrm{~V}$ |  | 1.0 | mA |
| $\mathrm{B}_{\text {vGer }}$ | $\mathrm{V}_{\mathrm{OH} 1}$ Switching Capacitive or Resistive Load |  |  | 65 | V |
| Lvceo | $\mathrm{V}_{\mathrm{OH} 2}$ Switching Inductive Clamped Load |  |  | 30 | V |

Switching Characteristics $\mathrm{v}_{\mathrm{CC}}=13.2 \mathrm{v}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Symbol | Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}$ | Propagation Delay Time Low to High Level Output | $V_{C C}=13.2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=30 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 10 | $\mu \mathrm{S}$ |
| $t_{\text {PHL }}$ | Propagation Delay Time High to Low Level Output | $V_{C C}=13.2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=30 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 10 | $\mu \mathrm{S}$ |
| ${ }^{\text {tiLH }}$ | Transition Time Low to High Level Output | $V_{C C}=13.2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=30 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 500 | ns |
| ${ }^{\text {THL }}$ | Transition Time High to Low Level Output | $V_{C C}=13.2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=30 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 500 | ns |
| $\mathrm{t}_{\text {PLH }}$ | Enable to Output | $V_{C C}=13.2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=30 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 10 | $\mu \mathrm{S}$ |
| $t_{\text {PHL }}$ | Enable to Output | $V_{C C}=13.2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=30 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 10 | $\mu \mathrm{S}$ |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Voltage values are with respect to network ground terminal unless otherwise specified.
Note 3: Unless otherwise specified min/max limits apply across the $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ temperature range.

National Semiconductor

## DS3658 Quad High Current Peripheral Driver

## General Description

The DS3658 quad peripheral driver is designed for those applications where low operating power, high breakdown voltage, high output current and low output ON voltage are required. A unique input circuit combines TTL compatibility with high impedance. In fact, its extreme low input current allows it to be driven directly by a CMOS device.
The outputs are capable of sinking 600 mA each and offer a 70 V breakdown. However, for inductive loads the output should be clamped to 35 V or less to avoid latch-up during turn off (inductive fly back protection-refer AN-213). An on-chip clamp diode capable of handling 800 mA is provided at each output for this purpose. In addition, the DS3658 incorporates circuitry that guarantees glitch-free power up or down operation and a fail-safe feature which puts the output in a high impedance state when input is open.
The molded package is specifically constructed to allow increased power dissipation over conventional packages. The four ground pins are directly connected to the device chip with a special copper lead frame. When the quad driver is soldered into a PC board, the power rating of the device improves significantly.

## Applications

- Relay drivers
- Lamp drivers
- Solenoid drivers
- Hammer drivers
- Stepping motor drivers
- Triac drivers
- LED drivers
- High current, high voltage drivers
- Level translators
- Fiber optic LED drivers


## Features

- Single saturated transistor outputs
- Low standby power, 10 mW typical
- High impedance TTL compatible inputs
- Outputs may be tied together for increased current capacity

600 mA per output
2.4A per package

- No output latch-up at 35V
- Low output ON voltage ( 350 mV typ @ 600 mA )
- High breakdown voltage (70V)
- Open collector outputs
- Output clamp diodes for inductive fly back protection
- NPN inputs for minimal input currents ( $1 \mu \mathrm{~A}$ typical)
- Low operating power
- Standard 5 V power supply
- Power up/down protection
- Fail safe operation
- 2W power package

■ Pin-for-pin compatible with SN75437

## Connection Diagram

Dual-In-Line Package


| IN | EN | OUT |
| :---: | :---: | :---: |
| $H$ | $H$ | $L$ |
| $L$ | $H$ | $Z$ |
| $H$ | $L$ | $Z$ |
| $L$ | $L$ | $Z$ |

[^22]Absolute Maximum Ratings (Note 1)
Operating Conditions

|  |  |  | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | 7.0 V | Supply Voltage | 4.75 | 5.25 | V |
| Input Voltage | 15 V | Ambient Temperature | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| Output Voltage | 70 V |  |  |  |  |
| Output Current | 1.5A |  |  |  |  |
| Continuous Power.Dissipation @ $25^{\circ} \mathrm{C}$ Free-Air (Note 5 ) | 2075 mW |  |  |  |  |
| Storage Temperature Range -6 | ${ }^{0}+150^{\circ} \mathrm{C}$ |  |  |  |  |
| Lead Temperature(Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |  |  |  |  |

Electrical Characteristics (Notes 2 and 3 )

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage |  |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input High Current | $\mathrm{V}_{\text {IN }}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ |  | 1.0 | 10 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Input Low Current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IK}}$ | Input Clamp Voltage | $\mathrm{I}_{1}=-12 \mathrm{~mA}$ |  | -0.8 | -1.5 | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{L}}=300 \mathrm{~mA}$ |  | 0.2 | 0.4 | V |
|  |  | $\mathrm{I}_{\mathrm{L}}=600 \mathrm{~mA}$ (Note 4) |  | 0.35 | 0.7 | V |
| $I_{\text {CEX }}$ | Output Leakage Current | $\mathrm{V}_{\mathrm{CE}}=70 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.8 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{F}}$ | Diode Forward Voltage | $\mathrm{I}_{\mathrm{F}}=800 \mathrm{~mA}$ |  | 1.0 | 1.6 | V |
| $I_{\text {R }}$ | Diode Leakage Current | $\mathrm{V}_{\mathrm{R}}=70 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current | All Inputs High |  | 50 | 65 | mA |
|  |  | All Inputs Low |  | 2 | 4 | mA |

## Switching Characteristics (Note 2)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\mathrm{HL}}$ | Turn On Delay | $\mathrm{R}_{\mathrm{L}}=60 \Omega, \mathrm{~V}_{\mathrm{L}}=30 \mathrm{~V}$ |  | 226 | 500 | ns |
| $\mathrm{t}_{\mathrm{LH}}$ | Turn Off Delay | $\mathrm{R}_{\mathrm{L}}=60 \Omega, \mathrm{~V}_{\mathrm{L}}=30 \mathrm{~V}$ |  | 2430 | 8000 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified, min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range and the 4.75 V to 5.25 V power supply range. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$.
Note 3: All currents into device pins are shown as positive; all currents out of device pins are shown as negative; all voltages are referenced to ground, unless otherwise specified. All values shown as max or min are so classified on absolute value basis.
Note 4: All sections of this quad circuit may conduct rated current simultaneously; however, power dissipation averaged over a short interval of time must fall within specified continuous dissipation ratings.
Note 5: For operation over $25^{\circ} \mathrm{C}$ free-air temperature, derate linearly to $1328 \mathrm{~mW} @ 70^{\circ} \mathrm{C} @$ the rate of $16.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$.


* Includes probe and jig capacitance


## Typical Applications

## Stepping Motor Driver



[^23]


2
National Semiconductor

## DS3668 Quad Fault Protected Peripheral Driver

## General Description

The DS3668 quad peripheral driver is designed for those applications where low operating power, high breakdown voltage, high output current and low output ON voltage are required. Unlike most peripheral drivers available, a unique fault protection circuit is incorporated on each output. When the load current exceeds 1.0 A (approximately) on any output for more than a built-in delay time, nominally $25 \mu \mathrm{~s}$, that output will be shut off by its protection circuitry with no effect on other outputs. This condition will prevail until that protection circuitry is reset by toggling the corresponding input or the enable pin low for at least $0.5 \mu \mathrm{~s}$. The $25 \mu \mathrm{~s}$ built-in delay is provided to ensure that the protection circuitry is not triggered by turn-on surge currents associated with certain kinds of loads.
The DS3668's inputs combine TTL compatibility with high input impedance. In fact, its extreme low input current allows it to be driven directly by a MOS device. The outputs are capable of sinking 600 mA each and offer a 70 V breakdown. However, for inductive loads the output should be clamped to 35 V or less to avoid latch up during turn off (inductive fly-back protection - refer AN-213). An on-chip clamp diode capable of handling 800 mA is provided at each output for this purpose. In addition, the DS3668 incorporates circuitry that guarantees glitch-free power up or down operation and a fail-safe feature which puts the output in a high impedance state when the input is open.
The molded package is specifically constructed to allow increased power dissipation over conventional packages. The four ground pins are directly connected to the device chip with a special copper lead frame. When the quad driver is soldered into a PC board, the power rating of the device improves significantly.

## Applications

- Relay drivers
- Solenoid drivers
- Hammer drivers
- Stepping motor drivers
- Triac drivers
- LED drivers
- High current, high voltage drivers
- Level translators
- Fiber optic LED drivers


## Features

- Output fault protection
- High impedance TTL compatible inputs
- High output current - 600 mA per output
- No output latch-up at 35 V

■ Low output ON voltage ( 550 mV typ @ 600 mA )

- High breakdown voltage (70V)
- Open collector outputs
- Output clamp diodes for inductive fly-back protection
- NPN inputs for minimal input currents ( $1 \mu \mathrm{~A}$ typical)
- Low operating power
- Standard 5V power supply
- Power up/down protection
- Fail-safe operation
- 2W power package

■ Pin-for-pin compatible with SN75437

## Connection Diagram*

## Dual-In-Line Package



TL/F/5225-1

Truth Table

| IN | EN | OUT |
| :---: | :---: | :---: |
| $H$ | $H$ | $L$ |
| $L$ | $H$ | $Z$ |
| $H$ | $L$ | $Z$ |
| $L$ | $L$ | $Z$ |

$H=$ High state
L=Low state
$Z=$ High impedance state

Order Number DS3668N
See NS Package N16A

Absolute Maximum Ratings (Note 1)

| Supply Voltage | 7.0 V |
| :--- | ---: |
| Input Voltage | 15 V |
| Output Voltage | 70 V |
| Continuous Power Dissipation |  |
| @25 |  |
| Storage Temperature Range | 2075 mW |
| Lead Temperature (Soldering, 10 seconds) | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
|  | $300^{\circ} \mathrm{C}$ |

Electrical Characteristics (Notes 2 and 3 )

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage |  | 2.0 |  |  | V |
| $V_{\text {IL }}$ | Input Low Voltage |  |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input High Current | $\mathrm{V}_{\text {IN }}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ |  | 1.0 | 20 | $\mu \mathrm{A}$ |
| $1 / 12$ | Input Low Current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| $V_{\text {IK }}$ | Input Clamp Voltage | $I_{1}=-12 \mathrm{~mA}$ |  | -0.8 | -1.5 | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{L}_{\mathrm{L}}=300 \mathrm{~mA}$ |  | 0.2 | 0.7 | V |
|  |  | $\mathrm{L}_{\mathrm{L}}=600 \mathrm{~mA} \mathrm{(Note} \mathrm{4)}$ |  | 0.55 | 1.5 | V |
| $I_{\text {CEX }}$ | Output Leakage Current | $\mathrm{V}_{\mathrm{CE}}=70 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.8 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| $V_{F}$ | Diode Forward Voltage | $\mathrm{I}_{\mathrm{F}}=800 \mathrm{~mA}$ |  | 1.2 |  | V |
| $I_{R}$ | Diode Leakage Current | $\mathrm{V}_{\mathrm{R}}=70 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| ICC | Supply Current | All Inputs High |  | 62 | 80 | mA |
|  |  | All Inputs Low |  | 20 |  | mA |
| $I_{\text {TH }}$ | Protection Circuit Threshold Current |  |  | 1 |  | A |


| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $t_{H L}$ | Turn On Delay | $R_{L}=60 \Omega, V_{L}=30 \mathrm{~V}$ |  | 300 |  | ns |
| $t_{L H}$ | Turn Off Delay | $R_{L}=60 \Omega, \mathrm{~V}_{\mathrm{L}}=30 \mathrm{~V}$ |  | 2000 |  | ns |
| $\mathrm{t}_{\mathrm{FZ}}$ | Protection Enable Delay <br> (after Detection of fault) |  | 25 |  | $\mu \mathrm{~s}$ |  |
| $\mathrm{t}_{\mathrm{RL}}$ | Input Low Time For <br> Protection Circuit Reset |  | 1.0 |  | $\mu \mathrm{~s}$ |  |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified, $\mathrm{min} /$ max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range and the 4.75 V to 5.25 V power supply range. All typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{C C}=5.0 \mathrm{~V}$.
Note 3: All currents into device pins are shown as positive; all currents out of device pins are shown as negative; all voltages are referenced to ground, unless otherwise specified. All values shown as max or min are so classified on absolute value basis.
Note 4: All sections of this quad circuit may conduct rated current simultaneously; however, power dissipation averaged over a short interval of time must fall within specified continuous dissipation ratings.
Note 5: For operation over $25^{\circ} \mathrm{C}$ free-air temperature, derate linearly to $1328 \mathrm{~mW} @ 70^{\circ} \mathrm{C} @$ the rate of $16.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$.

## AC Test Circuit

## Switching Waveforms


*Includes probe and jig capacitance
Typical Application

## Stepping Motor Driver



TL/F/5225-4
*L1, L2, L3, L4 are the windings of a bifilar stepping motor.
${ }^{* *} \mathrm{~V}_{\text {MOTOR }}$ is the supply voltage of the motor.

## Protection Circuit Block Diagram



## DS3669 Quad High Current Peripheral Driver

## General Description

The DS3669 is a non-inverting quad peripheral driver similar to the DS3658. These drivers are designed for those applications where low operating power, high breakdown voltage, high output current and low output ON voltage are required. A unique input circuit combines TTL compatibility with high impedance. In fact, its extreme low input current allows it to be driven directly by a CMOS device.

The outputs are capable of sinking 600 mA each and offer a 70 V breakdown. However, for inductive loads the output should be clamped to 35 V or less to avoid latch-up during turn off (inductive fly back protection-refer AN-213). An on-chip clamp diode capable of handling 800 mA is provided at each output for this purpose. In addition, the DS3669 incorporates circuitry that guarantees glitch-free power up or down operation.

The molded package is specifically constructed to allow increased power dissipation over conventional packages. The four ground pins are directly connected to the device chip with a special copper lead frame. When the quad driver is soldered into a PC board, the power rating of the device improves significantly.

## Applications

Relay drivers

- Lamp drivers
- Solenoid drivers
- Hammer drivers
- Stepping motor drivers
- Triac drivers
- LED drivers

E High current, high voltage drivers

- Level translators
- Fiber optic LED drivers


## Features

- Single saturated transistor outputs
- Low standby power, 10 mW typical
- High impedance TTL compatible inputs

■ Outputs may be tied together for increased current capacity

- High output current

600 mA per output
2.4A per package

- No output latch-up at 35 V
- Low output ON voltage ( 350 mV typ @ 600 mA )
- High breakdown voltage (70V)
- Open collector outputs
- Output clamp diodes for inductive fly back protection
- NPN inputs for minimal input currents ( $1 \mu \mathrm{~A}$ typical)
- Low operating power

■ Standard 5 V power supply

- Power up/down protection
- 2W power package


## Connection Diagram

## Dual-In-Line Package



Order Number DS3669N
See NS Package N16A

## Truth Table

| IN | EN | OUT |
| :---: | :---: | :---: |
| $L$ | $H$ | $L$ |
| $H$ | $H$ | $Z$ |
| $L$ | $L$ | $Z$ |
| $H$ | $L$ | $Z$ |

## $H=H i g h$ state

L = Low state
$Z=$ High impedance state

# Absolute Maximum Ratings (Note 1) 

|  |  |  | Min | Max | Units |
| :--- | :---: | :--- | :---: | :---: | :---: |
| Supply Voltage | 7.0 V | Supply Voltage | 4.75 | 5.25 | V |
| Input Voltage | 15 V | Ambient Temperature | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| Output Voltage | 70 V |  |  |  |  |
| Output Current | 1.5 A |  |  |  |  |
| Continuous Power Dissipation |  |  |  |  |  |
| @ $25^{\circ} \mathrm{C}$ Free-Air(Note5) |  |  |  |  |  |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |  |  |
| Lead Temperature(Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |  |  |  |  |

## Electrical Characteristics (Notes 2 and 3)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  |  | V |
| $V_{\text {IL }}$ | Input Low Voltage |  |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input High Current | $\mathrm{V}_{\text {IN }}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ |  | 1.0 | 10 | $\mu \mathrm{A}$ |
| ILL | Input Low Current | $\mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IK }}$ | Input Clamp Voltage | $\mathrm{I}_{1}=-12 \mathrm{~mA}$ |  | -0.8 | -1.5 | $\checkmark$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{L}}=300 \mathrm{~mA}$ |  | 0.2 | 0.4 | V |
|  |  | - $\mathrm{I}_{\mathrm{L}}=600 \mathrm{~mA}$ (Note 4) |  | 0.35 | 0.7 | V |
| $I_{\text {CEX }}$ | Output Leakage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CE}}=70 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{EN}}=0.8 \mathrm{~V} \end{aligned}$ | , |  | 100 | $\mu \mathrm{A}$ |
| $V_{F}$ | Diode Forward Voltage | $\mathrm{I}_{\mathrm{F}}=800 \mathrm{~mA}$ |  | 1.0 | 1.6 | V |
| $I_{\text {R }}$ | Diode Leakage Current | $\mathrm{V}_{\mathrm{R}}=70 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| $I_{\text {cc }}$ | Supply Current | All Inputs Low $\mathrm{EN}=2.0 \mathrm{~V}$ |  | 50 | 65 | mA |
|  |  | All Inputs High |  | 2 | 4 | mA |

## Switching Characteristics (Note 2)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{H L}$ | Turn On Delay | $R_{L}=60 \Omega, V_{L}=30 \mathrm{~V}$ |  | 226 | 500 | $n \mathrm{~ns}$ |
| $t_{L H}$ | Turn Off Delay | $\mathrm{R}_{\mathrm{L}}=60 \Omega, \mathrm{~V}_{\mathrm{L}}=30 \mathrm{~V}$ |  | 2430 | 8000 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified, min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range and the 4.75 V to 5.25 V power supply range. All typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{C C}=5.0 \mathrm{~V}$.
Note 3: All currents into device pins are shown as positive; all currents out of device pins are shown as negative; all voltages are referenced to ground, unless otherwise specified. All values shown as max or min are so classified on absolute value basis.
Note 4: All sections of this quad circuit may conduct rated current simultaneously; however, power dissipation averaged over a short interval of time must fall within specified continuous dissipation ratings.
Note 5: For operation over $25^{\circ} \mathrm{C}$ free-air temperature, derate linearly to $1328 \mathrm{~mW} @ 70^{\circ} \mathrm{C} @$ the rate of $16.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$.

*Includes probe and jig capacitance

## Typical Applications

## Stepping Motor Driver



* L1, L2, L3, L4 are the windings of a bifilar stepping motor.
${ }^{* *} V_{\text {MOTOR }}$ is the supply voltage of the motor.

Lamp Driver


## DS3680 Quad Negative Voltage Relay Driver

## General Description

The DS3680 is a quad high voltage negative relay driver designed to operate over wide ranges of supply voltage, common-mode voltage, and ambient temperature, with 50 mA sink capability. These drivers are intended for switching the ground end of loads which are directly connected to the negative supply, such as in telephone relay systems.

Since there may be considerable noise and IR drop between logic ground and negative supply ground in many applications, these drivers are designed to operate with a high common-mode range ( $\pm 20 \mathrm{~V}$ referenced to negative supply ground). Each driver has a common-mode range separate from the other drivers in the package, which permits input signals from more than one element of the system.

With low differential input current requirements (typically $100 \mu \mathrm{~A}$ ), these drivers are compatible with TTL, LS and CMOS logic. Differential inputs permit either inverting or non-inverting operation.

The driver outputs incorporate transient suppression clamp networks, which eliminate the need for external networks when used in applications of switching inductive loads. A fail-safe feature is incorporated to insure that, if the $\mathrm{V}_{\mathrm{ON}}$ input or both inputs are open, the driver will be OFF.

## Features

- -10 V to -60 V operation
- Quad 50 mA sink capability
- TTL/LSICMOS or voltage comparator input
- High input common-mode voltage range
- Very low input cúrrent
- Fail-safe disconnect feature
- Built-in output clamp diode


## Connection Diagram

## Dual-In-Line Package




# Absolute Maximum Ratings (Note 1) 

| Supply Voltage: $G N D$ to $V_{E E}{ }^{-}$, and Any Pin | -70 V |
| :--- | ---: |
| Positive Input Voltage: Input to GND | 20 V |
| Negative Input Voltage: Input to $V_{E E}{ }^{-}$ | -5 V |
| Differential Input Voltage: $V_{\mathrm{ON}}$ to $\mathrm{V}_{\mathrm{OFF}}$ | $\pm 20 \mathrm{~V}$ |
| Inductive Load | $\mathrm{L}_{\mathrm{L}} \leq 5 \mathrm{~h}$ |
|  | $\mathrm{I}_{\mathrm{L}} \leq 50 \mathrm{~mA}$ |
| Output Current | -100 mA |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  |
| $\quad$ Cavity Package | 1433 mW |
| $\quad$ Molded Package | 1398 mW |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |

*Derate cavity package $9.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $11.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

Recommended Operating Conditions

|  | Min | Max | Units |
| :---: | :---: | :---: | :---: |
| Supply Voltage: GND to $\mathrm{VEE}^{-}$ | -10 | -60 | V |
| Input Voltage: Input to GND | -20 | 20 | V |
| Logic ON Voltage: $V_{O N}$ Referenced to $V_{\text {OfF }}$ | 2 | 20 | V |
| Logic OFF Voltage: $\mathrm{V}_{\mathrm{ON}}$ Referenced to $\mathrm{V}_{\text {OfF }}$ | -20 | 0.8 | V |
| Temperature Range | -25 | 85 | ${ }^{\circ} \mathrm{C}$ |

Electrical Characteristics (Notes 2 and 3)

| Parameter |  | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic " 1 " Input Voltage |  | 2.0 | 1.3 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logic "0" Input Voltage |  |  | 1.3 | 0.8 | V |
| IINH | Logic " 1 " Input Current | $\mathrm{V}_{\text {IN }}=2 \mathrm{~V}$ |  | 40 | 100 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}=7 \mathrm{~V}$ |  | 375 | 1000 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {INL }}$ | Logic "0" Input Current | $\mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |  | -0.01 | -5 | ${ }_{\mu \mathrm{A}}$ |
|  |  | $\mathrm{V}_{\text {IN }}=-7 \mathrm{~V}$ |  | -1 | -100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OL }}$ | Output ON Voltage | $\mathrm{I}_{\text {OL }}=50 \mathrm{~mA}$ |  | -1.6 | -2.1 | $\checkmark$ |
| loff | Output Leakage | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {EE }}{ }^{-}$ |  | -2 | -100 | $\mu \mathrm{A}$ |
| $I_{\text {FS }}$ | Fail-Safe Output Leakage | $\begin{aligned} & V_{\text {OuT }}=\mathrm{V}_{\text {EE }} \\ & \text { (Inputs Open) } \end{aligned}$ |  | -2 | -100 | $\mu \mathrm{A}$ |
| ${ }^{\text {LC }}$ | Output Clamp Leakage Current | $\mathrm{V}_{\text {OUT }}=$ GND |  | 2 | 100 | ${ }_{\mu \mathrm{A}}$ |
| $\mathrm{V}_{\mathrm{C}}$ | Output Clamp Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{CLAMP}}=-50 \mathrm{~mA} \\ & \text { Referenced to } \mathrm{V}_{\mathrm{EE}}- \end{aligned}$ |  | -2 | -1.2 | V |
| $\mathrm{v}_{\mathrm{P}}$ | Positive Output Clamp Voltage | $I_{\text {CLAMP }}=50 \mathrm{~mA}$ Referenced to GND |  | 0.9 | 1.2 | V |
| $\mathrm{I}_{\text {ele }}(\mathrm{N})$ | ON Supply Current | All Drivers ON |  | -2 | -4.4 | mA |
| $\mathrm{I}_{\text {EE(OFF) }}$ | OFF Supply Current | All Drivers OFF |  | -1 | -100 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\text {PD }}(\mathrm{ON})$ | Propagation Delay to Driver ON | $\begin{aligned} & L=1 h, R_{L}=1 k, \\ & V_{I N}=3 V \text { Pulse } \end{aligned}$ |  | 1 | 10 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {PD }(\text { OFF })}$ | Propagation Delay to Driver OFF | $\begin{aligned} & L=1 h, R_{L}=1 k, \\ & V_{I N}=3 V \text { Pulse } \end{aligned}$ |  | 1 | 10 | $\mu \mathrm{S}$ |

[^24]

## DS3686 Dual Positive Voltage Relay Driver

## General Description

The DS3686 is a high voltage/current positive voltage relay driver having many features not available in present relay drivers.

PNP inputs provide both TTL/LS compatibility and high input impedance for low input loading.

Output leakage is specified over temperature at an output voltage of 54 V . Minimum output breakdown (ac/ latch breakdown) is specified over temperature at 5 mA . This clearly defines the actual breakdown of the device since the circuit has incorporated in it an internal reference which does not allow output breakdown latching found in existing relay drivers. Additionally, this internal reference circuit feature will eliminate the need in most cases of an external clamping (inductive transient voltage protection) diode. When the output is turned "OFF" by input logic conditions the resulting inductive voltage transient seen at the output is detected by an internal zener reference. The reference then momentarily activates the output transistor long enough so that the relay energy is discharged. This feature eliminates the need of external circuit protection components and insures output transistor protection.

The outputs are Darlington connected transistors, which allow high current operation at low internal $\mathrm{V}_{\mathrm{CC}}$
current levels-base drive for the output transistor is obtained from the load in proportion to the required loading conditions. Typical VCC power with both outputs "ON" is 90 mW .

The circuit also features output transistor protection if the $\mathrm{V}_{\mathrm{CC}}$ supply is lost by forcing the output into the high impedance "OFF" state with the same breakdown levels as when $V_{\text {CC }}$ was applied.

## Features

- TTL/LS/CMOS compatible inputs
- High impedance inputs (PNP's)
- High output voltage breakdown ( 65 V typ)
- High output current capability ( 300 mA max)
- Internal protection circuit eliminates need for output protection diode
- Output breakdown protection if $V_{C C}$ supply is lost
- Low $V_{C C}$ power dissipation ( 90 mW (typ) both outputs "ON")
- Voltage and current levels compatible for use in telephone relay applications


## Connection Diagrams



Pin 4 is in electrical contact with the case
Order Number DS3686H See NS Package H08C
Schematic Diagram


Dual-In-Line Package


Order Number DS3686J-8 or DS3686N See NS Package J08A or N08A

## Truth Table

Positive logic: $\overline{\mathrm{AB}}=\mathrm{X}$

| $\mathbf{A}$ | B | OUTPUT X |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 1 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 1 | 0 |

[^25]Logic "1" output "OFF"

## Operating Conditions

|  |  |
| :--- | ---: |
|  |  |
| Supply Voltage | 7 V |
| Input Voltage | 15 V |
| Output Voltage | 56 V |
| Storage Temperature Range |  |
| Maximum Power Dissipation* at $\mathbf{2 5}^{\circ} \mathrm{C}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Cavity Package | 1133 mW |
| Molded Package | 1022 mW |
| TO-5 Package | 787 mW |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |


|  | MIN | MAX | UNITS |
| :--- | :--- | :---: | :---: |
| Supply Voltage, $V_{\text {CC }}$ | 4.75 | 5.25 | $V$ |
| Temperature, $T_{A}$ | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

"Derate cavity package $7.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $8.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate TO-5 package $5.2 \mathrm{~mW} /$ ${ }^{\circ} \mathrm{C}$ above 25 C .

Electrical Characteristics (Notes 2 and 3 )

|  | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Logical "1" Input Voltage | $R_{L}=180 \Omega, V_{L}=54 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}} \leq 2.5 \mathrm{~V}$ |  |  | 2.0 |  |  | V |
| 1 HH | Logical " 1 " Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 0.01 | 40 | $\mu \mathrm{A}$ |
| $V_{\text {IL }}$ | Logical "0' Input Voltage | $\mathrm{R}_{\mathrm{L}}=180 \Omega, \mathrm{~V}_{\mathrm{L}}=54 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}} \leq 53.8 \mathrm{~V}$ |  |  |  |  | 0.8 | V |
| IIL | Logical " 0 " Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  | -150 | -250 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {CD }}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{ICLAMP}=-12 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  | -1.0 | -1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Breakdown | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{IOUT}=5 \mathrm{~mA}$ |  |  | 56 | 65 |  | V |
| IOH | Output Leakage | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=54 \mathrm{~V}$ |  |  |  | 0.5 | 250 | $\mu \mathrm{A}$ |
| VOL | Output ON Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \\ & \mathrm{~V}_{\text {IN }}=2.4 \mathrm{~V} \end{aligned}$ | DS3686 | $1 \mathrm{OL}=100 \mathrm{~mA}$ |  | 0.85 | 1.0 | V |
|  |  |  |  | $1 \mathrm{OL}=300 \mathrm{~mA}$ |  | 1.0 | 1.2 | V |
| ${ }^{\text {I CCO }} 11$ | Supply Current (Both Drivers) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0 \mathrm{~V}$, Outputs Open |  |  |  | 2 | 4 | mA |
| ICC(0) | Supply Current (Both Drivers) | $V_{\text {CC }}=$ Max, $\mathrm{V}_{\text {IN }}=3 \mathrm{~V}$, Outputs Open |  |  |  | 18 | 28 | mA |
| tPD0 | Propagation Delay to a Logical " 0 " (Output Turn ON) | $\begin{aligned} & C_{L}=15 \mathrm{pF}, \mathrm{~V}_{\mathrm{L}}=10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \end{aligned}$ |  |  |  | 50 |  | ns |
| tPD1 | Propagation Delay to a Logical " 1 " (Output Turn OFF) | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{~V}_{\mathrm{L}}=10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \\ & T_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \end{aligned}$ |  |  |  | 1 |  | $\mu \mathrm{s}$ |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3686. All typicals are given for $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

## AC Test Circuit and Switching Time Waveforms



Note 1: The pulse generator has the following characteristics:
PRR $=100 \mathrm{kHz}, 50 \%$ duty cycle, $Z_{O U T} \cong 50 \Omega, \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}} \leq 10 \mathrm{~ns}$.
Note 2: $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.


Peripheral/Power Drivers
DS1687/DS3687 Negative Voltage Relay Driver

## General Description

The DS1687/DS3687 is a high voltage/current negative voltage relay driver having many features not available in present relay drivers.

PNP inputs provide both TTL/LS compatibility and high input impedance for low input loading.
Output leakage is specified over temperature at an output voltage of -54 V . Minimum output breakdown (ac/ latch breakdown) is specified over temperature at -5 mA . This clearly defines the actual breakdown of the device since the circuit has incorporated in it an internal reference which does not allow output breakdown latching found in existing relay drivers. Additionally, this internal reference circuit feature will eliminate the need in most cases of an external clamping (inductive transient voltage protection) diode. When the output is turned "OFF" by input logic conditions the resulting inductive voltage transient seen at the output is detected by an internal zener reference. The reference then momentarily activates the output transistor long enough so that the relay energy is discharged. This feature eliminates the need of external circuit protection components and insures output transistor protection.

The outputs are Darlington connected transistors, which
allow high current operation at low internal $\mathrm{V}_{\mathrm{cc}}$ current levels-base drive for the output transistor is obtained from the load in proportion to the required loading conditions. Typical $V_{C C}$ power with both outputs "ON" is 90 mW .

The circuit also features output transistor protection if the $V_{C C}$ supply is lost by forcing the output into the high impedance "OFF" state with the same breakdown levels as when $V_{C C}$ was applied.

## Features

- TTL/LS/CMOS compatible inputs
- High impedance inputs (PNP's)
- High output voltage breakdown (-65V typ)
- High output current capability ( 300 mA max)
- Internal protection circuit eliminates need for output protection diode
- Output breakdown protection if $V_{C C}$ supply is lost
- Low VCC power dissipation ( 90 mW (typ) both outputs "ON")
- Voltage and current levels compatible for use in telephone relay applications


## Connection Diagrams



Pin 4 is in electrical contact with the case
Order Number DS1687H or DS3687H See NS Package H08C
Schematic Diagram


Absolute Maximum Ratings
(Note 1)

## Operating Conditions

|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | 7V | Supply Voltage, $\mathrm{V}_{\text {CC }}$ |  |  |  |
| Input Voltage | 15V | DS1687 | 4.5 | 5.5 | V |
| Output Voltage | 56 V | DS3687 | 4.75 | 5.25 | V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Temperature, $\mathrm{T}_{\mathbf{A}}$ |  |  |  |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  | DS1687 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Cavity Package | 1133 mW | DS3687 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Molded Package | 1022 mW | *Derate cavity package $7.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $8.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate TO- 5 package $5.2 \mathrm{~mW} /$ ${ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. |  |  |  |
| TO-5 Package | 787 mW |  |  |  |  |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |  |  |  |  |

Electrical Characteristics (Notes 2 and 3 )

| PARAMETER |  | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IH }}$ | Logical ' 1 ' Input Voltage |  |  |  | 2.0 |  |  | V |
| 1/H | Logical "1' Input Current | $V_{C C}=M a x, V_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1.0 |  | $\mu \mathrm{A}$ |
| VIL | Logical " 0 " Input Voltage |  |  |  |  |  | 0.8 | V |
| IIL | Logical " 0 " Input Current | $V_{C C}=M_{\text {ax }}, V_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  | -150 | -250 | $\mu \mathrm{A}$ |
| $V_{C D}$ | Input Clamp Voltage | $\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{I}_{\text {CLAMP }}=-12 \mathrm{~mA}, \mathrm{TA}=25^{\circ} \mathrm{C}$ |  |  |  | -1.0 | $-1.5$ | V |
| VOH | Output Breakdown | $V_{\text {CC }}=M a x, V_{\text {IN }}=0 \mathrm{~V}$, IOUT $=-5 \mathrm{~mA}$ |  |  | -56 | -65 |  | V |
| ${ }^{\mathrm{I} \mathrm{OH}}$ | Output Leakage | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=-54 \mathrm{~V}$ |  |  |  | -0.5 | -250 | $\mu \mathrm{A}$ |
| VOL | Output ON Voltage | $\begin{aligned} & V_{C C}=M i n, \\ & V_{I N}=2 V \end{aligned}$ | DS1687 | $\mathrm{IOL}=-100 \mathrm{~mA}$ |  | -0.9 | -1.1 | V |
|  |  |  |  | $1 \mathrm{OL}=-300 \mathrm{~mA}$ |  | -1.0 | -1.3 | V |
|  |  |  | DS3687 | $1 \mathrm{OL}=-100 \mathrm{~mA}$ |  | -0.9 | -1.0 | V |
|  |  |  |  | $\mathrm{IOL}=-300 \mathrm{~mA}$ |  | -1.0 | -1.2 | V |
| $\operatorname{lcc}(1)$ | Supply Current (Both Drivers) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0 \mathrm{~V}$, Outputs Open |  |  |  | 2 | 4 | mA |
| ICC(0) | Supply Current (Both Drivers) | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {IN }}=3 \mathrm{~V}$, Outputs Open |  |  |  | 18 | 28 | mA |
| tPD(ON) | Propagation Delay to a Logical " 0 " (Output Turn ON) | $\begin{aligned} & C_{L}=15 \mathrm{pF}, \mathrm{~V}_{\mathrm{L}}=-10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{C C}=5 \mathrm{~V} \end{aligned}$ |  |  |  | 50 |  | ns |
| tPD(OFF) | Propagation Delay to a Logical " 1 " (Output Turn OFF) | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{~V}_{\mathrm{L}}=-10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \end{aligned}$ |  |  |  | 1.0 |  | $\mu \mathrm{s}$ |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS 1687 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3687. All typicals are given for $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or $\min$ on absolute value basis.

## AC Test Circuit and Switching Time Waveforms



Note 1: The pulse generator has the following characteristics: PRR $=1 \mathrm{MHz}, 50 \%$ duty cycle, $Z_{\mathrm{OUT}} \cong 50 \Omega, \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}} \leq 10 \mathrm{~ns}$. Note 2: $C_{L}$ includes probe and jig capacitance.


## DS55450/DS75450 Series Dual Peripheral Drivers

## General Description

The DS55450/DS75450 series of dual peripheral drivers are a family of versatile devices designed for use in systems that use TTL logic. Typical applications include high speed logic buffers, power drivers, relay drivers, lamp drivers, MOS drivers, bus drivers and memory drivers.

The DS75450 is a general purpose device featuring two standard Series 54/74 TTL gates and two uncommitted, high current, high voltage NPN transistors. The device offers the system designer the flexibility of tailoring the circuit to the application.

The DS55451/DS75451, DS55452/DS75452, DS55453/ DS75453 and DS55454/DS75454 are dual peripheral

AND, NAND, OR and NOR drivers, respectively, (positive logic) with the output of the logic gates internally connected to the bases of the NPN output transistors.

## Features

- 300 mA output current capability
- High voltage outputs
- No output latch-up at 20 V
- High speed switching
- Choice of logic function
- TTL compatible diode-clamped inputs
- Standard supply voltages
- Replaces TI " $A$ " and " $B$ " series

Connection Diagrams (Dual-In-Line and Metal Can Packages)


Order Number DS75450J or DS75450N See NS Package J14A or N14A


Order Number DS55451J.8, DS75451J-8 or DS75451N


Order Number DS55451H or DS75451H


Order Number DS55452J-8, Order Number DS55453J-8, DS75452J-8 or DS75452N See NS Package J08A or N08A



Pin 4 is in electrical contact with the case.
Order Number DS55453H or DS75453H


Order Number DS55454J-8, DS75454J-8 or DS75454N


Pin 4 is in electrical contact with the case.
Order Number DS55454H or DS75454H
Order Number DS55452H or DS75452H

Absolute Maximum Ratings (Note 1)
Operating Conditions
(Note 7)

| Supply Voltage, (VCC) (Note 2) | 7.0 V |
| :--- | ---: |
| Input Voltage | 5.5 V |
| Inter-emitter Voltage (Note 3) | 5.5 V |
| V $_{\text {CC-to-Substrate Voltage }}$ |  |
| $\quad$ DS75450 | 35 V |
| Collector-to-Substrate Voltage |  |
| $\quad$ DS75450 | 35 V |
| Collector-Base Voltage |  |

DS75450 35V
Collector-Emitter Voltage (Note 4)
DS75450
Emitter-Base Voltage
DS75450 5.0V

Output Voltage (Note 5) DS55451/DS75451, DS55452/DS75452, 30V DS55453/DS75453, DS55454/DS75454
Collector Current (Note 6)
DS75450 300 mA

Output Current (Note 6)
DS55451/DS75451, DS55452/DS75452, . 300 mA DS55453/DS75453, DS55454/DS75454
DS75450 Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$
Cavity Package 1308 mW
Molded Package
1207 mW
DS75451/2/3/4 Maximum Power Dissipation ${ }^{\dagger}$ at $25^{\circ} \mathrm{C}$ Cavity Package 1090 mW
Molded Package 957 mW

TO-5 Package
Storage Temperature Range
Lead Temperature (Soldering, 10 seconds)

760 mW $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ $260^{\circ} \mathrm{C}$

|  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: |
| Supply Voltage,(VCC) |  |  |  |
| DS5545X | 4.5 | 5.5 | V |
| DS7545X | 4.75 | 5.25 | V |
| Temperature, (TA) |  |  |  |
| DS5545X | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DS7545X | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

*Derate cavity package $8.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $9.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.
† Derate cavity package $7.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $7.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate TO-5 package $5.1 \mathrm{~mW} /$ ${ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

Electrical Characteristics DS75450 (Notes 8 and 9 )

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TTL GATES |  |  |  |  |  |  |  |
| $V_{1 H}$ | High Level Input Voltage | (Figure 1) |  | 2 |  |  | V |
| $V_{\text {IL }}$ | Low Level Input Voltage | (Figure 2) |  |  |  | 0.8 | V |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min, $\mathrm{I}_{1}=-12 \mathrm{~mA}$, (Figure 3) |  |  |  | -1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$, (Figure 2) |  | 2.4 | 3.3 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{1 \mathrm{H}}=2 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ (Figure 1) |  |  | 0.22 | 0.4 | V |
| 1 | Input Current at Maximum Input Voltage | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}, \mathrm{V}_{1}=5.5 \mathrm{~V}$, (Figure 4) | Input A |  |  | 1 | mA |
|  |  |  | Input G |  |  | 2 | mA |
| $\mathrm{I}_{\mathrm{IH}}$ | High Level Input Current | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}, \mathrm{V}_{1}=2.4 \mathrm{~V}$, (Figure 4) | Input A |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | Input G |  |  | 80 | $\mu \mathrm{A}$ |
|  | Low Level Input Current | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}, \mathrm{V}_{1}=0.4 \mathrm{~V}$, (Figure 3) | Input A |  |  | -1.6 | mA |
|  |  |  | Input G |  |  | -3.2 | mA |
| Ios | Short Circuit Output Current | $\mathrm{V}_{C C}=$ Max, (Figure 5), (Note 10) |  | -18 |  | -55 | mA |
| $\mathrm{I}_{\mathrm{CCH}}$ | Supply Current | $\mathrm{V}_{\mathrm{Cc}}=\mathrm{Max}, \mathrm{V}_{1}=0 \mathrm{~V}$, Outputs High, (Figure 6) |  |  | 2 | 4 | mA |
| $\mathrm{I}_{\mathrm{CCL}}$ | Supply Current | $\mathrm{V}_{\mathrm{Cc}}=$ Max, $\mathrm{V}_{1}=5 \mathrm{~V}$, Outputs Low, (Figure 6) |  |  | 6 | 11 | mA |
| OUTPUT TRANSISTORS |  |  |  |  |  |  |  |
| $V_{\text {(BR) }{ }^{\text {cbo }}}$ | Collector-Base Breakdown Voltage | $\mathrm{I}_{\mathrm{C}}=100 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{E}}=0$ |  | 35 |  |  | V |
| $V_{\text {(bR)CER }}$ | Collector-Emitter Breakdown Voltage | $\mathrm{I}_{\mathrm{C}}=100 \mu \mathrm{~A}, \mathrm{R}_{\mathrm{BE}}=500 \Omega$ |  | 30 |  |  | V |
| $V_{\text {(BR)EBO }}$ | Emitter-Base Breakdown Voltage | $\mathrm{I}_{\mathrm{E}}=100 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{C}}=0$ |  | 5 |  |  | V |
| $\mathrm{h}_{\text {FE }}$ | Static Forward Current Transfer Ratio | $\mathrm{V}_{\mathrm{CE}}=3 \mathrm{~V}$, (Note 11) | $\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}$ | 25 |  |  |  |
|  |  |  | $\mathrm{I}_{\mathrm{C}}=300 \mathrm{~mA}$ | 30 |  |  |  |
|  |  |  | $\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}$ | 20 |  |  |  |
|  |  |  | $\mathrm{I}_{\mathrm{C}}=300 \mathrm{~mA}$ | 25 |  |  |  |
| $V_{B E}$ | Base-Emitter Voltage | (Note 11) | $\mathrm{I}_{\mathrm{B}}=10 \mathrm{~mA}, \mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}$ |  | 0.85 | 1 | V |
|  |  |  | $\mathrm{I}_{\mathrm{B}}=30 \mathrm{~mA}, \mathrm{I}_{\mathrm{C}}=300 \mathrm{~mA}$ |  | 1.05 | 1.2 | V |
| $\mathrm{V}_{\text {CEISAT) }}$ | Collector-Emitter Saturation Voltage | (Note 11) | $\mathrm{I}_{\mathrm{B}}=10 \mathrm{~mA}, \mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}$ |  | 0.25 | 0.4 | V |
|  |  |  | $\mathrm{I}_{\mathrm{B}}=30 \mathrm{~mA}, \mathrm{I}_{\mathrm{C}}=300 \mathrm{~mA}$ |  | 0.5 | 0.7 | V |

Electrical Characteristics (Continued)
DS55451/DS75451, DS55452/DS75452, DS55453/DS75453, DS55454/DS75454 (Notes 8 and 9)

|  | PARAMETER | CONDITIONS |  |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | High-Level Input Voltage | (Figure 7) |  |  |  | 2 |  |  | V |
| $V_{\text {IL }}$ | Low-Level Input Voltage |  |  |  |  |  |  | 0.8 | V |
| $V_{1}$ | Input Clamp Voltage | $V_{C C}=$ Min, $I_{1}=-12 \mathrm{~mA}$ |  |  |  |  |  | -1.5 | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-Level Output Voltage | $V_{\mathrm{cc}}=\mathrm{Min},$ <br> (Figure 7) | $V_{\text {IL }}=0.8 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OL}}=100 \mathrm{~mA}$ | DS55451, DS55453 |  | 0.25 | 0.5 | V |
|  |  |  |  |  | DS75451, DS75453 |  | 0.25 | 0.4 | V |
|  |  |  |  | $\mathrm{I}_{\mathrm{OL}}=300 \mathrm{~mA}$ | DS55451, DS55453 |  | 0.5 | 0.8 | V |
|  |  |  |  |  | DS75451, DS75453 |  | 0.5 | 0.7 | V |
|  |  |  | $V_{1 H}=2 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OL}}=100 \mathrm{~mA}$ | DS55452, DS55454 |  | 0.25 | 0.5 | V |
|  |  |  |  |  | DS75452, DS75454 |  | 0.25 | 0.4 | V |
|  |  |  |  | $\mathrm{I}_{\mathrm{OL}}=300 \mathrm{~mA}$ | DS55452, DS55454 |  | 0.5 | 0.8 | V |
|  |  |  |  |  | DS75452, DS75454 |  | 0.5 | 0.7 | V |
| IOH | High-Level Output Current | $V_{C C}=M i n,$ <br> (Figure 7) | $\mathrm{V}_{\mathrm{OH}}=30 \mathrm{~V}$ | $V_{1 H}=2 \mathrm{~V}$ | DS55451, DS55453 |  |  | 300 | $\mu \mathrm{A}$ |
|  |  |  |  |  | DS75451, DS75453 |  |  | 100 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ | DS55452, DS55454 |  |  | 300 | $\mu \mathrm{A}$ |
|  |  |  |  |  | DS75452, DS75454 |  |  | 100 | $\mu \mathrm{A}$ |
| 1 | Input Current at Maximum Input Voltage | $\mathrm{V}_{C C}=\mathrm{Max}, \mathrm{V}_{1}=5.5 \mathrm{~V}$, (Figure 9) |  |  |  |  |  | 1 | mA |
| $\mathrm{I}_{\mathrm{IH}}$ | High-Level Input Current | $\mathrm{V}_{C C}=\mathrm{Max}, \mathrm{V}_{1}=2.4 \mathrm{~V}$, (Figure 9) |  |  |  |  |  | 40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{12}$ | Low-Level Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{1}=0.4 \mathrm{~V}$, (Figure 8) |  |  |  |  | -1 | -1.6 | mA |
| $\mathrm{I}_{\mathrm{CCH}}$ | Supply Current, Outputs High | $V_{c c}=M a x,$ <br> (Figure 10) | $V_{1}=5 \mathrm{~V}$ |  | DS55451/DS75451 |  | 7 | 11 | mA |
|  |  |  | $V_{1}=0 \mathrm{~V}$ |  | DS55452/DS75452 |  | 11 | 14 | mA |
|  |  |  | $\mathrm{V}_{1}=5 \mathrm{~V}$ |  | DS55453/DS75453 |  | 8 | 11 | mA |
|  |  |  | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  | DS55454/DS75454 |  | 13 | 17 | mA |
| ${ }^{\text {ccel }}$ | Supply Current, Outputs Low | $V_{c c}=M a x,$ <br> (Figure 10) | $V_{1}=0 \mathrm{~V}$ |  | DS55451/DS75451 |  | 52 | 65 | mA |
|  |  |  | $\mathrm{V}_{1}=5 \mathrm{~V}$ |  | DS55452/DS75452 |  | 56 | 71 | mA |
|  |  |  | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  | DS55453/DS75453 |  | 54 | 68 | mA |
|  |  |  | $\mathrm{V}_{1}=5 \mathrm{~V}$ |  | DS55454/DS75454 |  | 61 | 79 | mA |

## Switching Characteristics

DS75450 ( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PLH }}$ | Propagation Delay Time, Low-To-High Level Output | $C_{L}=15 \mathrm{pF}$ | $\mathrm{R}_{\mathrm{L}}=400 \Omega$, TTL Gates, (Figure 12) |  | 12 | 22 | ns |
|  |  |  | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{I}_{\mathrm{C}} \approx 200 \mathrm{~mA}$, Gates and Transistors Combined, (Figure 14) |  | 20 | 30 | ns |
| $t_{\text {PHL }}$ | Propagation Delay Time, High-To-Low Level Output | $C_{L}=15 \mathrm{pF}$ | $\mathrm{R}_{\mathrm{L}}=400 \Omega$, TTL Gates, (Figure 12) |  | 8 | 15 | ns |
|  |  |  | $R_{L}=50 \Omega, I_{C} \approx 200 \mathrm{~mA}$, Gates and Transistors Combined, (Figure 14) |  | 20 | 30 | ns |
| ${ }^{\text {t }}$ LH | Transition Time, Low-To-High Level Output | $C_{L}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{I}_{\mathrm{C}} \approx 200 \mathrm{~mA}$, Gates and Transistors Combined, (Figure 14) |  |  | 7 | 12 | ns |
| ${ }^{\text {t }}$ THL | Transition Time, High-To-Low Level Output | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{I}_{\mathrm{C}} \approx 200 \mathrm{~mA}$, Gates and Transistors Combined, (Figure 14) |  |  | 9 | 15 | ns |
| $\mathrm{V}_{\mathrm{OH}}$ | High-Level Output Voltage After Switching | $\mathrm{V}_{\mathrm{S}}=20 \mathrm{~V}, \mathrm{I}_{\mathrm{C}} \approx 300 \mathrm{~mA}, \mathrm{R}_{\mathrm{BE}}=500 \Omega$, (Figure 15) |  | $\mathrm{V}_{\mathrm{S}}-6.5$ |  |  | mV |
| ${ }^{1}$ | Delay Time | $\begin{aligned} & \mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}(1)}=20 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=-40 \mathrm{~mA}, \mathrm{~V}_{\mathrm{BE}(\mathrm{OFF})}=-1 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega,(\text { Figure 13), (Note 12) } \end{aligned}$ |  |  | 8 | 15 | ns |
| ${ }^{\text {t }}$ R | Rise Time | $\begin{aligned} & \mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}(1)}=20 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=-40 \mathrm{~mA}, \mathrm{~V}_{\mathrm{BE}(\mathrm{OFF})}=-1 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega,(\text { Figure 13), (Note 12) } \end{aligned}$ |  | . | 12 | 20 | ns |
| ${ }^{\text {t }}$ | Storage Time | $\begin{aligned} & \mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}(1)}=20 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=-40 \mathrm{~mA}, \mathrm{~V}_{\mathrm{BE}(\mathrm{OFF})}=-1 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega,(\text { Figure 13), (Note 12) } \end{aligned}$ |  |  | 7 | 15 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | $\begin{aligned} & \mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}(1)}=20 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=-40 \mathrm{~mA}, \mathrm{~V}_{\mathrm{BE}(\mathrm{OFF})}=-1 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega ;(\text { Figure 13), (Note 12) } \end{aligned}$ |  |  | 6 | 15 | ns |

Switching Characteristics (Continued)
DS55451/DS75451, DS55452/DS75452, DS55453/DS75453, DS55454/DS75454 ( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}$ | Propagation Delay Time, Low-To-High Level Output | $\begin{aligned} & C_{L}=15 \mathrm{pF}, R_{L}=50 \Omega \\ & I_{O} \approx 200 \mathrm{~mA}, \text { (Figure 14) } \end{aligned}$ | DS55451/DS75451 |  | 18 | 25 | ns |
|  |  |  | DS55452/DS75452 |  | 26 | 35 | ns |
|  |  |  | DS55453/DS75453 |  | 18 | 25 | ns |
|  |  |  | DS55454/DS75454 |  | 27 | 35 | ns |
| $t_{\text {PHL }}$ | Propagation Delay Time, High-To-Low Level Output | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \\ & \mathrm{I}_{\mathrm{O}} \approx 200 \mathrm{~mA}, \text { (Figure 14) } \end{aligned}$ | DS55451/DS75451 |  | 18 | 25 | ns |
|  |  |  | DS55452/DS75452 |  | 24 | 35 | ns |
|  |  |  | DS55453/DS75453 |  | 16 | 25 | ns |
|  |  |  | DS55454/DS75454 |  | 24 | 35 | ns |
| $\mathrm{t}_{\text {TLH }}$ | Transition Time, Low-To-High Level Output | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{I}_{\mathrm{O}} \approx 200 \mathrm{~mA}$, (Figure 14) |  |  | 5 | 8 | ns |
| ${ }^{\text {THL }}$ | Transition Time, High-To-Low Level Output | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{I}_{\mathrm{O}} \approx 200 \mathrm{~mA}$, (Figure 14) |  |  | 7 | 12 | ns |
| $\mathrm{V}_{\mathrm{OH}}$ | High-Level Output Voltage After Switching | $\mathrm{V}_{\mathrm{S}}=20 \mathrm{~V}, \mathrm{I}_{\mathrm{O}} \approx 300 \mathrm{~mA}$, (Figure 15) |  | $\mathrm{V}_{\mathrm{S}}-6.5$ |  |  | mV |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Voltage values are with respect to network ground terminal unless otherwise specified.
Note 3: The voltage between two emitters of a multiple-emitter transistor.
Note 4: Value applies when the base-emitter resistance ( $R_{B E}$ ) is equal to or less than $500 \Omega$.
Note 5: The maximum voltage which should be applied to any output when it is in the "OFF" state.
Note 6: Both halves of these dual circuits may conduct rated current simultaneously; however, power dissipation averaged over a short time interval must fall within the continuous dissipation rating.
Note 7: For the DS75450 only, the substrate (pin 8) must always be at the most-negative device voltage for proper operation.
Note 8: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS55450 series and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS75450 series. All typicals are given for $V_{C C}=+5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 9: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 10: Only one output at a time should be shorted.
Note 11: These parameters must be measured using pulse techniques. $\mathrm{t}_{\mathrm{W}}=300 \mu \mathrm{~s}$, duty cycle $<2 \%$.
Note 12: Applies to output transistórs only.

## Schematic Diagrams




Schematic Diagrams (Continued)


Truth Tables $1 H=$ high level, $L=$ low level)

| DS55451/DS75451 |  |  |
| :---: | :---: | :---: |
| A B <br> L L <br> L H <br> H L (ON State) <br> H H (ON State) <br> H (ON State) H (OFF State) |  |  |

DS55452/DS75452

| A | B | Y |
| :--- | :--- | :--- |
| $L$ | $L$ | $H$ (OFF State) |
| $L$ | $H$ | $H$ (OFF State) |
| $H$ | $L$ | $H$ (OFF State) |
| $H$ | $H$ | $L$ (ON State) |


| DS55453/DS75453 |  |  |  |
| :---: | :---: | :---: | :---: |
| A B Y <br> L L L (ON State) <br> L H H (OFF State) <br> H L H (OFF State) <br> H H H (OFF State) |  |  |  |


| DS55454/DS75454 |  |  |  |
| :---: | :---: | :---: | :---: |
| A | B | Y |  |
| L | L | H (OFF State) |  |
| L | H | L (ON State) |  |
| H | L | L (ON State) |  |
| H | H | L (ON State) |  |

## DC Test Circuits



Both inputs are tested simultaneously.
FIGURE 1. $\mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{OL}}$


Each input is tested separately.
FIGURE 4. $I_{I}, I_{1 H}$


Each input is tested separately.
FIGURE 2. $\mathrm{V}_{\text {IL }}, \mathrm{V}_{\mathrm{OH}}$


Each gate is tested separately.
FIGURE 5. IOS


Figure 3. $V_{I}, I_{I L}$


Both gates are tested simultaneously
FIGURE 6. $\mathbf{I}^{\mathbf{C C H}}{ }^{\mathbf{I}} \mathbf{C C L}$

|  |  | CIRCUIT | INPUT UNDER TEST | OTHER INPUT | OUTPUT |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | APPLY |  |  | MEASURE |
|  |  | DS54451 | $\begin{aligned} & v_{1 H} \\ & v_{11} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{1 \mathrm{H}} \\ & \mathrm{~V}_{\mathrm{cc}} \end{aligned}$ | $\mathrm{V}_{\mathrm{OH}}$ $102$ | $\mathrm{I}_{\mathrm{OH}}$ $\mathrm{V}_{\mathrm{OL}}$ |
|  |  | DS54452 | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\mathrm{IH}}$ | IoL' | $\mathrm{V}_{\text {OL }}$ |
|  |  |  | $\mathrm{V}_{\text {L }}$ | $\mathrm{V}_{\mathrm{cc}}$ | $\mathrm{V}_{\mathrm{OH}}$ | І ${ }_{\text {OH }}$ |
|  |  | DS54453 | $\begin{aligned} & \mathrm{V}_{\mathrm{H}} \\ & \mathrm{v}_{\mathrm{IL}} \end{aligned}$ | $\begin{aligned} & \text { Gnd } \\ & V_{\text {IL }} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{OH}} \\ & \mathrm{I}_{\mathrm{OL}} \end{aligned}$ | $\begin{aligned} & \mathrm{l}_{\mathrm{OH}} \\ & \mathrm{~V}_{\mathrm{OL}} \end{aligned}$ |
|  |  | DS54454 | $\begin{aligned} & v_{1 H} \\ & v_{I L} \end{aligned}$ | $\begin{aligned} & \text { Gnd } \\ & \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | IOL $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}} \\ & \mathrm{I}_{\mathrm{OH}} \end{aligned}$ |

FIGURE 7. $\mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{IL}}$, IOH, $\mathrm{V}_{\mathrm{OL}}$


FIGURE 8. $\mathrm{V}_{\mathrm{I}}, \mathrm{IIL}_{\text {L }}$


FIGURE 9. $I_{I}, I_{I H}$


Both gates are tested simultaneously.
FIGURE 10. ICCH. ICCL for AND, NAND Circuits


Both gates are tested simultaneously.
FIGURE 11. ICCH, ICCL for OR, NOR Circuits

## AC Test Circuits and Switching Time Waveforms



Note 1: The pulse generator has the following characteristics: $P R R=1 \mathrm{MHz}, Z_{\mathrm{OuT}} \approx 50 \Omega 2$. Note 2: $\mathrm{C}_{\mathrm{L}}$ include probe and jig capacitance.

FIGURE 12. Propagation Delay Times, Each Gate (DS75450 Only)


FIGURE 13. Switching Times, Each Transistor (DS75450 Only)

## AC Test Circuits and Switching Time Waveforms (Continued)



Note 1: The pulse generator has the following characteristicsPRR $=1.0 \mathrm{MHz}, Z_{\text {OUT }} \approx 50 \Omega 2$.
Note 2: $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
Note 3: When testing DS75450, connect output $Y$ to
transistor base and ground the substrate terminal.


FIGURE 14. Switching Times of Complete Drivers


FIGURE 15. Latch-Up Test of Complete Drivers

## Typical Performance Characteristics



FIGURE 16. DS75450 TTL Gate High-Level Output Voltage vs High-Level Output Current


FIGURE 17. DS75450 Transistor Static Forward Current Transfer Ratio vs Collector Current

Typical Performance Characteristics (Continued)


FIGURE 18. DS75450 Transistor BaseEmitter Voltage vs Collector Current

Typical Applications

FIGURE 20. Gated Comparator

FIGURE 22. Floating Switch



FIGURE 19. Transistor Collector-Emitter Saturation Voltage vs Collector Current


FIGURE 21. 500 mA Sink


FIGURE 23. Square-Wave Generator

## Typical Applications (Continued)



Source and sink controls are activated by high tevel input valtages ( $\mathrm{V}_{\mathrm{IH}} \geq 2 \mathrm{~V}$ ).

FIGURE 24. Core Memory Driver


FIGURE 25. Dual TTL-to-MOS Driver


FIGURE 26. Dual MOS-to-TTL Driver

## Typical Applications (Continued)



FIGURE 27. Balanced Line Driver


FIGURE 28. Dual Lamp or Relay Driver


FIGURE 29. Complementary Driver


FIGURE 30. TTL or DTL Positive Logic-Level Detector


FIGURE 31. MOS Negative Logic-Level Detector

Typical Applications (Continued)


FIGURE 32. Logic Signal Comparator


FIGURE 33. In-Phase Detector


FIGURE 34. Multifunction Logic-Signal Comparator


## DS55461/2/3/4, DS75461/2/3/4 Series Dual Peripheral Drivers

## General Description

The DS55461/2/3/4 series of dual peripheral drivers are functionally interchangeable with DS55451/2/3/4 series peripheral drivers, but are designed for use in systems that require higher breakdown voltages at the expense of slightly slower switching speeds. Typical applications include power drivers, logic buffers, lamp drivers, relay drivers, MOS drivers, line drivers and memory drivers.

The DS55461/DS75461, DS55462/DS75462, DS55463/ DS75463 and DS55464/DS75464 are dual peripheral AND, NAND, OR and NOR drivers, respectively, (positive logic) with the output of the logic gates internally connected to the bases of the NPN output transistors.

## Features

- 300 mA output current capability
- High voltage outputs
- No output latch-up at 30 V
- Medium speed switching
- Circuit flexibility for varied applications and choice of logic function
- TTL compatible diode-clamped inputs
- Standard supply voltages

Connection Diagrams (Dual-In-Line and Metal Can Packages)


Order Number DS55461J-8, DS75461J.8 or DS75461N


Order Number DS55462J•8, DS75462J-8 or DS75462N


See NS Package J08A or N08A


Order Number DS55461H or DS75461H


Order Number DS55462H or DS75462H


Order Number DS55463H or DS75463H


Order Number DS55464H or DS75464H

See NS Package H08C

Supply Voltage (Note-2)
Input Voltage
Inter-emitter Voltage (Note 3)
Output Voltage (Note 4)
DS55461/DS75461, DS55462/DS75462,
DS55463/DS75463, DS55464/DS75464
Output Current (Note 5)
DS55461/DS75461, DS55462/DS75462, DS55463/DS75463, DS55464/DS75464
Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$
Cavity Package
Molded Package
TO-5 Package
Storage Temperature Range Lead Temperature (Soldering, 10 seconds)
$7 V$
5.5 V
5.5 V

35 V

300 mA

1090 mW
957 mW
760 mW
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$260^{\circ} \mathrm{C}$
*Derate cavity package $7.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $7.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate TO-5 package $5.1 \mathrm{~mW} /$ ${ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

## Electrical Characteristics

DS55461/DS75461, DS55462/DS75462, DS55463/DS75463, DS55464/DS75464 (Notes 6 and 7)


Electrical Characteristics (Continued)
DS55461/DS75461, DS55462/DS75462, DS55463/DS75463, DS55464/DS75464 (Notes 6 and 7)


## Switching Characteristics

DS55461/DS75461, DS55462/DS75462, DS55463/DS75463, DS55464/DS75464 $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}$ | Propagation Delay Time, Low-To-High Level Output | $\mathrm{I}_{0} \approx 200 \mathrm{~mA}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega$ <br> (Figure 6) | $\begin{aligned} & \text { DS55461/ } \\ & \text { DS75461, } \\ & \text { DS55463/ } \\ & \text { DS75463 } \\ & \hline \end{aligned}$ |  | 45 | 55 | ns |
|  |  |  | DS55462/ <br> DS75462, <br> DS55464/ <br> DS75464 |  | 50 | 65 | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay Time, High-To-Low Level Output | $\mathrm{I}_{\mathrm{O}} \approx 200 \mathrm{~mA}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega,$ <br> (Figure 6 ) | DS55461/ <br> DS75461, <br> DS55463/ <br> DS75463 |  | 30 | 40 | ns |
|  |  |  | DS55462/ <br> DS75462, <br> DS55464/ <br> DS75464 |  | 40 | 50 | ns |
| ${ }^{\text {tith }}$ | Transition Time, Low-ToHigh Level Output | $\begin{aligned} & \mathrm{I}_{\mathrm{O}} \approx 200 \mathrm{~mA}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \\ & \text { (Figure } 6 \text { ) } \end{aligned}$ | $\begin{aligned} & \text { DS55461/ } \\ & \text { DS75461 } \\ & \hline \end{aligned}$ |  | 8 | 20 | ns |
|  |  |  | $\begin{aligned} & \hline \text { DS55462/ } \\ & \text { DS75462 } \\ & \hline \end{aligned}$ |  | 12 | 25 | ns |
|  |  |  | $\begin{aligned} & \text { DS55463/ } \\ & \text { DS75463 } \\ & \hline \end{aligned}$ |  | 8 | 25 | ns |
|  |  |  | DS55464/ DS75464 |  | 12 | 20 | ns |
| $\mathrm{t}_{\text {THL }}$ | Transition Time, High-ToLow Level Output | $\begin{aligned} & \mathrm{I}_{\mathrm{O}} \approx 200 \mathrm{~mA}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \quad \mathrm{R}_{\mathrm{L}}=50 \Omega, \\ & \text { (Figure } 6 \text { ) } \end{aligned}$ | $\begin{aligned} & \text { DS55461/ } \\ & \text { DS75461 } \\ & \hline \end{aligned}$ |  | 10 | 20 | ns |
|  |  |  | $\begin{aligned} & \hline \text { DS55462/ } \\ & \text { DS75462, } \\ & \text { DS55464/ } \\ & \text { DS75464 } \\ & \hline \end{aligned}$ |  | 15 | 20 | ns |
|  |  |  | $\begin{aligned} & \text { DS55463/ } \\ & \text { DS75463 } \end{aligned}$ |  | 10 | 25 | ns |
| $\mathrm{V}_{\mathrm{OH}}$ | High-Level Output Voltage After Switching | $\mathrm{V}_{\mathrm{S}}=30 \mathrm{~V}, \mathrm{I}_{0} \approx 300 \mathrm{~mA},($ Figure 7) |  | $\mathrm{V}_{\mathrm{S}}-10$ |  |  | mV |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Voltage values are with respect to network ground terminal unless otherwise specified.
Note 3: This is the voltage between two emitters of a multiple-emitter transistor.
Note 4: This is the maximum voltage which should be applied to any output when it is in the "OFF" state.
Note 5: Both halves of these dual circuits may conduct rated current simultaneously; however, power dissipation averaged over a short time interval must fall within the continuous dissipation rating.
Note 6: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS55XXX series and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS75XXX series. All typicals are given for $\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$ and $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$.
Note 7: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

## Schematic Diagrams



DS55463/DS75463


Resistor values shown are nominal.


DS55464/DS75464


Resistor values shown are nominal.

Truth Tables $(H=$ high level, $L=$ low level)

| DS55461/DS75461 |  |  | DS55462/DS75462 |  |  | DS55463/DS75463 |  |  | DS55464/DS75464 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | B | Y | A | B | $Y$ | A | B | Y | A | B | Y |
| L | L | L (ON State) | L | L | H (OFF State) | L | L | $L$ (ON State) | L | L | H (OFF State) |
| L | H | L (ON State) | L | H | H (OFF State) | L | H | H (OFF State) | L | H | L (ON State) |
| H | L | L (ON State) | H | L | H (OFF State) | H | L | H (OFF State) | H | L | L (ON State) |
| H | H | H (OFF State) | H | H | $L$ (ON State) | H | H | H (OFF State) | H | H | $L$ (ON State) |



Each input is tested separately.
FIGURE 1. $\mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{IL}}, \mathrm{I}_{\mathrm{OH}}, \mathrm{V}_{\mathrm{OL}}$


FIGURE 3. $\mathrm{I}_{1}, \mathrm{I}_{\mathrm{IH}}$


Both gates are tetted simultaneously.
FIGURE 4. ICCH, ICCL for AND, NAND Circuits


Both gates are tested simultaneously.
FIGURE 5. ICCH, ICCL for OR, NOR Circuits

## Switching Characteristics



FIGURE 6. Switching Times of Complete Drivers


FIGURE 7. Latch-Up Test of Complete Drivers

# Safe Operating Areas for Peripheral Drivers 

Peripheral Drivers is a broad definition given to Interface Power devices. The devices generally have open-collector output transistors that can switch hundreds of milliamps at high voltage, and are driven by standard Digital Logic gates. They serve many applications such as: Relay Drivers, Printer Hammer Drivers, Lamp Drivers, Bus Drivers, Core Memory Drivers, Voltage Level Transistors, and etc. Most IC devices have a specified maximum load such as one TTL gate can drive ten other TTL gates. Peripheral drivers have many varied load situations depending on the application, and requires the design engineer to interpret the limitations of the device vs its application. The major considerations are Peak Current, Breakdown Voltage, and Power Dissipation.

## OUTPUT CURRENT AND VOLTAGE CHARACTERISTICS

Figure 1 shows the circuit of a typical peripheral driver, the DS75451. The circuit is equivalent to a TTL Gate driving a 300 mA output transistor. Figure 2 shows the characteristics of the output transistor when it is ON and when it is OFF. The output transistor is capable of sinking more than one amp of current when it is ON, and is specified at a $V_{O L}=0.7 \mathrm{~V}$ at 300 mA . The output transistor is also specified to operate with voltages up to 30 V without breaking down, but there is more to that as shown by the breakdown voltages labeled BVCES, BVCER, and.LVCEO.


FIGURE 1. Typical Peripheral Driver DS75451
BVCES corresponds to the breakdown voltage when the output transistor is held off by the lower output transistor of the TTL gate, as would happen if the power supply ( $\mathrm{V}_{\mathrm{CC}}$ ) was 5 V . BVCER corresponds to the breakdown voltage when the output transistor is held off by, the 500 resistor, as would happen if the power supply ( $\mathrm{V}_{\mathrm{CC}}$ ) was off ( OV ). LVCEO corresponds to the breakdown voltage of the output transistor if it could be measured with the base open. LVCEO can be measured by exceeding the breakdown voltage BVCES and measuring the voltage at output currents

National Semiconductor Application Note 213 Bill Fowler
October 1978

of 1 to 10 mA on a transistor curve tracer (LVCEO is sometimes measured in an Inductive Latch-Up Test). Observe that all breakdown voltages converge on LVCEO at high currents, and that destructive secondary breakdown voltage occurred (shown as dotted line) at high currents and high voltage corresponding to exceeding the power dissipation of the device. The characteristics of secondary breakdown voltage vary with the length of time the condition exists, device temperature, voltage, and current.


FIGURE 2. Output Characteristics ON and OFF

## OUTPUT TRANSFER CHARACTERISTICS VS INDUCTIVE AND CAPACITIVE LOADS

Figure 3 shows the switching transfer characteristics superimposed on the DC characteristics of the output transistor for an inductive load. Figure 4 shows the switching transfer characteristics for a capacitor load. In both cases in these examples, the load voltage ( $\mathrm{V}_{\mathrm{B}}$ ) exceeds LVCEO. When the output transistor turns on with an inductive load the initial current through the load is 0 mA , and the transfer curve switches across to the left ( $\mathrm{V}_{\mathrm{OL}}$ ) and slowly charges the inductor. When the output transistor turns off with an inductive load, the initial current is IOL, which is sustained by the inductor and the transistor curve switches across to the right $\left(V_{\mathrm{B}}\right)$ through a high current and high voltage area which exceeds LVCEO and instead of turning off (shown as dotted line) the device goes into secondary breakdown. It is generally not a good practice to let the output transistor's voltage exceed LVCEO with an inductive load.

In a similar case with a capacitive load shown in Figure 4, the switching transfer characteristics rotate counter clockwise through the DC characteristics, unlike the inductive load which rotated clockwise. Even though the switching transfer curve exceeds LVCEO, it didn't
go into secondary breakdown. Therefore, it is an acceptable practice to let the output transistor voltage exceed LVCEO, but not exceed BVCER with a capacitive load.


FIGURE 3. Inductive Load Transfer Characteristics


FIGURE 4. Capacitive Load Transfer Characteristics
Figure 5 shows an acceptable application with an inductive load. The load voltage ( $V_{\mathrm{B}}$ ) is less than LVCEO, and the inductive voltage spike caused by the initial inductive current is quenched by a diode connected to $V_{B}$.


FIGURE 5. Inductive Load Transfer Characteristics Clamped by Diode

Figure 6 shows the switching transfer characteristics of a capacitive load which leads to secondary breakdown. This condition occurs due to high sustained currents, not breakdown voltage. In this example, the large capacitor prevented the output transistor from switching fast enough through the high current and high voltage region; in turn the power dissipation of the device was exceeded and the output transistor went into secondary breakdown.


FIGURE 6. Capacitive Load Transfer Characteristics
Figure 7 shows another method of quenching the inductive voltage spike caused by the initial inductive current. This method dampens the switching response by the addition of $R_{D}$ and $C_{D}$. The values of $R_{D}$ and $C_{D}$ are chosen to critically dampen the values of $R_{L}$ and $L_{L}$; this will limit the output voltage to $2 \times V_{B}$.



FIGURE 7. Inductive Load Dampened by Capacitor
Figure 8 shows a method of reducing high sustaining currents in a capacitive load. $R_{D}$ in series with the capacitor ( $C_{L}$ ) will limit the switching transistor without effecting final amplitude of the output voltage, since the IR drop across $R_{D}$ will be zero after the capacitor is charged.

As an additional warning, beware of parasitic reactance. If the driver's load is located some distance from the driver (as an example: on the inclosure panel or through a connecting cable) there will be additional inductive and capacitance which may cause ringing on the driver
output which will exceed LVCEO or transient current that exceeds the sustaining current of the driver. A 300 mA current through a small inductor can cause a good size transient voltage, as compared with a 20 mA transient current observed with TTL gates. For no other reason than to reduce the noise associated with these transients, it is good pracitce to dampen the driver's output.

In conclusion, transient voltage associated with inductive loads can damage the peripheral driver, and transient currents associated with capacitive loads can also damage the driver. In some instances the device may not exhibit failure with the first switching cycle, but its conditions from ON to OFF will worsen after many cycles. In some cases the device will recover after the power has been turned off, but its long term reliability may have been degraded.

## POWER DISSIPATION

Power Dissipation is limited by the IC Package Thermal Reactance and the external thermal reactance of the environment (PC board, heat sink, circulating air, etc.). Also, the power dissipation is limited by the maximum allowable junction temperature of the device. There are two contributions to the power: the internal
bias currents and voltage of the device, and the power on the output of the device due to the Driver Load.

## POWER LIMITATIONS OF PACKAGE

Figure 9 shows the equivalent circuit of a typical power device in its application. Power is shown equivalent to electrical current, thermal resistance is shown equivalent to electrical resistance, the electrical reactance C and L are equivalent to the capacity to store heat, and the propagation delay through the medium. There are two mediums of heat transfer: conduction through mass and radiant convection. Convection is insignificant compared with conduction and isn't shown in the thermal resistance circuits. From the point power is generated (device junction) there are three possible paths to the ultimate heat sink: 1. through the device leads; 2. through the device surface by mechanical connection; and 3 . through the device surface to ambient air. In all cases, the thermal paths are like delay lines and have a corresponding propagation delay. The thermal resistance is proportional to the length divided by the cross sectional area of the material. The Thermal Inductance is proportional to the length of the material (copper, molding compound, etc.) and inversely proportional to the cross sectional area. The thermal capacity is proportional to the volume of the material.


FIGURE 8. Capacitive Load with Current Limiting Resistor


FIGURE 9. Thermal Reactance from Junction to Ambient

DEVICE PACKAGE


FIGURE 10. Components of Thermal Reactance for a Typical IC Package

National Semiconductor specifies the thermal resistance from device junction through the device leads soldered in a small PC board, measure in one cubic foot of still air. Figure 11 shows the maximum package power rating for an 8 pin Molded, an 8 pin Ceramic, 14 pin Molded and a 14 pin Ceramic package. The slope of the line corresponds to thermal resistance ( $\phi_{J A}=\Delta P / \Delta T$ ).


FIGURE 11. Maximum Package Power Rating

The maximum allowable junction temperature for ceramic packages is $175^{\circ} \mathrm{C}$; operation above this temperature will reduce the reliability and life of the device below an acceptable level. At a temperature of $500^{\circ} \mathrm{C}$ the aluminum metallization paths on the die start to melt. The maximum allowable junction temperature for a molded device is $150^{\circ} \mathrm{C}$, operations above this may cause the difference in thermal expansion between the molding compound and package lead frame to sheer off the wire bonds from the die to the package lead. The industry standard for a molded device is $150^{\circ} \mathrm{C}$, but National further recommends operation below $135^{\circ} \mathrm{C}$ if the device in its application will encounter a lot of thermal cycling (such as powered on and off over its life).

The way to determine the maximum allowable power dissipation from Figure 11, is to project a line from the maximum ambient temperature ( $T_{A}$ ) of the application vertically (shown dotted in Figure 12), until
the line intercepts the diagonal line of the package type, and then project a line (shown dotted) horizontally until the line intercepts the Power Dissipation Axis (PMAX).


FIGURE 12. Maximum Package Rating Copper vs Kovar Lead Frame Packages

Figure 11 shows that 14 pin packages have less thermal resistance than 8 pin packages; which should be expected since it has more pins to conduct heat and has more surface area. Something that may not be expected is that the Thermal Resistance of the molded devices is comparable to the ceramic devices. The reason for the lower thermal resistance of the molded devices is the Copper lead frame, which is a better thermal conductor than the Kovar lead frame of the ceramic package. Almost all the peripheral drivers made by National Semiconductor are constructed with Copper lead frames (refer to $\phi J A$ on the specific devices data sheet). The difference between the thermal resistance of Copper and Kovar in a molded package is shown in Figure 12.

Another variance in thermal resistance is the size of the IC die. If the contact area to the lead frame is greater, then the thermal resistance from the Die to the Lead Frame is reduced. This is shown in Figure 13. The thermal resistance shown in Figure 11 corresponds to die that are $6000 \mathrm{mil}^{2}$ in area.


FIGURE 13. Thermal Resistance vs Die Size

In most applications the prime medium for heat conduction is through the device leads to the PC board, but the thermal resistance can be significantly improved by cooling air driven across the surface of the package. The conduction to air is limited by a stagnant film of air at the surface of the package. The film acts as an additional thermal resistance. The thickness of the film is proportional to its resistance. The thickness of the film is reduced by the velocity of the air across the package as shown in Figure 14. In most cases, the thermal resistance is reduced $25 \%$ at 250 linear feet/ min , and $30 \%$ at 500 linear feet $/ \mathrm{min}$, above 500 linear feet/min the improvement flattens out.


FIGURE 14. Thermal Resistance vs Air Velocity

The thermal resistance can also be improved by connecting the package to the PC board copper or by attaching metal wings to the package. The improvement by these means is outside the control of the IC manufacturer, but is available from the manufacture of the heat sink device. If the IC is mounted in a socket rather than soldered to a PC board, the thermal resistance through the device leads will worsen. In most cases, the thermal resistance is increased by $20 \%$; again this is a variable subject to the specific socket type.

The maximum package rating shown in this note corresponds to a $90 \%$ confidence level that the package will have thermal resistance equal to or less than the value shown. The thermal resistance varies $\pm 5 \%$ about the mean due to variables in assembly and package material.

## CALCULATIONS OF POWER DISSIPATION

Most IC devices (such as $T^{2} \mathrm{~L}$ ) operate at power levels well below the device package rating, but peripheral drivers can easily be used at power levels that exceed the package rating unknowingly, if the power dissipation isn't calculated. As an example, the DS3654 Ten Bit Printer Driver could dissipate 3 watts (DC and, even more AC), and it is only in a 0.8 watt package. In this example, the device would be destroyed in moments, and may even burn a hole in the PC board it is mounted on. The DS3654 data sheet indicated that the 10 outputs could sink 300 mA with a Vol of 1 volt, but it wasn't intended that all the outputs would be
at the same time, and if so, not for a long period. The use of the DS3654 requires that the power be calculated vs the duty cycle of the outputs.

The DC power dissipation is pretty obvious, but in another example, a customer used the DS3686 relay driver to drive a 6.5 H inductive load. The DS3687 has an internal clamp network to quench the inductive back swing at 60V. At 5 Hz the device dissipates 2 watts, with transient peaks up to 11 watts. After 15 minutes of operation, the driver succumbs to thermal overload and becomes non-functional. The DS3687 was intended for telephone relay, which in most applications switches 20 times a day.

Peripheral driver will dissipate peak power levels that greatly exceed the average DC power. This is due to the capacity of the die and package to consume the transient energy while still maintaining the junction temperature at a safe level. This capacity is shown as a capacitor in Figure 9. In the lab (under a microscope) a device may be observed to glow orange around the parameter of the junction under excessive peak power without damage to the device. Figure 15 shows a plot of maximum peak power vs applied time for the DS3654, and the same information plotted as energy vs applied time. To obtain these curves, the device leakage current when it switches off was used to monitor device limitation. Note in Figure 15 there is a transition in the curve about $10 \mu \mathrm{~s}$. At this point, the thermal capacity of the die has been exceeded. The thermal delay to the next thermal capacity (the package) was too long, and limited the peak power. These levels are not suggested operating levels, but an example of a Peripheral Driver to handle peak transient power.


FIGURE 15. Peak Power and Energy vs the Period of Time the Power was Applied

To calculate power dissipation, the only information available to the design engineer is the parametric limits in the device data sheet, and the same information about the load reactance. If the calculations indicate the device is within its limits of power dissipation, then using those parametric limits is satisfactory. If the calculation of power dissipation is marginal, the parametric limits used in the calculations might be worst case at low temperature instead of high temperature
due to a positive temperature coefficient ( $T_{C}$ ) of resistance. IC resistors and resistors associated with the load generally have a positive $\mathrm{T}_{\mathrm{C}}$. On the other hand, diodes and transistor emitter base voltages have a negative $T_{C}$; which may in some circuits negate the effect of the resistors TC. Peripheral output transistors have a positive $\mathrm{T}_{\mathrm{C}}$ associated with $\mathrm{V}_{\mathrm{OL}}$; while output Darlington transistors have a negative $T_{C}$ at low currents and may be flat at high currents. Figure 16 shows an example of power dissipation vs temperature; note that the power dissipation at the applications maximum temperature ( $T_{A}$ ) was less than the power dissipation at lower temperatures. Since maximum junction temperature is the concern of the calculation, then maximum ambient temperature power should be used. The junction temperature may be determined by projecting a line (shown dotted in Figure 16), with a slope proportional to $\phi J A$ back to the horizontal axis (shown as $T J$ ). If the point is below the curve then $T_{J}$ will be less than $150^{\circ} \mathrm{C}$. TJ must not exceed the maximum junction temperature for that package type. In this example, TJ is less than $150^{\circ} \mathrm{C}$ as required by a molded package. To calculate the power vs temperature, it is necessary to characterize the device parameters vs temperature. Unfortunately, this information is not always provided by IC manufacturers in the device data sheets. A method to calculate ICC vs temperature is to measure a device, then normalize the measurements vs the typical value for ICC in th: data sheet, then worst case the measurements by addi:ig $30 \%$. Thirty
percent is normally the worst-case resistor tolerance that IC devices are manufactured to.

## CALCULATION OF OUTPUT POWER WITH AN INDUCTIVE LOAD

For this example, the device output circuit is similar to the DS3654 (10-Bit Printer Solenoid Driver) and the DS3686 and DS3687 (Telephone Relay Driver) as shown in Figure 17. Special features of the circuit type are the Darlington output transistors Q1 and Q2 and the zener diode from the collector of Q 2 to the base of Q2. The Darlington output requires very little drive from the logic gate driving it and in turn dissipates less power when the output is turned ON and OFF, than a single saturating transistor output would. The zener diode ( $D_{Z}$ ) quenches the inductive backswing when the output is turned OFF.

## Device and Load Characteristics Used for Power Calculation

| VOL | Output Voltage ON | 1.5 V |
| :--- | :--- | ---: |
| VC | Output Clamp Voltage | 65 V |
| VB | Load Voltage | 30 V |
| RL | Load Resistance | $120 \Omega$ |
| LL | Load Inductance | 5 h |
| TON | Period ON | 100 ms |
| TOFF | Period OFF | 100 ms |
| T | Total Period | 200 ms |



FIGURE 16. IC Power Dissipation vs Temperature


FIGURE 17. Peripheral Driver with Inductive Load

Refer to Figure 18 voltage and current waveforms corresponding to the power dissipation calculated for this example of an inductive load.

PON $=$ Average power dissipation in device output when device is ON during total period (T)

$$
\begin{aligned}
\tau & =\frac{L_{L}}{R_{L}}=\frac{5 h}{120 \Omega}=41.7 \mathrm{~ms} \\
I_{L} & =\frac{V_{B}-V_{O L}}{R_{L}}=\frac{30-1.5}{120}=237.5 \mathrm{~mA}
\end{aligned}
$$

$$
I_{P}=I_{L}\left(1-e^{-T} O N / \tau\right)
$$

$$
\mathrm{I} P=237.5 \mathrm{~mA}\left(1-\mathrm{e}^{-100 \mathrm{~ms} / 41.7 \mathrm{~ms}}\right)
$$

$$
\mathrm{IP}=215.9 \mathrm{~mA}
$$

$P_{O N}=V_{O L} \times I_{L} \times \frac{T O N}{T}\left[1-\int_{0}^{T O N} \frac{e^{-t / \tau} d t}{T_{O N}}\right]$
$P_{O N}=V_{O L} \times I_{L} \times \frac{T_{O N}}{T}\left[1-\frac{\tau}{T_{O N}}\left(1-e^{\left.-T_{O N} / \tau\right)}\right]\right.$.

PON $=1.5 \times 237.5 \mathrm{~mA} \times \frac{100}{200}\left[1-\frac{41.7}{100}\left(1-\mathrm{e}^{-100 / 41.7}\right)\right]$

PON $=110.6 \mathrm{~mW}$

POFF $=$ Average power dissipation in device output when device is OFF during total period (T)

$$
\begin{aligned}
& \mathrm{I}_{\mathrm{R}}=\frac{\mathrm{V}_{\mathrm{C}}-\mathrm{V}_{\mathrm{B}}}{\mathrm{R}_{\mathrm{L}}}=\frac{65-30}{120 \Omega}=291.7 \mathrm{~mA} \\
& \mathrm{t}_{\mathrm{X}}=\tau \ln \left(\frac{I_{\mathrm{L}}+\mathrm{I}_{\mathrm{R}}}{\mathrm{I}_{\mathrm{R}}}\right) \\
& \mathrm{t}_{\mathrm{X}}=41.7 \mathrm{~ms} \ln \left(\frac{219.8+291.7}{291.7}\right)=23.1 \mathrm{~ms}
\end{aligned}
$$

$P_{\text {OFF }}=V_{C} \times \frac{t_{x}}{T}\left[\left(I_{P}+I_{R}\right) \int_{0}^{t_{x}} \frac{e^{-t / \tau_{d t}}}{t_{x}}-I_{R}\right]$

POFF $=V_{C} \times \frac{t_{x}}{T}\left[\left(I_{P}+I_{R}\right) \times \frac{\tau}{t_{X}}\left(1-e^{-t_{x} / \tau_{1}}\right)-I_{R}\right]$
POFF $=65 \times \frac{23.1}{200}\left[(215.9 \mathrm{~mA}+291.7 \mathrm{~mA}) \frac{41.7}{23.1}\right.$
$\left.\left(1-\mathrm{e}^{-23.1 / 41.7}\right)-291.7 \mathrm{~mA}\right]$.
POFF $=736 \mathrm{~mW}$
$P_{O}=$ Average power dissipation in device output
$P_{O}=P_{\text {ON }}+P_{\text {OFF }}=110.6+736=846.6 \mathrm{~mW}$

In the above example, driving a $120 \Omega$ inductive load at 5 Hz , the power dissipation exceeded a more simple calculation of power dissipation, which would have been:
$P_{O}=\frac{V_{O L}\left(V_{B}-V_{O L}\right)}{R_{L}} \times \frac{T_{O N}}{T}$
$\mathrm{PO}_{\mathrm{O}}=\frac{1.5(30-1.5)}{120} \times \frac{100 \mathrm{~ms}}{200 \mathrm{~ms}}=182.5 \mathrm{~mW}$
An error $460 \%$ would have occurred by not including the reactive load. The total power dissipation must also include other outputs (if the device has more than one output), and the power dissipation due to the device power supply currents. This is an example where the load will most likely exceed the device package rating. If the load is fixed, the power can be reduced by changing the period ( $T$ ) and duty rate (TON/TOFF).


FIGURE 18. Voltage and Current Waveforms Corresponding to Inductive Load.

## CALCULATION OF OUTPUT POWER WITH AN INCANDESCENT LAMP

An incandescent lamp is equivalent to a reactive load. The reactance is related to the period of time required to heat the lamp and the filaments positive temperature coefficient of resistance. Figure 19 shows the transient response for a typical lamp used on instrument panels, and the equivalent electrical model for the lamp. Much like IC packages the lamp has a thermal circuit and its associated propagation delay. This lamp filament has an 8 ms time constant, and a longer 250 ms time constant from the lamp body to ambient. The DC characteristics are shown in Figure 20. Note the knee in the characteristics at 2 volts; this is where power starts to be dissipated in the form of light. This subject is important, since more peripheral drivers are damaged by lamps than any other load.


FIGURE 19. Transient Response of an Incandescent Lamp


FIGURE 20. DC Characteristics of an Incandescent Lamp

Figure 21 shows the transient response of a driver similar to a DS75451 driving the lamp characterized in Figures 19 and 20. The equivalent load doesn't include the reactance of the lamp base to ambient, which has a 250 ms time constant, since 10 ms to an IC is equivalent to DC. The peak transient current was

1 amp , settling to 200 ms , with an 8 ms time constant. Observe the peak current is clamped at 1 amp , by the sinking ability of the driver; otherwise the peak current may have been 1.2 amps . The DS75451 is only rated at 300 mA , but it is reasonable to assume it could sink 1 amp because of the designed forced $\beta$ required for switching response and worst case operating temperature.


FIGURE 21. Transient Incandescent Lamp Current

Calculation of the energy dissipated by a peripheral driver for the transient lamp current shown in Figure 21 is shown below, and the plot of energy vs time is shown in Figure 22. Figure 22 also includes as a reference the maximum peak energy from Figure 15. It can be seen from Figure 22 that in this example there is a good safety margin between the lamp load and the reference max peak energy. If there were more drivers than one per package under the same load, the margin would have been reduced. Also, if the peripheral driver couldn't saturate because it couldn't sink the peak transient lamp current, then the energy would also reduce the margin of safe operation.


FIGURE 22. Energy vs Time for a Peripheral Driver with an Incandescent Lamp Load

CALCULATION OF ENERGY IN AN INCANDESCENT LAMP

$$
\begin{aligned}
\text { Energy } & =\int_{0}^{t} V_{O L}\left(I_{R 1}+I_{R 2}\right) d t \\
i_{R 1} & =\frac{V_{B}-V_{O L}}{R 1}=I_{R 1} \\
i_{R 2} & =\left(\frac{V_{B}-V_{O L}}{R 2}\right) e^{-t / \tau} \\
& =I_{R 2} e^{-t / \tau} \quad \tau=R 2 C 2
\end{aligned}
$$

$$
\text { Energy }=\int_{0}^{t} V_{O L}\left(I_{R 1}+I_{R 2} e^{-t / \tau_{1}}\right) d t
$$

$$
=V_{O L}\left[I_{R 1} t+I_{R 2} \tau\left(i-e^{-t / \tau_{1}}\right)\right]
$$

Given: $V_{O L}=0.6 \mathrm{~V}$

$$
\mathrm{I}_{\mathrm{R} 1}=0.2 \mathrm{Amps}
$$

$$
I_{R 1}+I_{R 2}=1 \mathrm{Amp}
$$

A common technique used to reduce the 10 to 1 peak to DC transient lamp current is to bias the lamp partially ON, so the lamp filament is warm. This can be accomplished as shown in Figure 23. From Figure 20 it can be seen that the lamp resistance at OV is $5.7 \Omega$, but at 1 V the resistance is $18 \Omega$. At 1 V the lamp doesn't start to emit light. Using a lamp resistance of $100 \Omega$ and lamp voltage of $1 \mathrm{~V}, \mathrm{R}_{\mathrm{B}}$ was calculated to be approximately $100 \Omega$. This circuit will reduce the peak lamp current from 1 amp to 316 mA .


FIGURE 23. Circuit Used to Reduce Peak Transient Lamp Current

## PERIPHERAL'DRIVER SECTION

National Semiconductor has a wide selection of peripheral drivers as shown in the selection guide, Figure 24. The DS75451, DS75461, DS3631 and the DS3611 series have the same selection of logic function in an 8 -pin package. The DS75461 is a high voltage selection of the DS75451 and may switch slower. The DS3611 and DS3631 are very high voltage circuits and were intended for slow relay applications. The DS3680, DS3686, and DS3687 were intended for 56V telephone relay applications. The DS3654 contains a 10 -bit shift register followed by ten 250 mA clamped drivers. The DS3654 was intended for printer solenoid applications.

High current and high voltage peripheral drivers find many applications associated with digital systems, and it is the intention of the application note to insure that reliability and service life of peripheral drivers equal or exceed the performance of the other logic gates made by National.

For additional information, please contact Digital Interface Marketing Manager at National or one of the many field application engineers world wide.

| Output High | Latch-Up Voltage | Output Low | Output Low | Propagation Delay | ON Power Supply | Drivers/ | Input Compatibility | Logic Function | Device Number and Temperature Range |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Voltage (V) | (Note 3) (V) | Voltage (V) | Current ( | Typ (ns) |  | ackage | (Logic) |  | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| 30 |  | 0.5 | 100 | 40 | 152 | 8 | TTL | Note 5 | DP8310 | DP7310 |
| 30 |  | 0.5 | 100 | 40 | 125 | 8 | TTL | Note 6 | DP8311 | DP7311 |
| 20 | 13.5 | 0.6 | 100 | 70 | 90 | 2 | TTL | Note 7 | DS3616 |  |
| 65 | 30 | 1.5 | 600 |  | 65 | 4 | TTL/LS | NAND | DS3656 |  |
| 70 | 35 | 0.7 | 600 | 2430 | 65 | 4 | TTL/LS | NAND | DS3658 |  |
| 70 | Note 8 | 1.5 | 600 | 2000 | 80 | 4 | TTL/LS | NAND | DS3668 | . |
| 70 | 35 | 0.7 | 600 |  | 65 | 4 | TTL/LS | AND | DS3669 |  |
| 30 | 20 | 0.7 | 300 | 31 | 55 | 2 | TTL | AND | DS75450 |  |
| 30 | 20 | 0.7 | 300 | 31 | 55 | 2 | TTL | AND | DS75451 | DS55451 |
| 30 | 20 | 0.7 | 300 | 31 | 55 | 2 | TTL | NAND | DS75452 | DS55452 |
| 30 | 20 | 0.7 | 300 | 31 | 55 | 2 | TTL | OR | DS75453 | DS55453 |
| 30 | 20 | 0.7 | 300 | 31 | 55 | 2 | TTL | NOR | DS75454 | DS55454 |
| 35 | 30 | 0.7 | 300 | 33 | 55 | 2 | TTL | AND | DS75461 | DS55461 |
| 35 | 30 | 0.7 | 300 | 33 | 55 | 2 | TTL | NAND | DS75462 | DS55462 |
| 35 | 30 | 0.7 | 300 | 33 | 55 | 2 | TTL | OR | DS75463 | DS55463 |
| 35 | 30 | 0.7 | 300 | 33 | 55 | 2 | TTL | NOR | DS75464 | DS55464 |
| 56 | 40 | 1.4 | 300 | 150 | 8 | 2 | CMOS | AND | DS3631 | DS1631 |
| 56 | 40 | 1.4 | 300 | 150 | 8 | 2 | CMOS | NAND | DS3632 | DS1632 |
| 56 | 40 | 1.4 | 300 | 150 | 8 | 2 | CMOS | OR | DS3633 | DS1633 |
| 56 | 40 | 1.4 | 300 | 150 | 8 | 2 | CMOS | NOR | DS3634 | DS1634 |
| 80 | 50 | 0.7 | 300 | 125 | 75 | 2 | TTL/CMOS | AND | DS3611 | DS1611 |
| 80 | 50 | 0.7 | 300 | 125 | 75 | 2 | TTL/CMOS | NAND | DS3612 | DS1612 |
| 80 | 50 | 0.7 | 300 | 125 | 75 | 2 | TTL/CMOS | OR | DS3613 | DS1613 |
| 80 | 50 | 0.7 | 300 | 125 | 75 | 2 | TTL/CMOS | NOR | DS3614 | DS1614 |
| -2.1 | -60 | -60 | -50 | 10,000 | 4.4 | 4 | TTL/CMOS | (Note 4) | DS3680 |  |
| (Note 1) | 56 | 1.3 | 300 | 1000 | 28 | 2 | TTL/CMOS | NAND | DS3686 |  |
| (Note 1) | -56 | -1.3 | 300 | 1000 | 28 | 2 | TTL/CMOS | NAND | DS3687 | DS1687 |
| 13.5 | 15 | $\mathrm{V}_{\mathrm{CC}}{ }^{-1.8}$ | 300 | 150 | 0.015 | 2 | CMOS | AND | MM74C908, MM74C918 |  |
| (Note 1) | 45 | 1.6 | 250 | 1000 | 70 | 10 | (Note 2) | (Note 2) | DS3654 |  |

 clamp the output voltage fly-back transient at 56 V caused by the solenoid's stored inductive current. This clamp protects the circuit output and quenches the fly-back
 supply voltage is 7.5 V to 9.5 V . The circuit can be cascaded to be a 20 or 30 -bit shift register
Note 3: Latch-up voltage is the maximum voltage the output can sustain when switching an inductive load
Note 4: DS3680 has a differential input circuit.
Note 5: DP8310 inverting, positive edge latching
Note 6: DP8311 inverting, fall through latch.
Note 7: Bubble memory coil driver.
Note 8: DS3668 35V, latch-up with output fault protection

## Section 4 Level Translators/ Buffers

TEMPERATURE RANGE
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| - | DP8480 | 10k ECL to TTL Level Translator with Latch | $4-4$ |
| :---: | :--- | :--- | :---: |
| - | DP8481 | TLL to 10k ECL Level Translator with Latch | $4-7$ |
| - | DP8482 | 100k ECL to TTL Level Translator with Latch | $4-10$ |
| - | DP8483 | TTL to 100k Level Translator with Latch | $4-13$ |
| DS1630 | DS3630 | Hex CMOS Compatible Buffer | $4-16$ |
| *DS7800 | DS8800 | Dual Voltage Level Translator | $4-19$ |
| *DS7810 | DS8810 | Quad 2-Input TTL-to-MOS Interface Gate | $4-22$ |
| *DS7811 | DS8811 | Quad 2-Input TTL-to-MOS Interface Gate | $4-22$ |
| *DS7812 | DS8812 | Hex TTL-to-MOS Inverter | $4-22$ |
| *DS78L12 | DS88L12 | Hex TTL-to-MOS Inverter/Interface Gate | $4-25$ |
| *DS7819 | DS8819 | Quad 2-Input TIL-to-MOS Gate | $4-27$ |
| MM54C901 | MM74C901 | Hex Inverting TTL Buffer | CMOS |
| MM54C902 | MM74C902 | Hex Non-Inverting TTL Buffer | CMOS |
| MM54C903 | MM74C903 | Hex Inverting PMOS Buffer | CMOS |
| MM54C904 | MM74C904 | Hex Non-Inverting PMOS Buffer | CMOS |
| MM54C906 | MM74C906 | Hex Open Drain N-Channel Buffer | CMOS |
| MM54C907 | MM74C907 | Hex Open Drain P-Channel Buffer | CMOS |

[^26]

LEVEL TRANSLATORS/BUFFERS

| INPUT | OUTPUT | OUTPUT CHARACTERISTICS | LOGIC FUNCTION | DEVICE NUMBER |  | $\begin{aligned} & \text { Page } \\ & \text { No. } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| 10k ECL | TTL | TRI-STATE ${ }^{\circledR}$ Fall Through Latch | Inverting | DP8480 |  | 4.4 |
| TTL | 10k ECL | Gated Fall Through Latch | Inverting | DP8481 |  | $4-7$ |
| 100k ECL | TTL | TRI-STATE Fall Through Latch | Inverting | DP8482 |  | 4-10 |
| TTL | 100k ECL | Gated Fall Through Latch | Inverting | DP8483 |  | 4-13 |
| CMOS | CMOS | 50 ns Prop. Delay at 500 pF | Hex Buffer | DS3630 | DS1630 | 4-16 |
| TTL | PMOS | Open-Collector -30 V to 30 V | Dual 2-Input Gate | DS8800 | DS7800 | 4-19 |
| TTL | mos | Open-Collector 0.4 V to 14 V | Quad 2-Input Gate | DS8810 | DS7810 | 4.22 |
| TTL | MOS | Open-Collector 0.4 V to 14 V | Quad 2-Input Gate | DS8811 | DS7811 | 4.22 |
| TTL | mos | Open-Collector 0.4 V to 14 V | Hex Inverter | DS8812 | DS7812 | 4-22 |
| TTL | mos | Active Pull-Up 0.4 V to 14 V | Hex Inverter | DS88L12 | DS78L12 | 4.25 |
| TTL | MOS | Open-Collector 0.4 V to 14 V | Quad 2-Input Gate | DS8819 | DS7819 | $4-27$ |
| CMOS | TTL | Active Pull-Up 0.4V @ 2.6 mA | Hex Inverter | MM74C901 | MM54C901 | CMOS |
| cmos | TTL | Active Pull-Up 0.4V @ 3.2 mA | Hex Buffer | MM74C902 | MM54C902 | CMOS |
| CMOS | PMOS | Active Pull-Up 0V to 15 V | Hex Inverter | MM74C903 | MM54C903 | CMOS |
| CMOS | PMOS | Active Pull-Up OV to 15 V | Hex Buffer | MM74C904 | MM54C904 | CMOS |
| CMOS | NMOS | Open Drain 0 V to 15 V | Hex Buffer | MM74C906 | MM54C906 | CMOS |
| cmos | PMOS | Open Drain $\mathrm{V}_{\mathrm{CC}}$ to $\mathrm{V}_{\mathrm{CC}}-15 \mathrm{~V}$ | Hex Buffer | MM74C907 | MM54C907 | CMOS |

## DP8480 10k ECL to TTL Level Translator with Latch

## General Description

This circuit translates ECL input levels to TTL output levels and provides a fall-through latch. The TRI-STATE ${ }^{\circledR}$ outputs are designed to drive large capacitive loads. The clock and chip select inputs are ECL.

## Features

- 16-pin flat-pack or DIP
- TRI-STATE outputs
- ECL control inputs
. 5.5 ns typical propagation delay with 50 pF load
- Outputs are TRI-STATE during power up/down for glitch free operation
- 10k ECL input compatible

| DI | DO | CK | CS |
| :---: | :---: | :---: | :---: |
| $H$ | $L$ | $L$ | $L$ |
| $L$ | $H$ | $L$ | $L$ |
| $X$ | DO | $H$ | $L$ |
| $X$ | $H i-Z$ | $X$ | $H$ |

$H=$ high level (most positive)
$L=$ low level (most negative)
X = don't care

Order Number DP8480N or DP8480F See NS Package N16A or F16B

[^27]Absolute Maximum Ratings (Note 1)

| V $_{\text {EE }}$ Supply Voltage | -8 V |
| :--- | ---: |
| V $_{\text {CC }}$ Supply Voltage | 7 V |
| Input Voltage | GND to $\mathrm{V}_{\mathrm{EE}}$ |
| Output Voltage | 5.5 V |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  |
| $\quad$ Molded Package | 1476 mW |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| ${ }^{*}$ Derate molded package $11.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. |  |

Recommended Operating Conditions
$\mathrm{V}_{\mathrm{EE}}$ Supply Voltage
$-5.2 \mathrm{~V} \pm 10 \%$
$V_{C C}$ Supply Voltage $\quad 5.0 \mathrm{~V} \pm 10 \%$
$\mathrm{T}_{\mathrm{A}}$, Ambient Temperature $\quad 0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$

Electrical Characteristics (TTL Logic) Notes 2, 3 and 4

|  | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  | 0.5 | V |  |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | 2.5 |  |  | V |
| $\mathrm{I}_{\mathrm{OD}}$ | Output Low Drive Current | Force 5 V with Output Low |  | 150 |  | mA |
| $\mathrm{I}_{1 \mathrm{D}}$ | Output High Drive Current | Force OV with Output High |  | -150 |  | mA |
| $\mathrm{I}_{\mathrm{OZ}}$ | TRI-STATE Output Current |  |  | 1 |  | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current |  |  |  | 62.5 | mA |

Electrical Characteristics (ECL Logic) Notes 2 and 3

|  | Parameter | Conditions | $T_{A}$ | Min | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{I L}$ | Input Low Voltage | $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}$ | $0^{\circ} \mathrm{C}$ | -1870 |  | -1490 |  |
|  |  |  | $25^{\circ} \mathrm{C}$ | -1850 |  | -1475 | mV |
|  |  | $75^{\circ} \mathrm{C}$ | -1830 |  | -1450 |  |  |
| $\mathrm{~V}_{\mathrm{IH}}$, | Input High Voltage | $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}$ | $0^{\circ} \mathrm{C}$ | -1145 |  | -840 |  |
|  |  | $25^{\circ} \mathrm{C}$ | -1105 |  | -810 | mV |  |
|  |  |  | $75^{\circ} \mathrm{C}$ | -1045 |  | -720 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Low Current |  |  |  | 0.5 |  | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | Input High Current |  |  |  | 350 |  | mA |
| $\mathrm{I}_{\mathrm{EE}}$ | Supply Current |  |  |  | -50 |  |  |

Switching Characteristics Notes 2 and 5

|  | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{CDOL}}$ | Clock to Data Out Low Delay | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 6.75 | 11.5 | ns |
| $\mathrm{t}_{\mathrm{CDOH}}$ | Clock to Data Out High Delay | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 6.75 | 11.5 | ns |
| $\mathrm{t}_{\text {DIDOH }}$ | Data In to Data Out High Delay | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 5.5 | 9.5 | ns |
| $\mathrm{t}_{\text {DIDOL }}$ | Data In to Data Out Low Delay | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 5.5 | 9.5 | ns |
| $\mathrm{t}_{5}$ | Data Set-Up Time | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 3.0 | 1.0 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Data Hold Time | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 3.0 | 1.0 |  | ns |
| $\mathrm{t}_{\text {cPW }}$ | Clock Pulse Width | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 5.0 | 3.0 |  | ns |
| $\mathrm{t}_{\mathrm{ZE}}$ | Delay from Chip Select to Active State from Hi-Z State | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 8 |  | ns |
| $\mathrm{t}_{\text {EZ }}$ | Delay from Chip Select to Hi-Z State from Active State | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 8 |  | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified, min/max limits apply across the $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ ambient temperature range in still air and across the specified supply variations. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply.
Note 3: All currents into device pins are shown as positive; all currents out of device pins are shown as negative. All voltages are referenced to ground, unless otherwise specified.
Note 4: When DC testing $I_{1 D}$ or $I_{O D}$ a $15 \Omega$ resistor should be in series with the output. Only one output should be tested at a time.
Note 5: Unless otherwise specified, all AC measurements are referenced from the $50 \%$ level of the ECL input to the 0.8 V level on negative transitions or the 2.4 V level on positive transitions of the output. ECL input rise and fall times are $2.0 \mathrm{~ns} \pm 0.2 \mathrm{~ns}$ from $20 \%$ to $80 \%$.

Switching Time Waveforms


S1 open

${ }^{*}$ S1 closed
**S1 open

## Test Load



## DP8481 TTL to 10k ECL Level Translator with Latch

## General Description

This circuit translates TTL input levels to ECL output levels and provides a fall-through latch. The outputs are gated with CS providing for wire ORing of outputs. The clock and chip select inputs are ECL.

## Features

- 16-pin flat-pack or DIP
- ECL control inputs
- CS provided for wire ORing of output bus
- 10k ECL I/O compatible
- 4.0 ns typical propagation delay

Truth Table See NS Package N16A or F16B

Absolute Maximum Ratings (Note 1)
$V_{E E}$ Supply Voltage
$V_{C C}$ Supply Voltage
Input Voltage (ECL)
Input Voltage (TTL)
Output Current
Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ Moided Package
Storage Temperature

Recommended Operating Conditions

| $V_{\text {EE }}$ Supply Voltage | $-5.2 \mathrm{~V} \pm 10 \%$ |
| :--- | ---: |
| $\mathrm{~V}_{\mathrm{CC}}$ Supply Voltage | $5.0 \mathrm{~V} \pm 10 \%$ |
| $\mathrm{~T}_{\mathrm{A}}$, Ambient Temperature | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ |

$V_{E E}$ Supply Voltage
$V_{C C}$ Supply Voltage
$T_{A}$, Ambient Temperature

GND to $V_{E E}$ -1 V to 5.5 V

50 mA
1476 mW
*Derate molded package $11.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

Electrical Characteristics (TTLLogic) Notes 2 and 3

| Parameter |  | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  |  | 0.8 | V |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input High Voltage |  | 2.0 |  |  | V |
| $\mathrm{I}_{\text {L }}$ | Input Low Current | $\mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ |  | -50 |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | Input High Current | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ |  | 1.0 |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {CLAMP }}$ | Input Clamp Voltage | $\mathrm{I}_{\mathrm{IN}}=-12 \mathrm{~mA}$ |  | -0.8 |  | V |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current |  |  |  | 30 | mA |

Electrical Characteristics (ECL Logic) Notes 2 and 3

|  | Parameter | Conditions | $\mathrm{T}_{\text {A }}$ | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}$ | $\begin{gathered} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \end{gathered}$ | $\begin{aligned} & -1870 \\ & -1850 \\ & -1830 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & -1490 \\ & -1475 \end{aligned}$ <br> - 1450 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}$ | $\begin{gathered} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \\ \hline \end{gathered}$ | $-1145$ <br> - 1105 <br> $-1045$ |  | $\begin{aligned} & -840 \\ & -810 \\ & -720 \\ & \hline \end{aligned}$ | mV |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Low Current |  |  |  | 0.5 | , | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input High Current |  |  |  | 350 |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}$ | $\begin{gathered} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \end{gathered}$ | $\begin{aligned} & -1870 \\ & -1850 \\ & -1830 \end{aligned}$ |  | $\begin{aligned} & -1665 \\ & -1650 \\ & -1625 \end{aligned}$ | mV |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}$ | $\begin{gathered} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} \hline-1000 \\ -960 \\ -900 \\ \hline \end{gathered}$ |  | $\begin{aligned} & -840 \\ & -810 \\ & -720 \\ & \hline \end{aligned}$ | mV |
| V ${ }_{\text {OLC }}$ | Output Low Voltage | $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}$ | $\begin{gathered} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  | $\begin{aligned} & -1645 \\ & -1630 \\ & -1605 \\ & \hline \end{aligned}$ | mV |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output High Voltage | $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}$ | $\begin{gathered} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \\ \hline \end{gathered}$ | $\begin{aligned} & -1020 \\ & -980 \\ & -920 \end{aligned}$ |  |  | mV |
| $\mathrm{I}_{\mathrm{EE}}$ | Supply Current |  |  |  |  | -90 | mA |

Switching Characteristics Notes 2 and 4

|  | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{CDOL}}$ | Clock to Data Out Low Delay |  |  | 4.0 | 6.5 | ns |
| $\mathrm{t}_{\mathrm{CDOH}}$ | Clock to Data Out High Delay |  |  | 4.0 | 6.5 | ns |
| $\mathrm{t}_{\text {DIDOH }}$ | Data In to Data Out High Delay |  |  | 4.0 | 6.5 | ns |
| $\mathrm{t}_{\text {DIDOL }}$ | Data In to Data Out Low Delay |  |  | 4.0 | 6.5 | ns |
| $\mathrm{t}_{\text {S }}$ | Data Set-Up Time to Clock |  | 3.0 | 1.0 |  | ns |
| $t_{H}$ | Data Hold Time |  | 3.0 | 1.0 |  | ns |
| $\mathrm{t}_{\text {CPW }}$ | Clock Pulse Width |  | 5.0 | 3.0 |  | ns |
| ${ }^{\text {cSSOOH}}$ | Chip Select to Data Out High Delay |  |  | 3.0 | 4.5 | ns |
| $\mathrm{t}_{\text {CSDOL }}$ | Chip Select to Data Out Low Delay |  |  | 3.0 | 4.5 | ns |
| $\mathrm{t}_{\text {SCS }}$ | Data Set-Up Time to Chip Select |  | 5.5 | 3.0 |  | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified, min/max limits apply across the $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ ambient temperature range in still air and across the specified supply variations. All typical values are for $25^{\circ} \mathrm{C}$ and nominal supply.
Note 3: All currents into device pins are shown as positive; all currents out of device pins are shown as negative. All voltages are referenced to ground, unless otherwise specified.
Note 4: Unless otherwise specified, all AC measurements are referenced from the 1.5 V level of the TTL input and to/from the $50 \%$ point of the ECL signal and a $50 \Omega$ resistor to -2 V is the load. ECL input rise and fall times are $2.0 \mathrm{~ns} \pm 0.2 \mathrm{~ns}$ from $20 \%$ to $80 \%$. TTL input characteristic is 0 V to 3 V with $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}} \leq 3 \mathrm{~ns}$ measured from $10 \%$ to $90 \%$.

## Switching Time Waveforms



## DP8482 100k ECL to TTL Level Translator with Latch

## General Description

This circuit translates ECL input levels to TTL output levels and provides a fall-through latch. The TRI-STATE ${ }^{\circledR}$ outputs are designed to drive large capacitive loads. The clock and chip select inputs are ECL.

## Features

- 16-pin flat-pack or DIP
- TRI-STATE outputs
- ECL control inputs
- 5.5 ns typical propagation delay with 50 pF load
- Outputs are TRI-STATE during power up/down for glitch free operation
- 100k ECL input compatible


## Truth Table

| DI | DO | CK | CS |
| :---: | :---: | :---: | :---: |
| $H$ | $L$ | $L$ | $L$ |
| $L$ | $H$ | $L$ | $L$ |
| $X$ | DO | $H$ | $L$ |
| $X$ | $H i-Z$ | $X$ | $H$ |

$\mathrm{H}=$ high level (most positive)
$\mathrm{L}=$ low level (most negative)
$X=$ don't care

Order Number DP8482N or DP8482F See NS Package N16A or F16B

Absolute Maximum Ratings (Note 1)
Recommended Operating Conditions

| $V_{E E}$ Supply Voltage | -8V | $V_{\text {EE }}$ Supply Voltage | $-4.5 \mathrm{~V} \pm 7 \%$ |
| :---: | :---: | :---: | :---: |
| $V_{\text {CC }}$ Supply Voltage | 7 V | $V_{C C}$ Supply Voltage | $5.0 \mathrm{~V} \pm 10 \%$ |
| Input Voltage | GND to $V_{\text {EE }}$ | $\mathrm{T}_{\mathrm{A}}$, Ambient Temperature | $0^{\circ} \mathrm{C}$ to $85{ }^{\circ} \mathrm{C}$ |
| Output Voltage | 5.5 V |  |  |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ Molded Package | 1476 mW |  |  |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |
| *Derate molded package $11.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above 2 |  |  |  |

Electrical Characteristics (TTL Logic) Notes 2, 3 and 4

|  | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  | 0.5 | V |
| $\mathrm{~V}_{\mathrm{OH}} \cdot$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | 2.5 |  |  | V |
| $\mathrm{I}_{\mathrm{OD}}$ | Output Low Drive Current | Force 5V with Output Low |  | 150 |  | mA |
| $\mathrm{I}_{\mathrm{DD}}$ | Output High Drive Current | Force OV with Output High |  | -150 |  | mA |
| $\mathrm{I}_{\mathrm{OZ}}$ | TRI-STATE Output Current |  |  | 1 |  | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current |  |  |  | 62.5 | mA |

## Electrical Characteristics (ECL Logic) Notes 2 and 3

|  | Parameter | Conditions | $\mathrm{T}_{\mathrm{A}}$ | Min | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage | $\mathrm{V}_{\mathrm{EE}}=-4.5 \mathrm{~V}$ |  | -1810 |  | -1475 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | $\mathrm{V}_{\mathrm{EE}}=-4.5 \mathrm{~V}$ |  | -1165 |  | -880 | mV |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Low Current |  |  |  | 0.5 |  | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | Input High Current |  |  |  | 350 |  | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{EE}}$ | Supply Current |  |  |  |  | -50 | mA |

Switching Characteristics Notes 2 and 5

|  | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{CDOL}}$ | Clock to Data Out Low Delay | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 6.75 | 11.5 | ns |
| $\mathrm{t}_{\mathrm{CDOH}}$ | Clock to Data Out High Delay | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 6.75 | 11.5 | ns |
| $\mathrm{t}_{\mathrm{DIDOH}}$ | Data In to Data Out High Delay | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 5.5 | 9.5 | ns |
| $\mathrm{t}_{\mathrm{DIDOL}}$ | Data In to Data Out Low Delay | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 5.5 | 9.5 | ns |
| $\mathrm{t}_{\mathrm{S}}$ | Data Set-Up Time | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 3.0 | 1.0 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Data Hold Time | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 3.0 | 1.0 |  | ns |
| $\mathrm{t}_{\mathrm{CPW}}$ | Clock Pulse Width | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 5.0 | 3.0 |  | ns |
| $\mathrm{t}_{\mathrm{ZE}}$ | Delay from Chip Select to <br> Active State from Hi-Z State | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 8 |  | ns |
| $\mathrm{t}_{\mathrm{EZ}}$ | Delay from Chip Select to $\mathrm{Hi}-\mathrm{Z}$ <br> State from Active State | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 8 |  | ns |

[^28]Z8t8d0

## Switching Time Waveforms



S1 open


## Test Load



## DP8483 TTL to 100k ECL Level Translator with Latch

## General Description

This circuit translates TTL input levels to ECL output levels and provides a fall-through latch. The outputs are gated with CS providing for wire ORing of outputs. The clock and chip select inputs are ECL.

## Features

- 16-pin flat-pack or DIP
- ECL control inputs
- CS provided for wire ORing of output bus
- 100k ECL I/O compatible
- 4.0 ns typical propagation delay

| DI | DO | CK | CS |
| :---: | :---: | :---: | :---: |
| H | L | L | $H$ |
| L | $H$ | L | $H$ |
| $X$ | DO | $H$ | $H$ |
| $X$ | L | X | L |

$H=$ high level (most positive)
$\mathrm{L}=$ low level (most negative)
X = don't care

Order Number DP8483N or DP8483F See NS Package N16A or F16B

Absolute Maximum Ratings (Note 1)
$\mathrm{V}_{\mathrm{EE}}$ Supply Voltage
$V_{C C}$ Supply Voltage
Input Voltage (ECL)
Input Voltage(TTL)
Output Current
Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ Molded Package 1476 mW
Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
*Derate molded package $11.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

Electrical Characteristics (TTL Logic) Notes 2 and 3

|  | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage |  |  |  | 0.8 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ |  | Input High Voltage |  | 2.0 |  |  |
| $\mathrm{I}_{\mathrm{IL}}$ |  | Input Low Current |  | $\mathrm{V}_{\mathrm{IN}}=0.5 \mathrm{~V}$ |  | -50 |
| $\mathrm{I}_{\mathrm{IH}}$ | Input High Current | $\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}$ |  | 1.0 |  | V |
| $\mathrm{~V}_{\mathrm{CLAMP}}$ | Input Clamp VoItage | $\mathrm{I}_{\mathrm{IN}}=-12 \mathrm{~mA}$ |  | -0.8 |  | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current |  |  |  | V |  |

## Electrical Characteristics (ECL Logic) Notes 2 and 3

|  | Parameter | Conditions | $\mathbf{T}_{\mathrm{A}}$ | Min | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage | $\mathrm{V}_{\mathrm{EE}}=-4.5 \mathrm{~V}$ |  | -1810 |  | -1475 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | $\mathrm{V}_{\mathrm{EE}}=-4.5 \mathrm{~V}$ |  | -1165 |  | -880 | mV |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Low Current |  |  |  | 0.5 |  | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | Input High Current |  |  |  | 350 |  | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{V}_{\mathrm{EE}}=-4.5 \mathrm{~V}$ |  | -1810 | -1705 | -1620 | mV |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{V}_{\mathrm{EE}}=-4.5 \mathrm{~V}$ |  | -1025 | -955 | -880 | mV |
| $\mathrm{V}_{\mathrm{OLC}}$ | Output Low Voltage | $\mathrm{V}_{\mathrm{EE}}=-4.5 \mathrm{~V}$ |  |  |  | -1610 | mV |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output High Voltage | $\mathrm{V}_{\mathrm{EE}}=-4.5 \mathrm{~V}$ |  | -1035 |  |  | mV |
| $\mathrm{I}_{\mathrm{EE}}$ | Supply Current |  |  |  |  |  | -90 |

Switching Characteristics Notes 2 and 4

|  | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| $t_{\text {CDOL }}$ | Clock to Data Out Low Delay |  |  | 4.0 | 6.5 | ns |
| $\mathrm{t}_{\mathrm{CDOH}}$ | Clock to Data Out High Delay |  |  | 4.0 | 6.5 | ns |
| $\mathrm{t}_{\text {DIDOH }}$ | Data In to Data Out High Delay |  |  | 4.0 | 6.5 | ns |
| $\mathrm{t}_{\mathrm{DIDOL}}$ | Data In to Data Out Low Delay |  |  | 4.0 | 6.5 | ns |
| $\mathrm{t}_{\mathrm{S}}$ | Data Set-Up Time to Clock |  |  | 3.0 | 1.0 |  |
| $\mathrm{t}_{\mathrm{H}}$ | Data Hold Time |  | 3.0 | 1.0 |  | ns |
| $\mathrm{t}_{\mathrm{CPW}}$ | Clock Pulse Width |  | 5.0 | 3.0 |  | ns |
| $\mathrm{t}_{\mathrm{CSDOH}}$ | Chip Select to Data Out High Delay |  |  | 3.0 | 4.5 | ns |
| $\mathrm{t}_{\mathrm{CSDOL}}$ | Chip Select to Data Out Low Delay |  |  | 3.0 | 4.5 | ns |
| $\mathrm{t}_{\text {SCS }}$ | Data Set-Up Time to Chip Select |  | 5.5 | 3.0 |  | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified, $\mathrm{min} /$ max limits apply across the $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ambient temperature range in still air and across the specified supply variations. All typical values are for $25^{\circ} \mathrm{C}$ and nominal supply.
Note 3: All currents into device pins are shown as positive; all currents out of device pins are shown as negative. All voltages are referenced to ground, unless otherwise specified.
Note 4: Unless otherwise specified, all AC measurements are referenced from the 1.5 V level of the TTL input and to/from the $50 \%$ point of the ECL signal and a $50 \Omega$ resistor to -2 V is the load. ECL input rise and fall times are $0.7 \mathrm{~ns} \pm 0.1 \mathrm{~ns}$ from $20 \%$ to $80 \%$. TTL input characteristic is 0 V to 3 V with $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}} \leq 3 \mathrm{~ns}$ measured from $10 \%$ to $90 \%$.

## Switching Time Waveforms



## DS1630/DS3630 Hex CMOS Compatible Buffer

## General Description

The DS1630/DS3630 is a high current buffer intended for use with CMOS circuits interfacing with peripherals requiring high drive currents. The DS1630/DS3630 features low quiescent power consumption (typically $50 \mu \mathrm{~W}$ ) as well as high-speed driving of capacitive loads such as large MOS memories. The design of the DS1630/ DS3630 is such that $V_{\text {cc }}$ current spikes commonly found in standard CMOS circuits cannot occur, thereby, reducing the total transient and average power when operating at high frequencies.

Features

- High-speed capacitive driver
- Wide supply voltage range
- Input/output may interface to TTL
- Input/output CMOS compatibility
- No internal transient $\mathrm{V}_{\mathrm{cc}}$ current spikes
- $50 \mu \mathrm{~W}$ typical standby power


## Equivalent Schematic and Connection Diagrams



Order Number DS1630J, DS3630J
or DS3630N
See NS Package J14A or N14A

## Typical Applications



CMOS To Transmission Line Interface


CMOS To CMOS Interface


LED Driver

|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | 16 V | Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) | 3 | 15 | $\checkmark$ |
| Input Voltage | 16 V | Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| Output Voltage | 16 V | DS1630 | 55 | +125 | C |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ | DS3630 | 0 | +725 | ${ }^{\circ} \mathrm{C}$ |

## Electrical Characteristics

## (Notes 2 and 3 )

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {INH }}$ Logical "1" Input Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}, \mathrm{I}_{\text {OUT }}=-400 \mu \mathrm{~A}$ | DS1630 |  | 90 | 200 | $\mu \mathrm{A}$ |
|  |  | DS3630 |  | 90 | 200 | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {CC }}-2.0 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=16 \mathrm{~mA}$ | DS1630 |  | 0.5 | 3.2 | mA |
|  |  | DS3630 |  | 0.5 | 1.5 | mA |
| IINL Logical " 0 " Input Current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=16 \mathrm{~mA}$ | DS1630 |  | -0.15 | -1 | mA |
|  |  | DS3630 |  | $\mathrm{V}_{\mathrm{cc}}{ }^{-150}$ | -800 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ Logical " 1 " Output Voltage | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}, \mathrm{I}_{\text {OUT }}=-400 \mu \mathrm{~A}$ | DS1630 | $\mathrm{V}_{\mathrm{cc}}{ }^{-1}$ | $\mathrm{V}_{\mathrm{cc}}-0.75$ |  | V |
|  |  | DS3630 | $\mathrm{V}_{\mathrm{cc}}{ }^{-0.9}$ | $\mathrm{V}_{\mathrm{cc}}-0.75$ |  | V |
|  | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}-0.4 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=16 \mathrm{~mA}$ | DS1630 | $\mathrm{V}_{\mathrm{cc}}{ }^{-2.5}$ | $\mathrm{V}_{\mathrm{cc}}-2.0$ |  | V |
|  |  | DS3630 | $\mathrm{V}_{\mathrm{cc}}{ }^{-2.5}$ | $\mathrm{V}_{\mathrm{cc}}-2.0$ |  | V |
| V OL Logical "0" Output Voltage | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=400 \mu \mathrm{~A}$ | DS1630 |  | 0.75 | 1 | V |
|  |  | DS3630 |  | 0.75 | 0.9 | V |
|  | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=16 \mathrm{~mA}$ | DS1630 |  | 0.95 | 1.3 | V |
|  |  | DS3630 |  | 0.95 | 1.3 | V |
|  | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=16 \mathrm{~mA}$ | DS1630 |  | 1.2 | 1.6 | V |
|  |  | DS3630 |  | 1.2 | 1.5 | V |

Switching Characteristics $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {pdo }}$ Propagation Delay to a Logical " 0 "' | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 30 | 45 | ns |
|  | $\mathrm{C}_{\mathrm{L}}=250 \mathrm{pF}$ |  | 40 | 60 | ns |
|  | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 50 | 75 | ns |
| $\mathrm{t}_{\mathrm{pd} 1}$ Propagation Delay to a Logical "1" | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 15 | 25 | ns |
|  | $\mathrm{C}_{\mathrm{L}}=250 \mathrm{pF}$ |  | 35 | 50 | ns |
|  | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 50 | 75 | ns |

[^29]Typical Performance Characteristics


## AC Test Circuit and Switching Time Waveforms



Pulse Generator characteristics: $P R R=1.0 \mathrm{MHz}, \mathrm{PW}=\mathbf{5 0 0} \mathrm{ns}, \mathrm{t}_{\mathrm{f}}=\mathrm{t}_{\mathrm{f}}<\mathbf{1 0} \mathrm{ns}$, $\mathrm{V}_{\text {IN }}=0$ to $\mathrm{V}_{\text {CC }}$

## DS7800/DS8800 Dual Voltage Level Translator

## General Description

The DS7800/DS8800 are dual voltage translators designed for interfacing between conventional TTL or LS voltage levels and those levels associated with high impedance junction or MOS FET-type devices. The design allows the user a wide latitude in his selection of power supply voltages, thus providing custom control of the output swing. The translator is especially useful in analog switching; and since low power dissipation occurs in the "off" state, minimum system power is required.

## Features

- 31 volt (max) output swing
- 1 mW power dissipation in normal state
- Standard 5V power supply
- Temperature range:

| DS7800 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :--- | ---: |
| DS8800 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

- Compatible with all MOS devices


## Schematic and Connection Diagrams



## Typical Applications

4-Channel Analog Switch

*Analog signals within the range of +8 V to -8 V .

Metal Can Package


Order Number DS7800H
or DS8800H
See NS Package H10C

Bipolar to MOS Interfacing


|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ Supply Voltage | 7.0 V | Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| V2 Supply Voltage | -30V | DS7800 | 4.5 | 5.5 | V |
| V3 Supply Voltage | 30 V | DS8800 | 4.75 | 5.25 | V |
| V3-V2 Voltage Differential | 40 V | Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| Input Voltage | 5.5 V | DS7800 | $-55$ | +125 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range <br> Lead Temperature (Soldering, 10 seconds) | $\begin{array}{r} -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\ 300^{\circ} \mathrm{C} \end{array}$ | DS8800 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ Metal Can (TO-5) Package | $690 \mathrm{~mW}$ |  |  |  |  |

## Electrical Characteristics <br> (Notes 2 and 3)

| PARAMETER |  | CONDITIONS |  | MIN | $\begin{gathered} \text { TYP } \\ \text { (NOTE 6) } \end{gathered}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{1 H}$ | Logical " 1 " Input Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$ |  | 2.0 |  |  | V |
| $V_{\text {IL }}$ | Logical ' 0 "' Input Voltage | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Min}$ |  |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Logical " 1 " Input Current | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}$ | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1 | mA |
| $1 / 1$ | Logical '00' Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -0.2 | -0.4 | mA |
| $\mathrm{IOL}^{\text {L }}$ | Output Sink Current | $\begin{aligned} & V_{c \mathrm{C}}=\operatorname{Min}, V_{I N}=2 \mathrm{~V}, \\ & \mathrm{~V} 3 \text { Open } \end{aligned}$ | DS7800 | 1.6 |  |  | mA |
|  |  |  | DS8800 | 2.3 |  |  | mA |
| IOH | Output Leakage Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}$ (Notes 4 and 7) |  |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{0}$ | Output Collector Resistor | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 11.5 | 16.0 | 20.0 | $\mathrm{k} \Omega$ |
| $\mathrm{V}_{\text {OL }}$ | Logical "0" Output Voltage | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Min}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V} \text { (Note } 7 \text { ) }$ |  |  |  | $\mathrm{v}_{2}+2.0$ | V |
| ${ }^{\text {cce(max }}$ | Power Supply Current Output "ON" | $V_{C C}=\operatorname{Max}, V_{I N}=4.5 \mathrm{~V} \text { (Note 5) }$ |  |  | 0.85 | 1.6 | mA |
| ICC(MIN) | Power Supply Current Output "OFF" | $V_{c c}=M a x, V_{\text {IN }}=0 V($ Note 5$)$ |  |  | 0.22 | 0.41 | mA |

Switching Characteristics $T_{A}=25^{\circ} \mathrm{C}$, nominal power supplies unless otherwise noted

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pdo}}$ | Transition Time to Logical <br> " 0 " Output | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}=15 \mathrm{pF}($ Note 8) | 25 | 70 | 125 | ns |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Transition Time to Logical <br> " 1 " Output | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}=15 \mathrm{pF}$ (Note 9) | 25 | 62 | 125 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS7800 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8800.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Current measured is drawn from $V_{3}$ supply.
Note 5: Current measured is drawn from $V_{\text {CC }}$ supply.
Note 6: All typical values are measured at $T_{A}=25^{\circ} \mathrm{C}$ with $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{2}=-22 \mathrm{~V}, \mathrm{~V}_{3}=+8 \mathrm{~V}$.
Note 7: Specification applies for all allowable values of $V_{2}$ and $V_{3}$.
Note 8: Measured from 1.5 V on input to $50 \%$ level on output.
Note 9: Measured from 1.5 V on input to logic " 0 " voltage, plus 1 V .

## Theory of Operation

The two input diodes perform the AND function on. TTL input voltage levels. When at least one input voltage is a logical " 0 ", current from $\mathrm{V}_{\mathrm{cc}}$ (nominally 5.0 V ) passes through $\mathrm{R}_{1}$ and out the input(s) which is at the low voltage. Other than small leakage currents, this current drawn from $V_{c c}$ through the $20 \mathrm{k} \Omega$ resistor is the only source of power dissipation in the logical " 1 "' output state.

When both inputs are at logical " 1 " levels, current passes through $R_{1}$ and diverts to transistor $Q_{1}$, turning it on and thus pulling current through $\mathrm{R}_{2}$. Current is then supplied to the PNP transistor, $\mathrm{Q}_{2}$. The voltage losses caused by current through $\mathrm{Q}_{1}$, $D_{3}$, and $Q_{2}$ necessitate that node $P$ reach a voltage sufficient to overcome these losses before current begins to flow. To achieve this voltage at node $P$, the inputs must be raised to a voltage level which is one diode potential lower than node P. Since these levels are exactly the same as those experienced with conventional TTL, the interfacing with these types of circuits is achieved.

Transistor $\mathrm{Q}_{2}$ provides "constant current switching" to the output due to the common base connection of $\mathrm{Q}_{2}$. When at least one input is at the logical " 0 " level, no current is delivered to $Q_{2}$; so that its collector supplies essentially zero current to the output stage. But when both inputs are raised to a logical " 1 " level current is supplied to $\mathrm{Q}_{2}$.

Since this current is relatively constant, the collector of $\mathrm{Q}_{2}$ acts as a constant current source for the output stage. Logic inversion is performed since logical " 1 " input voltages cause current to be supplied to $\mathrm{Q}_{2}$ and to $\mathrm{Q}_{3}$. And when $\mathrm{Q}_{3}$ turns on the output voltage drops to the logical " 0 " level.

The reason for the PNP current source, $\mathrm{Q}_{2}$, is so that the output stage can be driven from a high impedance. This allows voltage $V_{2}$ to be adjusted in accordance with the application. Negative voltages to -25 V can be applied to $\mathrm{V}_{2}$. Since the output will neither source nor sink large amounts of current, the output voltage range is almost exclusively dependent upon the values selected for $\mathrm{V}_{2}$ and $V_{3}$.

Maximum leakage current through the output transistor $\mathrm{Q}_{3}$ is specified at $10 \mu \mathrm{~A}$ under worst-case voltage between $V_{2}$ and $V_{3}$. This will result in a logical " 1 " output voltage which is 0.2 V below $\mathrm{V}_{3}$. Likewise the clamping action of diodes $\mathrm{D}_{4}, \mathrm{D}_{5}$, and $\mathrm{D}_{6}$, prevents the logical " 0 " output voltage from falling lower than 2 V above $\mathrm{V}_{2}$, thus establishing the output voltage swing at typically 2 volts less than the voltage separation between $\mathrm{V}_{2}$ and $\mathrm{V}_{3}$.

## Selecting Power Supply Voltage

The graph shows the boundary conditions which must be used for proper operation of the unit. The range of operation for power supply $\mathrm{V}_{2}$ is shown on the X axis. It must be between -25 V and -8 V . The allowable range for power supply $V_{3}$ is governed by supply $\mathrm{V}_{2}$. With a value chosen for $\mathrm{V}_{2}, \mathrm{~V}_{3}$ may be selected as any value along a vertical line passing through the $V_{2}$ value and terminated by the boundaries of the operating region. A voltage difference between power supplies of at least 5 V should be maintained for adequate signal swing.


## Switching Time Waveforms



National Semiconductor DS7810/DS8810 Quad 2-Input TTL-MOS Interface Gate DS7811/DS8811 Quad 2-Input TTL-MOS Interface Gate DS7812/DS8812 Hex TTL-MOS Inverter

## General Description

These Series 54/74 compatible gates are high output voltage versions of the DM5401/DM7401 (SN5401/SN7401), DM5403/DM7403 (SN5403/SN7403), and DM5405/DM7405 (SN5405/SN7405). Their open-collector outputs may be "pulled-up" to +14 volts in the logical " 1 " state thus providing guaranteed interface between TTL and MOS logic levels.

In addition the devices may be used in applications where it is desirable to drive low current relays or lamps that require up to 14 volts.

## Schematic and Connection Diagrams



DS7810/DS8810, DS7811/DS8811
Dual-In-Line Package


Order Number DS7810J, DS8810J or DS8810N
See NS Package J14A or N14A


Order Number DS7812J, DS8812J,
DS7812W or DS8812N
See NS Package J14A, N14A or W14A


DS7812/DS8812
Dual-In-Line Package


Order Number DS7811J, DS8811J,
DS7811W or DS8811N
See NS Package J14A, N14A or W14A

## Absolute Maximum Ratings (Note 1)

## Operating Conditions

|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {CC }}$ | 7V | Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| Input Voltage | 5.5 V | DS78XX | 4.5 | 5.5 | V |
| Output Voltage | 14 V | DS88XX | 4.75 | 5.25 | V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |  |  |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  | Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| Cavity Package . | 1254 mW | DS78XX | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Molded Package | 1106 mW | DS88XX | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |  |  |  |  |
| *Derate cavity package $8.36 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above molded package $8.85 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. | $5^{\circ} \mathrm{C}$; derate |  |  |  |  |

Electrical Characteristics (Notes 2 and 3 )

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {CLAMP }}$ | Input Diode Clamp Voltage | $V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{IN}}=-12 \mathrm{~mA}$ |  |  |  | -1.5 | V |
| $\mathrm{V}_{\text {IH }}$ | Logical "1" Input Voltage | $V_{C C}=M i n$ |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logical " 0 " Input Voltage | $V_{\text {CC }}=\operatorname{Min}$ |  |  |  | 0.8 | V |
| IOH | Logical "1" Output Current | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Min}, \\ & \mathrm{~V}_{\mathrm{OUT}}=10 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}$ |  |  | 250 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=0.0 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
| IOL | Logical " 0 " Output Current | $V_{\mathrm{CC}}=\mathrm{Min}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=0.4 \mathrm{~V}$ |  | 16 |  |  | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Breakdown Voltage | $\mathrm{V}_{\text {CC }}=\mathrm{Min}, \mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=1 \mathrm{~mA}$ |  | 14 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical "0" Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\text {IN }}=2.0 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=16 \mathrm{~mA}$ |  |  |  | 0.4 | V |
| $\mathrm{I}_{1 H}$ | Logical "1" Input Current | $V_{C C}=$ Max | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1 | mA |
| $I_{\text {IL }}$ | Logical "0" Input Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  | $-1.6$ | mA |
| $I_{\text {CC(MAX }}$ | Logical " 0 " Supply Current (Each Gate) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{1 \mathrm{~N}}=5.0 \mathrm{~V}$ |  |  | 3.0 | 5.1 | mA |
| ICC(MIN) | Logical "1" Supply Current (Each Gate) | $V_{C C}=\operatorname{Max}, V_{I N}=0 V$ |  |  | 1.0 | 1.8 | mA |

Switching Characteristics $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {pdo }}$ | Propagation Delay Time to a Logical " 0 " | $\mathrm{C}_{\text {OUT }}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ | 4 | 12 | 18 | ns |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Propagation Delay Time to a Logical " 1 " |  | 18 | 29 | 45 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS7810, DS7811, and DS7812 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS881C, DS8811, and DS8812.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

## Typical Applications



AC Test Circuit and Switching Time Waveforms


DS78L12/DS88L12 Hex TTL-MOS Inverter/Interface Gate
General Description

The DS78L12/DS88L12 is a low power TTL to MOS hex inverter element. The outputs may be "pulled up" to +14 V in the logical " 1 " state, thus providing guaranteed interface between TTL and MOS logic levels. The gate may also be operated
with $V_{\mathrm{Cc}}$ levels up to +14 V without resistive pull-ups at the outputs and still providing a guaranteed logical " 1 " level of $\mathrm{V}_{\mathrm{Cc}}-2.2 \mathrm{~V}$ with an output current of $-200 \mu \mathrm{~A}$.

Schematic and Connection Diagrams


## Typical Applications

TTL Interface to MOS ROM Without Resistive Pull-Up


AC Test Circuits


Figure 1


Figure 2

## Dual-In-Line Package



Order Number DS78L12J, DS88L12J
Order Number DS88L12N Order Number DS78L12W
See NS Package J14A, N14A or W14A

TTL Interface to MOS ROM With Resistive Pull-Up


Switching Time Waveforms


Absolute Maximum Ratings (Note 1)<br>\title{ Supply Voltage<br><br>15 V }<br>Input Voltage 5.5 V<br>Output Voltage<br>Storage Temperature Range 15 V<br>Maximum Power Dissipation* at $25^{\circ}$ Є Cavity Package Molded Package Lead Temperature (Soldering, 10 sec )<br>$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$<br>1308 mW<br>1207 mW $300^{\circ} \mathrm{C}$<br>*Derate cavity package $8.72 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $9.66 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

## Electrical Characteristics (Notes 2 and 3 )

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Logical "1" Input Voltage | $\mathrm{V}_{\mathrm{cc}}=14.0 \mathrm{~V}$ |  | 2.0 | 1.3 |  | V |
|  |  | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Min}$ |  | 2.0 | 1.3 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logical "0" Input Voltage | $\mathrm{V}_{\mathrm{cc}}=14.0 \mathrm{~V}$ |  |  | 1.3 | 0.7 | v |
|  |  | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Min}$ |  |  | 1.3 | 0.7 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $V_{\text {IN }}=0.7 \mathrm{~V}$ | $\mathrm{V}_{\text {CC }}=14.0 \mathrm{~V}, \mathrm{l}_{\text {OUT }}=-200 \mu \mathrm{~A}$ | 11.8 | 12.0 |  | V |
|  |  |  | $\mathrm{V}_{\text {CC }}=$ Min, $\mathrm{I}_{\text {OUT }}=200 \mu \mathrm{~A}$ | 14.5 | 15.0 |  | V |
|  |  | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {cC }}=$ Min, $\mathrm{I}_{\text {OUT }}=-5.0 \mu \mathrm{~A}$ (Note 6) |  |  |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical " 0 " Output Voltage | $V_{\text {IN }}=2.0 \mathrm{~V}$ | $\mathrm{V}_{\text {CC }}=14.0 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=12 \mathrm{~mA}$ |  | 0.5 | 1.0 | V |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \quad \mathrm{I}_{\text {OUT }}=3.6 \mathrm{~mA}$ |  | 0.2 | 0.4 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Logical "1" Input Current | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}=14.0 \mathrm{~V}$ |  | $<1$ | 20 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}$ | . | $<1$ | 10 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ | $\mathrm{V}_{C C}=14.0 \mathrm{~V}$ |  | $<1$ | 100 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$ |  | <1 | 100 | $\mu \mathrm{A}$ |
| ILL | Logical "0" Input Current | $V_{\text {IN }}=0.4 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}=14.0 \mathrm{~V}$ |  | -320 | -500 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=$ Max |  | -100 | -180 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{sc}}$ | Output Short Circuit Current | $\begin{aligned} & V_{\text {OUT }}=0 \mathrm{~V} \\ & \text { (Note 4) } \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}=14.0 \mathrm{~V}$ | -10 | -25 | -50 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}$ | -3 | -8 | -15 | mA |
| ${ }^{\text {ccer }}$ | $\begin{aligned} & \text { Supply Current - Logical " } 1 \text { " } \\ & \text { (Each Inverter) } \end{aligned}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}=14.0 \mathrm{~V}$ |  | 0.32 | 0.50 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{cc}}=$ Max |  | 0.11 | 0.16 | mA |
| $\mathrm{I}_{\mathrm{ccL}}$ | $\begin{aligned} & \text { Supply Current - Logical " } 0 \text { " } \\ & \text { (Each Inverter) } \end{aligned}$ | $V_{\text {IN }}=5.25 \mathrm{~V}$ | $\mathrm{V}_{C C}=14.0 \mathrm{~V}$ |  | 1.0 | 1.5 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}$ |  | 0.3 | 0.5 | mA |

Switching Characteristics $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, nominal power supplies unless otherwise noted

|  | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pd} 0}$ | Propagation Delay to a Logical "0" from Input to Output | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ | (Figure 2) |  | 27 | 45 | ns |
|  |  |  | $\mathrm{V}_{\mathrm{cc}}=14.0 \mathrm{~V}$ | (Figure 1) |  | 11 | 20 | ns |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Propagation Delay to a Logical " 1 " from Input to Output | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ | (Figure 2),(Note 5) |  | 79 | 100 | ns |
|  |  |  | $\mathrm{V}_{\mathrm{cc}}=14.0 \mathrm{~V}$ | (Figure 1) |  | 34 | 55 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS 78 L 12 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS88L12.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.
Note 5: $t_{p d 1}$ for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ is dependent upon the resistance and capacitance used.
Note 6: $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{CC}}-1.1 \mathrm{~V}$ for the DS88L12 and $\mathrm{V}_{\mathrm{CC}}-1.4 \mathrm{~V}$ for the DS78L12.

## DS7819/DS8819 Quad 2-Input TTL-MOS AND Gate

The DS7819/DS8819 is the high output voltage version of the SN5409. Its open-collector outputs may be "pulled-up" to 14 V in the logical " 1 "
state thus providing guaranteed interface between TTL and MOS logic levels.

Schematic and Connection Diagrams


Dual-In-Line Package


TOP VIEW

Order Number DS7819J or DS8819J
Order Number DS8819N
Order Number DS7819W
See NS Package J14A, N14A or W14A

## Absolute Maximum Ratings

## Operating Conditions

| Supply Voltage | 7.0 V |
| :---: | :---: |
| Input Voltage | 5.5 V |
| Output Voltage | 15 V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation ${ }^{*}$ at $25^{\circ} \mathrm{C}$ |  |
| Cavity Package | 1254 mW |
| Molded Package | 1106 mW |
| Lead Temperature (Soldering, 10 sec ) | $300^{\circ} \mathrm{C}$ |


|  | MIN | MAX | UNITS |
| :--- | ---: | ---: | :---: |
| Supply Voltage $\left(V_{C C}\right)$ |  |  |  |
| DS7819 | 4.5 | 5.5 | V |
| DS8819 | 4.75 | 5.25 | V |
| Temperature (TA) |  |  |  |
| DS7819 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DS8819 | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

## Electrical Characteristics (Notes 2 and 3 )

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | Logical " 1 " Input Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$ |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logical " 0 " Input Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$ |  |  |  | 0.8 | V |
| IOH | Logical "1" Output Current | $V_{C C}=M i n$ | $\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=10 \mathrm{~V}$ |  |  | 40.0 | $\mu \mathrm{A}$. |
|  |  |  | $\mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=14 \mathrm{~V}$ |  |  | 1.0 | mA |
| $\mathrm{V}_{\text {OL }}$ | Logical "0' Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=16 \mathrm{~mA}$ |  |  |  | 0.4 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Logical " 1 " Input Current | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}$ | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  | 40.0 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $I_{\text {IL }}$ | Logical " 0 " Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  | -1.6 | mA |
| $\mathrm{I}_{\mathrm{cCH}}$ | Logical "1" Supply Current | $V_{C C}=M a x, V_{I N}=5 V$ |  |  | 11.0 | 21.0 | mA |
| $\mathrm{I}_{\text {CCL }}$ | Logical " 0 " Supply Current | $V_{\text {CC }}=$ Max, $V_{\text {IN }}=0 \mathrm{~V}$ |  |  | 20.0 | 33.0 | mA |
| $\mathrm{V}_{\mathrm{CL}}$ | Input Clamp Voltage | $V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\text {IN }}=-12 \mathrm{~mA}$ |  |  |  | -1.5 | V |

## Switching Characteristics $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pdO}}$ | Propagation Delay to a Logical " $0^{\prime \prime}$ | C $_{\text {OUT }}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=400 \Omega$ |  | 16.0 | 24.0 | ns |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Propagation Delay to a Logical " 1 " |  |  | 16.0 | 32.0 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Rangé" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS 7819 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8819.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

## AC Test Circuit and Switching Time Waveforms



## Section 5 Display Controllers/ Drivers

 $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$| - | DP8350 |
| :---: | :---: |
| - | AN-199 |
| - | AN-212 |
| - | AN-243 |
| - | AN-270 |


| - | DP-XXX |
| :--- | :--- |
| - | DS75491 |

- DS75492
*DS55493 DS75493
*DS55494 DS75494
- DS8654
- DS8656
- DS8664
- DS8666
- DS8669
- DS8692
- DS8693
- DS8694
- DS8859A
- DS8861
- DS8863
- DS8867
- DS8869A
- DS8870
- DS8871
- DS8872
- DS8873
- DS8874

DS7880

- DS8884A
- DS8885

DS7889
DS8887
-

DS8889
DS8891A
DS7897A
DS8897A
DS8963

- DS8973
- DS8975
- 

AN-84

AN-99

DESCRIPTION
Series CRT Controllers 5-6

A Low Component Count Video Data Terminal 5-30 Using the DP8350 CRT Controller and the INS8080 CPU
Graphics Using the DP8350 Series of CRT 5-44 Controllers
Graphics/Alphanumerics Systems Using $5-48$ the DP8350
Software Design for a High Speed ( 38.4 kbaud) 5-76 Data Terminal
Advanced Graphic CRT Controller, AGCRTC 5-104
Quad Segment Driver 5-106
Hex Digit Driver 5-106
Programmable Quad Segment Driver 5-109
Saturating Hex Digit Driver $\quad 5.111$
8-Output Display Driver - 5-113
Print Head Diode Array 5-113
14-Digit Decoder/Driver 5-117
14-Digit Decoder/Driver (POS Systems) 5 -120
Dual Digit, BCD-to-7-Segment LED Decoder/Driver 5-123
8-Output, 350 mA , Transistor Array $\quad 5-126$
Printing Calculator Solenoid Driver 5-126
Printing Calculator Solenoid Driver with Clock 5-126
Serial Input Hex Latch LED Driver (High Level) 5.133
MOS, LED 5-Segment Driver 5-136
MOS, LED 8-Digit Driver 5-136
8-Segment LED Constant Current Driver 5-139
Serial Input, Hex Latch LED Driver (Low Level) 5-133
Hex LED Digit Driver 5-141
8-Digit LED Driver 5-143
9-Digit LED Driver 5-143
9-Digit LED Driver, Low Battery Indicator 5-143
9-Digit Shift Input LED Driver 5 5-145
6-Digit LED Driver 5-147
7-Segment Decoder/Driver 5-149
16-Digit Vacuum Fluorescent Grid Driver 5-152
7-Segment Decoder/Driver 5-156
MOS-to-High Voltage Cathode Buffer $\quad 5-158$
8-Digit High Voltage Anode Driver $\quad 5-160$
8 -Segment High Voltage Cathode Driver 5-160
6-Digit High Voltage Anode Driver 5-164
8-Digit High Voltage Anode Driver (Low Level) $\quad 5-160$
18 V DS8863 5-136
9-Digit LED Driver, $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}} \quad 5-166$
9:Digit LED Driver with Low Battery Indicator 5-166
Driving 7-Segment Gas Discharge Display Tubes 5-169 with National Semiconductor Circuits
Driving 7-Segment LED Displays with $5-173$ National Semiconductor Circuits

## DP8350 CRT CONTROLLER SERIES SELECTION GUIDE

| Item No. | Parameter |  | $\begin{aligned} & \text { DP8350 } \\ & \text { Value } \end{aligned}$ |  | DP8352 Value |  | DP8353 <br> Value |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Character Font Size <br> (Reference Only) | Dots per Character (Width) | (5) |  | (7) |  | (7) |  |
| 2 |  | Scan Lines per Character (Height) | (7) |  | (9) |  | (9) |  |
| 3 | Character Field Cell Size | Dots per Character (Width) | 7 |  | 9 |  | 9 |  |
| 4 |  | Scan Lines per Character (Height) | 10 |  | 12 |  | 12 |  |
| 5 | Number of Video Characters per Row |  | 80 |  | 32 |  | 80 |  |
| 6 | Number of Video Character Rows per Frame |  | 24 |  | 16 |  | 25 |  |
| 7 | Number of Video Scan Lines (Item $4 \times$ Item 6) |  | 240 |  | 192 |  | 300 |  |
| 8 | Frame Refresh Rate (Hz) |  | $\mathrm{f} 1=60$ | $\mathrm{f0}=50$ | $\mathrm{f} 1=60$ | $\mathrm{fO}=50$ | $\mathrm{f} 1=60$ | $\mathrm{f0}=50$ |
| 9 | Delay after Vertical Blank Start to Start of Vertical Sync (Number of Scan Lines) |  | 4 | 30 | 27 | 53 | 0 | 32 |
| 10 | Vertical Sync Width (Number of Scan Lines) |  | 10 | 10 | 3 | 3 | 3 | 3 |
| 11 | Interval between Vertical Blank Start and Start of Video (Number of Scan Lines of Video Blanking) |  | 20 | 72 | 68 | 120 | 20 | 84 |
| 12 | Total Scan Lines per Frame (Item $7+$ Item 11) |  | 260 | 312 | 260 | 312 | 320 | 384 |
| 13 | Horizontal Scan Frequency (Line Rate) (Item $8 \times$ Item 12) |  | 15.6 kHz |  | 15.6 kHz |  | 19.20 kHz |  |
| 14 | Number of Character Times per Scan Line |  | 100 |  | 50 |  | 102 |  |
| 15 | Character Clock Rate (Item $13 \times$ Item 14) |  | 1.56 MHz |  | 0.78 MHz |  | 1.9584 MHz |  |
| 16 | Character Time (1-Item 15) |  | 641 ns |  | 1282 ns |  | 510.6 ns |  |
| 17 | Delay after Horizontal Blank Start to Horizontal Sync Start (Character Times) |  | 0 |  | 6 |  | 5 |  |
| 18 | Horizontal Sync Width (Character Times) |  | 43 |  | 4 |  | 9 |  |
| 19 | Dot Frequency (Item $3 \times$ Item 15) |  | 10.92 MHz |  | 7.02 MHz |  | 17.6256 MHz |  |
| 20 | Dot Time ( $1-$ Item 19) |  | 91.6 ns |  | 142.4 ns |  | 56.7 ns |  |
| 21 | Vertical Blanking Output Stop before Start of Video (Number of Scan Lines) |  | 1 |  | 0 |  | 1 |  |
| 22 | Cursor Enable on All Scan Lines of a Row? (Yes or No) |  | Yes |  | Yes |  | Yes |  |
| 23 | Does the Horizontal Sync Pulse Have Serrations during Vertical Sync? (Yes or No) |  | No |  | Yes |  | No |  |
| 24 | Width of Line Buffer Clock Logic "0" State within a Character Time (Number of Dot Time Increments) |  | 4 |  | 5 |  | 5 |  |
| 25 | Serration Pulse Width, if Used (Character Times) |  | - |  | 4 |  | - , |  |
| 26 | Horizontal Sync Pulse Active State Logic Level (1 or 0) |  | 1 |  | 0 |  | 1 |  |
| 27 | Vertical Sync Pulse Active.State Logic Level (1 or 0) |  | 0 |  | 0 |  | 1 |  |
| 28 | Vertical Blanking Pulse Active State Logic Level (1 or 0) |  | 1 |  | 1 |  | 1 |  |

Video Monitor Format: Ball Brothers TV-12, TV-120 or Equivalent. (DP8350)
Video Monitor Format: RS-170-Compatible (Standard American TV). (DP8352)
Video Monitor Format: Motorola M3003 or Equivalent. (DP8353)

## LED DISPLAY SEGMENT DRIVERS

| Drivers/ <br> Package | $I_{0} /$ Segment (mA) |  | $V_{\text {MAX }}$ <br> (V) |  | Comments | Device Number |  | Page <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Sink* (Common Anode) | Source (Common Cathode) |  |  |  |  |  |  |
|  |  |  | Input | Supply |  | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| 4 |  | 30 | 10 | 10 | Programmable constant current | DS75493 | DS55493 | 5-109 |
| 4 | 50 | 50 | 15 | 10 |  | DS75491 |  | 5-106 |
| 5 | 50 | 50 | 15 | 10 |  | DS8861 |  | 5-136 |
| 6 | 32 |  | 5.5 | 7 | Programmable output, active high latch | DS8859A |  | 5-133 |
| 6 | 32 |  | 5.7 | 7 | Programmable output, active low latch | DS8869A |  | 5-133 |
| 8 |  | 18 | 10 | 7 | Constant current output | DS8867 | - | 5-139 |
| 8 |  | 50 | 36 | 36 |  | DS8654 | . | 5-113 |
| 14 | 25 |  | 6.6 | 7 | BCD input, dual-display driver | DS8669 |  | 5-123 |

* Digit drivers with output sink capability may be used to drive segments of "common anode" displays

LED DISPLAY DIGIT DRIVERS

| Drivers/ Package | $\begin{gathered} \hline \text { IO/Digit } \\ \text { (mA) } \end{gathered}$ |  | $\mathrm{V}_{\text {MAX }}$ (V) |  | Comments | Device Number |  | $\begin{aligned} & \text { Page } \\ & \text { No. } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Sink (Common Cathode) | Source (Common Anode) | Input | Supply |  | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| 4 |  | 50 | 10 | 10 |  | DS75491 |  | 5-106 |
| 6 | 50 |  | 10 | 10 | DS75492 pinout, 4.5V to 9 V systems | DS8877 |  | 5-147 |
| 6 | 150 |  | 10 | 10 | Enable control | DS75494 | DS55494 | 5-111 |
| 6 | 250 |  | 10 | 10 |  | DS75492 |  | 5-106 |
| 6 | 350 | - | 10 | 10 | DS75492 pinout, Darlington output | DS8870 |  | 5.141 |
| 8 | 40 |  | 11 | 11 |  | DS8871 |  | 5.143 |
| 8 | 350 |  | 25 | 25 | Open-collector saturating outputs | DS8692 |  | 5-126 |
| 8 | 500 |  | 15 | 10 |  | DS8863 |  | 5-136 |
|  | 500 |  | 23 | 18 |  | DS8963 |  | 5-136 |
|  |  | 50. | 36 | 36 |  | DS8654 |  | 5-113 |
| 9 | 40 |  | 11 | 11 |  | DS8872 |  | 5-143 |
|  | 40 |  | 11 | 11 | Low battery indicator | DS8873 | . | 5-143 |
|  | 50 |  | 10 | 10 | Serial shift register input | DS8874 |  | 5-145 |
|  | 100 |  | 10 | 10 | 3-cell operation-low battery indicator | DS8973 |  | 5-166 |
|  | 100 |  | 10 | 10 | No low battery indicator | DS8975 |  | 5-166 |
| 10 | 400 |  | 9.5 | 45 | Serial input | DS3654 |  | 3-29 |
| 14 | 80 |  | 10 | 10 | On-board osc., 4 line code input, low battery indicator | DS8664 |  | 5-117 |
|  | 80 | 13 | 10 | 10 | 6 sink, 8 source outputs | DS8666 |  | 5-120 |

## GAS DISCHARGE DISPLAY DRIVERS

| Device <br> Type | Drivers/ <br> Package | Comments | Device Number |  | Page <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Cathode drivers | 7 | $B C D$ to 7-segment | DS8880 | DS7880 | 5-149 |
|  | 7 | BCD to 7-segment with comma and DP | DS8884A |  | 5-156 |
|  | 7 | MOS to high voltage cathode buffer | DS8885 |  | 5-158 |
|  | 8 | Active high inputs | DS8889 | DS7889 | 5-160 |
| Anode drivers | 6 | Active low inputs | DS8891A |  | 5-164 |
|  | 8 | Active high inputs | DS8887 i |  | 5-160 |
|  | 8 | Active low inputs | DS8897A | DS7897A | 5-160 |

## VACUUM FLUORESCENT DISPLAY DRIVERS

| Device Type | Drivers/ <br> Package | Comments | Device Number |  | Page <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Ground driver (segments) | 8 | 7-segment plus DP | DS8654 |  | 5-113 |
| Anode driver | 8 |  | DS8654 |  | 5-113 |
| (digit) | 16 | 4 line BCD input | DS8881 |  | 5-152 |

## PRINTER DRIVERS

| Device <br> Type | Drivers/ <br> Package | Description | Device Number |  | Page <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Mechanical printer |  | Relay driver | DS3680 |  | 3-44 |
|  |  | 10 hammer serial input driver | DS3654 |  | 3-29 |
|  |  | Seiko model 310 print head, | DS8692, |  | 5-126 |
|  |  | interface set | DS8693, |  | 5-126 |
|  |  |  | DS8694 |  | 5-126 |
| Thermal |  | 8-digit driver | DS8654 |  | $5 \cdot 113$ |
| printer |  | Diode matrix | DS8656 |  | 5-113 |

# DP8350 Series CRT Controllers 

## General Description

The DP8350 Series of CRT Controllers are single-chip bipolar ( $1^{2}$ L technology) circuits in a 40-pin package. They are designed to be dedicated CRT display refresh circuits. Three standard products are available, designated DP8350, DP8352, DP8353. Custom devices, however, are available in a broad range of mask programmable options.
The CRT Controller (CRTC) provides an internal dot rate crystal controlled oscillator for ease of system design. For systems where a dot rate clock is already provided, an external clock may be inputted to the CRTC. In either case system synchronization is made possible with the use of the buffered Dot Rate Clock Output.
The DP8350 Series has 11 character generation related timing outputs. These outputs are compatible for systems with or without line buffers, using character ROMs, or DM86S64-type latch/ROM/shift register circuits.
12 bits (4k) of bidirectional TRI-STATE ${ }^{\oplus}$ character memory addresses are provided by the CRTC for direct interface to character memory.
Three on-chip registers provide for external loading of the row starting address, cursor address, and top-of-page address.
A complete set of video outputs is available including cursor enable, vertical blanking, horizontal sync, and vertical sync.
The DP8350 Series CRTC provides for a wide range of programmablility using internal mask programmable ROMs:

TRI-STATE is a registered trademark of National Semiconductor Corp.

- Character Field (both number of dots/character and number of scan lines/character)
- Characters per Row
- Character Rows per Video Frame
- Format of Video Outputs

The CRTC also provides system sync and program inputs including Refresh Control, Reset, and Address Mode.

## Features

- Internal crystal controlled dot rate oscillator
- External dot rate clock input
- Buffered dot rate clock output
- Timing pulses for character generation
- Character memory address outputs (12 bits)
- Internal cursor address register
- Internal row starting address register
- Internal top-of-page address register (for scrolling)
- Programmable horizontal and vertical sync outputs
- Programmable cursor enable output
- Programmable vertical blanking output
- 2 programmable refresh rates, pin selectable
- Programmable characters/row (128 max.)
- Progammable character field size (up to 16 dots $\times 16$ scan line field size)
- Programmable scan lines/frame (512 max.)
- Programmable character rows/frame
- Single +5 V power supply
- Inputs and outputs TTL compatible
- Direct interface with DM86S64 character generator
- Ease of system design/application


## Connection Diagram



Order Number DP8350N, DP8352N or DP8353N
See NS Package N40A

## Block Diagram



## The Video Display

Discussion of the CRT Controller necessitates an understanding of the video display as presented by a raster scan monitor. The resolution of the data displayed on the monitor screen is a function of the dot size. As shown in Figure 1, the dot size is determined by the frequency of the system dot clock. The visible size of the dot can be modified to less than $100 \%$ by external gating of the serial video data. The CRT Controller organizes the dots
into cell groupings that define video rows. These cells are accessed by a specific horizontal address output ( 4096 maximum) and are resolved by a row scan-linecounter output ( 16 maximum) as shown in Figure 2. The relation of the video portion of a frame to the horizontal blanking and vertical blanking intervals is shown in Figure 3 in a two-dimensional format.


Figure 1. Dot Definition


Figure 2. Character Cell Definition (Example Shown is a $\mathbf{7 \times 1 0}$ Character Cell)

Figure 3. Frame Format Definition

## Character Generation/Timing Outputs

The CRT controller provides 11 interface timing outputs for line buffers, character generator ROMs, DM86S64type latch/ROM/shift register combination character generators, and system status timing. All outputs are buffered to provide TTL compatible direct interface to popular system circuits such as:

- DM86S64 Series Character Generators
- MM52116 Series Character ROMs
- DM74166 Dot Shift Register
- MM5034, MM5035 Octal 80-Bit Shift Registers (Line Buffers)

Dot Rate Clock: This output is provided for use in system synchronization and interface to the dot shift register used in character generation. This output is non-inverting with respect to an external clock applied to the X1 oscillator input (see Figure 6). The dot rate clock output exhibits a $50 \%$ duty cycle. All CRTC output logic transitions are synchronous with the rising edge of the Dot Rate Clock output.

Latch Character Generator Address (Character Rate Clock): This output provides an active clock pulse at character rate frequency which is active at all times. The rising edge of this pulse is synchronous with the beginning of each character cell. This output is intended for direct interface to character/video generation data latch registers.

Line Rate Clock: This output provides an active clock pulse at scan-line rate frequency (horizontal frequency), which is active at all times. The falling edge of this pulse is synchronous with the beginning of horizontal blanking. This output is intended for direct interface to character generation scan line counters.
Load Video Shift Register: This output provides a character rate signal intended for direct interface to the video dot shift register used in character generation. Active low pulses are outputted only during video time. As a result of the inactive time, horizontal and vertical video blanking can be derived from this output signal.

Clear Line Counter: This output signal is active only during the first scan line of all rows. It exhibits an active low pulse identical and synchronous to the Line Rate Clock and is provided for direct interface to character generation scan line counters.
Line Counter Outputs ( $\mathrm{LC}_{0}$ to $\mathrm{LC}_{3}$ ): These outputs clock at line rate frequency, synchronous with the falling edge of the line rate clock, and provide a consecutive binary count for each scan line within a row. These outputs are provided for system designs that require decoded information indicating the present scan line position within a row. These outputs are always active, however, the next to the last row during vertical blanking will exhibit an invalid line count as a function of internal frame synchronization.

Line Buffer Clock: This output directly interfaces to data shift registers when they are incorporated as line buffers in a system design (see Figure 16). This signal is active at character rate frequency and is intended for shift registers that shift on a falling edge clock. This output is inactive during all horizontal blanking intervals yielding the number of active clocks per scan line equal to the number
of video characters per row. For custom requirements, the duty cycle of this output is mask programmable.
Line Buffer Recirculate Enable: This output is provided to control the input loading mode of the data shift register (line buffer) when used in a system design. The format of this output is intended for shift registers that load external data into the input with the mode control in the low state, and load output data into the input (recirculate) with the mode control in the high state. This output will transition to the low state, synchronous with the line rate clock falling edge, for one complete scan line of each row. The position of this scan line will either be the first scan line of the addressed row, or the last scan line of the previous row depending upon the logic level of the address mode input (pin 11), tabulated in Table 3.

## Memory Address Outputs/lnputs and Registers

Address Outputs $\left(\mathrm{A}_{0}-\mathrm{A}_{11}\right)$ : These 12 address bits ( 4 k ) are bi-directional TRI-STATE ${ }^{\oplus}$ outputs that directly interface to the system RAM memory address bus.

In the output mode (enabled), these outputs will exhibit a specific 12 -bit address for each video character cell to be displayed on the CRT screen. This 12 -bit address increments sequentially at character rate frequency and is valid at the address bus 2 character times prior to the addressed character appearing as video on the CRT screen. This pipelining by 2 characters is provided to allow sufficient time for first, accessing the RAM memory, and second, accessing the character generation memory with the RAM memory data. Since a character cell is comprised of several scan lines of the CRT beam, the sequential address output string for a given video row is identically repeated for each scan line within the row. The starting address for each video scan line is stored within an internal 12-bit register called the Row Start Register. At the beginning of each video scan line, the internal address counter logic is preset with the contents of the Row Start Register (see Figure 4). To accomplish row by row sequential addressing, internal logic updates the Row Start Register at the beginning of the first scan line of a video row with the last address +1 of the last scan line of the previous video row. Since the number of address locations on the video screen display is typically much less than the 4 k dimension of the 12 -bit address bus, an internal 12 -bit register called the Top Of Page Register, contains the starting address of the first video row. Internal logic loads the contents of this top of page register into the Row Start Register at the beginning of the first scan line of the first video row. The Top Of Page Register is loaded with address zero whenever the Reset input is pulsed to the logic " 0 " state.

In the input mode (disabled), external addresses can be loaded into the internal 12 -bit registers by external control of the register select $A$, register select $B$, and register load inputs (see Table 1). As a result of specific external loading of the contents of the Row Start Register, Top Of Page Register, and the Cursor Register, row by row page scrolling, non-sequential row control, and cursor location control, can easily be accomplished.

During the non-video intervals, the address output operation is modified. During all horizontal blanking intervals, the incrementing of the address counter is inhibited and the address count is held constant at the last video address +1 . For example, if a video row has an 80 character cell format and addressing for the video portion of a given scan line starts at address 1 , the address counter will increment up through address 81. Address 81 is held constant during the horizontal blanking interval until 3 character times before the next video scan line. At this point, the address counter is internally loaded with the contents of the Row Start Register which may contain address 1 or 81 as a function of internal control, or a new address that was loaded from the external bus. During vertical blanking, however, this loading of the internal address counter with the contents of the Row Start Register is inhibited providing scan line by scan line sequential address incrementing. This allows minimum access time to the CRTC when the address counter outputs are being used for dynamic RAM refresh.

RAM Address Enable Input: At all times the status of the bi-directional address outputs is controlled externally by the logic level of the enable input. A 'low' logic level at this input places the address outputs in the TRISTATE $^{\circledR}$ (disabled) input mode. A 'high' logic level at this input places the address outputs in the active (enabled) output mode.

Register Load/Select Inputs: When the Register Load input is pulsed to the logic 'low' state, the Top Of Page, Row Start, or Cursor Register will be loaded with a 12 -bit address which originates from either the internal address counter or the external address bus (refer to discussion on register loading constraints). The destination register is selected prior to the load pulse by setting the register select inputs to the appropriate state as defined in Table 1.

Table 1. Register Load Truth Table

| Register <br> Select A <br> (Pin 39) Register <br> Select B <br> (Pin 1) Register <br> Load Input <br> (Pin 38) Register Loading <br> Destination <br> 0 0 0 No Select <br> 0 1 0 Top-of-Page <br> 1 0 0 Row-Start* <br> 1 1 0 Cursor <br> X X 1 No Load <br>     <br> *During the vertical blanking interval, a load to this regis-    <br> ter is internally routed to the Top-Of-Page register.    |
| :--- |

Internal Registers and Loading Constraints: There are 3 internal 12 -bit registers that facilitate video screen management with respect to row-by-row page scrolling, non-sequential row control and cursor location. These registers can be loaded with addresses from the external address bus while the address outputs are disabled (RAM address enable inut in the low state), by controlling the register select and load inputs within the constraints of each register.

The Row-Start Register (RSR) holds the starting address for each scan line of the video portion of a frame. The video addressing format is completely determined by the contents of this register. With no external loading, the RSR is automatically loaded by internal control such that row-by-row sequential addressing is achieved. Referring to Figure 4, the RSR is loaded automatically once for each video row during the first addressed scan line. The source of the loaded address is internally controlled such that the RSR load for the first video row comes from the Top-Of-Page Register. The RSR load for all subsequent video rows comes from the address counter which holds the last displayed address +1 . If non-sequential row formatting is desired, the RSR can be loaded externally with a 12-bit address. However, this external load must be made prior to the internal automatic load. Generally speaking, the external load to the RSR should be made during the video domain of the last addressed scan line of the previous row. Figure 4 indicates the internal automatic loading intervals which must be avoided, if the load must be made during the horizontal blanking interval. Once an external address has been loaded to the RSR, the next occurring internal automatic RSR load will be inhibited by internal detection logic. If an external load is made to the RSR during the vertical blanking interval, the 12 -bit address is loaded into the Top-OfPage Register instead of the RSR as a result of internal control. This internal function is performed due to the fact that the address loaded into the RSR for the first video row can only come from the Top-Of-Page Register.

The Top-Of-Page register (TOPR) holds the address of the first character of the first video row. As a function of internal control the contents of this register are loaded into the RSR at the beginning of the first addressed scan line of the first video row (see Figure 4). This loading operation is strictly a function of internal control and cannot be overridden by an external load to the RSR. For this reason, any external load to the RSR during the vertical blanking interval is interpreted internally as a TOPR load. When the Reset input is pulsed to the logic " 0 " state, the TOPR register is loaded with address zero by internal control. This yields a video page display with the first row of sequential addressing beginning at zero. Page scrolling can be accomplished by externally loading a new address into the TOPR. This loading operation can be performed at any time during the frame prior to the interval where the TOPR is loaded automatically into the RSR (see Figure 4). Once the TOPR has been loaded, it does not have to be accessed again until the contents are to be modified.

The Cursor Register (CR) holds the present address of the cursor location. A true comparison of the address counter outputs and the contents of the CR results in a Cursor Enable output signal delayed by two character times. When the Reset input is pulsed to the logic " 0 " state, the contents of the CR are set to address zero by internal control. Modifying the contents of the CR is accomplished by external loading at any time during this frame. Typically, loading is performed only during intervals when the address outputs are not actively controlling the video display. Once the CR has been loaded, it does not have to be accessed again until the contents are to be modified.

First Addressed Scan Line of a Video Row


2nd Through Last Addressed Scan Lines of a Video Row


Note 1: Dimensions are in character time intervals.
Note 2: " $A$ " denotes the interval that the address counter is preset with the contents of the Row Start Register.
Note 3: "RSR" denotes the interval that the Row Start Register is internally loaded with either the contents of the Top-Of-Page Register (1st video row) or the last video address +1 from the address counter.

Figure 4. Automatic Internal Loading Intervals

## Video-Related Outputs

Horizontal Sync: This output provides the necessary scan line rate sync signal for direct interface to either three-terminal or composite sync monitors. The pulse width, position, and logic polarity are mask programmable, in character time increments, for custom requirements. This output may also be mask programmed to have RS-170 compatible serration pulses during the vertical sync interval (refer to DP8352 format and Figure 15).
Vertical Sync: This output provides the necessary frame rate sync signal for direct interface to either three-terminal or composite sync monitors. The pulse width, position, and logic polarity are mask programmable, in scan line increments, for custom requirements.

Cursor Enable: This output provides a signal that is intended to be combined with the video signal to display a cursor attribute which serves as a visual pointer for video RAM location. Internally, the 12 -bit address count is continuously being compared with the 12 -bit address stored in the Cursor Register. When a true compare is detected, an active high level signal will be present at the Cursor Enable output, delayed by 2 character times after the corresponding address bus output. The signal
is delayed by 2 character times so that it will be coincident with the video information resulting from the corresponding address. Mask programmability allows the cursor enable output signal to be formatted such that a signal will be outputted for all addressed scan lines of a video character cell or any single scan line of that cell. The cursor enable output signal is inhibited during the horizontal and vertical blanking intervals so that video blanking is maintained. When the addressing is advanced by setting the address mode input (pin 11) in the logic " 0 " state, the cursor enable signal will also be shifted with respect to the scan line count. Specifically, for a character cell with the cursor output active on all addressed scan lines of the cell, the first scan line of the cursor signal will occur at the last scan line count of the previous video row, and the last scan line count of the addressed character cell will have no cursor output signal. This mode of operation gives rise to a unique situation for the first video row where the first addressed scan line of a character cell has no cursor output signal since its advanced scan line position is inhibited by the vertical blanking interval.

## CRT System Control Functions

Refresh Control Input: This input provides a logic level selectable CRT system refresh rate. Typically, this input will select either a 60 Hz or 50 Hz refresh rate to provide geographical marketing flexibility. However, mask programmability provides the capability of a wide range of frequencies for custom requirements. For definition of the input logic truth table and the refresh rate format, refer to Table 2 and the standard device type format tables.

Table 2. Refresh Rate Select Truth Table

| Refresh Control | Frame Refresh Rate |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| (Pin 3) <br> Logic Level | Symbol | DP8350 | DP8352 | DP8353 |
| 1 | $f 1$ | 60 Hz | 60 Hz | 60 Hz |
| 0 | $f 0$ | 50 Hz | 50 Hz | 50 Hz |

Vertical Blanking Output: This output provides a signal that transitions at the end of the last video scan line of the last video row and indicates the beginning of the vertical blanking interval. This signal transitions back to the inactive state during the row of scan lines just prior to the first video row. The transition position within this last row of vertical blanking, as well as the active logic polarity, is a function of the particular device format (item 21 of the format tables) or is mask programmable for custom requirements.

Address Mode: When a system utilizes a line buffer shift register, the first scan line of addressing for a row is used to load the shift register. As a result of this loading operation, addressing for a particular row will not begin accessing the video RAM until the second scan line of addressing for the row. It also follows that the first scan line of a row can only exhibit addressed data for the previous video row that is in the shift register. This offset in addressing becomes a problem for character generation designs that output video on the first scan line of a row (with respect to the line counter outputs). The result is invalid data being displayed for the first scan line. One solution would be to utilize a character generation design that began outputting video on the second scan line of a row. However, since most single chip character generators begin video on the first scan line, the DP8350 series CRT controller provides a pin selectable advanced addressing mode which will compensate for addressing shifts resulting from shift register loading. Referring to Table 3, a high logic level at this input will cause addressing to be coincident with the scan line counter positions of a row, and a low logic level at this input will cause addressing to start on the last scan line counter position of the previous row. This shifted alignment of the addressing, with respect to the designated scan lines of a row, is diagrammed in Figure 5. Characteristically, it follows that, when addressing is advanced by one scan line, the Line Buffer Recirculate Enable output and the Cursor Enable output are also advanced by one scan line. This advanced position of the Cursor Enable output may deserve special consideration depending upon the system design.

Table 3. Address Mode Truth Table

| Address Mode <br> Input (Pin 11) <br> (Logic Level) | New Row Addressing At Address <br> Outputs and Line Buffer Recirculate <br> Enable Logic Low Level <br> (Scan Line Position) |
| :---: | :---: |
| 0 | Last scan line of previous row |
| 1 | First scan line of row. |

Full/Half Row Control: This control input is provided for applications that require the option of half-page addressing. As an example, if the normal video page format is 80 characters/row by 24 rows, setting this input to the logic " 0 " state will cause the video format to become evenly spaced at 80 characters/row by 12 rows. Specifically, when this input is in the logic " 0 " state, row addressing is repeated for every other row. This yields successive groups of two rows of identical addressing. The second row of addressing, however, has the Load Video Shift Register output and the Cursor Enable output internally inhibited to provide the necessary video blanking. Setting this input to the logic " 1 " state yields normal frame addressing.
External Character/Line Rate Clock: This input is intended to aid testing of the CRTC and is not meant to be used as an active input in a CRT system. When this input is left open, it is guaranteed not to interfere with normal operation.

Reset Input: This input is provided for power-up synchronization. When brought to the logic " 0 " state, device operation is halted. Internal logic is set at the beginning of vertical blanking, and the Top-Of-Page Register and the Cursor Register are loaded with address zero. When this input-returns to the logic " 1 " state, device operation resumes at the vertical blanking interval followed by video addressing which begins at zero. This input has hysteresis and may be connected through a resistor to $\mathrm{V}_{\mathrm{CC}}$ and through a capacitor to ground to accomplish a power-up Reset. The logic " 0 " state should be maintained for a minimum of 250 ns .


Figure 5. Address Mode Functionality

Crystal Inputs X1 and X2: The "Pierce"'-type oscillator is controlled by an external crystal providing parallel resonant operation. Connection of external bias components is made to pin 22 (X1) and pin 21 (X2) as shown in Figure 6. It is important that the crystal be mounted in close proximity to the X1 and X2 pins to ensure that printed circuit trace lengths are kept to an absolute minimum. Typical specifications for the crystal are shown in Table 4 for each of the standard products, DP8350, DP8352, and DP8353. When customer mask options require higher frequencies, it may be necessary to change the crystal specifications and biasing components. If the CRTC is to be clocked by an external system dot clock, pin 22 (X1) should be driven directly by Schottky family logic while pin 21 ( X 2 ) is left open. The typical threshold for pin 22 ( X 1 ) is $\mathrm{V}_{\mathrm{CC}} / 2$.

Table 4. Typical Crystal Specifications

| Parameter | Specification |  |  |
| :--- | :---: | :---: | :---: |
|  | DP8350 | DP8352 | DP8353 |
| Type | At-Cut |  |  |
| Frequency | 10.92 MHz | 7.02 MHz | 17.6256 MHz |
| Tolerance | $0.005 \%$ at $25^{\circ} \mathrm{C}$ |  |  |
| Stability | $0.01 \%$ from $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |  |
| Resonance | Fundamental, Parallel |  |  |
| Maximum Series <br> Resistance | $50 \Omega$ |  |  |
| Load <br> Capacitance | 20 pF |  |  |



Figure 6. Dot Clock Oscillator Configuration with Typical External Bias Circuitry Shown

Custom Order Mask Programmability: The DP8350 Series CRT controller is available in three standard options designated DP8350, DP8352, and DP8353. The functional format of these devices was selected to meet the typical needs of CRT terminal designs. In order to accommodate specific customer formats, the DP8350 series CRT controller is mask programmable with a diverse range of options available. The items listed in the program table worksheet indicate the available options, while Table 5 tabulates the programming constraints.

Table 5. Mask Programming Limitations

| Desig- <br> nation | Parameter | Min. <br> Value | Max. <br> Value |
| :---: | :--- | :---: | :---: |
| $\mathrm{f}_{\text {DOT }}$ | Dot Rate Frequency | DC | 30 MHz |
| $\mathrm{f}_{\text {CHAR }}$ | Character Rate Frequency | DC | 2.5 MHz |
| - | Line Buffer Clock Logic "0" <br> Width (Item 20 $\times$ Item 24) | 200 ns |  |
| Item 3 | Dots per Character Field <br> Width | 4 | 16 |
| Item 4 | Scan Lines per Character <br> Field | 2 | 16 |
| Item 12 | Scan Lines per Frame <br> Item 14 | Character Times Video <br> per Row | 5 |
| Blanking | 6 | 122 |  |
| Item 11 | Scan Lines per Vertical <br> Blanking | (Item 4) <br> +2 |  |
| If the cursor enable output, Item 22, is active on only one <br> line of a character row, then Item 21 value must be either <br> "1" or "0" or equivalent to the line selected for the <br> cursor enable output. |  |  |  |

## DP8350 Series Custom Order Format Table

This table is provided as a worksheet to aid in determining the programmed configuration for custom mask options. Refer to Table 5 for a list of programming limitations.

| Item No. | Parameter |  | Value |  |
| :---: | :---: | :---: | :---: | :---: |
| 1 | Character Font Size (Reference Only) | Dots per Character (Width) |  |  |
| 2 |  | Scan Lines per Character (Height) |  |  |
| 34 | Character Field Block Size | Dots per Character (Width) |  |  |
|  |  | Scan Line per Character (Height) |  |  |
| 5 | Number of Video Characters per Row |  |  |  |
| 6 | Number of Video Character Rows per Frame |  |  |  |
| 7 | Number of Video Scan Lines (Item $4 \times$ Item 6) |  |  |  |
| 8 | Frame Refresh Rate (Hz) (two pin selectable frequencies allowed) (Item $13 \div$ Item 12) |  | $\mathrm{f} 1=$ | $\mathrm{f} 0=$ |
| 9 | Delay after Vertical Blank start to start of Vertical Sync (Number of Scan Lines) |  |  |  |
| 10 | Vertical Sync Width (Number of Scan Lines) |  |  |  |
| 11 | Interval between Vertical Blank start and start of Video (Number of Scan Lines of Video Blanking) |  |  |  |
| 12 | Total Scan Lines per Frame (Item $7+$ Item 11) |  |  |  |
| 13 | Horizontal Scan Frequency (Line Rate) (kHz) (Item $8 \times$ Item 12) |  |  |  |
| 14 | Number of Character Times per Scan Line |  |  |  |
| 15 | Character Clock Rate (MHz) (Item $13 \times$ Item 14) |  |  |  |
| 16 | Character Time (ns) (1 $\div$ Item 15) |  |  |  |
| 17 | Delay after Horizontal Blank start to Horizontal Sync start (Character Times) |  |  |  |
| 18 | Horizontal Sync Width (Character Times) |  |  |  |
| 19 | Dot Frequency (MHz) (Item $3 \times$ Item 15) |  |  |  |
| 20 | Dot Time (ns) ( $1 \div$ Item 19) |  |  |  |
| 21 | Vertical Blanking Output Stop before start of Video (Number of Scan Lines) (Range $=$ Item 4-1 line to 0 lines) |  |  |  |
| 22 | Cursor Enable on all Scan Lines of a Row? (Yes or No) If not, which Line? |  |  |  |
| 23. | Does the Horizontal Sync Pulse have Serrations during Vertical Sync? (Yes or No) |  |  |  |
| 24 | Width of Line Buffer Clock logic " 0 " state within a Character Time (Number of Dot Time increments) (Typically $1 / 2$ Item 3 rounded up) |  |  |  |
| 25 | Serration Pulse Width, if used (Character Times) (See Figure 13) |  |  |  |
| 26 | Horizontal Sync Pulse Active state logic level (1 or 0) |  |  |  |
| 27 | Vertical Sync Pulse Active state logic level (1 or 0) |  |  |  |
| 28 | Vertical Blanking Pulse Active state logic level (1 or 0) |  |  |  |
| Video Monitor: Manufacturer and Model No. (For Engineering Reference) |  |  |  |  |


| Supply Voltage, VCC | 7.0 V |
| :--- | ---: |
| Input Voltage | 5.5 V |
| Output Voltage | 5.5 V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |

Electrical Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ (Notes 2, 3, and 5)

| Parameter |  | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic" "1" Input Voltage <br> All Inputs Except X1, X2 RESET RESET |  | $\begin{aligned} & 2.0 \\ & 2.6 \end{aligned}$ |  |  | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| $V_{\text {IL }}$ | Logic " 0 " Input Voltage All Inputs Except X1, X2 |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{HYS}}$ | $\overline{\text { RESET Input Hysteresis }}$ |  |  | 0.4 |  | V |
| $\mathrm{V}_{\text {clamp }}$ | Input Clamp Voltage <br> All Inputs Except X1, X2 | $\mathrm{l}_{\mathrm{IN}}=-12 \mathrm{~mA}$ |  | -0.8 | -1.2 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Logic "1" Input Current $A_{0}-A_{11}$ | $\begin{aligned} & \text { Enable Input }=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=5.25 \mathrm{~V} \end{aligned}$ | . | 10 | 100 | $\mu \mathrm{A}$ |
|  | All Other Inputs Except X1, X2 | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=5.25 \mathrm{~V}$ |  | 2.0 | 20 | $\mu \mathrm{A}$ |
| IIL | Logic "0" Input Current $A_{0}-A_{11}$ | $\begin{aligned} & \text { Enable Input }=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.5 \mathrm{~V} \end{aligned}$ |  | -20 | -100 | $\mu \mathrm{A}$ |
|  | All Other Inputs Except X1, X2 | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.5 \mathrm{~V}$ |  | -20 | -100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Logic "1" Output Voltage | $\mathrm{IOH}=-100 \mu \mathrm{~A}$ | 3.2 | 4.1 |  | V |
|  |  | $\mathrm{l}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | 2.5 | 3.3 |  | V |
| V OL | Logic "0" Output Voltage | $\mathrm{IOL}=5 \mathrm{~mA}$ |  | 0.35 | 0.5 | V |
| los | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ (Note 4) | 10 | 40 | 100 | mA |
| Icc | Power Supply Current (Note 10) | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ |  | 220 | 300 | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified, min./max. limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range and the 4.75 V to 5.25 V power supply range. All typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and are intended for reference only.
Note 3: All currents into device pins are shown as positive; all currents out of device pins are shown as negative; all voltages are referenced to ground, unless otherwise specified. All values shown as max. or min. are so classified on absolute value basis.
Note 4: Only one output at a time should be shorted.
Note 5: Electrical specifications do not apply to pin 17, external char/line clock, as this pin is used for production testing only.
Note 6: Functional operation of device is not guaranteed when operated beyond specified operating condition limits.
Switching Characteristics $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Note 7)

|  | Parameter | Load <br> Circuit | Notes | Min. | Typ. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Symmetry | Dot Rate Clock Output High <br> Symmetry With Crystal Control | 1 |  | $50 \%-4$ | $50 \%-2$ | $50 \%+1$ | ns |
| $\mathrm{t}_{\text {pd1 }}$ | XI Input to Dot Rate Clock <br> Output Positive Edge | 1 |  |  | 17 | 22 | ns |
| $t_{\text {pd0 }}$ | XI Input to Dot Rate Clock <br> Output Negative Edge | 1 |  |  | 21 | 26 | ns |
| $t_{\text {D1 }}$ | Dot Clock to Load Video Shift <br> Register Negative Edge | 1 |  |  | 6.0 | 10 | ns |
| $t_{D 2}$ | Dot Clock to Load Video Shift <br> Register Positive Edge | 1 |  |  | 11 | 15 | ns |
| $t_{D 3}$ | Dot Clock to Latch Character <br> Generator Positive Edge | 1 |  |  | 8.0 | 13 | ns |
| $t_{D 4}$ | Dot Clock to Latch Character <br> Generator Negative Edge | 1 |  |  | 6.0 | 10 | ns |

Switching Characteristics (Cont'd.) $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Note 7)

|  | Parameter | Load Circuit | Notes | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{D 2}-t_{D 3}$ | Latch Character Generator Positive Edge to Load Video Shift Register Positive Edge | 1 |  | 0 | 3.0 |  | ns |
| $t_{\text {D } 5}$ | Dot Clock to Line Buffer Clock Negative Edge | 1 |  | - | 23 | 35 | ns |
| $\mathrm{t}_{\mathrm{PW} 1}$ | Line Buffer Clock Pulse Width | 1 | 8,9 | N(DT) | N(DT)+8 | $N(D T)+12$ | ns |
| $t_{\text {D6 }}$ | Dot Clock to Cursor Enable Output Transition | 1 |  |  | 24 | 36 | ns |
| $t_{D 7}$ | Dot Clock to Valid Address Output | 1 |  |  | 15 | 25 | ns |
| $\mathrm{t}_{\mathrm{D} 8_{0}}$ | Latch Character Generator to Line Rate Clock Neg. Transition | 1 | 8,10 |  | $425+$ DT | $500+$ DT | ns |
| $\mathrm{t}_{\mathrm{D} 81}$ | Latch Character Generator to Line Rate Clock Pos. Transition | 1 | 8,10 |  | $300+$ DT | $400+$ DT | ns |
| ${ }^{\text {t }}{ }{ }_{0}$ | Latch Character Generator to Clear Line Counter Neg. Transition | 1 | 8,10 |  | 525 + DT | $700+$ DT | ns |
| $t_{\text {D9 }}{ }_{1}$ | Latch Character Generator to Clear Line Counter Pos. Transition | 1 | 8,10 |  | $290+$ DT | $400+$ DT | ns |
| $t_{\text {d8 }}{ }^{-t_{D 9}}$ | Clear Line Counter Pos. Transition to Line Rate Clock Pos. Transition | 1 | 10 |  | 10 | 60 | ns |
| $\mathrm{t}_{\text {D10 }}$ | Line Rate Clock to Line Counter Output Transition | 1 |  |  | 60 | 120 | ns |
| $t_{\text {D11 }}$ | Line Rate Clock to Line Buffer Recirculate Enable Transition | 1 |  |  | 195 | 300 | ns |
| $t_{\text {D12 }}$ | Line Rate Clock to Vertical Blanking Transition | 1 |  |  | 160 | 300. | ns |
| $t_{\text {D13 }}$ | Line Rate Clock to Vertical Sync Transition | 1 |  |  | 220 | 300 | ns |
| $\mathrm{t}_{\text {D14 }}$ | Latch Character Generator to Horizontal Sync Transition | 1 |  |  | 96 | 150 | ns |
| $\mathrm{t}_{\mathrm{s} 1}$ | Register Select Set-up Before Register Load Negative Edge |  |  | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{H} 1}$ | Register Select Hold After Register Load Positive Edge |  |  | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{S} 2}$ | Valid Address Input Set-Up Before Register Load Positive Edge |  |  | 250 |  |  | ns |
| $\mathrm{t}_{\mathrm{H} 2}$ | Valid Address Hold Time After Register Load Positive Edge |  |  | 0 |  |  | ns |
| $\mathrm{t}_{\text {PW2 }}$ | Register Load Required Pulse Width |  |  | 150 | 65 |  | ns |
| $\mathrm{t}_{\mathrm{LZ}}, \mathrm{t}_{\mathrm{HZ}}$ | Delay from Enable Input to Address Output High Impedance State from Logic " 0 " and Logic " 1 " | 2 |  |  | 15 | 30 | ns |
| $\mathrm{t}_{\mathrm{ZL}}, \mathrm{t}_{\mathrm{zH}}$ | Delay from Enable Input to Logic " 0 " and Logic " 1 " from Address Output High Impedance State | 2 |  |  | 17 | 30 | ns |

Note 7: Typical values are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and are meant for reference only.
Note 8: "DT" denotes dot rate clock period time, item 20 from option format table.
Note 9: " N " denotes value of item 24 from option format table.
Note 10: Revised since last issue.

## Switching Load Circuits



Load Circuit 1


Load Circuit 2

Note: $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance. All diodes are 1 N 914 or equivalent.

## Switching Waveforms



Figure 7. Dot Rate Clock Output Waveform Symmetry with Crystal Control


Figure 8. X1 Input to Dot Rate Clock Output Propagation Delay


Note 1: All measurement points are 1.5 V
Figure 9. Dot/Character Rate Timing


Note 1: Actual polarity and position of the horizontal sync start and stop points is a function of the particular device format. Note 2: All measurement points are 1.5V.

Figure 10. Character/Line Rate Timing

Switching Waveforms
(cont'd)


Note 1: All measurement points are 1.5 V .
Note 2: $t_{r}=t_{f} \leqslant 10 \mathrm{~ns}$.
Note 3: Address enable (pin 37) $=0 \mathrm{~V}$.
Figure 11. Register Select and Load Waveforms


Figure 12. Address Output Enable/Disable Waveforms

## Timing Diagrams



Note 1: One full row before start of video the line counter is set to zero state - this provides line counter synchronization in cases where the number of lines in vertical blanking are not even multiples of the number of lines per row.
Note 2: The position of the line buffer recirculate enable logic low level is a function of the logic level of the address mode input (see Table 3).
Note 3: The stop point of the vertical blanking output active signal is a function of device type or custom option, and will always be within one row prior to video.
Note 4: The transition start and stop points of the vertical sync output signal are a function of device type custom option.
Figure 14. Line/Frame Rate Functional Diagram


OUTPUT

$$
\begin{aligned}
\mathrm{P} & =\text { HORIZONTAL SCAN TIME PERIOD (ITEM } 14 \text { FROM PROGRAM TABLE) } \\
\mathrm{H} & =\text { HORIZONTAL SYNC WIDTH (ITEM } 18 \text { FROM PROGRAM TABLE) } \\
\mathrm{S} & =\text { SERRATION PULSE WIDTH (ITEM } 25 \text { FROM PROGRAM TABLE) } \\
\mathrm{T} 1 & =\text { P-H (MAX) } \\
\mathrm{T} 2 & =H-1 \text { CHARACTER TIME (MAX) }
\end{aligned}
$$

Note 1: The vertical sync transition point is always coincident with the beginning of horizontal blanking.
Note 2: T1 and T2 intervals represent the range of alignment offset between the vertical sync pulse and the serration pulse envelope and is a function of the horizontal sync position with respect to the beginning of horizontal blanking.

Figure 15. Serration Pulse Format

Timing Diagrams (cont'd)


Note 1: The horizontal sync output start and stop point positions are a function of device type or custom option.
Note 2: The position of the recirculate enable output logic " 0 " level is dependent on the state of the address mode input. When address mode $=$ " 0 ", recirculate enable occurs on the max. line of a character row (solid line) and the address counter outputs roll over to the new row address at point $A$. When address mode $=$ " 1 ", recirculate enable occurs on the first line of a character row (dashed line) and the address counter outputs roll over to the new row address at point $B$.
Note 3: The address counter outputs clock to the address of the last character of a video row plus 1 . This address is then held during the horizontal blanking interval until video minus three character times. At this point the outputs are modified to the contents of the Row Start Register (RSR).

Figure 13. Character/Line Rate Functional Diagram

## Applications



Figure 16. General System Block Diagram


Figure 17. Dot-By-Dot Graphics Block Diagram

Table 6. Characteristic Format

| Item No. | Parameter |  | Value |  |
| :---: | :---: | :---: | :---: | :---: |
| 1 | Character Font Size (Reference Only) | Dots per Character (Width) |  | 5) |
| 2 |  | Scan Lines per Character (Height) |  | 7) |
| 3 | Character Field Cell Size | Dots per Character (Width) |  | 7 |
| 4 |  | Scan Line per Character (Height) |  | 10 |
| 5 | Number of Video Characters per Row |  |  | 80 |
| 6 | Number of Video Character Rows per Frame |  |  | 24 |
| 7 | Number of Video Scan Lines (Item $4 \times$ Item 6) |  |  | 40 |
| 8 | Frame Refresh Rate (Hz) |  | $\mathrm{f} 1=60$ | $\mathrm{f} 0=50$ |
| 9 | Delay after Vertical Blank start to start of Vertical Sync (Number of Scan Lines) |  | , 4 | 30 |
| 10 | Vertical Sync Width (Number of Scan Lines) |  | 10 | 10 |
| 11 | Interval between Vertical Blank start and start of Video (Number of Scan Lines of Video Blanking) |  | 20 | 72 |
| 12 | Total Scan Lines per Frame (Item 7 + Item 11) |  | 260 | 312 |
| 13 | Horizontal Scan Frequency (Line Rate) (Item $8 \times$ Item 12) |  |  | kHz |
| 14 | - Number of Character Times per Scan Line |  |  | 00 |
| 15 | Character Clock Rate (Item $13 \times$ Item 14) |  |  | MHz |
| 16 | Character Time ( $1 \div$ Item 15 ) |  |  | 1 ns |
| 17 | Delay after Horizontal Blank start to Horizontal Sync start (Character Times) |  |  | 0 |
| 18 | Horizontal Sync Width (Character Times) |  |  | 43 |
| 19 | Dot Frequency (Item $3 \times$ Item 15) |  |  | MHz |
| 20 | Dot Time (1 $\div$ Item 19) |  |  | 6 ns |
| 21 | Vertical Blanking Output Stop before start of Video (Number of Scan Lines) |  |  | 1 |
| 22 | Cursor Enable on all Scan Lines of a Row? (Yes or No) |  |  | es |
| 23 | Does the Horizontal Sync Pulse have Serrations during Vertical Sync? (Yes or No) |  |  | No |
| 24 | Width of Line Buffer Clock logic " 0 " state within a Character Time (Number of Dot Time increments) |  |  | 4 |
| 25 | Serration Pulse Width, if used (Character Times) |  |  | - |
| . 26 | Horizontal Sync Pulse Active state logic level (1 or 0) |  |  | 1 |
| 27 | Vertical Sync Pulse Active state logic level (1 or 0) |  |  | 0 |
| 28 | Vertical Blanking Pulse Active state logic level (1 or 0) |  |  | 1 |

Video Monitor Format: Ball Brothers TV-12, TV-120 or Equivalent.


NOTE: DASHED LINES IN WAVEFORMS DENOTE INACTIVE STATE LOGIC LEVELS.
Figure 18. DP8350 Video Character Signals


Figure 19. DP8350 Scan Line Signals


Figure 20. DP8350 60 Hz Refresh Rate Frame Signals


Figure 21. DP8350 50 Hz Refresh Rate Frame Signals

DP8352 CRT Controller

Table 7. Characteristic Format

| Item No. | Parameter |  | Value |  |
| :---: | :---: | :---: | :---: | :---: |
| 1 | Character Font Size (Reference Only) | Dots per Character (Width) |  | (7) |
| 2 |  | Scan Lines per Character (Height) |  | (9) |
| 3 | Character Field Cell Size | Dots per Character (Width) |  | 9 |
| 4 |  | Scan Line per Character (Height) |  | 12 |
| 5 | Number of Video Characters per Row |  |  | 32 |
| 6 | Number of Video Character Rows per Frame |  |  | 16 |
| 7 | Number of Video Scan Lines (Item $4 \times$ Item 6) |  | 192 |  |
| 8 | Frame Refresh Rate ( Hz ) |  | $\mathrm{f} 1=60$ | $\mathfrak{¢}=50$ |
| 9 | Delay after Vertical Blank start to start of Vertical Sync (Number of Scan Lines) |  | 27 | 53 |
| 10 | Vertical Sync Width (Number of Scan Lines) |  | 3 | 3 |
| 11 | Interval between Vertical Blank start and start of Video (Number of Scan Lines of Video Blanking) |  | 68 | 120 |
| 12 | Total Scan Lines per Frame (Item 7 + Item 11) |  | 260 | 312 |
| 13 | Horizontal Scan Frequency (Line Rate) (Item $8 \times$ Item 12) |  |  | 6 kHz |
| 14 | Number of Character Times per Scan Line |  |  | 50 |
| 15 | Character Clock Rate (Item $13 \times$ Item 14) |  |  | MHz |
| 16 | Character Time ( $1 \div$ Item 15) |  |  | 2 ns |
| 17 | Delay after Horizontal Blank start to Horizontal Sync start (Character Times) |  |  | 6 |
| 18 | Horizontal Sync Width (Character Times) |  |  | 4 |
| 19 | Dot Frequency (Item $3 \times$ Item 15) |  |  | MHz |
| 20 | Dot Time ( $1 \div$ Item 19) |  |  | . ns |
| 21 | Vertical Blanking Output Stop before start of Video (Number of Scan Lines) |  |  | 0 |
| 22 | Cursor Enable on all Scan Lines of a Row? (Yes or No) |  |  | Yes |
| 23 | Does the Horizontal Sync Pulse have Serrations during Vertical Sync? (Yes or No) |  |  | Yes |
| 24 | Width of Line Buffer Clock logic " 0 " state within a Character Time (Number of Dot Time increments) |  |  | 5 |
| 25 | Serration Pulse Width, if used (Character Times) |  |  | 4 |
| 26 | Horizontal Sync Pulse Active state logic level (1 or 0) |  |  | 0 |
| 27 | Vertical Sync Pulse Active state logic level (1 or 0) |  |  | 0 |
| 28 | Vertical Blanking Pulse Active state logic level (1 or 0) |  |  | 1 |

Video Monitor Format: RS-170-Compatible (Standard American TV).


Figure 22. DP8352 Video Character Signals


Figure 23. DP8352 Scan Line Signals


Figure 24. DP8352 60 Hz Refresh Rate Frame Signals


Figure 25. DP8352 $\mathbf{5 0} \mathbf{~ H z}$ Refresh Rate Frame Signals


Figure 26. DP8352 Serration Pulse Format

## DP8353 CRT Controller

Table 8. Characteristic Format

| Item No. | Parameter |  | Value |  |
| :---: | :---: | :---: | :---: | :---: |
| 1 | Character Font Size (Reference Only) | Dots per Character (Width) |  | (7) |
| 2 |  | Scan Lines per Character (Height) |  | (9) |
| 3 | Character Field Cell Size | Dots per Character (Width) |  | 9 |
| 4 |  | Scan Line per Character (Height) |  | 12 |
| 5 | Number of Video Characters per Row |  |  | 80 |
| 6 | Number of Video Character Rows per Frame |  |  | 25 |
| 7 | Number of Video Scan Lines (Item $4 \times$ Item 6) |  |  | 300 |
| 8 | Frame Refresh Rate ( Hz ) |  | $\mathrm{f} 1=60$ | $f 0=50$ |
| 9 | Delay after Vertical Blank start to start of Vertical Sync (Number of Scan Lines) |  | 0 | 32 |
| 10 | Vertical Sync Width (Number of Scan Lines) |  | 3 | 3 |
| 11 | Interval between Vertical Blank start and start of Video (Number of Scan Lines of Video Blanking) |  | 20 | 84 |
| 12 | Total Scan Lines per Frame (Item $7+$ Item 11) |  | 320 | 384 |
| 13 | Horizontal Scan Frequency (Line Rate) (Item $8 \times$ Item 12) |  |  | 20kHz |
| 14 | Number of Character Times per Scan Line |  |  | 102 |
| 15 | Character Clock Rate (Item $13 \times$ Item 14) |  |  | 584 MHz |
| 16 | Character Time ( $1 \div$ Item 15) |  |  | 10.6 ns |
| 17 | Delay after Horizontal Blank start to Horizontal Sync start (Character Times) |  |  | 5 |
| 18 | Horizontal Sync Width (Character Times) |  |  | 9 |
| 19 | Dot Frequency (Item $3 \times$ Item 15) |  |  | 256 MHz |
| 20 | Dot Time ( $1 \div$ Item 19) |  |  | 6.7 ns |
| 21 | Vertical Blanking Output Stop before start of Video (Number of Scan Lines) |  |  | 1 |
| 22 | Cursor Enable on all Scan Lines of a Row? (Yes or No) |  |  | Yes |
| 23 | Does the Horizontal Sync Pulse have Serrations during Vertical Sync? (Yes or No) |  |  | No |
| 24 | Width of Line Buffer Clock logic "0" state within a Character Time (Number of Dot Time increments) |  |  | 5 |
| 25 | Serration Pulse Width, if used (Character Times) |  |  | - |
| 26 | Horizontal Sync Pulse Active state logic level (1 or 0) |  |  | 1 |
| 27 | Vertical Sync Pulse Active state logic level (1 or 0) |  |  | 1 |
| 28 | Vertical Blanking Pulse Active state logic level (1 or 0) |  |  | 1 |

Video Monitor Format: Motorola M3003 or Equivalent.


NOTE: DASHED LINES IN WAVEFORMS DENOTE INACTIVE STATE LOGIC LEVELS.
Figure 27. DP8353 Video Character Signals


Figure 28. DP8353 Scan Line Signals


Figure 29. DP8353 60 Hz Refresh Rate Frame Signals


Figure 30. DP8353 50 Hz Refresh Rate Frame Signals

> A Low Component Count Video Data Terminal Using the DP8350 CRT Controller and the INS8080 CPU

## INTRODUCTION

The DP8350 is an $1^{2} \mathrm{~L}$ - LS technology integrated circuit, designed to provide all control signals for a cathode ray tube (CRT) display system. This application note explains a system using the DP8350 and the INS8080 microprocessor. The design philosophy shows how the DP8350 interfaces to the INS8080, completing the function of a video data terminal with a minimum component count. After reading and understanding this application note the reader will realize the ease and flexibility of designing video terminals with the DP8350*. To thoroughly understand this application note the reader must be familiar with the DP8350 and the INS8080 microprocessor.

The video data terminal described is divided into the following sections, (Figure 1 ).

The DP8350 CRT controller (CRTC).
The $8080 \mu \mathrm{P}$ system which includes ROM, RAM, interrupt instruction port, oscillator, and control support chips.

The character generator.
The communication element.
The keyboard and baud rate select ports.

## THE CRTC

The DP8350 generates all the required control and timing signals for displaying video information on the video monitor. Here is a summary of the controller's functions:

Dot clock, control, and counter outputs for the character generator.

Bidirectional RAM address refresh counter'for refreshing the video RAM and allowing microprocessor loading to the internal DP8350 registers.

Direct drive horizontal and vertical sync signal outputs.

Direct cursor address location output. The cursor is internally delayed or pipelined, allowing for the access time of video RAM and the character generator ROM, (Figure 1).

## THE CPU

The microprocessor provides CRTC, operator, and external machine control for the system. When the CRT controller is not actively refreshing the video RAM, (i.e., during vertical retrace or blank scan lines), the microprocessor is enabled for system housekeeping, (Figure 2). This method of multiplexing the RAM with

National Semiconductor Application Note 199 AI Brilliott
August 1978

the CPU and the CRTC eliminates the need for line buffers.

## THE CHARACTER GENERATOR

The character generator consists of 3 elements: an address latch to hold the input address to the character ROM allowing for the access time of the ROM; the character ROM that stores the ASCII character in a form for parallel to serial conversion by the shift register; the shift register converts the character ROMs parallel output to serial form. The serial output from the shift register is the true video output, modulating the video monitors electron beam which writes characters on the screen. All of the 3 elements of the character generator are combined in the DM8678, (Figure 3). The DP8350 CRTC provides all the control signals for the DM8678.

## THE COMMUNICATION ELEMENT

The INS8250 is the asynchronous communication element (ACE) for the data terminal. The ACE allows the CPU portion of the data terminal communication with peripherals or host computers at the correct baud rate, (Figure 1). The ACE is programmed by the CPU to send and receive serial data at the standard baud rates from 110 to 4800 baud. The ACE, in conjunction with the DS1488 and DS1489 line drivers and receivers, also provides full RS232C synchronous communication if higher baud rates are desired. System communication speed must always be considered to insure the baud rate does not exceed the time required for the CPU to process a data byte. Asynchronous communication at baud rates higher than 4800 are possible by adding a line buffer.

## SYSTEM INITIALIZATION

Application of the terminal's power supply resets the microprocessor, the communication element, and the CRT controller. Resetting the ACE is necessary to clear the interrupt. Resetting the CRTC is not absolutely necessary since the microprocessor loads the cursor and top of page registers in the initialization routine.

Following the reset all interrupts are disabled to avoid unwanted interrupts from the CRTC, ACE, or I/O ports. Refer to the initialization routine in the flowchart.

The stack pointer is loaded to the bottom of scratch pad RAM (3FFFH) for use as the register save pointer, (Figure 4).

The entire RAM is written with ASCII spaces generating a cleared screen. After completion of the screen clear loop the CPU writes 000 H to the cursor and the top of page registers in the DP8350 CRTC. The routine homes the cursor to the upper left corner of the screen. The top of page register was loaded with 000 H , therefore, the video RAM is refreshed by the CRTC from that starting address to the last address on the screen of video RAM (1920 characters).



FIGURE 2. Row Start Interrupting and Multiplexing the INS8080 with the DP8350


FIGURE 3. DM8678 Character Generator Block Diagram

The CPU is ready to perform the communication element (ACE) load routine. First, the baud rate divisor for the ACE must be determined. The baud rate select switch is read providing a code which corresponds to the appropriate 16 -bit divisor for the ACE. This divisor determines the baud rate at which the ACE will communicate. Any additional programming requirements needed for the ACE to communicate with host computer systems could also be done at this time. The software in this system does not contain any additional programming for the ACE. There are many programming modes related to the ACE. Details of these modes are beyond the scope of this application note.

The row start look-up table, (Figure 5), is loaded up by a simple algorithm that loads and adds the data for referencing a row number to that row's starting address. The reference table, (Figure 6), is initialized next by direct loading. This table provides the CPU with top of page, bottom of page, next row load, cursor row, and scratch row numbers for system housekeeping.

Finally, the new row start and vertical interrupt latches are cleared, (Figure 7). The register pointers are loaded and the CPU is forced in a wait loop with interrupts enabled.

## NON-SEQUENTIAL ADDRESSING

The data terminal described here was designed for non-sequential starting row addressing. In many systems sequential row addressing is used. If a character row consists of 10 scan lines the RAM is addressed 10 repetitive times from 000 H through 04 FH , (Figure 2). The next row is refreshed in the same manner from 050 H to 09 FH . The starting row address is sequential $000 \mathrm{H}, 050 \mathrm{H}, 0 \mathrm{AOH}-\mathrm{EBOH}$ for row numbers $\mathrm{OH}, 1 \mathrm{H}$, $2 \mathrm{H},-2 \mathrm{FH}$, respectively. Non-sequential row addressing would be equivalent to $050 \mathrm{H}, 000 \mathrm{H}, \mathrm{OAOH}-\mathrm{EBOH}$ for row numbers $1 \mathrm{H}, 0 \mathrm{H},-2 \mathrm{FH}$, respectively, (Figure 4).

In conjunction with the CPU, non-sequential row addressing is quite easily accomplished with the DP8350 since this is one of the features designed into the part. Accomplishing this task basically requires the following sequence of events. Assume the CRTC has finished writing a video row in the middle of the monitor's screen. This system has a $5 \times 7$ character font in a $7 \times 10$ field, (Figure 2). At the completion of the last video scan line 7 the CRTC line counters continue to count the last 3 lines. Video is not present since the character is only 7 scan lines high. The blank scan lines are 7, 8, and 9 permitting the CRTC address outputs to be TRI-STATED ${ }^{\circledR}$, allowing the CPU to run. When the line counter outputs increment to scan line 8 an interrupt signals the CPU. The interrupt occurring is the new row start interrupt. The interrupt routine fetches the next CRTC row number from the reference table (Figure 6). This number is converted to the new starting row address, explained later, and loaded to the CRTC row start register. The CPU finishes the routine by clearing the interrupt, readying itself for the next new row start interrupt. The entire routine takes 1 scan line of time, approximately $64 \mu \mathrm{~s}$. The CRTC continues to scan the video RAM from that new starting address on for the next 7 repetitive scan lines of the next row. Many advantages become apparent using the nonsequential addressing scheme. Scrolling up or down with the cursor always on the screen may be done
faster and easier from a hardware/software standpoint. Exchanging one row with another row is fast since it is not necessary to rewrite the video RAM. Row swapping is useful for higher end terminals requiring row editing functions.


Page 1

| ROW NUMBER |  | NRS HIGH |  | NRS LOW |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | ADDRESS | ROW DATA | ADDRESS | $\begin{aligned} & \text { ROW } \\ & \text { DATA } \end{aligned}$ |
| DEC | HEX |  |  |  |  |
| 0 | 00 | 3 F 00 | 30 | $3 F 30$ | 00 |
| 1 | 01 | 3 F 011 | 30 | 3 F 31 | 50 |
| 2 | 02 | 3 F 022 | 30 | 3 F 32 | A 0 |
| 3 | 03 | 3 F 03 | 30 | 3 F 33 | F 0 |
| 4 | 04 | 3 F 04 | 31 | 3 F 34 | 40 |
| 5 | 05 | $3 F^{\circ} 5$ | 31 | 3 F 35 | 9.0 |
| 6 | 06 | 3 F 06 | 31 | 3 F 36 | E 0 |
| 7 | 07 | 3 F | 32 | 3 F 37 | 30 |
| 8 | 08 | $3 F \cdot 08$ | 32 | 3 F. 38 | 80 |
| 9 | 09 | 3 F | 32 | 3 F 39 | D 0 |
| 10 | 0 A | 3 F 0 A | 33 | 3 F 3 A | 20 |
| 11 | 0 B | 3 F 0 B |  | 3 F 3 B | 70 |
| 12 | 0 C | 3 FOCC | 33 | 3 F 3 C | C 0 |
| 13 | 0 D | 3 FO D | 34 | 3 F 3 D | 10 |
| 14 | 0 E | 3 FOE | 34 | 3 F 3 E | 60 |
| 15 | 0 F | 3 FOF | 34 | 3 F 3 F | B 0 |
| 16 | 10 | 3 F 100 | 35 | 3 F 40 | 00 |
| 17 | 11 | 3 F 1.1 | 35 | 3 F 4 | 50 |
| 18 | 12 | 3 F 12 | 35 | 3 F 42 | A 0 |
| 19 | 13 | 3 F 13 | 35 | $3 F 43$ | F 0 |
| 20 | 14 | 3 F 14 | 36 | 3 F 44 | 40 |
| 21 | 15 | 3 F 15 | 36 | $3 F 45$ | 90 |
| 22 | 16 | 3 F 16 |  | 3 F 46 | E 0 |
| 23 |  | 3 F 17 | 37 | 3 F 47 | 30 |

Page 2

| ROW NUMBER |  | NRS HIGH |  | NRS LOW |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | ADDRESS | $\begin{aligned} & \hline \text { ROW } \\ & \text { DATA } \end{aligned}$ | ADDRESS | $\begin{aligned} & \text { ROW } \\ & \text { DATA } \end{aligned}$ |
| DEC | HEX |  |  |  |  |
| 24 | 18 | 3 F 18 | 37 | 3 F 48 | 80 |
| 25 | 19 | 3 F 19 | 37 | 3 F 49 | D 0 |
| 26 | 1 A | $3 \mathrm{~F} \cdot 1 \mathrm{~A}$ | 38 | 3 F 4 A | 20 |
| 27 | 1 B | 3 F 1 B | 38 | 3 F 4 B | 70 |
| 28 | 1 C | 3 F 1 C | 38 | 3 F 4 C | C 0 |
| 29 | 1 D | 3 F 1 D | 39 | 3 F 4 D | 10 |
| 30 | 1 E | 3 F 1 E | 39 | 3 F 4 E | 60 |
| 31 | 1 F | 3 F 1 F | 39 | 3 F 4 F | B 0 |
| 32 | 20 | 3 F 20 | 3 A | 3 F 50 | 00 |
| 33 | 21 | 3 F 211 | 3 A | 3 F 511 | 50 |
| 34 | 22 | 3 F 22 | 3 A | $3 \cdot F 54$ | A 0 |
| 35 | 23 | 3 F 23 | 3 A | 3 F 53 | F 0 |
| 36 | 24 | 3 F 24 | 3 B | 3 F 54 | 40 |
| 37 | 25 | 3 F 25 | 3 B | 3 F 55 | 90 |
| 38 | 26 | 3 F 26 | 3 B | 3 F 56 | E 0 |
| 39 | 27 | 3 F 27 | 3 C | 3 F 57 | 30 |
| 40 | 28 | 3 F 28 | 3 C | 3 F 5 - 8 | 80 |
| 41. | 29 | 3 F 29 | 3 C | 3 F 59 | D 0 |
| 42 | 2. $A$ | 3 F 2 A | 3 D | 3 F 5 A | 20 |
| 43 | 2 B | 3 F 2 B | $3 . \mathrm{D}$ | 3 F 5 B | 70 |
| 44 | 2 C | 3 F 2 C | 3 D | 3 F 5 C | C 0 |
| 45 | 2 D | 3 F 2 D | 3 E | 3 F 5 D | 10 |
| 46 | 2 E | 3 F 2 E | 3 E | 3 F 5 E | 60 |
| 47 |  | 3 F 2 F | 3 E | 3 F 5 F | B 0 |

FIGURE 5. New Row Start Look Up Table

| FUNCTION | ADDRESS | DATA | INITIALIZED <br> DATA |
| :--- | :---: | :---: | :---: |
| Last Row \# | 3 F60 | XY | 17 |
| 8080 Row \# | $3 F 61$ | XY | 00 |
| First Row \# | $3 F 62$ | $X Y$ | 00 |
| Character \# | $3 F 63$ | $X Y$ | 00 |
| CRTC Row \# | $3 F 64$ | $X Y$ | 00 |
| Row Save \# | $3 F 65$ | $X Y$ | 00 |
| Temp. 1 | $3 F 66$ | $X Y$ | 00 |
| Temp. 2 | $3 F 67$ | $X Y$ | 00 |


| COMMAND |  | FUNCTION |
| :---: | :---: | :--- |
| OUT | 40 | Clear new row start and vertical <br> interrupt latches |
| IN | 80 | Read keyboard <br> IN |

FIGURE 7. Input/Output Space

FIGURE 6. Reference Table

| DEVICE | ADDRESS* |
| :---: | :---: |
| ROM | 0000 to OFFF |
| RAM | 3000 to $3 F F F$ |
| CRTC | 5000 to 5FFF |
| ACE | 9000 to 9007 |

*Direct device selecting was used to minimize the system component count


FIGURE 9. Example From the New Row Start Look Up Table

Obtaining the next starting row address for the CRT controller is accomplished by an addressing and adding scheme from the new row start look-up table. The same scheme is used to determine any needed address, given the row number.

Figure 9 shows a row number and address taken from the new row start look-up table.'

The row number is loaded from the reference table in RAM to a register. The CPU determines the starting address from the row number and stores it in a 16 -bit pointer register. The higher order 4 bits contain address for the RAM or the CRT controller, (Figure 8).

Here are the details of how this is accomplished. Refer to the new row start interrupt in the software listing and Figure 9.

The CPU D-E registers are loaded to point to a row number in the reference table. The number is put in the accumulator and moved into the E register. The D-E register in this example now contains $3 F 20$ which points to NRS HIGH ROW DATA (3A). The addressed data is moved to the accumulator and then to the H register. If it was desired to point to the CRTC then 20 H would have been added to it first. The D-E register still contains 3F20H. To obtain the NRS LOW ROW DATA the E register is moved to the accumulator and 30 H is added to it. Now the D-E register contains 3F50H and points to NRS LOW ROW DATA $(00 \mathrm{H})$. The data is loaded to the accumulator and then to the $L$ register. The $H-L$ registers contain 3 AOOH which is the starting row address for row number 20 H . The method just described is used throughout the terminals program to move the cursor, load the top of page, and load the new starting row address in the CRTC.

## VERTICAL INTERRUPT

The vertical interrupt occurs when the CRTC has completed refreshing a video page (1920 characters) of information. Vertical blanking identifies that condition and interrupts the CPU forcing it to the vertical interrupt routine. Refer to the vertical interrupt in the flow chart. The routine moves the first row number to the CRTC row number, updating it so the next new row start load occurs with the top of the page address or the first row of the video screen.

## KEYBOARD INTERRUPT

The external keyboard requirements are ASCII outputs with a suitable strobe to interrupt the CPU for keyboard servicing. Refer to the keyboard interrupt in the flow chart. After the keyboard buffer is read the data byte is tested for a (CNTL E), new baud rate command. If the test fails the CPU writes the data byte to the ACE. Passing the test forces the CPU to read the baud switch and load the ACE with the new baud rate.

## ACE INTERRUPT

As mentioned above, a data byte read from the keyboard that is not a baud rate command enters the accumulator. The CPU writes the data byte from the accumulator to
the transmitter holding register in the ACE. The ACE proceeds to shift out the data byte, with the appropriate start and stop bits, serially from the (SOUT) output. The data is shifted to the serial input (SIN) of the ACE and loaded into the receiver holding register. When the register is full the ACE interrupts the CPU, initializating the ACE service routine. Refer to the ACE interrupt in the flow chart.

The CPU reads the receiver holding register in the ACE. Reading the ACE resets the interrupt. The data byte now resides in the accumulator. The CPU tests for a control or an escape function. The function is executed if test conditions are met. Refer to the keyboard interrupt routine in the software listing. The data byte is written to the video RAM at the cursor address which appears on the monitor screen. The cursor and character numbers are incremented as long as it is not at the end of a row. A character at the end of a row requires further testing to recognize the following situations. Is it the last row on the monitor's screen? Or is it on the maximum row of the video RAM? Essentially, the cursor is forced to stay visible on the video monitor's screen and video RAM is always kept out of scratch pad RAM, (Figure 10).


The video screen is allowed to scroll only through the video RAM ( 000 H to EFFH). The CPU keeps the video screen within these bounds by loading the new row start register with that address range only (row 00 H to 2 FH ).

FIGURE 10. Drum Analogy for the RAM

## FULL/HALF DUPLEX OPERATION

The data terminal and a host computer in the full duplex mode of operation would receive the serial information, process it, and send it back to the SIN input of ACE. Using the terminal in a stand-alone mode for testing, the serial out SOUT is tied to the serial in SIN of the ACE. In the half duplex mode a data byte is sent to the host computer at the same time it is sent to the terminal. When the data terminal is set up to communicate with a host computer the full duplex mode of operation is desirable.
(1)



Vertical Interrupt
 REGISTERS




FEATURES

- Keyboard input port
- Serial I/O up to 9600 baud 4k bytes RAM 1 k byte ROM
- 2 video pages
- $80 \times 24$ characters
- $5 \times 7$ character font, $7 \times 10$ field size
- Block cursor
- Single crystal
- Maximum CPU time/frame without line buffers
- Line or page scroll capability
- Full cursor control
- Complete software flexibility
- Modem control capability
- Low component count
- Field reverse
- Clear screen, clear row, home and clear
- Row swap (row inter. change)



5


| 534 | 031 E | 3E2F | RO48 | MVI | A. O2F | - CHANGE gOBO ROW ${ }^{\text {c }}$ | A | 0007 | ACELD | 0116 | ADCUR | 016.1 |  | ADDCH | 0298 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 535 | 0320 | 77 |  | mov | M, A | ; TO 23D AND STORE | B | 0000 | B110 | 0004 | E1200 | OOEC |  | E150 | OODA |
| 536 | 0321 | C30103 |  | JMP | LOOP1 | - JUMP TO POINTER EXCHANGE ROU | B1800 | OOF2 | B2000 | OOFE | E2400 | OOFE |  | E 200 | OOEO |
| 537 |  |  |  |  |  |  | B3600 | 0104 | 84800 | O10A | E600 | OOES |  | E7200 | 0110 |
| 538 | 0324 | 3E2F | FR048 | MVI | A. O2F |  | E9600 | 0116 | EACK | 0083 | EACK1 | O2FE |  | BACY 2 | 0364 |
| 539 | 0326 | 77 |  | mov | M, A |  | EAUD | 0093 | BELL | 0345 | Es | O2EO |  |  | 0001 |
| 540 | 0327 | C30F03 |  | JMP | LOOF2 |  | charnu | 0063 | CLRAM | 0042 | CLRAM1 | 004 C |  | CLFCW | 0330 |
| 541 |  |  |  |  |  |  | CLROW1 | 0336 | CLROW2 | 0338 | CLROW3 | 0164 |  | CR | O2te |
| 542 | 032A | 2E2F | LRO48 | MVI | A. O2F | , FUUT THE 1ST ROW TO | CRTCRO | 0064 | $\square$ | 0002 | DONE | 0374 |  | E | 0003 |
| 543 | 032C | 77 |  | MOV | M. A | , 17H | FIRSTR | 0062 | FRO48 | 0324 | FUNC | 0170 |  | H | 0004 |
| 544 | 0320 | C31803 |  | IMP | LOOP3 | - JUMM TO soso ROW \# store | HMCUR | 0087 | HOME | OZA4 | IMASK | 0068 |  | INCRO | O1ES |
| 545 |  |  |  |  |  |  | INIT | 003 B | INTACE | O14A | INTKR | 0136 |  | IVERTN | 0348 |
| 546 |  |  |  | - Clear | ROW ROIUTINE |  | IVERTR | 0354 | L | 0005 | LASTRO | 0060 |  | LDHL | 0282 |
| 547 |  |  |  |  |  |  | LDHL 1 | 0283 | LF | 0280 | Loop | 0244 |  | LOCF 1 | 0301 |
| 548 | 0330 | cast03 | CLROW. | CALL | CLROW1 |  | LODP2 | 030F | Lgof 3 | 0318 | LOOP4 | 033 D |  | LODF5 | O1CF |
| 549 | 0333 | C36E02 |  | JMP | CR |  | Loopt | 035 C | LF048 | 032A | M | 0006 |  | NEWRO | 0225 |
| 550 |  |  |  |  |  |  | NRS | 0061 | NXRO | 01 EE | NXRO1 | 01 DC |  | FCUR | 01 ES |
| 551 | 0336 | 1E61 | CLROW1 | MVI | E. ROW3080 |  | PSW | 0006 | RESET | 0352 | RESET 1 | 0370 |  | R048 | 031 E |
| 552 | 0338 | CDE202 |  | CALL | LDHL | - PUT ROW data in h-l reg | ROLO | 0200 | ROWS08 | 0061 | ROWSAV | 0065 |  | fozero | 0157 |
| 553 | 033B | 3E50 | CLROW2 | MVI | A. 050 | - INTILIzE LGOP COLINTER. | SAVRO | 0278 | SCROLL | 0205 | SF | 0006 |  | Stakt | 0000 |
| 554 | 033D | 36.20 | LOOP4 | MVI | M. 020 | , STORE ASCII SPACE IN MEM | SWAP | O2ES | TEMF 1 | 0086 | TEMF2 | 0067 | * | UFCUR | 92F1 |
| 555 | 033 F | 3 L |  | DCF | A | - DECREMENT LOOF COUNTER. | UPROW | 02 EE | UPSCL | 0308 | VERTI | 024 F |  | ZCHAR | O1F3 |
| 556 | 0340 | 68 |  | RZ |  | , RETURN IF ZERO BIT IS SET | ZCRTC | 024A | zFRO | O21E | zLRO | $021{ }^{\circ}$ |  | 2ROW | O1FE |
| 557 | 0341 | 23 |  | INX | H | - NEXT LOCATION |  |  |  |  |  |  |  |  |  |
| 558 | 0342 | C33003 |  | IMP | LOOF4 | , clear next location. | NO ERR | ROR LI |  |  |  |  |  |  |  |
| 559 |  |  |  |  |  |  | SOURCE | CHECN | $=403 \mathrm{~F}$ |  |  |  |  |  |  |
| 560 | 0345 | D301 | BELC . | OUT | 001 | , Fing bell | OBJECT | CHECK | $=0$ F51 |  |  |  |  |  |  |
| 56.1 | 0347 | $c^{\circ}$ |  | RET |  |  | INFUT F | ILE | CRT:OAA | ERC ON | IIMFM |  |  |  |  |
| 562 |  |  |  |  |  |  | OBJECT | FILE | Cfiteon | LM ON | MFM |  |  |  |  |
| 563 | 0348 | AF | IVERTN | XFA | A |  |  |  |  |  |  |  |  |  |  |
| 564 | 0349 | 1Ebs |  | MVI | E, IMAST. | , FOINT DEE TO MASK |  |  |  |  |  |  |  |  |  |
| 565 | 034B | 1 A |  | LDAX | D |  |  |  |  |  |  |  |  |  |  |
| 565 | O34C | 17 |  | RAL |  | , CK EIt e Status |  |  |  |  |  |  |  |  |  |
| 567 | 034D | DA5203 |  | Jc | RESET |  |  |  |  |  |  |  |  |  |  |
| 568 | 0350 | 3E80 |  | MVI | A. 080 | - Invert eit e |  |  |  |  |  |  |  |  |  |
| 569 | 0352 | 12 | RESET | STAX | D | , store out new mask |  |  |  |  |  |  |  |  |  |
| 570 | 0353 | c. |  | RET |  |  |  |  |  |  |  |  |  |  |  |
| 571 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 572 | 0354 | ES | IVERTR | PUSH | H |  |  |  |  |  |  |  |  |  |  |
| 573 | 0355 | 1E61 |  | MVI | E, ROW8080 |  |  |  |  |  |  |  |  |  |  |
| 574 | 0357 | CLs202 |  | CALL | LDHL | - LGAD 1 ST ADD OF zOSOROW TO |  |  |  |  |  |  |  |  |  |
| 575 | 035A | $1 E 50$ |  | MVI | E, 050 | - SET COUNTER |  |  |  |  |  |  |  |  |  |
| 576 577 | 035 C 035 D | $7 E$ 17 | LOOPS. | ${ }_{\text {Mal }}^{\text {MaV }}$ | A, M | , GET CHAR |  |  |  |  |  |  |  |  |  |
| 578 | O35E | LiA7003 |  | Jc | RESET 1 |  |  |  |  |  |  |  |  |  |  |
| 570 | 0361 | 1 F |  | FAR |  |  |  |  |  |  |  |  |  |  |  |
| 580 | 0362 | FESO |  | ORI | 080 | - MASh EIT E HIGH |  |  |  |  |  |  |  |  |  |
| 581 | 0364 | 77 | BACL2 | MOV | M, A | , STORE MOD CHAR TO MEM |  |  |  |  |  |  |  |  |  |
| 582 | 0365 | 23 |  | INX | H | , POINT TO NEXT MEM |  | . |  |  |  |  |  |  |  |
| 583 | 0366 | 7 F |  | MOV | A, E |  |  |  |  |  |  |  |  |  |  |
| 584 | 0367 | FEO1 |  | CPI | 001 |  |  |  |  |  |  |  |  |  |  |
| 585 | 0360 | ca7tos |  | ${ }^{2}$ | DONE | - RETURN IF COUNT $=$ ZERO |  |  |  |  |  |  |  |  |  |
| 586 | 036C | 10 |  | DCA | E | - DEE COUNTER |  |  |  |  |  |  |  |  |  |
| 587 | 036D | C35C03 |  | JMF' | LOUF\% |  |  |  |  |  |  |  |  |  |  |
| 588 589 |  | 1 F | RESET1 |  |  |  |  |  |  |  |  |  |  | . |  |
| 590 | 0371 | Eb7F |  | ANI | 07 F | , RESET EIT - |  |  |  |  |  |  |  |  |  |
| 591 | 0373 | C36.403 |  | JMF | EACK2 |  |  |  |  |  |  |  |  |  |  |
| 592 593 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 593 | 0376 | $\mathrm{E}_{1}$ | DOINE | FOP | H |  |  |  |  |  |  |  |  |  |  |
| 594 595 | 0377 | c8 |  | RET |  |  |  |  |  |  |  |  |  |  |  |
| 595 |  | 0000 |  | END | START |  |  |  |  |  |  |  |  |  |  |

## DEFINITIONS

ACE - Asynchronous communication element
CRTC - Cathode ray tube controller
Video Page - Visible screen data
Video RAM - Entire portion of RAM used only for display
First Row \# - Address for top row of video page Last Row \# - Address for bottom row of video page
CRTC Row \# - Address for next row load 8080 Row \# - Address for cursor row Character \# - Character location in a row XXXH are hexidecimal numbers

## REFERENCES

National Semiconductor Data Sheets:
DP8350 Series Programmable CRT Controllers
INS8250 Asynchronous Communications Element
DM8678 Bipolar Character Generator ,
INS8080 Assembly and Reference Manuals
National Semiconductor Application Notes:
Simplify CRT Terminal. Design with the DP8350, AN-198

DM8678 Bipolar Character Generator, AN-167
Data Bus and Differential Line Drivers and Receivers, AN-83

Transmission Line Characteristics, AN-108
Hardware Reference Manual BLC 80/10 Board Level Computer. National Semiconductor Microcomputer Systems Chapter 6 - System Interfacing.

# Graphics Using the DP8350 Series of CRT Controllers 

Both of these graphics display generation techniques will. be discussed here, with demonstrations of how the DP8350 series may be used to reduce total component count.

## CHARACTER GENERATOR GRAPHICS

In this graphics system (Figure 4) the character generator block contains a ROM that has been programmed with graphic symbols whose size is contained within the character cell size. This ROM may at the same time contain alphanumeric characters that do not use the full character cell size.

The block representation and operation of this system is the same as the alphanumeric's system previously described. The CRT memory presents the same character cell data to the character generator on every scan line of that character cell address. The character generator ROM is organized with addresses defining a particular symbol and addresses defining which scan line of a character row the CRT electron beam is currently on; thus defining the video data for that scan line of the symbol. The scan line address data comes directly from the DP8350. The parallel data that results is video data for that screen address cell width. This data is then serially shifted to the CRT monitor with a parallel to serial shift register.

This system allows every scan line of a character row to have active video information; thus the graphics symbol may be programmed to all sides of the character cell providing continuity from cell to cell both horizontally and vertically. At the same time, the alphanumeric's character may be programmed with cell to cell spacing.

Character generator graphics is the simplest most costeffective approach to CRT graphics. It requires a minimum of software development and hardware support. The DP8350 CRT controller provides all the required timing and control pulses for the CRT memory, character generator, and CRT monitor.

Graphics capability with this system, however, is somewhat limited since individual dot control is not possible; only character cell symbol control is available. This system does apply well in such applications as bar graphs, circuit schematics, or flow charts and when these need to be combined with alphanumeric data.


FIGURE 1. Elements of the "Video Loop"


FIGURE 2. CRT Screen Cell Address Map Presented to CRT Memory by the DP8350 (Top of Page Register Contains Address 0) Character Cells Per Row $=\mathbf{8 0}$ Character Rows Per Frame $=24$


FIGURE 3. The DP8350 Character Cell is 7 Dots Wide and 10 Dots High


FIGURE 4. Character Generator Graphics

## CHARACTER GENERATOR GRAPHICS-WITH LINE BUFFERS

Modification of the character generator graphics block diagram is possible with the addition of a recirculating line buffer placed between the CRT memory and the character generator (Figure 5). In this case the character generator addresses for a character row are loaded serially into this shift register on the scan line before the first video scan line of a character row. These addresses are then recirculated for the number of scan lines per character row minus one (then the next character row of addresses is loaded). This system allows access to the CRT memory by the system controller on all but one scan line of a video character row. In contrast, the system previously described would have allowed access only during blanking intervals. In systems that require heavy access to the CRT memory to update screen information, this approach is very attractive.

In this case, as before, all the required control pulses for the "video loop" are provided by the DP8350 CRT controller.

## MEMORY MAPPED GRAPHICS

If a very high resolution graphics display is required, every dot of the CRT display may be independently controlled. In this case, every dot of the CRT screen may be mapped to a specific CRT memory data bit-thus the name Memory Mapped Graphics. This type of system is obviously a more costly type of graphics, since to control every dot not only is there a need for more CRT memory, but the microprocessor overhead in such
a system will be greater-both software and hardware. In any case, the DP8350 easily adapts to such a system as demonstrated in Figure 6.

In this approach, if you subdivide each character cell such that each scan line of the cell may be independently addressed, then from the CRT memory block instead of 8 bits of data defining a character cell code to the character generator, you get 8 bits of direct video data. Then the CRT memory block serves double duty-CRT memory storage and symbol or character generator. All that is left to do is convert this parallel video data to serial video data as before.

In the case of the DP8350 internal ROM format program, each cell is 7 dots wide; thus only 7 bits of video data are needed per character cell/scan line address. The DP8350 addresses the memory block as before with the character cell address, but in this case also with the scan line address. In this manner, the DP8350 series has a maximum address capability of 16 bits ( 64 k ).

## VARIATIONS

If memory mapped graphics is desirable but standard alphanumerics is also required, combination of these techniques is possible. For example, if only a small portion of the CRT screen need be memory mapped and the remainder can be character generator alphanumerics and/or graphic symbols. In this case a higher order data bit from CRT memory defines whether the lower order data bits are graphics video data or ASCII and graphics symbol code. Figure 7 is a block diagram of such a system.


FIGURE 5. Character Generator Graphics (With Line Buffer)


FIGURE 6. Dot by Dot (Memory Mapped) Graphics


FIGURE 7. Combined Character Generator and Memory Mapped Graphics.

## SUMMARY

This application note has demonstrated 2 basic graphics techniques that may be implemented using the DP8350 CRT controller. Variations to these techniques are possible such as changing character cell sizes and subdividing the character cell into dot blocks. In most cases, these variations are done to decrease hardware or software overhead. Since the DP8350 series of CRT controllers offer display format flexibility through internal ROM program variations-the device adapts equally well
to these graphics variations as it does to the standard applications.

The fact that all the required control functions for the "video loop" are contained within the same chip-the DP8350-makes it very effective in these types of applications; as a result it will produce the minimum chip count and cost.

Graphics/
Alphanumerics Systems Using the DP8350

This application note summarizes some CRT terminal circuits, each with an increasing degree of graphics capability, and then goes into detail to describe a system having full graphics capability, with all dots individually programmable. All these applications use the DP8350 CRT Controller.

Here are some of the features of the full graphics system.

## Hardware Features

- The hardware is designed for a 24 row by 80 column display, with 7 dots per column and 10 lines per row
- All ICs are made by National Semiconductor
- Low I.C. cost, all parts readily available
- Fits on one standard BLC80 (SBC80) card
- System performance only limited by software
- 8080 Mnemonics - useable with STARPLEX or Intellec Development Systems
- All graphics programs very fast

Example: One dot takes $500 \mu$ s maximum to plot

- During display time, each 7-dot cycle may be shared by the microprocessor
- 8 bit word comprises MSB as attribute and next 7 bits as 7 dot word of a character line
- Can input display data serially or parallel
- Can output display data serially or parallel
- Baud rate programmable from 110 to 56 k baud
- Can be used as slave to main system
- Can copy characters from alphanumeric ROM or symbol EPROM
- $13 k$ bytes of RAM available for user software or back-up display storage
- Analog inputs - joystick or waveforms
- Easily expandable to color graphics

The DP8350 CRT Controller provides incrementing video addresses starting from the Top of Page address, or from a new Row Start address. These addresses and the Cursor address are loaded into their respective registers from the address bus. All video control signals are provided by the 8350, so that apart from the crystal oscillator, no extra video circuitry is required.

## Software Features

- The software is programmed for any display configuration of rows, columns, dots per column and lines per row. The hardware is designed for a 24 row by 80 column display, with 7 dots per column and 10 lines per row.
- Can perform most dumb terminal functions, including scrolling
- Simultaneous display of alphanumerics and graphics
- Identical terminals can display same information with inputs from either
- Can save displays in computer storage
- Can load displays from computer storage
- Can erase any part of display or all of it
- Can draw a rectangle linking any 2 horizontal and 2 vertical coordinates
- Can transfer in $1 / 10$ th second max any area of display to any other area or to/from back-up display storage
- Smooth movement of subject in any direction
- Immediate display of fixed diagrams
- In-system emulation of programs available

The DP8350 has so far been considered to be useable only in dumb terminals, whereas in fact is is easy to adapt it to more complex terminals with full graphics capability. Following is a summary of the functions of the various combinations of alphanumerics/graphics displays beginning with a dumb terminal using a monitor with $24 \times 80$ characters.

## Dumb Terminal

The basic dumb terminal design is shown in Figure 1. Usually the microprocessor loads the Character Position RAM (or Refresh RAM) only during horizontal or vertical blanking, or during the last 3 lines of a row. The CRTC then sequentially addresses this RAM during display time. The ASCII data from this RAM (for the character selected) is outputted to the ROM of the Character Generator. The 7 -dot word of this character for the line being displayed is then loaded into a shifi register, and shifted out as video to the monitor during the next 7 -dot cycle. The ROM, line counter and shift register can be one IC, such as the DM8678 DAB Character Generator, which contains all ASCII upper case characters.

The logical choice of CRT Controller for this simple CRT terminal is the DP8350, which mates perfectly with the DM8678. The most common application is for a 24 row by 80 column display with the character field comprising of 10 lines each of 7 dots. The character itself occupies 7 lines each of 5 dots, leaving 3 lines for vertical character spacing, and 2 dots for horizontal character spacing.

Refer to AN198 and AN199 for further information on alphanumeric applications of CRTs.


Figure 1. Simplest CRT Terminal

## Disadvantages for Graphics

- Only characters in the Character Generator ROM can be selected
- Characters not continuous to adjacent fields
- Microprocessor thru-put $30 \%$ of maximum - not desirable for graphics

Alphanumeric Characters with Extra Symbols

When characters or symbols are required that are different from those in the ROM, then an extra EPROM such as the MM2716 can be added as shown in Figure 2. The standard characters can be selected from a separate ROM such as the MM52116FDW which contains all 128 standard ASCII characters. The EPROM is preprogrammed with additional characters or symbols. The 8350 outputs sequential addresses to the Refresh RAM, and each address is two dot cycles ahead of the shifting dot word.

The data out from the RAM must be valid 150 ns after each address change. The MSB of the data selects ROM or EPROM, and the remaining 7 bits select the character. The line of the character is decoded from the 4 -bit line counter outputs coming from the 8350 . The ROM/EPROM now has $640-150 \mathrm{~ns}$ ( $>450 \mathrm{~ns}$ ) to output the valid dot word. This has to be latched into an octal latch and held for one dot cycle before it can be loaded into the 7 -bit shiift register. The dots are then shifted out in the dot cycle.


Refresh RAM MSB:
0 selects alphanumeric ROM
1 selects symbo! EPROM

Figure 2. Fixed Character ROM + Symbol EPROM

## Disadvantages For Graphics

- Fixed graphics possible with continuous display, but limited to 128 different characters, and $\mathbf{1 2 8}$ standard alphanumerics, for all 1920 positions.
- Also it is not possible to change characters/symbols once the EPROM has been programmed.
- The Microprocessor is still slow thru-put.


## Limited Graphics Terminal

To be able to generate any graphics symbol, a character RAM must replace the fixed ROM characters. Characters or symbols can be loaded into the RAM as required from a ROM or a pre-programmed EPROM like the MM2716 (refer to Figure 3). But now, new graphics characters can be written into the RAM from the Microprocessor. These can either be derived internally from the $\mu \mathrm{P}$ or obtained directly from peripherals (such as serially to an Asynchronous Communications Element like the INS8250, or parallel from an external I/O port).

This limited graphics application thus requires two RAMs, the Refresh RAM (or Character Position RAM), and the Character RAM. The Refresh RAMM outputs the selected character address, and the 8350 line counter outputs select the line in the Character RAM. The 7 dots outputted from this RAM are latched into the Octal Latch and held for one dot cycle. The 8th bit of data can be used as an attribute control bit. The 7 LSBs are then ioaded into the 7 -bit shift register.


Figure 3. Character RAM with ROM/EPROM' Look-Up

## Disadvantage for Graphics

- Only 256 possible characters per display, with the 8 -bit data bus, but can re-load different characters for a new frame.


## Advantages

- Can now load standard characters or symbols from EPROM, either at switch-on or during normal running.
- Can also load characters/symbols/graphics from the $\mu \mathrm{P}$ or peripherals, e.g., to create graphics drawings to connect to adjacent positions.
- Can now be a very fast system - by isolating the $\mu \mathrm{P}$ address bus from the CRTC address bus, the $\mu \mathrm{P}$ can share the dot cycle with-CRTC.
- Refresh RAM and character RAM can be made the same IC by using one $8 \mathrm{k} \times 8$ quasistatic RAM.

With the new $8 \mathrm{k} \times 8$ quasistatic RAMs such as the NMC4864, the first quarter can be used as a Refresh RAM for the 1920 character positions. The RAM data outputs containing the character address can then be latched into an octal tri-state latch. If the 8350 address bus is then disabled, the octal tri-state latch can feed back to the RAM second half address inputs, along with the enabled 8350 line counter outputs. The data out from the RAM now contains the next 7-dot word to be displayed and this is then loaded into the shift register. This takes the last two thirds of the dot cycle, the first third is for the $\mu \mathrm{P}$. With the fast cycle time of the quasistatic RAMs this 3 part cycle can easily be accomplished in one 7-dot cycle. (Refer to Figure 4.)

With the method just described it is only possible to display 256 different characters for any one page, because each character consists of 10 lines, almost filling the second half of the quasistatic RAM: If this is acceptable, then a limited graphics terminal can be easily implemented using a microprocessor, with one MM2716 instruction set EPROM, one MM52116FDW character ROM, one MM2716 symbol EPROM, one DP8350 CRT Controller, the NMC4864 quasistatic RAM, and a DM74166 shift register. The logic and drive circuitry required to control the sequencing comprises a further 15 SSI ICs. This application has not yet been built, awaiting availability of the quasistatic RAMs.


Figure 4. Limited Graphics Using a Buffered CRTC Address Bus and a Quasistatic RAM

## Advantages

- Only one IC, an $8 \mathrm{k} \times 8$ quasistatic RAM, used for both the refresh RAM and character RAM
- Fast, although $\mu \mathrm{P}$ may be in the wait state for a maximum of 600 ns . This is no problem because the fastest $\mu \mathrm{P}$ instruction cycle is $1 \mu \mathrm{~s}$, so there will be no effect on maximum thru-put.


## Disadvantages

- No quasistatics available at the time of writing
- Full graphics capability not possible


## Full Graphics Capability

We need to be able to select any dot on the display, for full graphics capability, while still using the CRT controller to sequence every line of every row, as it does in the simple terminal (See Figure 5).

With the standard $24 \times 80$ character display, full graphics can be achieved by using a 24 (rows) by 80 (columns) by 10 (lines) address RAM, and selecting the 7 dots as the data word for the character position on the display and the line of that character position.

This means that alphanumeric characters can be displayed in exactly the same format as with a simple terminal, by copying the character from ROM or EPROM into the selected 10 line by 7 -dot field, line by line.

Full graphics capability is also easily implemented once the relevant software algorithms have been determined.

So for full graphics, every dot is one bit of memory. There is no refresh RAM, refer to Figure 6. The CRTC scans through the Display RAM, a line at a time for each row on the CRT, causing the RAM outputs to be read every 7 dot cycle. The RAM output is shifted out two dot cycles later. The microprocessor may write into the Display RAM each 7-dot word, with "1's" representing dots.


DOT IS AT LINE L, DOT d
CHARACTER POSITION IS AT ROW r, COLUMN c

Figure 5. Full Graphics Capability Requires Individual Dot Selection


Figure 6. Full Graphics System

## CRTC Address Bus Configuration

The particular RAM address to be written into is determined by its $10 \times 7$ character field position and the selected line of that field; refer to Figure 7.

The 11 least significant addresses $A_{0}$ to $A_{10}$ contain character position information from position 0 to 1919,
and the next 4 addresses $A_{11}$ to $A_{14}$ are the 8350 line counter outputs via a tri-state buffer. The most significant bit, $A_{15}$ is used to select the RAM when HI , and the EPROMs and peripherals when LO


Figure 7. RAM Addressing

## Graphics Design Criteria

In the simple CRT applications，the microprocessor is used mainly to re－write the Refresh RAM as new infor－ mation is fed in，either from the keyboard，or from the main computer（via ACE）．The $\mu \mathrm{P}$ can still be used in this application for alphanumerics／graphics，but it is also desirable if it can perform graphics computations，such as drawing lines from the inputted coordinates．

This requires the microprocessor to be able to write 7 dot words quickly to the Display RAM．The best way to implement this is to time multiplex the dot cycle with the CRTC so that whenever the $\mu \mathrm{P}$ requires access to the Display RAM，it merely waits for its slot in the next dot cycle，which could be up to 640 ns later．The infor－ mation is either written or read after 360 ns ，that is a maximum of $1 \mu \mathrm{~s}$ after the memory access request， which is fast enough．Now the $\mu \mathrm{P}$ no longer has to wait for blanking to be able to operate，it continues its normal operation and only enters the WAIT state during RAM access．Although this is for up to $1 \mu \mathrm{~s}$ ，in fact it is in general invisible because the $\mu \mathrm{P}$ memory access takes at least 700 ns ．

## The Microprocessor

The 8080A－2 was chosen for the following reasons：
－FAST－takes 21.84 MHz （ $2 \times 8350$ frequency）divided by 9 （in the 8224），to give a clock cycle of 2.427 MHz ， i．e．， $0.41 \mu \mathrm{~s}$ per microcycle，or $1.6 \mu \mathrm{~s}$ for a short instruction
－Software can be developed on STARPLEXTM or Intellec Development Systems
－INS8080A－2，DP8224 and DP8238 are low cost and available from National
－Associated circuitry previously designed in Application Note AN199

Note the DP8238 has advanced MEMW mode－ desirable so that the microprocessor can go into the WAIT state earlier in the write cycle．

## Interrupts

The INS8259 is ideal as as an Interrupt Controller， because most interrupt signals in the system are positive going，saving D－type flip－flops．It can also be used to mask off interrupts when necessary．

## Interrupt Priority

1）Horizontal Sync from the 8350 ，highest priority if row start has to be quickly changed，normally masked off

2）Paralleled 8－Bit l／O Port，highest priority if CRTC card is part of a master system，otherwise masked off

3）Vertical Sync from the 8350，normally highest priority，need to quickly change the Top of Page register for scrolling，to change the display before the new frame begins
4）ACE，INS8250－during serial block transfers this will take highest priority
5）Keyboard－the time to press the keys is much longer than the interrupt wait time so can be low priority
6）$A / D$ Converter－time for conversion is $100 \mu \mathrm{~s}$ so again can be low priority

## Display RAM

The system requires a RAM with $24 \times 80 \times 10$ addresses， each of 8 bits（representing 7 dots +1 attribute bit），and a cycle time of $640 \mathrm{~ns} / 2$ or 320 ns ．Using static RAMs 19.2 k bytes would require 40 ICs，whereas using dyna－ mic RAMs 16 ICs are necessary，totalling 32 k bytes． This leaves $13 k$ bytes available as spare RAM．

## Advantages of Dynamic RAMs

－Only 16， 16 －pin packages instead of 40，18－pin packages
－Less than $\$ 10$ for 16,000 bits
－Fast access and cycle times using the MM5290－2 （average cycle time is 320 ns ）．Even faster times with the 5 V only 16 k MM5295
－Standby current only $5 \%$ of operating current
－Less average power dissipation than for static RAMs
This means average power dissipation is $30 \mathrm{~mA} \times 12 \mathrm{~V} \times$ $1 / 2 \times 1 / 2 \times 16$ or 1.5 W for all 16 packages（only one bank is accessed per cycle by the CRTC for half the dot cycle time）．For $40,4 \mathrm{k} \times 1$ static RAMs，average power is $80 \mathrm{~mA} \times 50 \mathrm{~V} \times 40$ or 16 W ．Note that if the MM5295 5V， $16 \mathrm{k} \times 1$ dynamic RAM is selected，power dissipation will be even further reduced，with access and cycle times about half the 3 rail version．

## Disadvantages

－Not easy to interface to
－Need to be refreshed every 2 ms －see＂Refreshing of Dynamic RAMs＂
－ 3 supply rails needed，$+12 \mathrm{~V},+5 \mathrm{~V},-5 \mathrm{~V}$ ，but these are already required for the 8080

## Refreshing of the Dynamic RAMs

With 16k dynamic RAMs all 128 rows of every RAM have to be refreshed every 2 ms maximum to maintain valid data. It is possible to manipulate the addressing of the CRTC address bus to the dynamic RAM multiplexed address bus, so that there is no need for a separate refresh counter. This is because for any display row, the 8350 sequences all 80 characters, starting at line 0 and ending at line 9. Thus we can use the 3 least significant bits of the line counter outputs ( $A_{11}, A_{12}, A_{13}$, from LC0, LC1, LC2) for three of the dynamic RAM row address bits, (corresponding to lines 0 to 7 of each display row), and the four least significant bits of the character position address ( $A_{0}$ to $A_{3}$ ) for the remaining four RAM row address bits. See Figure 8.

Unfortunately, because 19k addresses are required, it is necessary to use two banks of RAM (8 RAMs in each bank), giving a total of $32 k \times 8$. This leaves $13 k$ bytes
available for scratch pad, display storage, and insystem emulation of programs. Therefore each row of this second bank of dynamic RAMs also has to be refreshed. By using address bit $A_{4}$ to select the bank, all rows of the dynamic RAMs are therefore refreshed every 32 characters, which in fact is eight lines, or in effect one row of the display. The worst case is when the 32 characters are split over two display rows. There is no problem during the vertical blanking because the 8350 still outputs incrementing addresses and LCGA continues to activate the control logic. So refreshing still continues during blanking. Thus the longest period any RAM row goes without a refresh cycle is $65 \mu \mathrm{~s}$ per line $\times 10$ lines per row $\times 2$ rows $=1.3 \mathrm{~ms}$, which is still within the 2 ms maximum at $70^{\circ} \mathrm{C}$. In other words, dynamic RAM refreshing is automatically performed by the 8350 sequencing the address and no extra circuitry is required.


Figure 8. Automatic RAM Refresh

## CRT Controller

A graphics/alphanumeric CRT Controller requires the following (See Figure 9):

1) All monitor signals provided - the 8350 provides Vert/Horiz sync and vertical banking
2) Cursor signal - the 8350 has cursor enable
3) Fast dot clock, a 7-dot cycle clock continuous, and a shift register clock only during display - the 8350 has dot clock, LCGA and LVSR
4) Line counter output 4-bit, tri-state - the 8350 has line counter output (but not tri-state)
5) Ability to set top of page, row start and cursor reg at any time - the 8350 can do this using LD REG, RA and RB inputs during the time the $\mu \mathrm{P}$ is on the CRTC address bus. RA and RB can be data bus bits DBO and DB1, and LD REG can be decoded from the address bus
6) 50 Hz or 60 Hz capability - the 8350 has a frequency select input
7) Incrementing position address, tri-state - the 8350 has this, with a maximum enable/disable time of 30 ns
This parameter is important in this application where it is necessary to switch the memory from the CRTC address to the microprocessor address, and back to the CRTC address all in one 7 dot cycle of 640 ns. Other CRT controllers are not capable of enabling and disabling the CRTC address so quickly.

Hence the DP8350 requires no extra circuitry apart from a Quad Latch to disable the Line Counter outputs. The 8350 has internal ROMs which determine how many rows (24), columns (80), lines per row (10), and dots per column (7). Versions of the 8350 are available with other combinations.


Figure 9. 8350 Block Diagram

## System Timing

The standard timing for the dumb terminal type of application is shown in the timing section of Figure 1, with the microprocessor inactive during display time. This is undesirable for graphics applications where full use of the microprocessor is required for computations and peripheral control with very fast baud rate. To determine the timing sequence it is first necessary to calculate the CRTC frequency required for the dot clock.

CRTC Frequency $=\mathrm{d} \times[\mathrm{c}+$ (characters during horizontal blanking $)] \times[(r \times 1)+$ (lines during vertical blanking)] $\times$ (line input frequency)
where $d=$ dots per character,

$$
\begin{aligned}
& c=\text { columns on display } \\
& r=\text { rows on display } \\
& l=\text { lines per row }
\end{aligned}
$$

For the standard 8350,

$$
\begin{aligned}
f & =7 \times(80+20) \times[(24 \times 10)+20] \times 60 \mathrm{~Hz} \\
& =7 \times 100 \times 260 \times 60 \mathrm{~Hz}=10.92 \mathrm{MHz}
\end{aligned}
$$

This is too slow for the DP8224 which divides the crystal frequency by 9 to provide the clock to the microprocessor. The 8224 frequency can therefore be 21.84 MHz as in Figure 10, and this is divided by 2 to provide the 8350 dot clock of 10.92 MHz , or 91.6 ns per dot. A 7 -dot cycle is 641 ns or 1.560 MHz . This is divided by 2, i.e., 780 k Hz , to provide a clock frequency for the A/D converter.

The 8080 frequency is $21.84 / 9 \mathrm{MHz}$ or 2.427 MHz . This frequency is also applied to the ACE to provide the clock for the Baud Rate divider. The baud rate is determined from $2.427 \mathrm{MHz} /(16 \times$ Baud Divisor $)$.


Figure 10. System Timing Control Circuit and Diagram

## 7 Dot Cycle Timing

Figure 11 shows how the 7 -dot cycle time of 641 ns can be time multiplexed into two separate control sequences; Microprocessor and CRTC. It is necessary that the new 7-dot word to be displayed, is available at the commencement of the dot cycle shift. Therefore the 8350 must access the CRTC address bus for the second half of the 7 -dot cycle, in fact for the last 3 dots of the cycle. This allows the time period taken by the first 4 dots to be used by the microprocessor, so that the microprocessor address output appears on the CRTC address bus for the first four dots, but only if a $\mu \mathrm{P}$ access is requested.

The CRTC 15 -bit address is time multiplexed into 7 rows and 7 columns to be applied to the dynamic RAMs, using 2 DS3648 muliplexer-drivers, with bit A4 selecting the bank. It is therefore necessary to latch in first the rows with RAS (Row Address Strobe), and then the columns with CAS (Column Address Strobe), for both the $\mu \mathrm{P}$ half-cycle and the CRTC half-cycle. All the set-up
and hold times are met by the circuitry of Figure 12. If the $\mu \mathrm{P}$ is not requesting RAM access during its halfcycle, then RAS does not occur, although CAS still does. This is because RAS enables CAS internally in the dynamic RAMs, so that if RAS does not occur, the CAS has no effect and the RAM remains in standby mode. This is also the case in selecting the banks with RASO or RAS1.

In the second half-cycle, the CRTC always reads the RAM, so WE remains HI, but in the first half-cycle the $\mu \mathrm{P}$ may request a READ or WRITE. WE remains HI for READ, and for WRITE remains LO while RAS is low. Note that the 8350 outputs the address word two dot cycles in advance, and therefore it is necessary to latch and then hold the dot word for one dot cycle. It is then latched into the 7 -bit parallel-in serial-out shift register. The 8 th bit from the latch can be used as an attribute bit.


Figure 11. Memory Control Logic Timing Diagram

Figure 12 shows the Memory Control Logic required to correctly sequence the control signals and busses to the dynamic RAMs and associated components. The interfacing from the 8080 microprocessor (via signals MEMR and MEMW) is such that whenever the $\mu \mathrm{P}$ requests to read or write to the dynamic RAMs, the $\mu \mathrm{P}$ Access Flip-flops access the RAMs at the start of the next $\mu \mathrm{P}$ cycle. At the end of these four dots, the information has either been latched into an 8 -bit latch (for READ), or written into the RAMs (for WRITE). The READY signal goes active at this time which ensures that valid information is read at the end of the $\mu \mathrm{P}$ cycle; refer to Figure 10. Also the fact that MEMR and MEMW occur at fixed intervals relative to the dot cycle signal, LCGA, means that system contention cannot occur. Therefore there is no need for arbitration between these two signals when a microprocessor cycle is requested.

This also applies when selecting the 8350 to change Top of Page, Row Start and Cursor. To select any of these 3 registers, the $\mu \mathrm{P}$ data bus bits D 0 and D 1 are connected to $R_{A}$ and $R_{B}$ to select the required register.

The information to be latched into the selected register has to be valid on the the CRTC address bus. Because this is time shared with the 8350 address counter, which outputs the incrementing display addresses during the second half of every 7 -dot cycle, the CRTC register information has to be valid for the first half of the next dot cycle. The CRTC is selected with DS6/7 and MEMW, so that REGISTER LOAD occurs just after the CRTC register information becomes valid on the CRTC address bus. The 8350 spec requires that the address be valid 250 ns before REGISTER LOAD trailing edge (old data sheets do not state this), and that $R_{A}$ and $R_{B}$ are valid at the leading edge. Note that the 8350 internal address counter can be enabled or disabled within 30 ns of the ADDRESS ENABLE changing state.

All the Logic for Memory Control is Schottky, due to the very fast timing required in the system. Note that the cycle time of the CRTC half-cycle is 270 ns , which is less than the 320 ns specified for the MM5290-2. This parameter is specified at 320 ns for power dissipation reasons, and because the $\mu \mathrm{P}$ is not fast enough to use its half-cycle every 7 -dot cycle or 641 ns , the average cycle time is greater than 320 ns


Figure 12. 8350 Graphics Memory Control Logic

## System Configuration

Figures 13 and 14 together show the system block diagram．The peripheral components of Figure 13 are used with the microprocessor circuitry of Figure 14．The right hand half of Figure 14 is equivalent to the circuitry of Figure 12.

The LS138 address decoder is used for both I／O and memory addressing．Referring to Figure 15 address map，the peripherals are designated as $1 / O$ ，and the EPROMs，ROM，CRTC and dynamic RAMs as memory． With address bit A 15 HI ，the 32k dynamic RAM block is selected．With address bits A14 and A15 LO，the LS138 outputs are selected．A11，A12，and A13 are decoded to
select which one of the LS138 outputs goes LO，so that when memory is addressed，each section is $2 k$ bytes． This includes the CRTC which requires $4 k$ bytes from 3000 H to $3 F F F H$ for 2 pages．The top four address bits select the CRTC and the remaining 12 address bits are latched into the selected register．

When addressing $1 / O$ ，address bits A0－A7 also appear respectively on $A 8$ to 15，so that with $A 6$ and $A 7$ LO，i．e．， I／O address 00 H to 3 FH ，each LS138 output is now 8 bytes selected by A3，A4，and A5．Bits A0，A1，and A2 are then connected as required to the peripherals，to select the addressed byte．

Figure 13．Interfacing to Various Peripherals


Figure 14．Complex Alphanumeric／Graphics／Symbol Display Terminal

## Peripherals

## I/O Port

IN OOH or OUT 00H select the 8-bit parallel I/O port, which basically is two octal latches with tri-state outputs. The 8 output bits may be connected to a master 8 -bit data bus. When an external 8 -bit data word is latched into the input octal latch, an interrupt causes this to be enabled on the $\mu \mathrm{P}$ data bus, when acknowledged with the instruction IN 00 H . To output to the master databus, OUT 00 H causes the $\mu \mathrm{P}$ data to be latched into the output latch and this also provides an external interrupt to the master system. The master can then read this data by enabling the output octal latch. Data can be transferred fast because the I/O port normally has the highest priority interrupt (IR 3 of the 8259), when required.

## Interrupt Controller INS8250

This was also mentioned in an earlier section. At initialization, it is set up to remain in the fully nested mode, so that only higher priority interrupts may interrupt an existing interrupt. Otherwise a lower priority interrupt has to wait for the higher one to finish. Normally the horizontal sync interrupt to IR2 is masked off if there is no need to change ROW START or soft scroll display data off the screen line by line. The I/O address to select the 8259 can be either 10 H or 11 H ; refer to the 8259 data sheet and the software to determine whether A0 is ' 0 ' or ' 1 '. Each interrupt roútine has to end with a SET END OF INTERRUPT instruction.

## Keyboard

The instruction IN 18 H reads the ASCII data on the keyboard after a keyboard interrupt has been acknowledged.

## Serial I/O Using the ACE INS8250

The INS8250 with its associated EIA RS 232 interface allows serial data to be received or transmitted 8 bits at a time, with the instructions IN 20 H or OUT 20 H . The baud rate is previously determined as described in the software section. Other ACE registers may be accessed, by connecting $A 0, A 1$ and $A 2$ of the $\mu \mathrm{P}$ address bus to the same designations on ACE, so that ACE addresses are from 20 H to 26 H . During block transfers, such as dumping a picture on the screen into an external memory, or loading from the memory, the higher priority inputs can be masked off for fast transfers.

## Baud Rate Switch

See 'Baud Rate' for application, the instruction OUT 28 H will read the 4 switch positions.

## A/D Converter ADC0808

This 8 analog channel, 8-bit AID converter, has first to be initializeded to commence a conversion on one of the channels. Address bits A0, A1 and A2 are used to select the channel, so that instruction OUT 3 nH starts a conversion on INPUT n . The conversion takes about $100 \mu \mathrm{~s}$ with the 780 kHz clock, so the $\mu \mathrm{P}$ can continue operating during conversion. The END OF CONVERSION signal then interrupts the $\mu \mathrm{P}$, which when acknow-
ledged reads the 8-bit data with the instruction $\operatorname{IN} 3 n \mathrm{H}$, although n is not important in reading the A/D.

The A/D converter being only one 28 -pin chip, is ideal for demonstrating the graphics capabilities of the system. For instance, an $x-y$ joystick can be connected to INPUT 0 and INPUT 1, so that the movement of the joystick draws on the screen.


Figure 15. I/O and Memory Map

## System Operation and Software

The software was developed purely for demonstration purposes to show the versatility and power of the system. All the software has been tested, but the system could be much more powerful with additional software. The 13 k bytes of back-up RAM are also useful in this respect. The software was developed on National's STARPLEXTM Development System. The instruction set so far is just under 4 k bytes, so two 2716 's are used, but these may be replaced by 2732 's if the chip select pins are reconnected, so that extension up to 8 k bytes is possible with no extra IC sockets.

## Parameter Definitions

The software is structured as in Figure 16. The philosophy was to make it versatile, easy to understand, and easy to modify or add to.

The registers are stored in the dynamic RAMs starting at FEOOH in the non-display section. The Top of Stack is also in the RAMs at the highest location, FFFFH. This allows for about 240 nested two-byte PUSHes or CALLs, which is comfortable. Any register may easily be relocated merely by changing its address, similarly any new registers may be added to the list.

The addresses of the various memory and I/O locations are also listed and defined in the front section so these can be changed as desired.

For complete versatility, the display parameters are also listed in the front section so that any different value of parameters from those listed need be changed only in this section. The values of the parameters or constants are those of the standard DP8350 around which the hardware has been designed.

Thus by defining most parameters in the software once, at the beginning, the subsequent routines/subroutines will be valid for different applications and should not need to be altered, merely added to. Not many macros were used in order to save EPROM instruction space.

## Interrupt Entry Locations

These are in 8 -byte increments beginning at 0010H. The 16 bytes before this are saved for power-up initialization to disable interrupts and set Top of Stack.

Each interrupt location calls that interrupt subroutine. At the end of the subroutine, the system returns to output an END OF INTERRUPT to the 8259, and then returns to the original subroutine in progress when the higher priority interrupt occurred. If no interrupt was in progress, the program returns to the WAIT LOOP which enables all unmasked interrupts to the $\mu \mathrm{P}$.

## Look-Up Tables

This has three sections. First, the BAUD RATE DIVISOR look-up table contains all the 16 -bit divisors required for baud rates from 110 baud to $19 k$ baud.

The next look-up table contains PROGRAM LABELS, used in the SEARCH FOR PROGRAM subroutine. The first row contains all the first characters of the program labels, the second row contains the second character, up to the fourth row contains the fourth character. Each program consists of four characters.

The third table is the address list so that once the SEARCH subroutine has located the desired label, it alters the program counter to the equivalent section of this table, which then calls up the program requested.


Figure 16. Graffiti - Software Structure

## System Initialization

After disabling interrupts and setting Top of Stack, the 32 k addresses of RAM are cleared one byte at a time, so that the screen is blank within half a second of switchon. The cursor is then homed to the first character position. First the Top of Page register is set to 0 in the CRTC and then the cursor register is set to 0 , both in the RAM and the CRTC. The column count is also reset.

The ACE is next set up including the baud rate (see Baud Rate section). Next, the Interrupt Controller is set up, and after this the system enters the WAIT LOOP system, enabling the interrupts to wait for an interrupt.

## Interrupts

1) Horizontal Interrupt is normally masked off but may be unmasked for two reasons: either during scrolling, so that each row can be soft scrolled off the screen a line at a time, or during editing to delete a row, so that a jump in ROW START to the next row has to occur every frame at this new row. This new row must be loaded after horizontal blanking of the last line before the jump row is to begin.
Note that if the ROW START register is not loaded, each row start address is the last display address incremented.
2) Port Interrupt is normally masked off, but must be unmasked if transfer of data to a master system is necessary.
3) Vertical Interrupt is used for two purposes. One is to scroll the display by one row, once the scroll semaphore bit has been set in one of the associated subroutines, this is begun at vertical interrupt so that screen flicker does not occur. The other is to change a graphics display every frame so that smooth transition of a subject across the screen is attained. An example of this is the program PONG. The flow chart for Vertical Interrupt is shown in Figure 17.
4) ACE Interrupt is by far the most complex because data received by this chip then has to be operated on to determine what action to take. The flow chart for ACE Interrupt is shown in Figure 18. Assuming the interrupt is because ACE has received data available, the ASCII data is checked for a function input. If not a function, but a program is already in progress awaiting inputted data, then this character is saved in the Input Character register. If the character was entered while the cursor was in the first four positions of a row, then the character is saved in a register determined by the column position of the cursor. This saves the character to recall it in a lookup comparison later, while searching for a program. Unless the ASCII code was a function, the character is displayed in the cursor positon (see Displaying Characters).

If the ASCII code entered is a function, then first CARRIAGE RETURN is checked for. If negative, then all the other functions are checked for and if positive, that particular function is executed. If the input is in fact a carriage return, then a check is made to see if the cursor was in the 5th position, signifying a four character graphics program has been requested. The system then goes to search in a look-up table for a program corresponding to the four ASCII characters entered in order. If a program is found, the system then calls the requested graphics program and executes it. If not, then a carriage return is executed.
5) Keýboard Interrupt in most systems is a simple subroutine, merely accepting the ASCII data word from the keyboard and outputting it to the ACE (see Displaying Characters).
6) $A / D$ Converter Interrupt sets the A/D semaphore bit.


Figure 17. Vertical Interrupt Flow Chart


Figure 18. ACE Interrupt Flow Chart

## Functions

A number of dumb terminal functions are available with the present software: carriage return, line feed, advance cursor, backspace, up cursor, tab 8 postions, clear row, clear row right of cursor, scroll up one row, and selecting attributes. Attributes available are halfintensity characters and character inversion. Each 7-dot location has its own attribute bit.

## Baud Rate

The 4-bit BAUD SWITCH is used to select the BAUD RATE at switch on, or during operation if CTL E is entered. The $\mu \mathrm{P}$ then reads the switch setting and loads the corresponding 16 -bit BAUD RATE DIVISOR into the INS8250 Asynchronous Communications Element. Baud rates from 110 to 19 k are available, and up to 56 k is feasible if the 8080A-2 $\mu \mathrm{P}$ is selected for fast data rates.

## Displaying Characters

When a key is depressed, the keyboard outputs the ASCII code of the key selected, which is read by the $\mu \mathrm{P}$ when the keyboard interrupt is acknowledged. The $\mu \mathrm{P}$ then outputs the same ASCII data to the INS8250 ACE to be transmitted serially via the RS232 interface. This caǹ be connected to a main computer, or an identical terminal, or back to the serial input of the ACE. When the ACE receives the returning 8 bits, it outputs a RECEIVED DATA AVAILABLE INTERRUPT or RCDA. The received data is then read by the $\mu \mathrm{P}$, which selects the ASCII character from the 128 character ROM (MM52116FDW) using the ASCII code as address. The alphanumeric character is copied line by line into the dynamic RAM in the position of the cursor.

Initially all RAM locations are ' 0 ' and the dots are written as ' 1 ', in a 7 -dot word. See Figure 19. Then every frame, as the 8350 scans each line, the 7 -dot word for each character postion is latched from the RAM into the 7-bit shift register, and outputted serially during the next 7 -dot cycle so that each ' 1 ' appears as a dot. The standard ASCII characters are displayed in a 7 line by 5 dot format or font. The 7 lines are copied line by line into the first 7 lines of the 10 line character field, leaving lines 7 through 9 as vertical spacing between characters. Data bits 1 through 5 are used for characters, leaving dots 0 and 6 as spacing between adjacent characters. The keyed character then appears on the screen and the cursor is incremented to the next position.

## Additional Symbols

An additional 2716 EPROM with pre-programmed electronic symbols can be selected instead of the ROM, so that circuit diagrams can be drawn on the screen. Each symbol in the EPROM can be 10 lines of up to 7 dots so that each character may be continuous into the next - a necessity for circuit diagrams. The EPROM is selected by typing CTL Z on the keyboard and then a key, which can be either upper or lower case. This then displays the appropriate symbol in a similar manner to an alphanumeric character. To return to alphanumerics again, another CTL $Z$ is required from the keyboard.

Two sequences are also stored in this EPROM, at addresses 1 D 00 H and 1 E 00 H . When either of these are called up by the program DRAW, a circuit diagram is drawn on the screen. This is an efficient way of storing
circuit diagrams. Each circuit sequence, requires about 200 bytes, which is not a lot to cover most of the screen, much less than the 19 k bytes normally required to save every dot.

Although the symbol EPROM was programmed for electronic symbols, other kinds of symbols may be programmed into this EPROM, such as mechanical symbols.

Programming this EPROM is not easy. Assuming ASCII characters are to be used to select each symbol, then the addresses $A_{6}, A_{5}, A_{4}$ must be $100,101,110,111$ corresponding to ASCII codes 4 XH to 7 XH , where X is address $A_{3}, A_{2}, A_{1}, A_{0}$. The 4 lines LC 3, LC 2, LC 1 and LC 0 go to address bits $A_{10}, A_{9}, A_{8}, A_{7}$. The EPROM is selected with $00011 B$ to $A_{15}, A_{14}, A_{13}, A_{12}, A_{11}$. In other words, to select the first line of character $A(41 H)$, the address would be 1841 H , and for the second line 18 C 1 H etc.


Figure 19. Displaying a Character

## Locating the Position of a Dot

The standard DP8350 displays 80 horizontal characters for each of 24 rows，each character field comprising 10 lines of 7 dots．Thus there are $80 \times 7$ or 560 horizontal dots and $24 \times 10$ or 240 vertical dots in the display．Let the value of the horizontal dot position be $x$ ，where $0 \leqslant x$ $<560$ ，and $y$ be the vertical dot position，where $0 \leqslant y<$ 240．Refer to Figure 20.
If the $x$ and $y$ values are inputted to the microprocessor， it can then compute the character position，the line number and the dot position number．First，the Row Number $r$ is INTEGER $(y / 10)$ ．This then has to be multiplied by 80 to produce the ROW START number． The Column Number then has to be added to this to obtain the Character Position Number，where the Column Position $c$ is INTEGER（ $x / 7$ ）．The line of the row is $(y-r)$ ，and the dot number is $(x-c)$ for the computed character position．

For the 8080 microprocessor，multiplication and division of numbers is laborious and time consuming．It is there－ fore easier to use the program subroutine shown in Fig－ ure 21 to compute the character position，line number， and dot number．A separate subroutine then computes the dot word from the dot number．This 7－dot word is then ORed with the word already in the computed dyna－ mic RAM location．All this can be demonstrated using the program PLOT．

This computation takes an average of $300 \mu \mathrm{~s}$ and a maximum of $500 \mu \mathrm{~s}$ ．Hence up to 3,000 dots can be plotted per second for any values of $x$ and $y$ to．create a graphics display．

A good demonstration of the graphics capability is to connect an $x$－y joystick to two analog inputs of the A／D converter and by selecting the program MOVD（move dot），moving the joystick．The joystick can be moved quickly from one extreme to another and all dots on the way are displayed．This program can also use a dot as the cursor，using the joystick to select its position，and then to depress keys whenever a desired character is required at the character position of the dot．

## Dot Word Transfers

With the use of the ACE，it is possible to unload the contents of the RAM into either an identical terminal to copy the display，or to store it in a main computer．It can then be recalled from the computer at a later date and re－loaded into the RAM to be displayed．Or if desired， sections of the display can be transferred．Copying from or to the display can be fast，because 7 dots are read or written at a time．An example of this is to use the programs SAVE and LOAD．A section of the display （such as a circuit diagram）can be saved in the back－up RAM，and then loaded back on to the display in a different area．The diagram appears almost instantly．

This extra 13k bytes of back－up RAM can also be used as additional memory for in system emulation of programs，or for powerful computing capability for graphics calculations．


ROW $r=\operatorname{INTEGER}(y / 10)$ ，LINE $L=y-r$
COLUMN $\mathrm{c}=\operatorname{INTEGER}(\mathrm{X} / 7)$ ，DOT NUMBER $\mathrm{d}=\mathrm{x}-\mathrm{c}$
DOT AT LOCATION $x, y$ IS IN CHARACTER POSITION $p$ ，LINE L，DOT NO．d，WHERE $p=80 r+c$

Figure 20．CRT Display／8350 Character Address Positions


Figure 21. Flow Chart to Add Dot $x$, $y$ to Display

## Graphics Programs

To perform various graphics functions it was decided to select the necessary software with four letter program labels, followed by a carriage return. As long as the label derived starts at the first column of a row, the program requested is called up and executed. Some programs request information from the operator. PLOT is an example of this, where the values Y 1 and X 1 are requested by the display. The user types in the desired values in normal decimal, signifying the end of the number with a carriage return. After both $y$ and $x$ have been entered, the program continues, in this case plotting a dot at $\mathrm{Y} 1, \mathrm{X} 1$.

## Conversion of Entered Decimal Numbers

The conversion of the decimal numbers entered and saved in the Input Number registers, is performed by the subroutine ENTR. First the last decimal number entered (obviously units) is tested for ASCII number units and then saved. The second number (tens) if entered, is then tested and decremented until 0 is reached, and each decrement, 10 is added to the total number. Then the third number (hundreds) is tested and decremented to 0 , each time 100 is added to the total. At the end of the conversion, $H, L$ register contains the total number in binary. This is then saved in the respective register.

## Conversion of 2 Hexadecimal Characters to an 8-Bit Word

This subroutine takes 2 ASCII characters each in the range 0 to 9 , A to $F$, and converts them to a binary word. First, the 3 ASCII code bits are masked off the number first entered. This is shifted left 4 times and added to the masked off 4 bits of the second number entered. This 8 -bit word is now 7 dots plus one attribute bit. With this method, it is easy to write/read words quickly on to the display, in the selected location. This can be demonstrated with the program DMPI (dump-in) as in the next two sections.

## Display Loading

The starting address is first entered (anywhere from 8000 H to FDFFH) by keying in the first two hex numbers when requested by $B=$ (byte), no carriage return, then the last two hex numbers. This is repeated for the end address. The bytes are then entered 2 ASCII characters at a time. If the addresses are between 8000 H and CFFFH, the words will appear on the display. For example, 7 F will appear as 7 dots, or 83 will appears as the 2 right-hand dots with attribute. In this way a picture can be loaded on to the display.

## Use of Back-up RAM

If the DMPI addresses are between D 000 H and FDFFH. the information is stored in the back-up RAM. This is useful for in-system emulation, for example. By calling up the program EXTO (External 0), if a program has previously been loaded in the back-up RAM, starting at address DOOOH, this program will then be executed after EXTO, carriage return. Another use of this section of RAM is the storage of different sequences of circuit diagrams other than those in the symbol EPROM. The program DRAW can then call up the starting address.

## Additional Software

The power and versatility of this system is easily demonstrated with the existing software. This can be added to as required with new software, calling up existing subroutines where possible. Up to $4 k$ bytes of additional software can be incorporated without any hardware modifications (other than moving two links to select 2732 s instead of 2716 s ).

## Conclusion

So using all National Semiconductor ICs, at a cost of a few hundred dollars. the hardware for an intelligent terminal with full graphics capability can be fitted on one BLC80/SBC80 size card. The design is easily expandable to systems requiring color. The biggest modification is to the memory; instead of one bit per dot, 3 bits are required for blue, green, and red, to give 8 possible combinations per dot. A small number of extra logic ICs are required, as are minor additions to the software. To select the color, a CTL key can be used followed by the code for the color. This color will then be written until changed by the CTL key. A different CTL key followed by a number could previously have set the background.

AN-243




AN-243




Layout of DP8350/INS8080 Graphics

Present Capabilities of Alphanumerics/Graphics System
Dumb Terminal Functions
** All 128 ASCII Characters Displayable
** Space
** Carriage Return
** Horizontal Tab
$(\rightarrow)$ or (CTL L)
** Backspace
$(\leftarrow)$ or (CTL H)
** Linefeed
( $\downarrow$ ) or (CTL I)
** Vertical Tab
( $\uparrow$ ) or (CTL K)
(CTL R) with SW-1 or S-3
** Select/Deselect Attribute
(Tab) (CTL T)
(CTL X)

* Clear Cursor Row
** Clear Row Right of Cursor
(CTL S)
** Initialize System
(CTL A)
** Select Baud Rate from 110 to 19,200 Using S-1 and CTL E
** Scrolling Upwards


## Non-Standard Character/Symbol Selection

** By selecting CTL Z, symbols can be displayed for each key of the keyboard, including shifted and control keys. Also can deselect back to standard ASCII characters with CTL Z.

## Graphics Programs

*CLSC: Clears screen only, leaving 13k back-up RAM unaffected.
*LIST: Lists all graphics programs.
*PLOT: Plots a dot at $X, Y$. $X$ is the number of horizontal dot positions from the left of screen, from 0 to $7 \times 80$ for the 8350 , i.e., $0 \leqslant x \leqslant$ 559. $Y$ is the number of vertical dots from the top of the screen, from 0 to $10 \times 24$, i.e, $\leqslant$ $0 \leqslant y 239$. The operator keys in the decimal values of $Y$ and then $X$ when requested by the display.
*VLIN: Draws a vertical line between $Y 1$ and $Y 2$ at $X$. These values are entered decimally by keyboard when requested by the display.
*HLIN: Draws a horizontal line between X 1 and X 2 at Y1. These values are entered decimally by keyboard when requested by the display.
*RECT: Draws a rectangle linking lines $\mathrm{X} 1, \mathrm{X} 2, \mathrm{Y} 1$, and $Y 2$.
*PONG: Bounces a dot around the screen between the four walls of the display.
*DRAW: Draws a diagram on the screen from a sequence of operations saved in ASCII code in memory. The START address of the sequence is determined by the first four hexadecimal characters entered on the keyboard. The address 1D00H selects a DC voltage restoring circuit sequence located in the symbol EPROM. Address 1 E 00 H selects a logic circuit and waveforms. Test sequences can be loaded into back-up RAM using program 'DMPI' at the starting and end address entered. This start address is then called up by 'DRAW.' The end address must contain 0 (zero).
*SAVE: Saves in the back-up RAM a section of display contained within rows R1 to R2, and columns C1 to C2. These values are entered decimally by keyboard when requested by display. The start address in the back-up RAM is selected by the first four hexadecimal characters entered on the keyboard.
*LOAD: Loads from the back-up RAM to a section of display bounded by R1, R2, C1, C2. These values are entered decimally by keyboard when requested by the display. The back-up RAM start address is selected as in SAVE.
*DOTS: Plots $N$ dots on any line Y 1 at postions X 1 , Y1: . . XN, Y1; and then any new line entered in decimal by the operator. Ends the program by entering 0 (zero) when the next Y 1 is requested.
*MOVD: Uses the 8-channel 8-bit A/D converter to monitor the voltages on a X-Y joystick, an inhibit-draw switch, and an exit-program switch. In the DRAW mode consecutive dots are plotted to create a picture as described by the movement of the joystick. All these input signals are connected to the first A/D socket. In the inhibit DRAW mode the dot is moved around by the joystick as a cursor, and by keying in from the keyboard the desired charcter, this character will appear in the character field of the dot.This moving dot can be used to erase existing dots, or erase characters by keying 'SPACE' in the desired position. To exit the program, set the EXIT program switch in EXIT-DRAW mode with the Inhibit-Draw Switch in INHIBIT.
*WAVE: Uses the A/D converter to create waveforms on the screen when the signals are connected to the second $A / D$ socket.
*DMPO: Unloads any part of RAM to an external system starting at an address keyed in by the operator in hexadecimal characters (four) and ending at another similarly entered address. The RAM is unloaded 7 dots at a time per line of character and converted to two ASCll characters and then transmitted serially.
*DMPI: Loads any part of RAM from an external source (or the keyboard) starting at an address selected by the first four hexadecimal characters entered on the keyboard and ending at another similarly entered address. The RAM is loaded 7 dots at a time per line of character, keyed in by two hexadecimal characters, for each word. The addresses selected can be display addresses 8000 H to CFFFH or back-up RAM addresses D000 to FFFFH (warning: FEOOH upwards are registers and FFFFH downwards are stack). Thus a complete . picture could be loaded on to the display. Alternately a program could be loaded into back-up RAM at EXTO (D000H), EXT1 $(\mathrm{D} 800 \mathrm{H})$, EXT2 $(\mathrm{E} 000 \mathrm{H})$, or EXT3 $(\mathrm{F000H})$. the characters 'EXTn' can then be typed in on the keyboard and this will then select the instructions beginning at address EXTn. Thus in-system emulation is easily accomplished.
*EXTO: Executes a program beginning at RAM address D 000 H . The program must previously have been entered using DMPI selecting DOOOH as the starting address.
*EXT1: As EXT0 but starts at D800H.
*EXT2: As EXTO but starts at E000H.
*EXT3: As EXTO but starts at FOOOH .

# Software Design for a High Speed (38.4 kbaud) Data Terminal 

National Semiconductor
Application Note 270
Wong Hee
Nick Samaras
February 1982

## INTRODUCTION

This application note describes a high speed CRT terminal designed around the DP8350 CRT controller and the INS8080 microprocessor. The hardware is a modified version of the circuit described in Application Note AN-199. The software was redesigned and optimized for terminal speed and function. In its present form it is upwards compatible with the Hazeltine 1500 video terminal and has a limited graphics capability. Furthermore, it is able to communicate with a host computer via an RS-232 port, at 38.4 kbaud, without using fill-in characters or handshaking. One 2 k by 8 EPROM contains all the software required to implement the terminal. An optional EPROM can be used to add features such as menu display or to transform the terminal into a calculator (in the local mode). The absence of the second EPROM does not affect the operation of the terminal as the software checks for its presence.

## DATA TERMINAL FEATURES

- Modes: remote/local
- Limited graphics
- Window scrolling
- Line transmitting and local editing
- Hazeltine 1500 compatible*
- Video display: two pages, $24 \times 80$ characters/page
- Upper/lower case
- Scrolling plus screen roll up/roll down
- Cursor: blinking (two rates)
- Line, character insert/delete
- Attributes: dual intensity/inverse video
- Full duplex RS-232 port; 110-38400 baud
- Keyboard input: 7-bit parallel
- Full cursor control and addressing
- Cursor enable/disable
- Single board (BLC/SBC) compatible design

[^30]
## UNIQUE FEATURES

Graphics Capability: The graphics capability of this terminal, although limited by the number of symbols (34), proves to be very helpful. Typical uses include digital waveform generation (e.g., logic analyzer display), and graph oriented displays such as histograms. A graphics menu is available in the local mode. Entering $1 Q^{\dagger}$ from the keyboard will result in a two line menu display. Line 23 displays upper and lower case characters, while line 24 displays the corresponding graphics symbols (see Figure 3). In local, entering †B will switch the terminal to the graphics mode; the ESC key can be used to exit. In remote mode, the format requirements for graphics display generation are summarized by the flowchart shown at the bottom of this page.

The same flowchart can be used in local, if the "lead-in" $\dagger \dagger$ block is omitted.

Typical transmission sequences are:
7E, 02, 42, 10, 1B
7E, 02, 63, 10, 10, 10,...,10, 1B
7E, 02, 42, 8, 8, 8, 4A, 7E, 0C, 7E, 0C, 1B
All the graphics symbols, along with the upper and lower case characters, are coded into one 2716 EPROM. As a result, both the character set and the graphics symbols may be customized. The total number of available fonts is 128. The field on each displayed character is 7 rows by 10 columns. The alphanumeric symbols occupy a 5 by 7 subfield typically, except for those requiring descenders; they occupy a 5 by 9 section, while the graphics symbols utilize the whole 7 by 10 field.

Transmit: The data terminal can transmit one line of text upon receipt of the 14 H code from the keyboard in local mode: Alternately, the host CPU can request transmission by sending 14 H prefixed by the 7 E lead-in code.

[^31]

[^32]The same function can be used in a relatively unconventional way when programming in BASIC. The majority of BASIC interpreters used in small business systems or home computers incorporate a line-oriented editor, almost adequate for most of the tasks they have to perform. The basic problem with such editors is that they cannot change the flow of the program easily. In other words they cannot change line numbers. This is a shortcoming, as it is both annoying and tedious having to retype segments of text in order to change the program flow, just because the editor cannot handle altering line numbers only.

This terminal offers an efficient solution to this problem. Simply stated, it allows changing line numbers only. Here is a brief description of a typical sequence leading to text and/or line number modification. Let us assume that a BASIC interpreter is used and that the program that needs to be changed is in memory. Using the list command, the program lines to be modified can be displayed. Now, while in the Command Mode of BASIC, the terminal is switched to local. The user has effectively at his disposal a screenoriented editor. The cursor can be moved about and text changed as desired; that, of course, includes line numbers. When the editing is completed, the user positions the cursor on the line that was altered and types 1 T . In response, the cursor scans the line, inverting the attributes. At the same time the line is transmitted to the host CPU in the same order as it was scanned, from left to right. Attribute inversion serves as feedback to the user. After the last character of each line has been transmitted, the cursor returns to the beginning of the following line. As a result, consecutive IT keyboard entries transmit successive lines. Thus, altering the flow of a BASIC program involves entering the local mode, changing line numbers, transmitting the modified program lines, and switching back to on-line operation. All this can be accomplished at a fraction of the time usually required otherwise. Finally, entering similar lines of text such as the ones found in "PRINT" statements, can be accomplished easily by switching to local, typing the first line and transmitting it; then moving the cursor up one line, changing the line number along with parts of the text that are different, retransmitting the line, and so on. In this way the user can create a long program segment while operating repetitively on one line.
Insert/Delete with Range: This is a rather unusual function that can assist in generating psuedo "screen window" effects. Specifically, a pre-selected number of display lines can scroll while the rest of the display remains fixed. Each "window" is defined as N lines by 80 characters, where: $1<N<48$, counting from the current cursor location to the end of page. The brief BASIC program that follows demonstrates the use of this function. In this example the display lines 1 through 4, and 19 through 24 remain "frozen". The message ( 100 lines long) is displayed on lines 5 through 18, demonstrating the scrolling of a section of the display.

```
100 PRINTCHR$(&H7E) + CHR$ (&H11) + " d";
110 FORI= 1 TO 100
120 PRINT CHR$ (&H7E) + CHR$ (&H1D) + CHR$ (&H49)
    + CHR$ (12);
130 PRINT, "WINDOW SCROLLING LINE:", I,
    CHR$ (&HOD);
140
```

80 Character Software FIFO: This is one of the key items that allows terminal communication at 38.4 kbaud without handshaking. An 80 character first-in, first-out software buffer is used. The incoming characters are stored temporarily in this buffer, while the microprocessor is servicing interrupts. As time becomes available, the characters are retrieved from the FIFO and processed. That includes performing a terminal function or moving an ASClI character to the video memory. The software allows for a large number of concurrent service requests such as row start, keyboard, as well as multiple ACE interrupts.

Fast Service Routine for Row Start Interrupt: Conventional row start address look-up and loading are not done during the row start interrupt time; instead, a simple row counting routine is used. The terminal count (a software counter) generates a triggering signal for video RAM wraparound address loading. The use of this technique improves the system throughput substantially. Cursor and Top of the Page address loading (i.e., writing to the appropriate DP8350's registers) is done during the vertical retrace interval.

Keyboard Controlled Mode Selection: The operating mode of the terminal can be selected from the keyboard. To aid the user in identifying which mode the terminal is in, two cursor blinking rates are used. The low rate indicates remote mode; a high rate indicates local.

Other functions that can be selected from the keyboard are:

1) Upper/lower case. The default mode upon power up is determined by reading the SW3 switch setting.
2) Next page. A software switch that selects for display page one or two.

Read Cursor: In the local mode the present cursor location can be displayed on line 24, columns 79-80. For example, if the cursor is located on line 8 , column 66, entering IE from the keyboard will result in a display of "Ag" at the bottom right hand corner of the screen. This can save time in looking up the ASCII equivalent codes of the $\mathrm{X}, \mathrm{Y}$ cursor coordinates to be used in cursor addressing. (Note that, I $\mathrm{E}=\mathrm{ENQ}=05 \mathrm{H}$.)

The following is an example of how this could be used in a BASIC program.
PRINT CHR \$ (\&H7E) + CHR $\$(\& H 11)+" A g "$
Upon execution of the above statement, the cursor will move to line 8 , column 66.

Menu Display: In the local mode the user has access to a menu display that summarizes the terminal's functions, along with the corresponding control codes (see Figure 1). This feature is optional and resides in EPROM \#2. The important thing to note is that various kinds of menu/HELP displays can be implemented easily in this fashion. This function can be accessed from the keyboard. Alternately, a dedicated HELP key (that generates the 1D code) can be used.

## ACKNOWLEDGEMENTS

We would like to thank Barry Siegel for his invaluable guidance and support. Also we would like to thank Ron Christopherson for contributing so much of his time to this project.


FIGURE 1. Sample Menu Display

## Character Generator Fonts



FIGURE 2. Sample Character Font


FIGURE 3. Graphics Menu Shown at the Bottom of the Screen

A complete listing of the software for the "High Speed Data Terminal" can be found on pages 5-84 through 5-103. A HEX dump of the character generator set is included on pages 5-82 and 5-83 and the schematic diagram on pages 5-79 and 5-80.


AN-270


All pull-up resistors $=4.7 \mathrm{k} 1 / 4 \mathrm{~W}$

## Functions

## Cursor Move/Control

Line feed
Carriage return
Tab
Cursor up
Cursor down
Cursor left
Cursor right
Home
Home and clear
Enable cursor
Disable cursor
Address cursor
Read cursor

Insert
Character insert
Line insert
Line insert with range
Delete
Character strip
Character delete
Line delete
Line delete with range
Clear to end of line
Clear to end of page
Miscellaneous
Local/remote
Upper/lower case
Next page
Keyboard lock
Keyboard unlock
Bell

## Special Functions

Function menu
Graphics on
Graphics off
Graphics menu
Line transmit
Foreground follows
Background follows
Clear foreground
Scale
Roll up
Roll down

On-Line / Local
Remarks
$O A / O A$
$O D$ / OD
09 / 09
7E, OC / OC
7E, OB / OB
$08 / 08$
$10 / 10$
7E, 12 / 12
7E, 1C / 1C
7E, 03 / 03
7E, 06 / 06
7E, 11, X, Y I
7E, 05 / 05

7E, 1E / 1E
7E, 1A / 1A
7E, 1D,49, Y

7E, 04 / 04
7F / 7F
7E, 13 / 13
7E, 1D,53,Y /
7E, OF / OF
7E, 17 / 17

100
1 7E
7E, OE / OE
7E, 15 / 15
7E, 03 / 03
07 /
$/ 1 D$
7E, $02 / 02$
7E, 1B / 1B
/ 11
7E, 14 / 14
7E, 1F / 1F
7E, 19 / 19
7E, 18 / 18
/ 07

7E, $01 / 01$
7E, 16 / 16

| ADDR | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | B | 9 | A | B | c | D | $E$ | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 14 | 14 | 14 | 14 | 14 | 14 | 14 | 14 | 14 | 14 | 0 | 0 | 0 | 0 | 0 | 0 |
| 10 | 0 | 0 | 0 | 7 C | 7 C | 7C | 1 C | 1 C | 1 C | 1 C | 0 | 0 | 0 | 0 | 0 | 0 |
| 20 | 10 | 1 C | 1 C | 1 C | 1 C | 1 C | 1 C | 1 C | 1 C | 1 C | 0 | 0 | 0 | 0 | 0 | 0 |
| 30 | 14 | E | 14 | 8 | 14 | 8 | 14 | 8 | 14 | B | 0 | 0 | 0 | 0 | 0 | 0 |
| 40 | 0 | 0 | 0 | 55 | 2 A | 55 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 50 | 0 | 0 | 0 | 7F | 7F | 7F | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 60 | 1 C | 1 C | 1 C | 7C | 7 C | 7 C | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 70 | 10 | 1 C | 1 C | 1 F | 1 F | 1 F | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 80 | 1 C | 1 C | 1 C | 7F | 7F | 7F | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 90 | 1 C | 10 | 1 C | 7C | 7 C | 7 C | 1 C | 1 C | 1 C | 1 C | 0 | 0 | 0 | 0 | 0 | 0 |
| AO | 1 C | 1 C | 1 C | 1F | 1 F | 1 F | 1 C | 1 C | 1 C | 1 C | 0 | 0 | 0 | 0 | 0 | 0 |
| EC | 1 C | 1 C | 1 C | 7F | 7F | 7F | 1 C | 1 C | 1 C | 15 | 0 | 0 | 0 | 0 | 0 | 0 |
| CO | 0 | 0 | 0 | 7F | 7F | 7F | 10 | 1 C | 1 C | 1 C | 0 | 0 | 0 | 0 | 0 | 0 |
| DO | 0 | 0 | 0 | 1 F | 1 F | 1 F | 15 | 10 | 1 C | 15 | 0 | 0 | 0 | 0 | 0 | 0 |
| EO | 1 | 3 | 7 | E | C | 18 | 38 | 70 | 60 | 40 | 0 | 0 | 0 | 0 | 0 | 0 |
| Fo | 40 | 60 | 70 | 38 | 18 | C | E | 7 | 3 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| ADDR | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | $B$ | 9 | A | B | C | D | E | F |
| 100 | 0 | 0 |  | 1 C |  | $3 E$ | $3 E$ | 3 E | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 110 | 0 | 0 | 0 | 0 | 78 | 8 | 8 | B | 8 | 8 | 0 | 0 | 0 | 0 | 0 | 0 |
| 120 | 8 | 8 | E | 8 | 8 | 8 | 8 | B | 8 | 8 | 0 | 0 | 0 | 0 | 0 | 0 |
| 130 | 0 | 0 | 3 E | ここ | こ2 | 22 | 22 | 3 E | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 140 | 0 | 0 | 8 | 1 C | 3E | 1 C | Q | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 150 | 0 | 0 | 0 | 0 | 7F | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 100 | 8 | B | 8 | 8 | 78 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 170 | 8 | 8 | 8 | 8 | F | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 180 | 8 | 8 | 8 | 8 | 7F | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 190 | 8 | 8 | 8 | 8 | 78 | 8 | 8 | 8 | 8 | 8 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 AO | 8 | 8 | 8 | 8 | F | 8 | B | B | 8 | 8 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 BO | 8 | 8 | 8 | 8 | 7F | 8 | 8 | 8 | 8 | B | 0 | 0 | 0 | 0 | 0 | 0 |
| 100 | 0 | 0 | 0 | 0 | 7F | B | 8 | 8 | 8 | 8 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 D0 | 0 | 0 | 0 | 0 | F | 8 | 8 | B | 8 | 8 | 0 | 0 | 0 | 0 | 0 | 0 |
| $1 E 0$ | 1 | 2 | 2 | 4 | $E$ | 8 | 10 | 20 | 20 | 40 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 FO | 40 | 20 | 20 | 10 | 8 | E | 4 | 2 | 2 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |


| ADDR | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 200 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 210 | 0 | 8 | 8 | 8 | 8 | 8 | 0 | 8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 22c | A | A | 14 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 230 | 0 | 0 | 14 | 3E | 14 | 3 E | 14 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 240 | 0 | 8 | 1 E | 28 | 1 C | A | 3 C | 8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 250 | 0 | 32 | 32 | 4 | 8 | 10 | 26 | 2t | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 260 | 0 | 8 | 14 | 14 | 18 | 2 A | 24 | 1 A | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 270 | 8 | 8 | 10 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 280 | 0 | 8 | 10 | 20 | 20 | 20 | 10 | 8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 290 | 0 | 8 | 4 | 2 | 2 | 2 | 4 | B | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2AO | 0 | 8 | 2A | 1 C | 24 | $B$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2B0 | 0 | 0 | 8 | 8 | 3 E | 8 | B | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2C0 | 0 | 0 | 0 | 0 | 0 | 0 | 8 | 8 | 10 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 200 | 0 | 0 | 0 | 0 | 3 E | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2EO | 0 | 0 | 0 | 0 | 0 | 0 | 0 | E | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2FO | 0 | 2 | 2 | 4 | 8 | 10 | 20 | 20 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


| ADDR | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 300 | 0 | 1 C | 22 | 26 | $2 A$ | 32 | 22 | 1 C | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 310 | 0 | 8 | 18 | 8 | 8 | 8 | 8 | 3E | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 320 | 0 | 1 C | 22 | 2 | C | 10 | 20 | 3E | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 330 | 0 | 3 E | 2 | 4 | C | 2 | 22 | 1 C | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 340 | 0 | 4 | C | 14 | 24 | 3 E | 4 | 4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 350 | 0 | $3 E$ | 20 | 3 C | 2 | 2 | 22 | 1 C | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 360 | 0 | 1 C | 22 | 20 | 3 C | 22 | 22 | 1 C | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 370 | 0 | 3E | 22 | 2 | 4 | 8 | 8 | 8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 380 | 0 | 1 C | 22 | 22 | 1 C | 22 | 22 | 1 C | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 390 | 0 | 1 C | 22 | 22 | 1 E | 2 | 2 | 1 C | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 3AO | 0 | 0 | 0 | 8 | 0 | 0 | B | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 3B0 | 0 | 0 | 0 | 8 | 0 | 0 | B | 8 | 10 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 3 CO | 0 | 4 | 8 | 10 | 20 | 10 | 8 | 4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 300 | 0 | 0 | 0 | 3E | 0 | 3 E | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 3E0 | 0 | 10 | 8 | 4 | 2 | 4 | B | 10 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 350 | 0 | 10 | 22 | 2 | 4 | 8 | 0 | 8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


| ADDR | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | $c$ | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 400 | 0 | 1 C | 22 | 2 E | 24 | 2 E | 20 | 1 E | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 410 | 0 | 1 C | 22 | 22 | 3E | 22 | 22 | 22 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 420 | 0 | 3 c | 22 | $2 E$ | 35 | 22 | 22 | 3 C | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 430 | 0 | 1 C | 22 | 20 | 20 | 20 | 22 | 1 C | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 440 | 0 | 30 | 22 | 22 | 22 | 22 | 22 | 3 C | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 450 | 0 | 3 E | 20 | 20 | 35 | 20 | 20 | 3 E | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 450 | 0 | 3E | 20 | 20 | 3 C | 20 | 20 | 20 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 470 | 0 | 1 C | 22 | 20 | 20 | 2E | 22 | 1E | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 480 | 0 | 22 | 22 | 22 | 3 E | 22 | 22 | 22 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 490 | 0 | 1 C | 8 | 8 | B | 8 | 8 | 1 C | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 4AO | 0 | 1 E | 4 | 4 | 4 | 4 | 24 | 18 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 4BO | 0 | 22 | 24 | 2 E | 30 | 28 | 24 | 22 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 4 CO | 0 | 20 | 20 | 20 | 20 | 20 | 20 | 3 E | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 4 DC | $\bigcirc$ | 22 | 36 | 2 A | 2 A | 22 | 22 | 22 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 4EO | 0 | 22 | 22 | 32 | 24 | 26 | 22 | 22 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 4FO | 0 | 1 C | 22 | 22 | 22 | 22 | 22 | 1 C | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| ADD | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | c | D | E | F |
| 500 | 0 | 3 C | 22 | 22 | 3 C | 20 | 20 | 20 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 510 | 0 | 1 C | 22 | 22 | 22 | 2 A | 24 | 1 A | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 520 | 0 | 3 C | 22 | 22 | 30 | 28 | 24 | 22 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 530 | 0 | 1 C | 22 | 20 | 1 C | 2 | 22 | 1 C | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 540 | 0 | 3 E | 8 | 8 | 8 | 8 | 8 | 8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 550 | 0 | 22 | 22 | 22 | 22 | 22 | 22 | 1 C | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 560 | 0 | 22 | 22 | 22 | 14 | 14 | 8 | 8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 570 | 0 | 22 | 22 | 22 | 2 A | 2 A | 2A | 14 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 580 | 0 | 22 | 22 | 14 | 8 | 14 | 22 | 22 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 590 | 0 | 22 | 22 | 22 | 1 C | 8 | 8 | 8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| SAO | 0 | 3 E | 2 | 4 | 8 | 10 | 20 | 3 E | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 5BO | 0 | E | 8 | 8 | 8 | 8 | 8 | E | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 5 CO | 0 | 20 | 20 | 10 | 8 | 4 | 2 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 5D0 | 0 | 38 | 8 | 8 | 8 | 8 | 8 | 38 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| SEO | 0 | 8 | 1 C | 2 A | 8 | 8 | 8 | 8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 5FO | 0 | 0 | 8 | 10 | 3 E | 10 | B | 0 | 0 | 0 | - | 0 | 0 | 0 | 0 | 0 |


| ADDF | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | B | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 600 | 10 | 8 | 4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 610 | 0 | 0 | 0 | 1 C | 2 | $1 E$ | 22 | 1E | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 620 | 0 | 20 | 20 | 20 | 30 | 22 | 22 | 3 C | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 630 | 0 | 0 | 0 | 1 E | 20 | 20 | 20 | 1 E | 0 | 0 | 0 | $\bigcirc$ | 0 | 0 | 0 | 0 |
| 640 | 0 | 2 | 2 | 2 | 1E | 22 | 22 | 1 E | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 650 | 0 | 0 | 0 | 10 | 22 | 3 E | 20 | 1 C | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 660 | 0 | 4 | 8 | 8 | 1 C | 8 | 8 | 8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 670 | 0 | 0 | 0 | 1 E | 22 | 22 | 1 E | 2 | 1 C | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 680 | 0 | 20 | 20 | 20 | 3 C | 22 | 22 | 22 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 690 | 0 | 8 | 0 | 18 | 8 | 8 | 8 | 1 C | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 6AO | 0 | 4 | 0 | 4 | 4 | 4 | 24 | 18 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 6 E | 0 | 10 | 10 | 12 | 14 | 18 | 14 | 12 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 600 | 0 | 18 | 8 | 8 | 8 | 8 | 8 | 1 C | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 600 | 0 | 0 | 0 | 36 | 2A | 2A | 2A | 2 A | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 6EO | 0 | 0 | 0 | 3 C | 22 | 22 | 22 | 22 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 6 FO | 0 | 0 | 0 | 10 | 22 | 22 | 22 | 1 C | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| ADDF | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | c | D | E | F |
| 700 | $\bigcirc$ | $\bigcirc$ | 0 | 3 c | 22 | 22 | 3 C | 20 | 20 | 0 | $\bigcirc$ | 0 | 0 | 0 | 0 | 0 |
| 710 | 0 | 0 | 0 | 1 E | 22 | 22 | 1 E | 2 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 720 | 0 | 0 | 0 | 16 | 18 | 10 | 10 | 10 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 730 | 0 | 0 | 0 | 1 E | 20 | 1 C | 2 | 3 C | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 740 | 0 | 8 | B | 1 C | 8 | 8 | B | 4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 750 | 0 | 0 | 0 | 22 | 22 | 22 | 22 | 1 C | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 760 | 0 | $\bigcirc$ | 0 | 22 | 22 | 23 | 14 | 8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 770 | 0 | 0 | 0 | 22 | 22 | 2A | 2A | 14 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 780 | 0 | 0 | - | 22 | 14 | 8 | 14 | 22 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 790 | 0 | 0 | 0 | 22 | 22 | 22 | 1 E | 2 | 1 C | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 7AO | 0 | 0 | 0 | 3 E | 4 | 8 | 10 | 3E | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 7B0 | 6 | 8 | 8 | 10 | 20 | 10 | 8 | 8 | 6 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 780 | 0 | 8 | 8 | B | 0 | B | B | 8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 700 | 30 | 8 | 8 | 4 | 2 | 4 | 8 | 8 | 30 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 7E0 | 0 | 0 | 0 | 7F | 0 | 7F | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 7F0 | 0 | 1 C | 3 E | 36 | 22 | 22 | 36 | 3 E | 1 C | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

0000

3FFF
3FFE
3FFD
3FFC
; ram assignment

| iram assignment |  |
| :--- | :--- |
| FROWH equ | O3FFFh ; first row reg pair |
| FROW | equ |
| LROWH | FROWh-1 ; |
| LROW | FROWh-2 ; last row reg pair |

CROWH equ FROWh-4 ; cursor row reg pair

| CROW | equ | FROWh-5; |
| :--- | :--- | :--- |
| CURH | equ | CROW-1 ; |

CURH equ CROW-1 ; cursor reg pair

3FFA
3FF9
3FF8
$3 F F 67$
3FF6
$3 F F 6$
$3 F F 5$
$3 F F 4$
$3 F F 3$
$3 F F 3$
$3 F F 2$
$3 F F 1$
$3 F F O$
3FEF
3FEF
3FEE
3FED
3FEC
3FEB
3FEA
$3 F E 9$
3FE9
3FEG
3FE7
3FE6
$3 F E 5$
$3 F E 5$
$3 F A 3$
3FA2

STARPLEX MACRO-ASSEMBLER V2. 0 CRTBO1



OOE2

STARP
CRTBO1
0139


| 0158 | 2E E9 | CJMP: | MVI | L. low | LEADIN |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 015A | E6 7F |  | ANI | O7Fh | ; mask 1st bit |
| 015 C | FE 20 | CALJMP: | CPI | SPC |  |
| O15E | DA 0168 |  | JC | FUNC | ; 0-1Fh, func |
| 0161 | FE 7E |  | CPI | O7Eh |  |
| 0163 | DA 0372 |  | JC | CHAR | ; 20-7Dh, char input |
| 0166 | D6 5E |  | SUI | O5Eh | ; 7E/7Fh to 20/21h |
| 0168 | 2B | FUNC: | DCX | H | ; insert made |
| 0169 | 74 |  | MDV | M, H | ; C < ${ }^{\text {d, defeat }}$ insert mode |
| 016A | 07 | JMPADD: | RLC |  | ; $\mathrm{H}^{2}$, msb=0 |
| O16B | 5 F |  | MDV | E, A | ; $d=02 \mathrm{~h}$ (jmp tbl) |
| 016 C | 1 A |  | LDAX | D | ; fetch jmp addr low |
| 016D | 6 F |  | MDV | L, A |  |
| 016E | 13 |  | INX | D |  |
| 016 F | 1 A |  | LDAX | D | ; fetch jmp addr high |


O17E


| 0184 | 0086 | RRE: | dw | 0086h |
| :---: | :---: | :---: | :---: | :---: |
| 0186 | 0088 | RR3: | $d w$ | 0088h |
| 0188 | 008A | RR4: | dw | OOBAh |
| 018A | 008C | RR5: | dw | 008ch |
| O18C | 008E | RR6: | dw | O08Eh |
| O18E | 0090 | RR7: | dw | 0090h |
| 0190 | 0092 | RR8: | dw | 0092h |
| 0192 | 0094 | RR9: | dw | 0094h |
| 0194 | 0096 | RR10: | dw | 0096h |
| 0196 | 0098 | RR11: | dw | 0098h |
| 0198 | 009A | RR12: | dw | 009Ah |
| 019A | 009C | RR13: | dw | 009Ch |
| 019 C | 009E | RR14: | dw | 009Eh |
| O19E | QOAO | RR15: | dw | 00AOh |
| 0140 | OOA2 | RR16: | dw | OOA2h |
| O1A2 | OOA4 | RR17: | dw | 00A4h |
| 0144 | OOAG | RR18: | dw | DOAGh |
| O1A6 | OOAB | RR19: | dw | 00ABh |
| 0148 | OOAA | RR20: | dw | OOAAh |
| O1AA | OOAC | RR21: | dw | OOACh |
| O1AC | OOAE | RR22: | dw | OOAEh |
| O1AE | OOBO | RR23: | dw | OOBOh |
| 01 BO | 00B2 | RR24: | dw | 00B2h |
| Q1B2 | OOB4 | RR25: | dw | OOB4h |
| 0184 | OOB6 | RR26: | dw | 00B6h |
| 01B6 | OOBE | RR27: | dw | OOBBh |
| 01B8 | OOBA | RR28: | dw | OOBAh |
| O1BA | OOBC | RR29: | dw | OOBCh |
| O1BC | OOBE | RR30: | dw | OOBEh |
| O1BE | OOCO | RR31: | dw | 00coh |
| 01 CO | OOC2 | RR32: | dw | 00c2h |
| 0162 | 00 C 4 | RR33: | dw | 00C4h |
| $01 \mathrm{C4}$ | 00 c 6 | RR34: | dw | 00c6h |
| 0166 | 0008 | RR35: | dw | 00c8h |
| 0108 | OOCA | RR36: | dw | OOCAh |
| O1CA | OOCC | RR37: | dw | OOCCh |
| O1CC | OOCE | RR38: | dw | OOCEh |
| O1CE | OODO | RR39: | $d w$ | OODOh |
| 01 DO | OOD2 | RR40: | dw | OODEh |
| 01 D 2 | OOD4 | RR41: | dw | OOD4h |
| O1D4 | OOD6 | RR42: | du | OOD6h |
| O1D6 | OODE | RR43: | dw | OODBh |
| 01D8 | OODA | RR44: | $d w$ | OODAh |
| O1DA | OODC | RR45: | dw | OODCh |
| O1DC | OODE | RR46: | dw | OODEh |
| OIDE | OOEO | RR47: | dw | OOEOh |
| O1EO | 0082 | RR48: | dw | 0082h |
| O1E2 | 0084 | RR1D: | dw | 0084h |

STARPLEX MACRO-ASSEMBLER V2. 0 CRTBO1
; JUMP ADDRESS CONSTANTS

; A15 :- O=no leadin required
; A14/A12: - parameter count
;A11 :- $0=1$ ocal function


| 0419 | F25 | equ | DEL |
| :--- | :--- | :--- | :--- |
| 83DB | F26 | equ | DCROW+LIN |
| 84CO | F27 | equ | DRTLN+LIN |
| 84BA | F28 | equ | DRTPG+LIN |
| 8642 | F29 | equ | CFB+LIN |
| 84CE | F30 | equ | CLRSCN+LIN |
|  |  |  |  |
| 8CB6 | F31 | equ | KBLK+LIN+NLC |
| 801B | F32 | equ | DICUR+LIN |
| 871D | F33 | equ | SNDLNE+LIN |
| 87BF | F34 | equ | ACESW+LIN |
| OAC5 | F35 | equ | LINSET+NLC |
| 86BC | F36 | equ | DEGRPH+LIN |
|  | PAGE |  |  |
| STARPLEX MACRO-ASSEMBLER V2. |  | PAGE |  | CRTBO1

$01 E 4$

|  |  | ;PUT A WORD TO ACE |  |
| :--- | :--- | :--- | :--- |
| O1E4 | 57 | KBDACE: MDV | D, A |
| 01ES | 3A 9005 |  | LDA |
| O1E8 | E6 20 |  | ANI |
| O1EA | CA O1E5 |  | O2Oh |
| O1ED | C3 OO79 |  | JMP |


| ; ACE | BAUD RATE | CONSTANTS |  |  |
| :--- | :--- | :--- | :--- | :--- |
| B110: | $d w$ | 1707 | $;$ | 0 |
| B600: | $d w$ | 313 | $;$ | 1 |
| B1200: | $d w$ | 156 | $; 0.3 \%$ | 2 |
| B2400: | $d w$ | 78 | $; 0.3 \%$ | 3 |
| B4800: | $d w$ | 39 | $; 0.3 \%$ | 4 |
| B9600: | $d w$ | 20 | $; 2.3 \%$ | 5 |
| B19200: | $d w$ | 10 | $; 2.3 \%$ | 6 |
| B38400: | $d w$ | 5 | $; 2.3 \%$ | 7 |


| 01FO | $06 A B$ |
| :--- | :--- |
| $01 F 2$ | 0139 |
| $01 F 4$ | $009 C$ |
| $01 F 6$ | $004 E$ |
| $01 F 8$ | 0027 |
| $01 F A$ | 0014 |
| O1FC | $000 A$ |
| O1FE | 0005 |


; FUNCTION JUMP TABLE (start addr=200h) CRT801



| $\begin{aligned} & 02 C 5 \\ & 02 C 8 \end{aligned}$ | $3235 E 9$ <br> 9 | ; \{FUNCTION\} 5 |  | leadin LEADIN | mode ;a<>0, set leadin |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RET |  |  |
| PAGE |  |  |  |  |  |
| STARPLEX CRTB01 | MACRo-Assembler vz. o |  |  | PAgE | 12 |
| 0269 |  |  |  |  |  |
|  | ; keyboard interrupt continue |  |  |  |  |
| 02 C 9 | ${ }^{\text {AF }}$ 3FEB | kBDINT: | XRA | A |  |
| 02CA |  |  | STA | CURTMR | ikeyboard locked?iread keyboard |
| O2CD | B6 |  | ORA |  |  |
| O2CE | dB 80 |  | IN | KBDPRT |  |
| O2DO | FB |  | EI |  |  |
| 02D1 | D5 |  | PUSH | D |  |
| 02 D 2 | C2 0327 |  | JNZ | kNACTV | ; keyboard not active |
| 02D5 | B7 |  | ORA | A |  |
| 02D6 | CA 0333 |  | JZ | TGLCL | ;toggle local <br> ; defeat graphics |
| 02D9 | 77 |  | MOV | M, A | ilock keyboard |
| 02DA | 110260 |  | LXI | D. KLCRTN |  |
| 02DD | D5 |  | PUSH |  | ; generate pseudo call |
| 02de | 23 |  | INX | H | ; GECNTL |
| 02dF | B6 |  | ORA | M |  |
| 02E0 | 23 |  | INX | H | ; ULCASE |
| O2E1 | FE 61 |  | CPI | 061h |  |
| 02 E 3 | da 02EC |  | JC | NLCSE | ; not lower case |
| 02E6 | FE 78 |  | CPI | 07Bh |  |
| 02E8 | FE 78 D2 O2ec |  | JNC | NLCSE | ; not lower case |
| O2EB | D2 O2EC 96 |  | Sub | M | ;u/l case cntl, m=20h/0 |
| O2EC | 23 | NLCsE: | INX |  | ; local |
| O2ED | 5 E |  | MOV | E, M |  |
| O2EE | 1 C |  | INR |  | ; local mode? |
| 02EF | C2 01E4 |  | JNZ | KBDACE | ; write to ace |
| 02F2 | FE AO | LCL: | CP I | OAOh | ; parameter entry? |
| 02F4 | D2 068D |  | JNC | lgrara | iyes. |
| $02 F 7$ | CD 0158 |  | CALL | CJMP | ; get jmp addr |
| O2FA | Eb OF |  | ANI | OFh |  |
| 02FC | FE 08 |  | CPI | 08h | ; local? |
| O2FE | DA 005F |  | JC | LCLFUN | ; do local function |
| 0301 | 78 |  | MOV | A, E | ;read lookup tbl ptr |
| 0302 | FE 05 |  | CPI | low CB+1 | 1; cntl B ? |
| 0304 | CA 06B7 |  | JZ | ENGRPH | ; enable graphics mode |
| 0307 | FE OB |  | CPI | low CE+ | 1;cntl E? |
| 0309 | CA 0773 |  | JZ | LRDCUR | idisplay cursor location |
| O30C | FE OF |  | CPI | low CG+ | 1;cntl G? |
| O30E | CA 0784 |  | JZ | SCALE | ;put scale |
| 0311 | FE 23 |  | CPI | $10 \mathrm{CQ}+1$ | 1;cntl Q? |
| 0313 | CA 06D5 |  | JZ | PGM | ;put graphics menu |
| 0316 | FE 41 |  | CPI | low C7E |  |
| 0318 | CA 07CD |  | JZ | ATGUL | ;init ace,toggle u/l case |
| 0318 | FE 38 |  | CPI | low C1D | +1 |
| 031 D | CA 034F |  | JZ | ROM2 | ; do rome functions |
| 0320 | FE 2B |  | CPI | low CU+1; entl U? |  |
|  | page |  |  |  |  |  |
| $\begin{aligned} & \text { STARPLEX } \\ & \text { CRTBO1 } \end{aligned}$ | MACRO-ASSEMBLER V2. 0 |  |  | PAgE | 13 |
| 0322 |  |  |  |  |  |
| 0322 | co |  | RNZ |  | ; unused keys |
| 0323 | D1 |  | PDP |  | ;pseudo rtn+lock kbd |
| 0324 | c3 0261 |  | JMP | KLCRTN+1 |  |
| 0327 | EE 03 | KNACTV: | XRI | KULCDE | ; lock/unlock kbd? |
| 0329 | CA 025A |  | JZ | CMRTN-2 | ; unlock keyboard |
| 032 C | 3E 50 | OVRNG: | MVI | A, 80 | ; for FFWCT |
| 032 E | D3 01 |  | OUT | BELPRT |  |
| 0330 | C3 025A |  | JMP | CMRTN-2 | ; lock kbd |
| 0333 | 23 | TGLCL: | INX | H | ; GECNTL |
| 0334 | 77 |  | MOV | M, A | ; disable graphics mode |
| 0335 | 32 3FE9 |  | STA | LEADIN | ; reset leadin |
| 0338 | 2E F1 |  | MUI | L, low Loct | DCLM |
| 033A | 7E |  | MOY | A, M |  |
| 0338 | 2 F |  | CMA |  | ; toggle local |
| 033 C | 77 |  | MOV | M, A |  |
| 033 D | CD 07E8 |  | CALL | EDACE | ;en/disable ace |
| 0340 | C2 0345 |  | JNZ | ONLINE |  |
| 0343 | 3 E 1E |  | MVI | A, O3h XO | OR O1Dh |
| 0345 | EE 1D | ONLINE: | XRI | 01 Dh |  |








 CRTBO1

| 0642 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | ; [FUNCTI | ION 3 | clear fore/b | background to space |
| 0642 | 2A | 3FFA | CFB: | LHLD | CROW |  |
| 0645 | 24 |  |  | INR | H |  |
| 0646 | E5 |  |  | PUSH | H | ; save |
| 0647 | CD | 0667 |  | CALL | SCATT |  |
| O64A | 1 A |  | CFBLP: | LDAX | D | ; read character |
| 064B | 84 |  |  | ADD | H | ; test attribute |
| 064C | FA | 0653 |  | JM | CFEDIF | ; diff attrib |
| 064F | 3E | 20 |  | MVI | A, SPC | ; if same attrib, |
| 0651 | B4 |  |  | DRA | H | ; put a space |
| 0652 | 12 |  |  | STAX | D |  |
| 0653 | 13 |  | CFEDIF: | INX | D | ; next character |
| 0654 | 2 D |  |  | DCR | L | ; character counter-1 |
| 0655 | C 2 | 064A |  | JNZ | CFBLP | ; until finish 80 char |
| 0658 | E1 |  |  | POP | H | ; saved crow |
| 0659 | 3A | 3FFC |  | LDA | LROW |  |
| 065 C | BD |  |  | CMP | L | ; rownl row? |
| 065D | C8 |  |  | RZ |  | ; no more |
| O65E | 6E |  |  | MOV | L, M | ; else next row |
| O65F | E5 |  |  | PUSH | H | ; save |
| 0660 | CD | 0681 |  | CALL | \$3 |  |
| 0663 | C3 | 064A |  | JMP | CFBLP |  |
| 0666 | C9 |  |  | RET |  |  |






| LINSET | 02 C 5 | LINWCT | 3FA2 | LNSP | 0734 | LOCLM | 3FF1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LRDCUR | 0773 | LROW | 3FFC | LROWH | 3FFD | LSTCHR | 03C0 |
| LUBD | 07F0 | MIDCHR | 0387 | MOUDWN | 054B | MOVROW | 0550 |
| NLC | 0800 | NLCSE | 02EC | NOWRAP | 0066 | NPAGE | 05F3 |
| NPLP | 05F9 | NPLT | 0601 | NRW | 3FF5 | QNLINE | 0345 |
| starplex macro-assembler ve. o CRTBO1 |  |  |  |  | PAGE | 31 |  |
| OUTACE | 0079 | QURNG | 032C | P32SYM | 0700 | P385YM | 0673 |
| P4SP | 06FB | PGSYM | O6F7 | PATTN | 0112 | PGM | 06D5 |
| PGMLP | 0702 | PSPC | O3A4 | PTNLP | 0117 | PUSHSP | O3EC |
| RDCUR | 05D1 | RDFIFO | 026E | RDNEQ | 04A4 | RDX | OSEO |
| RDY | OSE7 | RFFRNG | 027A | ROLDWN | 048C | ROLUP | 0472 |
| ROM2 | 034F | ROSEOD | O5CD | ROSFFU | 05CB | ROW | 0008 |
| ROW 1 | 0082 | ROW10 | 0094 | ROW11 | 0096 | ROW12 | 0098 |
| ROW13 | 009A | ROW14 | 009C | ROW15 | 009E | ROW16 | 00AO |
| ROW17 | OOAE | ROW18 | OOA4 | ROW19 | OOAG | ROW2 | 0084 |
| ROW20 | 00AB | ROW21 | ODAA | ROW22 | OOAC | ROW23 | OOAE |
| ROW24 | OOBO | ROW25 | OOB2 | ROW26 | 00B4 | ROW27 | 00B6 |
| ROW28 | 00B8 | ROW29 | OOBA | ROW3 | 0086 | R0W30 | OOBC |
| ROW31 | OOBE | ROW32 | OOCO | ROW33 | 00C2 | ROW34 | 00C4 |
| ROW35 | 00C6 | ROW36 | OOCB | ROW37 | OOCA | R0W38 | OOCC |
| ROW39 | OOCE | ROW4 | 0088 | ROW40 | OODO | ROW41 | OOD 2 |
| ROW42 | OOD4 | ROW43 | OOD6 | ROW44 | 00D8 | ROW45 | OODA |
| ROW46 | OODC | ROW47 | OODE | ROW47D | 007E | ROW48 | OOEO |
| ROW48D | 0080 | ROW5 | 008A | ROW6 | 008C | ROW7 | 008E |
| ROW8 | 0090 | ROW9 | 0092 | ROWDP | 0028 | ROWPRT | 0040 |
| RR1 | 0182 | RR10 | 0194 | RR11 | 0196 | RR12 | 0198 |
| RR13 | 019A | RR14 | 019 C | RR15 | O19E | RR16 | 01 AO |
| RR17 | O1A2 | RR18 | 0144 | RR19 | 01A6 | RR1D | O1E2 |
| RR2 | 0184 | RR20 | $014 B$ | RR21 | O1AA | RR22 | 01 AC |
| RR23 | 01AE | RR24 | O1B0 | RR25 | $01 \mathrm{B2}$ | RR26 | 0184 |
| RR27 | 01B6 | RR28 | O1B8 | RR29 | 01BA | RR3 | 0186 |
| RR30 | 01 BC | RR31 | O1BE | RR32 | 01 CO | RR33 | 01 C 2 |
| RR34 | $01 \mathrm{C4}$ | RR35 | 01 Cb | RR36 | 0168 | RR37 | 01CA |
| RR38 | 01cc | RR39 | O1CE | RR4 | 0188 | RR40 | 0100 |
| RR4 1 | 01D2 | RR42 | O1D4 | RR43 | 01D6 | RR44 | 0108 |
| RR45 | O1DA | RR46 | O1DC | RR47 | O1DE | RR47D | 017E |
| RR48 | O1E0 | RR48D | 0180 | RR5 | 018A | RR6 | 018C |
| RR7 | 018E | RRB | 0190 | RR9 | 0192 | RTECTL | 3FED |
| RTN | 025F | RUADD | 070C | RUNEQ | 0484 | RWRG | 0060 |
| SCALE | 0784 | SCATT | 0667 | SCLLP 1 | 0799 | SCLLP2 | 079D |
| SETSW | 0040 | SLNERG | 0518 | SNCNTL | 073E | SNDCR | 006B |
| SNDLNE | 071D | SNDLP | 0735 | SPC | 0020 | START | 0000 |
| STFIFD | 0244 | STK | 3FE5 | STOFCH | 0358 | STOFLN | 0512 |
| STOFLP | 035F | STSCN | 06D0 | STSP | O6CB | STUL | 07D2 |
| TAB | 060A | TABSTP | 0033 | TBLJMP | 0200 | TDAOSP | 0611 |
| TGLCL | 0333 | TMCUR | 062F | TOP | 3FF6 | TOPH | 3FF7 |
| TSANSP | 0620 | TSATT | 0635 | UCUR 1 | 0451 | ULCASE | 3FFO |
| UPCUR | 044E | VCAL | 011 F | VCALEN | 3FF4 | VERPRT | 0040 |
| VERT | 0010 | VERTDP | 0030 | VRWRAP | 0061 | VTSUB | O7AE |
| W1 | 1000 | W2 | 2000 | WAIT | 014 E | . WFFRNG | 025A |
| WTACEA | 006D | WTACED | OO6E | ZROCUR | O4DE |  |  |

## DP-XXX Advanced Graphic CRT Controller, AGCRTC

## General Description

The DP-XXX advanced graphic CRT controller, AGCRTC, provides a versatile, powerful and flicker-free solution to all raster scan graphic systems.

The AGCRTC performs six major tasks:

1) screen update
2) asynchronized pixel transfer
3) dynamic RAM refresh control
4) line drawing
5) text processing
6) scrolling

Multiple AGCRTCs can be used in the same system for color graphics or for faster system throughput.

## Features

- Supports maximum 2048 pixels by 2048 lines raster scan display
- 16 or 32-bit wide data bus and 20-bit wide address bus
- Maximum frame buffer size up to 16 megapixels
- Screen parameters are programmable, including sync, blanking, screen size, etc.
- System parameters are programmable, including refresh, data bus width
- Supports both interlaced and noninterlaced raster scan displays.
- Supports BITBLT with clipping window
- Fast scrolling-a 1 k by 1 k display area can be scrolled in any direction within one frame time at 70 Hz , noninterlaced
- Line drawing at 200 ns per pixel
- Supports proportional spacing for word processing
- Horizontal and vertical SYNC inputs allow the AGCRTC to lock to other video sources
- AGCRTC generates either composite SYNC or separate vertical and horizontal SYNCs
- Dynamic RAM refresh support
- Supports color graphics
- Easy interfacing to all popular microprocessors
- Versatile handshake signals for maximum utilization of the available bus bandwidth
- Pipelined data input and output structures for high system throughputs
- Maximum transfer rate, 320 megapixels per second
- High-speed CMOS technology
- 68-pin leaded chip carrier


FIGURE 1. Single Bus System Diagram


FIGURE 2. Dual Bus System Diagram


TLIF/5284.3
FIGURE 3. Multiple Bitplanes, Multiple AGCRTCs System

## DS75491 MOS-to-LED Quad Segment Driver DS75492 MOS-to-LED Hex Digit Driver

## General Description

The DS75491 and DS75492 are interface circuits designed to be used in conjunction with MOS integrated circuits and common-cathode LED's in serially addressed multi-digit displays. The number of drivers required for this time-multiplexed system is minimized as a result of the segment-address-and-digit-scan method of LED drive.

## Features

- 50 mA source or sink capability per driver (DS75491)
- 250 mA sink capability per driver (DS75492)
- MOS compatability (low input current)
- Low standby power
- High-gain Darlington circuits


## Schematic and Connection Diagrams

DS75491 (each driver)


DS75491 Dual-In-Line Package


DS75492 (each driver)


DS75492 Dual-In-Line Package


Order Number DS75491J, DS75492J,
DS75491N or DS75492N
See NS Package J14A or N14A

| Absolute Maximum Ratings (Note 1) |  |  |
| :---: | :---: | :---: |
|  | DS75491 | DS75492 |
| Input Voltage Range (Note 4) | -5 V to $\mathrm{V}_{\text {SS }}$ | -5 V to $\mathrm{V}_{S S}$ |
| Collector Output Voltage (Note 5) | 10 V | 10 V |
| Collector Output to Input Voltage | 10 V | 10 V |
| Emitter to Ground Voltage ( $\mathrm{V}_{1} \geq 5 \mathrm{~V}$ ) | 10 V |  |
| Emitter to Input Voltage | 5 V |  |
| Voltage at $\mathrm{V}_{\text {SS }}$ Terminal With Respect to Any Other Device Terminal | 10 V | 10 V |
| Collector Output Current |  |  |
| Each Collector Output | 50 mA | 250 mA |
| All Collector Outputs | 200 mA | 600 mA |
| Continuous Total Dissipation | 600 mW | 600 mW |
| Operating Temperature Range | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
|  | $300^{\circ} \mathrm{C}$ | $300^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation at $25^{\circ} \mathrm{C}$ |  |  |
| Cavity Package | $1308 \mathrm{~mW}{ }^{*}$ | $1364 \mathrm{~mW}^{+}$ |
| Molded Package | 1207 mW * | $1280 \mathrm{~mW}^{\dagger}$ |

* Derate cavity package $8.72 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $9.66 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.
${ }^{\dagger}$ Derate cavity package $9.09 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $10.24 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.
Electrical Characteristics DS75491 ( $\mathrm{V}_{\mathrm{SS}}=10 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ unless otherwise noted) (Notes 2 and 3)

| PARAMETER |  | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CE ON }}$ | "ON" State Collector Emitter Voltage | $\begin{aligned} & \text { Input }=8.5 \mathrm{~V} \text { through } 1 \mathrm{k} \Omega, \\ & \mathrm{~V}_{\mathrm{E}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=50 \mathrm{~mA} \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 0.9 | 1.2 | V |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C}$ |  |  | 1.5 | V |
| $I_{\text {c OfF }}$ | "OFF" State Collector Current | $\begin{aligned} & \mathrm{V}_{\mathrm{C}}=10 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{E}}=0 \mathrm{~V} \end{aligned}$ | $\mathrm{I}_{\text {IN }}=40 \mu \mathrm{~A}$ |  |  |  | 100 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1 \mathrm{~N}}=0.7 \mathrm{~V}$ |  |  |  | 100 | $\mu \mathrm{A}$ |
| 1 | Input Current at Maximum Input Voltage | $\mathrm{V}_{\mathrm{IN}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{E}}=0, \mathrm{I}_{\mathrm{C}}=20 \mathrm{~mA}$ |  |  |  | 2.2 | 3.3 | mA |
| $\mathrm{I}_{\mathrm{E}}$ | Emitter Reverse Current | $V_{\text {IN }}=0, V_{E}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=0$ |  |  |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{ss}}$ | Current Into $\mathrm{V}_{\text {SS }}$ Terminal |  |  |  |  |  | 1 | mA |

DS75492 ( $\mathrm{V}_{\mathrm{SS}}=10 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ unless otherwise noted) (Notes 2 and 3 )

| PARAMETER |  | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\begin{aligned} & \text { Input }=6.5 \mathrm{~V} \text { through } 1 \mathrm{k} \Omega, \\ & \mathrm{I}_{\text {Out }}=250 \mathrm{~mA} \end{aligned}$ |  | $\mathrm{T}_{\text {A }}=25^{\circ} \mathrm{C}$ |  | 0.9 | 1.2 | V |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C}$ |  |  | 1.5 | V |
| IOH | High Level Output Current | $\mathrm{V}_{\mathrm{OH}}=10 \mathrm{~V}$ | $\mathrm{I}_{1 \mathrm{~N}}=40 \mu \mathrm{~A}$ |  |  |  | 200 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1 \mathrm{~N}}=0.5 \mathrm{~V}$ |  |  |  | 200 | $\mu \mathrm{A}$ |
| 1 | Input Current at Maximum Input Voltage | $V_{\text {IN }}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA}$ |  |  |  | 2.2 | 3.3 | mA |
| Iss | Current Into $\mathrm{V}_{\text {SS }}$ Terminal |  |  |  |  |  | 1 | mA |

Switching Characteristics DS75491 ( $\left.\mathrm{V}_{\mathrm{SS}}=7.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PLH }}$ | Propagation Delay Time, Low-to-High Level Output (Collector) | $\begin{aligned} & V_{1 H}=4.5 \mathrm{~V}, V_{E}=0, \\ & R_{L}=200 \Omega, C_{L}=15 \mathrm{pF} \end{aligned}$ |  | 100 |  | ns |
| $\mathrm{t}_{\mathrm{PHL}}$ | Propagation Delay Time, High-to-Low Level Output (Collector) |  |  | 20 |  | ns |

DS75492 ( $\left.\mathrm{V}_{\mathrm{SS}}=7.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PLH }}$ | Propagation Delay Time. Low-to-High Level Output | $\begin{aligned} & V_{I H}=7.5 \mathrm{~V}, R_{L}=39 \Omega, \\ & C_{L}=15 \mathrm{pF} \end{aligned}$ |  | 300 |  | ns |
| $\mathrm{t}_{\mathrm{PHL}}$ | Propagation Delay Time, High-to-Low Level Output |  |  | - 30 |  | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range for the DS75491 and DS75492.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: The input is the only device terminal which may be negative with respect to ground.
Note 5: Voltage values are with respect to network ground terminal unless otherwise noted.

AC Test Circuits and Switching Time Waveforms

DS75491


DS75492



Note 1: The pulse generator has the following characteristics: $Z_{\text {OUT }}=50 \Omega$, PRR $=100 \mathrm{kHz}, \mathrm{t}_{\mathrm{w}}=1 \mu \mathrm{~s}$.
Note 2: $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.

## General Description

The DS55493/DS75493 is a quad LED segment driver. It is designed to interface between MOS IC's and LED's. An external resistor is required for each segment to drive the output current which is approximately equal to $0.7 \mathrm{~V} / \mathrm{R}_{\mathrm{L}}$ and is relatively constant, independent of supply variations. Blanking can be achieved by taking the chip enable (CE) to a logical " 1 " level.

## Features

- Low voltage operation
- Low input current for MOS compatibility
- Low standby power
- Display blanking capability
- Output current regulation
- Quad high gain circuits


## Schematic and Connection Diagrams



Typical Application


## Truth Table

| CE | $V_{\text {IN }}$ | IOUT |
| :---: | :---: | :--- |
| 0 | 1 | ON |
| 0 | 0 | OFF |
| 1 | $X$ | OFF |

## X = Don't care

# Absolute Maximum Ratings (Note 1) 

Operating Conditions

| Supply Voltage | 10 V |
| :--- | ---: |
| Input Voltage | 10 V |
| Output Voltage | V C |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Output Current (IOUT) | -25 mA |
| Maximum Power Dissipation* at $\mathbf{2 5}^{\circ} \mathrm{C}$ |  |
| Cavity Package | 1371 mW |
| Molded Package (Soldering, 10 seconds) | 1280 mW |
| Lead Temperature (Sor | $300^{\circ} \mathrm{C}$ |


|  | MIN | MAX | UNITS |
| :--- | :---: | :---: | :---: |
| Supply Voltage |  |  |  |
| VCC | 3.2 | 8.8 | $V$ |
| VSS $^{2}$ | 6.5 | 8.8 | V |
| Temperature, $\mathrm{T}_{\mathrm{A}}$ |  |  | ${ }^{\circ} \mathrm{C}$ |
| DS75493 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| DS55493 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |

*Derate cavity package $9.14 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $10.24 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

## Electrical Characteristics $\left(\mathrm{v}_{\mathrm{ss}} \geq \mathrm{v}_{\mathrm{cc}}\right)$ (Notes 2 and 3 )

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {IN }}$ | Input Current | $V_{S S}=M a x, V_{\text {IN }}=8.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=0$ Pen, $\mathrm{V}_{\text {CE }}=0 \mathrm{~V}$ |  |  |  | 3.2 | mA |
|  |  | $\mathrm{l}_{\text {OUT }}=\mathrm{R}_{\text {SET }} @ 0 \mathrm{~V}, \mathrm{~V}_{\text {CE }}=8.8 \mathrm{~V}$ |  |  |  | 3.6 | mA |
| $I_{\text {ce }}$ | Chip Enable Input Current | $\begin{aligned} & V_{C C}=\text { Max, } V_{S S}=M a x, V_{C E}=8.8 \mathrm{~V} \text {, All Other Pins } \\ & \text { to Gnd } \end{aligned}$ |  |  |  | 2.1 | mA |
| Iout | Output Current | $\text { IOUT @ } 2.15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \quad \mathrm{~V}_{\mathrm{SS}}=6.5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{CE}}=80 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{IN}}=6.5 \mathrm{~V} \end{aligned}$ $\text { Through } 1.0 \mathrm{k} \Omega \text {. }$ | -8 | $-13$ |  | mA |
|  |  |  | $\mathrm{V}_{\text {CE }}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=8.8 \mathrm{~V}$ |  | -16 | -20 | mA |
| loL | Output Leakage Current | $\mathrm{I}_{\text {OUT }}=\mathrm{R}_{\text {SET }} @ O \mathrm{~V}$, <br> Measure Current to Gnd, $\mathrm{V}_{\mathrm{ss}}=8.8 \mathrm{~V}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{~V}_{\mathrm{CE}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=8.8 \mathrm{~V} \text { Through } \\ & 100 \mathrm{k} \Omega \\ & \hline \end{aligned}$ |  |  | -100 | $\mu \mathrm{A}$ |
|  |  |  | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CE}}=6.5 \mathrm{~V} \text { Through } \\ & 1.0 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{IN}}=8.8 \mathrm{~V} \end{aligned}$ | - |  | -200 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{cc}}$ | Supply Current, $\mathrm{V}_{\text {cc }}$ | $\mathrm{V}_{\mathrm{cc}}=$ Max, $\mathrm{V}_{\text {ss }}=$ Max, All Other Pins to Gnd |  |  |  | 40 | $\mu \mathrm{A}$ |
| Iss | Supply Current | $\mathrm{V}_{\mathrm{cc}}=0 \mathrm{~V}$, All Other Pins to Gnd |  |  |  | 40 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Min}, \mathrm{V}_{\mathrm{SS}}=8.8 \mathrm{~V}$ | $\mathrm{l}_{\text {OUT }} @ 2.15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CE}}=8.8 \mathrm{~V}$ <br> Through $100 \mathrm{k} \Omega$, $\mathrm{R}_{\mathrm{L}}=50 \Omega$ |  | 0.5 | 1.5 | mA |
|  |  |  | $\begin{aligned} & \text { TouT }=\text { Open, } \mathrm{R}_{\text {SET }}=\text { Open, } \\ & V_{C E}=O \mathrm{~V} \end{aligned}$ |  |  | 1.4 | mA |

Switching Characteristics $T_{A}=25^{\circ} \mathrm{C}$, nominal power supplies unless otherwise noted

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {pd(OFF) }}$ | Propagation Delay to a Logical " 0 " From Input to Output | (See AC Test Circuit) |  | 170 | 300 | ns |
| $\mathrm{t}_{\mathrm{pd}(\mathrm{ON})}$ | Propagation Delay to a Logical " 1 " From Input to Output | (See AC Test Circuit) |  | 11 | 100 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS75493 and across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ range for the DS55493.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

## AC Test Circuit



Switching Time Waveforms


## National Semiconductor

## General Description

The DS55494/DS75494 is a hex digit driver designed to interface between most MOS devices and common cathodes configured LED's with a low output voltage at high operating currents. The enable input disables all the outputs when taken high.

## Features

- 150 mA sink capability
- Low voltage operation
- Low input current for MOS compatibility
- Low standby power
- Display blanking capability
- Low voltage saturating outputs
- Hex high gain circuits

Schematic and Connection Diagrams


Dual-In-Line Package


Truth Table

| ENABLE | $\mathrm{V}_{\mathbf{I N}}$ | $\mathrm{V}_{\text {OUT }}$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | x | 1 |

$X=$ don't care

Absolute Maximum Ratings (Note 1)
Operating Conditions

|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | 10 V | Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ | 3.2 | 8.8 | $\checkmark$ |
| Input Voltage | 10 V | Temperature, $\mathrm{T}_{\mathrm{A}}$ |  |  |  |
| Output Voltage | 10V | DS75494 | 0 | +70 |  |
| Storage Temperature Range <br> Maximum Power Dissipation ${ }^{*}$ at $25^{\circ} \mathrm{C}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | ${ }^{\text {DS555494 }}$ | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation ${ }^{*}$ at $25^{\circ} \mathrm{C}$ Cavity Package | 1433 mW |  |  |  |  |
| Molded Package | 1362 mW |  |  |  |  |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |  |  |  |  |

*Derate cavity package $9.55 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $10.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

## Electrical Characteristics (Notes 2 and 3)

| PARAMETER |  | CONDITIONS |  |  |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{1+}$ | Logical "1" Input Current | $\mathrm{V}_{\mathrm{Cc}}=\mathrm{Min}, \mathrm{V}_{\mathrm{IN}}=8.8 \mathrm{~V}$ |  | $\mathrm{V}_{\text {CE }}=8.8 \mathrm{~V}$ through 100 k |  |  |  |  | 2.0 | mA |
|  |  |  |  | $\mathrm{V}_{\text {CE }}=8.8$ |  |  |  |  | 2.7 | mA |
| $I_{\text {IL }}$ | Logical " 0 " Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=-5.5 \mathrm{~V}$ |  |  |  |  |  |  | -20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OH}}$ | Logical "1" Output Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{OH}}=8.8 \mathrm{~V}$ |  | $\mathrm{V}_{\text {IN }}=8.8 \mathrm{~V}$ through $100 \mathrm{k}, \mathrm{V}_{\text {CE }}=0 \mathrm{~V}$ |  |  |  |  | 400 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{V}_{\text {IN }}=8.8 \mathrm{~V}, \mathrm{~V}_{\text {CE }}=6.5 \mathrm{~V}$ through 1.0 k |  |  |  |  | 400 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical "0" Output Voltage | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OL}}=150 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=6.5 \mathrm{~V} \text { through } 1.0 \mathrm{k}, \\ & \mathrm{~V}_{\mathrm{CE}}=8.8 \mathrm{~V} \text { through } 100 \mathrm{k} \end{aligned}$ |  |  |  | DS75494 |  | 0.25 | 0.35 | V |
|  |  |  |  |  |  | DS55494 |  | 0.25 | 0.4 | V |
| $I_{\text {cc }}$ | Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$ | One Driver "ON", $\mathrm{V}_{\text {IN }}=8.8 \mathrm{~V}$ |  |  | DS75494 |  |  | 8.0 | mA |
|  |  |  |  |  |  | DS55494 |  |  | 10.0 | mA |
|  |  |  | All Other Pins to GND |  | $\mathrm{V}_{\mathrm{CE}}=6.5$ | rough 1.0k |  |  | 100 | $\mu \mathrm{A}$ |
|  |  |  |  |  | $\mathrm{V}_{\text {IN }}=8.8$ | rough 100k |  |  | 100 | $\mu \mathrm{A}$ |
|  |  |  | All Other Pins to GND |  |  |  |  |  | 40 | $\mu \mathrm{A}$ |
| $t_{\text {OFF }}$ | Output "OFF' Time | $C_{L}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=24 \Omega, \mathrm{~V}_{\mathrm{CC}}=4.0 \mathrm{~V}$, See ac Test Circuits |  |  |  |  |  | 0.04 | 1.2 | $\mu \mathrm{s}$ |
| ${ }^{\text {ton }}$ | Output "ON" Time | $C_{L}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=24 \Omega, \mathrm{~V}_{\mathrm{Cc}}=4.0 \mathrm{~V}$, See ac Test Circuits |  |  |  |  |  | 13 | 100 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS75494 and across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ range for the DS55494.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

## AC Test Circuit and Switching Time Waveforms



# DS8654 8-Output Display Driver (LED, VF, Thermal Printer) DS8656 Diode Matrix 

## General Description

DS8654 is an 8 -digit driver with emitter/follower outputs. It can source up to 50 mA at a low impedance, and operates with a constant internal drive current over a wide range of power supply-from 4.5 V to 33 V . The DS8654 can be used to drive electrical or mechanical, multiplexed or unmultiplexed display systems. It can be used as a segment driver for common cathode displays with external current limiting resistors or can drive incandescent or fluorescent displays directly, both digits (anodes) and segments (grids). It will be necessary to run the device at a lower duty cycle, to keep the maximum package dc power dissipation less than 600 mW while operating all 8 outputs at high supply voltage and large source current. The inputs are MOS compatible and eliminate the need for level shifting since inputs are referenced to the most negative supply of system.

## System Description

The DS8654 and DS8656 are specifically designed to operate a thermal printing head for calculator or other
uses. In this application the same segment in each digit is selected at the same time, reducing the overall time for a complete print cycle. The DS8654 is an 8-digit driver. With a 15 -digit print head, two of the DS8654 are required.

The DS8656 diode arrays are used to prevent "sneak" currents in the resistive print head. In a 15 -digit print head with one alphanumeric digit there are 119 resistor segments requiring 119 diodes. For ease of assembly, the DS8656 is configured in four groups of three common cathode diodes in each group. In the system, ten parts of DS8656 are required.

The whole system is designed to operate from a +19 V supply for the print head and an 8 -cell nickel-cadmium battery supplying -8 V to -11.6 V for the rest of the electronics. The 8 -segment drive transistors require $L V_{\text {CER's }}$ of $33 \mathrm{~V} \min , \beta$ of $>100$ at $\mathrm{I}_{\mathrm{C}}=500 \mathrm{~mA}$, and $\mathrm{V}_{\mathrm{SAT}} \leq 1.0 \mathrm{~V}$ at 800 mA with 15 mA drive.

## Connection Diagrams

## Dual-In-Line Package



Order Number DS8654N
See NS Package N18A

Dual-In-Line Package


Absolute Maximum Ratings DS8654 (Note 1)

|  | MIN | MAX | UNITS |
| :--- | :--- | :---: | :---: |
| Supply Voltage $\left(V_{C C}\right)$ | 4.5 | 33 | $V$ |
| Temperature $\left(T_{A}\right)$ | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |


|  |  |
| :--- | ---: |
| Supply Voltage | 36 V |
| Input Voltage | 36 V |
| Output Voltage | $\mathrm{VCC}-36 \mathrm{~V}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation at $25^{\circ} \mathrm{C}$ |  |
| Molded Package (DS8654)* |  |
| $\quad$ Molded Package (DS8656) |  |

*Derate molded package $12.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.
${ }^{\dagger}$ Derate molded package $10.24 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.
Electrical Characteristics DS8654 (Notes 2 and 3 )

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{HH}}$ | Logical "1" Input Current | $\mathrm{V}_{\mathrm{CC}}=$ Max, $\mathrm{V}_{\text {IN }}=6.5 \mathrm{~V}$ |  | 390 | 500 | $\mu \mathrm{A}$ |
| $1 / 2$ | Logical "0" Input Current | $V_{c c}=$ Max, $V_{\text {IrJ }}=0.4 \mathrm{~V}$ |  | 13 | 40 | $\mu \mathrm{A}$ |
| Ioff | "Off" State Leakage Current | $V_{\text {OUT }}=V_{\text {CC }}-33 \mathrm{~V}$ |  | 0.01 | -100 | $\mu \mathrm{A}$ |
| $V_{\text {ON }}$ | "On" State Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{I}_{\mathbb{N}}=500 \mu \mathrm{~A}, \\ & \mathrm{I}_{\mathrm{OH}}=-50 \mathrm{~mA} \end{aligned}$ |  | $\mathrm{V}_{\mathrm{cc}}{ }^{-1.8}$ | $\mathrm{V}_{\mathrm{cc}}{ }^{-2.5}$ | V |
| $\mathrm{I}_{\text {ccioff) }}$ | Supply Current | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}=$ Gnd |  | 0.01 | 1.0 | mA |
| $\mathrm{I}_{\text {ccone }}$ | Supply Current (All Outputs "ON") | $\begin{aligned} & V_{C C}=M a x, V_{I N}=6.5 \mathrm{~V}, \\ & I_{\text {OUT }}=0 \mathrm{~mA} \end{aligned}$ |  | 7.5 | 10 | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these Jimits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8654. All typicals are given for $\mathrm{V}_{\mathrm{CC}}=30 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or $\min$ on absolute value basis.

Electrical Characteristics Ds8656 ( $T_{A}=0^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {R }}$ | Peak Inverse Voltage | $\mathrm{I}_{\mathrm{R}}=0.1 \mathrm{~mA}$ | 35 |  |  | V |
| $V_{F}$ | Forward Voltage | $\mathrm{I}_{\mathrm{F}}=50 \mathrm{~mA}$ |  |  | 1.5 | V |
| $t_{r}$ | Reverse Recov. Time | $\mathrm{I}_{\mathrm{F}}=50 \mathrm{~mA}$ to $\mathrm{I}_{\mathrm{R}}=0.1 \mathrm{~mA}$ at $\mathrm{V}_{\mathrm{R}}=30 \mathrm{~V}$ |  |  | 1.0 | $\mu \mathrm{s}$ |

Schematic Diagram



LED Display-0 mA to 50 mA Peak Segment Current



VF Display


## DS8664 14-Digit Decoder/Driver With Low Battery Indicator

## General Description

The DS8664 circuit is a 14 -digit decoder/driver with an 80 mA sink capability. The circuit has current threshold inputs, and is designed to be driven by P -channel MOS. The enable input permits interdigit blanking of the decoded outputs. An open-collector output oscillator is provided for system timing (two passive external components are required). A low-battery indicator is provided at the " C " input with a nominal trip point of 3.25 V at $25^{\circ} \mathrm{C}$.

## Features

- Oscillator frequency accuracy allows maximum system speed
- Inter-digit blanking with the enable input provides ghost-free display operation
- Low-battery indicator accuracy provides consistent low-battery indication


## Logic and Connection Diagrams



Absolute Maximum Ratings (Note 1)

|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | 10 V | Supply Voltage ( $\mathrm{V}_{\mathbf{C C}}$ ) | 2.9 | 9.5 | V |
| Input Voltage | $\pm 10 \mathrm{~V}$ | Temperature ( $\mathrm{TA}_{\text {A }}$ ) | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Input Current | $\pm 1.5 \mathrm{~mA}$ | Temperature (ta) | 0 | +70 | ${ }^{\circ}$ |
| Output Voltage | 10 V |  |  |  |  |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |  |  |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  |  |  |  |  |
| Molded Package | 2005 mW |  |  |  |  |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ | , |  |  |  |
| *Derate molded package $16.04 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ abov |  |  |  |  |  |

Electrical Characteristics (Notes 2 and 3 )

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Logical "1" Input Voltage | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {ENABLE }}=4.9 \mathrm{~V}$ | $I_{1 N}=260 \mu \mathrm{~A}$ | 0.50 |  |  | V |
|  | Decoder Inputs |  | IIN $=1400 \mu \mathrm{~A}$ |  |  | 1.50 | V |
| $\mathrm{V}_{\text {IH }}$ | Enable Input | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{I}_{\text {ENABLE }}=260 \mu \mathrm{~A}, \mathrm{~T}_{\text {A }}=25^{\circ} \mathrm{C}$ |  | 3.0 | 4.2 | 5.1 | V |
| IH | Logical "1" Input Current Decoder Inputs | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {ENABLE }}=4.9 \mathrm{~V}$ |  | 260 |  |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | Enable Input | $\mathrm{V}_{\text {CC }}=$ Max |  | 260 |  |  | $\mu \mathrm{A}$ |
| VIL | Logical "0" Input Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{~V}_{\mathrm{ENABLE}}=4.9 \mathrm{~V}, \\ & I_{I L}=25 \mu \mathrm{~A} \end{aligned}$ | AIN, BIN, DIN |  |  | 0.30 | V |
|  |  |  | $\mathrm{C}_{\text {IN }}$ |  |  | 0.50 | V |
| IIL | Logical '0"' Input Current | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {ENABLE }}=4.9 \mathrm{~V}, \mathrm{~V}_{\text {IL }}=$ Max |  |  |  | 25 | $\mu \mathrm{A}$ |
| VOH | C Input (Low-Battery Output) | $\mathrm{V}_{C C}=3.1 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{IIN}^{\prime}=300 \mu \mathrm{~A}$ | 4.9 | 7.3 |  | v |
|  |  |  | $1 \mathrm{IN}=400 \mu \mathrm{~A}$ | 6.5 | 10.0 |  | V |
| VOL | C Input (Low-Battery Output) | $\mathrm{V}_{\mathrm{CC}}=3.4 \mathrm{~V}, \mathrm{I}_{\text {IN }}=1300 \mu \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 1.0 | 3.0 | V |
| ${ }^{\mathrm{IOH}}$ | Logical " 1 " Output Current Except Pin R | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{~V}_{\mathrm{OH}}=10.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{ENABLE}}=4.9 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{RC}}=0.6 \mathrm{~V} \end{aligned}$ |  |  |  | 50 | $\mu \mathrm{A}$ |
| Ios | Output Short Circuit Current Pin R Only | $V_{C C}=M_{a x}, V_{R C}=0.6 \mathrm{~V}$ |  | -0.15 | -0.28 | -0.45 | mA |
| VOL | Logical "0" Output Voltage Digit Outputs | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OL}}=80 \mathrm{~mA}, \mathrm{~V}_{\text {ENABLE }}=4.9 \mathrm{~V}$ |  |  | 0.35 | 0.55 | v |
| $\mathrm{V}_{\mathrm{OL}}(\mathrm{OSC})$ | Oscillator Output | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OL}}=6 \mathrm{~mA}, \mathrm{~V}_{\mathrm{RC}}=1.5 \mathrm{~V}$ |  |  | 0.20 | 0.55 | v |
| VOL | Pin R | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{IOL}=60 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{RC}}=1.5 \mathrm{~V}$ |  |  | 0.10 | 0.25 | v |
| Icc | Supply Current-Enabled | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {ENABLE }}=4.9 \mathrm{~V}$ |  |  | 15.0 | 22.0 | mA |
| Icc | Supply Current-Disabled | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {ENABLE }}=1.0 \mathrm{~V}$ |  |  | 6.0 | 12.0 | mA |
| ${ }^{\text {fosc }}$ | Oscillator Frequency | $\frac{R_{T}=35 \mathrm{k} \pm 2 \%, C_{T}=100 \mathrm{pF} \pm 5 \%,}{\mathrm{R}_{\mathrm{T}}=33 \mathrm{k} \pm 2 \%, C_{T}=100 \mathrm{pF} \pm 5 \%,}$ | $\mathrm{V}_{C C}=\mathrm{Min}$ to 4.5 V | 300 | 350 | 400 | kHz |
|  |  |  | $\mathrm{V}_{\text {CC }}=7.9 \mathrm{~V}$ to Max | 320 | 360 | 400 | kHz |
| D.C. | Duty Cycle (tpwh $/ \tau$ ) | $\mathrm{R}_{\mathrm{T}}=35 \mathrm{k} \pm 2 \%, \mathrm{C}_{\mathrm{T}}=100 \mathrm{pF} \pm 5 \%$, | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$ to 4.5 V | 0.46 | 0.56 | 0.66 |  |
|  |  | $\mathrm{R}_{\mathrm{T}}=33 \mathrm{k} \pm 2 \%, \mathrm{C}_{\mathrm{T}}=100 \mathrm{pF} \pm 5 \%$, | $\mathrm{V}_{\mathrm{CC}}=7.9 \mathrm{~V}$ to Max | 0.46 | 0.56 | 0.66 |  |

Switching Characteristics $\mathrm{V}_{\mathrm{CC}}=4.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified.

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {tpd }} 1$ or $t_{\text {pdo }}$ | Propagation Delay From A, B, C, D Inputs to Digit Outputs | $\begin{aligned} & \mathrm{R}_{I N}=8.2 \mathrm{k}, \mathrm{~V}_{\text {ENABLE }}=10 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  |  | 500 | ns |
| $t_{\text {pdO }}$ | Propagation Delay to a Logical " 0 " <br> From Enable Input to Digit Outputs | $\mathrm{R}_{\text {IN }}=8.2 \mathrm{k}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 30 | 80 | 200 | ns |
| ${ }_{\text {t }}^{\text {pd }} 1$ | Propagation Delay to a Logical " 1 " <br> From Enable Input to Digit Outputs | $\mathrm{R}_{\text {IN }}=8.2 \mathrm{k}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 100 | 250 | 500 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified, min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range; all typical values are given for $\mathrm{V}_{\mathrm{CC}}=4.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

## AC Test Circuits and Switching Time Waveforms




Note: Input voltage rise and fall times are 120 ns from $10 \%$ to $90 \%$ points.

Truth Table

| $A_{I N}$ | $B_{I N}$ | $C_{I N}$ | $D_{I N}$ | DIG. OUT ON |
| :---: | :---: | :---: | :---: | :---: |
| 0, | 0 | 0 | 0 | NONE |
| 1 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 2 |
| 1 | 1 | 0 | 0 | 3 |
| 0 | 0 | 1 | 0 | 4 |
| 1 | 0 | 1 | 0 | 5 |
| 0 | 1 | 1 | 0 | 6 |
| 1 | 1 | 1 | 0 | 7 |
| 0 | 0 | 0 | 1 | 8 |
| 1 | 0 | 0 | 1 | 9 |
| 0 | 1 | 0 | 1 | 10 |
| 1 | 1 | 0 | 1 | 11 |
| 0 | 0 | 1 | 1 | 12 |
| 1 | 0 | 1 | 1 | 13 |
| 0 | 1 | 1 | 1 | 14 |
| 1 | 1 | 1 | 1 | NONE |

## Display Controllers/Drivers

## DS8666 14-Digit Decoder/Driver

## General Description

The DS8666 circuit is a 14 -digit decoder/driver. Six outputs have an 80 mA sink capability, and eight of the outputs have a 13 mA nominal source drive capability to drive external grounded-emitter transistor bases. The circuit has current threshold inputs, and is designed to be driven by P -channel MOS. An enable input is provided to allow for inter-digit blanking of the decoded outputs. An open-collector output oscillator is provided for system timing (two passive external components are required).

## Features

- Oscillator frequency accuracy allows maximum system speed
- Inter-digit blanking with the enable input provides ghost-free display operation


## Logic and Connection Diagrams



*Derate molded package $16.04 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.
Electrical Characteristics (Notes 2 and 3 )

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Logical "1" Input Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {ENABLE }}=6.7 \mathrm{~V}$ | IIN $=390 \mu \mathrm{~A}$ | 0.50 |  |  | V |
|  | Decoder Inputs |  | IIN $=1400 \mu \mathrm{~A}$ |  |  | 1.50 | V |
| $\mathrm{V}_{\text {IH }}$ | Enable Input | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{I}_{\text {ENABLE }}=140 \mu \mathrm{~A}$ |  | 5.0 | 6.3 | 7.0 | V |
| 1/H | Logical " 1 " Input Current Decoder Inputs | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {ENABLE }}=6.7 \mathrm{~V}$ |  | 390 |  |  | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | Enable Input | $\mathrm{V}_{\text {CC }}=$ Max |  | 140 |  |  | $\mu \mathrm{A}$ |
| $V_{\text {IL }}$ | Logical "0" Input Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {ENABLE }}=6.7 \mathrm{~V}, \mathrm{IIL}=25 \mu \mathrm{~A}$ |  |  |  | 0.30 | V |
| IIL | Logical ' 0 "' Input Current | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {ENABLE }}=6.7 \mathrm{~V}, \mathrm{~V}_{\text {IL }}=\mathrm{Max}$ |  |  |  | 25 | $\mu \mathrm{A}$ |
| $1 \mathrm{OH}(\mathrm{OSC})$ | Oscillator Output | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{OH}}=10.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{RC}}=0.6 \mathrm{~V}$ |  |  |  | 50 | $\mu \mathrm{A}$ |
| IOH | Digit 1-8 Outputs | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{OH}}=1.00 \mathrm{~V}, \mathrm{~V}_{\text {ENABLE }}=6.7 \mathrm{~V}$ |  | -7.0 | -13.0 | -20.0 | mA |
| IOH | Logical " 1 " Output Cürrent Digit 9-14 Outputs | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{OH}}=10.0 \mathrm{~V}, \mathrm{~V}_{\text {ENABLE }}=6.7 \mathrm{~V}$ |  |  |  | 50 | $\mu \mathrm{A}$ |
| Ios | Output Short-Circuit Current Pin R Only | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{RC}}=0.6 \mathrm{~V}$ |  | -0.15 | -0.30 | -0.45 | mA |
| VOL(OSC) | Oscillator Output | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{IOL}=6 \mathrm{~mA}, \mathrm{~V}_{\mathrm{RC}}=1.5 \mathrm{~V}$ |  |  |  | 0.50 | V |
| VOL | Logical " 0 " Output Voltage Digit 1-8 Outputs | $\mathrm{V}_{\text {CC }}=\mathrm{Min}, \mathrm{V}_{\text {ENABLE }}=6.7 \mathrm{~V}$ | $\mathrm{IOL}=40 \mu \mathrm{~A}$ |  |  | 0.40 | V |
|  | Digit 9-14 Outputs |  | $1 \mathrm{OL}=80 \mathrm{~mA}$ |  | 0.35 | 0.50 | V |
|  | Pin R |  | $\begin{aligned} & \mathrm{IOL}=60 \mu \mathrm{~A}, \\ & \mathrm{~V}_{\mathrm{RC}}=1.5 \mathrm{~V} \end{aligned}$ |  | 0.10 | 0.20 | V |
| ICC | Supply Current-Enabled | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max, } \mathrm{V}_{\mathrm{ENABLE}}=6.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.00 \mathrm{~V}, \\ & \text { (Sourcing Output "ON") } \end{aligned}$ |  |  | 26.0 | 35.0 | mA |
| ICC | Supply Current-Disabled | $V_{C C}=$ Max, $\mathrm{V}_{\text {ENABLE }}=1.0 \mathrm{~V}$ |  |  | 5.0 | 7.0 | mA |
| fosc | Oscillator Frequency | $\mathrm{R}_{\mathrm{T}}=33 \mathrm{k} \pm 2 \%, \mathrm{C}_{\text {T }}=100 \mathrm{pF} \pm 5 \%$ | $\begin{aligned} & V_{C C}=\operatorname{Min} \\ & V_{C C}=\operatorname{Max} \end{aligned}$ | 320 | 360 | 400 | kHz |
| D.C. | Duty Cycle (tpwh/ $/$ ) | $\mathrm{R}_{\mathrm{T}}=33 \mathrm{k} \pm 2 \%, \mathrm{C}_{\mathrm{T}}=100 \mathrm{pF} \pm 5 \%$ | $\begin{aligned} & V_{C C}=\operatorname{Min} \\ & V_{C C}=\operatorname{Max} \end{aligned}$ | 0.46 | 0.56 | 0.66 |  |

## Switching Characteristics $\mathrm{V}_{\mathrm{CC}}=8.4 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {pd0 }}$ or <br> $t_{\text {pd1 }}$ | Propagation Delay From A, B, C, D Inputs to Digit Outputs | $\begin{aligned} & \mathrm{R}_{I N}=8.2 \mathrm{k}, \mathrm{~V}_{\mathrm{ENABLE}}=10 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  |  | 500 | ns |
| tpd0 or ${ }^{\mathrm{t}} \mathrm{pd} 1$ | Propagation Delay From Enable Input to Digit Outputs | $\mathrm{R}_{\text {IN }}=8.2 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  | 500 | ns |

[^33]AC Test Circuits and Switching Time. Waveforms


Note. Input rise and fall times are 120 ns between $10 \%$ and $90 \%$ points.

## Truth Table

| AIN | $B_{I N}$ | $C_{I N}$ | $D_{I N}$ | DIG. OUT ON |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | NONE |
| 1 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 2 |
| 1 | 1 | 0 | 0 | 3 |
| 0 | 0 | 1 | 0 | 4 |
| 1 | 0 | 1 | 0 | 5 |
| 0 | 1 | 1 | 0 | 6 |
| 1 | 1 | 1 | 0 | 7 |
| 0 | 0 | 0 | 1 | 8 |
| 1 | 0 | 0 | 1 | 9 |
| 0 | 1 | 0 | 1 | 10 |
| 1 | 1. | 0 | 1 | 11 |
| 0 | 0 | 1 | 1 | 12 |
| 1 | 0 | 1 | 1 | 13 |
| 0 | 1 | 1 | 1 | 14 |
| 1 | 1 | 1 | 1 | NONE |

## DS8669 2-Digit BCD to 7-Segment Decoder/Driver

## General Description

The DS8669 is a 2-digit BCD to 7 -segment decoder/ driver for use with common anode LED displays. The DS8669 drives 27 -segment LED displays without multiplexing. Outputs are open-collector, and capable of sinking $25 \mathrm{~mA} /$ segment. Applications include TV and CB channel displays.

## Features

- Direct 7-segment drive
- 25 mA /segment current sink capability
- Low power requirement-16 mA typ
- Very low input currents $-2 \mu \mathrm{~A}$ typ
- Input clamp diodes to both $V_{C C}$ and ground
- No multiplexing oscillator noise


## Logic and Connection Diagrams



Dual-In-Line Package


TOP VIEW

## Absolute Maximum Ratings (Note 1)

|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | 7V | Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) | 4.5 | 6.0 | $V$ |
| Input Current | 20 mA | Temperature ( $\mathrm{TA}_{\text {A }}$ ) | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Output Voltage | 12V |  |  |  |  |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |  |  |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  | * |  |  |  |
| Molded Package | 2005 mW |  |  |  |  |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |  |  |  |  |

## Electrical Characteristics $\mathrm{v}_{\mathrm{CC}}=5.25 \mathrm{~V}$, (Note 2)

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Logical "1" Input Voltage | $V_{C C}=\operatorname{Min}$ | 2.0 |  | $V_{C C}+0.6$ | V |
| VIL | Logical "0'Input Voltage | $V_{C C}=\operatorname{Min}$ | -0.3 |  | 0.8 | V |
| $\mathrm{I}_{0}$ | Logical "1" Output <br> Leakage Current | $\begin{aligned} & V_{C C}=M a x, \\ & V_{\text {OUT }}=10 V \end{aligned}$ |  |  | 50 | $\mu \mathrm{A}$ |
| VOL | Logical "0" Output Voltage | $\begin{aligned} & \mathrm{I} \mathrm{OL}=25 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \end{aligned}$ |  | 0.4 | 0.8 | V |
| ${ }_{1 / \mathrm{H}}$ | Logical "1" Input Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}=\operatorname{Max}$ |  | 2.0 | 10 | $\mu \mathrm{A}$ |
| IIL | Logical " 0 ' Input Current | $\begin{aligned} & V_{\text {IN }}=0 V \\ & V_{C C}=M a x \end{aligned}$ |  | -0.1 | -10 | $\mu \mathrm{A}$ |
| ICC | Supply Current | All Outputs Low, $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$ |  | 16 | 25 | mA |
| VIC | Input Clamp Voltage | $1 \mathrm{IN}=10 \mathrm{~mA}$ |  |  | $\mathrm{VCC}+1.5 \mathrm{~V}$ | V |
|  |  | $1 \mathrm{IN}=-10 \mathrm{~mA}$ |  |  | -1.5 | V |
| ${ }^{\text {tpdO }}$ | Propagation Delay to a Logical " 0 " <br> From Any Input to Any Output | $\begin{aligned} & R_{L}=400 \Omega \\ & C_{L}=50 \mathrm{pF} \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | 10 | $\mu \mathrm{s}$ |
| ${ }_{\text {tpd }} 1$ | Propagation Delay to a Logical " 1 " <br> From Any Input to Any Output |  |  |  | 10 | $\mu \mathrm{s}$ |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \max$ limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8669. All typicals are given for $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ and $T_{A}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

## Truth Table

| INPUT LEVELS |  |  |  | SEGMENT OUTPUTS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DN | $\mathrm{C}_{\mathrm{N}}$ | $B_{N}$ | AN | a1 | b1 | c1 | d1 | e1 | $f 1$ | g1 | a2 | b2 | c2 | d2 | e2 | f2 | g2 | DISPLAY 1 | DISPLAY 2 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | I＇I | İI |
| 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 曰＇ | 区＇ |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 三＇ | \＃＇ |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1－1 | 1－1 |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | I－ | I－ |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | E | 㡽 |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 年1 | 旦1 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | －1 | I＇1 |
| 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 11 |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 17 | 11 |
| 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | F＇ | 1 |
| 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 保 | $1-$ |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | － | － |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | （Blank） | （Blank） |

[^34]
## Display Segment Notation



## AC Test Circuit



Switching Time Waveforms


National

## DS8692, DS8693, DS8694 Printing Calculator Interface Set

## General Description

Two DS8692 IC's and one each of the DS8693 and DS8694 provide the complete interface necessary between the MM5787 calculator chip and the Seiko Model 310 printing head. The DS8692 is an array of eight common emitter output transistors each capable of sinking 350 mA , with open collector saturating outputs. The DS8693 contains the interface logic for the color solenoid driver, motor driver, and 7 -column character select solenoid drivers. The DS8694 contains the interface logic for 8 -column solenoid drivers plus the clock oscillator and timing signal buffer. The color and character select solenoid latch outputs of both are
constant current outputs supplying the base current for the DS8692 arrays. These outputs also feature active pull-down. The motor drive latch output is an open collector capable of sinking 20 mA .

## Features

- Provides complete interface package for printing calculators with minimum number of packages and minimum number of external components
- 350 mA sink capability


## Connection Diagrams



Order Number DS8692N
See NS Package N22A


Dual-In-Line Package
Order Number DS8693N See NS Package N22A


Absolute Maximum Ratings Ds8692-Transistor Array (Note 1).

| Collector to Base Voltage | 25 V | Power Dissipation $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$ |  |
| :--- | ---: | :--- | ---: | ---: |
| Collector to Emitter Voltage | 25 V | Operating Junction Temperature | 650 mW |
| Collector to Emitter Voltage (Note 4) | 15 V | Operating Temperature Range | $0^{\circ} \mathrm{C} \mathrm{to}+70^{\circ} \mathrm{C} \mathrm{max}$ |
| Emitter to Base Voltage | 6 V | Storage Temperature Range |  |
| Collector Current (Continuous) | 0.4 A | Lead Temperature (Soldering, 10 seconds) | $-65^{\circ} \mathrm{C} \mathrm{to}+150^{\circ} \mathrm{C}$ |
|  |  | $300^{\circ} \mathrm{C}$ |  |

Electrical Characteristics DS8692 (Notes 2 and 3)

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {CEO }}$ | Collector to Emitter Breakdown Voltage | $I_{C}=500 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{B}}=0$ | 15 |  |  | V |
| $\mathrm{V}_{\text {CES }}$ | Collector to Emitter Breakdown Voltage | $\mathrm{IC}=1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{BE}}=0$ | 25 |  |  | V |
| $\mathrm{V}_{\text {CBO }}$ | Collector to Base Breakdown Voltage | $\mathrm{IC}=1 \mathrm{~mA}, \mathrm{IE}=0$ | 25 |  |  | V |
| $V_{\text {CE }}(S A T)$ | Collector to Emitter Saturation Voltage | $\begin{aligned} & I_{C}=350 \mathrm{~mA}, I_{B}=7.0 \mathrm{~mA}, \\ & \text { (Note 7) } \end{aligned}$ |  | 0.6 | 1.0 | V |
| $V_{B E}(S A T)$ | Base to Emitter Saturation Voltage | $\begin{aligned} & I_{C}=350 \mathrm{~mA}, I_{B}=7.0 \mathrm{~mA}, \\ & \text { (Note 7) } \end{aligned}$ |  | 0.8 | 1.05 | V |

## Absolute Maximum Ratings ds8693 (Note 1) Operating Conditions ds8693

|  |  | MIN | MAX | UNITS |  |
| :--- | :--- | :--- | :--- | :---: | :---: |
| Supply Voltage | 12 V | Supply Voltage $\left(\mathrm{V}_{\mathrm{CC}}\right)$ | 8.5 | 11.0 | V |
| Input Voltage | 12 V | Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

All Pins Except Pin 13
12 V
19 V
Pin 13
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$
Molded Package
1897 mW
Lead Temperature (Soldering, 10 seconds)
$300^{\circ} \mathrm{C}$
*Derate molded package $15.18 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.
Electrical Characteristics Ds8693 (Notes 2 and 3 )

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| COLUMN DRIVERS |  |  |  |  |  |
| Input Current | $V_{\text {IN }}=2.7 \mathrm{~V}$ | 50 |  |  | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\text {IN }}=9.5 \mathrm{~V}$ |  |  | 250 | $\mu \mathrm{A}$ |
| VOL Output OFF Voltage | $\begin{aligned} & V_{C C}=\operatorname{Min}, V_{I N}=2.7 \mathrm{~V}, V_{C L O C K}=3.5 \mathrm{~V}, \\ & I_{O U T}=1 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 | V |
| $\mathrm{IOH} \quad$ Output ON Current | $\begin{aligned} & V_{C C}=\operatorname{Min}, V_{I N}=7.0 \mathrm{~V}, V_{\text {CLOCK }}=3.5 \mathrm{~V}, \\ & V_{\text {OUT }}=1.0 \mathrm{~V} \end{aligned}$ | -7 |  | -17 | mA |
| IOS Output Short Circuit Current | $\begin{aligned} & V_{C C}=M a x, V_{\text {IN }}=2.7 \mathrm{~V}, V_{\text {CLOCK }}=3.5 \mathrm{~V}, \\ & V_{\text {OUT }}=0 \mathrm{~V} \end{aligned}$ |  |  | -1.2 | mA |
| CLOCK INPUT |  |  |  |  |  |
| Input Current | $\mathrm{V}_{1 N}=3.5 \mathrm{~V}$ |  |  | 300 | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\text {IN }}=1.6 \mathrm{~V}$ | 50 |  |  | $\mu \mathrm{A}$ |
| VIH Logical "1" Input High Voltage |  | 3.5 |  |  | $V$ |
| VIL Logical "0" Input Low Voltage |  |  |  | 1.6 | V |
| MOTOR DRIVER |  |  |  |  |  |
| Input Current | $\mathrm{V}_{\text {IN }}=2.3 \mathrm{~V}$ | 50 |  |  | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\text {IN }}=9.5 \mathrm{~V}$ |  |  | 250 | $\mu \mathrm{A}$ |
| IIL(STOP) Input Low Current (Stop) | $V_{C C}=\operatorname{Min}, V_{I N}(S T O P)=0.4 V,$ <br> (Stop Switch Closed) |  |  | -700 | $\mu \mathrm{A}$ |
| VIH(STOP) Input High Voltage (Stop) | $V_{C C}=\operatorname{Max}, \operatorname{IIN}(S T O P)=-10 \mu \mathrm{~A},$ <br> (Stop Switch Open) |  |  | 2.5 | V |
| VOL Output Low Voltage | $\mathrm{V}_{C C}=$ Min, $\mathrm{VPRINT}=7 \mathrm{~V}, \mathrm{IOUT}=15 \mathrm{~mA}$ |  |  | 0.5 | V |

Electrical Characteristics (Continued) DS8693

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOTOR DRIVER (Continued) |  |  |  |  |  |  |
| Iox | Output Leakage Current | $\begin{aligned} & V_{C C}=M a x, V_{P R I N T}=2.3 \mathrm{~V} \\ & V_{S T O P}=0.8 \mathrm{~V}, V_{\text {OUT }}=15 \mathrm{~V} \end{aligned}$ |  |  | 100 | $\mu \mathrm{A}$ |
| IIH(STOP) | Logical "'1" Input High Current |  |  |  | -10 | $\mu \mathrm{A}$ |
| COLOR DRIVER |  |  |  |  |  |  |
| In | Input Current | $\mathrm{V}_{\text {IN }}=3.5 \mathrm{~V}$ |  |  | 300 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}=1.7 \mathrm{~V}$ | 50 |  |  | $\mu \mathrm{A}$ |
| VOL | Output OFF Voltage | $\mathrm{V}_{\text {CC }}=\mathrm{Min}, \mathrm{V}_{\text {IN }}=1.7 \mathrm{~V}, \mathrm{IOUT}=1 \mathrm{~mA}$ |  |  | 0.4 | v |
| 1 OH | Output ON Current | $\mathrm{V}_{\text {CC }}=\mathrm{Min}, \mathrm{V}_{\text {IN }}=3.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.0 \mathrm{~V}$ | -8 | . | -18 | mA |
| $\operatorname{ICC}(\mathrm{SB})$ | Stand-by Supply Current, (Note 6) | $\begin{aligned} & V_{C C}=M a x, V_{\text {COLUMN IN }} / V_{\text {PRINT }}=0 \mathrm{~V}, \\ & V_{C O L O R}=0 \mathrm{~V}, V_{C L O C K}=3.5 \mathrm{~V} \end{aligned}$ |  |  | 55 | mA |



Electrical Characteristics Ds8694 (Notes 2 and 3 )

| PARAMETER |  | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| COLUMN DRIVER |  |  |  |  |  |  |
| IIN | Input Current | $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}=9.5 \mathrm{~V}$ |  |  | 250 | $\mu \mathrm{A}$ |
| VOL | Output OFF Voltage | $\begin{aligned} & V_{C C}=\operatorname{Min}, V_{I N}=2.7 \mathrm{~V}, V_{C L O C K}=3.5 \mathrm{~V}, \\ & I_{O U T}=1 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 | $\checkmark$ |
| 1 OH | Output ON Current | $\begin{aligned} & V_{C C}=\operatorname{Min}, V_{I N}=7.0 \mathrm{~V}, V_{C L O C K}=3.5 \mathrm{~V}, \\ & V_{\text {OUT }}=1.0 \mathrm{~V} \end{aligned}$ | -7 |  | -17 | mA |
| los | Output Short-Circuit Current | $\begin{aligned} & V_{C C}=M a x, V_{I N}=2.7 \mathrm{~V}, V_{C L O C K}=3.5 \mathrm{~V}, \\ & V_{O U T}=0 \mathrm{~V} \end{aligned}$ |  |  | -1.2 | mA |

## CLOCK INPUT

| I IN | Input Current | $V_{\text {IN }}=3.5 \mathrm{~V}$ |  |  | 300 | $\mu \mathrm{~A}$ |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
|  | $V_{\text {IN }}=2.7 \mathrm{~V}$ | 50 |  |  | $\mu \mathrm{~A}$ |  |
| $\mathrm{~V}_{\text {IH }}$ | Logical " 1 " Input High Voltage |  | 3.5 |  |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logical " 0 " Input Low Voltage |  |  |  | 1.6 | V |

TIMING BUFFER

| IN | Input Current | $\mathrm{V}_{1} \mathrm{~N}=2 \mathrm{~V}$ |  |  | -50 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\text {IN }}=17 \mathrm{~V}$ |  |  | 880 | $\mu \mathrm{A}$ |
| VOL | Output Low Voltage | IOUT $=50 \mu \mathrm{~A}, \mathrm{~V}_{\text {IN }}=10 \mathrm{~V}$ |  |  | 0.5 | V |
| VOH | Output High Voltage | IOUT $=-50 \mu \mathrm{~A}, \mathrm{~V}_{\text {IN }}=7 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}{ }^{-1.0}$ |  |  | v |
| OSCILLATOR |  |  |  |  |  |  |
| fosc | Frequency | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\operatorname{Max}, \mathrm{R}=18 \mathrm{k}, \mathrm{C}=0.0015 \mu \mathrm{Fd} \\ & \text { (Note 5) } \end{aligned}$ | 85 | 100 | 115 | kHz |
| VOL | Output Low Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min, $\mathrm{IOUT}=50 \mu \mathrm{~A}$ |  |  | 0.5 | V |
| VOH | Output High Voltage | IOUT $=-50 \mu \mathrm{~A}$ | $v_{C C}-1.0$ |  |  | V |
| DC | Duty Cycle | $\mathrm{V}_{\text {CC }}=$ Max | 40 | 50 | 60 | \% |
| Vosc | Osc. VcC Turn ON Voltage |  | 6.0 | 7.7 | 8.5 | v |
| ${ }^{\text {I CCO }}$ (SB) | Stand-by Supply Current | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {COLUMN IN }} /$ <br> $V_{\text {PRINT }}=0 \mathrm{~V}$, ICLOCK $=300 \mu \mathrm{~A}$ |  |  | 55 | mA |

Switching Characteristics
$V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (unless otherwise specified)

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| COLUMN DRIVERS (DS8693, DS8694) (Figure 3) |  |  |  |  |  |  |
| PWCOLUMN | Column In Pulse Width |  | 1.1 |  |  | $\mu \mathrm{s}$ |
| PWCLOCK | Clock Pulse Width |  | 1.0 |  |  | $\mu \mathrm{s}$ |
| ${ }_{\text {d }}$ | Delay of Column In Pulse After Clock Transitions to Low State for Output to Latch |  | 0.1 |  |  | $\mu \mathrm{s}$ |
| tPDo | Propagation Delay to a Logical " 0 " From Clock to Column Out Output | Column $\mathrm{In}=0 \mathrm{~V}$ |  |  | 10.0 | $\mu \mathrm{s}$ |
| tPD1 | Propagation Delay to a Logical "1" From Clock to Column Output | Column $\mathrm{In}=7 \mathrm{~V}$ |  |  | 1300 | $\mu \mathrm{s}$ |
| tPDO | Propagation Delay to a Logical " 0 " From Column In to Column Out | Clock $=7 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{s}$ |
| tPD1 | Propagation Delay to a Logical "1" From Column In to Column Out | Clock $=7 \mathrm{~V}$ |  |  | 1300 | $\mu \mathrm{s}$ |

COLOR DRIVER (DS8693) (Figure 4)

| tPD0 | Propagation Delay to a Logical <br> " 0 " From Color In to Color Out |  |  | $\mu \mathrm{s}$ |  |
| :--- | :--- | :--- | :--- | :---: | :---: |
| tPD1 | Propagation Delay to a Logical <br> $" 1$ " From Color In to Color Out |  |  | 10.0 |  |

## MOTOR DRIVER (DS8693) (Figure 6)

| PWPRINT | Print Signal Pulse Width |  | 1 |  | $\mu \mathrm{s}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PWSTOP | Stop Signal Pulse Width |  | 1 |  | $\mu \mathrm{s}$ |
| PWCLOCK | Clock Pulse Width |  | 1 |  | $\mu \mathrm{s}$ |
| tPDo | Propagation Delay to a Logical " 0 " From Print to Motor Drive Out |  |  | 10 | $\mu \mathrm{s}$ |
| tPD1 | Propagation Delay to a Logical " 1 " From Motor Stop (High-toLow Transition) to Motor Drive Out | Print $=0 \mathrm{~V}$, Clock $=7.0 \mathrm{~V}$ |  | 10 | $\mu \mathrm{s}$ |

TIMING SIGNAL BUFFER (DS8694) (Figure 5)

| PWTIMING | Timing Signal Pulse Width |  | 1 | 1000 |  | ms |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{tr}_{\mathrm{r}}$ | Rise Time | CLOAD $=35 \mathrm{pF}$ |  |  | 500 | ns |
| $\mathrm{tf}_{f}$ | Fall Time | $C_{\text {LOAD }}=35 \mathrm{pF}$ |  |  | 500 | ns |
| tPDO | Propagation Delay to a Logical " 0 " From Timing In to Timing Out |  |  |  | 10 | $\mu \mathrm{s}$ |
| tPD1 | Propagation Delay to a Logical " 1 " From Timing In to Timing Out |  |  |  | 10 | $\mu \mathrm{s}$ |

CLOCK OSCILLATOR (DS8694) (Figure 7)

| foSC | Oscillator Frequency | (Note 5) | 85 | 100 | 115 | kHz |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| DC | Duty Cycle |  | 40 | 50 | 60 | $\%$ |
| $\mathrm{t}_{\mathrm{r}}$ | Rise Time | C LOAD $=70 \mathrm{pF}$ |  |  | 500 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Fall Time | $\mathrm{C}_{\text {LOAD }}=70 \mathrm{pF}$ |  |  | 500 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8692, DS8693, DS8694. All typicals are given for $V_{C C}=10 \mathrm{~V}$ and $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute basis.
Note 4: Ratings refer to a high current point where collector-emitter voltage is lowest.
Note 5: Oscillator frequency is determined by external $R$ between "Osc $R^{\prime \prime}$ and "Osc C' and external C from "Osc C' to ground. 2k $>R>20 k$.
Note 6: Column outputs operate on approximately $1 / 16$ duty cycle in normal operation.
Note 7: Measured with one output on at a time.

## System Connection Diagram



FIGURE 1


Switching Time Waveforms


FIGURE 3. DS8693, DS8694 Column Latch


FIGURE 4. DS8693 Color Driver


FIGURE 5. DS8694 Timing Signal Buffer


Switching Time Waveforms


FIGURE 6. DS8693 Motor Drive Latch


FIGURE 7. DS8694 Oscillator Diagram

## DS8859A, DS8869A Open Collector Hex Latch LED Drivers

## General Description

The DS8859A, DS8869A are TTL compatible open collector hex latch LED drivers with programmable current sink outputs. The current sinks are nominally set at 14 mA but may be adjusted by external resistors for any value between $0-32 \mathrm{~mA}$. Each device contains six latches which may be set by input data terminals. An active low strobe common to all six latches enables the data input terminals. The DS8859A current sink outputs are switched on by entering a high level into the latches and the DS8869A current sink outputs are switched on by entering a low level into the latches.
The devices are available in either a molded or cavity package. In order not to damage the devices there is a
limit placed on the power dissipation allowable for each package type. This information is shown in the graph included in this data sheet.

## Features

- Built-in latch
- Programmable output current
- TTL compatible inputs
- 32 mA output sink


## Logic Diagram



## Output Circuit



## Connection Diagram

Dual-In-Line Package


## Truth Table

| COMMON <br> STROBE | INPUT <br> DATA | DS8859 <br> OUTPUT <br> $(\mathrm{t}+1)$ | DS8869 <br> OUTPUT <br> $(\mathrm{t}+1)$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | OFF | ON |
| 0 | 1 | ON | OFF |
| 1 | X | OUTPUT $(\mathrm{t})$ | OUTPUT $(\mathrm{t})$ |

Order Number DS8859AJ, DS8869AJ, DS8859AN or DS8869AN See NS Package J16A or N16A

# Absolute Maximum Ratings (Note 1) 

|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | 7V | Supply Voltage, VCC | 4.75 | 5.25 | $V$ |
| Input Voltage | 5.5 V | Temperature, $\mathrm{T}_{\mathrm{A}}$ | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Output Voltage | 5.5 V | Temperature, $\mathrm{T}_{\text {A }}$ | 0 | + |  |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |  |  |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  |  |  |  |  |
| Cavity Package | 1433 mW |  |  |  |  |
| Molded Package | 1362 mW |  |  |  |  |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |  |  |  |  |
| *Derate cavity package $9.55 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above package $10.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. | derate molded |  |  |  |  |

## Electrical Characteristics (Notes 2 and 3 )

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | Logical "1" Input Voltage | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Min}$ |  | 2.0 |  |  | $v$ |
| $\mathrm{I}_{\mathrm{IH}}$ | Logical "1" Input Current | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  |  | 40 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{1 \mathrm{~L}}$ | Logical " 0 " Input Voltage | $\mathrm{V}_{\text {cc }}=$ Min |  |  |  | 0.8 | V |
| $\mathrm{I}_{1}$ | Logical " 0 " Input Current | . $\mathrm{V}_{\text {cc }}=$ Max, $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -1.0 | -1.6 | mA |
| $\mathrm{V}_{C D}$ | Input Clamp Voitage | $\mathrm{V}_{\text {cC }}=\mathrm{Min}, \mathrm{I}_{\text {IN }}=-12 \mathrm{~mA}$ |  |  | -1.1 | -1.5 | v |
| $\mathrm{IOH}^{\text {O }}$ | Logical "1" Output Current | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Min}, \mathrm{V}_{\mathrm{tL}}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {OH }}$ | . $5 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{H}}=2.0 \mathrm{~V}$ |  |  | 250 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical " 0 " Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\operatorname{Min}, \mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}} \\ & \mathrm{~V}_{\mathrm{IH}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IADJ}}=\mathrm{V}_{\mathrm{CCMIN}} \end{aligned}$ | $3 \mathrm{~mA} \text {, }$ |  |  | 0.4 | v |
| ${ }^{\text {cc }}$ | Supply Current | $\mathrm{V}_{\mathrm{Cc}}=$ Max, Current Source (See Truth Table), (Note 4) |  |  |  | 50 | mA |
| $\mathrm{I}_{\text {sink }}$ | Output Current | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, V_{\text {out }}=2.0 \mathrm{~V}, \\ & T_{A}=25^{\circ} \mathrm{C},(\text { Note 4) } \end{aligned}$ | $\mathrm{V}_{1 A D J}=5 \mathrm{~V}$ | 32 |  |  | mA |
|  |  |  | $\mathrm{I}_{\text {ADJ }}=$ Open | 9 | 14 | 26 | mA |

## Switching Characteristics $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay to a Logical " 0 "' | $\mathrm{C}_{\text {OUT }}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=390 \Omega$ <br> (Note 5) | Data to Output |  |  | 36 | ns |
|  |  | Strobe to Output |  |  | 50 | ns |
| Propagation Delay to a Logical " 1 " |  | Data to Output |  |  | 150 | ns |
|  |  | Strobe to Output |  |  | 150 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range. All typicals are given for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: See graphs for changes in ISINK versus changes in temperature and $V_{C C}$.
Note 5: COUT includes device output capacitance of approximately 8.5 pF and wiring capacitance.

## Typical Performance Characteristics


'ADJ may be programmed by a voltage source or by resistors.

FIGURE 1.

这

# DS8861 MOS-to-LED 5-Segment Driver DS8863 MOS-to-LED 8-Digit Driver DS8963 MOS-to-LED 8-Digit Driver 

## General Description

The DS8861, DS8863 and DS8963 are designed to be used in conjunction with MOS integrated circuits and common-cathode LED's in serially addressed multi-digit displays.

The DS8861 is a 5 -segment driver capable of sinking or sourcing up to 50 mA from each diver.

The DS8863 is an 8 -digit driver. Each driver is capable of sinking up to 500 mA .

The DS8963 is identical to the DS8863 except it is intended for operation at up to 18 V .

Features

- 50 mA source or sink capability per driver, DS8861
- 500 mA sink capability per driver, DS8863, DS8963
- MOS compatibility (low input current)
- Low standby power
- High gain Darlington circuits


## Schematic and Connection Diagrams



Order Numbers DS8861N, DS8863N or DS8963N
See NS Package N18A

## Absolute Maximum Ratings

|  | DS8861 | DS8863 | DS8963 |
| :---: | :---: | :---: | :---: |
| Input Voltage Range (Note 1) | -5 V to $\mathrm{V}_{\mathrm{SS}}$ | -5 V to $\mathrm{V}_{\text {SS }}$ | -5 V to $\mathrm{V}_{\text {SS }}$ |
| Collector (Output) Voltage (Note 2) | 10 V | 10 V | 18 V |
| Collector (Output)-to-Input Voltage | 10 V | 10 V | 18 V |
| Emitter-to-Ground Voltage ( $\mathrm{V}_{1} \geq 5 \mathrm{~V}$ ) | 10 V |  |  |
| Emitter-to-Input Voltage | 5 V |  |  |
| Voltage at $\mathrm{V}_{\text {SS }}$ Terminal With Respect to Any Other Device Terminal | 10 V | 10 V | 18V |
| Collector (Output) Current |  |  |  |
| Each Collector (Output) | 50 mA | 500 mA | 500 mA |
| All Collectors (Output) | 200 mA | 600 mA | 600 mA |
| Continuous Total Dissipation | 800 mW | 800 mW | 800 mW |
| Operating Temperature Range | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation at $25^{\circ} \mathrm{C}$ |  |  |  |
| Molded Package | 1476 mW* | $1563 \mathrm{~mW}^{\dagger}$ | $1563 \mathrm{~mW}^{\dagger}$ |
| Lead Temperature (Soldering, 10 sec ) | $300^{\circ} \mathrm{C}$ | $300^{\circ} \mathrm{C}$ | $300^{\circ} \mathrm{C}$ |
| *Derate molded package $11.81 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ}$ Derate molded package $12.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$ |  |  |  |

Electrical Characteristics DS8861 (VSS $=10 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ unless otherwise noted)

|  | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {CEON }}$ | "ON" State Collector Emitter Voltage | Input $=8 \mathrm{~V}$ through $1 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{E}}=5 \mathrm{~V}$.$\mathrm{I}_{\mathrm{C}}=50 \mathrm{~mA}$ |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 0.9 | 1.2 | V |
|  |  |  |  |  |  |  | 1.5 | V |
| $I_{\text {COFF }}$ | "OFF" State Collector Current | $\mathrm{V}_{\mathrm{c}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{E}}=0$ | $\mathrm{I}_{\text {IN }}=40 \mu \mathrm{~A}$ |  |  |  | 100 | $\mu \mathrm{A}$ |
|  |  |  | $V_{\text {IN }}=0.7 \mathrm{~V}$ |  |  |  | 100 | $\mu \mathrm{A}$ |
| 1 | Input Current at Maximum Input Voltage | $\mathrm{V}_{\text {IN }}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{E}}=0, \mathrm{I}_{\mathrm{C}}=20 \mathrm{~mA}$ |  |  |  | 2.2 | 3.3 | mA |
| $\mathrm{I}_{\mathrm{E}}$ | Emitter Reverse Current | $\mathrm{V}_{\text {IN }}=0, \mathrm{~V}_{\mathrm{E}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=0$ |  |  |  |  | 100 | $\mu \mathrm{A}$ |
| Iss | Current Into $\mathrm{V}_{\text {Ss }}$ Terminal |  |  |  |  |  | 1 | mA |

DS8863/DS8963 ( $\mathrm{V}_{\mathrm{SS}}={ }^{\prime} 10 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ unless otherwise noted)

| PARAMETER |  | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $V_{\text {IN }}=7 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=500 \mathrm{~mA}$ |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 1.5 | V |
|  |  |  |  |  |  |  | 1.6 | V |
| IOH | High Level Output Current | $\mathrm{V}_{\mathrm{OH}}=10 \mathrm{~V}$ * | $\mathrm{I}_{1 \mathrm{~N}}=40 \mu \mathrm{~A}$ |  | - |  | 250 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ |  |  |  | 250 | $\mu \mathrm{A}$ |
| 1 | Input Current at Maximum Input Voltage | $\mathrm{V}_{\text {IN }}=10 \mathrm{~V}, \mathrm{I}_{\text {OL }}=20 \mathrm{~mA}$ |  |  |  |  | 2 | mA |
| $\mathrm{I}_{\text {ss }}$ | Current Into $\mathrm{V}_{\text {SS }}$ Terminal |  |  |  |  |  | 1 | mA |

*18V for the DS8963
Switching Characteristics DS8861 ( $\left.\mathrm{V}_{\mathrm{SS}}=7.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PLH }}$ Propagation Delay Time, Low-to-High Level Output (Collector) | $\begin{aligned} & V_{I H}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{E}}=0 \\ & \mathrm{R}_{\mathrm{L}}=200 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ |  | 100 |  | ns |
| $\mathrm{t}_{\text {PHL }}$ Propagation Delay Time, High-to-Low Level Output (Collector) |  |  | 20 |  | ns |
| DS8863/DS8963 ( $\left.\mathrm{V}_{\text {SS }}=7.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |
| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| $\mathrm{t}_{\text {PLH }} \quad$ Propagation Delay Time, Low-to-High Level Output | $\begin{aligned} & V_{I H}=8 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=20 \Omega \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ |  | 300 |  | ns |
| $\mathrm{t}_{\text {PHL }} \quad$ Propagation Delay Time, High-to-Low Level Output |  |  | 30 |  | ns |

Note 1: The input is the only device terminal which may be negative with respect to ground.
Note 2: Voltage values are with respect to network ground terminal unless otherwise noted. AC Test Circuits and Waveforms


DS8861


DS8863


NOTE 1: THE PULSE GENERATOR HAS THE FOLLOWING CHARACTERISTICS: $Z_{\text {OUt }}=50 \Omega$, PRR $=100 \mathrm{KHz}, \mathrm{t}_{\mathrm{w}}=1 \mu \mathrm{~s}$.
NOTE 2: $C_{l}$ includes probe ano Jig capacitance.

National

## DS8867 8-Segment Constant Current Driver

## General Description

The DS8867 is an 8 -segment driver designed to be driven from MOS circuits operating at $8 \mathrm{~V} \pm 10 \%$ minimum $\mathrm{V}_{\text {SS }}$ supply and will supply 14 mA typically to an LED display. The output current is insensitive to $V_{C C}$ variations.

## Features

- Internal current control-no external resistors
- $100 \%$ efficient, no standby power
- Operates in three and four cell battery systems
- Inputs and outputs grouped for easy PC layout


## Schematic and Connection Diagrams



## Typical Application

Typical 3 Cell Scientific Calculator Circuit


## Absolute Maximum Ratings (Note 1)

## Operating Conditions

| . |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | 7 V | Supply Voltage, VCC | 3.3 | 6.0 | $V$ |
| Input Voltage | 10 V | Temperature, TA | 0 | $+70$ | ${ }^{\circ} \mathrm{C}$ |
| Output Voltage | 10V | Temperature, TA | 0 | $+70$ | C |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |  |  |
| Maximum Power Dissipation ${ }^{*}$ at $25^{\circ} \mathrm{C}$ |  |  |  |  |  |
| Molded Package | 1345 mW | - |  | - |  |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |  |  |  |  |
| * Derate molded package $10.76 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ abov | ${ }^{\circ} \mathrm{C}$ |  |  |  |  |

## Electrical Characteristics (Note 2)

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | Logical " 1 " Input Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\mathrm{OH}}=2.3 \mathrm{~V}, \mathrm{I}_{\mathrm{IH}}=500 \mu \mathrm{~A}$ |  |  | 4.9 | 5.4 | $\checkmark$ |
| $1 / 12$ | Logical " 0 " Input Current |  |  |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{IOH}^{\text {r }}$ | Logical "1" Output Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\mathrm{OH}}=2.3 \mathrm{~V}, \mathrm{I}_{\mathrm{IH}}=500 \mu \mathrm{~A}$ |  | -8 | -14 | -18 | mA |
| IOL | Logical "0" Output Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{OL}}=1.0 \mathrm{~V}, \mathrm{~V}_{\text {IL }}=1.3 \mathrm{~V}$ |  |  | -0.5 | -10 | $\mu \mathrm{A}$ |
| ${ }^{\text {Icc off }}$ <br> Iccon | Supply Current | $V_{C C}=\operatorname{Max}$ | All $\mathrm{V}_{\mathrm{OL}}=1.0 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{~L}}=1.3 \mathrm{~V}$, (Standby) |  | 4 | 50 | $\mu \mathrm{A}$ |
|  |  |  | All $\mathrm{V}_{\mathrm{OH}}=2.3 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{H}}=7.8 \mathrm{~V}$ |  | 112 | 150 | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.

## DS8870 Hex LED Digit Driver

## General Description

The DS8870 is an interface circuit designed to be used in conjunction with MOS integrated circuits and commoncathode LED's in serially addressed multi-digit displays. The number of drivers required for this time-multiplexed system is minimized as a result of the segment-address-and-digit-scan method of LED drive.

## Features

- Sink capability per driver-350 mA
- MOS compatibility (low input current)
- Low standby power
- High-gain Darlington circuits


## Schematic and Connection Diagrams

## DS8870 (Each Driver)



Dual-In-Line Package


## Absolute Maximum Ratings (Note 1)

| Input Voltage Range (Note 4) | -5 V to $\mathrm{V}_{S S}$ |
| :---: | :---: |
| Collector Output Voltage | 10 V |
| Collector Output to Input Voltage | 10 V |
| Voltage at $\mathrm{V}_{\text {SS }}$ Terminal with Respect to Any Other Device Terminal | 10 V |
| Collector Output Current |  |
| Each Collector Output | 350 mA |
| All Collector Outputs | 600 mA |
| Continuous Total Dissipation | 800 mW |
| Operating Temperature Range | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation ${ }^{*}$ at $25^{\circ} \mathrm{C}$ |  |
| Cavity Package | 1308 mW |
| Molded Package | 1207 mW |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |
| * Derate cavity package $8.72 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $9.66 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. |  |

Electrical Characteristics $\left(\mathrm{V}_{\mathrm{ss}}=10 \mathrm{~V}\right)$ (Notes 2 and 3 )

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OL }}$ | Low Level Output Voltage | $\begin{aligned} & \text { Input }=6.5 \mathrm{~V} \text { through } 1 \mathrm{k} \Omega, \\ & \mathrm{I}_{\text {OUT }}=350 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  | 1.2 | 1.4 | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\begin{aligned} & \text { Input }=6.5 \mathrm{~V} \text { through } 1 \mathrm{k} \Omega, \\ & \mathrm{I}_{\text {OUT }}=350 \mathrm{~mA} \end{aligned}$ |  |  | 1.6 | V |
| $\mathrm{IOH}^{\text {O }}$ | High Level Output Current | $\mathrm{V}_{\mathrm{OH}}=.10 \mathrm{~V}, 1_{\text {IN }}=40 \mu \mathrm{~A}$ |  |  | 200 | $\mu \mathrm{A}$ |
| $\mathrm{IOH}^{\text {r }}$ | High Level Output Current | $\mathrm{V}_{\text {OH }}=10 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.5 \mathrm{~V}$ |  |  | 200 | $\mu \mathrm{A}$ |
| 1 | Input Current at Maximum Input Voltage | $\mathrm{V}_{\text {IN }}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA}$ |  | 2.2 | 3.3 | mA |
| $\mathrm{I}_{\text {ss }}$ | Current Into $\mathrm{V}_{\text {SS }}$ Terminal |  |  |  | 1 | mA |

Switching Characteristics $\left(\mathrm{V}_{\mathrm{SS}}=7.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| PARAMETER |  | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {tple }}$ | Propagation Delay Time, Low-to-High Level Output | $\begin{aligned} & V_{1 H}=7.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=39 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ |  | 300 |  | ~ ns |
| tPHL | Propagation Delay Time, High-to-Low Level Output | $\begin{aligned} & V_{I H}=7.5 \mathrm{~V}, R_{L}=39 \Omega, \\ & C_{L}=15 \mathrm{pF} \end{aligned}$ |  | 30 |  | ns |

Note 1: "Absolute Maximum Ratings" are' those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: The input is the only device terminal which may be negative with respect to ground.

## DS8871, DS8872, DS8873 Saturating LED Cathode Drivers

## General Description

The DS8871, DS8872, and DS8873 are bipolar integrated circuits designed to interface between MOS cal culator circuits and common cathode LED displays operating in the multiplexed mode with a digit current of up to 40 mA . The DS887? is an 8 -digit driver; the DS8872 is a 9-digit driver; and the DS8873 is a 9-digit driver with a built-in battery condition indicator that turns on the digit 9 decimal point when the battery voltage drops to 6.5 V (typical). In a typical calculator system operating on a 9 V battery, the low battery indicator comes on as a warning that the battery should be replaced. But the calculator (MM5737 or equivalent) will still function properly for awhile.

Schematic Diagram

## Features

- Single saturating transistor output
- Low battery indicator
- MOS compatible inputs
- Inputs and outputs clustered for easy wiring
- Drivers consume no standby power


Connection Diagrams (Dual-In-Line Packages, Top Views)


See NS Package N22A

# Absolute Maximum Ratings (Note 1) <br> <br> Operating Conditions 

 <br> <br> Operating Conditions}

| Supply Voltage | $V_{C C 1}=11 \mathrm{~V}$ |
| :---: | :---: |
| Supply Voltage (Note 4) | $V_{C C 2}=11 \mathrm{~V}$ |
| Input Voltage | 11 V |
| Output Voltage | 8 V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation at $25^{\circ} \mathrm{C}$ |  |
| Molded Package (DS8871)* | 1563 mW |
| Molded Package (DS8872, DS8873) ${ }^{\dagger}$ | 1771 mW |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |
| *Derate molded package $12.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above Derate molded package $14.17 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ abov | $5^{\circ} \mathrm{C}$. |


|  | MIN | MAX | UNITS |
| :--- | :--- | :--- | :---: |
| Supply Voltage, $\mathrm{V}_{\mathrm{CC} 1}$ | 4.0 | 9.5 | V |
| Supply Voltage, $\mathrm{V}_{\mathrm{CC} 2}$ (Note 4) | 4.0 | 9.5 | V |
| Temperature, $\mathrm{T}_{\mathrm{A}}$ | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

## Electrical Characteristics (Notes 2 and 3)

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IIL | Logical " 0 " Input Current | $\mathrm{V}_{1} \mathrm{~N}=0.4 \mathrm{~V}$ |  | 28 | 45 | $\mu \mathrm{A}$ |
| 1/H | Logical "1" Input Current | $\mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}$ |  | 1.7 | 2.5 | mA |
| $\mathrm{VOL}^{\text {OL }}$ | Logical '0' Output Voltage | $\mathrm{V}_{1 \mathrm{~N}}=3.2 \mathrm{~V}, 1 \mathrm{OL}=40 \mathrm{~mA}$ |  | 0.35 | 0.5 | V |
| IOL | Logical "0' Output Current | $\mathrm{V}_{\text {IN }}=3.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ |  |  | 40 | mA |
| ICEX | Output Leakage Current | $\mathrm{V}_{\mathrm{OH}}=6 \mathrm{~V}, \mathrm{I}_{\text {IN }}=25 \mu \mathrm{~A}$ |  |  | 40 | $\mu \mathrm{A}$ |
| IDP(ON) | Decimal Point Output Current | $\begin{aligned} & V_{C C 2}=6.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{DP}}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {IN9 }}=3.2 \mathrm{~V}, \\ & (\text { Note } 4) \end{aligned}$ | -5.0 | -7.0 |  | mA |
| IDP(OFF) | Decimal Point Output Current | $V_{C C 2}=7 \mathrm{~V}, \mathrm{~V}_{\text {IN9 }}=3.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{DP}}=1 \mathrm{~V},$ <br> (Note 4) |  | -1 | -100 | $\mu \mathrm{A}$ |
| ICC1 | Supply Current, VCC1 | $\mathrm{V}_{\mathrm{CCI}}=6.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ |  | 1 | 100 | $\mu \mathrm{A}$ |
| ICC2 | Supply Current, VCC2 | $\mathrm{V}_{\mathrm{CC} 2}=9.5 \mathrm{~V}, \mathrm{~V}_{\text {IN9 }}=4.5 \mathrm{~V}$, (Note 4) |  | 0.9 | 1.2 | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Applies to DS8873 only.

## Typical Applications



FIGURE 1. 4-Cell System


FIGURE 2. 9V System

## DS8874 9-Digit Shift Input LED Driver

## General Description

The DS8874 is a 9-digit LED driver which incorporates a shift register input decoding circuit and a low battery indicator. Outputs will sink 110 mA at less than 0.5 V drop when sequentially selected. When the VCC supply falls below 6.5 V typical, segment current will be furnished at digit 9 time to indicate a low battery condition. Pin 13 is generally connected to the decimal point segment on the display so that when a low battery condition exists, the left-most decimal point lights up. The digit driver is intended to be used with the

MM5784N 5 -function, 9-digit accumulating memory calculator circuit, or any other circuit which supplies the 9 -digit information in a similar serial format.

## Features

- 110 mA digit sink
- Low battery indicator
- Minimum number of connections
- MOS compatible inputs

Connection Diagram


Order Number DS8874N
See NS Package N14A

## Equivalent Schematic



## Typical Application

Typical Application of the DS8874 Digit Driver with the MM5784 5-Function Calculator Circuit, NSA1298 9-Digit LED Display and a 9V Battery


Absolute Maximum Ratings

| MIN | MAX | UNITS |
| :--- | ---: | :---: |
| 6.0 | 9.5 | $V$ |
| 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

Supply Voltage
Input Voltage
Output Voltage
Storage Temperature Range
Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$
Molded Package
Lead Temperature (Soldering, 10 seconds)
*Derate molded package $10.24 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

1280 mW
$300^{\circ} \mathrm{C}$
Supply Voltage $\left(V_{C C}\right)$
Temperature $\left(T_{A}\right)$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Electrical Characteristics (Notes 2 and 3 )

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{1 / 4}$ | Logical " 1 " Input Current | $V_{\text {CC }}=M_{\text {ax }}, V_{\text {IN }}=3 V$ |  | 0.25 | 0.4 | mA |
| ILL | Logical " 0 " Input Current | $V_{C C}=$ Max, $V_{\text {IN }}=0.8 \mathrm{~V}$ |  | 0.05 | 0.1 | mA |
| $V_{\text {CCL }}$ | Decimal Point "ON" | $\mathrm{V}_{\mathrm{dp}}=2.3 \mathrm{~V}, \mathrm{I}_{\mathrm{dp}}=-4 \mathrm{~mA}, 09=\mathrm{V}_{\mathrm{OL}}$ |  |  | 6.0 | V |
| $\mathrm{V}_{\mathrm{CCH}}$ | Decimal Pornt "OFF" | $\mathrm{V}_{\mathrm{dp}}=1 \mathrm{~V}, \mathrm{I}_{\mathrm{dp}}=-10 \mu \mathrm{~A}, 09=\mathrm{V}_{\mathrm{OL}}$ | 7.0 |  |  | $v$ |
| ${ }^{1} \mathrm{OH}$ | Logical "1" Output Current | $V_{C C}=$ Max, Output Not Selected |  |  | 100 | $\mu \mathrm{A}$ |
| VOL | Logical "0" Output Voltage | $V_{C C}=$ Mm, Output Selected, $I^{\prime} 1$ |  | 0.45 | 1 | V |
|  |  | $V_{C C}=$ Max, Output Selected, $\mathrm{I}_{\mathrm{O} 1}=110 \mathrm{~mA}$ |  | 0.6 | 1.5 | V |
| ${ }^{\text {I CC }}$ | Supply Current | $V_{\text {CC }}=$ Max, One Output Selected |  | 13 | 19 | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range. All typicals are given for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Timing Diagram
(Upper Level More Positive)


## DS8877 6-Digit LED Driver

## General Description

The DS8877 is a 6 -digit LED driver designed as a pin-for-pin replacement for the DS75492 in applications where digit current is in the 5 to 50 mA range. Since the outputs saturate to less than 0.6 V , the DS8877 will work on lower battery voltages than most digit drivers. The DS8877 draws no standby power.

## Features

- No standby power
- No supply connection
- Operates in $4.5 \mathrm{~V}, 6 \mathrm{~V}$ or 9 V systems
- Pin-for-pin replacement for DS75492 in low current applications


## Logic and Connection Diagrams

Dual-In-Line Package


Order Number DS8877N
See NS Package N14A

Absolute Maximum Ratings (Note 1)

| Supply Voltage | None Required |
| :--- | ---: |
| Input Voltage | 10 V |
| Output Voltage | 10 V |
| Operating Temperature Range | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation ${ }^{*}$ at $25^{\circ} \mathrm{C}$ |  |
| $\quad$ Molded Package | 1106 mW |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |

${ }^{*}$ Derate molded package $8.85 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.
Electrical Characteristics (Notes 2 and 3 )

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | Logical "1" Input Voltage |  | 5.0 |  |  | V |
| $\mathrm{I}_{\mathrm{H}}$ | Logical " 1 " Input Current | $\mathrm{V}_{1 \mathrm{H}}=5.0 \mathrm{~V}$ |  |  | 1.2 | mA |
| $V_{\text {IL }}$ | Logical "0' Input Voltage |  |  |  | 0.35 | V |
| $\mathrm{I}_{\mathrm{L}}$ | Logical "0' Input Current | $\mathrm{V}_{1 \mathrm{~L}}=0.35 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| $I_{\text {CEX }}$ | Logical "1" Output Current | $\mathrm{V}_{\mathrm{C}}=8.0 \mathrm{~V}, \quad \mathrm{~V}_{\text {IN }}=0.35 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical "0" Output Voltage | $\mathrm{I}_{\mathrm{OL}}=35 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=5.0 \mathrm{~V}$ |  |  | 0.5 | V |
| loL | Logical "0" Output Current | $\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5.0 \mathrm{~V}$ | 35 | 50 |  | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range. All typicals are given for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

## Typical Application



National

## DS7880/DS8880 High Voltage 7-Segment Decoder/Driver

## General Description

The DS7880/DS8880 is custom designed to decode four lines of BCD and drive a gas-filled seven-segment display tube.

Each output constitutes a switchable, adjustable current sink which provides constant current to the tube segment, even with high tube anode supply tolerance or fluctuation. These current sinks have a voltage compliance from $3 V$ to at least 80 V ; typically the output current varies $1 \%$ for output voltage changes of 3 to 50 V . Each bit line of the decoder switches a current sink on or off as prescribed by the input code. Each current sink is ratioed to the b-output current as required for even illumination of all segments.

Output currents may be varied over the 0.2 to 1.5 mA range for driving various tube types or multiplex operation. The output current is adjusted by connecting an external prograin resistor
$\left(R_{p}\right)$ from $V_{C C}$ to the Program input in accordance with the programming curve. The circuit design provides a one-to-one correlation between program input current and b-segment output current.

The Blanking Input provides unconditional blanking of any output display, while the Ripple Blanking pins allow simple leading- or trailing-zero blanking.

## Features

- Current sink outputs
- Adjustable output current -0.2 to 1.5 mA
- High output breakdown voltage - 110 V typ
- Blanking and Ripple Blanking provisions
- Low fan-in and low power


## Logic and Connection Diagrams



|  |  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {cc }}$ | 7V |  | Supply Voltage (VCC) |  |  |  |
| Input Voltage (Except BI) | 6 V |  | DS7880 | 45 | 55 | V |
| Input Voltage (BI) | $V_{\text {CC }}$ |  | DS8880 | 4.75 | 5.25 | V |
| Segment Output Voltage | 80 V |  | Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| Power Dissipation | 600 mW |  | DS7880 | -55 | +125 | " C |
| Transient Segment Output Current (Note 4) | 50 mA | : | DS8880 | 0 | + 70 | ${ }^{\prime} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |  |  |  |
| Maximum Power Dissipation ${ }^{*}$ at $25^{\circ} \mathrm{C}$ |  |  | , - |  |  |  |
| Cavity Package | 1509 mW |  |  |  |  | , |
| Molded Package | 1476 mW | , | , |  |  |  |
| Lead Temperature (Soldering, 10 sec ) | $300^{\circ} \mathrm{C}$ |  |  | , |  |  |
| * Derate cavity package $10.06 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above package $11.81 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. | C; derate molded |  |  |  |  |  |

## Electrical Characteristics (Notes 2 and 3)

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Logical "1" Input Voltage | $V_{c c}=M 1 n$ |  | 2.0 | " |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logical "0" Input Voltage | $V_{\text {cc }}=M_{\text {in }}$ |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $V_{\text {CC }}=$ Min, $\mathrm{I}_{\text {OUT }}{ }^{\prime}=-200 \mu \mathrm{~A}$, RBO |  | 2.4 | 3.7 |  | v |
| $\mathrm{V}_{\text {OL }}$ | Logical ' 0 " Output Voltage | $V_{\text {CC }}=$ Min, $\mathrm{I}_{\text {OUT }}=8 \mathrm{~mA}$, RBO |  |  | 0.13 | 0.4 | V |
| $\mathrm{I}_{1+}$ | Logical " 1 " Input Current | $\mathrm{V}_{\text {CC }}=$ Max, Except BI | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  | 2 | 15 | $\mu \mathrm{A}$ |
|  |  |  | $V_{\text {IN }}=5.5 \mathrm{~V}$ |  | 4 | 400 | $\mu \mathrm{A}$ |
|  | Logical "0" Input Current | $\mathrm{V}_{\text {cc }}=\mathrm{Max}, \mathrm{V}_{1 \mathrm{~N}}=0.4 \mathrm{~V}$ | Except BI |  | -300 | -600 | $\mu \mathrm{A}$ |
|  |  |  | BI |  | -1.2 | -2.0 | mA |
| $\mathrm{I}_{\mathrm{cc}}$ | Power Supply Current | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{R}_{\mathrm{P}}=2.2 \mathrm{k}$, All Inputs $=0 \mathrm{~V}$ |  |  | 27 | 43 | mA |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Diode Clamp Voltage | $V_{\text {CC }}=\mathrm{Max}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\text {IN }}=-12 \mathrm{~mA}$ |  |  | -0.9 | -1.5 | V |
| $10$ | SEGMENT OUTPUTS "ON" Current Ratio | All Outputs $=50 \mathrm{~V}$,loutb = Ref. | Outputs a, f, and g | 0.84 | 0.93 | 1.02 |  |
|  |  |  | Output c | 1.12 | 1.25 | 1.38 |  |
|  |  |  | Output d | 0.90 | 1.00 | 1.10 |  |
|  |  |  | Outpute | 0.99 | 1.10 | 1.21 |  |
| $\mathrm{I}_{\mathrm{b}}$ ON | Output b "ON" Current | $\begin{aligned} & \mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~V}_{\text {out }}=50 \mathrm{~V}, \\ & \text { All Other Outputs } \geq 5 \mathrm{~V}, \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | $\mathrm{R}_{\mathrm{P}}=18.1 \mathrm{k}$ | 0.15 | 0.20 | 0.25 | mA |
|  |  |  | $\mathrm{R}_{\mathrm{P}}=7.03 \mathrm{k}$ | 0.45 | 0.50 | 0.55 | mA |
|  |  |  | $\mathrm{R}_{\mathrm{P}}=3.40 \mathrm{k}$ | 0.90 | 1.00 | 1.10 | mA |
|  |  |  | $\mathrm{R}_{\mathrm{P}}=2.20 \mathrm{k}$ | 1.35 | 1.50 | 1.65 | mA |
| $\mathrm{V}_{\text {SAT }}$ | Output Saturation Voltage | $\mathrm{V}_{\text {cC }}=$ Min, $\mathrm{R}_{\mathrm{P}}=1 \mathrm{k} \pm 5 \%$, I OuTb $=2 \mathrm{~mA}$, ( Note 5) |  |  | 0.8 | 2.5 | V |
| $\mathrm{I}_{\text {CEX }}$ | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=75 \mathrm{~V}, \mathrm{BI}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{P}}=2.2 \mathrm{k}$ |  |  | 0.003 | 3 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {BR }}$ | Output Breakdown Voltage | $\text { IOUT }=250 \mu \mathrm{~A}, \mathrm{BI}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{P}}=2.2 \mathrm{k}$ |  | 80 | 110 |  | V |
|  | Propagation Delays BCD Input to Segment Output | $V_{C C}=5 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$ |  |  | 0.4 | 10 | $\mu \mathrm{s}$ |
|  | BI to Segment Output |  |  |  | 0.4 | 10 | $\mu \mathrm{s}$ |
|  | RBI to Segment . Output |  |  |  | 0.7 | 10 | $\mu \mathrm{s}$ |
|  | RBI to RBO |  |  |  | 0.4 | 10 | $\mu \mathrm{s}$ |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS7880 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8880. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: In all applications transient segment output current must be limited to 50 mA . This may be accomplished in dc applications by connecting a 2.2 k resistor from the anode-supply filter capacitor to the display anode, or by current limiting the anode driver in multiplex applications.
Note 5: For saturation mode the segment output currents are externally limited and ratioed.

## Typical Performance Characteristics




On Currents vs Temperature

Output Characteristic


Typical Application


## Truth Table

| DECIMAL OR FUNCTION | RBI ${ }^{\text {t }}$ | D | C | B | A | BI／RBO | a | b | c | d | e | f | g | DISPLAY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | İ1 |
| 1 | x | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 2 | X | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | ニ＇ |
| 3 | $x$ | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | －1 |
| 4 | $x$ | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | I－1 |
| 5 | $x$ | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | I |
| 6 | $x$ | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 辰 |
| 7 | x | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 8 | $x$ | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1－1 |
| 9 | X | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | $\underline{11}$ |
| 10 | $x$ | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 11 |
| 11 | $x$ | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 新 |
| 12 | $x$ | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | $1-$ |
| 13 | x | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 日＇ |
| 14 | $x$ | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | $E$ |
| 15 | X | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | $1-$ |
| B1＊ | X | x | x | x | $x$ | 0＊ | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |
| RBI | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |



## DS8881 Vacuum Fluorescent Display Driver

## General Description

The DS8881 vacuum fluorescent display driver will drive 16 -digit grids of a vacuum fluorescent display. The decode inputs select one of the sixteen outputs to be pulled high. The device contains an oscillator for supplying clock signals to the MOS circuit, the filament bias zener and $50 \mathrm{k} \Omega$ pull-down resistors for each grid. Outputs will source up to 7 mA . The DS8881 is designed for 9 V operation. If the enable input is pulled low, all outputs are disabled.

Features

- Oscillator frequency accuracy and stability allows maximum system speed
- Interdigit blanking with the enable input provides ghost-free display operation
- $50 \mathrm{k} \Omega$ pull-down resistors for each grid
- 7V filament bias zener


## Connection Diagram

Dual-In-Line Package


Order Number DS8881N
See NS Package N28A
Truth Table All outputs not shown high are off (low)

| INPUTS |  |  |  |  | DIGIT OUTPUTS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{E}_{\mathrm{N}}$ | D | C | B | A | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| H | L | L | L | L | H |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| H | L | L | L | H |  | H |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| H | L | L | H | L |  |  | H |  |  |  |  |  |  |  |  |  |  | . |  |  |
| H | L | L | H | H |  |  |  | H |  |  |  |  |  |  |  |  |  |  |  |  |
| H | L | H | $L$ | L |  |  |  |  | H |  |  |  |  |  |  |  |  |  |  |  |
| H | L | H | L | H |  |  |  |  |  | H |  |  |  |  |  |  |  |  | . |  |
| H | $L$ | H | H | L |  |  |  |  |  |  | H |  |  |  |  |  |  |  |  | - |
| H | L | H | H | H |  |  |  |  |  |  |  | H |  |  |  |  |  |  |  |  |
| H | H | L | L | L |  |  |  |  |  |  |  |  | H |  |  |  |  |  |  |  |
| H | H | L | L | H |  |  |  |  |  |  |  |  |  | H |  |  |  |  |  |  |
| H | H | L | H | L |  |  |  |  |  |  |  |  | - |  | H |  |  |  |  |  |
| H | H | L | H | H |  |  |  |  |  |  |  |  |  |  |  | H |  |  |  |  |
| H | H | H | L | L |  |  |  |  |  |  |  |  |  |  |  |  | H |  |  |  |
| H | H | H | L | H |  |  |  |  |  |  |  |  |  |  |  |  |  | H |  |  |
| H | H | - H | H | L |  |  |  |  |  |  |  |  |  |  | , |  |  |  | H |  |
| H | H | - H | H | H |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | H |
| L | X | X | X | X | L | L | L | L | $L$ | L | $L$ | L | L | L | L | L | L | L | $L$ | L |

## Absolute Maximum Ratings

| Supply Voltage ( $\mathrm{V}_{\mathrm{SS}}-\mathrm{V}_{\mathrm{BB}}$ ) | 38 V |
| :---: | :---: |
| Input Current | 10 mA |
| Output Current | $-20 \mathrm{~mA}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  |
| Molded Package | 2168 mW |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |
| Derate molded package $17.35 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ abo |  |


|  | MIN | MAX | UNITS |
| :--- | :--- | :--- | :---: |
| Supply Voltage |  |  |  |
| $V_{\text {SS }}$ | 5.0 | 9.5 | $V$ |
| V $_{\text {BB }}$ | Gnd | -26 | $V$ |
| Temperature $\left(T_{A}\right)$ | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

Electrical Characteristics
(Notes 2 and 3)

|  | PARAMETER | CONDITIONS |  |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Logical "1" Input Voltage | $\mathrm{V}_{\text {SS }}=$ Max | Enable | $\mathrm{I}_{\mathrm{IN}}=260 \mu \mathrm{~A}$ |  |  |  | 5.1 | V |
|  |  |  | A, B, C, D | $\mathrm{IIN}^{\prime}=1400 \mu \mathrm{~A}$ |  |  |  | 1.5 | V |
| $\mathrm{I}_{1}$ | Logical "1" Input Current | $\mathrm{V}_{\text {SS }}=\mathrm{Max}$ | Enable A, B, C, D |  |  |  |  | 260 | $\mu \mathrm{A}$ |
| VIL | Logical "0' Input Voltage | $V_{S S}=$ Max | Enable |  |  |  |  | 1.0 | $V$ |
|  |  |  | A, B, C, D |  |  |  |  | 0.3 | V |
| IIL | Logical " 0 " Input Current | $\mathrm{V}_{\text {SS }}=\mathrm{Max}$ | Enable | $V_{I N}=0 V$ |  |  |  | -1.0 | $\mu \mathrm{A}$ |
|  |  |  | A, B, C, D | $V_{\text {IN }}=V_{\text {IL }}(\mathrm{MAX})$ |  | 25 |  |  | $\mu \mathrm{A}$ |
| VOH | Logical "1" Output Voltage | Digit Output, $\mathrm{I}_{\mathrm{OH}}=-7 \mathrm{~mA}$ |  |  |  | $\mathrm{V}_{\text {SS }}-2.5$ |  |  | V |
| ${ }^{\mathrm{IOH}}$ | Logical "1" Output Current | $\mathrm{V}_{\text {SS }}=\mathrm{Max}$, Osc. Output, $\mathrm{V}_{\mathrm{RC}}=0.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=10 \mathrm{~V}$ |  |  |  |  |  | 50 | $\mu \mathrm{A}$ |
| IOS | Output Short-Circuit Current | $\mathrm{V}_{\mathrm{SS}}=\operatorname{Min}, \operatorname{Pin} R, \mathrm{~V}_{\mathrm{RC}}=0.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{R}}=0 \mathrm{~V}$ |  |  |  | $-150$ |  | -450 | $\mu \mathrm{A}$ |
| ROUT | Output Pull-Down Resistor | $\mathrm{V}_{\underline{S S}}=$ Min, Digit Output |  |  |  | 30 | 50 | 85 | $k \Omega$ |
| VOL | Logical " 0 " Output Voltage | $V_{S S}=$ Min | $\begin{aligned} & \text { Osc. } \\ & \text { Pin R } \\ & \hline \end{aligned}$ | $V_{R C}=1.6 \mathrm{~V}$ | $\mathrm{IOL}=6 \mathrm{~mA}$ |  |  | 0.5 | V |
|  |  |  |  |  | $1 \mathrm{OL}=60 \mu \mathrm{~A}$ |  |  | 0.2 | V |
|  |  | $\mathrm{V}_{\text {SS }}=$ Max | Digit Output | VENABLE $=1 \mathrm{~V}$ | ${ }^{\prime} \mathrm{OL}=10 \mu \mathrm{~A}$ |  |  | $\mathrm{V}_{\mathrm{BB}^{+1.4}}$ | V |
| ISS | Supply Current | $\mathrm{V}_{\mathrm{SS}}=9.5 \mathrm{~V}$ | $\mathrm{I}^{\mathrm{OH}}=0$ | VENABLE $=5.1 \mathrm{~V}$ |  | , | 9.0 | 12.5 | mA |
|  |  |  |  | $V_{\text {ENABLE }}=1 \mathrm{~V}$ |  |  | 5.0 | 9.0 | mA |
| $I_{B B}$ | Supply Current | $\begin{aligned} & V_{\mathrm{SS}}=9.5 \mathrm{~V} \\ & V_{\mathrm{BB}}=-26 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & I_{B}=0 \\ & I_{N}=300 \mu \mathrm{~A}, \\ & (\text { Note } 4) \end{aligned}$ | $V_{\text {ENABLE }}=1 \mathrm{~V}$ |  |  | -0.8 | -1.5 | mA |
|  |  |  |  | VENABLE $=5.1 \mathrm{~V}$ |  |  | -3.0 | -5.0 | mA |
| $V_{B}$ | Filament Bias Voltage | $\mathrm{I}_{\mathrm{B}}=10 \mathrm{~mA}$ |  |  |  | $\mathrm{V}_{\mathrm{BB}}+6.4$ | $\mathrm{VBB}^{+6.9}$ | $\mathrm{V}_{\mathrm{BB}}+7.4$ | V |

Switching Characteristics $T_{A}=25^{\circ} \mathrm{C}$ unless otherwise specified.

| PARAMETER |  | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {tpdo }}$ | Propagation Delay to a Logical " 0 " <br> From Enable Input to Digit Output | $\mathrm{R}_{\mathrm{L}}^{\prime}=4.7 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}^{\prime}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{BB}}=-23 \mathrm{~V}, \mathrm{~V}_{S S}=8 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{s}$ |
| $t_{\text {pdo }}$ | Propagation Delay to a Logical " 0 " A, B, C, D to Digit Output |  |  |  | 1 | $\mu \mathrm{s}$ |
| $t_{\text {pd1 }}$ | Propagation Delay to a Logical " 1 " <br> From Enable Input to Digit Output |  |  |  | 300 | ns |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Propagation Delay to a Logical " 1 " <br> From A, B, C, D to Digit Output |  |  |  | 500 | ns |
| ${ }^{\text {t FALL }}$ | Oscillator Output Transition Time -From 1 to 0 | $V_{S S}=9.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=6 \mathrm{k}$ to $\mathrm{V}_{S S}, \mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ |  |  | 50 | ns |
| fosc | Oscillator Frequency | $\begin{aligned} & 7 \mathrm{~V}<\mathrm{V}_{\mathrm{SS}}<9.5 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=27 \mathrm{k} \Omega, \pm 2 \%, \mathrm{R}_{\mathrm{L}}=1.3 \mathrm{k}, \\ & \mathrm{C}_{\mathrm{T}}=100 \mathrm{pF} \pm 5 \%, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ | 320 | 360 | 400 | kHz |
| dc | Oscillator Duty Cycle |  | 46 | 56 | 66 | \% |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ for the DS 8881 . All typicals are given for $\mathrm{V} \mathrm{CC}=5 \mathrm{~V}$ and $T_{A}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Approximately $50 \%$ of input current on pins $4,5,6,7$ is shunted to $V_{B B}$. If minimum $I_{B B}$ is desired, then $I_{I N}$ should be minimized by using resistors in series with the inputs.

AC Test Circuit


## Switching Time Waveforms





Typical Application


## DS8884A High Voltage Cathode Decoder/Driver

## General Description

The DS8884A is designed to decode four lines of BCD input and drive seven-segment digits of gasfilled readout displays.

All outputs consist of switchable and programmable current sinks which provide constant current to the tube cathodes, even with high tube anode supply tolerance. Output currents may be varied over the 0.2 to 1.2 mA range for multiplex operation. The output current is adjusted by connecting an external program resistor ( $\mathrm{R}_{\mathrm{P}}$ ) from $\mathrm{V}_{\mathrm{Cc}}$ to the program input in accordance with the programming curve. Unused outputs must be tied to $\mathrm{V}_{\mathrm{Cc}}$.

## Features

- Usable with AC or DC input coupling
- Current sink outputs
- High output breakdown voltage
- Low input load current
- Intended for multiplex operation.
- Input pullups increase noise immunity
- Comma/d.pt. drive

Logic and Connection Diagrams


Dual-In-Line Package


TOP VIEW
Order Number DS8884AN See NS Package N18A

| $\mathrm{V}_{\mathrm{CC}}$ | 7 V |
| :---: | :---: |
| Input Voltage (Note 4) | $\mathrm{V}_{\mathrm{Cc}}$ |
| Segment Output Voltage | 80 V |
| Power Dissipation | 600 mW |
| Transient Segment Output Current (Note 5) | 50 mA |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ Molded Package | 1714 mW |
| *Derate molded package $13.71 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above |  |

Electrical Characteristics (Notes 2 and 3)

|  | PARAMETER | CONDITIONS |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{1 H}$ | Logical "1" Input Voltage | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ |  | 2.0 |  | $\checkmark$ |
| $V_{\text {IL }}$ | Logical "0" Input Voltage | $v_{C C}=4.75 \mathrm{~V}$ |  |  | 1.0 | V |
| $I_{1 H}$ | Logical "1" Input Current | $\mathrm{V}_{\text {CC }}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  | 15 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Logical "0' Input Current | $\mathrm{V}_{\text {CC }}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -250 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{cc}}$ | Power Supply Current | $\mathrm{V}_{C C}=5.25 \mathrm{~V}, \mathrm{R}_{\mathrm{P}}=2.8 \mathrm{k}$, All Inputs $=5 \mathrm{~V}$ |  |  | 40 | mA |
| $V_{1+}$ | Positive Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\text {IN }}=1 \mathrm{~mA}$ |  | 5.0 |  | V |
| $\mathrm{V}_{1}$ | Negative Input Clamp Voltage | $V_{C C}=5 \mathrm{~V}, \mathrm{I}_{\text {IN }}=-12 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | -1.5 | V |
| $\mathrm{N}_{0}$ | SEGMENT OUTPUTS <br> "ON" Current Ratio | All Outputs $=50 \mathrm{~V}, \mathrm{I}_{\text {Out }} \mathrm{b}=$ Ref., All Outputs |  | 0.9 | 1.1 |  |
| Ib ON | Output b "ON" Current | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }} \mathrm{b}=50 \mathrm{~V}, \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | $\mathrm{R}_{\mathrm{P}}=18.1 \mathrm{k}$. | 0.15 | 0.25 | mA |
|  |  |  | $\mathrm{R}_{\mathrm{P}}=7.03 \mathrm{k}$ | 0.45 | 0.55 | mA |
|  |  |  | $\mathrm{R}_{\mathrm{P}}=3.40 \mathrm{k}$ | 0.90 | 1.10 | mA |
|  |  |  | $\mathrm{R}_{\mathrm{P}}=2.80 \mathrm{k}$ | 1.08 | 1.32 | mA |
| ICEX | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=75 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| $V_{B R}$ | Output Breakdown Voltage | $I_{\text {OUT }}=250 \mu \mathrm{~A}$ |  | 80 |  | V |
| $\mathrm{t}_{\mathrm{pd}}$ | Propagation Delay of Any Input to Segment Output | $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 10 | $\mu \mathrm{s}$ |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range for the DS8884A. All typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and $V_{C C}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: This limit can be higher for a current limiting voltage source.
Note 5: In all applications transient segment output current must be limited to 50 mA . This may be accomplished in dc applications by connecting a 2.2 k resistor from the anode-supply filter capacitor to the display anode, or by current limiting the anode driver in multiplex applications.

## Truth Table

| FUNCTION | DPT | COMMA | D | c | B | A | a | $b$ | c | d | - | 1 | 9 | OISPLAY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 17 |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | i |
| ? | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | $\Xi$ |
| 3 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | $\exists$ |
| 4 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 4 |
| 5 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 5 |
| 6 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | $E$ |
| , | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 7 |
| 8 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | A |
| 9 | 1 | 1 | : | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 9 |
| 10 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | $\square$ |
| 11 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | c | C | 0 | 1 | 0 | - |
| 12 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | , | 1 | 1 | 0 | 0 | 号 |
| 13 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | に |
| 14 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | $\because$ |
| 15 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |
| - OPT | 0 | 1 | $\times$ | $x$ | $\times$ | $\times$ | $\times$ | $\times$ | x | $\times$ | $\times$ | $\times$ | $x$ | $\because$ |
| - Comma | 0 | 0 | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | x | $\times$ | \% |

Typical Application

*Decimal point and comma can be displayed with or without any numeral.
Typical Performance Characteristics (see DS7880 data sheet)

## DS8885 MOS to High Voltage Cathode Buffer

## General Description

The DS8885 interfaces MOS calculator or counter-latch-decoder-driver circuits directly to 7 -segment, high-voltage, gas-filled displays. The six inputs $A$, $B, D, E, F, G$ are decoded to drive the 7 -segment of the tube.

Each output constitutes a switchable, adjustable current source which provides constant current to the tube segment, even with high tube anode supply tolerance or fluctuation. These current sources have a voltage compliance from 3 V to at least 80 V . Each current source is ratioed to the b-output current as required for even illumination of all segments. Output currents may be varied over the 0.2 to 1.5 mA range for driving various tube types or
multiplex operation. The output current is adjusted by connecting a program resistor ( $\mathrm{R}_{\mathrm{P}}$ ) from $\mathrm{V}_{\mathrm{cc}}$ to the program input.

## Features

- Current source outputs
- Adjustable output currents 0.2 to 1.5 mA
- High output breakdown voltage 80 V min.
- Suitable for multiplex operation
- Low fan-in and low power
- Blanking via program input
- Also drives overrange, polarity, decimal point cathodes


## Connection Diagram



Order Number DS8885J or DS8885N See NS Package J16A or N16A

Truth Tables

| $A$ | $B$ | $D$ | $E$ | $F$ | $G$ | DISPLAY |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 0 | 1 | -1 |
| 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 | 1 | 5 |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 1 | - |
| 0 | 0 | 0 | 0 | 0 | 0 |  |


| INPUT* | OUTPUT* |
| :---: | :--- |
| 0 | 1 (OFF) |
| 1 | 0 (ON) |

- Positive Logic
i

C. $\left(A A_{0}+E\right)$ F


## Typical Applications



Open-Drain MOS Output


Push-Pull MOS Output

Absolute Maximum Ratings (Note 1)

| VCC | 7 V |
| :--- | ---: |
| Input Voltage | 6 V |
| Segment Output Voltage | 80 V |
| Power Dissipation | 600 mW |
| Transient Segment Output Current (Note 4) | 50 mA |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation ${ }^{*}$ at $25^{\circ} \mathrm{C}$ |  |
| $\quad$ Cavity Package | 1509 mW |
| $\quad$ Molded Package | 1476 mW |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |
| *Derate cavity package $10.06 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded |  |

package $11.81 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

## Operating Conditions

|  | MIN | MAX | UNITS |
| :--- | :--- | :---: | :---: |
| Supply Voltage $\left(V_{C C}\right)$ | 4.75 | 5.25 | $V$ |
| Temperature $\left(T_{A}\right)$ | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |


|  | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 H}$ | Logical " 1 " Input Voltage | $V_{C C}=M i n$ |  |  | 2.0 |  |  | V |
| $V_{1 L}$ | Logical " 0 " Input Voltage | $V_{c c}=\mathrm{Min}$ |  |  |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Logical "1" Input Current | $V_{C C}=M a x$ | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  | 2 | 15 | $\mu \mathrm{A}$ |
|  |  |  | $V_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 4 | 400 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Logical " 0 " Input Current | $V_{C C}=\operatorname{Max}, V_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  | $-300$ | -600 | $\mu \mathrm{A}$ |
| ICC | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max, All inputs $=0 \mathrm{~V}, \mathrm{R}_{\mathrm{P}}=2.2 \mathrm{k}$ |  |  |  | 22 | 31 | mA |
| $V_{1}$ | Input Diode Clamp Voltage | $\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{I}_{1 \mathrm{~N}}=-12 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  | -0.9 | -1.5 | V |
| SEGMENT OUTPUTS |  | All Outputs $=50 \mathrm{~V}$, Iout b = Ref. | Outputs a, f, and g |  |  |  |  |  |
| $\mathrm{I}_{0}$ | "ON" Current Ratio |  |  |  | 0.84 | 0.93 | 1.02 |  |
|  |  |  |  |  | 1.12 | 1.25 | 1.38 |  |
|  |  |  |  |  | 0.90 | 1.00 | 1.10 |  |
|  |  |  |  |  | 0.99 | 1.10 | 1.21 |  |
| $I_{\text {b ON }}$ | Output b "ON" Current | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }} \mathrm{b}=50 \mathrm{~V}, \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  | $\mathrm{R}_{\mathrm{P}}=18.1 \mathrm{k}$ | 0.15 | 0.20 | 0.25 | mA |
|  |  |  |  | $\mathrm{R}_{\mathrm{P}}=7.03 \mathrm{k}$ | 0.45 | 0.50 | 0.55 | mA |
|  |  |  |  | $\mathrm{R}_{\mathrm{P}}=3.40 \mathrm{k}$ | 0.90 | 1.00 | 1.10 | mA |
|  |  |  |  | $\mathrm{R}_{\mathrm{P}}=2.20 \mathrm{k}$ | 1.35 | 1.50 | 1.65 | mA |
| $V_{\text {SAT }}$ | Output Saturation Voltage | $V_{C C}=\operatorname{Min}, I_{\text {OUT }} b=2 \mathrm{~mA}, R_{P}=1 \mathrm{k} \pm 5 \%,(\text { Note } 5)$ |  |  |  | 0.8 | 2.5 | V |
| $I_{\text {CEX }}$ | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=75 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.8 \mathrm{~V}, \mathrm{R}_{\mathrm{P}}=1 \mathrm{k}$ |  |  |  | 0.003 | 3 | $\mu \mathrm{A}$ |
| $V_{B R}$ | Output Breakdown Voltage | $\mathrm{I}_{\text {OUT }}=250 \mu \mathrm{~A}, \mathrm{~V}_{\text {IN }}=0.8 \mathrm{~V}$ |  |  | 80 | 110 |  | V |
| $\mathrm{t}_{\mathrm{pd}}$ | Propagation Delay of Input to Segment Output | $V_{C C}=5 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$ |  |  |  | 0.4 | 10 | $\mu \mathrm{s}$ |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8885. All typical values are for $\mathrm{T} A=25^{\circ} \mathrm{C}$ and $V_{C C}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: In all applications transient segment output current must be limited to 50 mA . This may be accomplished in dc applications by connecting a 2.2 k resistor from the anode-supply filter capacitor to the display anode, or by current limiting the anode drive in multiplex applications.
Note 5: For saturation mode the segment output currents are externally limited and ratioed.

## Typical Performance Characteristics


$R_{p}(k!\Omega)$

On Currents vs Temperature


Output Characteristic


National

## General Description

The DS8887 and DS7897A/DS8897A are designed to drive the individual anodes of a $7-\mathrm{seg}$ ment (cathodes) high-voltage gas discharge panel in a time multiplexed fashion.

When driven with appropriate input signals, the driver will switch voltage and impedance levels at the anode. This will allow or prevent ionization of gas around selected cathode in order to form a numeric display. This main application is to interface with MOS outputs (fully-decoded) and the anodes of a gas-discharge panel, since the devices can source up to 16 mA at a low impedance and can tolerate more than 55 V in the "OFF" state.

DS7889/DS8889 is capable of driving 8 segments of a high-voltage display tube with a constant
output sink current, which can be adjusted by external program resistor, $\mathrm{R}_{\mathrm{p}}$. The program current is half that of output " ON " current. In the "OFF" state the outputs can tolerate more than 80 V . The ratio of "ON" output currents is within $\pm 10 \%$. Inputs have negative clamp diodes. Active high input logic. The main application of the device is to interface MOS circuits to high-voltage displays. Unused outputs should have corresponding inputs connected to $V_{E E}$.

## Features

- Versatile circuits for a wide range of display applications
- High breakdown voltages
- Low power dissipation

Connection Diagrams (dual-in-line packages)

DS8887, DS7897/DS8897


Order Number DS7897AJ, DS8887J, DS8897AJ or DS8897AN See NS Package J18A or N18A

DS7889/DS8889


Order Number DS7889J, DS8889J or DS8889N
See NS Package J18A or N18A

## Absolute Maximum Ratings <br> (Note 1)

| Supply Voltage (VCC $-V_{\text {BIAS }}$ ) (Note 2) |  |
| :--- | ---: |
| DS8887, DS7897A, DS8897A | -60 V |
| Input Voltage |  |
| DS8887, DS7897A/DS8897A | -20 V |
| DS7899/DS8889 (Note 3) | 35 V |
| Output Voltage | -65 V |
| DS8887, DS7897A/DS8897A | 85 V |
| DS7889/DS8889 | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | 1436 mW |
| DS7889/DS8889 Maximum Power Dissipation ${ }^{*}$ at $25^{\circ} \mathrm{C}$ |  |
| Cavity Package | 1563 mW |
| Molded Package |  |
| DS8887, DS7897A/DS8897A Maximum Power Dissipation ${ }^{\dagger}$ at |  |
| $25^{\circ} \mathrm{C}$ |  |
| Cavity Package | 1496 mW |
| Molded Package | 1714 mW |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |

Operating Conditions

|  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: |
| Supply Voltage (VCC - BBIAS) <br> DS8887, DS7897A/DS8897A | -40 | -60 | V |
| Temperature (TA) |  |  |  |
| DS7889, DS7897A | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DS8897' DS8889, DS8897A | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

Electrical Characteristics (Notes 2, 3 and 4)
*Derate cavity package $11.49 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $12.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.
${ }^{\dagger}$ Derate cavity package $11.97 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $13.71 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

|  | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DS8887, DS8897A, DS7897A |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | Logical " 1 " Input Voltage | $\mathrm{V}_{\text {OUT }}=-1.4 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-16 \mathrm{~mA}$, DS8887 |  |  | -2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logical "0" Input Voltage | $\mathrm{V}_{\text {OUT }}=-60 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-100 \mu \mathrm{~A}$, DS8887 |  |  |  |  | -5.5 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Logical " 1 " Input Current | $\mathrm{V}_{\text {OUT }}=-1.4 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-16 \mathrm{~mA}$, DS8897A, DS7897A |  |  | -300 |  |  | $\mu \mathrm{A}$ |
| 1 IL | Logical ' 0 ' ${ }^{\prime}$ Input Current | $\mathrm{V}_{\text {OUT }}=-60 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=-100 \mu \mathrm{~A}, \mathrm{DS8897}$ A, DS7897A |  |  |  |  | -10 | $\mu \mathrm{A}$ |
| 1. | input Current |  | $\mathrm{V}_{\text {IN }}=-1.0 \mathrm{~V}$ |  |  | 335 | 550 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=-6.0 \mathrm{~V}$ |  |  | -0.2 | -25 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=-12 \mathrm{~V}$ |  | -0.10 |  | -0.65 | mA |
|  |  | DS7897A, DS8897A, $\mathrm{V}_{\text {IN }}=-12 \mathrm{~V}$ |  |  | -0.45 |  | -1.5 | mA |
| Vout off | Output "OFF" Voltage | $\mathrm{I}_{\text {OUT }}=-100 \mu \mathrm{~A}, \mathrm{I}_{\text {IN }}=0 \mu \mathrm{~A}$ |  |  | -60 | -77 |  | v |
| Iout off | Output 'OFF' Current | $\mathrm{V}_{\text {OUT }}=-55 \mathrm{~V}, \mathrm{I}_{\text {IN }}=0 \mu \mathrm{~A}$ |  |  |  | -0.03 | -5.0 | $\mu \mathrm{A}$ |
| Vout on | Output "ON" Voltage | $\mathrm{I}_{\text {OUT }}=-16 \mathrm{~mA}$ | $\mathrm{V}^{\prime}{ }_{\text {IN }}=-2.0 \mathrm{~V}$, | 8887 |  | -1.0 | -1.4 | V |
|  |  |  | $\mathrm{I}_{\text {IN }}=-300 \mu \mathrm{~A}$ | 8897A, DS7897A |  |  | -1.4 | V |
| $\mathrm{I}_{\text {BIAS }}$ | $\mathrm{V}_{\text {BIAS }}$ Current | $\begin{aligned} & l_{\text {OUT }}=-16 \mathrm{~mA}, \\ & \mathrm{~V}_{\text {BIAS }}=-60 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\text {IN }}=-1.0 \mathrm{~V}$, | 887, ( Note 5) |  | -2.2 | -4.0 | mA |
|  |  |  | $\begin{aligned} & I_{I N}=-300 \mu \mathrm{~A} \\ & \text { (One Driver C } \end{aligned}$ | 8897A, DS7897A |  |  | -1.0 | mA |
| DS7889/DS8889 |  |  |  |  |  |  |  |  |
| 1 | Input Current | $\mathrm{V}_{\text {IN }}=6.0 \mathrm{~V}$ |  |  | 150 | 250 | 350 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Logical ' 0 "' Input Current | $\mathrm{I}_{\text {OUT }}=5.0 \mu \mathrm{~A}, \mathrm{~V}_{\text {OUT }}=75 \mathrm{~V}$ |  |  |  |  | 7.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Logical "1" Input Current | $\mathrm{I}_{\text {OUT }}=1.4 \mathrm{~mA}, \mathrm{I}_{\text {IP }}=850 \mu \mathrm{~A}, \mathrm{~V}_{\text {OUT }}=50 \mathrm{~V}$ |  |  | 80 |  |  | $\mu \mathrm{A}$. |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{I}_{\text {IN }}=-1.0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  | -0.68 | -0.85 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Breakdown Voltage | $\mathrm{I}_{\text {OUT }}=100 \mu \mathrm{~A}, \mathrm{I}_{\text {IN }}=0 \mu \mathrm{~A}$ |  |  | 80 |  |  | V |
| $\mathrm{I}_{\text {cex }}$ | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=75 \mathrm{~V},-0.1 \mathrm{~mA} \leq 1_{\text {IN }} \leq 7.0 \mu \mathrm{~A}$ |  |  |  | 0.02 | 5.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {Prog }}$ | Prog. Input Voltage | $\mathrm{I}_{\mathrm{IP}}=150 \mu \mathrm{~A}$ |  |  | 1.8 | 2.3 |  | V |
|  |  | $\mathrm{I}_{\text {IP }}=850 \mu \mathrm{~A}$ |  |  |  | 4.0 | 4.5 | V |
|  | Logical " 0 " Output Current | $\begin{aligned} & V_{\text {OUT }}=50 \mathrm{~V} \\ & 80 \mu \mathrm{~A} \leq \mathrm{I}_{\mathrm{IN}} \leq 1_{\mathrm{IP}} \end{aligned}$ | $\mathrm{I}_{\text {IP }}=150 \mu \mathrm{~A}$ | DS7889 | 210 | 300 | 390 | $\mu \mathrm{A}$ |
|  |  |  |  | DS8889 | 240 | 300 | 360 | $\mu \mathrm{A}$ |
|  |  |  | $I_{1 P}=400 \mu \mathrm{~A}$ | DS7889 | 660 | 800 | 940 | $\mu \mathrm{A}$ |
|  |  |  |  | DS8889 | 680 | 800 | 920 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{I}_{\text {IP }}=850 \mu \mathrm{~A}$ | DS7889 | 1.45 | 1.7 | 1.95 | mA |
|  |  |  |  | DS8889 | 1.53 | 1.7 | 1.87 | mA |
| $\triangle 10$ | Output Current Ratio | $\mathrm{l}_{\text {OUT }} \mathrm{b}$ Ref $=1.7 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }}=50 \mathrm{~V}$ |  |  | 0.9 | 1.0 | 1.1 |  |

Switching Characteristics $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ unless otherwise specified.

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DS8887 |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{ON}}$ | Propagation Delay from Input to Output "ON" | (See ac Test Circuit and Switching Time Waveforms) |  |  | 5.0 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {RISE }}$ | Propagation Delay from Input to Output "ON" | (See ac Test Circuit and Switching Time Waveforms) |  |  | 1.0 | $\mu \mathrm{s}$ |
| - DS7889/DS8889 |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{pdo}}$ | Propagation Delay to a Logical " 0 " from Input to Output | $\mathrm{R}_{\mathrm{P}}=6.0 \mathrm{k}$ to $6.0 \mathrm{~V}, \mathrm{R}_{\text {OUT }}=1.0 \mathrm{k}$ to 6.0 V |  | 37 | 100 | ns |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Propagation Delay to a Logical " 1 " from Input to Output | Input Ramp Rate $\leq 15 \mathrm{~ns}$, Freq $=1.0 \mathrm{MHz}$ $\mathrm{dc}=50 \%$, Amplitude $=6.0 \mathrm{~V}$ |  | 92 | 200 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: All voltage shown for DS8887, DS7897A/DS8897A W.R.T. $V_{C C}=0 \mathrm{~V}$. All currents into device pins shown as positive, out of device pins as negative. All values shown as max or min on absolute basis.
Note 3: All voltages for DS7889/DS8889 with respect to $V_{E E}=0 \mathrm{~V}$.
Note 4: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS7889 and DS7897A, and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8887, DS8889 and DS8897A. All typicals are given for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 5: Supply currents specified for any one input $=-1.0 \mathrm{~V}$. All other inputs $=-5.5 \mathrm{~V}$ and selected output having 16 mA load.

## Typical Application



Note 1: All outputs of both cathode and anode driver have loads as shown for output a and digit 1 .
Note 2: Use DS8887 for active-high inputs and DS8897 for active-low inputs.

Typical Performance Characteristics


## AC Test Circuit and Switching Time Waveforms



## Logic Diagrams



National Semiconductor

DS8891A High Voltage Anode Drivers (Active-Low Inputs)

## General Description

The DS8891A is a 6 digit anode driver intended for use with seven segment, common anode, high voltage, gas discharge display panels operating in a multiplexed mode. The driver switches voltage and impedance levels at the display's anode allowing or preventing ionization of gas around selected cathodes, forming a numeric display. The device acts as a buffer between MOS outputs (fully decoded) and the anodes of a gas-discharge panel,
and it can source up to 16 mA at a low impedance and can withstand more than 55 V in the off state.

## Features

- High breakdown voltage
- Low power dissipation
- Easy interface to clock and calculator circuits


## Schematic and Connection Diagrams



Typical Application


Order Number DS8891AJ
or DS8891AN
See NS Package J14A or N14A


## Absolute Maximum Ratings (Note 1)

## Operating Conditions

| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\text {BIAS }}$ ) | -60V |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | -20V | Supply Voltage, $\mathrm{V}_{\text {CC }}-\mathrm{V}_{\text {BIA }}$ | -45 | -55 | V |
| Output Voltage | -65V | Supply Voltage, $V_{\text {CC }}-V_{\text {BIAS }}$ | -45 | -55 | $\checkmark$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Temperature, $T_{A}$ | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  |  |  |  |  |
| Cavity Package | 1433 mW |  |  |  |  |
| Molded Package | 1398 mW |  |  |  |  |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |  |  |  |  |

*Derate cavity package $9.55 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $11.18 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

## Electrical Characteristics (Notes 2 and 3 )

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {IN }}$ | Input Current | $V_{\text {BIAS }}=\mathrm{Min}, \mathrm{V}_{\text {IN }}=-12 \mathrm{~V}$ | -0.6 |  | -1.5 | mA |
| $\mathrm{I}_{\mathrm{IH}}$ | Logical " 1 " Input Current | $\mathrm{V}_{\text {BIAS }}=\mathrm{Min}, \mathrm{V}_{\text {OL }}=-2.0 \mathrm{~V}$ | -300 |  |  | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Logical " 0 " Input Current | $\mathrm{V}_{\text {BIAS }}=\mathrm{Min}, \mathrm{V}_{\text {OUT }}=-60 \mathrm{~V}, \mathrm{l}_{\text {OUT }}=-100 \mu \mathrm{~A}$ |  |  | -10 | $\mu \mathrm{A}$ |
| $\mathrm{IOH}^{\text {l }}$ | Logical "1" Output Current | $\mathrm{V}_{\text {BIAS }}=\mathrm{Max}, \mathrm{I}_{\text {IN }}=0 \mu \mathrm{~A}, \mathrm{~V}_{\text {OH }}=-55 \mathrm{~V}$ |  |  | -5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical "0" Output Voltage | $\mathrm{I}_{\mathrm{OL}}=-16 \mathrm{~mA}, \mathrm{I}_{\text {IH }}=-300 \mu \mathrm{~A}$ |  |  | -2.0 | $\checkmark$ |
| $\mathrm{V}_{\mathrm{BD}}$ | Output Breakdown Voltage | $V_{\text {BIAS }}=$ Max, $I_{\text {IN }}=0 \mu \mathrm{~A}, \mathrm{I}_{\text {OUT }}=-100 \mu \mathrm{~A}$ | -60 |  |  | $\checkmark$ |
| $\mathrm{I}_{\text {BiAS }}$ | Supply Current (Substrate) | $\begin{aligned} & \mathrm{V}_{\mathrm{BIAS}}=\text { Max, } \mathrm{I}_{I H}=-300 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{OL}}=-16 \mathrm{~mA}, \\ & \text { (One Driver Only) } \end{aligned}$ |  |  | -1.0 | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8891A.
Note 3. All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to $V_{C C}=0 V$, unless otherwise noted. All values shown as max or $\min$ on absolute value basis.

National

## DS8973, DS8975 9-Digit LED Drivers

## General Description

The DS8973 is a 9-digit driver designed to operate from 3-cell battery supplies. Each driver will sink 100 mA to less than 0.7 V when driven by only 0.1 mA . Each input is blocked by diodes so that the input can be driven below ground with virtually no current drain. This is especially important in calculator systems employing a dc-to-dc converter on the negative side of the battery. If the converter were on the positive side of the battery, the converter would have to handle all of the display current, as well as the MOS calculator chip current. But if it is on the negative side, it only
has to handle the MOS current. The DS8973 is designed for the more efficient operating mode. The DS8975 is identical to the DS8973 but does not specify the low battery indicator.

## Features

- Nine complete digit drivers
- Built-in low battery indicator
- High current outputs- 100 mA
- Straight through pin out for easy board layout


## Equivalent Circuit Diagrams

Typical Driver Circuit


Connection Diagrams


Absolute Maximum Ratings
(Note 1)

|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | 10 V | Supply Voltage ( $\mathrm{V}_{\mathrm{B}}$ ) | 3.0 | 5.5 | V |
| Input Voltage | 10 V | Supply Voltage ( $\mathrm{V}_{\mathrm{CC} 1}$ ) | 3.0 | 9.5 | V |
| Output Voltage | 10 V | Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Temperature ( ${ }_{\text {A }}$ ) | 0 | + |  |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ Molded Package | 1673 mW |  |  |  |  |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |  |  |  |  |

## Electrical Characteristics

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Logical " 1 " Input Voltage | $V_{C C}=$ Max |  | 3.9 |  |  | v |
| 1/H | Logical " 1 " Input Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IH }}=3.9 \mathrm{~V}$ |  | 0.1 |  | 0.3 | mA |
| VIL | Logical "0" Input Voltage | $V_{C C}=M a x$ |  |  |  | 0.5 | V |
| IIL | Logical "0" Input Current | $V_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IL }}=0.5 \mathrm{~V}$ |  |  |  | 40 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {BH }}$ | High Battery Threshold | $\begin{aligned} & \mathrm{V}_{\mathrm{OT}}(\operatorname{Pin} 1)=1 \mathrm{~V}, \mathrm{I} \mathrm{OT} \leq-50 \mu \mathrm{~A}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{IH}}(\text { Pin } 2)=3.9 \mathrm{~V} \end{aligned}$ | DS8973 | 3.6 |  |  | v |
| $V_{B L}$ | Low Battery Threshold | $\begin{aligned} & \mathrm{V}_{\mathrm{OT}}(\operatorname{Pin} 1)=2.1 \mathrm{~V}, \mathrm{IOT} \geq-6 \mathrm{~mA}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{IH}}(\operatorname{Pin} 2)=3.9 \mathrm{~V} \end{aligned}$ | DS8973 |  |  | 3.2 | v |
| ICEX | Logical " 1 " Output Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\mathrm{OH}}=9.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.5 \mathrm{~V}$ |  |  |  | 50 | $\mu \mathrm{A}$ |
| VOL | Logical "0" Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{IOL}=100 \mathrm{~mA}, \mathrm{~V}_{\text {IH }}=3.9 \mathrm{~V}$ |  |  |  | 0.7 | V |
| ICC1 | Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$, One Input "ON" |  |  |  | 6 | mA |
| IB | Pin 21 (High Battery Supply) | $V_{C C}=\operatorname{Max}, V_{B}=\operatorname{Max}$ |  |  |  | 1.2 | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified, min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range. All typicals are given for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted.
All values shown as max or $\min$ on absolute value basis.


FIGURE 1.6V Programmable Statistical Calculator


FIGURE 2. Complete Calculator Schematic For 3-Cell System

# Driving 7-Segment Gas Discharge Display Tubes with National Semiconductor Circuits 

## INTRODUCTION

Circuitry for driving high voltage cold cathode gas discharge 7 -segment displays, such as Sperry Information Displays* and Burroughs Panaplex II, is greatly simplified by a complete line of monolithic integrated circuits from National Semiconductor. These products also make possible reduced cost of system implementation. They are: DS8880 high voltage cathode decoder/driver; DS8884A high voltage cathode decoder/driver; DS8885 MOS to high voltage cathode buffer; DS8889 low power cathode driver; DS8887 8-digit anode driver; DS8980, DS8981 latch/decoder/cathode drivers.

In addition to satisfying all the displays' parameter requirements, including high output breakdown voltage, these circuits have capability of programming segment current, and providing constant current sinking for the display segments. This feature alleviates the problem of achieving uniformity of brightness with unregulated display anode voltage. The National circuits can drive the displays directly.

Sperry Information Displays* and Burroughs Panaplex 11 are used principally in calculators and digital instruments. These 7 -segment, multi-digit displays form characters by passing controlled currents through the appropriate anode/segment combinations. The cathode in any digit will glow when a voltage greater than the ionization voltage is applied between it (the cathode) and the anode for that digit. In the multiplexed mode of operation, a digit position is selected by driving the anode for that digit with a positive voltage pulse. At the same time, the selected cathode segments are driven with a negative current pulse. This causes the potential between the anode and the selected cathodes to exceed the ionization level, causing a visible glow discharge.

Generally, these displays exhibit the following characteristics: low "on" current per segmentfrom $200 \mu \mathrm{~A}$ (in DC mode) to 1.2 mA (in multiplex mode); high tube anode supply. voltage-180V to 200 V ; and moderate ionization voltage-170V. Once the element fires, operating voltage drops to approximately 150 V and light output becomes a direct function of current, which is controlled by current limiting or current regulating cathode circuits. Current regulation therefore is most desirable since brightness will then be constant for large anode voltage changes. Tube anode to cathode "off" voltage is approximately 100 V ; and maximum "off" cathode leakage is $3 \mu \mathrm{~A}$ to $5 \mu \mathrm{~A}$.

Correspondingly, specifications for the cathode driver must be complimentary, approximately as follows: A high "off" output breakdown voltage 80 V minimum; typical "on" output voltage of 50 V ; maximum "on" output current of 1.5 mA per segment; and maximum "off" leakage current of $3 \mu \mathrm{~A}$ to $5 \mu \mathrm{~A}$.

To allow operation without anode voltage regulation, the cathode driver must be able to sink a constant current in each output, with the output


FIGURE 1.
"on" voltage ranging from 5 V to 50 V (see Figure 1). The following is a brief description of the circuits now offered by National:

## DS8880 High Voltage Cathode Decoder/Driver

The DS8880 offers 7 -segment outputs with high output breakdown voltage of 80 V minimum; constant current-sink outputs; and programmable output current from 0.2 mA to 1.5 mA .

Application
The circuit has a built-in BCD decoder and can interface directly to Sperry and Panaplex II displays, minimizing external components (Figure 2 ). The inputs can be driven by TTL or MOS outputs directly. It is optimized for use in systems with 5 V supplies.


FIGURE 2. DC Operation From TTL
The DS8880 decoder/driver provides for unconditional as well as leading and trailing zero blanking. It utilizes negative input voltage clamp diodes. Typically, output current varies only $1 \%$ for output voltage changes of 3 V to 50 V . Operating power supply voltage is 5 V . The device can be used for multiplexed or DC operation.

Available in 16 -pin cavity DIP packages, the DS7880 is guaranteed over the full military operating temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; the DS8880 in molded DIP over the industrial range of $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.

## DS8980, DS8981

The DS8980, DS8981 offer 7-segment and decimal point outputs with high output breakdown voltage of 80 V minimum, constant current, programmable from 0.1 mA to 4.0 mA and independent of the $V_{C C}$ voltage, latched BCD inputs and decimal point input.

## Application

The circuits have similar applications as DS8880. The devices will operate with a power supply
range of from 4.75 V to 15.0 V . The input fallthrough latches are enabled by a high logic level at the enable input for the DS8980, and by a low logic level for the DS8981.

Available in 18 -pin molded dual-in-line packages, and guaranteed over the commercial range of $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.

## DS8884A High Voltage Cathode Decoder/Driver

The DS8884A offers 9 -segment outputs with high output breakdown voltage of 80 V minimum; constant current-sink outputs, programmable from 0.2 mA to 1.2 mA . It also offers input negative and positive voltage clamp diodes for DC restoring, and low input load current of $\mathbf{- 0 . 2 5 \mathrm { mA }}$ maximum.

## Application

DS8884A decodes four lines of BCD input and drives 7 -segment digits of gas-filled displays. There are two separate inputs and two additional outputs for direct control of decimal point and comma cathodes. The inputs can be DC coupled to TTL (Figure 3) or MOS outputs (Figure 4), or ACcoupled to TTL or MOS outputs (Figure 5) using only a capacitor. This means the device is useful in applications where level shifting is required. It can be used in multiplexed operation, and is available in an 18 -pin molded DIP package.

Other advantages of the DS8884A are: typical output current variation of $1 \%$ for output voltage changes of 3 V to 50 V ; and operating power supply


FIGURE 3. Interfacing Directly With TTL Output


FIGURE 4. BCD Data Interfacing Directly With MOS Output

the segment dtivers are turned "OFF" during digit-ta-digit transitions.
the
FIGURE 5. Cathode BCD Data AC Coupled From MOS Output
voltage of 5 V . Inputs have pull-up resistors to increase noise immunity in $A C$ coupled applications.

The DS8884A is guaranteed over the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ operating temperature range.

## DS8885 MOS to High Voltage Cathode Buffer

The DS8885 features seven constant current-sink outputs; programmable output current of 0.2 mA to 1.5 mA ; high output breakdown voltage of 80 V minimum; and capability for blanking through program current input. It operates from a +5 V supply.

## Application

DS8885 is best suited for interfacing 7-segment fully decoded MOS chips to digit displays. It is also useful for driving polarity, overrange, and decimal point segments.

DS8885 has 6 inputs and 7 outputs. Output c is decoded internally; the other 6 outputs are directly controlled by the 6 corresponding inputs. A typical application of this device is interfacing between an MOS calculator chip with 7 -segment decoded outputs (open-drain or push-pull) and Sperry/ Panaplex 11 displays (Figure 6).

When the DS8885 is used to drive minus and plus (polarity) cathodes, overrange, and decimal points, output c should be tied to $\mathrm{V}_{\mathrm{cc}}$ so it does not saturate (Figure 7). This leaves 6 inputs and 6 outputs related one-to-one. The inputs can be driven directly from TTL or MOS outputs.

*Output may be paralleled for cathodes requiring more current, providing the correspondung unputs are also paralleled.

FIGURE 7. Polarity, Overrange, Decimal Point Driving

The DS8885 is available in 16-pin molded DIP package, and is guaranteed over the operating temperature range of $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.

## DS8889 Low Power Cathode Driver

The DS8889 requires no power supply since power is derived from program current. It ofters extremely low standby power-only 1 mW internally. Features include programmable output currents 0.3 mA to 1.7 mA ; 8 constant current-sink outputs; and input negative voltage clamp diodes for DC restoring. Outputs have 80 V minimum breakdown voltage.

The device is suitable for multiplexed operation from fully decoded chips and is capable of driving decimal point segments simultaneously with numeric segments.

## Application

The DS8889 has 8 inputs and 8 outputs, and interfaces directly between 7 -segment decoded MOS outputs and numeric display tubes (Figures 8 and 9). It is optimized for use in systems with a limited number of power supplies.


FIGURE 6. Fully Decoded MOS Cathode Outputs

The program input is characterized in terms of input current, therefore any supply (greater than 5 V ) can provide proper operation by connecting a single resistor to the program pin from the supply.

The DS8889, guaranteed for the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ operating temperature range, is offered in the 18 pin molded DIP.

## DS8887 8-Digit Anode Driver

The DS8887 interfaces directly to MOS chips and operates from a -40 V to -80 V power supply.

The DS8887 can operate virtually any multiplex display system requiring more output performance from the MOS chip than is available (Figures 4, 6, 8 and 9). It has low input current and voltage swing requirements but can drive up to 16 mA , and exhibits -55 V minimum output breakdown voltage.

The DS8887 is available in the 18 -pin molded DIP package; and is guaranteed over the operating temperature range of $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.


NOTE: Capacitive coupling between the logic and the segment drivers may be used only when
the segment drivers are turned "OFF" during digit-to-digit transitions.
FIGURE 8. Decoded Cathode Data AC Coupled From MOS Output


FIGURE 9. Decoded Cathode Data Direct Coupled From MOS Output

# Driving 7-Segment LED Displays with National Semiconductor Circuits 

## INTRODUCTION

There are many different information display technologies available today, including liquid crystals, gas-discharge tubes, fluorescent tubes, incandescent lamps, and light emitting diodes (LEDs). Each technology has its own particular drive requirement. This note will focus on 7 . segment LED display drive requirements and demonstrate that National Semiconductor has a full line of display drivers that meet the requirements for most any 7 -segment LED drive application.

## WHY ARE LED DRIVERS NEEDED?

The purpose of 7 -segment LED drivers is to act as an interface element between data input and the display. This interface is necessary when either the input data format or circuitry current capabilities do not allow direct connection between input and display. To satisfy these needs, National's 7 -segment LED drivers are divided into two basic categories.

1. Internally decoded (BCD to 7-segment) DM5446A/DM7446A
DM5447A/DM7447A
DM5448/DM7448
DM7856/DM8856
DM8857
DM7858/DM8858


National Semiconductor
Application Note 99
Charles Carinalli
May 1974

2. Non-decoding, direct drive (MOS to 7 -segment)

| DM75491 | DM8864 |
| :--- | :--- |
| DM75492 | DM8865 |
| DM8861 | DM8866 |
| DM8863 |  |

Thus, National has circuits that will drive 7 -segment LEDs from either fully decoded circuits or from non-decoded outputs.

## CONFIGURATIONS AND CONSTRUCTION OF 7-SEGMENT LEDs

LEDs are segregated into two groupings with regard to construction, see Figure 1.

Common anode displays are constructed on a common substrate which forms the anode of the diodes, while each of the seven cathodes are bonded out to separate pins. The second type, common cathode, has the cathode fabricated on a common substrate with the anodes bonded out to individual pins. Due to these radically different configurations, drive circuits are usually tailored in their design for one or the other type. Tailoring in this respect means either sinking current (active low) or sourcing current (active high) when referenced to segment drive. In addition, drive requirements are quite variable because of LED light intensity requirements as well as digit size

FIGURE 1. 7-Segment LED Construction


FIGURE 2. Multi-Digit 7-Segment LED


FIGURE 3. A Typical Multiplexing Scheme
and efficiency. Thus the system designer needs a degree of latitude not only with respect to the type of display used but also the drive current available.

7-segment LEDs can be purchased in either single or multi-digit display packages. Single digit displays have individual segment and common pins while multi-digits have paralleled segment pins and separate digit pins equal to the number of digits in the package, see Figure 2.

Multi-digit displays, due to their configuration, must be driven in a multiplex mode of drive, where segment drivers are time shared by all the digits. This is contrasted to the single digit displays which
may be driven in either the multiplex or the nonmultiplex (direct drive) mode. The nonmultiplex mode uses separate segment drivers for each digit of the display. Multiplex operation has a decided cost saving advantage over nonmultiplex operation especially when the number of digits being driven is large.

## MODES OF 7-SEGMENT LED DRIVE

In the multiplex mode of drive the LED digits in a multi-digit format are driven by a single set of segment drivers while each digit is selected by its own digit driver. Figure 3 shows the circuitry needed to implement a typical six digit multiplexed display.

Each digit is selected individually by enabling its digit driver whose control is determined by a counter or equivalent circuitry operating at some clock frequency. Strobed data, by way of the counter and multiplex circuitry, is then displayed on the selected digit by the single set of segment drivers. If the strobe rate is high enough, from about 250 to $1,000 \mathrm{~Hz}$ depending on external conditions, the display will appear flicker free to the human eye. The BCD-to-7-segment decoder converts BCD data to the desired 7 -segment output format.

In the multiplex mode each digit has a reduced duty cycle and is operated at somewhat higher than average or typical dc operating current levels. The amount of current will be a function of the number of digits, duty cycle, and the type and efficiency of the display used. Since currents are higher than average so also will be the LED brightness due to the nearly linear brightness versus current curve for most LEDs. The human eye will detect the brightness peaks and through a partially integrating and peak detecting action will perceive a higher display brightness at some average current level in the multiplex mode than the same average current in the nonmultiplex (direct drive) mode. The result is that a multiplexed display will operate at a lower total power than the same display operated in the nonmultiplex mode with the same apparent brightness.

In the nonmultiplex mode of 7 -segment LED drive each digit has its own set of segment drivers thereby dropping the digit driver select requirement of multiplexed operation. In this case, the common digit pin may be tied to the highest potential if common anode or the lowest if common cathode. It is evident that in a nonmultiplexed display the driver package count would be high since each digit requires its own set of segment and possibly decoder drivers. If a large number of digits are used the segment driver package count would equal the number of digits while in the multiplex mode this count is equal to one. Granted, in the multiplex mode additional control circuitry is required. Consideration of the relative cost of this circuitry in comparison to the segment decoder driver circuitry in the nonmultiplex mode results, in general, in the fact that if the number of digits in the display equals or is more than four, total package count and/or cost is less in the multiplex mode of drive.

In most MOS circuits multiplex operation is ideal since the counter, multiplexer, and BCD to 7 segment decoders or equivalent circuitry can usually be incorporated on the same chip along with calculator, clock or other function. In this case the only external interface components required would be the digit and segment drivers since MOS circuits are generally unable to sink or source the higher current required for most multiplex operations.

In summary, LED driver requirements for multiplex or nonmultiplex drive operation require either segment, digit or BCD to 7 -segment drivers. Analysis of the particular system needs with regard to the number of digits and relative circuit costs should be the determining factor for multiplex or nonmultiplex operation. Circuit requirements for multiplex operation will in general require relatively high current capabilities.

## NATIONAL'S 7-SEGMENT LED DRIVERS

Table I lists the 7 -segment LED drivers available from National. Each circuits application is divided into groupings with respect to common anode or cathode, digit or segment, multiplex or nonmultiplex areas. Additionally, current capabilities are also specified for each product.

From the table it is evident that some of the circuits may be used in dual roles - both multiplex or nonmultiplex; common cathode or anode. In general, what will determine whether one drivers application is multiplex or nonmultiplex is that drivers current capability. The direction of current flow through the driver (source or sink) is the determining factor in dual application with regard to common anode or cathode.

Table II lists the operating temperature range and package types for the 7 -segment LED drivers.

In the following sections each circuit is described in greater detail and typical applications are given.

## BCD TO 7-SEGMENT DECODER DRIVERS

## DM5446A/DM7446A, DM5447A/DM7447A, DM5448/DM7448

This family of BCD to 7-segment decoder drivers was designed for the most general possible display drive applications including display technologies other than LEDs. The difference between the circuits is in their output stage configurations. These differences will be discussed separately later.

The circuits convert the standard 4-bit BCD input to the popular 7 -segment output format. All input BCD codes above 9 are decoded into unique patterns that verify operation. The circuits are TTL-DTL compatible and operate off of a single 5.0 V supply.

Added features included in all circuits are a ripple blanking input pin as well as a lamp test pin for display turn on. In addition the blanking input/ ripple blanking output pin may be used to modulate display intensity.

*With the use of an external transistor/segment.
**For common anode LED's.

TABLE II. Operating Temperature Range and Package Type

| DEVICE NUMBER | OPERATING TEMPERATURE RANGE |  | NUMBER OF PINS |  |  | PACKAGE TYPE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14 | 16 | 18 | Plastic Molded DIP (N) | Ceramic DIP (J) | Flat Pack (W) |
| DM5446A, DM5447A |  | $x$ |  | $x$ |  |  | X | $X$ |
| DM7446A, DM7447A | $x$ |  |  | $x$ |  | $x$ | X | $x$ |
| DM5448 |  | $x$ |  | x |  |  | $x$ | $x$ |
| DM7448 | $x$ |  | , | x |  | X | $x$ | $x$ |
| DM7856 |  | $x$ |  | $x$ |  |  | $x$ | $x$ |
| DM8856 | $x$ |  |  | x |  | X | $x$ | X |
| DM8857 | $x$ |  |  | $x$ |  |  | $x$ |  |
| DM7858 |  | $x$ |  | $x$ |  |  | $x$ | $x$ |
| DM8858 | X |  |  | X |  | X | X | X |
| DM75491 | $x$ |  | X |  |  | $x$ | $x$ | $x$ |
| DM75492 | $x$ | . | X |  |  | X | X | $x$ |
| DM8861 | $x$ | - |  |  | X | $x$ |  |  |
| DM8863 | $x$ |  |  |  | x | $x$ |  |  |
| DM8865 | $x$ |  |  |  | $x$ | $x$ |  |  |
| DM8866 | X |  |  |  | $\times$ | $x$ |  |  |
| DM8864 | $x$ |  |  | 22 |  | $x$ |  |  |



FIGURE 4a. Output Stage


FIGURE 4b. Output Stage

the following equation may be used to determine the appropriate value of
$x$ (SEGMENT CURRENT LIMIT RESISTOR) FOR SOME LED CURRENT/SEGMENT IS (mA).

$$
\begin{aligned}
& R_{x}=\frac{V_{c c}-0.3-V_{\text {LED }}\left(@ I_{s}\right)}{I_{s}} \mathrm{k}!? \\
& \left(I_{s} \leq 40 \mathrm{~mA}\right)
\end{aligned}
$$

WHERE $V_{\text {LED }}\left(@ I_{S}\right.$ ) IS THE DIODE (LED) VOLTAGE DROP at OPERATING CURRENT $I_{s}$
EXAMPLE:
$I_{s}=20 \mathrm{~mA}$
$V_{\text {LED }}\left(@ I_{s}\right)=34 \mathrm{~V}^{*}$
$v_{c c}=5.0 \mathrm{~V}$
$\mathrm{R}_{\mathrm{x}}=65!$
*MAN-I OR EOUIVALENT

FIGURE 5. Nonmultiplex Application of the DM7447A

## DM5446A/DM7446A, DM5447A/DM7447A

These circuits feature active-low, open collector high current outputs (Figure 4a). Each output is capable of sinking up to 40 mA at a maximum internal drop of 0.4 V . This high current capability makes these circuits particularly well suited for driving the large MAN-1 or equivalent type displays directly. The circuits are also applicable, with or without the use of external current limit resistors, to driving lower current displays in the multiplex mode of drive.

The DM5446A and DM7446A outputs are capable of withstanding 30 V at a maximum leakage of $250 \mu \mathrm{~A}$ over temperature. The DM5447A and DM7447A have a 15 V output capability at a maximum leakage over temperature of $250 \mu \mathrm{~A}$. This standoff voltage ability makes the circuits applicable for direct drive to indicator lamp type displays. Figure 5 shows a typical application of the circuits with LEDs.

Refer to Table II for the operating temperature range and package types for the DM5446A/ DM7446A and DM5447A/DM7447A.

## DM5448/DM7448

The DM5448/DM7448 has active high passive pull-up outputs (Figure 4b) with a TTL fanout of 4. The typical output source current is 2.0 mA at an output voltage of 0.85 V . Each output is capable of sinking 6.4 mA with a maximum internal drop of 0.4 V . Since the output current level is low the circuit can be used to drive low current common cathode displays operating in the nonmultiplex mode.

The major application of the DM5448/DM7448 is to drive logic circuits, operate high-voltage loads such as electroluminescent displays through buffer transistors or SCR switches, or high-current


FIGURE 6. Nonmultiplex Application of the DM7448
loads through buffer transistors. Figure 6 shows the DM7448 in a low current direct drive LED application.

The operating temperature range and package types for the DM5448/DM7448 are given in Table 11.

## BCD TO 7-SEGMENT LED DRIVERS

 DM7856/DM8856, DM8857, DM7858/DM8858This series of three circuits was designed to provide a wide range of current capabilities in driving common cathode 7 -segment LEDs operating in the multiplex or nonmultiplex mode. The circuits, discussed individually below, have output stages with varying source current capability designed for specific as well as general applications.

All circuits accept 4-bit BCD and decode this input to the desired 7 -segment output format for direct drive to LEDs. In addition, the circuits feature a lamp test pin for display turn-on check, ripple blanking-input pin and blanking input/ripple blanking output pin which may be used to modulate display intensity.

The three circuits are TTL-DTL compatible and provide full decoding of the 16 possible input combinations. All parts operate off of a single 5.0 V supply.

## DM7856/DM8856

The DM7856/DM8856 output stages, passivepullup (active high, Figure 4b), provide a typical
source current of 6.0 mA at an output voltage of 1.7V. This current level was designed for directly driving, without the use of external current limit resistors, the MAN-4 or equivalent type displays in the nonmultiplex mode of operation.

Each output has a fan-out of 4 and is capable of sinking 6.4 mA with a maximum internal drop of 0.4 V making the circuit suitable for use with logic circuits. With the use of an external buffer transistor per output the circuit may be used to drive high current common anode LED displays as well as high voltage electroluminescent displays. Figure 7 shows a typical application of the DM8856.


FIGURE 7. Nonmultiplex Application of the DM8856

Operating temperature range and package types for the DM7856/DM8856 are given in Table II.

## DM8857

The output stages of the DM8857, active pull-up (active-high, Figure 4c), source a typical current


FIGURE 4c. Output Stage
of 50 mA at an output voltage of 2.3 V . The circuit was designed to be used with MAN-4 or equivalent type displays operating in the multiplex mode of drive. With this high current capability the circuit can drive up to 16 such digits.

The applications of this circuit obviously are not limited to just the MAN-4 type of display. Common cathode displays with high dc current requirements or lower multiplex current levels may be driven by this circuit with the use of an external current limit resistor per segment. A typical application of the DM8857 is given in Figure 8.

Table II gives the operating temperature range and package type for the DM8857.

## DM7858/DM8858

The DM7858/DM8858 output stages are active pull-up (active-high, Figure 4d) like those of the


FIGURE 4d. Output Stage

DM8857. The output stages are exactly the same as the DM8857 except that the internal current limit resistor per output has been removed. External current limit resistors must then be used. This allows the circuit to be customized for a particular common cathode multiplex or nonmultiplex application. Each output stage, through its own external resistor, can be programmed to some current from 50 mA down to 0 mA . Care must be taken in not shorting the outputs to ground because of the excessive current flow that would result from the Darlington upper stage. See Figure 9 for a typical application of the DM8858.


FOR MULTIPLEX OR NONMULTIPLEX APPLICATIONS WHERE AN EXTERNAL CURRENT LIMIT RESISIOR PER SEGMENT IS REQUIRED SEE THE OUTPUT CURRENT VS VOLTAGE CURVE fOR THE DMB857 AND USE THE EQUATION GIVEN IN FIGURE 9 TO CALCULATE the resistor value.

DM8857 Output Current vs Voltage


Maximum output source current per segment for the DM7858/DM8858 is 50 mA : Operating temperature range and package types are given in Table II.

Special care must be taken in the use of the DM7858 ceramic and the DM8858 plastic DIP's with regard to not exceeding the maximum operating junction temperature of the devices. The maximum junction temperature of the DM7858J is $150^{\circ} \mathrm{C}$ and must be derated based on a thermal resistance of $80^{\circ} \mathrm{C} /$ Watt, junction to ambient. The maximum junction temperature for the DM8858N is $150^{\circ} \mathrm{C}$ and must be derated based on a thermal resistance of $140^{\circ} \mathrm{C} /$ Watt, junction to ambient.

## DM75491, DM8861 MOS TO LED SEGMENT DRIVERS

The DM75491 and DM8861 were designed for MOS calculator applications. Both circuits feature

low input current, 3.3 mA maximum at 10 V input, making them suitable for direct drive from MOS circuits. The circuits are used to drive the paralleled segments in multi-digit displays. Since both circuits feature accessable collectors and emitters they may be used as either common cathode or anode segment drivers. They feature a source or sink current capability of up to 50 mA with a maximum collector to emitter drop of 1.5 V over the operating temperature range. In addition, each output is specified to have a maximum leakage of $100 \mu \mathrm{~A}$ at an output voltage of 10 V over temperature. Both circuits operate from a single supply that can have a maximum voltage of 10 V .

## DM75491 FOUR SEGMENT DRIVER

The DM75491 is a four segment driver whose main application is with multi-digit LEDs operating in the multiplex mode of drive. Each package contains four separate segment drivers, each driver

$$
\begin{aligned}
& \text { to find the appropriate value of the segment current limit resistor rax the } \\
& \text { FOLLOWING EQUATION SHOULD BE USED. } \\
& \mathrm{R}_{\mathrm{X}}=\frac{\mathrm{V}_{\text {OUT }}-V_{\mathrm{D}}}{I_{\mathrm{S}}}
\end{aligned}
$$

FIGURE 9. DM8858 Applications
with free collector and emitter points, see Figure 4 e .


FIGURE 4e. Circuit Schematic

In the multiplex mode of drive, a six digit calculator needs only two DM75491's to drive the segments in the display, see Figure 10. The total of eight segment drivers allows drive to each of the individual seven segments plus logic control for the decimal point. Figure 11 shows the DM75491 used in an 8 digit calculator application.

Table II lists the package type and temperature range of the DM75491.

## DM8861 FIVE SEGMENT DRIVER

The DM8861 is a five segment driver which like the DM75491 is used with multi-digit LEDs operating in the multiplex mode of drive. Each package contains five separate drivers, each driver with free collector and emitter points, Figure 4 e.

A typical application of the DM8861 is given in Figure 11 where the DM8861 is combined with the DM75491 to provide a total of nine independent sources of LED segment current from an MOS calculator. This allows control of the 7 segments plus decimal point and minus sign. This combination of circuits is not solely applicable to just the 8 digit calculator configuration shown but can be used with a display having as many digits as desired as long as the multiplexed segment current requirement does not exceed 50 mA .

As with the DM75491, the DM8861 is also applicable to use with common anode displays as well as common cathode since each driver has its collector bonded out to a separate pin.


FIGURE 10. 6-Digit Calculator

Refer to Table II for operating temperature range and package type for the DM8861.

## DM75492, DM8863 MOS TO LED DIGIT DRIVERS

The DM75492 and DM8863 are digit drivers designed to drive multi-digit common cathode LEDs directly from MOS circuits. Since digit currents are quite high in multiplex operation MOS circuits usually cannot sink the required digit select current, therefore these circuits provide the required current buffering. The two circuits have different current handling capability as well as different numbers of drivers per package, each will be discussed individually later.

The circuits are totally compatible for use with both the DM75491 and the DM8861. The most common usage of the circuits is in MOS calculator applications where the DM75491 or the DM8861 source the segment current and either the DM75492 or the DM8863 sink the digit current.

DM75492 SIX DIGIT DRIVER
The DM75492 is a six digit LED driver designed to be used with common cathode multi-digit
displays operating in the multiplex mode of drive.
The circuit features six high gain Darlington connected transistors, with collectors open and emitters tied to ground (Figure 4f), capable of


FIGURE 4f. Circuit Schematic
sinking up to 250 mA with a maximum collector to ground drop of 1.5 V over the operating temperature range. Low input current of 3.3 mA maximum at 10 V makes the drivers suitable for direct connection to MOS circuits. Output leakage is $200 \mu \mathrm{~A}$ maximum at 10 V over temperature. Maximum $V_{\text {cc }}$ is 10 V .


In Figure 10 the DM75492 is shown along with the DM75491 in a typical six digit calculator application. Since the calculator circuit shown is operated in the multiplex mode of drive only one DM75492 is required, replacing at least six transistors and resistors for the equivalent discrete circuit.

The operating temperature range and package type for the DM75492 is given in Table II.

## DM8863 EIGHT DIGIT DRIVER

The DM8863 is an eight digit LED driver designed to be used in conjunction with either the DM75491 and/or the DM8861 in driving eight common cathode LED digits operating in the multiplex mode of drive.

This circuit features eight separate high gain Darlington connected transistor circuits, see Figure 4f. Each Darlington transistor pair is capable of sinking 500 mA with a maximum collector to ground drop of 1.6 V . Each collector can withstand

10 V at a maximum leakage of $250 \mu \mathrm{~A}$ in the off state. Maximum input current is 2.0 mA at 10 V , making the circuit particularly well suited for direct drive from MOS circuits.

Figure 11 shows the DM8863 used in a typical 8 -digit calculator application. The important feature of the DM8863 is the very high sink current capability. This allows multiplex operation of large digits or large numbers of digits without the use of discrete high current transistors.

Another application of the DM8863 is shown in Figure 12. In this case the DM8863 is used along with the MM4311/MM5311 series digital clock circuits in the implementation of a 6 -digit clock display. Here the DM8863 is used as a segment driver for a common anode display. The use of the DM8863 in this manner replaces a total of 14 resistors and 7 transistors.

The DM8863 uses a single supply with a maximum voltage of 10 V . Table II specifies the operating temperature range and package type for the DM8863:


FIGURE 12. Digital Clock Using DM8863

## DM8864, DM8865, DM8866 MOS TO

 LED DIGIT DRIVERSThe DM8864, DM8865, and DM8866 were designed to drive common cathode nine, eight, and seven digit displays respectively. The applications of these drivers are similar to those of the DM75492 and DM8863 except that operating current levels are lower.

All circuits feature maximum input current of 2.0 mA at a voltage of 6.5 V . Output sink capability is 50 mA at a maximum collector to ground drop of 1.5 V . Output leakage is $40 \mu \mathrm{~A}$ (max) at an output voltage of 6.0 V . All circuits operate from a supply that can vary from 5.0 V to 9.5 V .

## DM8864 NINE DIGIT DRIVER

The DM8864 is a nine digit common cathode LED driver. Each package contains nine separate digit drivers. The circuit also features a "low battery" indicator driver which will light a decimal point whenever a 9.0 V battery drops below 6.5 V typical.

Figure 13 shows the DM8864 in a typical calculator drive application. The operating temperature range
and package type for the DM8864 is given in Table II.

## DM8865 EIGHT DIGIT DRIVER

The DM8865 is an eight digit common cathode LED driver. Eight separate drivers are contained within each package. As with the DM8864 and DM8866 the DM8865 can also be used as a segment driver for common anode displays in the multiplex or nonmultiplex mode as long as the segment current does not exceed 50 mA .

Table II gives the operating temperature range and package type for the DM8865.

## DM8866 SEVEN DIGIT DRIVER

The DM8866 is a seven digit common cathode LED driver. Each package contains seven separate digit drivers. Logic is also provided for a "low battery" indicator which will detect a 9.0 V battery drop to below 6.5 V typical and drive a decimal point.

Table II lists the package type and temperature range of the DM8866.


FIGURE 13. A Typical Application of the DM8864, Showing a Complete 8-Digit, 5 Function Calculator with Memory.

## Section 6 Memory Support

TEMPERATURE RANGE
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
DESCRIPTION

| - | DS0025C | 2-Phase PMOS Clock Driver | 6-4 |
| :---: | :---: | :---: | :---: |
| *DS0026 | DS0026C | 2-Phase PMOS Clock Driver | 6-7 |
| *DS0056 | DS0056C | 2-Phase PMOS Clock Driver | 6.7 |
| - | DS3245 | Quad MOS Clock Driver | 6-14 |
| DS1617 | DS3617 | Bubble Memory Sense Amplifier | 6-17 |
| *DS1628 | DS3628 | Octal TRI-STATE MOS Driver | 6-24 |
| *DS1644 | DS3644 | Quad TTL-to-MOS Clock Drivers | 6-27 |
| *DS1674 | DS3674 | Quad TTL-to-MOS Clock Drivers | 6-27 |
| *DS1645 | DS3645 | Hex TRI-STATE TTL-to-MOS Latch/Drivers | 6-30 |
| *DS1675 | DS3675 | Hex TRI-STATE TTL-to-MOS Latch/Drivers | 6-30 |
| * DS1647 | DS3647 | Quad TRI-STATE I/O Registers | 6-35 |
| *DS1677 | DS3677 | Quad TRI-STATE I/O Registers | 6-35 |
| *DS16147 | DS36147 | Quad TRI-STATE I/O Registers | 6-35 |
| *DS16177 | DS36177 | Quad TRI-STATE I/O Registers | 6-35 |
| *DS1648 | DS3648 | TRI-STATE TTL-to-MOS Multiplexer/Driver | 6-41 |
| *DS1678 | DS3678 | TRI-STATE TTL-to-MOS Multiplexer/Driver | 6-41 |
| *DS1649 | DS3649 | Hex TRI-STATE TTL-to-MOS Driver | 6-46 |
| *DS1679 | DS3679 | Hex TRI-STATE TTL-to-MOS Driver | 6-46 |
| *DS1651 | DS3651 | Quad High Speed MOS Sense Amplifiers | 6-49 |
| * DS1653 | DS3653 | Quad High Speed MOS Sense Amplifiers | 6-49 |
| *DS1671 | DS3671 | Dual Bootstrapped 2-Phase Clock Driver | 6-55 |
| - | DS3685 | Hex TRI-STATE Latch | 6-59 |
| *DS16149 | DS36149 | Hex MOS Drivers | 6-62 |
| *DS16179 | DS36179 | Hex MOS Drivers | 6-62 |
| *DS55325 | DS75325 | Memory Drivers | 6-66 |
| - | DS75361 | Dual TTL-to-MOS Driver | 6-73 |
| - | DS75362 | Dual TTL-to-MOS Driver | 6-78 |
| - | DS75365 | Quad TTL-to-MOS Driver | 6-83 |
| - | AN-76 | Applying Modern Clock Drivers to MOS Memories | 6-88 |

*Also available screened in accordance with MIL-STD-883 Class B. Refer to National Semiconductor's "The Reliability Handbook".

4k \& 16k N-CHANNEL MOS MEMORY INTERFACE CIRCUITS

| Page No. | Device Number and Name | 5 V <br> Clock <br> Drivers | 12V <br> Clock <br> Drivers | 4k RÄM Address Drivers | 16k <br> RAM <br> Address <br> Drivers | $\begin{aligned} & \text { Data } \\ & \text { I/O } \end{aligned}$ | Timing \& Control Drivers |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6-17 | DS3617 <br> Bubble Memory Sense Amplifier |  |  |  |  |  |  |
| 6-24 | $\begin{aligned} & \text { DS3628 } \\ & \text { Octal TRI-STATE }{ }^{@} \text { MOS Driver } \end{aligned}$ | - |  |  | $\bullet$ |  | $\bullet$ |
| 6.27 | DS3644, DS3674 <br> Quad MOS Clock Driver |  | - |  |  |  |  |
| 6.14 | DS3245 <br> Quad MOS Clock Driver |  | - |  |  |  |  |
| 6-30 | DS3645, DS3675 <br> Hex TRI-STATE MOS Driver Latch |  |  | - |  |  |  |
| 6-35 | DS3647, DS3677, DS36147, DS36177 <br> Quad TRI-STATE MOS Memory I/O Register |  |  |  |  | - |  |
| 6-41 | DS3648, DS3678 <br> TRI-STATE MOS Multiplexer/Driver | - |  | - | - |  | $\bullet$ |
| 6-46 | DS3649, DS3679 <br> Hex TRISTATE MOS Driver | $\bullet$ |  | - |  |  | $\bullet$ |
| 6-59 | DS3685 <br> Hex TRI-STATE Latch |  |  |  |  |  |  |
| 6-62 | DS36149, DS36179 <br> Hex MOS Driver | - |  | - |  |  | $\bullet$ |
| 6-66 | DS75325 <br> Memory Driver |  |  |  |  |  |  |
| 6-73 | DS75361 <br> Dual TTL-to-MOS Driver |  | - |  |  |  |  |
| 6-78 | DS75362 <br> Dual TTL-to-MOS Driver |  | - |  |  |  |  |
| 6-83 | DS75365 <br> Quad TTL-to-MOS Driver |  | $\bullet$ |  |  |  |  |
| 2-5 | DP8303, DP8304B, DP8307, DP8308 8-Bit Bidirectional Transceiver |  |  |  |  | - |  |
| 8-11 | DP8216, DP8226 <br> 4-Bit Bidirectional Transceiver |  |  |  |  | - |  |
| 2-89 | DS8T26, DS8T28 <br> Quad TRI-STATE Bus Driver |  |  |  |  | $\bullet$ |  |
| 8-4 | DP8212 <br> 8-Bit Input/Output Port |  |  |  |  | $\bullet$ |  |

## P-CHANNEL MOS INTERFACE CIRCUITS

| FUNCTION | CHARACTERISTICS | TEMPERATURE |  | PAGE NO. |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Clock Driver | Dual, 30V, Drive 1000 pF @ 1 MHz | DS0025C |  | 6.4 |
| Clock Driver | Dual, 20V, Drive 1000 pF @ 5 MHz | DS0026C | DS0026 | 6-7 |
| Clock Driver | Same as DS0026, May Use Pull-Up Resistor | DS0056C | DS0056 | 6.7 |
| Clock Driver | Same as DS0026, May Be Bootstrapped | DS3671 | DS1671 | 6.55 |
| Differential Sense Amplifier | Quad TRI-STATE $\pm 7 \mathrm{mV}$ Sensitivity | DS3651 | DS1651 | 6.49 |
| Differential Sense Amplifier | Quad Open-Collector $\pm 7 \mathrm{mV}$ Sensitivity | DS3653 | DS1653 | 6-49 |

[^35]
## DS0025C Two Phase MOS Clock Driver

## General Description

The DSO025C is a monolithic, low cost, two phase MOS clock driver that is designed to be driven by TTL line drivers or buffers such as the DS8830 or DM7440. Two input coupling capacitors are used to perform the level shift from TTL to MOS logic levels. Optimum performance in turn-off delay and fall time are obtained when the output pulse is logically controlled by the input. However, output pulse widths may be set by selection of the input capacitor eliminating the need for tight input pulse control.

## Features

- 8-lead TO-5 or 8-lead or 14-lead dual-in-line package
- High Output Voltage Swings-up to 30 V
- High Output Current Drive Capability-up to 1.5A
- Rep. Rate: 1.0 MHz into $>1000 \mathrm{pF}$
- Driven by DS8830, DM7440
- "Zero" Quiescent Power



## Absolute Maximum Ratings (Note 1)

| $\left(V^{+}-V\right)$ Voltage Differential | 30 V |
| :--- | ---: |
| Input Current | 100 mA |
| Peak Output Current | 1.5 A |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec ) | $300^{\circ} \mathrm{C}$ |


| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  |
| :--- | ---: |
| 8-Pin Cavity Package | 1150 mW |
| 14-Pin Cavity Package | 1410 mW |
| Molded Package | 1080 mW |
| Metal Can (TO-5) Package | 670 mW |
| *Derate 8 -pin cavity package $7.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate |  |
| 14-pin cavity package $9.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C} ;$ derate molded |  |
| package $8.7 \mathrm{~mW} /{ }^{\circ} \mathrm{Cabove} 25^{\circ} \mathrm{C}$; derate metal can (TO-5) pack- |  |
| age $4.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. |  |

Electrical Characteristics (Notes 2 and 3 ) See test circuit.

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {don }}$ | Turn-On Delay Time | $\mathrm{C}_{1 \mathrm{~N}}=0.001 \mu \mathrm{~F}, \mathrm{R}_{\text {IN }}=0 \Omega, \mathrm{C}_{\mathrm{L}}=0.001 \mu \mathrm{~F}$ |  |  | 15 | 30 | ns |
| $t_{\text {RISE }}$ | Rise Time | $\mathrm{C}_{1 N}=0.001 \mu \mathrm{~F}, \mathrm{R}_{1 N}=0$ ) ${ }^{\text {, }} \mathrm{C}_{\mathrm{L}}=0.001 \mu \mathrm{~F}$ |  |  | 25 | 50 | ns |
| $t_{\text {d OFF }}$ | Turn-Off Delay Time | $\mathrm{C}_{1 N}=0.001 \mu \mathrm{~F}, \mathrm{R}_{1 N}=0 \Omega, \mathrm{C}_{\mathrm{L}}=0.001 \mu \mathrm{~F}$ <br> (Note 4) |  |  | 30 | 60 | ns |
| $\mathrm{t}_{\text {FALL }}$ | Fall Time | $\begin{aligned} & \mathrm{C}_{\mathrm{IN}}=0.001 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{IN}}=0 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=0.001 \mu \mathrm{~F} \end{aligned}$ | (Note 4) | 60 | 90 | 120 | ns |
|  |  |  | (Note 5) | 100 | 150 | 250 | ns |
| PW | Pulse Width (50\% to 50\%) | $\begin{aligned} & \mathrm{C}_{1 \mathrm{~N}}=0.001 \mu \mathrm{~F}, \mathrm{R}_{1 \mathrm{~N}}=0 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=0.001 \mu \mathrm{~F}(\text { Note } 5) \end{aligned}$ |  |  | 500 |  | ns |
| $\mathrm{V}_{\mathrm{O}+}$ | Positive Output Voltage Swing | $V_{\text {IN }}=0 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-1 \mathrm{~mA}$ |  | $\mathrm{V}^{+}-1.0$ | $\mathrm{V}^{+}-0.7 \mathrm{~V}$ |  | V |
| $\mathrm{V}_{\mathrm{O}-}$ | Negative Output Voltage Swing | $I_{\mathrm{IN}}=10 \mathrm{~mA}, I_{\text {OUT }}=1 \mathrm{~mA}$ |  |  | $\mathrm{V}^{-}+0.7 \mathrm{~V}$ | $\mathrm{V}^{-}+1.5 \mathrm{~V}$ | V |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS0025C.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Parameter values apply for clock pulse width determined by input pulse width.
Note 5: Parameter values for input pulse width greater than output clock pulse width.

## Typical Performance



## Circuit Operation

Input current forced into the base of $Q_{1}$ through the coupling capacitor $\mathrm{C}_{\mathrm{IN}^{\prime}}$ causes $\mathrm{Q}_{1}$ to be driven into saturation, swinging the output to $\mathrm{V}^{-}+\mathrm{V}_{\mathrm{CE}}$ (sat) + $V_{\text {Diode }}$.

When the input current has decayed, or has been switched, such that $\mathrm{Q}_{1}$ turns off, $\mathrm{Q}_{2}$ receives base drive through $R_{2}$, turning $Q_{2}$ on. This supplies current to the load and the output swings positive to $V^{+}-V_{B E}$.
It may be noted that $\mathbf{Q}_{\mathbf{1}}$ must switch off before $\mathrm{Q}_{2}$ begins to supply current, hence high internal transients currents from $\mathrm{V}^{-}$to $\mathrm{V}^{+}$cannot occur.


FIGURE 1. DSOO25 Schematic (One-Half Circuit)

## Fan-Out Calculation

The drive capability of the DSOO25 is a function of system requirements, i.e. speed, ambient temperature, voltage swing, drive circuitry, and stray wiring capacity.

The following equations cover the necessary cal-

## Example Calculation

How many MM506 shift registers can be driven by a DSO025CN driver at 1 MHz using a clock pulse width of 200 ns , rise time $30-50 \mathrm{~ns}$ and 16 V amplitude over the temperature range $0-70^{\circ} \mathrm{C}$ ?

## Power Dissipation:

At $70^{\circ} \mathrm{C}$ the DSOO25CN can dissipate 870 mW when soldered into printed circuit board.

Transient Peak Current Limitation:
From equation (1), it can be seen that at 16 V and 30 ns, the maximum load that can be driven is limited to 2800 pF .

Average Internal Power:
Equation (3), gives an average power of 50 mW at 16 V and a $20 \%$ duty cycle.
culations to enable the fan-out to be calculated for any system condition.

## Transient Current

The maximum peak output current of the DS0025 is given as 1.5 A . Average transient current required from the driver can be calculated from:

$$
\begin{equation*}
I=\frac{C_{L}\left(V^{+}-V^{-}\right)}{t_{r}} \tag{1}
\end{equation*}
$$

Typical rise times into 1000 pF load is 25 ns For $\mathrm{V}^{+}-\mathrm{V}^{-}=20 \mathrm{~V}, \mathrm{I}=0.8 \mathrm{~A}$.

## Transient Output Power

The average transient power ( $\mathrm{P}_{\mathrm{ac}}$ ) dissipated, is equal to the energy needed to charge and discharge the output capacitive load $\left(C_{L}\right)$ multiplied by the frequency of operation (f).

$$
\begin{equation*}
P_{A C}=C_{L} \times\left(V^{+}-V^{-}\right)^{2} \times f \tag{2}
\end{equation*}
$$

For $\mathrm{V}^{+}-\mathrm{V}^{-}=20 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}, \mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$, $P_{A C}=400 \mathrm{~mW}$.

## Internal Power

" 0 " State $\quad$ Negligible ( $<3 \mathrm{~mW}$ )
" 1 " State

$$
\begin{align*}
P_{\text {int }} & =\frac{\left(V^{+}-V^{-}\right)^{2}}{R_{2}} \times \text { Duty Cycle }  \tag{3}\\
& =80 \mathrm{~mW} \text { for } \mathrm{V}^{+}-V^{-}=20 \mathrm{~V}, \mathrm{DC}=20 \%
\end{align*}
$$

## Package Power Dissipation

Total average power = transient output power + internal power

For one-half of the DSOO25C, $870 \mathrm{~mW} \div 2$ can be dissipated.
$435 \mathrm{~mW}=50 \mathrm{~mW}+$ transient output power
$385 \mathrm{~mW}=$ transient output power

Using equation (2) at $16 \mathrm{~V}, 1 \mathrm{MHz}$ and 350 mW , each half of the DSOO25CN can drive a 1367 pF load. This is less than the load imposed by the transient current limitation of equation (1) and so a maximum load of 1367 pF would prevail.

From the data sheet for the MM506, the average clock pulse load is 80 pF . Therefore the number of devices driven is $1367 / 80$ or 17 registers.

## General Description

DS0026/DS0056 are low cost monolithic high speed two phase MOS clock drivers and interface circuits. Unique circuit design provides both very high speed operation and the ability to drive large capacitive loads. The device accepts standard TTL outputs and converts them to MOS logic levels. They may be driven from standard $54 / 74$ series and $54 \mathrm{~S} / 74 \mathrm{~S}$ series gates and flip-flops or from drivers such as the DS8830 or DM7440. The DSOO26 and DSOO56 are intended for applications in which the output pulse width is logically controlled; i.e., the output pulse width is equal to the input pulse width.

The DS0026/DS0056 are designed to fulfill a wide variety of MOS interface requirements. As a MOS clock driver for long silicon-gate shift registers, a single device can drive over 10 k bits at 5 MHz . Six devices provide input address and precharge drive for a 8 k by 16 -bit 1103 RAM memory system. Information on the correct usage of the DSOO26 in these as well as other systems is included in the application note AN-76.

The DSOO26 and DSOO56 are identical except each driver in the DS0056 is provided with a $\mathrm{V}_{\mathrm{BB}}$ connection to supply a higher voltage to the output stage. This aids
in pulling up the output when it is in the high state. An external resistor tied between these extra pins and a supply higher than $\mathrm{V}^{+}$will cause the output to pull up to $\left(\mathrm{V}^{+}-0.1 \mathrm{~V}\right)$ in the off state.

For DS0056 applications, it is required that an external resistor be used to prevent damage to the device when the driver switches low. A typical $V_{B B}$ connection is shown on the next page.

These devices are available in 8 -lead TO-5, one watt copper lead frame 8 -pin mini-DIP, and one and a half watt ceramic DIP, and TO-8 packages.

## Features

- Fast rise and fall times-20 ns with 1000 pF load
- High output swing-20V
- High output current drive $- \pm 1.5 \mathrm{amps}$
- TTL compatible inputs
- High rep rate-5 to 10 MHz depending on power dissipation
- Low power consumption in MOS " 0 " state-2 mW
- Drives to 0.4 V of GND for RAM address drive

Connection Diagrams (Top Views)


Note. Pin 4 connected to case
Order Number DS0026H or DS0026CH
See NS Package H08C


Order Number DS0026CJ-8,
DS0026CN or DS0026J.8
See NS Package J08A or N08A


Order Number DS0026G or DS0026CG See NS Package G12C


Order Number DS0026」 or DS0026CJ See NS Package J14A


Note: Pin 4 connected to case.
Order Number DS0056H or DS0056CH
See NS Package H08C

Dual-In-Line Package


Order Number DS0056J.8, DS0056CJ. 8 or DS0056CN
See NS Package J08A or N08A

Dual-In-Line Package


Order Number DS0056J or DS0056CJ
See NS Package J14A

Absolute Maximum Ratings ( Note 1)
$\begin{array}{lr}\mathrm{V}^{+}-\mathrm{V}^{-} \text {Differential Voltage } & 22 \mathrm{~V} \\ \text { Input Current } & 100 \mathrm{~mA} \\ \text { Input Voltage (V }{ }_{\mathrm{IN}}-\mathrm{V}^{-} \text {) } & 5.5 \mathrm{~V} \\ \text { Peak Output Current } & 1.5 \mathrm{~A} \\ \text { Maximum Power Dissipation* }{ }^{*} \text { at } 25^{\circ} \mathrm{C} & \\ \quad \text { Cavity Package (8-Pin) } & 1150 \mathrm{~mW} \\ \text { Cavity Package (14-Pin) } & 1380 \mathrm{~mW} \\ \text { Molded Package } & 1040 \mathrm{~mW} \\ \text { Metal Can (TO-5) Package } & 660 \mathrm{~mW}\end{array}$

Operating Temperature Range
DS0026, DS0056
DS0026C, DS0056C
Storage Temperature Range
*Derate 8 -pin cavity package $7.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate 14 -pin cavity package $9.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $8.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate metal can (TO-5) package $4.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

Electrical Characteristics (Notes 2 and 3 )

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 H}$ | Logic "1" Input Voltage | $\mathrm{V}^{-}=0 \mathrm{~V}$ |  | 2 | 1.5 |  | $V$ |
| $\mathrm{I}_{\mathrm{IH}}$ | Logic " 1 " Input Current | $\mathrm{V}_{\text {IN }}-\mathrm{V}^{-}=2.4 \mathrm{~V}$ |  |  | 10 | 15 | mA |
| $\mathrm{V}_{\text {IL }}$ | Logic " 0 " Input Voltage | $\mathrm{V}^{-}=0 \mathrm{~V}$ |  |  | 0.6 | 0.4 | V |
| $I_{\text {IL }}$ | Logic " 0 " Input Current | $V_{\text {IN }}-V^{-}=0 \mathrm{~V}$ |  |  | -3 | -10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OL }}$ | Logic "1" Output Voltage | $\mathrm{V}_{\text {IN }}-\mathrm{V}^{-}=2.4 \mathrm{~V}$ |  |  | $\mathrm{V}^{-}+0.7$ | $\mathrm{V}^{-}+1.0$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Logic "0' Output Voltage | $\mathrm{V}_{\mathrm{IN}}-\mathrm{V}^{-}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}} \geq \mathrm{V}^{+}+1.0 \mathrm{~V}$ | DS0026 | $\mathrm{V}^{+}-1.0$ | $\mathrm{V}^{+}-0.7$ |  | V |
|  |  |  | DS0056 | $\mathrm{V}^{+}-0.3$ | $\mathrm{V}^{+}-0.1$ |  | V |
| ICC(ON) | "ON" Supply Current (one side on) | $\mathrm{V}^{+}-\mathrm{V}^{-}=20 \mathrm{~V} \quad \mathrm{~V}_{\mathrm{IN}}-\mathrm{V}^{-}=2.4 \mathrm{~V}$ <br> (Note 6) | DS0026 |  | 30 | 40 | mA |
|  |  |  | DS0056 |  | 12 | 30 | mA |
| ICC(OFF) | "OFF" Supply Current | $\begin{aligned} & \mathrm{V}^{+}-\mathrm{V}^{-}=20 \mathrm{~V} \\ & \mathrm{~V}_{\text {IN }}-\mathrm{V}^{-}=0 \mathrm{~V} \end{aligned}$ | $70^{\circ} \mathrm{C}$ |  | 10 | 100 | $\mu \mathrm{A}$ |
|  |  |  | $125^{\circ} \mathrm{C}$ |  | 10 | 500 | $\mu \mathrm{A}$ |

Switching Characteristics $\left(T_{A}=25^{\circ} \mathrm{C}\right)$ (Notes 5 and 7 )

| . | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{ON}}$ | Turn-on Delay | (Figure 1) |  | 5 | 7.5 | 12 | ns |
|  |  | (Figure 2) |  |  | 11 |  | ns |
| $\mathrm{t}_{\text {OFF }}$ | Turn-off Delay | (Figure 1) |  |  | 12 | 15 | ns |
|  |  | (Figure 2) |  |  | 13 |  | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Rise Time | (Figure 1), <br> (Note 5) | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 15 | 18 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ |  | 20 | 35 | ns |
|  |  | (Figure 2), <br> (Note 5) | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 30 | 40 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ |  | 36 | 50 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Fall Time | (Figure 1), (Note 5) | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 12 | 16 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$. |  | 17 | 25 | ns |
|  |  | (Figure 2), (Note 5) | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 28 | 35 | ns |
|  |  |  | $\mathrm{C}_{L}=1000 \mathrm{pF}$ |  | 31 | 40 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: These specifications apply for $\mathrm{V}^{+}-\mathrm{V}^{-}=10 \mathrm{~V}$ to $20 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$, over the temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for the DS 0026 , DS0056 and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ for the DS0026C, DS0056C.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or $\min$ on absolute value basis.
Note 4: All typical values for the $T_{A}=25^{\circ} \mathrm{C}$.
Note 5: Rise and fall time are given for MOS logic levels; i.e., rise time is transition from logic " 0 " to logic " 1 " which is voltage fall.
Note 6: ${ }^{B} B$ for DS0056 is approximately $\left(V_{B B}-V^{-}\right) / 1 \mathrm{k} \Omega$ (for one side) when output is low.
Note 7: The high current transient (as high as 1.5A) through the resistance of the external interconnecting $\mathrm{V}^{-}$lead during the output transition from the high state to the low state can appear as negative feedback to the input. If the external interconnecting lead from the driving circuit to $\mathrm{V}^{-}$is electrically long, or has significant dc resistance, it can subtract from the switching response.

## Typical Performance Characteristics




Rise Time vs Load
Capacitance



Turn-On and Turn-Off Delay vs Temperature


Fall Time vs Load Capacitance


DC Power ( $P_{D C}$ ) vs Duty Cycle




1/2 DS0056

## AC Test Circuits and Switching Time Waveforms


figure 1.

figure 2.

## Typical Applications

AC Coupled MOS Clock Driver


DC Coupled RAM Memory Address or Precharge Driver (Positive Supply Only)


## Application Hints

## DRIVING THE MM5262 WITH THE DS0056 CLOCK DRIVER

The clock signals for the MM5262 have three requirements which have the potential of generating problems for the user. These requirements, high speed, large voltage swing and large capacitive loads, combine to provide ample opportunity for inductive ringing on clock lines, coupling clock signals to other clocks and/or inputs and outputs and generating noise on the power supplies. All of these problems have the potential of causing the memory system to malfunction. Recognizing the source and potential of these problems early in the design of a memory system is the most critical step. The object here is to point out the source of these problems and give a quantitative feel for their magnitude.

Line ringing comes from the fact that at a high enough frequency any line must be considered as a transmission line with distributed inductance and capacitance. To see how much ringing can be tolerated we must examine the clock voltage specification. Figure 6 shows the clock


FIGURE 6. Clock Waveform
specification, in diagram form, with idealized ringing sketched in. The ringing of the clock about the $\mathrm{V}_{\mathrm{SS}}$ level is particularly critical. If the $\mathrm{V}_{\mathrm{SS}}-1 \mathrm{~V}_{\mathrm{OH}}$ is not maintained, at all times, the information stored in the memory could be altered. Referring to Figure 1, if the threshold voltage of a transistor were -1.3 V , the clock going to $\mathrm{V}_{\mathrm{SS}}-1$ would mean that all the devices, whose gates are tied to that clock, would be only 300 mV from turning on. The internal circuitry needs this noise margin and from the functional description of the RAM it is easy to see that turning a clock on at the wrong time can have disastrous results.

Controlling the clock ringing is particulary difficult because of the relative magnitude of the allowable ringing, compared to the magnitude of the transition. In this case it is 1 V out of 20 V or only $5 \%$. Ringing can be controlled by damping the clock driver and minimizing the line inductance.

Damping the clock driver by placing a resistance in series with its output is effective, but there is a limit since it also slows down the rise and fall time of the clock signal. Because the typical clock driver can be much faster than the worst case driver, the damping resistor serves the useful function of limiting the minimum rise and fall time. This is very important because the faster the rise and fall times, the worse the ringing problem becomes. The size of the damping resistor varies because it is dependent on the details of the actual application. It must be determined empirically. In practice a resistance of 10 ohms to 20 ohms is usually optimum.

Limiting the inductance of the clock lines can be accomplished by minimizing their length and by laying out the lines such that the return current is closely coupled to the clock lines. When minimizing the length of clock lines it is important to minimize the distance from the clock driver output to the furthest point being driven. Because of this, memory boards are usually designed with clock drivers in the center of the memory array, rather than on one side, reducing the maximum distance by a factor of 2 .

Using multilayer printed circuit boards with clock lines sandwiched between the $V_{D D}$ and $V_{S S}$ power plains minimizes the inductance of the clock lines. It also serves the function of preventing the clocks from coupling noise into input and output lines. Unfortunately multilayer printed circuit boards are more expensive than two sided boards. The user must make the decision as to the necessity of multilayer boards. Suffice it to say here, that reliable memory boards can be designed using two sided printed circuit boards.

The recommended clock driver for use with the MM4262/ MM5262 is the DSO056/DSO056C dual clock driver. This device is designed specifically for use with dynamic circuits using a substrate, $\mathrm{V}_{\mathrm{BB}}$, supply. Typically it will drive a 1000 pF load with 20 ns rise and fall times. Figure 7 shows a schematic of a single driver.


FIGURE 7. Schemațic of $\mathbf{1 / 2}$ DS0056
In the case of the MM5262, $\cdot V^{+}$is a +5 V and $V_{B B}$ is +8.5 V . $\mathrm{V}_{\mathrm{BB}}$ should be connected to the $\mathrm{V}_{\mathrm{BB}}$ pin shown in Figure 7 through a $1 \mathrm{k} \Omega$ resistor. This allows transistor Q4 to saturate, pulling the output to within a $\mathrm{V}_{\mathrm{CE}(\mathrm{SAT})}$ of the $\mathrm{V}^{+}$supply. This is critical because as was shown before, the $V_{\text {SS }}-1.0 \mathrm{~V}$ clock level must not be exceeded at any time. Without the $\mathrm{V}_{\mathrm{BB}}$ pull up on the base of Q 4 the output at best will be 0.6 V below the $\mathrm{V}^{+}$supply and can be 1 V below the $\mathrm{V}^{+}$supply reducing the noise margin or this line to zero.

Because of the amount of current that the clock driver must supply to its capacitive load, the distribution of power to the clock driver must be considered. Figure 8 gives the idealized voltage and current waveforms for a clock driver driving a 1000 pF capacitor with 20 ns rise and fall time.



FIGURE 8. Clock Waveforms (Voltage and Current)

As can be seen the current is significant. This current flows in the $V_{D D}$ and $V_{S S}$ power lines. Any significant inductance in the lines will produce large voltage transients on the power supplies, A bypass capacitor, as close as possible to the clock driver, is helpful in minimizing this problem. This bypass is most effective when connected between the $\mathrm{V}_{S S}$ and $\mathrm{V}_{D D}$ supplies. A bypass capacitor for each DSOO56 is recommended. The size of the bypass capacitor depends on the amount of capacitance being driven. Using a low inductance capacitor, such as a ceramic or silver mica, is most effective. Another helpful technique is to run the $V_{D D}$ and $V_{S S}$ lines, to the clock driver, adjacent to each other. This tends to reduce the lines inductance and therefore the magnitude of the voltage transients.

While discussing the clock driver, it should be pointed out that the DSOO56 is a relatively low input impedance device. It is possible to couple current noise into the input without. seeing a significant voltage. Since this noise is difficult to detect with an oscilloscope it is often overlooked.

Lastly, the clock lines must be considered as noise generators. Figure 9 shows a clock coupled through a parasitic coupling capacitor, $C_{C}$, to eight data input lines being driven by a 7404. A parasitic lumped line
inductance, L , is also shown. Let us assume, for the sake of argument, that $C_{C}$ is 1 pF and that the rise time of the clock is high enough to completely isolate the clock tranisent from the 7404 because of the inductance, $L$.


FIGURE 9. Clock Coupling

With a clock transition of 20 V the magnitude of the voltage generated across $C_{L}$ is:
$\mathrm{V}=20 \mathrm{~V} \times \frac{\mathrm{C}_{\mathrm{C}}}{\mathrm{C}_{\mathrm{L}}+\mathrm{C}_{\mathrm{C}}}=20 \mathrm{~V} \times\left(\frac{1}{56+1}\right)=0.35 \mathrm{~V}$
This has been a hypothetical example to emphasize that with 20 V low rise/fall time transitions, parasitic elements can not be neglected. In this example, 1 pF of parasitic capacitance could cause system malfunction, because a 7404 without a pull up resistor has typically only 0.3 V of noise margin in the " 1 " state at $25^{\circ} \mathrm{C}$. Of course it is stretching things to assume that the inductance, L, completely isolates the clock transient from the 7404. However, it does point out the need to minimize inductance in input/output as well as clock lines.

The output is current, so it is more meaningful to examine the current that is coupled through a 1 pF parasitic capacitance. The current would be:
$I=C_{C} \times \frac{\Delta V}{\Delta t}=\frac{1 \times 10^{-12} \times 20}{20 \times 10^{-9}}=1 \mathrm{~mA}$
This exceeds the total output current swing so it is obviously significant.

Clock coupling to inputs and outputs can be minimized by using multilayer printed circuit boards, as mentioned previously, physically isolating clock lines and/or running clock lines at right angles to input/output lines. All of these techniques tend to minimize parasitic coupling capacitance from the clocks to the signals in question.

In considering clock coupling it is also important to have a detailed knowledge of the functional characteristics of the device being used. As an example, for the MM5262, coupling noise from the $\phi 2$ clock to the address lines is of no particular consequence. On the other hand the address inputs will be sensitive to noise coupled from $\phi 1$ clock.

## DS3245 Quad MOS Clock Driver

## General Description

The DS3245 is a quad bipolar-to-MOS clock driver with TTL compatible inputs. It is designed to provide high output current and voltage capabilities necessary for optimum driving of high capacitance N -channel MOS memory systems.

Only 2 supplies, $5 \mathrm{~V}_{\mathrm{DC}}$ and $12 \mathrm{~V}_{\mathrm{DC}}$, are required without compromising the usual high $\mathrm{VOH}_{\mathrm{OH}}$ specification obtained by circuits using a third supply.

The device features 2 common enable inputs, a refresh input, and a clock control input for simplified system designs. The circuit was designed for driving highly capacitive loads at high speeds and uses Schottkyclamped transistors. PNP transistors are used on all inputs, thereby minimizing input loading.

## Features

- TTL compatible inputs
- Operates from 2 standard supplies: 5 VDC, 12 VDC
- Internal bootstrap circuit eliminates need for external PNP's
- PNP inputs minimize loading
- High voltage/current outputs
- Input and output clamping diodes
- Control logic optimized for use with MOS memory systems
- Pin and function equivalent to Intel 3245


## Logic and Connection Diagrams



Dual-In-Line Package


TOP VIEW
Order Number DS3245J or DS3245N See NS Package J16A or N16A

| Absolute Maximum Ratings (Note 1) |  |
| :--- | ---: |
| Temperature Under Bias | $-10^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Supply Voltage, VCC | -0.5 to +7 V |
| Supply Voltage, VDD | -0.5 to +14 V |
| All Input Voltages | -1.0 to $\mathrm{V}_{\mathrm{DD}}$ |
| Outputs for Clock Driver | -1.0 to $\mathrm{V}_{\mathrm{DD}}+1 \mathrm{~V}$ |
| Maximum Power Dissipation ${ }^{*}$ at $25^{\circ} \mathrm{C}$ |  |
| $\quad$ |  |
| $\quad$ Cavity Package | 1509 mW |
| Molded Package | 1476 mW |

*Derate cavity package $10.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $11.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

Electrical Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 5 \%$

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IFD | Select Input Load Current | $V_{F}=0.45 \mathrm{~V}$ |  |  | -0.25 | mA |
| IFE | Enable Input Load Current | $V_{F}=0.45 \mathrm{~V}$ |  |  | -1.0 | mA |
| IRD | Select Input Leakage Current | $\mathrm{V}_{\mathrm{R}}=5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| IRE | Enable Input Leakage Current | $\mathrm{V}_{\mathrm{R}}=5 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
| $\mathrm{VOL}^{\text {O }}$ | Output Low Voltage | $\mathrm{IOL}=5 \mathrm{~mA}, \mathrm{~V}_{1 H}=2 \mathrm{~V}$ |  |  | 0.45 | V |
|  |  | $\mathrm{IOL}=-5 \mathrm{~mA}$ | -1.0 |  |  | V |
| VOH | Output High Voltage | $1 \mathrm{OH}=-1 \mathrm{~mA}, \mathrm{~V}_{\text {IL }}=0.8 \mathrm{~V}$ | $V_{D D}-0.50$ | 1 |  | V |
|  |  | $1 \mathrm{OH}=5 \mathrm{~mA}$ |  |  | $V_{D D}+1.0$ | V |
| VIL | Input Low Voltage, All Inputs |  |  |  | 0.8 | V |
| VIH | Input High Voltage, All Inputs |  | 2 |  |  | V |
| $V_{\text {CLAMP }}$ | Input Clamp Voltage | $V_{C C}=\operatorname{Min}, I^{\prime} N=-12 \mathrm{~mA}$ |  | $-1.0$ | -1.5 | V |

## Power Supply Current Drain

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Current from $V_{C C}$ Output in High State | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V}, \\ & V_{D D}=12.6 \mathrm{~V} \end{aligned}$ |  | 26 | 34 | mA |
| IDD | Current from VDD Output in High State | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V}, \\ & V_{D D}=12.6 \mathrm{~V} \end{aligned}$ |  | 23 | 30 | mA |
| Icc | Current from $\mathrm{V}_{\mathrm{CC}}$ Output in Low State | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V}, \\ & V_{D D}=12.6 \mathrm{~V} \end{aligned}$ |  | 29 | 39 | mA |
| IDD | Current from VDD Output in Low State | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V}, \\ & V_{D D}=12.6 \mathrm{~V} \end{aligned}$ |  | 13 | 19 | mA |

Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Switching Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5 \mathrm{~V} \pm 5 \%, V_{D D}=12 \mathrm{~V} \pm 5 \%$

| PARAMETER |  | CONDITIONS | MIN (Note 3) | $\begin{gathered} \text { TYP } \\ \text { (Notes 4, 6) } \end{gathered}$ | MAX <br> (Note 5) | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| t-+ | Input to Output Delay | RSERIES $=0$ | 5 | 11 |  | ns |
| tDR | Delay Plus Rise Time | RSERIES $=0$ |  | 20 | 32 | ns |
| t+- | Input to Output Delay | RSERIES $=0$ | 3 | 7 |  | ns |
| tDF | Delay Plus Fall Time | RSERIES $=0$ |  | 18 | 32 | ns |
| t | Output Transition Time | RSERIES $=20 \Omega$ | 10 | 17 | 25 | ns |
| tDR | Delay Plus Rise Time | RSERIES $=20 \Omega$ |  | 27 | 38 | ns |
| tDF | Delay Plus Fall Time | RSERIES $=20 \Omega$ |  | 25 | 38 | ns |

Capacitance $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Note 7 )

| PARAMETER | CONDITIONS | MIN | TYP | MAAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}} \quad$ Input Capacitance, $\overline{I_{1}}, \overline{I_{2}}, \overline{T_{3}}, \overline{I_{4}}$ |  |  | 5 | 8 | pF |
| $\mathrm{C}_{\mathrm{IN}} \quad$ Input Capacitance, $\overline{\mathrm{R}}, \overline{\mathrm{C}}, \overline{\mathrm{E}} 1, \overline{\mathrm{E}} 2$ |  |  | 8 | 12 | pF |

Note 3: $C_{L}=150 \mathrm{pF}$
Note 4: $C_{L}=200 \mathrm{pF}$. These values represent a range of total stray plus clock capacitance for nine 4k RAMs.
Note 5: $C_{L}=250 \mathrm{pF}$
Note 6: Typical values are measured at $25^{\circ} \mathrm{C}$.
Note 7: This parameter is periodically sampled and is not $100 \%$ tested. Condition of measurement is $f=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{BI}} \mathrm{AS}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## AC Test Circuit and Switching Time Waveforms



Input pulse amplitudes: 3V
Input pulse rise and fall times:
5 ns between 1 V and 2 V
Measurement points: see waveforms


The DS1617 and the DS3617 are bubble memory sense amplifiers that convert low level signals from magneto-resistive detectors of the bubble memory info TTL compatible output levels. Internal functions consist of an input bias circuit, an internally AC coupled amplifier, a high speed precision comparator, two flip-flops, a TRI-STATE ${ }^{\text {dip }}$ output stage and a power fail detector.

TTL compatible control inputs allow either average-topeak or the conventional clamp and strobe (peak-to-peak) sensing of the input signal. The threshold voltage and the input bias voltage are externally adjustable allowing compatibility with different types of bubble memories.
Although specifically designed for bubble memory interfacing, they are easily adaptable for any application requiring detection of mV level signals in the 25 kHz to 4 MHz range. Typical application areas include fiber optic receivers, plated wire memory sense amplifiers and pulse discriminators.

## Features

- Single 12 V or $12 \mathrm{~V} / 5 \mathrm{~V}$ operation
- On-chip adjustable detector bias circuit
- Choice of average-to-peak or clamp and strobe sensing
- Guaranteed tight threshold limits over the specified temperature and supply voltage range
- Threshold externally adjustable over 0 mV to 20 mV range (typical)
- On-chip reference for a 3.2 mV threshold (typical)
- TRI-STATE output
- No offset nulling requirement due to on-chip AC coupling at the input
- Power fail detector with adjustable trip level senses both supplies
- Compatible with a wide range of bubble memories
- Standard 16-pin dual-in-line package


## Block Diagram



TRI-STATE ${ }^{\text {© }}$ is a registered trademark of National Semiconductor Corp.

## Connection Diagram



## ANALOG INPUTS

Differential Analog Inputs ( $\mathbf{I N}^{+}$and $\mathbf{I N}^{-}$): These are high impedance inputs for bubble memory detectors. They also provide the bias current to the detectors at a constant DC voltage. The sense-amp threshold is positive with respect to the $\mathrm{IN}^{+}$input.

Bias Voltage Input ( $\mathbf{V}_{\mathbf{B}}$ ): When an external DC voltage (between 4 V and 8 V ) is applied to this input, the internal error amplifier will adjust the bias current sources to maintain the average common-mode voltage of $\mathrm{IN}^{+}$and $\mathrm{IN}^{-}$inputs at this value. This input can be connected to $V_{D D}$ to obtain an internally set bias voltage of 7 V typical. This voltage is derived on-chip from a resistor divider connected across the $V_{D D}$ supply.
Threshold Adjust Input $\left(\mathrm{V}_{\mathrm{T}}\right)$ : An externally applied DC voltage in the range of 0 V to 10 V at this input will set the threshold of the sense-amplifier in the 0 mV to 20 mV range. The threshold is linearly related to this voltage.

Power Fail Adjust Input (PFA): The trip voltage of 5 V and 12 V supplies can be set to a fraction of their nominal values by applying an external reference voltage to this input (see graph). When precise power fail detection is not required this input may be grounded to obtain a trip voltage between $35 \%$ and $65 \%$ of the nominal supply levels (i.e., 5 V and 12 V ).

## ANALOG OUTPUTS

Buffered Bubble Signal Output (BUF+): This is the preamplifier output which is in phase with the $\mathrm{IN}^{+}$input.

It provides an amplified version of the input differential signal (X25) at a low impedance for monitoring purposes.

Internal Reference for $\mathbf{V}_{\mathbf{T}}\left(\mathbf{V}_{\mathbf{R E F}}\right)$ : This output, when connected to $V_{T}$ input, provides a threshold of 3.2 mV typical. This voltage is derived on the chip from a potential divider connected across the $V_{D D}$ supply. When $V_{B}$ is also derived in the same fashion, the threshold will track the amplitude variations of the bubble signal resulting from the $V_{D D}$ supply variations.

## DIGITAL INPUTS

Unclamp Input (UC): A logic low level on this input causes clamping of the differential inputs of the comparator to a common voltage. When a logic high level is applied, the inputs are unclamped within a few nanoseconds ( 5 ns typ). The capacitive coupling of the preamplifier outputs to the inputs of the comparator enables referencing of the threshold to any point on the input waveform by using this input. This pin is shorted to $V_{C C}$ or $V_{D D}$ when the average-to-peak sensing method is used.

Strobe Input (ST): A high-to-low transition of this input causes the transfer of data from an internal latch to the output flip-flop. As long as this input is low the internal latch cannot be set by the comparator. For clamp and strobe sensing, this input can be tied to the unclamp input and used as a single UC/ST control line.
Output Disable (OD): A logic high level at this input causes the data output to go into the high impedance state (TRI-STATE).
Standby Input (SB): When the sense-amp is not in use this input can be used to reduce power consumption. A logic high level applied to this input puts the sense-amp in standby mode and TRI-STATEs the data output pin. The power fail detector circuit is not affected by this input.

## DIGITAL OUTPUTS

Data Output (OUT): This output is high for signals crossing the threshold and low for those below the threshold. The data on this pin is valid a short time after the negative transition of the strobe signal and will remain valid until the next negative transition of the strobe signal.

Power Fail Detect Output (NPF): This output goes low when either one or both of the supplies fall below the trip voltage. It will remain low until both of the supplies fall below a minimum level which is 4 V for $\mathrm{V}_{D D}$ and 2.8 V for $\mathrm{V}_{\mathrm{CC}}$. It is an open collector output with an internal pull-up of $5 \mathrm{k} \Omega$ (typical). The circuit is insensitive to transients on the supplies and will typically reject a 500 ns pulse that goes 1 V below the trip voltage.

## POWER SUPPLIES

Analog Supply ( $\mathrm{V}_{\mathrm{DD}}$ ): 12V.
Digital Supply ( $\mathrm{V}_{\mathrm{cc}}$ ): 5 V to 12 V . This supply is internally regulated to 4.5 V and hence can be tied to $\mathrm{V}_{D D}$ for single supply operation, but a standard 5 V logic supply reduces power consumption and also permits power fail detection of the 5 V supply.

Absolute Maximum Ratings (Note 1)
Supply Voltages (VDD, $V_{C C}$ ) 14V
Input Voltages
Sense Inputs $\left(1 N^{+}, I N^{-}\right.$)
$V_{T}$ Input
$V_{\text {BIAS }}$ Input ( $V_{B}$ )
Control Inputs (UN, ST, OD, SB)
PFA Input
Output Voltage
Storage Temperature
Maximum Power Dissipation ${ }^{*}$ at $25^{\circ} \mathrm{C}$
Cavity Package
Molded Package
Lead Temperature (Soldering, 10 seconds)

* Derate cavity package $10.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded pack. age $13.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

|  | Min | Max | Units |
| :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ Supply Voltage |  |  |  |
| DS1617 | 10.8 | 13.2 | V |
| DS3617 | 11.4 | 12.6 | V |
| $V_{\text {CC }}$ Supply Voltage |  |  |  |
| DS1617 | 4.5 | 13.2 | V |
| DS3617 | 4.75 | 12.6 | V |
| Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| DS1617 | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |
| DS3617 | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| PFA Input Voitage | 0 | 1.5 | V |
| $\mathrm{V}_{\mathrm{BI}} \mathrm{AS}$ Input Voltage ( $\mathrm{V}_{\mathrm{B}}$ ) | 0 | 13.2 | V |
| $V_{T}$ Input Voltage ( $V_{T}$ ) <br> (Threshold Adjust) | $-0.25$ | 10 | V |
| Sense Input Common-Mode Voltage ( $\mathrm{V}_{\mathrm{CM}}$ ) | 4 | 8 | V |
| Input Bias Current ( ${ }^{( } \mathrm{B}$ ) (Into $\mathrm{IN}^{+}$and $\mathrm{IN}^{-}$Inputs) | 0.1 | 10 | mA |

DC Electrical Characteristics (Notes 2 and 3)

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |

## ANALOG INPUTS AND OUTPUTS

| $V_{I B}$ | Input Bias Voltage (at $\mathbb{N N}^{+}$and $\mathbb{I N}^{-}$Inputs) |  | Internal (Note 4) | $\mathrm{I}_{\mathrm{B}}$ in mA | Typ -0.15 | $\begin{gathered} 0.588 V_{D D}+ \\ 0.01 I_{B} \end{gathered}$ | Typ + 0.15 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | External (Note 5) | $\mathrm{I}_{\mathrm{B}}$ in mA | Typ -0.1 | $\mathrm{V}_{B}+0.01 \mathrm{I}_{\mathrm{B}}$ | Typ +0.1 |  |
| $\Delta \mathrm{V}_{\text {IB (temp) }}$ | Input Bias Voltage <br> Variation with Temperature ( $\mathbb{N N}^{+}$and $\mathbb{N N}^{-}$Inputs) |  | $\mathrm{I}_{\mathrm{B}}=5 \mathrm{~mA}$ |  |  |  |  |  |
|  |  |  | $-55^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<125^{\circ} \mathrm{C}$ (DS1617) |  |  | $\pm 10$ |  | mV |
|  |  |  | $0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<70^{\circ} \mathrm{C}$ (DS3617) |  |  | $\pm 5$ |  | mV |
| IVT | Input Current for $\mathrm{V}_{T}$ Input |  | $\mathrm{V}_{T}=0 \mathrm{~V}$ to 5 V |  |  | -1 | $-10$ | $\mu \mathrm{A}$ |
| IVB | Input Current for $\mathrm{V}_{\mathrm{B}}$ Input |  | $\mathrm{V}_{\mathrm{B}}=4 \mathrm{~V}$ to 8 V |  |  | -2 | - 10 | $\mu \mathrm{A}$ |
| $V_{\text {REF }}$ | Internal Reference Voltage |  |  |  | 0.98 Typ | $0.125 \mathrm{~V}_{\text {DD }}$ | 1.02 Typ | V |
| $\Delta V_{\mathrm{TP} \text { (temp) }}$ Temperature Variation of $\left(V_{C C}, V_{D D}\right)$ Power Fail Threshold |  |  | Set by VPFA (See Graphs) |  |  |  |  |  |
|  |  |  | $-55^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<125^{\circ} \mathrm{C}$ (DS1617) |  |  | $\pm 0.6$ |  | \% |
|  |  |  | $0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<70^{\circ} \mathrm{C}$ (DS3617) |  |  | $\pm 0.2$ |  | \% |
| DIGITAL OUTPUTS (OUT, NPF) |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | OUT | $\begin{aligned} & \mathrm{OD}=0.8 \mathrm{~V}, \mathrm{SB}=0.8 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \end{aligned}$ |  | 2.4 | 2.8 |  | V |
|  |  | NPF | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | 2.4 | 3.8 |  |  |
| $\mathrm{V}_{\text {OL }}$ | Logical "0" Output Voltage | OUT | $\mathrm{OD}=0.8 \mathrm{~V}, \mathrm{SB}=0.8 \mathrm{~V}, \mathrm{l}_{\mathrm{OL}}=10 \mathrm{~mA}$ |  |  | 0.4 | 0.5 |  |
|  |  | NPF | $\begin{aligned} & V_{C C}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{PFA}}=1.5 \mathrm{~V}, \\ & \mathrm{l}_{\mathrm{LL}}=5 \mathrm{~mA} \end{aligned}$ |  |  | 0.35 | 0.5 | V |
| los | Output Short Circuit Current |  | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{~V}_{C C}=\mathrm{V}_{\mathrm{OD}}=\mathrm{Max}$ |  |  |  |  |  |
|  |  | OUT | $\mathrm{OD}=0.8 \mathrm{~V}, \mathrm{SB}=0.8 \mathrm{~V}$ |  | -10 | -20 | -50 | mA |
|  |  | NPF | $\mathrm{V}_{\mathrm{PFA}}=0 \mathrm{~V}$ |  | -0.5 | -1 | $-1.5$ |  |
| IOD | TRI-STATE Output Current | OUT Only | $\begin{aligned} & \mathrm{OD}=2.0 \mathrm{~V}, \mathrm{SB}=0.8 \mathrm{~V} \text { or } \\ & \mathrm{OD}=0.8 \mathrm{~V}, \mathrm{SB}=2.0 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{0}=0.4 \mathrm{~V}$ |  |  | -100 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{V}_{\mathrm{O}}=4.0 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| IPS $\quad$Output Sink Current on NPF <br> Output During Power Fail |  |  | $V_{0}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {PFA }}=1.5 \mathrm{~V}$ | $\begin{aligned} & V_{C C}=0 \mathrm{~V} \\ & V_{D D}=4 \mathrm{~V} \end{aligned}$ | 1 | 6 |  | mA |
|  |  |  |  | $\begin{aligned} & V_{C C}=2.8 \mathrm{~V} \\ & V_{D D}=0 \mathrm{~V} \end{aligned}$ | 1 | 6 |  |  |

CONTROL INPUTS (UC, ST, OD, SB)

| $V_{I H}$ | Logical "1" Input Voltage |  | 2 |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Logical "0" Input Voltage |  |  | 0.8 | V |
| $\underline{I_{1 H}}$ | Logical "1" Input Current | $\mathrm{V}_{\mathrm{IN}}=4 \mathrm{~V}$ |  | 20 | $\mu \mathrm{A}$ |
| $I_{1 L}$ | Logical " 0 " Input Current | $\mathrm{V}_{1 N}=0.4 \mathrm{~V}$ |  | -200 | $\mu \mathrm{A}$ |

POWER SUPPLY CURRENTS

| $\mathrm{I}_{\text {DDA }}$ | Active $\mathrm{V}_{\text {DD }}$ Supply Current | $\mathrm{SB}=0.8 \mathrm{~V}$ | 25 | 45 |
| :---: | :---: | :---: | :---: | :---: |
| ICCA | Active $\mathrm{V}_{C C}$ Supply Current | $\mathrm{SB}=0.8 \mathrm{~V}$ | 10 | 20 |
| $\mathrm{I}_{\text {DDS }}$ | Standby V DO Supply Current | $\mathrm{SB}=2.0 \mathrm{~V}$ | 12 | 25 |
| Iccs | Standby V CC Supply Current | $\mathrm{SB}=2.0 \mathrm{~V}$ | 2 | 4 |

## AC Electrical Characteristics



Note 1: "Absolute maximum ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" and "Recommended Operating Conditions" provide conditions for actual device operation.
Note 2: Unless otherwise specified, $\mathrm{min} / \mathrm{max}$ limits apply across the supply and temperature range listed in the table of "Recommended Operating Conditions'. All typical values are for $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified.
Note 3: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified.
Note 4: $V_{B}$ pin tied to $V_{D D}$.
Note 5: $\mathrm{V}_{\mathrm{B}}$ pin connected to the external bias voltage.

## Example Threshold Calculations

1. Find external voltage $V_{T}$ to be applied for a 5 mV typical threshold. What is this tolerance of this threshold?
$V_{T H}($ typ $)=0.00213 \times V_{T}=0.005 \mathrm{~V}$
Therefore, $\mathrm{V}_{\mathrm{T}}=0.005 / 0.00213=2.347 \mathrm{~V}$
$V_{T H}(\min )=0.97 \times 0.005-0.0005=4.35 \mathrm{mV}$
$V_{T H}(\max )=1.03 \times 0.005+0.0005=5.65 \mathrm{mV}$
Hence, $V_{T H}=5 \pm 0.65 \mathrm{mV}$
and Tolerance $= \pm 0.65 \mathrm{mV}$
2. Find $\mathrm{V}_{\mathrm{TH}}$ and its tolerance for $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ when internal reference $\left(V_{\text {REF }}\right)$ is used for $V_{T}$.

$$
V_{T}(\text { typ })=V_{\text {REF }}(\text { typ })=0.125 \times V_{D D}=1.5 \mathrm{~V}
$$

$V_{T}(\min )=V_{\text {REF }}(\mathrm{min})=0.98 \times 1.5=1.47 \mathrm{~V}$
$V_{T}(\max )=V_{\text {REF }}(\max )=1.02 \times 1.5=1.53 \mathrm{~V}$
$V_{T H}($ typ $)=0.00213 \times V_{T}($ typ $)=3.20 \mathrm{mV}$
$V_{T H}(\mathrm{~min})=0.97 \times 0.00213 \times \mathrm{V}_{T}(\mathrm{~min})-0.0005=2.54 \mathrm{mV}$
$V_{T H}(\max )=1.03 \times 0.00213 \times V_{T}(\max )+0.0005=3.86 \mathrm{mV}$
Hence, $\mathrm{V}_{\mathrm{TH}}=3.20 \pm 0.66 \mathrm{mV}$

Note. Since $V_{\text {REF }}$ is directly related to $V_{D D}$, the $V_{T H}$ will follow the supply variations. But as long as the input bias voltage $V_{B}$ is also derived in the same way (i.e., using a potential divider across $V_{D D}$ ), the threshold will track the amplitude changes in the bubble detector signal resulting from the $V_{D D}$ supply variations.

## Performance Characteristics

Threshold Transfer Function at Various Temperatures


Power Fail Trip Voltage Transfer Function for $V_{D D}$


Threshold Transfer Function at Various Supply Voltages


Power Fail Trip Voltage Transfer Function for $\mathbf{V}_{\mathbf{C C}}$


## AC Test Circuit and Switching Time Waveforms



FIGURE 1. Output Load Circuit


FIGURE 3. Propagation Delay from Strobe Input to Output


FIGURE 2. Delay, Set-Up and Hold Times


Note. Waveform 1 shows the output with internal conditions such that the output is low except when disabled by the output disable input. Waveform 2 shows the output with internal conditions such that the output is high except when disabled by the output disable input.

FIGURE 4. Propagation Delay from Output Disable to Output


Note. To determine the sense amplifier threshold, the input signal amplitude, $\mathrm{V}_{1 \mathrm{~N}}$, is varied around the set threshold value, $V_{T H}$, while monitoring the OUT pin on a scope. When $V_{I N}$ is close to the threshold, the output will switch between Logic 0 and Logic 1 due to the noise on the input signal. The mid value of the threshold can be determined by adjusting $\mathrm{V}_{1 N}$ to obtain equal brightness of high ( $\mathrm{V}_{\mathrm{OH}}$ ) and low ( $\mathrm{V}_{\mathrm{OL}}$ ) level output traces on the scope. In the above set-up, the signal is strobed after a 300 ns delay to allow for any overshoot or transients to settle. This method results in accurate threshold measurement that is relatively independent of input signal rise time. But due to AC coupling of the preamp, with an effective time constant of $6 \mu \mathrm{~s}$, the signal at the input of the comparator droops by $5 \%$ in 300 ns , which has to be accounted for. Hence, $\mathrm{V}_{\mathrm{TH}}=\mathrm{V}_{\mathrm{IN}} \times 0.95$.

FIGURE 5. Sense Input Threshold Measurement

## Typical Applications

## Bubble Memory Sense Amplifier with Adjustable Threshold and Bias Voltage



Note. The control inputs are set up for clamp-strobe or peak-to-peak sensing
*Optional band limiting capacitor

Bubble Memory Sense Amplifier with Internally Set Threshold ( 3 mV typ) and Input Bias Voltage (7V typ)


Note. The control inputs are set up for average-to-peak sensing *Optional band limiting capacitor

A General Purpose Precision Sense Amplifier with the Threshold Controlled by an External Reference


## DS1628/DS3628 Octal TRIISTATE ${ }^{\circledR}$ MOS Drivers

## General Description

The DS1628/DS3628 are octal Schottky memory drivers with TRI-STATE ${ }^{\circledR}$ outputs designed to drive high capacitive loads associated with MOS memory systems. The drivers' output ( $\mathrm{V}_{\mathrm{OH}}$ ) is specified at 3.4 V to provide additional noise immunity required by MOS inputs. A PNP input structure is employed to minimize input currents. The circuit employs Schottky-clamped transistors for high speed. A NOR gate of two inputs, DIS1 and DIS2, controls the TRI-STATE mode.

## Features

- High speed capabilities
- typ 5 ns driving 50 pF \& 8 ns driving 500 pF
- TRI-STATE outputs
- High $\mathrm{V}_{\mathrm{OH}}$ (3.4 V min)
- High density
- eight drivers and two disable controls for TRI. STATE in a 20 -pin package
- PNP inputs reduce DC loading on bus lines
- Glitch-free power up/down


## Schematic and Connection Diagrams



## Truth Table

| Disable $\operatorname{Input}$ |  | Input | Output |
| :---: | :---: | :---: | :---: |
| DIS 1 | DIS 2 |  |  |
| $H$ | $H$ | $X$ | Z |
| H | X | X | Z |
| X | H | X | Z |
| L | L | H | L |
| L | L | L | H |

[^36]
## Typical Application



## Absolute Maximum Ratings (Note 1)

|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | 7.0 V | Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) | 4.5 | 5.5 | V |
| Logical "1" Input Voltage | 7.0 V | Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| Logical " 0 ' Input Voltage | -65 ${ }^{\circ} \mathrm{C}$ - $\begin{array}{r}-1.5 \mathrm{~V} \\ \hline 150\end{array}$ | DS1628 | $-55$ | +125 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range Maximum Power Dissipation* at $25{ }^{\circ} \mathrm{C}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | DS3628 | $0$ | +725 | ${ }^{\circ} \mathrm{C}$ |
| Cavity Package | 1667 mW |  |  |  |  |
| Molded Package | 1832 mW |  |  |  |  |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |  |  |  |  |

## Electrical Characteristics(Notes 2 and 3)



Switching Characteristics $\left(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)($ Note 6$)$

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }}$ + + Storage Delay Negative Edge |  | (Figure 1) | $C_{L}=50 \mathrm{pF}$ |  | 4.0 | 5.0 | ns |
|  |  | $C_{L}=500 \mathrm{pF}$ |  | 6.5 | 8.0 | ns |
| ${ }^{\text {t }}$ - + ${ }^{\text {Storage Delay Positive Edge }}$ |  |  | (Figure 1) | $C_{L}=50 \mathrm{pF}$ |  | 4.2 | 5.0 | ns |
|  |  | $C_{L}=500 \mathrm{pF}$ |  |  | 6.5 | 8.0 | ns |
| ${ }^{\text {t }} \mathrm{F}$ | Fall Time | (Figure 1) | $C_{L}=50 \mathrm{pF}$ |  | 4.2 | 6.0 | ns |
|  |  |  | $C_{L}=500 \mathrm{pF}$ |  | 19 | 22 | ns |
| ${ }^{t} \mathrm{R}$ | Rise Time | (Figure 1) | $C_{L}=50 \mathrm{pF}$ |  | 5.2 | 7.0 | ns |
|  |  |  | $C_{L}=500 \mathrm{pF}$ |  | 20 | 24 | ns |
| ${ }^{\text {t }} \mathrm{ZL}$ | Delay from Disable Input to Logical "0" Level (from High Impedance State) | $C_{L}=50 p F$ <br> to GND | $R_{L}=2 k s 2 \text { to } V_{C C}$ <br> (Figure 2) |  | 19 | 25 | ns |
| ${ }^{\text {t }} \mathrm{ZH}$ | Delay from Disable Input to Logical "1" Level (from High Impedance State) | $C_{L}=50 p F$ <br> to GND | $R_{L}=2 k \Omega 2$ to $G N D$ (Figure 2) |  | 13 | 20 | ns |
| ${ }^{\text {t }} \mathrm{L}$ | Delay from Disable Input to High Impedance State (from Logical " 0 " Level) | $C_{L}=50 p F$ <br> to GND | $R_{L}=400 \Omega \text { to } V_{C C}$ <br> (Figure 3) |  | 18 | 25 | ns |
| ${ }^{t} \mathrm{HZ}$ | Delay from Disable Input to High Impedance State (from Logical " 1 " Level) | $C_{L}=50 \mathrm{pF}$ <br> to GND | $R_{L}=400 \Omega$ to $G N D$ (Figure 3) |  | 8.5 | 15 | ns |

## AC Test Circuits and Switching Time Waveforms



FIGURE 1


FIGURE 2


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics". provides conditions for actual device operation.
Note 2: Unless otherwise specified, $\min / \mathrm{max}$ limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS 1628 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3628. All typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive; all currents out of device pins shown as negative; all voltages references to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: The pulse generator has the following characteristics: ZOUT $=50 \Omega$ and PRR $\leqslant 1 \mathrm{MHz}$. Rise and fall times between $10 \%$ and $90 \%$ points $\leqslant 5 \mathrm{~ns}$.
Note 5: $C_{L}$ includes probe and jig capacitance.
Note 6: When measuring output drive current and switching response for the DS1628 and DS3628 a $15 \Omega$ resistor should be placed in series with each output.

The DS1644/DS3644 and DS1674/DS3674 are quad bipolar-to-MOS clock drivers with TTL compatible inputs. They are designed to provide high output current and voltage capabilities necessary for optimum driving of high capacitance N -channel MOS memory systems.
The device features two common enable inputs, a refresh input, and a clock control input for simplified system designs. The circuit was designed for driving highly capacitive loads at high speeds and uses Schottkyclamped transistors. PNP transistors are used on all inputs thereby minimizing input loading.
The circuit may be connected to provide a 12 V clock output amplitude as required by 4 k RAMs or a 5 V clock output amplitude as required by 16 k RAMs.
The DS1644/DS3644 contains a $10 \Omega$ resistor in series with each output to dampen the transients caused by the fast-switching output, while the DS1674/DS3674
has a direct, low impedance output for use with or without an external damping resistor.

## Features

- TTL compatible inputs
- 12 V clock or 5 V clock driver
- Operates from standard bipolar and MOS supplies
- PNP inputs minimize loading
- High voltage/current outputs
- Input and output clamping diodes
- Control logic optimized for use with MOS memory systems
- Pin and function compatible with MC3460 and 3235
- Built-in damping resistors (DS1644/DS3644)


## Schematic and Connection Diagrams



* DS1644/DS3644 only


Order Number DS3644J, DS3674J,
DS3644N or DS3674N
See NS Package J16A or N16A

Supply Voltage

|  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: |
| Supply Voltage |  |  |  |
| $\mathrm{V}_{\mathrm{CC} 1}$ |  |  |  |
| DS1644, DS1674 | 4.5 | 5.5 | V |
| DS3644, DS3674 | 4.75 | 5.25 | V |
| $\mathrm{V}_{\mathrm{CC} 2}$ |  |  |  |
| DS1644, DS1674 | 4.5 | 13.2 | V |
| DS3644, DS3674 | 4.75 | 12.6 | V |
| $\mathrm{V}_{\mathrm{CC}}$ |  |  |  |
| DS1644, DS1674 | $\mathrm{V}_{\mathrm{CC} 2}$ | 16.5 | V |
| DS3644, DS3674 | $\mathrm{V}_{\mathrm{CC} 2}$ | 15.75 | V |
| Temperature, $\mathrm{T}_{\mathrm{A}}$ |  |  |  |
| DS1644, DS1674 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DS3644, DS3674 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

## Electrical Characteristics

5 V operation, $\left(\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=12 \mathrm{~V}\right) ; 12 \mathrm{~V}$ operation, $\left(\mathrm{V}_{\mathrm{CC}} 1=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} 2}+(3 \mathrm{~V} \pm 10 \%)\right)$; DS1644, DS1674, $\pm 10 \%$ power supply tolerances; DS3644, DS3674, $\pm 5 \%$ power supply tolerances, unless otherwise noted. (Notes 2, 3 and 4).

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Logical " 1 " Input Voltage |  |  | 2 |  |  | V |
| $V_{\text {IL }}$ | Logical "0" Input Voltage |  |  |  |  | 0.8 | V |
| I/H | Logical " 1 " Input Current | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ | Select Inputs |  | 0.01 | 10 | $\mu \mathrm{A}$ |
|  |  |  | All Other Inputs |  | 0.04 | 40 | $\mu \mathrm{A}$ |
| IIL | Logical " 0 " Input Current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ | Select Inputs |  | -40 | -250 | $\mu \mathrm{A}$ |
|  |  |  | All Other Inputs |  | -0.16 | -1.0 | mA |
| $V_{\text {CD }}$ | Input Clamp Voltage | $\mathrm{I}_{1}=-12 \mathrm{~mA}$ |  |  | -0.8 | -1.5 | V |
| VOH | Logical "1" Output Voltage | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}, \mathrm{~V}_{\text {IL }}=0.8 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{CC} 2}{ }^{-0.5}$ | $\mathrm{VCC2}^{-0.2}$ |  | V |
| $\mathrm{VOL}_{\mathrm{OL}}$ | Logical "0" Output Voltage | $\mathrm{I}_{\mathrm{OL}}=5 \mathrm{~mA}, \mathrm{~V}_{\text {IH }}=2.0 \mathrm{~V}$ |  |  | 0.3 | 0.5 | V |
| Voc | Output Clamp Voltage | $\mathrm{IOC}=5 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ |  |  | $\mathrm{V}_{\mathrm{CC2}}+0.8$ | $\mathrm{VCC2}^{+1.5}$ | V |
| ICCH | Supply Current Output High ICC1 | All Inputs $V$ IN $=0 \mathrm{~V}$ Outputs Open | $\mathrm{V}_{\mathrm{CC} 1}=\mathrm{Max}$ |  | 18 | 27 | mA |
|  | ICC2 |  | 12V Operation |  | -2 | -4 | mA |
|  | ICC3 |  |  |  | 2 | 4 | mA |
|  | ICC2 |  | 5 V Operation |  | -8 | -16 | mA |
|  | ICC3 |  |  |  | 8 | 16 | mA |
| ICCL | Supply Currents Outputs Low ICC1 | All Inputs $V_{1 N}=5 \mathrm{~V}$ Outputs Open | $\mathrm{V}_{\text {CC1 }}=5.25 \mathrm{~V}$ |  | 25 | 40 | mA |
|  | ICC2 |  | $\mathrm{V}_{\text {CC2 }}=12.6 \mathrm{~V}$ |  |  | 3 | mA |
|  | - ICC3 |  | $\mathrm{V}_{\text {CC3 }}=15.75 \mathrm{~V}$ |  | 16 | 25 | mA |

Switching Characteristics $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted, (Note 4). (Figures 1, 2, 3 and 4)

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{s}+-}$ | Storage Delay Negative Edge | $R_{D}=10 \Omega$ | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  | 8 | 11 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=400 \mathrm{pF}$ |  | 12 | 16 | ns |
| $\mathrm{t}_{\text {s-+ }}$ | Storage Delay Positive Edge | $R_{D}=10 \Omega$ | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  | 10 | 13 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=400 \mathrm{pF}$ |  | 13 | 16 | ns |
| ${ }^{\text {t }}$ F | Fall Time | $\mathrm{R}_{\mathrm{D}}=10 \Omega$ | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  | 9 | 16 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=400 \mathrm{pF}$ |  | 17 | 24 | ns |
| $t_{R}$ | Rise Time | $R_{D}=10 \Omega$ | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  | 8 | 12 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=400 \mathrm{pF}$ |  | 13 | 19 | ns |
| $t_{\text {pdO }}$ | Propagation Delay to a Logical "0" | $R_{D}=10 \Omega$ | $C_{L}=100 \mathrm{pF}$ |  | 17 | 27 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=400 \mathrm{pF}$ |  | 29 | 40 | ns |
| $t_{\text {pd1 }}$ | Propagation Delay to a Logical "1" | $\mathrm{R}_{\mathrm{D}}=10 \Omega$ | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  | 18 | 25 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=400 \mathrm{pF}$ |  | 26 | 35 | ns |

## Notes

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS1644, DS1674 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3644, DS3674. All typicals are given for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: For AC measurements, a $10 \Omega$ resistor must be placed in series with the output of the DS1674/DS3674. This resistor is internal to the DS1644/DS3644 and need not be added.

## AC Test Circuits and Switching Time Waveforms



FIGURE 1. 12V Operation


FIGURE 3. 5V Operation


FIGURE 2. 12V Operation


FIGURE 4. 5V Operation

Note 1: The pulse generator has the following characteristics. $P P R=1 \mathrm{MHz}, \mathrm{t}_{\mathrm{R}} \leq 10 \mathrm{~ns}, \mathrm{Z}_{\mathrm{OUT}}=50 \Omega$
Note 2: $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.

## Truth Table

| INPUT |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ENABLE <br> 1 | ENABLE <br> 2 | SELECT <br> INPUT | CLOCK <br> INPUT | REFRESH <br> INPUT |  |
|  | X | X | X | X | 0 |
| X | 1 | X | X | X | 0 |
| X | X | X | 1 | X | 0 |
| X | X | 1 | X | 1 | 0 |
| 0 | 0 | 0 | 0 | X | 1 |
| 0 | 0 | X | 0 | 0 | 1 |

## DS1645/DS3645, DS1675/DS3675 Hex TRI-STATE ${ }^{\circledR}$ TTL to MOS Latches/Drivers

## General Description

The DS1645/DS3645 and DS1675/DS3675 are hex MOS latches/drivers with outputs designed to drive large capacitive loads up to 500 pF associated with MOS memory systems. PNP input transistors are used to reduce input currents, allowing the large fan-out to these drivers needed in memory systems. The circuit has Schottky-clamped transistor logic for minimum propagation delay, and TRI-STATE ${ }^{\circledR}$ outputs which allow bus operation.

The DS1645/DS3645 has a $15 \Omega$ resistor in series with the outputs to dampen transients caused by the fast switching output circuit. The DS1675/DS3675 has a direct, low impedance output for use with or without an external resistor.

The circuit employs a fall-through-latch which captures the data in parallel with the output, thereby eliminating the delay normally encountered in other latch circuits. The DS1645/DS3645 and DS1675/DS3675 may be used for input address lines or input/output data lines of a MOS memory system.

## Features

- TTL compatible inputs
- PNP inputs minimize loading
- Capacitance-driving outputs
- TRI-STATE outputs
- Built-in damping resistor (DS1645/DS3645)


## Logic and Connection Diagrams




Order Number DS1645J, DS1675J, DS3645J, DS3675J, DS3645N or DS3675N See NS Package J16A or N16A

## Truth Table

| INPUT <br> ENABLE | OUTPUT <br> DISABLE | DATA | OUTPUT | OPERATION |
| :---: | :---: | :---: | :---: | :--- |
| 1 | 0 | 1 | 0 | Data Feed-Through |
| 1 | 0 | 0 | 1 | Data Feed-Through |
| 0 | 0 | X | Q | Latched to Data Present <br> when Enable Went Low <br> X |

$X=$ Don't care
$\mathrm{Hi}-\mathrm{Z}=$ TRI-STATE mode

|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage, $\mathrm{V}_{\text {CC }}$ | 7V | Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) | 4.5 | 5.5 | V |
| Logical " 1 " Input Voltage | 7 V | Temperature ( $\mathrm{TA}_{\mathrm{A}}$ ) |  |  |  |
| Logical " 0 " Input Voltage | 65 ${ }^{\circ} \mathrm{C}$-1.5V | DS1645, DS1675 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range <br> Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ | -65 C to +150 C | DS3645, DS3675 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Cavity Package | 1433 mW |  |  |  |  |
| Molded Package | 1362 mW |  |  |  |  |
| Lead Temperature (Soldering, 10 seconds). | $300^{\circ} \mathrm{C}$ |  |  |  |  |

## Electrical Characteristics (Notes 2 and 3)

|  | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIN(1) | Logical "1" Input Voltage |  |  |  | 2.0 |  |  | V |
| VIN(0) | Logical "0" Input Voltage |  |  |  |  |  | 0.8 | V |
| $\operatorname{IIN}(1)$ | Logical "1" Input Current | $\begin{aligned} & V_{I N}=5.5 \mathrm{~V} \\ & V_{C C}=5.5 \mathrm{~V} \end{aligned}$ | Enable Inputs |  |  | 0.1 | 40 | $\mu \mathrm{A}$ |
|  |  |  | Data Inputs |  |  | 0.2 | 80 | $\mu \mathrm{A}$ |
| IIN(0) | Logical "0" Input Current | $\begin{aligned} & V_{I N}=0.5 \mathrm{~V} \\ & V_{C C}=5.5 \mathrm{~V} \end{aligned}$ | Enable Inputs |  |  | -50 | -250 | $\mu \mathrm{A}$ |
|  |  |  | Data Inputs |  |  | -100 | -500 | $\mu \mathrm{A}$ |
| $V_{\text {CLAMP }}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, 1 / \mathrm{N}=-18 \mathrm{~mA}$ |  |  |  | -0.75 | -1.2 | V |
| VOH | Logical "1" Output Voltage (No Load) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A}$ |  | DS1645, DS1675 | 2.7 | 3.6 |  | V |
|  |  |  |  | DS3645, DS3675 | 2.8 | 3.6 |  | V |
| VOL | Logical " 0 " Output Voltage (No Load) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{IOL}=10 \mu \mathrm{~A}$ |  | DS1645, DS1675 |  | 0.25 | 0.4 | V |
|  |  |  |  | DS3645, DS3675 |  | 0.25 | 0.35 | V |
| VOH | Logical "1" Output Voltage (With Load) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{IOH}=-1.0 \mathrm{~mA}$ |  | DS1645 | 2.4 | 3.5 |  | V |
|  |  |  |  | DS1675 | 2.5 | 3.5 |  | V |
|  |  |  |  | DS3645 | 2.6 | 3.5 |  | $V$ |
|  |  |  |  | DS3675 | 2.7 | 3.5 |  | $v$ |
| VOL | Logical " 0 " Output Voltage (With Load) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{IOL}=20 \mathrm{~mA}$ |  | DS1645 |  | 0.6 | 1.1 | V |
|  |  |  |  | DS1675 |  | 0.4 | 0.5 | V |
|  |  |  |  | DS3645 |  | 0.6 | 1.0 | $V$ |
|  |  |  |  | DS3675 |  | 0.4 | 0.5 | V |
| IID | Logical "1" Drive Current | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$, (Note 4) |  |  |  | -250 |  | mA |
| IOD | Logical "0" Drive Current | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=4.5 \mathrm{~V}$, (Note 4) |  |  |  | 150 |  | mA |
| $\mathrm{I}_{\mathrm{Hz}}$ | TRI-STATE Output Current | $\mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}$ to 2.4V, Output Disable $=2.0 \mathrm{~V}$ |  |  | -40 |  | 40 | $\mu \mathrm{A}$ |
| ICC | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | $\begin{aligned} & \text { Output Disable }=3 \mathrm{~V} \\ & \text { All Other Inputs }=0 \mathrm{~V} \end{aligned}$ |  |  | 60 | 100 | mA |
|  |  |  | Input Enable $=3 \mathrm{~V}$ <br> All Other Inputs $=0 \mathrm{~V}$ |  |  | 40 | 80 | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\min / \max$ limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS1645 and DS1675 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3645 and DS3675. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: When measuring output drive current and switching response for the DS1675 and DS3675 a 15 ohm resistor should be placed in series with each output. This resistor is internal to the DS1645/DS3645, and need not be added.


## AC Test Circuits and Switching Time Waveforms



Note 1: The pulse generator has the following characteristics: $Z_{O U T}=50 \Omega$ and $P R R \leq 1 \mathrm{MHz}$. Rise and fall times between $10 \%$ and $90 \%$ points $\leq 5 \mathrm{~ns}$.
Note 2: $C_{L}$ includes probe and jig capacitance.
FIGURE 1


FIGURE 2

AC Test Circuits and Switching Time Waveforms (Continued)


Operating Waveforms


* When the Input Enable makes a positive transition the output will be indeterminate for a short duration. The positive transition of the Input Enable normally occurs during a don't-care timing state at the output.


## Typical Applications

The DS3645 and DS3675 latch/driver has TRI-STATE outputs, which allows the outputs to be tied with those of another TRI-STATE driver, such as the DS3646 and

DS3676 refresh counter. The DS3645 and DS3675 can be disabled while the alternate driver controls the address lines into the memory system.


## General Description

The DS1647/DS3647 series are 4-bit I/O buffer registers intended for use in MOS memory systems. The circuits employ a fall-through latch for data storage. This method of latching captures the data in parallel with the output, thus eliminating the delays encountered in other designs. The circuits use Schottky-clamped transistor logic for minimum propagation delay and employ PNP input transistors-so that input currents are low, allowing large fan-out to these circuits needed in a memory system.

Two pins per bit are provided, and data transfer is bidirectional so that the register can handle both input and output data. The direction of data flow is controlled through the input enables. The latch control, when taken low, will cause the register to hold the data present at that time and display it at the outputs. Data can be latched into the register independent of the output disables or EXPANSION input. Either or both of the outputs may be taken to the high-impedance state with the output disables. The EXPANSION pin disables both outputs to facilitate multiplexing with other I/O registers on the same data lines.

The "B" port outputs in the DS16147/DS36147 and DS16177/DS36177 are open collectors, and in the

DS1647/DS3647 and DS1677/DS3677 they are TRISTATE. The "B" port outputs are also designed for use in bus organized data transmission systems and can sink 80 mA and source -5.2 mA . The " A " port outputs in all four types are TRI-STATE.

Data going from port " $A$ " to port " $B$ " is inverted in the DS1647/DS3647 and DS16147/DS36147 and is not inverted in the DS1677/DS3677 and DS16177/DS36177. Data going from port " B " to port " A " is inverted in all four types.

## Features

- PNP inputs minimize loading
- Fall-through latch design
- Propagation delay of only 15 ns
- TRI-STATE outputs
- EXPANSION control
- Bi-directional data flow
- TTL compatible
- Transmission line driver output


## Logic and Connection Diagrams



Absolute Maximum Ratings (Note 1)

## Operating Conditions

|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | 7V | Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) | 4.5 | 5.5 | V |
| Input Voltage | -1.5 V to +7 V | Temperature ( $T_{A}$ ) |  |  |  |
| Storage Temperature Range ${ }^{*}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | DS1647, DS1677, DS16147, | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation ${ }^{*}$ at $25^{\circ} \mathrm{C}$ |  | DS16177 . |  |  |  |
| Cavity Package | 1509 mW | DS3647, DS3677, DS36147, | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Molded Package | 1476 mW | DS36177 |  |  |  |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |  |  |  |  |

*Derate cavity package $10.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $11.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

## Electrical Characteristics (Notes 2 and 3)

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IN (1) }}$ | Logic "1" Input Voltage |  |  | 2.0 |  |  | v |
| V IN(0) | Logic " 0 " Input Voltage |  |  |  |  | 0.8 | V |
| $\operatorname{lin}(\mathrm{i})$ | Logic "1" Input Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5.5 \mathrm{~V}$ | Latch, Disable Inputs |  | 0.1 | 40 | $\mu \mathrm{A}$ |
|  |  |  | Expansion |  | 0.2 | 80 | $\mu \mathrm{A}$ |
|  |  |  | A Ports, B Ports |  | 0.2 | 100 | $\mu \mathrm{A}$ |
|  |  |  | Enable Inputs |  | 0.4 | 200 | $\mu \mathrm{A}$ |
| $1 \mathrm{IN}(0)$ | Logic "0" Input Current | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.5 \mathrm{~V}$ | Latch, Disable Inputs |  | -25 | -250 | $\mu \mathrm{A}$ |
|  |  |  | Expansion |  | -50 | -500 | $\mu \mathrm{A}$ |
|  |  |  | A Ports, B Ports |  | -50 | -500 | $\mu \mathrm{A}$ |
|  |  |  | Enable, Inputs |  | -0.1 | -1.25 | mA |
| $\mathrm{V}_{\text {CLAMP }}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}^{\prime} \mathrm{N}=-18 \mathrm{~mA}$ |  |  | -0.6 | -1.2 | V |
| $\mathrm{V}_{\text {OL }}(\mathrm{A})$ | Logic "0" Output Voltage <br> A Ports | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{lOL}=20 \mathrm{~mA}$ |  |  | 0.4 | 0.5 | V |
| $\mathrm{V}_{\mathrm{OL}}(\mathrm{B})$ | Logic "0" Output Voltage B Ports | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OL}}=30 \mathrm{~mA}$ |  | 0.3 | 0.4 | V |
|  |  |  | $1 \mathrm{OL}=50 \mathrm{~mA}$ |  | 0.4 | 0.5 | V |
| $\mathrm{VOH}_{(A)}$ | Logic "1" Output Voltage A Ports | ${ }^{1} \mathrm{OH}=-1 \mathrm{~mA}$ | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}$ | 3.0 | 3.4 |  | V |
|  |  |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$ | 2.5 | 3.4 |  | V |
| $\mathrm{V}_{\mathrm{OH}(\mathrm{B})}$ | Logic "1" Output Voltage B Ports | $\mathrm{IOH}^{\prime}=-5.2 \mathrm{~mA}$, (Note 4) | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}$ | 2.9 | 3.3 |  | V |
|  |  |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$ | 2.4 | 3.3 |  | V |
| $\operatorname{los}(\mathrm{A})$ | Output Short-Circuit Current A Port | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$, (Note 5) |  | -30 | -50 | -100 | mA |
| IOS(B) | Output Short-Circuit Current B Port | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$, ( Notes 4 and 5 ) |  | -30 | -60 | -100 | mA |
| Icc | Power Supply Current | $\text { Exp }=3 V, A \text { Ports }=0 V \text {, }$ <br> B Ports Open, All Other Pins $=0 \mathrm{~V}$ | DS1647, DS16147 |  | 100 | 110 | mA |
|  |  |  | DS3647, DS36147 |  | 100 | 140 | mA |
|  |  | Enable A, Latch $=3 \mathrm{~V}, \mathrm{~A}$ Ports $=$ OV, B Ports Open, All Other Pins $=0 V$ | DS1647, DS16147 |  | 70 | 80 | mA |
|  |  |  | DS3647, DS36147 |  | 70 | 105 | mA |
|  |  | $\text { Exp }=3 \mathrm{~V}, \text { A Ports }=0 \mathrm{~V},$ <br> B Ports Open, All Other Pins = OV | DS1677, DS16177 |  | 105 | 115 | mA |
|  |  |  | DS3677, DS36177 |  | 105 | 145 | mA |
|  |  | Enable A, Latch, A Ports $=3 \mathrm{~V}$, <br> B Ports Open, All Other Pins $=0 \mathrm{~V}$ | DS1677, DS16177 |  | 75 | 85. | mA |
|  |  |  | DS3677, DS36177 |  | 75 | 110 | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS1647, DS1677, DS16147, DS16177 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3647, DS3677, DS36147, DS36177. All typicals are given for $\mathrm{V}_{\mathrm{C}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted.
Note 4: Not applicable to DS16147/DS36147 or DS16177/DS36177.
Note 5: Only one output at a time should be shorted.

Switching Characteristics ( $\left.\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$


Product Description

| DEVICE NUMBER | B PORT TO A PORT <br> FUNCTION | A PORT TO B'PORT <br> FUNCTION | A PORT OUTPUTS | B PORT OUTPUTS |
| :--- | :---: | :---: | :---: | :---: |
| DS1647/DS3647 | Inverting | Inverting | TRI-STATE | TRI-STATE |
| DS1677/DS3677 | Inverting | Non-Inverting | TRI-STATE | TRI-STATE |
| DS16147/DS36147 | Inverting | Inverting | TRI-STATE | Open-Collector |
| DS16177/DS36177 | Inverting | Non-Inverting | TRI-STATE | Open-Collector |

## Truth Table

| INPUT ENABLES |  | $\overline{\text { LATCH }}$ | OUTPUT DISABLES |  | EXPANSION | A PORTS A1-A4 ALL DEVICES | B PORTSB1-B4DS1647, DS16147DS3647, DS36147 | B PORTSB1-B4DS1677, DS16177DS3677, DS36177 | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | B |  | A | B |  |  |  |  |  |
| 1 | 0 | 1 | 0 | 0 | 0 | Hi-Z | $\bar{A}$ | A | Data In on A, output to B |
| 0 | 1 | 1 | 0 | 0 | 0 | $\bar{B}$ | $\mathrm{Hi}-\mathrm{Z}$ | $\mathrm{Hi}-\mathrm{Z}$ | Data In on B, output to A |
| 1 | 0 | 0 | 0 | 0 | 0 | $\mathrm{Hi}-\mathrm{Z}$ | $\bar{A}$ | A | Data stored which is present when latch goes low |
| 0 | 1 | 0 | 0 | 0 | 0 | $\bar{B}$ | $\mathrm{Hi}-\mathrm{Z}$ | Hi-Z | Data stored which is present when latch goes low |
| 1 | 0 | X | 0 | 1 | 0 | Hi-Z | $\mathrm{Hi}-\mathrm{Z}$ | $\mathrm{Hi}-\mathrm{Z}$ | Both A and B in Hi Z state, Data In on A, may be latched |
| 0 | 1 | $x$ | 1 | 0 | 0 | Hi-Z | $\mathrm{Hi}-\mathrm{Z}$ | Hi-Z | Both A and B in $\mathrm{Hi}-\mathrm{Z}$ state, Data In on B, may be latched |
| X | X | X | X | X | 1 | $\mathrm{Hi}-\mathrm{Z}$ | $\mathrm{Hi}-\mathrm{Z}$ | Hi-Z | Both $A$ and $B$ in $\mathrm{Hi}-\mathrm{Z}$ state |

## AC Test Circuits



FIGURE 1. A Port Load, All Circuits


FIGURE 2. B Port Load, DS3647, DS3677


FIGURE 3. B Port Load, DS36147, DS36177

Note 1: $C_{L}$ includes probe and jig capacitance.

## Operating Waveforms


*When the Input Enable makes a negative transition, the output will be indeterminate for a short duration. The negative transition of the Input Enable normally occurs during a don't-care timing state at the output.

## Switching Time Waveforms



Input Characteristics: $f=1 \mathrm{MHz}, \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}} \leq 5 \mathrm{~ns}(10 \%$ to $90 \%$ points $)$, duty cycle $=50 \%, \mathrm{Z}_{\mathrm{OUT}}=50 \Omega$

FIGURE 4


FIGURE 5


FIGURE 7


FIGURE 6


FIGURE 8

## Schematic Diagram



Note. Data pins A1-A4 and B1-B4 consist of an input and an output tied together.

## Typical Application

The diagram below shows how the DS3677 can be used as a register capable of multiplexing data lines.


National Semiconductor
DS1648/DS3648, DS1678/DS3678 TRI-STATE ${ }^{\text {® }}$ TTL to MOS Multiplexers/Drivers

## General Description

The DS1648/DS3648 and DS1678/DS3678 are quad 2-input multiplexers with TRI-STATE outputs designed to drive the large capacitive loads (up to 500 pF ) associated with MOS memory systems. A PNP input structure is employed to minimize input currents so that driver loading in large memory systems is reduced. The circuit employs Schottky-clamped transistors for high speed and TRI-STATE outputs for bus operation.

The DS1648/DS3648 has a $15 \Omega$ resistor in series with the outputs to dampen transients caused by the fastswitching output. The DS1678/DS3678 has a direct,
low impedance output for use with or without an external resistor.

## Features

- TRI-STATE outputs interface directly with system bus
- Schottky-clamped for better ac performance
- PNP inputs to minimize input loading
- TTL compatible
- High-speed capacitive load drivers
- Built-in damping resistor (DS1648/DS3648 only)

Logic and Connection Diagrams


Dual-In-Line Package

top view
Order Number DS1648J, DS3648J, DS1678J,
DS3678J, DS3648N or DS3678N
See NS Package J16A or N16A

## Schematic Diagram



Absolute Maximum Ratings (Note 1)

| Supply Voltage | 7 V |
| :--- | ---: |
| Logical "'1' Input Voltage | 7 V |
| Logical " 0 ' Input Voltage | -1.5 V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation" at $25^{\circ} \mathrm{C}$ | 1433 mW |
| Cavity Package | 1362 mW |
| $\quad$ Molded Package | $300^{\circ} \mathrm{C}$ |

* Derate cavity package $9.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $10.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

Operating Conditions

|  | MIN | MAX | UNITS |
| :--- | :---: | :---: | :---: |
| Supply Voltage (VCC) | 4.5 | 5.5 | V |
| Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ |  |  |  |
| DS1648, DS 1678 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DS3648, DS3678 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

Electrical Characteristics (Notes 2 and 3)

|  | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIN(1) | Logical "1" Input Voltage |  |  |  | 2.0 |  |  | V |
| V IN(0) | Logical "0" Input Voltage |  |  |  |  |  | 0.8 | V |
| $\operatorname{IN}(1)$ | Logical "1" Input Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 0.1 | 40 | $\mu \mathrm{A}$ |
| IIN(0) | Logical "0" Input Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.5 \mathrm{~V}$ |  |  |  | -50 | -250 | $\mu \mathrm{A}$ |
| VCLAMP | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, 1 \mathrm{IN}=-18 \mathrm{~mA}$ |  |  |  | -0.75 | -1.2 | $V$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage (No Load) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{IOH}=-10 \mu \mathrm{~A}$ |  | DS1648/DS1678 | 2.7 | 3.6 |  | $V$ |
|  |  |  |  | DS3648/DS3678 | 2.8 | 3.6 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Logical "0" Output Voltage (No Load) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=10 \mu \mathrm{~A}$ |  | DS1648/DS1678 |  | 0.25 | 0.4 | V |
|  |  |  |  | DS3648/DS3678 |  | 0.25 | 0.35 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage (With Load) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ |  | DS1648 | 2.4 | 3.5 |  | V |
|  |  |  |  | DS1678 | 2.5 | 3.5 |  | $V$ |
|  |  |  |  | DS3648 | 2.6 | 3.5 |  | V |
|  |  |  |  | DS3678 | 2.7 | 3.5 |  | V |
| VOL | Logical " 0 " Output Voltage (With Load) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, 1 \mathrm{OL}=20 \mathrm{~mA}$ |  | DS1648 |  | 0.6 | 1.1 | V |
|  |  |  |  | DS1678 |  | 0.4 | 0.5 | V |
|  |  |  |  | DS3648 |  | 0.6 | 1.0 | V |
|  |  |  |  | DS3678 |  | 0.4 | 0.5 | V |
| 110 | Logical "1" Drive Current | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$, (Note 4) |  |  |  | -250 |  | mA |
| IoD | Logical "0" Drive Current | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=4.5 \mathrm{~V},($ Note 4) |  |  |  | 150 |  | mA |
| $\mathrm{I}_{\mathrm{Hi}-\mathrm{Z}}$ | TRI-STATE Output Current | $\mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}$ to 2.4V, Output Control $=2.0 \mathrm{~V}$ |  |  | -40 |  | 40 | $\mu \mathrm{A}$ |
| ICC | Power Supply Current | $V_{C C}=5.5 \mathrm{~V}$ | Output Control $=3 \mathrm{~V}$ <br> All Other Inputs at 0 V |  |  | 42 | 60 | mA |
|  |  |  | All Inputs at 0 V |  |  | 20 | 32 | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS1648 and DS1678 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3648 and DS3678. All typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: When measuring output drive current and switching response for the DS1678 and DS3678 a $15 \Omega$ resistor should be placed in series with each output. This resistor is internal to the DS1648/DS3648 and need not be added.

## Switching Characteristics $\left(V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)($ Note 4)

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 'S+- | Storage Delay Negative Edge | (Figure 1) | $C_{L}=50 \mathrm{pF}$ |  | 5 | 7 | ns |
|  |  |  | $C_{L}=500 \mathrm{pF}$ |  | 9 | 12 | ns |
| tS-+ | Storage Delay Positive Edge | (Figure 1) | $C_{L}=50 \mathrm{pF}$ |  | 6 | 8 | ns |
|  |  |  | $C_{L}=500 \mathrm{pF}$ |  | 9 | 13 | ns |
| ${ }^{\text {t }}$ F | Fall Time | (Figure 1) | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 5 | 8 | ns |
|  |  |  | $C_{L}=500 \mathrm{pF}$ |  | 22 | 35 | ns |
| ${ }^{\text {t }}$ R | Rise Time | (Figure 1) | $C_{L}=50 \mathrm{pF}$ |  | 6 | 9 | ns |
|  |  |  | $C_{L}=500 \mathrm{pF}$ |  | 22 | 35 | ns |
| t L | Delay from Output Control Input to Logical "0" Level (from High Impedance State) | $C_{L}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \text { to } \mathrm{V}_{\mathrm{CC}} \text {. }$ <br> (Figure 2) |  |  | 10 | 15 | ns |
| t 2 H | Delay from Output Control Input to Logical "1" <br> Level (from High Impeclance State) | $C_{L}=50 \mathrm{pF}, R_{L}=2 \mathrm{k} \Omega$ to Gnd , (Figure 2) |  |  | 8 | 15 | ns |
| tLZ | Delay from Output Control Input to High Impedance State (from Logical "0" Level) | $C_{L}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=400 \Omega \text { to } \mathrm{V}_{\mathrm{CC}} \text {. }$ <br> (Figure 3) |  |  | 15 | 25 | ns |
| ${ }^{\text {thz }}$ | Delay from Output Control Input to High Impedance <br> State (from Logical " 1 " Level) | $C_{L}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=400 \Omega$ to Gnd , (Figure 3) |  |  | 10 | 25 | ns |
| ${ }^{\text {tS }}+$ | Propagation Delay to Logical "0" Transition When Select Selects A | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, (Figure 1) |  |  | 12 | 15 | ns |
| tS-+ | Propagation Delay to Logical " 1 " Transition When Select Selects A | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, (Figure 1) |  |  | 14 | 17 | ns |
| tS+- | Propagation Delay to Logical " 0 " Transition When Select Selects B | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, (Figure 1) |  |  | 16 | 20 | ns |
| tS-+ | Propagation Delay to Logical "1" Transition When Select Selects B | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, (Figure 1) |  |  | 14 | 20 | ns |

## AC Test Circuits and Switching Time Waveforms



Note 1: The pulse generator has the following characteristics: $Z_{O U T}=50 \Omega$ and PRR $\leq 1 \mathrm{MHz}$. Rise and fall times between $10 \%$ and $90 \%$ points $\leq 5 \mathrm{~ns}$.
Note 2: $C_{L}$ includes probe and jig capacitance.
FIGURE 1


* Internal on DS1648 and DS3648


FIGURE 2

AC Test Circuits and Switching Time Waveforms (Continued)

*Internal on DS1648 and DS3648
Figure 3

## Truth Table

| OUTPUT <br> CONTROL | INPUTS |  |  | OUTPUTS |
| :---: | :---: | :---: | :---: | :---: |
|  | SELECT | A | B |  |
| H | X | X | X | Hi-Z |
| L | L | L | X | $H$ |
| L | L | $H$ | $X$ | L |
| L | $H$ | $X$ | L | $H$ |
| L | $H$ | $X$ | $H$ | L |

$H=$ High level
$L$ = Low level
$\mathrm{X}=$ Don't care
$\mathrm{Hi}-\mathrm{Z}=$ TRI-STATE mode

## Typical Applications

Addressing 16k RAM



2:1 Multiplexing of RAM Outputs


## C National Semiconductor <br> DS1649/DS3649, DS1679/DS3679 Hex TRI-STATE ${ }^{\circledR}$ TTL to MOS Drivers

## General Description

The DS1649/DS3649 and DS1679/DS3679 are Hex TRI-STATE MOS drivers with outputs designed to drive large capacitive loads up to 500 pF associated with MOS memory systems. PNP input transistors are employed to reduce input currents allowing the large fan-out to these drivers needed in memory systems. The circuit has Schottky-clamped transistor logic for minimum propagation delay, and TRI-STATE outputs for bus operation.

The DS1649/DS3649 has a $15 \Omega$ resistor in series with the outputs to dampen transients caused by the fastswitching output. The DS1679/DS3679 has a direct low
impedance output for use with or without an external resistor.

## Features

- High speed capabilities
- Typ 9 ns driving 50 pF
- Typ 30 ns driving 500 pF
- TRI-STATE outputs for data bussing
- Built-in $15 \Omega$ damping resistor (DS1649/DS3649)
- Same pin-out as DM8096 and DM74366


## Schematic Diagram



Truth Table

| DISABLE INPUT |  | INPUT | OUTPUT |
| :---: | :---: | :---: | :---: |
| DIS 1 | DIS 2 |  |  |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | X | $\mathrm{Hi}-\mathrm{Z}$ |
| 1 | 0 | X | $\mathrm{Hi}-\mathrm{Z}$ |
| 1 | 1 | X | $\mathrm{Hi}-\mathrm{Z}$ |

$X=$ Don't care
$\mathrm{Hi}-\mathrm{Z}=$ TRI-STATE mode
*DS1649/DS3649 only
Connection Diagram


Order Number DS1649J, DS3649J, DS1679J, DS3679J, DS3649N or DS3679N See NS Package J16A or N16A

Typical Application


Absolute Maximum Ratings (Note 1)

| Supply Voltage | 7.0 V |
| :--- | ---: |
| Logical "1" Input Voltage | 7.0 V |
| Logical "0" Input Voltage | -1.5 V |
| Storage Temperature Range |  |
| Maximum Power Dissipation ${ }^{*}$ at $25^{\circ} \mathrm{C}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Cavity Package |  |
| Molded Package | 1371 mW |
| Lead Temperature (Soldering, 10 seconds) | 1280 mW |
|  | $300^{\circ} \mathrm{C}$ |

## Operating Conditions

|  | MIN | MAX | UNITS |
| :--- | :---: | :---: | :---: |
| Supply Voltage $\left(V_{C C}\right)$ | 4.5 | 5.5 | V |
| Temperature (TA) |  |  |  |
| DS1649, DS1679 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DS3649, DS3679 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

*Derate cavity package $9.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $10.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

Electrical Characteristics (Note 2 and 3)


Switching Characteristics $\left(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$ (Note 4)

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ts+- | Storage Delay Negative Edge | (Figure 1) | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 4.5 | 7 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 7.5 | 12 | ns |
| ts-+ | Storage Delay Position Edge | (Figure 1) | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 5 | 8 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 8 | 13 | ns |
| ${ }^{\text {t }}$ F | Fall Time | (Figure 1) | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 5 | 8 | ns |
|  |  |  | $C_{L}=500 \mathrm{pF}$ |  | 22 | 35 | ns |
| ${ }^{\text {tR }}$ | Rise Time | (Figure 1) | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 6 | 9 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 21 | 35 | ns |
| tZL | Delay from Disable Input to Logical " 0 " Level (from High Impedance State) | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \text { to } \mathrm{Gnd} \end{aligned}$ | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \text { to } \mathrm{V}_{\mathrm{CC}}$ <br> (Figure 2) |  | 10 | 15 | ns |
| ${ }^{\text {t }} \mathrm{H}$ | Delay from Disable Input to Logical " 1 " <br> Level (from High Impedance State) | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & \text { to Gnd } \end{aligned}$ | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ to Gnd (Figure 2) |  | 8 | 15 |  |
| tLZ | Delay from Disable Input to High Impedance State (from Logical " 0 ' Level) | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & \text { to } \mathrm{Gnd} \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=400 \Omega \text { to } \mathrm{V}_{\mathrm{CC}} \\ & \text { (Figure 3) } \end{aligned}$ |  | 15 | 25 |  |
| ${ }^{\text {thz }}$ | Delay from Disable Input to High Impedance State (from Logical "1" Level) | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \text { to } \mathrm{Gnd} \end{aligned}$ | $\mathrm{R}_{\mathrm{L}}=400 \Omega \text { to } \mathrm{Gnd}$ <br> (Figure 3) |  | 10 | 25 | ns |

## Notes

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS1649 and DS1679 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3649 and DS3679. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: When measuring output drive current and switching response for the DS1679 and DS3679 a $15 \Omega$ resistor should be placed in series with each output. This resistor is internal to the DS1649/DS3649 and need not be added.

## AC Test Circuits and Switching Time Waveforms



FIGURE 1


FIGURE 2

$t_{L Z}$


FIGURE 3
*Internal on DS1649 and DS3649
Note 1: The pulse generator has the following characteristics: $Z_{O U T}=50 \Omega$ and PRR $\leq 1 \mathrm{MHz}$. Rise and fall times between $10 \%$ and $90 \%$ points $\leq 5 \mathrm{~ns}$.
Note 2: $C_{L}$ includes probe and jig capacitance.

## DS1651/DS3651, DS1653/DS3653 Quad High Speed MOS Sense Amplifiers

## General Description

The DS1651/DS3651 and DS1653/DS3653 are TTL compatible high speed circuits intended for sensing in a broad range of MOS memory system applications. Switching speeds have been enhanced over conventional sense amplifiers by application of Schottky technology, and TRI-STATE ${ }^{\circledR}$ strobing is incorporated, offering a high impedance output state for bused organization.

The DS1651/DS3651 has active pull-up outputs, and the DS1653/DS3653 offers open collector outputs providing implied "AND" operations.

## Features

- High speed
- TTL compatible
- Input sensitivity $- \pm 7 \mathrm{mV}$
- TRI-STATE outputs for high speed buses
- Standard supply voltages $- \pm 5 \mathrm{~V}$
- Pin and function compatible with MC3430 and MC3432


## Connection Diagram

## Dual-In-Line Package



Order Number DS1651J, DS1653J, DS3651J,
DS3653J, DS3651N or DS3653N
See NS Package J16A or N16A

Truth Table

| INPUT | STROBE | OUTPUT |  |
| :--- | :---: | :---: | :--- |
|  |  | DS3653 |  |
| $V_{\text {ID }} \geq 7 \mathrm{mV}$ | L | H | Open |
| $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | H | Open | Open |
| $-7 \mathrm{mV} \leq \mathrm{V}_{\text {ID }} \leq+7 \mathrm{mV}$ | L | X | X |
| $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | H | Open | Open |
| $\mathrm{V}_{\text {ID }} \leq-7 \mathrm{mV}$ | L | L | L |
| $\mathrm{T}_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | H | Open | Open |

$L=$ Low logic state
$H=$ High logic state
Open = TRI-STATE
$X=$ Indeterminate state

## Typical Applications

A Typical MOS Memory Sensing Application for a 4 k word by 4-bit memory arrangement employing 1103 type memory devices


Note. Only 4 devices are required for a 4 k word by 16 -bit memory system.

## Absolute Maximum Ratings

Operating Conditions
(Note 1)

|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply Voltages |  | Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| $V_{\text {CC }}$ | $+7 V_{\text {DC }}$ | DS1651, DS1653 | 4.5 | 5.5 | $\mathrm{V}_{\text {DC }}$ |
| $V_{\text {EE }}$ | $-7 V_{\text {DC }}$ | DS3651, DS3653 | 4.75 | 5.25 | $V_{D C}$ |
| Differential-Mode Input Signal Voltage |  | Supply Voltage ( $\mathrm{V}_{\mathrm{EEE}}$ ) |  |  |  |
| Range, VIDR | $\pm 6 V_{\text {DC }}$ | DS1651, DS1653 | -4.5 | -5.5 | $V_{D C}$ |
| Common-Mode Input Voltage Range, $\mathrm{V}_{\text {ICR }}$ | $\pm 5 V_{\text {DC }}$ | DS3651, DS3653 | -4.75 | -5.25 | $V_{D C}$ |
| Strobe Input Voltage, $\mathrm{V}_{1}(\mathrm{~S})$ | $5.5 V_{D C}$ | Operating Temperature ( $\mathrm{TA}_{\text {a }}$ ) |  |  |  |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | DS1651, DS1653 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation ${ }^{*}$ at $25^{\circ} \mathrm{C}$ |  | DS3651, DS3653 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Cavity Package Molded Package | $1509 \mathrm{~mW}$ | Output Load Current, ( ${ }_{\text {OL }}$ ) |  | 16 | mA |
| Lead Temperature (Soldering, 10 seconds) | $147600^{\circ} \mathrm{C}$ | Differential-Mode Input |  |  |  |
| * Derate cavity package $10.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $11.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. |  | Voltage Range, $\mathrm{V}_{\text {IDR }}$Common-Mode InputVoltage Range ( $\mathrm{V}_{\text {ICR }}$ ) | -5.0 | +5.0 | $V_{D C}$ |
|  |  | -3.0 | +3.0 | $V_{D C}$ |
|  |  | Input Voltage Range (Any Input to GND), ( $\mathrm{V}_{\mathrm{IR}}$ ) | $-5.0$ | +3.0 | $V_{D C}$ |

## Electrical Characteristics

$V_{C C}=5 V_{D C}, V_{E E}=-5 V_{D C}, \operatorname{Min} \leq T_{A} \leq M a x$, unless otherwise noted $\quad($ Notes 2 and 3 )


## Switching Characteristics

$V_{C C}=5 V_{D C}, V_{E E}=-5 V_{D C}, T_{A}=25^{\circ} \mathrm{C}$ unless otherwise noted.

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPHL(D) | High-to-Low Logic Level Propagation Delay Time (Differential Inputs) | $5 \mathrm{mV}+\mathrm{V}_{1 \mathrm{~S}}$, (Figure 3) | $\begin{aligned} & \text { DS1651/ } \\ & \text { DS3651 } \end{aligned}$ |  | 23 | 45 | ns |
|  |  |  | $\begin{aligned} & \text { DS1653/ } \\ & \text { DS3653 } \end{aligned}$ |  | 22 | 50 | ns |
| tPLH(D) | Low-to-High Logic Level Propagation Delay Time (Differential Inputs) | $5 \mathrm{mV}+\mathrm{V}_{\text {IS }}$, (Figure 3) | $\begin{aligned} & \text { DS1651/ } \\ & \text { DS3651 } \\ & \hline \end{aligned}$ |  | 22 | 55 | ns |
|  |  |  | $\begin{aligned} & \hline \text { DS1653/ } \\ & \text { DS3653 } \end{aligned}$ |  | 24 | 65 | ns |
| tPOH(S) | TRI-STATE to High Logic Level Propagation Delay Time (Strobe) | (Figure 1) | $\begin{aligned} & \text { DS1651/ } \\ & \text { DS3651 } \end{aligned}$ |  | 16 | 21 | ns |
| tPHO(S) | High Logic Level to TRI-STATE Propagation Delay Time (Strobe) | (Figure 1) | DS1651/ <br> DS3651 |  | 7 | 18 | ns |
| tPOL(S) | TRI-STATE to Low Logic Level Propagation Delay Time (Strobe) | (Figure 1) | DS1651/ <br> DS3651 |  | 19 | 27 | ns |
| tPLO(S) | Low Logic Level to TRI-STATE Propagation Delay Time (Strobe) | (Figure 1) | $\begin{aligned} & \text { DS165.1/ } \\ & \text { DS3651 } \end{aligned}$ |  | 14 | 29 | ns |
| tPHL(S) | High-to-Low Logic Level Propagation Delay Time (Strobe) | (Figure 2) | $\begin{aligned} & \text { DS1653/ } \\ & \text { DS3653 } \end{aligned}$ |  | 16 | 25 | ns |
| tPLH(S) | Low-to-High Logic Level Propagation Delay Time (Strobe) | (Figure 2) | $\begin{aligned} & \text { DS1653/ } \\ & \text { DS3653 } \end{aligned}$ |  | 13 | 25 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3651, DS3653 and across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ range for the DS1651, DS1653. All typical values are for $T_{A}=25^{\circ} \mathrm{C}, V_{C C}=5 \mathrm{~V}$ and $V_{E E}=-5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.
Note 5: A parameter which is of primary concern when designing with sense amplifiers is, what is the minimum differential input voltage required at the sense amplifier input terminals to guarantee a given output logic state. This parameter is commonly referred to as threshold voltage. It is well known that design considerations of threshold voltage are plagued by input offset currents, bias currents, network source resistances, and voltage gain. As a design convenience, the DS1651, DS1653 and DS3651, DS3653 are specified to a parameter called input sensitivity (VIS). This parameter takes into consideration input offset currents and bias currents, and guarantees a minimum input differential voltage to cause a given output logic state with respect to a maximum source impedance of $200 \Omega$ at each input.

## AC Test Circuits and Switching Time Waveforms



Note. Output of channel B shown under test, other channels are tested similarly.


|  | V1 | V2 | s1 | $\mathbf{s 2}$ | $\mathbf{C}_{\mathbf{L}}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| tPLO(S) | 100 mV | GND | Closed | Closed | 15 pF |
| tPOL(S) | 100 mV | GND | Closed | Open | 50 pF |
| tPHO(S) | GND | 100 mV | Closed | Closed | 15 pF |
| tPOH(S) | GND | 100 mV | Open | Closed | 50 pF |

$\mathrm{C}_{\mathrm{L}}$ includes jig and probe capacitance.
$\mathrm{E}_{\text {IN }}$ waveform characteristics: $\mathrm{t}_{\mathrm{T} L H}$ and $\mathrm{t}_{\mathrm{THL}} \leq 10 \mathrm{~ns}$ measured 10\% to 90\%
$\mathrm{PRR}=1 \mathrm{MHz}$
Duty cycle $=50 \%$

FIGURE 1. Strobe Propagation Delay tPLO(S), tPOL(S), tPHL(S) and tPOH(S)


Note. Output of channel B shown under test, other channels are tested similarly.


Note. EIN waveform characteristics:
$\mathrm{t}_{\mathrm{T} L H}$ and t THL $\leq 10$ ns measured $10 \%$ to $90 \%$ $P R R=1 \mathrm{MHz}$, duty cycle $=500 \mathrm{~ns}$

FIGURE 2. Strobe Propagation Delay tPLH(S) and tPHL(S)


Note. Output of channel B shown under test, other channels are tested similarly.
S1 at " $A$ " for DS1653/DS3653, $C_{L}=15 \mathrm{pF}$ total for DS1653/DS3653
S1 at "B' for DS1651/DS3651, $C_{L}=50 \mathrm{pF}$ total for DS1651/DS3651

$\mathrm{E}_{\text {IN }}$ waveform characteristics:
${ }^{\mathrm{t}}$ TLH and $\mathrm{t}_{\mathrm{THL}} \leq 10$ ns measured $10 \%$ to $90 \%$ $P R R=1 \mathrm{MHz}$, duty cycle $=500 \mathrm{~ns}$

FIGURE 3. Differential Input Propagation Delay tPLH(D) and tPHL(D)

## Schematic Diagrams



DS1653/DS3653


Typical Applications (Continued)

## 4-Bit Parallel A/D Converter


$\underline{2^{\mathbf{O}}}=(\bar{A}+B)(\bar{C}+D)(\bar{E}+F)(\bar{H}+J)(\bar{K}+L)(\bar{M}+N)(\bar{P}+R)(\overline{\mathbf{S}})$
$\overline{2^{1}}=(\bar{B}+D)(\bar{F}+J)(\bar{L}+N)(\bar{R})$
$\overline{2^{2}}=(\bar{D}+J)(\bar{N})$
$2^{3}=\bar{J}$
Conversion time $\cong 50 \mathrm{~ns}$

Level Detector with Hysteresis


Transfer Characteristics and Equations for Level Detector with Hysteresis

$V_{\text {HIGH }}=V_{\text {REF }}+\frac{R 2\left[V_{\text {O }}(M A X)-V_{\text {REF }}\right]}{R 1+R 2}$
$V_{\text {LOW }}=V_{\text {REF }}+\frac{R 2\left[V_{\text {O(MIN }}-V_{\text {REF }}\right]}{R 1+R 2}$
Hysteresis Loop ( $\mathrm{V}_{\mathrm{H}}$ )
$\left.V_{H}=V_{\text {HIGH }}-V_{\text {LOW }}=\frac{R 2}{R 1+R_{2}}\left[V_{O(M A X}\right)-V_{O(M I N)}\right]$

## DS1671/DS3671 Bootstrapped Two Phase MOS Clock Driver

## General Description

The DS1671/DS3671 is a high speed dual MOS clock driver and interface circuit. Unique circuit design provides both very high speed operation and the ability to drive large capacitive loads. The device accepts standard TTL outputs and converts them to MOS logic levels. It may be driven from standard 54/74 and 54S/ 74 S series gates and flip-flops or from drivers such as the DS8830 or DM7440. The circuit can be used in both P-channel and N-channel MOS memory system drive applications.

The DS1671/DS3671 is intended to fulfill a wide variety of MOS interface requirements. As a MOS clock driver for long silicon gate shift registers, a single device can drive over 10 k bits at 5 MHz . Six devices provide input address and precharge drive for an 8 k by 16 -bit 1103 RAM memory system.

Each driver uses output bootstrapping to provide a higher voltage to the output stage, thus eliminating the need for an additional $V_{D D}$ supply. The bootstrapping function is accomplished by connecting a small value capacitor (typically 200 pF ) from each output to each drivers bootstrap node.

## Features

- Fast rise and fall times-20 ns with 1000 pF load
- High output swing-20V
- High output current drive $- \pm 1.5 \mathrm{~A}$
- TTL compatible inputs
- High rep rate-5 to 10 MHz depending on power dissipation
- Low power consumption in MOS " 0 " state-2 mW
- Swings to 0.4 V of GND for RAM address drive


## Connection Diagrams

Metal Can Package


TOP VIEW

Dual-In-Line Package


TOP VIEW
Order Number DS1671J.8, DS3671J-8 or DS3671N
See NS Package J08A or N08A

Dual-In-Line Package


Order Number DS1671J or DS3671J See NS Package J14A

## Typical Applications


*SEE GRAPH FOR VALUE
DS3671 Operating with Extra Supply to Inhance Output Voltage Level


Bootstrap Clock Driver Driven from a TTL Gate

Absolute Maximum Ratings
(Note 1)

| $\mathrm{V}^{+}-\mathrm{V}^{-}$Differential | 22 V |
| :--- | ---: |
| $\mathrm{~V}_{\mathrm{B}}-\mathrm{V}^{-}$Differential | 40 V |
| $\mathrm{~V}_{\mathrm{B}}-\mathrm{V}^{+}$Differential | 20 V |
| Input Voltage ( $V_{I N}-\mathrm{V}^{-}$) | 5.5 V |
| Input Current | 100 mA |
| Peak Output Current | 1.5 A |
| Storage Temperature Range |  |
| Lead Temperature (Soldering, 10 seconds) | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ | $300^{\circ} \mathrm{C}$ |
| $\quad$ Cavity Package (8-Pin) |  |
| Cavity Package (14-Pin) | 1150 mW |
| Molded Package | 1380 mW |
| Metal Can (TO-5) Package | 1040 mW |

## Operating Conditions

|  | MIN | MAX | UNITS |
| :--- | :---: | :---: | :---: |
| Supply Voltage |  |  |  |
| $\mathrm{V}^{+}-\mathrm{V}^{-}$Differential |  | 20 | V |
| $\mathrm{~V}_{\mathrm{B}}-\mathrm{V}^{-}$Differential |  | 40 | V |
| $\mathrm{~V}_{\mathrm{B}}-\mathrm{V}^{+}$Differential |  | 20 | V |
| Operating Temperature Range |  |  |  |
| DS3671 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| DS1671 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |

*Derate 8-pin cavity package $7.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate 14-pin cavity package $9.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $8.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate metal can (TO-5) package $4.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

## Electrical Characteristics (Notes 2 and 3 )

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | Logical "1" Input Voltage | $\mathrm{V}^{-}=0 \mathrm{~V}$ |  | 2.0 | 1.5 |  | V |
| $I_{\text {IH }}$ | Logical "1" Input Current | $\mathrm{V}_{\text {IN }}-\mathrm{V}^{-}=2.4 \mathrm{~V}$ |  |  | 10 | 15 | mA |
| $V_{\text {IL }}$ | Logical " 0 " Input Voltage | $\mathrm{V}^{-}=0 \mathrm{~V}$ |  |  | 0.6 | 0.4 | V |
| I/L | Logical " 0 " Input Current | $\mathrm{V}_{\text {IN }}-\mathrm{V}^{-}=0 \mathrm{~V}$ |  |  | -3 | -10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{B}} \geq \mathrm{V}^{+}+1.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}-\mathrm{V}^{-} \equiv 0.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{O}}=0 \mathrm{~mA} \end{aligned}$ | DS3671 | $\mathrm{V}^{+}-1.0$ | $\mathrm{V}^{+}-0.75$ |  | V |
|  |  |  | DS1671 | $\mathrm{V}^{+}-1.2$ | $\mathrm{V}^{+}-0.75$ |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical "0" Output Voltage | $\mathrm{V}_{1 \mathrm{~N}}-\mathrm{V}^{-}=2.4 \mathrm{~V}, \mathrm{I}_{0}=0 \mathrm{~mA}$ |  |  | $\mathrm{V}^{-}+0.6$ | $\mathrm{V}^{-}+1.0$ | V |
| $\mathrm{R}_{8}$ | Bootstrap Control Resistor |  |  | 1.1 | 2.0 | 3.3 | $k \Omega$ |
| ICcIon) | Supply Current One Side "ON" | $\begin{aligned} & \mathrm{V}^{+}-\mathrm{V}^{-}=20 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{~N}}-\mathrm{V}^{-}=2.4 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{B}}=\mathrm{V}^{+} \end{aligned}$ |  |  | 30 | 40 | mA |
| Iccofa) | Supply Current "OFF" | $\mathrm{V}^{+}-\mathrm{V}^{-}=20 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{~N}}-\mathrm{V}^{-}=0 \mathrm{~V}$ | DS3671 |  | 10 | 100 | $\mu \mathrm{A}$ |
|  |  |  | DS1671 |  | 50 | 500 | $\mu \mathrm{A}$ |

Switching Characteristics $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}^{+}=20 \mathrm{~V}, \mathrm{~V}^{-}=0 \mathrm{~V}$

|  | PARAMETER |  | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pdO}}$ | Propagation Delay to a Logical " 0 " | $R_{D}=10 \Omega, C_{L}=1000 \mathrm{pF}$ |  |  | 7.5 | 15 | ns |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Propagation Delay to a Logical " 1 " | $R_{D}=10 \Omega, C_{L}=1000 \mathrm{pF}$ |  |  | 12 | 15 | ns |
| $t_{r}$ | Rise Time | $\mathrm{R}_{\mathrm{D}}=10 \Omega$ | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 25 | 35 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ |  | 31 | 40 | ns |
| $t_{f}$ | Fall Time | $R_{D}=10 \Omega$ | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 30 | 40 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ |  | 38 | 50 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS1671 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3671. All typicals at $25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

## Typical Performance Characteristics



Input Current vs
Input Voltage

Turn-On and Turn-Off Time vs Temperature


Fall Time vs Load Capacitance


## Typical Performance Characteristics (Continued)

Rise Time vs Load Capacitance


Output Pulse Width When
Controlled Only by Input
Coupling Capacitor


## AC Test Circuit and Switching Time Waveforms



FREQUENCY $=1 \mathrm{MHz}$

Node Voltage Waveforms


Note 1: The fall tume has an exponential decay with the following time constant: $\mathrm{t}_{\mathrm{B}}=\mathrm{C}_{\mathrm{B}} \mathrm{R}_{\mathrm{B}}$ The range of values for $\mathbf{R}_{\mathbf{g}}$ (resistor tolerance, and temperature coefficient included) can be found in the table of electrical characteristics.
Note 2: The high current transient (as high as 1.5A) through the resistance of the external interconnecting $\mathrm{V}^{\boldsymbol{*}}$ lead during the output transition from the high state to the low state can appear as negative feedback to the input. If the external interconnecting lead from the driving circuit to $\mathrm{V}^{-}$is electrically long, or has significant DC resistance, it can subtract from the switching response.


Schematic Diagram (One Driver)


## DS3685 Hex TRI-STATE ${ }^{\circledR}$ Latch

## General Description

The DS3685 is a hex latch. PNP input transistors are used to reduce input currents, allowing large fan-out to these drivers. The circuit has Schottky-clamped transistor logic for minimum propagation delay, and TRI-STATE outputs which allow bus operation.
The circuit employs a fall-through latch which captures the data in parallel with the output, thereby eliminating the delay normally encountered in other latch circuits.

## Features

- TTL/LS compatible inputs
- PNP inputs minimize loading
- TRI-STATE outputs
- Fall-through latch design
- Minimum skew

TRI-STATE is a registered trademark of National Semiconductor Corp.
Logic and Connection Diagrams


Dual-In-Line Package


Order Number DS3685J or DS3685N See NS Package J16A or N16A
TL/F/5220-1

## Truth Table

| Input <br> Enable | Output <br> Disable | Data | Output | Operation |
| :---: | :---: | :---: | :---: | :--- |
| 1 | 0 | 1 | 0 | Data Feed-Through |
| 1 | 0 | 0 | 1 | Data Feed-Through <br> 0 |
| 0 | X | Q | Latched to Data Present <br> when Enable Went Low |  |
| X | 1 | X | $\mathrm{Hi}-\mathrm{Z}$ | High Impedance Output |

[^37]$\mathrm{Hi}-\mathrm{Z}=$ TRI-STATE mode

| Absolute Maximum Ratings (Note 1) |  |
| :--- | ---: |
| Supply Voltage, $\mathrm{V}_{\mathrm{C}}$ | 7 V |
| Logical """ Input Voltage | 7 V |
| Logical """ Input Voltage | -1.5 V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation" at $25^{\circ} \mathrm{C}$ |  |
| $\quad$ Cavity Package | 1433 mW |
| Molded Package | 1362 mW |
| "Derate cavity package $9.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above | $25^{\circ} \mathrm{C}$; derate |
| molded package $10.9 \mathrm{~mW} / /^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. |  |

## Operating Conditions

|  | Min | Max | Units |
| :--- | :---: | :---: | :---: |
| Supply Voltage $\left(V_{C C}\right)$ | 4.5 | 5.5 | V |
| Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

Electrical Characteristics (Notes 2 and 3)

| Parameter |  | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}(1)$ | Logical "1" Input Voltage |  |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IN }}(0)$ | Logical " 0 " Input Voltage |  |  |  |  | 0.8 | V |
| InN(1) | Logical "1" Input Current | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max}$ | Enable Inputs |  | 0.1 | 40 | $\mu \mathrm{A}$ |
|  |  |  | Data Inputs |  | 0.2 | 80 | $\mu \mathrm{A}$ |
| IN(0) | Logical "0" Input Current | $\mathrm{V}_{\mathrm{IN}}=0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max}$ | Enable Inputs |  | -50 | -300 | $\mu \mathrm{A}$ |
|  |  |  | Data Inputs |  | -100 | $-500$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {CLAMP }}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |  |  | -0.75 | -1.2 | V |
| los | Output Short-Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$, (Note 4) |  | -40 |  | -100 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$ | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | 2.5 | 3.5 |  | V |
|  |  |  | $\mathrm{IOH}=-10 \mu \mathrm{~A}$ | 2.8 | 3.8 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical "0" Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$ | $\mathrm{lOL}=20 \mathrm{~mA}$ |  | 0.4 | 0.5 | V |
|  |  |  | $\mathrm{IOL}=10 \mu \mathrm{~A}$ |  | 0.25 | 0.35 | V |
| $\mathrm{I}_{\mathrm{Hz}}$ | TRI-STATE Output Current | $\mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}$ to 2.4V, Output Disable $=2 \mathrm{~V}$ |  | -40 |  | 40 | $\mu \mathrm{A}$ |
| lcc | Power Supply Current | $V_{C C}=\text { Max, All Inputs }=3 \mathrm{~V}=0 \mathrm{~V} \text {, Enable }=3 \mathrm{~V}$ |  |  |  | 90 | mA |

Switching Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

|  | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {tPHL }}$ | Propagation Delay Time Low-to-High Level Output | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=280 \Omega$, (Figures 1 and 2) |  | 5.5 | 7.0 | ns |
| ${ }_{\text {tPLH }}$ | Propagation Delay Time, High-to-Low Level Output | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=280 \Omega$, (Figures 1 and 2) |  | 4.5 | 6.0 | ns |
| $\mathbf{t P H L}$ | Propagation Delay Time, Low-to-High Level Output | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=280 \Omega$, (Figures 1 and 2) |  | 8 |  | ns |
| $t_{\text {PLH }}$ | Propagation Delay Time, High-to-Low Level Output | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=280 \Omega$, (Figures 1 and 2) |  | 6 |  | ns |
| tset-UP | Set-Up Time on Data Input Before Input Enable Goes Low | - | 10 | 0 |  | ns |
| thold | Hold Time on Data Input After Input Enable Goes Low | - | 0 |  | . | ns |
| ${ }^{\text {t }}$ L | Delay from Disable Input to Logical "0" Level (from High Impedance State) | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, (Figures 1 and 3) |  | 8.2 | 15 | ns |
| ${ }^{\text {t }} \mathrm{H}$ | Delay from Disable Input to Logical "1" Level (from High Impedance State) | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, (Figures 1 and 3) |  | 17 | 24 | ns |
| $t_{L Z}$ | Delay from Disable Input to High Impedance State (from Logical "0" Level) | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, (Figures 1 and 4) |  | 7.7 | 14 | ns |
| $t_{H Z}$ | Delay from Disable Input to High Impedance State (from Logical "1" Level) | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, (Figures 1 and 4) | . | 5.5 | 12 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3685. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$. Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output should be shorted at one time.

## AC Test Circuit and Switching Time Waveforms



TL/F/5220-3
FIGURE 1


TL/F/5220-4
FIGURE 2


TL/F/5220-5


TL/F/5220-6

Input characteristics: PRR $\leq 1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{OUT}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
FIGURE 3
FIGURE 4

## Operating Waveforms



TL/F/5220-7
*When the Input Enable makes a positive transition the output will be indeterminate for a short duration.
The positive transition of the Input Enable normally occurs during a don't-care timing state at the output.

## DS16149/DS36149, DS16179/DS36179 Hex MOS Drivers

## General Description

The DS16149/DS36149 and DS16179/DS36179 are Hex MOS drivers with outputs designed to drive large capacitive loads up to 500 pF associated with MOS memory systems. PNP input transistors are employed to reduce input currents allowing the large fan-out to these drivers needed in memory systems. The circuit has Schottky-clamped transistor logic for minimum propagation delay, and a disable control that places the outputs in the logic " 1 " state (see truth table). This is especially useful in MOS RAM applications where a set of address lines has to be in the logic " 1 " state during refresh.

The DS16149/DS36149 has a $15 \Omega$ resistor in series with the outputs to dampen transients caused by the fast-
switching output. The DS16179/DS36179 has a direct low impedance output for use with or without an external resistor.

## Features

- High speed capabilities
- Typ 9 ns driving 50 pF
- Typ 29 ns driving 500 pF
- Built-in $15 \Omega$ damping resistor (DS16149/DS36149)
- Same pin-out as DM8096 and DM74366


## Schematic Diagram



## Connection Diagram

Dual-In-Line Package


Truth Table

| DISABLE INPUT |  | INPUT | OUTPUT |
| :---: | :---: | :---: | :---: |
| DIS 1 | DIS 2 |  |  |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | X | 1 |
| 1 | 0 | X | 1 |
| 1 | 1 | X | 1 |

X = Don't care

Order Number DS16149J, DS36149J, DS16179J, DS36179J, DS36149N or DS36179N See NS Package J16A or N16A


DC Electrical Characteristics (Notes 2 and 3 )

| PARAMETER |  | CONDITIONS |  |  | MIN | TYP | MAX | UNITS <br> V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIN(1) | Logical "1" Input Voltage |  |  |  | 2.0 |  |  |  |
| V IN(0) | Logical ' 0 " Input Voltage |  |  |  |  |  | 0.8 | V |
| $\operatorname{IN}(1)$ | Logical " 1 " Input Current | $V_{C C}=5.5 \mathrm{~V}$ | $\mathrm{V}_{1} \mathrm{~N}=5.5 \mathrm{~V}$ |  |  | 0.1 | 40 | $\mu \mathrm{A}$ |
| IIN(0) | Logical "0" Input Current | $V_{C C}=5.5 \mathrm{~V}$ | $V_{\text {IN }}=0.5 \mathrm{~V}$ |  |  | -50 | -250 | $\mu \mathrm{A}$ |
| $V_{\text {CLAMP }}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $1 / \mathrm{N}=-18 \mathrm{~mA}$ |  |  | -0.75 | -1.2 | V |
| $\mathrm{VOH}_{\text {, }}$ | Logical "1" Output Voltage (No Load) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{I}^{\mathrm{OH}}=-10 \mu \mathrm{~A}$ | DS16149/DS16179 | 3.4 | 4.3 |  | V |
|  |  |  |  | DS36149/DS36179 | 3.5 | 4.3 |  | V |
| VOL | Logical " 0 " Output Voltage (No Load) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | IOL $=10 \mu \mathrm{~A}$ | DS16149/DS16179 |  | 0.25 | 0.4 | V |
|  |  |  |  | DS36149/DS36179 |  | 0.25 | 0.35 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage (With Load) | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$ | $1 \mathrm{OH}=-1.0 \mathrm{~mA}$ | DS16149 | 2.4 | 3.5 |  | V |
|  |  |  |  | DS16179 | 2.5 | 3.5 |  | V |
|  |  |  |  | DS36149 | 2.6 | 3.5 |  | V |
|  |  |  |  | DS36179 | 2.7 | 3.5 |  | V |
| VOL | Logical " 0 " Output Voltage (With Load) | $V_{C C}=4.5 \mathrm{~V}$ | $\mathrm{IOL}=20 \mathrm{~mA}$ | DS16149 |  | 0.6 | 1.1 | V |
|  |  |  |  | DS16179 |  | 0.4 | 0.5 | V |
|  |  |  |  | DS36149 |  | 0.6 | 1.0 | V |
|  |  |  |  | DS36179 |  | 0.4 | 0.5 | V |
| 110 | Logical "1" Drive Current | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$, (Note 4) |  |  | -250 |  | mA |
| IOD | Logical "0" Drive Current | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{V}_{\text {OUT }}=4.5 \mathrm{~V}$, (Note 4) |  |  | 150 |  | mA ${ }^{\text {- }}$ |
| Icc | Power Supply Current | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$ | $\begin{aligned} & \text { Disable Inputs }=0 \mathrm{~V} \\ & \text { All Other Inputs }=3 \mathrm{~V} \end{aligned}$ |  |  | 33 | 60 | mA |
|  |  |  | All Inputs $=0 \mathrm{~V}$ |  |  | 14 | 20 | mA |

## Switching Characteristics $\left(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)($ (Note 4)

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ts+- | Storage Delay Negative Edge | (Figure 1) | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 4.5 | 7 | ns |
|  |  |  | $C_{L}=500 \mathrm{pF}$ |  | 7.5 | 12 | ns |
| ts-+ | Storage Delay Positive Edge | (Figure 1) | $C_{L}=50 \mathrm{pF}$ |  | 5 | 8 | ns |
|  |  |  | $C_{L}=500 \mathrm{pF}$ |  | 8 | 13 | ns |
| ${ }^{\text {t }}$ F | Fall Time | (Figure 1) | $C_{L}=50 \mathrm{pF}$ |  | 5 | 8 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 22 | 35 | ns |
| ${ }^{\text {tR }}$ | Rise Time | (Figure 1) | $C_{L}=50 \mathrm{pF}$ |  | 6 | 9 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 26 | 35 | ns |
| ${ }_{\text {t }}^{\text {LH }}$ | Delay from Disable Input to Logical " 1 " | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ to $\mathrm{Gnd}^{\text {, }} \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, (Figure 2) |  |  | 15 | 22 | ns |
| ${ }^{\text {thL }}$ | Delay from Disable Input to Logical " 0 " | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, (Figure 3) |  |  | 11 | 18 | ns |

## Notes

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS16149 and DS16179 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS36149 and DS36179. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: When measuring output drive current and switching response for the DS16179 and DS36179 a $15 \Omega$ resistor should be placed in series with each output. This resistor is internal to the DS16149/DS36149 and need not be added.

## AC Test Circuits and Switching Time Waveforms



FIGURE 3
*Internal on DS16149 and DS36149
Note 1: The pulse generator has the following characteristics: $Z_{O U T}=50 \Omega$ and PRR $\leq 1 \mathrm{MHz}$. Rise and fall times between $10 \%$ and $90 \%$ points $\leq 5 \mathrm{~ns}$.
Note 2: $C_{L}$ includes probe and jig capacitance.


## DS55325/DS75325 Memory Drivers General Description

The DS55325 and DS75325 are monolithic memory drivers which feature high current outputs as well as internal decoding of logic inputs. These circuits are designed for use with magnetic memories.
The circuit contains two 600 mA sink-switch pairs and two 600 mA source-switch pairs. Inputs $A$ and $B$ determine source selection while the source strobe ( $S_{1}$ ) allows the selected source turn on. In the same manner, inputs $C$ and $D$ determine sink selection while the sink strobe ( $\mathrm{S}_{2}$ ) allows the selected sink turn on.

Sink-output collectors feature an internal pull-up resistor in parallel with a clamping diode connected to $V_{\mathrm{CC} 2}$. This protects the outputs from voltage surges associated with switching inductive loads.

The source stage features Node $R$ which allows extreme flexibility in source current selection by controlling the amount of base drive to each source transistor. This method of setting the base drive brings the power associated with the resistor outside the package thereby allowing the circuit to
operate at higher source currents for a given junction temperature. If this method of source current setting is not desıred, then Nodes R and $\mathrm{R}_{\text {INT }}$ can be shorted externally activating, an internal resistor connected from $\mathrm{V}_{\mathrm{CC} 2}$ to Node R. This provides adequate base drive for source currents up to 375 mA with $\mathrm{V}_{\mathrm{CC} 2}=15 \mathrm{~V}$ or 600 mA with $\mathrm{V}_{\mathrm{CC} 2}=24 \mathrm{~V}$.
The DS55325 operates over the fully military temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, while the DS5325 operates from $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.

## Features

- 600 mA output capability
- 24 V output capability
- Dual sink and dual source outputs
- Fast switching tımes
- Source base drive externally adjustable
- Input clamping diodes
- TTL compatible

Schematic and Connection Diagrams



Order Number DS55325J, DS75325J, or DS75325N
See NS Package J14A or N14A

## Truth Table

| ADDRESS |  |  | INPUTS | STROBE INPUTS |  |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SOURCE | SINK |  | SOURCE |  | SINK | SOURCE |  | SINK |  |  |
| A | B | C | D | S1 | S2 | W | X | Y | Z |  |
| L | H | X | X | L | H | ON | OFF | OFF | OFF |  |
| H | L | X | X | L | H | OFF | ON | OFF | OFF |  |
| X | X | L | H | H | L | OFF | OFF | ON | OFF |  |
| X | X | H | L | H | L | OFF | OFF | OFF | ON |  |
| X | X | X | X | H | H | OFF | OFF | OFF | OFF |  |
| H | H | H | H | X | X | OFF | OFF | OFF | OFF |  |

$H=$ high level, $L=$ low level, $X=$ irrelevant
NOTE: Not more than one output is to be on at any one time.

# Absolute Maximum Ratings (Note 1) 

|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage $\mathrm{V}_{\mathrm{CC} 1}$ (Note 5) | 7 V | Temperature ( $T_{\text {A }}$ ) |  |  |  |
| Supply Voltage $\mathrm{V}_{\mathrm{CC} 2}$ (Note 5) | 25 V | DS55325 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Input Voltage (Any Address or Strobe Input) | \% 5.5V | DS75325 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |  |  |  |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  |  |  |  |  |
| Cavity Package | 1509 mW |  |  |  |  |
| Molded Package | 1476 mW |  |  |  |  |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |  |  |  |  |
| *Derate cavity package $10.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above 25 package $11.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. | C; derate molded |  |  |  |  |

Electrical Characteristics
(Notes 2 and 3 )

|  | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{1 H}$ | High Level Input Voltage | (Figures 1 and 2) |  |  | 2 |  |  | V |
| $V_{\text {IL }}$ | Low Level Input Voltage | (Figures 3 and 4) |  |  |  | , | 0.8 | $\checkmark$ |
| $V_{1}$ | Input Clamp Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=24 \mathrm{~V}, \mathrm{I}_{1 \mathrm{~N}}=-12 \mathrm{~mA}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \text { (Figure 5) } \end{aligned}$ |  |  |  | -1.3 | -1.7 | V |
| IOFF | Source Collectors Terminal "OFF" State Current | $V_{C C 1}=4.5 \mathrm{~V}, V_{\mathrm{CC} 2}=24 \mathrm{~V},$ <br> (Figure 1) | Full Range | DS55325 |  |  | 500 | $\mu \mathrm{A}$ |
|  |  |  |  | DS75325 |  |  | 200 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | DS55325 |  | 3 | 150 | $\mu \mathrm{A}$ |
|  |  |  |  | DS75325 |  | 3 | 200. | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Sink Output Voltage | $\mathrm{V}_{\mathrm{CC} 1}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=24 \mathrm{~V}$, I OUT $=0$, (Figure 2) |  |  | 19 | 23 |  | V |
| $V_{\text {SAT }}$ | Saturation Voltage Source Outputs | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=15 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=24 \Omega, \\ & \text { I SOURCE } \approx-600 \mathrm{~mA}, \\ & \text { (Figure 3), (Notes } 4 \text { and } 6 \text { ) } \end{aligned}$ | Full Range |  |  |  | 0.9 | V |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | DS55325 |  | 0.43 | 0.7 | V |
|  |  |  |  | DS75325 |  | 0.43 | 0.75 | V |
| $\mathrm{V}_{\text {SAT }}$ | Saturation Voltage Sink Outputs | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=15 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=24 \Omega, \\ & \left.\mathrm{I}_{\mathrm{SINK}} \approx 600 \mathrm{~mA}, \text { (Figure } 4\right), \\ & \text { (Notes } 4 \text { and } 6 \text { ) } \end{aligned}$ | Full Range |  |  |  | 0.9 | V |
|  |  |  | $T_{A}=25^{\circ} \mathrm{C}$ | DS55325 |  | 0.43 | 0.7 | V |
|  |  |  |  | DS75325 |  | 0.43 | 0.75 | V |
| 11 | Input Current at Maximum Input Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=24 \mathrm{~V}, \\ & \mathrm{~V}_{1}=5.5 \mathrm{~V}, \text { (Figure 5) } \end{aligned}$ | Address Inputs |  |  |  | 1 | mA |
|  |  |  | Strobe Inputs |  |  |  | 2 | mA |
| $I_{1 H}$ | High Level Input Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc} 2}=24 \mathrm{~V}, \\ & \mathrm{~V}_{1}=2.4 \mathrm{~V}, \text { (Figure } 5 \text { ) } \end{aligned}$ | Address Inputs |  |  | 3 | 40 | $\mu \mathrm{A}$ |
|  |  |  | Strobe Inputs |  |  | 6 | 80 | $\mu \mathrm{A}$ |
| $I_{1 L}$ | Low Level Input Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=24 \mathrm{~V}, \\ & \mathrm{~V}_{1}=0.4 \mathrm{~V}, \text { (Figure 5) } \end{aligned}$ | Address Inputs |  |  | -1 | -1.6 | mA |
|  |  |  | Strobe Inputs |  |  | -2 | -3.2 | mA |
| $I_{\text {CC OFF }}$ | Supply Current, All Sources and Sinks "OFF" | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=24 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C},(\text { Figure 6) } \end{aligned}$ | $V_{\text {CC1 }}$ |  |  | 14 | 22 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{CC} 2}$ |  |  | 7.5 | 20 | mA |
| ICCl | Supply Current From $\mathrm{V}_{\mathrm{CC} 1}$, <br> Either Sink "ON" | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC2}}=24 \mathrm{~V}, \mathrm{I}_{\mathrm{SINK}}=50 \mathrm{~mA}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C},(\text { Figure } 7) \end{aligned}$ |  |  |  | 55 | 70 | mA |
| $\mathrm{ICC2}$ | $\begin{aligned} & \text { Supply Current From } V_{\mathrm{CC} 2} \text {, } \\ & \text { Either Source "ON" } \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC1} 1}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=24 \mathrm{~V}, \mathrm{I}_{\text {SOURCE }}=-50 \mathrm{~mA}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \text { (Figure 8) } \end{aligned}$ |  |  |  | 32 | 50 | $\mathrm{mA}$ |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS55325 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS75325. All typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.
Note 5:Voltage values are with respect to network ground terminal.
Note 6: These parameters must be measured using pulse techniques. $\mathrm{t}_{\mathrm{W}}=200 \mu \mathrm{~s}$, duty cycle $\leq 2 \%$.

Switching Characteristics $\left.\mathrm{V}_{\mathrm{cC1}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}$ | Propagation Delay Time, Low-to-High | $\begin{aligned} & \mathrm{V}_{\mathrm{CC2}}=15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=24 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=25 \mathrm{pF},(\text { Figure } 9) \end{aligned}$ | Source Collectors |  | 25 | 50 | ns |
|  | Level Output |  | Sink Outputs |  | 20 | 45 | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay Time, High-to-Low Level Output | $\begin{aligned} & \mathrm{V}_{\mathrm{CC2} 2}=15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=24 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=25 \mathrm{pF},(\text { Figure } 9) \end{aligned}$ | Source Collectors |  | 25 | 50 | ns |
|  |  |  | Sink Outputs |  | 20 | 45 | ns |
| ${ }^{\text {tiLH }}$ | Transition Time, Low-to-High Level Output | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ | $\begin{aligned} & \text { Source Outputs, } \mathrm{V}_{\mathrm{CC} 2}=20 \mathrm{~V} \text {, } \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \text {, (Figure 10) } \end{aligned}$ |  | 55 |  | ns |
|  |  |  | Sink Outputs, $\mathrm{V}_{\mathrm{CC} 2}=15 \mathrm{~V}$, $R_{L}=24 \Omega$, (Figure 9) |  | 7 | 15 | ns |
| $\mathrm{t}_{\text {THL }}$ | Transition Time, High-to-Low Level Output | $C_{L}=25 \mathrm{pF}$ | $\begin{aligned} & \text { Source Outputs, } \mathrm{V}_{\mathrm{CC} 2}=20 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \text {, (Figure 10) } \end{aligned}$ |  | 7 |  | ns |
|  |  |  | Sink Outputs, $\mathrm{V}_{\mathrm{CC} 2}=15 \mathrm{~V}$, $R_{L}=24 \Omega$, (Figure 9) |  | 9 | 20 | ns |
| $t_{s}$ | Storage Time, Sink Outputs | $\mathrm{V}_{\mathrm{CC} 2}=15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=24 \Omega, \mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$, (Figure 9) |  |  | 15 | 30 | ns |

## DC Test Circuits


test table

| $A$ | $B$ | S1 |
| :---: | :---: | :---: |
| GND | GND | $2 V$ |
| $2 V$ | $2 V$ | GND |

figure 1. Ioff

TESt TABLE

| $\mathbf{C}$ | $\mathbf{D}$ | S2 | $\mathbf{Y}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: |
| 2 V | 4.5 V | GND | $\mathrm{V}_{\mathrm{OH}}$ | OPEN |
| GND | 4.5 V | 2 V | $\mathrm{~V}_{\mathrm{OH}}$ | OPEN |
| 4.5 V | 2 V | GND | OPEN | $\mathrm{V}_{\mathrm{OH}}$ |
| 4.5 V | GND | 2 V | OPEN | $\mathrm{V}_{\mathrm{OH}}$ |

FIGURE 2. $V_{I H}$ and $V_{O H}$

DC Test Circuits (Continued)


| $I_{1}, I_{1+}$ |  |  | TEST TABLES | $V_{1}, I_{\text {IL }}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { APPLY } V_{1}=5.5 \mathrm{~V} \\ \text { MEASURE } I_{1} \end{gathered}$ | GROUND | APPLY 5.5 V |  | APPLY $V_{1}=0.4 \mathrm{~V}$, MEASURE IIL | APPLY 5.5V |
| $\begin{gathered} \text { APPLY } V_{1}=2.4 \mathrm{~V} \\ \text { MEASURE } I_{1 H} \end{gathered}$ | GROUND | APPLY 5.5 V |  | $\text { APPLY } I_{1}=-10 \mathrm{~mA},$ MEASURE $V_{1}$ | APPLY 5.5 V |
| A | S1 | B, C, S2, D |  | A | S1, B, C, S2, D |
| S1 | A, B | C, S2, D |  | S1 | A, B, C, S2, D |
| B | S1 | A, C, S2, D |  | B | A, S1, C, S2, D |
| C | S2 | A, S1, B, D |  | C | A, S1, B, S2, D |
| S2 | C, D | A, S1, B |  | S2 | A, S1, B, C, D |
| D | S2 | A, S1, B, C |  | D | A, S1, B, C, S2 |

FIGURE 5. $V_{I}, I_{1}, I_{I H}$, and $I_{I L}$

DC Test Circuits (Continued)


FIGURE 6. ICC1(OFF) and ICC2(OFF)


FIGURE 7. ICC1, Either Sink On


TEST TABLE

| A | B | S1 |
| :---: | :---: | :---: |
| GND | 5V | GND |
| 5V | GND | GND |

FIGURE 8. ICC2, Either Source On

## DC Test Circuits (Continued)



FIGURE 9. Switching Times


TEST TABLE

| PARAMETER | OUTPUT UNDER TEST | INPUT | CONNECT TO 5V |
| :--- | :---: | :---: | :---: |
| tTLH and tTHL | Source output W | A and S1 | B, C, D, and S2 |
|  | Source output X | B and S1 | $\mathrm{A}, \mathrm{C}, \mathrm{D}$, and S2 |

FIGURE 10. Transition Times of Source Outputs

## Applications

## External Resistor Calculation

A typical magnetic-memory word drive requirement is shown in Figure 11. A source-output transistor of one DS75325 delivers load current ( $I_{L}$ ). The sink-output transistor of another DS75325 sinks this current.

The value of the external pull-up resistor ( $\mathrm{R}_{\text {ext }}$ ) for a particular memory application may be determined using the following equation:

$$
\begin{equation*}
R_{e x t}=\frac{16\left[V_{\mathrm{cc} 2(\min )}-V_{S}-2.2\right]}{I_{L}-1.6\left[V_{\mathrm{cc} 2(\text { min })}-V_{S}-2.9\right]} \tag{1}
\end{equation*}
$$

where: $R_{\text {ext }}$ is in $k \Omega$,
$V_{\mathrm{CC2}(\text { min })}$ is the lowest expected value of $\mathrm{V}_{\mathrm{CC} 2}$ in volts, $\mathrm{V}_{\mathrm{S}}$ is the source output voltage in volts with respect to ground, $I_{L}$ is in mA .

The power dissipated in resistor $\mathrm{R}_{\text {ext }}$ during the load current pulse duration is calculated using Equation 2.

$$
\begin{equation*}
\mathrm{P}_{\text {Rext }} \approx \frac{\mathrm{I}_{\mathrm{L}}}{16}\left[\mathrm{~V}_{\mathrm{CC} 2(\min )}-\mathrm{V}_{\mathrm{S}}-2\right] \tag{2}
\end{equation*}
$$

where: $P_{\text {Rext }}$ is in mW .

After solving for $\mathrm{R}_{\text {ext }}$, the magnitude of the source collector current (Ics) is determined from Equation 3.

$$
\begin{equation*}
I_{C S} \approx 0.94 I_{L} \tag{3}
\end{equation*}
$$

where: $I_{c s}$ is in mA.
As an example, let $\mathrm{V}_{\mathrm{cc} 2(\text { min })}=20 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{L}}=3 \mathrm{~V}$ while $I_{L}$ of 500 mA flows. Using Equation 1:

$$
R_{e x t}=\frac{16(20-3-2.2)}{500-1.6(20-3-2.9)}=0.5 \mathrm{k} \Omega
$$

and from Equation 2:

$$
\mathrm{P}_{\mathrm{Rext}} \approx \frac{500}{16}[20-3-2] \approx 470 \mathrm{~mW}
$$

The amount of the memory system current source ( ${ }_{\mathrm{cs}}$ ) from Equation 3 is:

$$
\mathrm{I}_{\mathrm{cs}} \approx 0.94(500) \approx 470 \mathrm{~mA}
$$

In this example the regulated source-output transistor base current through the external pull-up resistor ( $\mathrm{R}_{\mathrm{ext}}$ ) and the source gate is approximately 30 mA . This current and $\mathrm{I}_{\mathrm{Cs}}$ comprise $\mathrm{I}_{\mathrm{L}}$.


Note 1: For clarity, partial logic diagrams of two DS55325's are shown. Note 2: Source and sink shown are in different packages.

FIGURE 11. Typical Application Data

Memory Support

## DS75361 Dual TTL-to-MOS Driver

## General Description

The DS75361 is a monolithic integrated dual TTL-toMOS driver interface circuit. The device accepts standard TTL input signals and provides high-current and highvoltage output levels for driving MOS circuits. It is used to drive address, control, and timing inputs for several types of MOS RAMs including the 1103 and MM5270 and MM5280.

The DS75361 operates from standard TTL 5V supplies and the MOS $V_{\text {SS }}$ supply in many applications. The device has been optimized for operation with $\mathrm{V}_{\mathrm{cc} 2}$ supply voltage from 16 V to 20 V ; however, it is designed for use over à much wider range of $\mathrm{V}_{\mathrm{CC} 2}$.

## Features

- Capable of driving high-capacitance loads
- Compatible with many popular MOS RAMs
- $\mathrm{V}_{\mathrm{CC} 2}$ supply voltage variable over wide range to 24 V
- Diode-clamped inputs
- TTL compatible
- Operates from standard bipolar and MOS supplies
- High-speed switching
- Transient overdrive minimizes power dissipation
- Low standby power dissipation


Order Number DS75361J-8 or DS75361N
See NS Package J08A or N08A

Absolute Maximum Ratings
(Note 1)

| Supply Voltage Range of $\mathrm{V}_{\mathrm{CC} 1}$ (Note 1) | -0.5 V to 7 V |
| :---: | :---: |
| Supply Voltage Range of $\mathrm{V}_{\mathrm{CC} 2}$ | -0.5 V to 25 V |
| Input Voltage | 5.5 V |
| Inter-Input Voltage (Note 4) | 5.5 V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation ${ }^{*}$ at $25^{\circ} \mathrm{C}$ |  |
| Molded Package | 1022 mW |
| Lead Temperature 1/16 Inch from Case for |  |
| 60 Seconds: J Package | $300^{\circ} \mathrm{C}$ |
| Lead Temperature 1/16 Inch from Case for |  |
| 10 Seconds: N or P Package | $200^{\circ} \mathrm{C}$ |

## Operating Conditions

|  | MIN | MAX | UNITS |
| :--- | :--- | :---: | :---: |
| Supply Voltage $\left(V_{C C 1}\right)$ | 4.75 | 5.25 | $V$ |
| Supply Voltage $\left(V_{C C 2}\right)$ | 4.75 | 24 | $V$ |
| Operating Temperature $\left(T_{A}\right)$ | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

*Derate molded package $8.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.
Electrical Characteristics (Notes 2 and 3)

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | $\frac{\text { UNITS }}{V}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 H}$ | High-Level Input Voltage |  |  | 2 |  |  |  |
| $V_{1 L}$ | Low-Level Input Voltage |  |  |  |  | 0.8 | V |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{I}_{1}=-12$ |  |  |  | -1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-Level Output Voltage | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-50 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{CC2} 2}-1$ | $\mathrm{V}_{\mathrm{cc} 2}-0.7$ |  | V |
|  |  | $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-10 \mathrm{~mA}$ |  | $\mathrm{Vcc2}^{-2.3}$ | $V_{\mathrm{cc} 2}{ }^{-1.8}$ |  | V |
| $\mathrm{V}_{O L}$ | Low-Level Output Voltage | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}$ |  |  | 0.15 | 0.3 | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 2}=15 \mathrm{~V} \text { to } 24 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=2 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=40 \mathrm{~mA} \end{aligned}$ |  |  | 0.25 | 0.5 | V |
| $\mathrm{V}_{0}$ | Output Clamp Voltage | $\mathrm{V}_{1}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=20 \mathrm{~mA}$ |  |  |  | $\mathrm{V}_{\mathrm{CC} 2}+1.5$ | V |
| 1 | Input Current at Maximum Input Voltage | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  |  | 1 | mA |
| $I_{1 H}$ | High-Level Input Current | $V_{1}=2.4 \mathrm{~V}$ | A Inputs |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | E Input |  |  | 80 | $\mu \mathrm{A}$ |
| I/L | Low-Level Input Current | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ | A Inputs |  | -1 | -1.6 | mA |
|  |  |  | E Input |  | -2 | -3.2 | mA |
| ${ }^{\text {CCl }}$ (H) | Supply Current from $\mathrm{V}_{\mathrm{CC}}$, Both Outputs High | $V_{\mathrm{CC} 1}=5.25 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{CC} 2}=24 \mathrm{~V},$ <br> All Inputs at OV, No Load |  |  | 2 | 4 | mA |
| $\mathrm{I}_{\text {CC2 }}(\mathrm{H})$ | Supply Current from $\mathrm{V}_{\mathrm{CC} 2}$, Both Outputs High |  |  |  |  | 0.5 | mA |
| $\mathrm{I}_{\text {ccilL }}$. | Supply Current from $\mathrm{V}_{\mathrm{CC} 1}$, Both Outputs Low | $V_{\mathrm{cC} 1}=5.25 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{CC} 2}=24 \mathrm{~V},$All Inputs at 5V, No Load |  |  | 16 | 24 | mA |
| ${ }^{\text {cce2(L) }}$ | Supply Current from $\mathrm{V}_{\mathrm{CC} 2}$, Both Outputs Low |  |  |  | 7 | 11 | mA |
| $\mathrm{I}_{\mathrm{cc} 2}(\mathrm{~S})$ | Supply Current from $\mathrm{V}_{\text {CC2 }}$, Stand-by Condition | $V_{c c 1}=0$ <br> All Inputs | $V_{\mathrm{cc} 2}=24 \mathrm{~V},$ <br> , No Load |  |  | 0.5 | mA |

Switching Characteristics $\quad\left(\mathrm{V}_{\mathrm{CC} 1}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=20 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {DLH }}$ Delay Time, Low-to-High Level Output | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=390 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{D}}=10 \Omega \\ & \text { (Figure 1) } \end{aligned}$ |  | 11 | 20 | ns |
| $\mathrm{t}_{\text {DHL }}$ Delay Time, High-to-Low Level Output |  |  | 10 | 18 | ns |
| $\mathrm{t}_{\text {TLH }}$ Transition Time, Low-to-High Level Output |  |  | 25 | 40 | ns |
| $\mathrm{t}_{\text {THL }} \quad$ Transition Time, High-to-Low Level Output |  |  | 21 | 35 | ns |
| $\mathrm{t}_{\text {PLH }}$ Propagation Delay Time, Low-to-High Level Output |  | 10 | 36 | 55 | ns |
| $\mathrm{t}_{\text {PHL }} \quad$ Propagation Delay Time, High-to-Low Level Output |  | 10 | 31 | 47 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS75361. All typical values are for $\mathrm{T} A=25^{\circ} \mathrm{C}$ and $V_{C C 1}=5 \mathrm{~V}$ and $V_{C C 2}=20 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: This rating applies between the $A$ input of either driver and the common $E$ input.

## Typical Performance Characteristics

High-Level Output Voltage vs Output Current


Total Dissipation (Both Drivers) vs Frequency


Propagation Delay Time, Low-to-High Level Output vs $\mathrm{V}_{\mathrm{CC} 2}$ Supply Voltage


Low-Level Output Voltage vs Output Current


Propagation Delay Time, Low-to-High Level Output vs Ambient Temperature


Propagation Delay Time, High-to-Low Level Output vs $V_{C C 2}$ Supply Voltage


Propagation Delay Time, High-to-Low Level Output vs Load Capacitance


Voltage Transfer Characteristics


Propagation Delay Time, High-to-Low Level Output vs Ambient Temperature


Schematic Diagram (1/2 shown)


AC Test Circuit and Switching Time Waveforms


Note 1: The pulse generator has the following characteristics: $\mathrm{PRR}=1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{OUT}} \approx 50 \Omega$. Note 2: $\boldsymbol{C}_{\mathrm{L}}$ includes probe and jig capacitance.
FIGURE 1. Switching Times, Each Driver

## Typical Applications

The fast switching speeds of this device may produce undesirable output transient overshoot because of load or wiring inductance. A small series damping resistor may be used to reduce or eliminate this output transient
overshoot. The optimum value of the damping resistor to use depends on the specific load characteristics and switching speed. A typical value would be between $10 \Omega$ and $30 \Omega$ (Figure 3).


FIGURE 2. Interconnection of DS75361 Devices with 1103 RAM


FIGURE 3. Use of Damping Resistor to Reduce or Eliminate Output Transient Overshoot in Certain DS75361 Applications

## Thermal Information

## POWER DISSIPATION PRECAUTIONS

Significant power may be dissipated in the DS75361 driver when charging and discharging high-capacitance loads over a wide voltage range at high frequencies. The total dissipation curve shows the power dissipated in a typical DS75361 as a function of load capacitance and frequency. Average power dissipated by this driver can be broken into three components:

$$
P_{T(A V)}=P_{D C(A V)}+P_{C(A V)}+P_{S(A V)}
$$

where $P_{D C(A V)}$ is the steady-state power dissipation with the output high or low, $\mathrm{P}_{\mathrm{C}(\mathrm{AV})}$ is the power level during charging or discharging of the load capacitance, and $P_{S(A V)}$ is the power dissipation during switching between the low and high levels. None of these include energy transferred to the load and all are averaged over a full cycle.

The power components per driver channel are:

$$
\begin{aligned}
& P_{D C(A V)}=\frac{p_{L} t_{L}+p_{H} t_{H}}{T} \\
& P_{C(A V)} \approx C V_{C}^{2 f} \\
& P_{S(A V)}=\frac{p_{L H} t_{L H}+p_{H L} t_{H L}}{T}
\end{aligned}
$$

where the times are as defined in Figure 4.
$p_{L}, p_{H}, p_{L H}$, and $p_{H L}$ are the respective instantaneous levels of power dissipation and C is load capacitance.

The DS75361 is so designed that $P_{S}$ is a negligible portion of $P_{T}$ in most applications. Except at very high frequencies, $t_{L}+t_{H} \gg t_{L H}+t_{H L}$ so that $P_{S}$ can be
neglected. The total dissipation curve for no load demonstrates this point. The power dissipation contributions from both channels are then added together to obtain total device power.

The following example illustrates this power calculation technique. Assume both channels are operating identically with $\mathrm{C}=200 \mathrm{pF}, \mathrm{f}=2 \mathrm{MHz}, \mathrm{V}_{\mathrm{cc} 1}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{Cc} 2}=$ 20 V , and duty cycle $=60 \%$ outputs high ( $\mathrm{t}_{\mathrm{H}} / \mathrm{T}=0.6$ ). Also, assume $\mathrm{V}_{\mathrm{OH}}=19.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.1 \mathrm{~V}, \mathrm{P}_{\mathrm{S}}$ is negligible, and that the current from $\mathrm{V}_{\mathrm{CC} 2}$ is negligible when the output is high.

On a per-channel basis using data sheet values:

$$
\begin{aligned}
& P_{D C(A V)}= {\left[(5 \mathrm{~V})\left(\frac{2 \mathrm{~mA}}{2}\right)+(20 \mathrm{~V})\left(\frac{0 \mathrm{~mA}}{2}\right)\right](0.6)+} \\
& {\left[(5 \mathrm{~V})\left(\frac{16 \mathrm{~mA}}{2}\right)+(20 \mathrm{~V})\left(\frac{7 \mathrm{~mA}}{2}\right)\right](0.4) } \\
& P_{D C(A V)}=47 \mathrm{~mW} \text { per channel. } \\
& P_{C(A V)} \approx(200 \mathrm{pF})(19.2 \mathrm{~V})^{2}(2 \mathrm{MHz}) \\
& P_{C(A V)} \approx 148 \mathrm{~mW} \text { per channel. }
\end{aligned}
$$

For the total device dissipation of the two channels:

$$
\begin{aligned}
& P_{T(A V)} \approx 2(47+148) \\
& P_{T(A V)} \approx 390 m W \text { typical for total package. }
\end{aligned}
$$



FIGURE 4. Output Voltage Waveform

## DS75362 Dual TTL-to-MOS Driver

## General Description

The DS75362 is a dual monolithic integrated TTL-toMOS driver and interface circuit that accepts standard TTL input signals and provides high-current and highvoltage output levels suitable for driving MOS circuits. It is used to drive address, control, and timing inputs for several types of MOS RAMs including the 1103.

The DS75362 operates from the TTL 5V supply and the MOS $V_{S S}$ and $V_{B B}$ supplies in many applications. This device has been optimized for operation with $\mathrm{V}_{\mathrm{CC} 2}$ supply voltage from 16 V to 20 V , and with nominal $\mathrm{V}_{\mathrm{CC} 3}$ supply voltage from 3 V to 4 V higher than $\mathrm{V}_{\mathrm{cc} 2}$. However, it is designed so as to be usable over a much wider range of $\mathrm{V}_{\mathrm{CC} 2}$ and $\mathrm{V}_{\mathrm{CC}}$. In some applications the $V_{\text {cc3 }}$ power supply can be eliminated by connecting the $V_{\mathrm{CC}}$ pin to the $\mathrm{V}_{\mathrm{CC} 2}$ pin.

## Features

- Dual positive-logic NAND TTL-to-MOS driver
- Versatile interface circuit for use between TTL and high-current, high-voltage systems
- Capable of driving high-capacitance loads
- Compatible with many popular MOS RAMs
- $\mathrm{V}_{\mathrm{CC} 2}$ supply voltage variable over wide range to 24 V maximum
- $\mathrm{V}_{\mathrm{CC} 3}$ supply voltage pin available
- $V_{\mathrm{CC} 3}$ pin can be connected to $\mathrm{V}_{\mathrm{CC} 2}$ pin in some applications
- TTL compatible diode-clamped inputs
- Operates from standard bipolar and MOS supply voltages
- High-speed switching
- Transient overdrive minimizes power dissipation
- Low standby power dissipation


## Schematic and Connection Diagrams



Dual-In-Line Package


Order Number DS75362J-8 or DS75362N See NS Package J08A or N08A

Absolute Maximum Ratings (Note 1)

Supply Voltage Range of $\mathrm{V}_{\mathrm{CC}}$
Supply Voltage Range of $\mathrm{V}_{\mathrm{CC}}$
Supply Voltage Range of $\mathrm{V}_{\mathrm{CC}}$
Input Voltage
Inter-Input Voltage (Note 4)
Storage Temperature Range
Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ Molded Package
Lead Temperature (Soldering, 10 seconds)
*Derate molded package $8.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

Operating Conditions

|  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: |
| Supply Voltage ( $\mathrm{VCC1}^{\text {l }}$ ) | 4.75 | 5.25 | $\checkmark$ |
| Supply Voltage ( $\mathrm{VCC2}^{\text {) }}$ | 4.75 | 24 | v |
| Supply Voltage ( $\mathrm{VCC3}^{\text {) }}$ | $\mathrm{V}_{\mathrm{CC} 2}$ | 28 | V |
| Voltage Difference Between Supply Voltages: $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{CC}}$ | 0 | 10 | v |
| Operating Ambient Temperature Range ( $\mathrm{T}_{\mathrm{A}}$ ) | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

## Electrical Characteristics (Notes 2 and 3)

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | High-Level Input Voltage |  | 2 |  |  | V |
| $V_{\text {IL }}$ | Low-Level Input Voltage |  |  |  | 0.8 | V |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{I}_{1}=-12 \mathrm{~mA}$ |  |  | -1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-Level Output Voltage | $\mathrm{V}_{\mathrm{CC} 3}=\mathrm{V}_{\mathrm{CC} 2+3 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{~L}}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}}$ | $\mathrm{V}_{\mathrm{cc} 2}-0.3$ | $\mathrm{V}_{\mathrm{cc} 2}-0.1$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC3}}=\mathrm{V}_{\mathrm{CC2} 2}+3 \mathrm{~V}, \mathrm{~V}_{\text {IL }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-10 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{cc} 2-1.2}$ | $\mathrm{V}_{\mathrm{cc} 2-0.9}$ |  | V |
|  |  | $\mathrm{V}_{\text {CC3 }}=\mathrm{V}_{\mathrm{CC} 2}, \mathrm{~V}_{1 \mathrm{~L}}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-50 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC}_{2}-1}$ | $\mathrm{V}_{\mathrm{CC2} 2}-0.7$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC} 3}=\mathrm{V}_{\mathrm{CC} 2}, \mathrm{~V}_{\text {IL }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-10 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{cc} 2}-2.3$ | $\mathrm{V}_{\mathrm{cc} 2}-1.8$ |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low-Level Output Voltage | $V_{1 H}=2 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}$ |  | 0.15 | 0.3 | V |
|  |  | $\mathrm{V}_{\mathrm{CC} 3}=15 \mathrm{~V}$ to $28 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{H}}=2 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=40 \mathrm{~mA}$ |  | 0.25 | 0.5 | V |
| $\mathrm{V}_{0}$ | Output Clamp Voltage | $\mathrm{V}_{1}=0 \mathrm{~V}, \mathrm{IOH}=20 \mathrm{~mA}$ |  |  | $\mathrm{V}_{\mathrm{CC} 2}+1.5$ | V |
| 1 | Input Current at Maximum Input Voltage | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  | 1 | mA |
| $\mathrm{I}_{\text {IH }}$ | High-Level Input Current | $\mathrm{V}_{1}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Low-Level Input Current | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  | -1 | -1.6 | mA |
| $\mathrm{Icc1}^{(H)}$ | Supply Current from $\mathrm{V}_{\mathrm{CC} 1}$, <br> All Outputs High | $\begin{aligned} & V_{\mathrm{cc} 1}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc} 2}=24 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{cc} 3}=28 \mathrm{~V}, \text { All Inputs at } 0 \mathrm{~V}, \text { No Load } \end{aligned}$ |  | 2 | 4 | mA |
| $\mathrm{ICC2}^{(H)}$ | Supply Current from $\mathrm{V}_{\text {cc2 }}$, <br> All Outputs High |  |  | -1.1 | +0.25 | mA |
|  |  |  |  | -1.1 | -1.6 | mA |
| ${ }^{\text {'cc3(H) }}$ | Supply Current from $\mathrm{V}_{\mathrm{cc} 3}$. <br> All Outputs High |  |  | 1.1 | 1.8 | mA |
| ${ }^{\text {cc1(L) }}$ | Supply Current from $\mathrm{V}_{\mathrm{cc}}$, <br> All Outputs Low | $V_{\mathrm{cc} 1}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc} 2}=24 \mathrm{~V},$ <br> $\mathrm{V}_{\mathrm{cc} 3}=28 \mathrm{~V}$, All Inputs at 5 V , No Load |  | 15 | 23.5 | mA |
| ${ }^{\text {c cce2(L) }}$ | Supply Current from $\mathrm{V}_{\mathrm{cc} 2}$. <br> All Outputs Low |  |  |  | 1.5 | mA |
| ${ }^{\text {cce3(L) }}$ | Supply Current from $\mathrm{V}_{\mathrm{cc} 3}$. <br> All Outputs Low |  |  | 8 | 12.5 | mA |
| ${ }^{\text {cce2(H) }}$ | Supply Current from $V_{\text {CC2 }}$, All Outputs High | $\begin{aligned} & \mathrm{V}_{\mathrm{cc} 1}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc} 2}=24 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{cc} 3}=24 \mathrm{~V}, \text { All Inputs at } 0 \mathrm{~V}, \text { No Load } \end{aligned}$ |  |  | 0.25 | mA |
| ${ }^{1} \mathbf{C c 3 ( H )}$ | Supply Current from $\mathrm{V}_{\mathrm{CC} 3}$. <br> All Outputs High |  |  |  | 0.5 | mA |
| ${ }^{\text {ccc2(s) }}$ | Supply Current from $V_{\text {cce2 }}$, Stand-by Condition | $\begin{aligned} & \mathrm{V}_{\mathrm{cc} 1}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc} 2}=24 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{cc} 3}=24 \mathrm{~V}, \text { All Inputs at } 5 \mathrm{~V}, \text { No Load } \end{aligned}$ |  |  | 0.25 | mA |
| ${ }^{\text {cce3(S) }}$ | Supply Current from $\mathrm{V}_{\mathrm{CC} 3}$. Stand-by Condition |  |  |  | 0.5 | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} /$ max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS 75362 . All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $V_{C C 1}=5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{CC}}=24 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise doted. All values shown as max or min on absolute value basis.
Note 4: This rating applies between any two inputs of any one of the gates.

Switching Characteristics $\quad\left(\mathrm{V}_{\mathrm{cc} 1}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc} 2}=20 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc} 3}=24 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {DLH }}$ Delay Time, Low-to-High Level Output | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{D}}=24 \Omega, \\ & \text { (Figure 1) } \end{aligned}$ |  | 11 | 20 | ns |
| $\mathrm{t}_{\text {DHL }}$ Delay Time, High-to-Low Level Output |  |  | 10 | 18 | ns |
| $\mathrm{t}_{\text {TLH }}$ Transition Time, Low-to-High Level Output |  |  | 20 | 33 | ns |
| $\mathrm{t}_{\text {THL }}$ Transition Time, High-to-Low Level Output |  |  | 20 | 33 | ns |
| tpih Propagation Delay Time, Low-to-High Level Output |  | 10 | 31 | 48 | ns |
| $\mathrm{t}_{\text {PHL }} \quad$ Propagation Delay Time, High-to-Low Level Output |  | 10 | 30 | 46 | ns |

## AC Test Circuit and Switching Time Waveforms



Note 1: The pulse generator has the following characteristics: $P R R=1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{OUT}} \approx 50 \Omega 2$.
Note 2: $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
FIGURE 1. Switching Times, Each Driver

## Typical Performance Characteristics



High-Level Output Voltage vs Output Current


Low-Level Output Voltage Output Current



Propagation Delay Time,
High-to-Low Level Output vs
Ambient Temperature


Total Dissipation (Two Drivers) vs Frequency


Propagation Delay Time, Low-to-High Level Output vs Ambient Temperature


Propagation Delay Time, Low-to-High Level Output vs $V_{C C 2}$ Supply Voltage


Propagation Delay Time, High-to-Low Level Output vs $V_{C C 2}$ Supply Voltage


## Propagation Delay Time,

Low-to-High Level Output vs
Load Capacitance


Propagation Delay Time,
High-to-Low Level Output vs Load Capacitance


The fast switching speeds of this device may produce undesirable output transient overshoot because of load or wiring inductance. A small series damping resistor may be used to reduce or eliminate this output transient overshoot. The optimum value of the damping resistor depends on the specific load characteristics and switching speed. A typical value would be between $10 \Omega$ and $30 \Omega$ (Figure 2).


FIGURE 2. Use of Damping Resistor to Reduce or Eliminate Output Transient Overshoot In Certain DS75362 Applications.

## Thermal Information

## POWER DISSIPATION PRECAUTIONS

Significant power may be dissipated in the DS75362 driver when charging and discharging high-capacitance loads over a wide voltage range at high frequencies. The total dissipation curve shows the power dissipated in a typical DS75362 as a function of load capacitance and frequency. Average power dissipation by this driver can be broken into three components:

$$
P_{T(A V)}=P_{D C(A V)}+P_{C(A V)}+P_{S(A V)}
$$

where $P_{D C(A V)}$ is the steady-state power dissipation with the output high or low, $\mathrm{P}_{\mathrm{C}(\mathrm{AV})}$ is the power level during charging or discharging of the load capacitance, and $P_{S(A V)}$ is the power dissipation during switching between the low and high levels. None of these include energy transferred to the load and all are averaged over a full cycle.

The power components per driver channel are:

$$
\begin{aligned}
& P_{D C(A V)}=\frac{p_{L} t_{L}+p_{H} t_{H}}{T} \\
& P_{C(A V)} \approx C V_{C}^{2 f} \\
& P_{S(A V)}=\frac{p_{L H} t_{L H}+p_{H L} t_{H L}}{T}
\end{aligned}
$$

where the times are as defined in Figure 3.


FIGURE 3. Output Voltage Waveform
$p_{\mathrm{L}}, \mathrm{p}_{\mathrm{H}}, \mathrm{p}_{\mathrm{LH}}$, and $\mathrm{p}_{\mathrm{HL}}$ are the respective instantaneous levels of power dissipation and $C$ is load capacitance.

The DS75362 is so designed that $P_{S}$ is a negligible portion of $P_{T}$ in most applications. Except at very high frequencies, $t_{L}+t_{H} \gg t_{L H}+t_{H L}$ so that $P_{S}$ can be neglected. The total dissipation curve for no load demonstrates this point. The power dissipation contributions from two channels are then added together to obtain total device power.

The following example illustrates this power calculation technique. Assume two channels are operating identically with $\mathrm{C}=100 \mathrm{pF}, \mathrm{f}=2 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC1}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=$ $20 \mathrm{~V}, \mathrm{~V}_{\text {cc3 }}=24 \mathrm{~V}$ and duty cycle $=60 \%$ outputs high $\left(\mathrm{t}_{\mathrm{H}} / \mathrm{T}=0.6\right)$. Also, assume $\mathrm{V}_{\mathrm{OH}}=20 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.1 \mathrm{~V}$, $P_{S}$ is negligible, and that the current from $V_{C C 2}$ is negligible when the output is low.

On a per-channel basis using data sheet values:

$$
\begin{aligned}
& \mathrm{P}_{\mathrm{DC}(\mathrm{AV})=}\left[\left(5 \mathrm{~V}\left(\frac{4 \mathrm{~mA}}{4}\right)+(20 \mathrm{~V})\left(\frac{-2.2 \mathrm{~mA}}{4}\right)+(24 \mathrm{~V})\right.\right. \\
& \\
& \left.\left(\frac{2.2 \mathrm{~mA}}{4}\right)\right](0.6)+\left[(5 \mathrm{~V})\left(\frac{31 \mathrm{~mA}}{4}\right)+\right. \\
& \\
& \left.\quad(20 \mathrm{~V})\left(\frac{0 \mathrm{~mA}}{4}\right)+(24 \mathrm{~V})\left(\frac{16 \mathrm{~mA}}{4}\right)\right](0.4) \\
& \mathrm{P}_{\mathrm{DC}(\mathrm{AV})}= \\
& \mathrm{P}_{\mathrm{C}(\mathrm{AV})} \approx \\
& (100 \mathrm{pF})(19.9 \mathrm{~m})^{2}(2 \mathrm{MHz}) \\
& \mathrm{P}_{\mathrm{C}(\mathrm{AV})} \approx 79 \mathrm{~mW} \text { per channel channel. } \\
& \text { For the total device dissipation of the two channels } \\
& \mathrm{P}_{\mathrm{T}(\mathrm{AV})} \approx 2(58+79) \\
& \mathrm{P}_{\mathrm{T}(\mathrm{AV})} \approx 274 \mathrm{~mW} \text { typical for total package. }
\end{aligned}
$$

## DS75365 Quad TTL-to-MOS Driver

## General Description

The DS75365 is a quad monolithic integrated TTL-toMOS driver and interface circuit that accepts standard TTL input signals and provides high-current and highvoltage output levels suitable for driving MOS circuits. It is used to drive address, control, and timing inputs for several types of MOS RAMs including the 1103.

The DS75365 operates from the TTL 5 V supply and the MOS $V_{S S}$ and $V_{B B}$ supplies in many applications. This device has been optimized for operation with $\mathrm{V}_{\mathrm{CC} 2}$ supply voltage from 16 V to 20 V , and with nominal $\mathrm{V}_{\mathrm{Cc} 3}$ supply voltage from 3 V to 4 V higher than $\mathrm{V}_{\mathrm{CC} 2}$. However, it is designed so as to be usable over a much wider range of $\mathrm{V}_{\mathrm{CC} 2}$ and $\mathrm{V}_{\mathrm{CC}}$. In some applications the $V_{\text {cc3 }}$ power supply can be eliminated by connecting the $V_{\mathrm{Cc} 3}$ pin to the $\mathrm{V}_{\mathrm{CC} 2}$ pin.

## Features

m Quad positive-logic NAND TTL-to-MOS driver

- Versatile interface circuit for use between TTL and high-current, high-voltage systems
- Capable of driving high-capacitance loads
- Compatible with many popular MOS RAMs
- Interchangeable with Intel 3207
- $\mathrm{V}_{\mathrm{CC} 2}$ supply voltage variable over wide range to 24 V maximum
- $\mathrm{V}_{\mathrm{CC} 3}$ supply voltage pin available
- $V_{\mathrm{CC} 3}$ pin can be connected to $\mathrm{V}_{\mathrm{CC} 2}$ pin in some applications
- TTL compatible diode-clamped inputs
- Operates from standard bipolar and MOS supply voltages
- Two common enable inputs per gate-pair
- High-speed switching
a Transient overdrive minimizes power dissipation
- Low standby power dissipation


## Schematic and Connection Diagrams



Dual-In-Line Package


TOP VIEW
Positive Logic: $Y=\overline{A \cdot E 1 \cdot E 2}$
Order Number DS75365J or DS75365N
See NS Package J16A or N16A

## Absolute Maximum Ratings <br> (Note 1)

Supply Voltage Range of $\mathrm{V}_{\mathrm{CC}}$
Supply Voltage Range of $\mathrm{V}_{\mathrm{CC}}$
-0.5 V to 25 V
Supply Voltage Range of $\mathrm{V}_{\mathrm{CC}}$
Input Voltage
Inter-Input Voltage (Note 4)
Storage Temperature Range
Maximum Power Dissipation ${ }^{*}$ at $25^{\circ} \mathrm{C}$
Cavity Package Molded Package
Lead Temperature (Soldering, 10 seconds)
-0.5 V to 30 V
5.5 V
5.5 V
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
1509 mW
1476 mW
$300^{\circ} \mathrm{C}$

## Operating Conditions

| Supply Voltage ( $\mathrm{V}_{\mathrm{CC} 1}$ ) | $\begin{aligned} & \text { MIN } \\ & 4.75 \end{aligned}$ | $\begin{gathered} \text { MAX } \\ 5.25 \end{gathered}$ | UNITS <br> V |
| :---: | :---: | :---: | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC} 2}$ ) | 4.75 | 24 | V |
| Supply Voltage ( $\mathrm{VCC3}^{\text {) }}$ | $\mathrm{V}_{\mathrm{CC} 2}$ | 28 | V |
| Voltage Difference Between Supply Voltages: $\mathrm{V}_{\mathrm{CC}}{ }^{-} \mathrm{V}_{\mathrm{CC} 2}$ | 0 | 10 | V |
| Operating Ambient Temperature Range ( $\mathrm{T}_{\mathrm{A}}$ ) | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

*Derate cavity package $10.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded
package $11.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

## Electrical Characteristics

(Notes 2 and 3 )

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | High-Level Input Voltage |  |  | 2 |  |  | V |
| $V_{\text {IL }}$ | Low-Level Input Voltage |  |  |  |  | 0.8 | V |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{I}_{1}=-12 \mathrm{~mA}$ |  |  |  | -1.5 | v |
| $\mathrm{V}_{\mathrm{OH}}$ | High-Level Output Voltage | $\mathrm{V}_{\mathrm{CC} 3}=\mathrm{V}_{\mathrm{CC} 2}+3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{cc} 2}-0.3$ | $\mathrm{V}_{\mathrm{cc} 2}-0.1$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC3}}=\mathrm{V}_{\mathrm{CC2}}+3 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{~L}}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-10 \mathrm{~mA}$ |  | $V_{\mathrm{cc} 2}-1.2$ | $\mathrm{V}_{\mathrm{cc} 2}-0.9$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC3}}=\mathrm{V}_{\mathrm{CC2}}, \mathrm{~V}_{\text {IL }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-50 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{CC} 2}-1$ | $\mathrm{V}_{\mathrm{CC2} 2}-0.7$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC} 3}=\mathrm{V}_{\mathrm{CC} 2}, \mathrm{~V}_{\text {IL }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-10 \mathrm{~mA}$ |  | $\mathrm{V}_{\mathrm{cc} 2}-2.3$ | $\mathrm{V}_{\mathrm{cc} 2}-1.8$ |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low-Level Output Voltage | $\mathrm{V}_{1 \mathrm{H}}=2 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}$ |  |  | 0.15 | 0.3 | $v$ |
|  |  | $\mathrm{V}_{\mathrm{CC} 3}=15 \mathrm{~V}$ to $28 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{H}}=2 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=40 \mathrm{~mA}$ |  |  | 0.25 | 0.5 | V |
| $\mathrm{v}_{0}$ | Output Clamp Voltage | $\mathrm{V}_{1}=0 \mathrm{~V}, \mathrm{IOH}=20 \mathrm{~mA}$ |  |  |  | $\mathrm{V}_{\mathrm{cc2}}+1.5$ | v |
| $I_{1}$ | Input Current at Maximum Input Voltage | $V_{1}=5.5 \mathrm{~V}$ |  |  |  | 1 | mA |
| $I_{\text {H }}$ | High-Level Input Current | $V_{1}=2.4 \mathrm{~V}$ | A Inputs |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | E1 and E2 Inputs |  |  | 80 | $\mu \mathrm{A}$ |
| ILL | Low-Level Input Current | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ | A Inputs |  | -1 | -1.6 | mA |
|  |  |  | E1 and E2 Inputs |  | -2 | -3.2 | mA |
| $\mathrm{ICCl}_{(\mathrm{H})}$ | Supply Current from $\mathrm{V}_{\mathrm{cc} 1}$, <br> All Outputs High | $\begin{aligned} & \mathrm{V}_{\mathrm{cc} 1}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc} 2}=24 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{cc} 3}=28 \mathrm{~V}, \text { All Inputs at } 0 \mathrm{~V}, \text { No Load } \end{aligned}$ |  |  | 4 | 8 | mA |
| ${ }^{\text {cce2(H) }}$ | Supply Current from $\mathrm{V}_{\mathrm{Cc} 2}$, All Outputs High |  |  |  | -2.2 | +0.25 | mA |
|  |  |  |  |  | -2.2 | -3.2 | mA |
| ${ }^{\text {cce3(H) }}$ | Supply Current from $\mathrm{V}_{\mathrm{cc} 3}$, <br> All Outputs High |  |  |  | 2.2 | 3.5 | mA |
| ${ }^{\text {cci(L) }}$ | Supply Current from $\mathrm{V}_{\mathrm{CC}}$, <br> All Outputs Low | $\begin{aligned} & V_{\mathrm{cc} 1}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc} 2}=24 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{cc} 3}=28 \mathrm{~V}, \text { All Inputs at } 5 \mathrm{~V}, \text { No Load } \end{aligned}$ |  |  | 31 | 47 | mA |
| ${ }^{\text {cce2(L) }}$ | Supply Current from $\mathrm{V}_{\mathrm{cC} 2}$, <br> All Outputs Low |  |  |  | . | 3 | mA |
| ${ }^{\text {cc3(L) }}$ | Supply Current from $\mathrm{V}_{\mathrm{cc} 3}$, <br> All Outputs Low |  |  |  | 16 | 25 | mA |
| $\mathrm{ICC2(H)}$ | Supply Current from $\mathrm{V}_{\mathbf{C C 2}}$, All Outputs High | $\begin{aligned} & \mathrm{V}_{\mathrm{cC1} 1}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc} 2}=24 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{cc} 3}=24 \mathrm{~V}, \text { All Inputs at } 0 \mathrm{~V}, \text { No Load } \end{aligned}$ |  |  |  | 0.25 | mA |
| $I_{\mathrm{CC} 3(\mathrm{H})}$ | Supply Current from $V_{\text {cc3 }}$, <br> All Outputs High |  |  |  |  | 0.5 | mA |
| $\mathrm{I}_{\mathrm{cc} 2(\mathrm{~s})}$ | Supply Current from $\mathrm{V}_{\mathrm{CC} 2}$, <br> Stand-by Condition | $\begin{aligned} & V_{\mathrm{cC1}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc} 2}=24 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{cc} 3}=24 \mathrm{~V}, \text { All Inputs at } 5 \mathrm{~V} \text {, No Load } \end{aligned}$ |  |  |  | 0.25 | mA |
| ${ }^{\text {cce3(s) }}$ | Supply Current from $V_{\mathrm{cc}}$, <br> Stand-by Condition |  |  |  |  | 0.5 | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS75365. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $V_{C C 1}=5 \mathrm{~V}$ and $V_{C C 2}=20 \mathrm{~V}$ and $V_{C C 3}=24 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: This rating applies between any two inputs of any one of the gates.

Switching Characteristics $\left(\mathrm{V}_{\mathrm{cc} 1}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc} 2}=20 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc} 3}=24 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tolh Delay Time, Low-to-High Level Output | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{D}}=24 \Omega, \\ & \text { (Figure 1) } \end{aligned}$ |  | 11 | 20 | ns |
| $t_{\text {OHL }}$ Delay Time, High-to-Low Level Output |  |  | 10 | 18 | ns |
| $\mathrm{t}_{\text {TLH }} \quad$ Transition Time, Low-to-High Level Output |  |  | 20 | 33 | ns |
| ${ }_{\text {t }}^{\text {HL }}$ L $\quad$ Transition Time, High-to-Low Level Output |  |  | 20 | 33 | ns |
| $\mathrm{t}_{\text {PLH }}$ Propagation Delay Time, Low-to-High Level Output |  | 10 | 31 | 48 | ns |
| $\mathrm{t}_{\text {PHL }}$ Propagation Delay Time, High-to-Low Level Output |  | 10 | 30 | 46 | ns |

## AC Test Circuit and Switching Time Waveforms



Note 1: The pulse generator has the following characteristics: $P R R=1 \mathrm{MHz}, Z_{\text {our }} \approx 50 \Omega$.
Note 2: $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.

## FIGURE 1. Switching Times, Each Driver

## Typical Performance Characteristics



High-Level Output Voltage vs Output Current


Low-Level Output Voltage Output Current



## Typical Applications

The fast switching speeds of this device may produce undesirable output transient overshoot because of load or wiring inductance. A small series damping resistor may be used to reduce or eliminate this output transient
overshoot. The optimum value of the damping resistor depends on the specific load characteristics and switching speed. A typical value would be between $10 \Omega$ and $30 \Omega$ (Figure 3).


FIGURE 2. Interconnection of DS75365 Devices With 1103-Type Silicon-Gate MOS RAM


FIGURE 3. Use of Damping Resistor to Reduce or Eliminate Output Transient Overshoot In Certain DS75365 Applications

## Thermal Information

## POWER DISSIPATION PRECAUTIONS

Significant power may be dissipated in the DS75365 driver when charging and discharging high-capacitance loads over a wide voltage range at high frequencies. The total dissipation curve shows the power dissipated in a typical DS75365 as a function of load capacitance and frequency. Average power dissipation by this driver can be broken into three components:

$$
P_{T(A V)}=P_{D C(A V)}+P_{C(A V)}+P_{S(A V)}
$$

where $\mathrm{P}_{\mathrm{DC}(\mathrm{AV})}$ is the steady-state power dissipation with the output high or low, $\mathrm{P}_{\mathrm{C}(\mathrm{AV})}$ is the power level during charging or discharging of the load capacitance, and $P_{S(A V)}$ is the power dissipation during switching between the low and high levels. None of these include energy transferred to the load and all are averaged over a full cycle.

The power components per driver channel are:

$$
\begin{aligned}
& P_{D C(A V)}=\frac{p_{L} t_{L}+p_{H} t_{H}}{T} \\
& P_{C(A V)} \approx C V_{C}{ }^{2} f \\
& P_{S(A V)}=\frac{p_{L H} t_{L H}+p_{H L} t_{H L}}{T}
\end{aligned}
$$

where the times are as defined in Figure 4.
$p_{L}, p_{H}, p_{L H}$, and $p_{H L}$ are the respective instantaneous levels of power dissipation and C is load capacitance.

The DS75365 is so designed that $P_{S}$ is a negligible portion of $P_{T}$ in most applications. Except at very high frequencies, $t_{L}+t_{H} \gg t_{L H}+t_{H L}$ so that $P_{S}$ can be
neglected. The total dissipation curve for no load demonstrates this point. The power dissipation contributions from all four channels are then added together to obtain total device power.

The following example illustrates this power calculation technique. Assume all four channels are operating identically with $\mathrm{C}=100 \mathrm{pF}, \mathrm{f}=2 \mathrm{MHz}, \mathrm{V}_{\mathrm{cc} 1}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc} 2}=$ $20 \mathrm{~V}, \mathrm{~V}_{\text {cc3 }}=24 \mathrm{~V}$ and duty cycle $=60 \%$ outputs high $\left(\mathrm{t}_{\mathrm{H}} / \mathrm{T}=0.6\right)$. Also, assume $\mathrm{V}_{\mathrm{OH}}=20 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.1 \mathrm{~V}$, $P_{S}$ is negligible, and that the current from $V_{C C 2}$ is negligible when the output is low.

On a per-channel basis using data sheet values:

$$
\begin{align*}
P_{\mathrm{DC}(\mathrm{AV})}= & {\left[\left(5 \mathrm{~V}\left(\frac{4 \mathrm{~mA}}{4}\right)+(20 \mathrm{~V})\left(\frac{-2.2 \mathrm{~mA}}{4}\right)+(24 \mathrm{~V})\right.\right.} \\
& \left.\left(\frac{2.2 \mathrm{~mA}}{4}\right)\right](0.6)+\left[(5 \mathrm{~V})\left(\frac{31 \mathrm{~mA}}{4}\right)+\right. \\
& \left.(20 \mathrm{~V})\left(\frac{0 \mathrm{~mA}}{4}\right)+(24 \mathrm{~V})\left(\frac{16 \mathrm{~mA}}{4}\right)\right](0.4)  \tag{0.4}\\
P_{\mathrm{DC}(\mathrm{AV})}= & 58 \mathrm{~mW} \text { per channel } \\
P_{\mathrm{C}(\mathrm{AV})} \approx & (100 \mathrm{pF})(19.9 \mathrm{~V})^{2}(2 \mathrm{MHz}) \\
\mathrm{P}_{\mathrm{C}(\mathrm{AV})} \approx & 79 \mathrm{~mW} \text { per channel. }
\end{align*}
$$

For the total device dissipation of the four channels:
$P_{T(A V)} \approx 4(58+79)$
$P_{T(A V)} \approx 548 \mathrm{~mW}$ typical for total package.


FIGURE 4. Output Voltage Waveform

# Applying Modern Clock Drivers to MOS Memories 

National Semiconductor Application Note 76<br>B. Siegel<br>M. Scott<br>October 1975

## INTRODUCTION

MOS memories present unique system and circuit challenges to the engineer since they require precise timing of input wave forms. Since these inputs present large capacitive loads to drive circuits, it is often that timing problems are not discovered until an entire system is constructed. This paper covers the practical aspects of using modern clock drivers in MOS memory systems. Information includes selection of packages and heat sinks, power dissipation, rise and fall time considerations, power supply decoupling, system clock line ringing and crosstalk, input coupling techniques, and example calculations. Applications covered include driving various types shift registers and RAM's (Random Access Memories) using logical control as well as other techniques to assure correct non-overlap of timing waveforms.

Although the information given is generally applicable to any type of driver, monolithic integrated circuit drivers, the DSO025, DSOO26 and DSOO56 are selected as examples because of their low cost.

The DSOO25 was the first monolithic clock driver. It is intended for applications up to one megacycle where low cost is of prime concern. Table I illustrates its performance while Appendix I describes its circuit operation. Its monolithic, rather than hybrid or module construction, was made possible by a new high voltagegold doped process utilizing a collector sinker to minimize $V_{\text {CESAT }}$.

The DS0026 is a high speed, low cost, monolithic clock driver intended for applications above one megacycle. Table II illustrates its performance characteristics while its unique circuit design is presented in Appendix II. The DS0056 is a variation of the DSOO26 circuit which allows the system designer to modify the output performance of the circuit. The DS0056 can be connected (using a second power supply) to increase the positive output voltage level and reduce the effect of cross coupling capacitance between the clock lines in the system. Of course the above are just examples of the many different types that are commercially available. Other National Semiconductor MOS interface circuits are listed in Appendix III.

The following section will hopefully allow the design engineer to select and apply the best circuit to his particular application while avoiding common system problems.

## PRACTICAL ASPECTS OF USING <br> MOS CLOCK DRIVERS

## Package and Heat Sink Selection

Package type should be selected on power handling capability, standard size, ease of handling, availability of sockets, ease or type of heat sinking required, reliability and cost. Power handling capability for various packages is illustrated in Table III. The following guidelines are recommended:

TABLE I. DSO025 Characteristics

| PARAMETER | CONDITIONS $\left(\mathrm{V}^{+}-\mathrm{V}^{-}\right)=17 \mathrm{~V}$ | VALUE | UNITS |
| :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {ON }}$ |  | 15 | ns |
| $\mathrm{t}_{\text {OFF }}$ | $\mathrm{C}_{I N}=0.0022 \mu \mathrm{~F}, \mathrm{R}_{\mathbb{N}}=0 \Omega$ | 30 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | $\mathrm{C}_{\mathrm{L}}=0.0001 \mu \mathrm{~F}, \mathrm{R} 0=50 \Omega$ | 25 | ns |
| $\mathrm{t}_{\mathrm{f}}$ |  | 150 | ns |
| Positive Output Voltage Swing | $\mathrm{V}_{I N}-\mathrm{V}^{-}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=-1 \mathrm{~mA}$ | $\mathrm{~V}^{+}-0.7$ | V |
| Negative Output Voltage Swing | $\mathrm{I}_{\mathbb{N}}=10 \mathrm{~mA}, \mathrm{I}_{\mathrm{OUT}}=1 \mathrm{~mA}$ | $\mathrm{~V}^{-}+1.0$ | V |
| On Supply Current $\left(\mathrm{V}^{+}\right)$ | $\mathrm{I}_{\mathbb{N}}=10 \mathrm{~mA}$ | 17 | mA |

TABLE II. DS0026 Characteristics

| PARAMETER | CONDITIONS $\left(\mathrm{V}^{+}-\mathrm{V}^{-}\right)=17 \mathrm{~V}$ | VALUE | UNITS |
| :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {ON }}$ |  | 7.5 | ns |
| $\mathrm{t}_{\text {OFF }}$ | $\mathrm{C}_{I N}=0.001 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{IN}}=0 \Omega$ | 7.5 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | $\mathrm{RO}=50 \Omega, \mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ | 25 | ns |
| $\mathrm{t}_{\mathrm{f}}$ |  | 25 | ns |
| Positive Output Voltage Swing | $\mathrm{V}_{\mathrm{IN}-\mathrm{V}^{-}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=-1 \mathrm{~mA}}$ | $\mathrm{~V}^{+}-0.7$ | V |
| Negative Output Voltage Swing | $\mathrm{I}_{\mathbb{N}}=10 \mathrm{~mA}, \mathrm{I}_{\mathrm{OUT}}=1 \mathrm{~mA}$ | $\mathrm{~V}^{-}+0.5$ | V |
| On Supply Current $\left(\mathrm{V}^{+}\right)$ | $\mathrm{I}_{\mathbb{N}}=10 \mathrm{~mA}$ | 28 | mA |

The TO-5 (" $\mathrm{H}^{\prime \prime}$ ) package is rated at 750 mW still air (derate at $200^{\circ} \mathrm{C} / \mathrm{W}$ above $25^{\circ} \mathrm{C}$ ) soldered to PC board. This popular cavity package is recommended for small systems. Low cost (about 10 cents) clip-on heat sink increases driving capability by $50 \%$.

The 8-pin (" ${ }^{\prime \prime}$ ") molded mini-DIP is rated at 600 mW still air (derate at $90^{\circ} \mathrm{C} / \mathrm{W}$ above $25^{\circ} \mathrm{C}$ ) soldered to PC board (derate at 1.39 W ). Constructed with a special copper lead frame, this package is recommended for medium size commercial systems particularly where automatic insertion is used. (Please note for prototype work, that this package is only rated at 600 mW when mounted in a socket and not one watt until it is soldered down.)

To TO-8 (" $\mathrm{G}^{\prime \prime}$ ) package is rated at 1.5 W still air (derate at $100^{\circ} \mathrm{C} / \mathrm{W}$ above $25^{\circ} \mathrm{C}$ ) and 2.3 W with clip-on heat sink (Wakefield type 215-1.9 or equivalent-derate at $15 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ ). Selected for its power handling capability and moderate cost, this hermetic package will drive very large systems at the lowest cost per bit.

Additional information is given in the section of this data book on Maximum Power Dissipation (page 2).

## Power Dissipation Considerations

The amount of registers that can be driven by a given clock driver is usually limited first by internal power dissipation. There are four factors:

1. Package and heat sink selection
2. Average dc power, $P_{D C}$
3. Average ac power, $\mathrm{P}_{\mathrm{AC}}$
4. Numbers of drivers per package, $n$

From the package heat sink, and maximum ambient temperature one can determine $P_{\text {MAX }}$, which is the maximum internal power a device can handle and still operate reliably. The total average power dissipated in a driver is the sum of dc power and ac power in each driver times the number of drivers. The total of which must be less than the package power rating.

$$
\begin{equation*}
P_{D I S S}=n \times\left(P_{A C}+P_{D C}\right) \leq P_{M A X} \tag{1}
\end{equation*}
$$

Average dc power has three components: input power, power in the "OFF" state (MOS logic " 0 ") and power in the "ON" state (MOS logic " 1 ").

$$
\begin{equation*}
P_{D C}=P_{I N}+P_{O F F}+P_{O N} \tag{2}
\end{equation*}
$$

For most types of clock drivers, the first two terms are negligible (less than 10 mW ) and may be ignored.

Thus:

$$
P_{D C} \cong P_{O N}=\frac{\left(V^{+}-V^{-}\right)^{2}}{R e q} \times(D C)
$$

where:

$$
\begin{align*}
\mathrm{V}^{+}-\mathrm{V}^{-} & =\text {Total voltage across the driver } \\
\text { Req } & =\text { Equivalent device resistance in the } \\
& \text { "ON" state } \\
& =\mathrm{V}^{+}-\mathrm{V}^{-} I_{\mathrm{S}(\mathrm{ON})}  \tag{3}\\
\mathrm{DC} \quad & =\text { Duty Cycle } \\
& =\frac{\text { "ON" Time }}{\text { "ON" Time }+ \text { "OFF" Time }}
\end{align*}
$$

For the DSOO25, Req is typically $1 \mathrm{k} \Omega$ while Req is typically $600 \Omega$ for the DS0026. Graphical solutions for $P_{D C}$ appear in Figure 1. For example if $\mathrm{V}^{+}=+5 \mathrm{~V}$, $\mathrm{V}^{-}=-12 \mathrm{~V}, \operatorname{Req}=500 \Omega$, and $\mathrm{DC}=25 \%$, then $\mathrm{P}_{\mathrm{DC}}=$ 145 mW . However, if the duty cycle was only $5 \%$, $P_{D C}=29 \mathrm{~mW}$. Thus to maximize the number of registers that can be driven by a given clock driver as well as minimizing average system power, the minimum allowable clock pulse width should be used for the particular type of MOS register.


FIGURE 1. PDC vs Duty Cycle

In addition to $P_{D C}$, the power driving a capacitive load is given approximately by:

$$
\begin{equation*}
P_{A C}=\left(V^{+}-V^{-}\right)^{2} \times f \times C_{L} \tag{4}
\end{equation*}
$$

where:

$$
\begin{aligned}
& f=\text { Operating frequency } \\
& C_{L}=\text { Load capacitance }
\end{aligned}
$$

Graphical solutions for $P_{A C}$ are illustrated in Figure 2. Thus, any type of clock driver will dissipate internally 290 mW per MHz per thousand pF of load. At 5 MHz , th.is would be 1.5 W for a 1000 pF load. For long shift register applications, the driver with the highest package power rating will drive the largest number of bits.

Combining equations (1), (2), (3) and (4) yields a criterion for the maximum load capacitance which can be driven by a given driver:


FIGURE 2. PAC vs PRF

$$
\begin{equation*}
C_{L} \leq \frac{1}{f}\left[\frac{P_{M A X}}{n\left(V^{+}-V^{-}\right)^{2}}-\frac{(D C)}{R e q}\right] \tag{5}
\end{equation*}
$$

As an example, the DSO025CN can dissipate 890 mW at $T_{A}=70^{\circ} \mathrm{C}$ when soldered to a printed circuit board. Req is approximately equal to 1 k . For $\mathrm{V}^{+}=5 \mathrm{~V}, \mathrm{~V}^{-}=$ $-12 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$, and $\mathrm{dc}=20 \%, \mathrm{C}_{\mathrm{L}}$ is:

$$
\begin{aligned}
& C_{L} \leq \frac{1}{10^{6}}\left[\frac{\left(890 \times 10^{-3}\right)}{(2)(17)^{2}}-\frac{0.2}{1 \times 10^{3}}\right] \\
& C_{L} \leq 1340 \mathrm{pF} \text { (each driver) }
\end{aligned}
$$

A typical application might involve driving an MM5013 triple 64-bit shift register with the DS0025. Using the conditions above and the clock line capacitance of the MM5013 of 60 pF , a single DS0025 can drive $1340 \mathrm{pF} /$ 60 pF , or $00 \mathrm{MM5013}$ 's.

In summary, the maximum capacitive load that any clock driver can drive is determined by package type and rating, heat sink technique, maximum system ambient temperature, ac power (which depends on frequency, voltage across the device, and capacitive load) and dc power (which is principally determined by duty cycle).

## Rise and Fall Time Considerations

In general rise and fall times are determined by (a) clock driver design, (b) reflected effects of heavy external load, and (C) peak transient current available. Details of these are included in Appendixes I and II. Figures AI-3, Al-4, All-2 and Alll-3 illustrate performance under various operating conditions. Under light loads, performance is determined by internal design of the driver; for moderate loads, by load $C_{L}$ being reflected (usually as $C_{L / \beta}$ ) into the driver, and for large loads by peak output current where:

$$
\frac{\Delta V}{\Delta T}=\frac{\text { IOUT PEAK }}{C_{L}}
$$

Logic rise and fall times must be known in order to assure non-overlap of system timing.

Note the definition of rise and fall times in this application note follow the convention that rise time is the transition from logic " 0 " to logic " 1 " levels and vice versa for fall times. Since MOS logic is inverted from normal TTL, "rise time" as used in this note is "voltage fall" and "fall time" is "voltage rise."

## Power Supply Decoupling

Although power supply decoupling is a wide spread and accepted practice, the question often arises as to how much and how often. Our own experience indicates that each clock driver should have at least $0.1 \mu \mathrm{~F}$ decoupling to ground at the $\mathrm{V}^{+}$and $\mathrm{V}^{-}$supply leads. Capacitors should be located as close as is physically possible to each driver. Capacitors should be non-inductive ceramic discs. This decoupling is necessary because currents in the order of 0.5 to 1.5 amperes flow during logic transitions.

There is a high current transient (as high as 1.5 A ) during the output transition from high to low through the $\mathrm{V}^{-}$lead. If the external interconnecting wire from the driving circuit to the $\mathrm{V}^{-}$lead is electrically long, or has significant dc resistance the current transient will appear as negative feedback and subtract from the switching response. To minimize this effect, short interconnecting wires are necessary and high frequency power supply decoupling capacitors are required if $\mathrm{V}^{-}$is different from the ground of the driving circuit.

## Clock Line Overshoot and Cross Talk

Overshoot: The output waveform of a clock driver can, and often does, overshoot. It is particularly evident on faster drivers. The overshoot is due to the finite inductance of the clock lines. Since most MOS registers require that clock signals not exceed $V_{S S}$, some method must be found in large systems to eliminate overshoot. A straightforward approach is shown in Figure 3. In this instance,


FIGURE 3. Use of Damping Resistor to Eliminate Clock Overshoot
a small damping resistor is inserted between the output of the clock driver and the load. The critical value for $R_{S}$ is given by:

$$
\begin{equation*}
R_{S}=2 \sqrt{\frac{L_{S}}{C_{L}}} \tag{6}
\end{equation*}
$$

In practice, analytical determination of the value for $R_{S}$ is rather difficult. However, $R_{S}$ is readily determined empirically, and typical values range in value between 10 and $50 \Omega$.

- Use of the damping resistor has the added benefit of essentially unloading the clock driver; hence a greater number of loads may often be driven by a given driver. In the limit, however, the maximum value that may be used for $R_{S}$ will be determined by the maximum allowable rise and fall time needed to assure proper operation of the MOS register. In short:

$$
\begin{equation*}
t_{r(M A X)}=t_{f(M A X)} \leq 2.2 R_{S} C_{L} \tag{7}
\end{equation*}
$$

One last word of caution with regard to use of a damping resistor should be mentioned. The power dissipated in $R_{S}$ can approach $\left(V^{+}-V^{-}\right)^{2} f C_{L}$ and accordingly the resistor wattage rating may be in excess of 1 W . There are, obviously, applications where degradation of $t_{r}$ and $t_{f}$ by use of damping resistors cannot be tolerated. Figure 4 shows a practical circuit which will limit overshoot to a diode drop. The clamp network should physically be located in the center of the distributed load in order to minimize inductance between the clamp and registers.


FIGURE 4. Use of High Speed Clamp to Limit Clock Overshoot

Cross Talk: Voltage spikes from $\phi_{1}$ may be transmitted to $\phi_{2}$ (and vice versa) during the transition of $\phi_{1}$ to MOS logic " 1 ." The spike is due to mutual capacitance between clock lines and is, in general, aggravated by long clock lines when numerous registers are being driven. Figure 5 illustrates the problem.


FIGURE 5. Clock Line Cross Talk

The negative going transition of $\phi_{1}$ (to MOS logic " 1 ") is capacitively coupled via $\mathrm{C}_{\mathrm{M}}$ to $\phi_{2}$. Obviously, the larger $\mathrm{C}_{\mathrm{M}}$ is, the larger the spike. Prior to $\phi_{1}$ 's transition, Q 1 is " $\mathrm{OFF}^{\prime}$ " since only $\mu \mathrm{A}$ are drawn from the device.

The DS0056 connected as shown in Figure 6 will minimize the effect of cross talk. The external resistors to the higher power supply pull the base of a Q1 up to a higher level and forward bias the collector base junction of Q1. In this bias condition the output impedance of the DS0056 is very low and will reduce the amplitude of the spikes.


FIGURE 6. Use of DS0056 to Minimize Clock Line Cross Talk

## Input Capacitive Coupling

Generally, MOS shift registers are powered from +5 V and -12 V supplies. A level shift from the TTL levels $(+5 \mathrm{~V})$ to MOS levels $(-12 \mathrm{~V})$ is therefore required. The level shift could be made utilizing a PNP transistor or zener diode. The disadvantage to dc level shifting is the increased power dissipation and propagation delay in the level shifting device. Both the DSOO25, DSOO26 and DS0056 utilize input capacitors when level shifting from

TTL to negative MOS capacitors. Not only do the capacitors perform the level shift function without inherent delay and power dissipation, but as will be shown later, the capacitors also enhance the performance of these circuits.

## CONCLUSION

The practical aspects of driving MOS memories with low cost clock drivers has been discussed in detail. When the design guide lines set forth in this paper are followed and reasonable care is taken in circuit layout, the DSOO25, DSOO26 and DSOO56 provide superior performance for most MOS input interface applications.

## REFERENCES

1. Bert Mitchell, "New MOS Clock Driver for MOS Shift Registers," National Semiconductor, AN-18, March 1969.
2. John Vennard, "MOS Clock Drivers," National Semiconductor, MB-9, December 1969.
3. Daie Mrazek, "MOS Delay Lines," National Semiconductor, AN-25, April 1969.
4. Dale Mrazek, "MOS Clock Savers," National Semiconductor, MB-5.
5. Dale Mrazek, "Silicon Disc's Challenge Magnetic Disc Memories," EDN/EEE Magazine, Sept. 1971.
6. Richard Percival, "Dynamic MOS Shift Registers Can Also Simulate Stack and Silo Memories," Electronics Magazine, November 8, 1971.
7. Bapat and Mrazek, "Dynamic MOS Random Access Memory System Considerations," National Semiconductor, AN-50, August 1971.
8. Don Femling, "Using the MM5704 Keyboard Interface in Keyboard Systems," National Semiconductor, AN-52.

## APPENDIX I

## DS0025 Circuit Operation

The schematic diagram of the DSOO25 is shown in Figure A/-1. With the TTL driver in the logic " 0 " state Q1 is "OFF" and Q2 is "ON" and the output is at approximately one $\mathrm{V}_{\mathrm{BE}}$ below the $\mathrm{V}^{+}$supply.


FIGURE AI-1. DS0025 Schematic (One-Half Circuit)

When the output of the TTL driver goes high, current is supplied to the base of Q1, through $\mathrm{C}_{1 \mathrm{~N}}$, turning it "ON." As the collector of Q1 goes negative, $\mathbf{Q 2}$ turns "OFF." Diode CR2 assures turn-on of Q1 prior to Q2's turn-off minimizing current spiking on the $\mathrm{V}^{+}$line, as well as providing a low impedance path around O2's base emit- $^{\text {s }}$ ter junction.

The negative voltage transition (to MOS logic " 1 ") will be quite linear since the capacitive load will force Q1 into its linear region until the load is discharged and Q1 saturates. Turn-off begins when the input current decays to zero or the output of the TTL driver goes low. Q1 turns "OFF" and Q2 turns "ON" charging the load to within a $V_{B E}$ of the $\mathrm{V}^{+}$supply.

## Rise Time Considerations

The logic rise time (voltage fall) of the DSOO25 is primarily a function of the ac load, $\mathrm{C}_{\mathrm{L}}$, the available input current and total voltage swing. As shown in Figure Al-2,


FIGURE AI-2. Rise Time Model for the DS0025
the input current must charge the Miller capacitance of $\mathrm{Q} 1, \mathrm{C}_{\mathrm{TC}}$, as well as supply sufficient base drive to Q 1 to discharge $C_{L}$ rapidly. By inspection:

$$
\begin{align*}
& I_{I N}=I_{M}+I_{B}+I_{R 1}  \tag{AI-1}\\
& I_{I N} \cong I_{M}+I_{B}, \text { for. } I_{M} \gg I_{R 1} \& I_{B} \gg I_{R 1} \\
& I_{B}=I_{I N}-C_{T C} \frac{\Delta V}{\Delta t} \tag{AI-2}
\end{align*}
$$

If the current through R2 is ignored,

$$
\begin{equation*}
I_{C}=I_{B} h_{\text {FEQ1 }}=I_{L}+I_{M} \tag{AI-3}
\end{equation*}
$$

where:

$$
I_{L}=C_{L} \frac{\Delta V}{\Delta t}
$$

Combining equations $\mathrm{Al}-1, \mathrm{Al}-2, \mathrm{Al}-3$ yields:

$$
\begin{equation*}
\frac{\Delta V}{\Delta t}\left[C_{L}+C_{T C}\left(h_{F E Q 1}+1\right)\right]=h_{F E Q 1} l_{I N} \tag{AI-4}
\end{equation*}
$$

or

$$
\begin{equation*}
t_{r} \cong \frac{\left[C_{L}+\left(h_{F E Q 1}+1\right) C_{T C}\right] \Delta V}{h_{F E Q 1} l_{I N}} \tag{Al-5}
\end{equation*}
$$

Equation (Al-5) may be used to predict $t_{r}$ as a function of $C_{L}$ and $\Delta V$. Values for $C_{T C}$ and $h_{F E}$ are 10 pF and 25 respectively. For example, if a DM 7440 with peak output current of 50 mA were used to drive a DSOO25 loaded with 1000 pF , rise times of:

$$
\frac{(1000 p F+250 p F)(17 \mathrm{~V})}{(50 \mathrm{~mA})(20)}
$$

or 21 ns may be expected for $\mathrm{V}^{+}=5.0 \mathrm{~V}, \mathrm{~V}^{-}=-12 \mathrm{~V}$, Figure $A /-3$ gives rise time for various values of $C_{L}$.


FIGURE AI-3. Rise Time vs $C_{L}$ for the DS0025

## Fall Time Considerations

The MOS logic fall time (voltage rise) of the DSOO25 is dictated by the load, $\mathrm{C}_{\mathrm{L}}$, and the output capacitance of Q1. The fall time equivalent circuit of DSOO25 may be approximated with the circuit of Figure A/-4. In actual


FIGURE AI-4. Fall Time Equivalent Circuit
practice, the base drive to Q 2 drops as the output volttage rises toward $\mathrm{V}^{+}$. A rounding of the waveform occurs as the output voltage reaches to within a volt of $\mathrm{V}^{+}$. The result is that equation (AI-7) predicts conservative values of $t_{f}$ for the output voltage at the beginning of the
voltage rise and optimistic values at the end. Figure Al-5 shows $\mathrm{t}_{\mathrm{f}}$ as function of $\mathrm{C}_{\mathrm{L}}$.


FIGURE AI-5. DS0025 Fall Time vs $C_{L}$

Assuming $h_{\text {FE2 }}$ is a constant of the total transition:

$$
\begin{equation*}
\frac{\Delta V}{\Delta t}=\frac{\left(\frac{V^{+}-V^{-}}{2 R 2}\right)}{C_{T C Q 1}+C_{L} / h_{\text {FEQ } 1+1}} \tag{Al-6}
\end{equation*}
$$

or

$$
\begin{equation*}
\mathrm{t}_{\mathrm{f}} \cong 2 R 2\left(\mathrm{C}_{\mathrm{TCQ} 1}+\frac{\mathrm{C}_{\mathrm{L}}}{\mathrm{~h}_{\mathrm{FEQ}+1}}\right) \tag{AI-7}
\end{equation*}
$$

## DS0025 Input Drive Requirements

Since the DSOO25 is generally capacitively coupled at the input, the device is sensitive to current not input voltage. The current required by the input is in the 5060 mA region. It is therefore a good idea to drive the DSOO25 from TTL line drivers, such as the DM7440 or DM8830. It is possible to drive the DS0025 from standard $54 / 74$ series gates or flip-flops but $t_{\text {ON }}$ and $t_{r}$ will be somewhat degraded.

## Input Capacitor Selection

The DSOO25 may be operated in either the logically controlled mode (pulse width out $\cong$ pulse width in) or $\mathrm{C}_{\mathrm{IN}}$ may be used to set the output pulse width. In the latter mode a long pulse is supplied to the DSOO25.


The input current is of the general shape as shown in Figure Al-6. $\mathrm{I}_{\text {MAX }}$ is the peak current delivered by the TTL driver into a short circuit (typically $50-60 \mathrm{~mA}$ ). Q1 will begin to turn-off when $\mathrm{I}_{\mathrm{IN}}$ decays below $\mathrm{V}_{\mathrm{BE}}$ / R1 or about 2.5 mA . In general:

$$
\begin{equation*}
I_{I N}=I_{M A X} \mathrm{e}^{-t / R O} C_{I N} \tag{AI-8}
\end{equation*}
$$

where:

$$
\begin{aligned}
R O & =\text { Output impedance of the TTL driver } \\
\mathrm{C}_{\mathrm{IN}} & =\text { Input coupling capacitor }
\end{aligned}
$$

Substituting $I_{I N}=I_{M I N}=\frac{V_{B E}}{R 1}$ and solving for $t_{1}$ yields:

$$
\begin{equation*}
t_{1}=R_{O C} \text { IN } \ln \frac{I_{M A X}}{I_{M I N}} \tag{AI-9}
\end{equation*}
$$

The total pulse width must include rise and fall time considerations. Therefore, the total expression for pulse width becomes:

$$
\begin{align*}
t_{P W} & \cong \frac{t_{r}+t_{f}}{2}+t_{1} \\
& =\frac{t_{r}+t_{f}}{2}+R O C_{I N} \ln \frac{I_{M A X}}{I_{M I N}} \tag{AI-10}
\end{align*}
$$



FIGURE AI-7. Output PW Controlled by $\mathrm{C}_{\mathrm{IN}}$


FIGURE AI-9. DC Coupled Clock Driver Using DH0034

The logic " 1 " output impedance of the DM7440 is approximately $65 \Omega$ and the peak current ( $I_{\text {MAX }}$ ) is about 50 mA . The pulse width for $\mathrm{C}_{\mathrm{IN}}=2,200 \mathrm{pF}$ is:

$$
t_{\mathrm{PW}} \cong \frac{25 \mathrm{~ns}+150 \mathrm{~ns}}{2}+(65 \Omega)(2200 \mathrm{pF}) \mathrm{ln}
$$

$$
\frac{50 \mathrm{~mA}}{2.5 \mathrm{~mA}}=517 \mathrm{~ns}
$$

A plot of pulse width for various types of drivers is shown in Figure AI-7. For applications in which the output pulse width is logically controlled, $\mathrm{C}_{\text {IN }}$ should be chosen 2 to 3 times larger than the maximum pulse width dictated by equation (AI-10).

## DC Coupled Operation

The DS0025 may be direct-coupled in applications when level shifting to a positive value only. For example, the MM1103 RAM typically operates between ground and +20 V . The DSOO25 is shown in Figure Al-8 driving the addres or precharge line in the logically controlled mode.

If DC operation to a negative level is desired, a level translator such as the DS7800 or DH0034 may be employed as shown in Figure A/-9. Finally, the level shift may be accomplished using PNP transistors are shown in Figure A/-10.


FIGURE AI-8. DC Coupled DSO025 Driving 1103 RAM


FIGURE AI-10. Transistor Coupled DS0025 Clock Driver

## APPENDIX II

## DS0026 Circuit Operation

The schematic of the DSOO26 is shown in Figure All-1. The device is typically ac coupled on the input and responds to input current as does the DSO025. Internal current gain allows the device to be driven by standard TTL gates and flip-flops.

With the TTL input in the low state Q1, Q2, Q5, Q6 and Q7 are "OFF" allowing Q3 and Q4 to come "ON." R6 assures that the output will pull up to within a $V_{B E}$ of $\mathrm{V}^{+}$volts. When the TTL input starts toward logic "1," current is supplied via $\mathrm{C}_{\mathrm{IN}}$ to the bases of Q 1 and $\mathbf{Q 2}$ turning them "ON." Simultaneously, Q3 and Q4 are snapped "OFF." As the input voltage rises (to about 1.2V), Q5 and Q6 turn-on. Multiple emitter transistor Q 5 provides additional base drive to Q 1 and Q 2 assuring their complete and rapid turn-on. Since $Q 3$ and Q4 were rapidly turned "OFF" minimal power supply current spiking will occur when 07 comes "ON."


FIGURE All-1. DSO026 Schematic (One-Half Circuit)
Q6 now provides sufficient base drive to 07 to turn it "ON." The load capacitance is then rapidly discharged toward $\mathrm{V}^{-}$. Diode D4 affords a low impedance path to Q6's collector which provides additional drive to the load through current gain of Q7. Diodes D1 and D2 prevent avalanching Q3's and Q4's base-emitter junction as the collectors of Q1 and Q2 go negative. The output of the DSOO26 continues negative stopping about 0.5 V more positive than $\mathrm{V}^{-}$.

When the TTL input returns to logic " 0 ," the input voltage to the DSOO26 goes negative by an amount proportional to the charge on $\mathrm{C}_{\mathrm{IN}}$. Transistors $\mathrm{Q8}$ and Q9 turn-on, pulling stored base charge out of Q 7 and Q 2 assuring their rapid turn-off. With Q1, Q2, Q6 and Q7 "OFF," Darlington connected Q3 and Q4 turn-on and rapidly charge the load to within a $\mathrm{V}_{\mathrm{BE}}$ of $\mathrm{V}^{+}$.

## Rise Time Considerations

Predicting the MOS logic rise time (voltage fall) of the DSOO26 is considerably involved, but a reasonable approximation may be made by utilizing equation (AI-5), which reduces to:

$$
t_{r} \cong\left[C_{L}+250 \times 10^{-12}\right] \Delta V
$$

For $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}, \mathrm{V}^{+}=5.0 \mathrm{~V}, \mathrm{~V}^{-}=-12 \mathrm{~V}, \mathrm{t}_{\mathrm{r}} \cong 21 \mathrm{~ns}$.
Figure All-2 shows DS0026 rise times vs $C_{L}$.


FIGURE All-2. Rise Time vs Load Capacitance

## Fall Time Considerations

The MOS logic fall time of the DSOO26 is determined primarily by the capacitance Miller capacitance of Q5 and Q1 and R5. The fall time may be predicted by:

$$
\begin{align*}
t_{f} & \cong(2.2)(R 5) \quad\left(C_{S}+\frac{C_{L}}{h_{F E}{ }^{2}}\right) \\
& \cong\left(4.4 \times 10^{3}\right)\left(C_{S}+\frac{C_{L}}{h_{F E}{ }^{2}}\right) \tag{All-2}
\end{align*}
$$

where:

$$
\begin{aligned}
C_{S} & =\text { Capacitance to ground seen at the base of Q3 } \\
& =2 \mathrm{pF} \\
\mathrm{~h}_{\mathrm{FE}}^{2} & =\left(\mathrm{h}_{\text {FEO } 3}+1\right)\left(\mathrm{h}_{\text {FEQ } 4}+1\right) \\
& \cong 500
\end{aligned}
$$

For the values given and $C_{L}=1000 \mathrm{pF}, \mathrm{t}_{\mathrm{f}} \cong 17.5 \mathrm{~ns}$. Figure All-3 gives $t_{f}$ for various values of $C_{L}$.


FIGURE All-3. Fall Time vs Load Capacitance

## DS0026 Input Drive Requirements

The DSOO26 was designed to be driven by standard 54/74 elements. The device's input characteristics are shown in Figure All-4. There is breakpoint at $\mathrm{V}_{\text {IN }} \cong$ 0.6 V which corresponds to turn-on of Q1 and Q2. The input current then rises with a slope of about $600 \Omega$ (R2 || R3) until a second breakpoint at approximately 1.2 V is encountered, corresponding to the turn-on of Q5 and Q6. The slope at this point is about $150 \Omega$ (R1 II R2 || R3 || R4).


FIGURE All-4. Input Current vs Input Voltage
The current demanded by the input is in the $5-10 \mathrm{~mA}$ region. A standard 54/74 gate can source currents in excess of 20 mA into 1.2 V . Obviously, the minimum " 1 " output voltage of 2.5 V under these conditions cannot be maintained. This means that a $54 / 74$ element must be dedicated to driving $1 / 2$ of a DSO026. As far as the DSOO26 is concerned, the current is the determining turn-on mechanism not the voltage output level of the 54/74 gate.

## Input Capacitor Selection

A major difference between the DSOO25 and DSOO26 is that the DS0026 requires that the output pulse width be logically controlled. In short, the input pulse width $\cong$ output pulse width. Selection of $\mathrm{C}_{\mathrm{IN}}$ boils down to choosing a capacitor small enough to assure the capacitor takes on nearly full charge, but large enough so that the input current does not drop below a minimum level to keep the DSOO26 "ON." As before:

$$
\begin{equation*}
t_{1}=R O C_{I N} \ln \frac{I_{\mathrm{MAX}}}{\mathrm{I}_{\mathrm{MIN}}} \tag{All-3}
\end{equation*}
$$

or

$$
\begin{equation*}
C_{I N}=\frac{t_{1}}{R O \ln \frac{I_{M A X}}{I_{M I N}}} \tag{All-4}
\end{equation*}
$$

In this case RO equals the sum of the TTL gate output impedance plus the input impedance of the DSOO26 (about $150 \Omega$ ). I MIN from Figure All-5 is about 1 mA . A standard $54 / 74$ series gate has a high state output impedance of about $150 \Omega$ in the logic " 1 " state and an output (short circuit) current of about 20 mA into 1.2 V . For an output pulse width of 500 ns ,

$$
\mathrm{C}_{\mathrm{IN}}=\frac{500 \times 10^{-9}}{(150 \Omega+150 \Omega) \ln \frac{20 \mathrm{~mA}}{1 \mathrm{~mA}}}=560 \mathrm{pF}
$$



FIGURE All-5. Logical. "1" Output Voltage vs Source Current

In actual practice it's a good idea to use values of about twice those predicted by equation (AII-4) in order to account for manufacturing tolerances in the gate, DSOO26 and temperature variations.

A plot of optimum value for $C_{I N}$ vs desired output pulse width is shown in Figure All-6.


FIGURE All-6. Suggested Input Capacitance vs Output Pulse Width

## DC Coupled Applications

The DS0026 may be applied in direct coupled applications. Figure All-7 shows the device driving address or pre-charge lines on an MM1103 RAM.


FIGURE All-7. DC Coupled RAM Memory Address or Precharge Driver (Positive Supply Only)

For applications requiring a dc level shift, the circuit of Figure All-8 or All-9 are recommended.


FIGURE All-8. Transistor Coupled MOS Clock Driver

## APPENDIX III

MOS Interface Circuits

## MOS Clock Drivers

MH0007

MH0009 Two phase, direct or ac coupled clock driver.
MH0012

MH0013
DS0025C
DS0026C

DS3671
DS3674
DS75361
DS75365
MOS RAM Memory Address and Precharge Drivers
DS0025C Dual address and precharge driver.
DS0026C Dual high speed address and precharge driver.

TTL to MOS Interface
DH0034
Dual high speed TTL to negative level converter.


FIGURE AII-9. DC Coupled MOS Clock Driver

DS8800 Dual TTL to negative level converter.
DS8810/DS8812/ Open collector TTL to positive DS8819 high level MOS converter gates.
DS88L12 Active pull-up TTL to positive high level MOS converter gates.
DS3645/DS3675 Hex TRI-STATE ${ }^{\circledR}$ MOS driver.
DS3647/DS3677 Quad TRI-STATE MOS driver I/O register.
DS3648/DS3678 TRI-STATE MOS driver multiplexer.
DS3649/DS3679 Hex TRI-STATE MOS driver.
DS36149/DS36179 Hex TRI-STATE MOS driver.
MOS to TTL Converters and Sense Amps
DS75107, Dual sense amp for MM1103 1k DS75207 MOS RAM memory.

Voltage Regulators for MOS Systems
LM309, LM340 Positive regulators.
Series
LM320 Series Negative regulators.
LM325 Series Dual +/- regulators.

## Section 7

 Dynamic Memory SupportDEVICEDESCRIPTIONPAGE
Family Introduction
AN-302 DP8400 Family of Memory Interface Circuits ..... 7-3
Dynamic RAM Controllers and Drivers
DP84240 Octal TRI-STATE MOS Drivers ..... 7-15
DP84244 Octal TRI-STATE MOS Drivers ..... 7-15
Single-Chip Controllers Cover All RAMs from 16k to 256k ..... 7-20
DP8408 Dynamic RAM Controller/Driver ..... 7-26
DP8409 Multi-Mode Dynamic RAM Controller/Driver ..... 7-43
DP8419 High Speed Dynamic RAM Controller/Driver ..... 7-64
App Briei 1 DP8408/09 Application Hints ..... 7-65
App Brief 9 DP8408/09 Fastest DRAM Access Mode ..... 7-66
AN-305 Precautions to Take When Driving Memories ..... 7-68
Error Detection and Correction
DP8400 $\mathrm{E}^{2} \mathrm{C}^{2}$ Expandable Error Checker and Corrector ..... 7-72
AN-306 Expanding the Versatility of the DP8400 ..... 7-104
AN-308 DP8400s in 64-Bit Expansion ..... 7-116
Error Correction the Hard Way ..... 7-124
Simplification of 2-Bit Error Correction ..... 7-127
Effortless Error Management ..... 7-134
Microprocessor Interface Circuits and Applications
DP84300 . Progammable Refresh Timer ..... 7-139
DP84312 Dynamic RAM Controller Interface Circuit for the NS16032 CPU ..... 7-144
DP84322 Dynamic RAM Controller Interface Circuit for the 68000 CPU ..... 7-152
DP84332 Dynamic RAM Controller Interface Circuit for the 8086 and 8088 CPUs ..... 7-167
AN-309 Interfacing the DP8408/09 to Various Microprocessors ..... 7-177
App Brief 2 Memory Systems with ECC Using the DP8400 ..... 7-191


# The DP8400 Family of Memory Interface Circuits 

## INTRODUCTION

The rapid development in dynamic random access memory (DRAM) chip storage capability, coupled with significant component cost reductions, has allowed designers to build large memory arrays with high performance specifications. However, the development of memory arrays continues to have a common set of problems generated by the complex timing and refresh requirements of DRAMs. These include: how to quickly drive the memories to take advantage of their speed, minimization of board space required by the support circuitry and the need for error detection and correction. Unfortunately, these problems must be addressed with each new system design. Full system solutions will vary greatly, depending on the DRAM array size, memory speed, and the processor.
This application note introduces a complete family of DRAM support circuits that provides a straightforward solution to the above problems while allowing a high degree of flexibility in application with little or no performance penalty. The DP8400 family (Table I) includes DRAM controllers, an expandable error detection/correction circuit, octal address buffers and system control circuits. The LSI blocks are designed with flexible interfaces, making application possible with all existing DRAMs including the recently announced 256 Ks . Additionally, interface is easy to all popular microprocessors with memory word widths possible from 8 to 80 bits.

## TABLE I. DP8400 FAMILY MEMBERS

| DP8400 | Expandable Error <br> Checker/Corrector |
| :--- | :--- |
| DP8408, DP8409 | DRAM Controllers |
| DP84240, DP84244 | DRAM Buffer Drivers |
| DP84300 Series | Microprocessor <br> Interface Circuits |

## FULL FUNCTION DRAM CONTROLLER

The heart of any DRAM array design is the controller function. Previous LSI controllers supplied a minimum function of address multiplexing with an on-board refresh counter. This required external delay line timing and logic to control memory access, additional logic to perform memory refresh, and external drivers to drive the capacitive memory array. The complete solution results in significant access delay in relation to DRAM speeds and skews in output sequencing, as well as a large component count.
A previous LSI solution brought much of this logic on-chip. However, it is limited in application to certain microprocessors and has the disadvantage of all access timing originating from an external clock, whose phase uncertainty generates a delay in actually knowing when an access has started.

National Semiconductor
Application Note 302
Charles Carinalli
Mike Evans
March 1983


The DP8409 multi-mode dynamic RAM controller/driver is the first controller to resolve all of these problems. This Schottky bipolar device provides the flexibility of external access control, along with automatic access timing generation, without the need for an external timing generator clock. In addition, on-board capacitive drivers allow direct drive for over 88 DRAMs. With the simple addition of refresh clocks, the circuit can perform hidden refresh automatically. But possibly one of the DP8409's most important advantages is its upgradability for use with 256K DRAMs.

## All Control On-Chip

Figure 1 is a block diagram of the DP8409. The ADS input strobes the parallel memory address into the row latches RO-8, the column latches C0-8, and bank select B0 and B1. The nine output drivers may be multiplexed between the row or column input latches, or the 9-bit on-chip refresh counter. One of four $\overline{R A S}$ outputs is selected during an access cycle by setting the bank select inputs BO or B1. All four RAS outputs are active during refresh. Either external or automatic control is available on-chip for the $\overline{\text { CAS }}$ output, while an on-chip buffer is provided to minimize skew associated with $\bar{W} E$ output generation.
All DRAM address and control outputs on the DP8409 can directly drive in excess of 500 pF , or the equivalent of 88 DRAMs (4 banks of 22 DRAMs). All output drivers are closely matched, significantly reducing output skew. Each output stage has symmetrical high and low logic level drive capability, insuring matched rise and fall time characteristics.

## Flexibility and Upgradability to 256 K

The 9 multiplexed address outputs and 9-bit internal refresh counter of the DP8409 not only guarantee its use with all current DRAMs ( 16 K and 64 Ks ), but also enable direct addressing capability for the forthcoming 256 K DRAMs. Careful design of memory boards, using the current 64K DRAMs with the DP8409, will insure direct upgradability to 256 K DRAMs. This can be done by simply allowing for board address extension by two bits and designing the ninth address trace (Q8) of the DP8409 to connect to pin 1 of the DRAMs (A8). This is, in general, a nonconnected pin in 64 Ks and the ninth address in 256 Ks . All that need be done is to remove the 64 Ks and replace them with 256 Ks , thereby increasing the memory on the same board by a 4 to 1 ratio. The resulting development cost saving can be significant.

Three mode pins (M0, M1 and M2) offer externally selectable modes of operation, a key reason for the DP8409's application flexibility (Table II). The operational modes are divided between external and automatic memory control. Modes $0,3 \mathrm{~b}$, and 4 provide full control of access and refresh for systems with external memory controllers or for special purpose applications. Here all timing can be directly controlled by the external system as shown in Figure 2.


* Indicates that there is a $3 \mathrm{k} \Omega$ pull-up resistor on these outputs when they are disabled:

FIGURE 1. DP8409 Block Diagram
TABLE II. DP8409 MODE SELECT OPTIONS

| Mode | $\begin{gathered} \overline{\text { RFSH }}) \\ \text { M2 } \end{gathered}$ | M1 | M0 | Mode of Operation | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | Externally Controlled Refresh | RF $/ / O=\overline{\text { EOC }}$ |
| 1 | 0 | 0 | 1 | Auto Refresh-Forced | RF $1 / \mathrm{O}=$ Refresh Request (RFRQ) |
| 2 | 0 | 1 | 0 | Internal Auto Burst Refresh | RF $/ / O=\overline{\mathrm{EOC}}$ |
| 3a | 0 | 1 | 1 | All $\overline{\mathrm{RAS}}$ Auto Write | RF I/O $=\overline{\text { EOC }}$ |
| 3b | 0 | 1 | 1 | Externally Controlled All $\overline{\mathrm{RAS}}$ Access | All $\overline{\mathrm{RAS}}$ Active |
| 4 | 1 | 0 | 0 | Externally Controlled Access |  |
| 5 | 1 | 0 | 1 | Auto Access, Slow $\mathrm{t}_{\text {RAH }}$, Hidden Refresh |  |
| 6 | 1 | 1 | 0 | Auto Access, Fast t ${ }_{\text {RAH }}$ | , |
| 7 | 1 | 1 | 1 | Set End of Count |  |

Modes 1, 5 and 6 provide on-chip automatic access sequencing with hidden refresh capability. A graphic example of the automatic access modes of the DP8409 is shown in Figure 3. All DRAM access timing and control is generated from one input strobe, RASIN; no external clock is required. On-chip delays insure proper address and control sequencing once the valid parallel address is presented to the fall-through input latches of the DP8409. When the $\overline{\text { RASIN }}$ transitions high-to-low, the decoded $\overline{\text { RAS }}$ output transitions low, strobing the row address into the DRAM array. An on-chip delay automatically generates a guaranteed selectable (mode 5 or 6 ) row address hold time. At this point, the DP8409 switches the address outputs from the row latch to the column latch. Then another on-chip delay generates a guaranteed column address
set-up time before $\overline{\mathrm{CAS}}$, so that the $\overline{\mathrm{CAS}}$ output automatically strobes the column address into the DRAM array. Read or write cycles are controlled by the system through independent control of the $\overline{W E}$ buffer that is provided onchip to minimize delay skewing. The automatic access mode makes the dynamic RAM appear static with respect to access timing. In this mode, only one signal, $\overline{\text { RASIN, }}$, is needed after valid parallel addresses are presented to the DP8409 to initiate proper access sequencing. Access timing (RASIN to $\overline{\mathrm{CAS}}$ ), with full output loading of 88 DRAMs in the auto access mode, is determined by the dash number given on the DP8409 data sheet. All performance characteristics are specified over the full operating temperature and supply ranges.


FIGURE 2. Typical Application of DP8409 Using External Control and Refresh in Modes 0 and 4


FIGURE 3. This figure demonstrates the automatic accessing capability of the DP8409. Only one strobing edge, $\overline{\text { RASIN }}$, is required for generation of all DRAM access timing signals. This is accomplished with on-chip delay generators, eliminating the need for external delay lines. No access timing clock is necessary.

## Refreshing

The DP8409 also provides hidden refresh capability while in one of the automatic access modes (Figure 4). In this mode, it will automatically perform a refresh without the system being interrupted. To do this, the DP8409 requires two clock signals, refresh clock (RFCK) which defines the refresh period (usually $16 \mu \mathrm{~s}$ ), and $\overline{\mathrm{RAS}}$ generator clock (RGCK), which is typically the microprocessor clock.

Highest priority is given to hidden refreshing through use of level sensing of RFCK. A refresh cycle begins when RFCK transitions to a high level. If during the time RFCK is high the DP8409 is deselected ( $\overline{\mathrm{CS}}$ in the high state) and the processor is accessing another portion of the system such as another memory segment, or ROM, or a peripheral, then a hidden refresh is performed. When a read or write cycle is initiated by the processor, the $\overline{\text { RASIN }}$ input on the DP8409 transitions low. With $\overline{\mathrm{CS}}$ high, this causes the present state of the internal refresh counter to be placed on the address outputs, followed by the four $\overline{\text { RAS }}$ outputs transitioning low, strobing the refresh address into the DRAM array. When the cycle ends, $\overline{\text { RASIN }}$ will terminate, thus forcing the $\overline{R A S}$ outputs back to their inactive state and ending the hidden refresh. The refresh counter is then incremented and another microprocessor cycle can begin immediately. However, to save power, the DP8409 will allow only one hidden refresh to occur during a given RFCK cycle.

In the event that a hidden refresh does not occur, the DP8409 must force a refresh before the RFCK's next posi-tive-going transition. The system is notified after the
negative-going RFCK transition that a hidden refresh has not occurred, via the refresh request output (RF I/O pin). The system acknowledges the request for a forced refresh by setting M2 (refresh) low on the DP8409 and preventing further access to the DP8409. The DP8409 then uses RGCK to generate an automatic forced refresh. The refresh request pin then returns to the inactive state, and the DP8409 allows the processor to take fuli system control after the forced refresh has been completed.

## OCTAL MEMORY DRIVERS

When the memory array becomes large and the 88-DRAM drive capability of the DP8409 becomes insufficient, additional address and control buffers are required. However, like any other element in a DRAM system, selection of the improper driver can have significant impact on system performance.

In the past, this function has been performed using Schottky logic family circuits such as the DM74S240 octal inverter or the DM74S244 octal buffer. The output stages of these devices have good drive capability, but their performance with heavy capacitive loads is not ideal for DRAM arrays. The key disadvantage of these devices is their nonsymmetrical rise and fall time characteristics and their long propagation delays with heavy load capacitance. The former is a result of impedance mismatch in the upper and lower output stages. The latter stems from process capability and circuit design techniques not tailored to the DRAM application. The combined result of all these factors is increased output skew in address and control lines when these devices are used as buffers.


FIGURE 4. Hidden and Forced Refresh Timing of the DP8409

Two new devices are now available for this application. The DP84240 is pin and function compatible with the DM74S240. The DP84244 is likewise compatible with the DM74S244. However, this is where the similarity between the devices ends. Both the DP84240 and the DP84244 have been designed specifically to drive DRAM arrays. Figure 5 shows a typical application of the DP84244, used in conjunction with the DP8409, to drive a very large memory array.
Figures $6 a, 6 b$ show some typical performance curves for these circuits. Note that, at over 500 pF, the propagation delay through these drivers is on the order of 15 ns . This delay includes propagation delay and rise or fall time. Even with this high speed, chip power dissipation
is still maintained at a reasonable level as demonstrated by the graphs shown in Figures 7a, 7b of power versus frequency.
The DP84240 and the DP84244 are fabricated on a high performance oxide-isolated Schottky bipolar process. Special circuit techniques have been used to minimize internal delays and skews. Additionally, both rise and fall time characteristics track closely as a function of load capacitance. This has been accomplished through impedance matching of the upper and lower output stages. The result of these characteristics is a substantial reduction of skew in both the address and control lines to the DRAM array.


FIGURE 5. The DP84244 Used as a Buffer in a Large Memory Array (greater than 88 DRAMs) Controlled by the DP8409


FIGURE 6a. $t_{\text {PLH }}$ Measured to 2.7 V on Output vs. $\mathrm{C}_{\mathrm{L}}$


FIGURE 6b. $t_{\text {PHL }}$ Measured to 0.8 V on Output vs. $\mathrm{C}_{\mathrm{L}}$


FIGURE 7a. Typical Power Dissipation for DP84240 at $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ (All 8 drivers switching simultaneously)


## FIGURE 7b. Typical Power Dissipation for DP84244 at $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ (All 8 drivers switching simultaneously)

The output stages of the DP84240 and the DP84244, although well matched, are relatively low impedance. Output impedance is under 10』. Some DRAM arrays will require the addition of damping resistors in series with the outputs of the drivers. These damping resistors are used to minimize undershoot which may have a harmful effect on the DRAMs if allowed to become large. This undershoot is caused by the high transient currents from the drivers necessary to drive the capacitive loads. These high currents pass through a distributed inductive/capacitive circuit created by the board traces and the DRAM load, causing the undershoot.
The damping resistor has specifically not been placed onchip because its value is dependent on the DRAM array size and board layout. In fact, address lines will quilte often require a different resistor value from the DRAM control lines. The resistor must be tuned for a particular board layout since too high a resistor will produce an excessively slow edge and too low a resistor will not remove the undershoot. Values for damping resistors may vary from $15 \Omega$ to $150 \Omega$, depending on the application. Placing any value of damping resistor on-chip, other than a value less than the minimum, severely restricts the application of these high performance circuits.

Another key advantage of both the DP84240 and the DP84244 is their low input capacitance. Previous address buffer/drivers (such as the DM74S240/244) have high input capacitance. Fast edges at the inputs of these drivers become slower and distorted due to this dynamic input
capacitance. This problem must be factored as an additional delay through these drivers-a delay not shown by the data sheet specifications. Additionally, the problem becomes increasingly severe as multiple driver inputs are used in parallel for bus expansion applications.
Both the DP84240 and the DP84244 are designed to significantly reduce both static and dynamic input capacitance. When these devices are driven with standard logic circuits, no appreciable overhead delay need be added to the basic device delay specifications due to input pulse distortion.

## ERROR CORRECTION

The determination of whether a DRAM system requires error correction must be resolved early in the system design. A positive answer to this question may have farreaching impact on board development time and component cost. It is clear, however, that such a decision cannot be taken lightly.
The type and origin of errors in DRAM systems are many and can result from a number of sources (Table III). Current estimates of soft error rates due to alpha particles in 64 K RAMs indicate some hope that these error rates will be similar or possibly better than those found in 16 K DRAMS-but the facts are still somewhat unclear. However, it is clear that the introduction in the near future of 256K DRAMs with even smaller memory cells and greater chip densities will place a significant challenge on DRAM chip designers to keep these rates down. It is believed by some that error correction may become mandatory in future DRAM system designs. Currently, the decision to add error correction is not so straightforward. It depends on many factors, not the least of which is the end user's perception of its value to system uptime and reliability.

## TABLE III. THE SOURCES AND TYPES OF MEMORY ERRORS

| Error <br> Type | Sources | System Action |
| :--- | :--- | :--- |
| Soft | - Alpha particles <br> - System noise <br> - Chip patterns <br> - Power glitches | Temporary system error- <br> may be overwritten with a <br> low probability of <br> repetition |
|  | - Stuck memory bit <br> - Memory chip interface <br> - Interface circuit failure | Permanent failure-may <br> act as logic 1 or 0 |

Generally, error correction will always be found in highly reliable systems using DRAMs, such as process control equipment, banking terminals, and military systems where high data integrity and minimum downtime are priorities. However, the importance of error correction has grown substantially, to the point that it is now used as a selling feature in the vast majority of large memory-based systems. In fact, some major computer houses have adopted guidelines for use by their designers in the development of DRAM arrays. A somewhat common set has been foundif the memory array is on the order of $1 / 4$ million bytes, then word parity should be used. This permits the detection of single bit errors but does not allow error correction. When the total memory approaches $1 / 2$ million bytes, then double bit error detection and single bit error correction should be added.
The decision to add error correction to a system is costly, both in memory overhead and control hardware. Table IV

TABLE IV. CHECK BIT OVERHEAD FOR MULTIPLE BIT ERROR DETECTION AND SINGLE BIT ERROR CORRECTION

| Number of Bits <br> in Memory <br> Data Word | Number of <br> Check Bits <br> Required | Percentage <br> of Excess <br> Memory |
| :---: | :---: | :---: |
| 8 | 5 | $63 \%$ |
| 16 | 6 | $38 \%$ |
| 24 | $6(7)$ | $25 \%(29 \%)$ |
| 32 | 7 | $22 \%$ |
| 48 | $7(8)$ | $15 \%(17 \%)$ |
| 64 | 8 | $13 \%$ |

Note: The number stated assumes the use of the DP8400; the number in parentheses is required by other error correction circuits.
lists the number of additional memory chips required to support single bit error correction and double bit error detection as a function of the memory data word width.

This table also shows the percentage of DRAM overhead required to implement this function. Adding error correction also increases the memory access delay, since the information contained in the overhead chips must be analyzed in each read and generated in each write operation.

## DP8400 Expandable Error Correction Chip

The DP8400 expandable error checker/corrector is shown in block diagram form in Figure 8. This circuit offers a high degree of flexibility in applications which range from 8 -bit
to 80 -bit data words. It is a 16 -bit chip that is easily expandable with the simple addition of more DP8400s for each 16-bit word increment.

Figures 9a, 9b and 9c demonstrate its basic operation in the write and read memory access cycles. Figure 9a shows the normal write cycle, where system data is used by the DP8400 to generate parity bits, called check bits, based on certain combinations of the data bits. This combination is defined by the DP8400's matrix shown in Figure 10. Whenever a ' 1 ' occurs in any row, the corresponding input data bit at the top of the column helps determine the parity for that check bit labeled at the end of the row. These check bits are written along with the data at the same memory address. Also, during a memory write cycle the DP8400 checks system byte parity. This is parity associated with the data bytes transmitted between the processor and the memory card. This is an optional feature that may prove very valuable in multiple board memory systems.
Sometime later a read will occur at this same memory address. The reading of memory data may be performed in two ways, as shown in Figures 9b and 9c. In the read cycle, the DP8400 uses the data read from memory and internally regenerates check bits using the same matrix. These newly generated check bits are then compared (using X-OR gates) with the check bits read from memory to detect errors. The result of this comparison is called a syndrome word. Any differences in the generated versus read check bits will result in at least one syndrome bit true. This indicates an error in either the read data or check bit field or both.


FIGURE 8. DP8400 Simplified Block Diagram


FIGURE 9a. Normal Write Mode with DP8400


FIGURE 9b. Normal Read Mode Using the
Error Monitoring Method with the DP8400


FIGURE 9c. Normal Read Mode Using the Always Correct Method with the DP8400


A key advantage of the DP8400 is that it has three error flags detailing the type of error occurrence. These are generated using the syndrome word in the manner shown in Figure 11. The resulting error type identifications are shown in Table V. The three error flags allow complete error type identification, plus the unique determination of double bit errors, which will be key during the discussion of double bit error correction. Also, on a memory read, the DP8400 generates byte parity bits for transmission to the processor along with the data.


FIGURE 11. The DP8400 Error Encoder
Generating 3 Error Flags

## TABLE V. ERROR FLAGS AFTER NORMAL READ

| AE | E1 | E0 | Error Type |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | No error |
| 1 | 1 | 0 | Single check bit error |
| 1 | 1 | 1 | Single data error |
| 1 | 0 | 0 | Double-bit error |
| All Others |  |  | Invalid conditions |

There are two basic memory read methods that may be used with the DP8400. The first is shown in Figure 9b and is called the error monitoring method. Here, the read data is assumed to be correct and the processor immediately acts on the data. If the DP8400 detects an error, the processor is interrupted using the any error flag (AE). Using this method, there is no detection delay in most memory reads since errors seldom occur, but when an error does occur, the processor must be capable of accepting an interrupt and a read cycle extension to obtain the corrected data from the DP8400.

A second approach is called the always correct method, Figure 9c. In this case, the data is always assumed to be in
error and the processor always waits for the DP8400 to analyze whether an error exists. Then the corrected or unchanged data is read from the DP8400. Although this method results in longer memory read time, every memory read will always be of the same delay except when a double error occurs. The selection of which method to use depends on many factors, including the processor, system structure, and performance.

## Double Bit Error Correct

The probability of double bit errors in DRAM systems is relatively low, but as memory array sizes grow, the occurrence of these error types must be considered. Adopting certain practices, such as rewriting a memory location whenever an error is detected, or using "memory scrubbing" techniques, can significantly reduce the probability of a double soft error occurrence. Memory scrubbing is when the system, during low usage, actually accesses memory solely for the purpose of identifying and correcting single soft errors. This is an important technique if there are segments of the memory that are not always being accessed so that soft error occurrences would not be quickly found.
The occurrence of a double error comprising one soft and one hard must now be considered. This type of error has a higher probability than two soft errors. The hard error may be due to a catastrophic chip failure, and a subsequent soft error will create two errors. This can be a source of concern since most error correction chips cannot handle double errors of this type. Therefore, most systems will "crash" when a catastrophic chip failure is coupled with a soft error in the same memory address.
The DP8400 has been designed to handle just such an occurrence. It can correct any double bit error, as long as at least one of the errors is a hard error. The DP8400 does this without the need for extra hardware required for the basic double bit detect/single bit correct system implementation. This method is called the double complement correct technique and is demonstrated in Figure 12 using a 4 -bit data word for simplicity. In this example, a single hard error is located in the most significant bit of a particular memory location and a soft error occurs at the next bit. The position of the errors is not important since the errors may be distributed in either the data or check bit field or both. First, the data word and corresponding check bits are written to this memory location. When a later read of this location occurs, step A, two errors are directly reported by the DP8400 error flags. The system detects this, disables memory, and places the DP8400 in the complement write mode. This causes the previously read data and check bits to be complemented in the DP8400 and written back to the same memory address, step B, writing over the previous soft error. Obviously this does not modify the cell where the hard error exists. The system then reads from the same address again, but this time it places the DP8400 in the complement read mode, step C. The DP8400 again complements the memory data and check bits and generates new check bits based on the new data word. At this point, the chip detects a single bit error in the bit position where the soft error occurred, and using the conventional single error correction procedure, returns corrected data to the system, step D.

In the second read, the complement read, the hard error repeats since this bit location again receives a bit which is complemented with respect to itself. But the soft error has
been overwritten and does not repeat. Effectively, the memory has complemented the hard bit error position twice and the soft bit error position only once, while the DP8400 complements both positions twice. Therefore, after the second read, there is only one error left, the soft error. Since this is now a single error it can be directly corrected.

After the complement correct cycle, the memory must be rewritten with the corrected data since the address now contains data that is complemented. Full error reporting is available from the DP8400 after the second read, the complement read, of memory. This is shown in Table VI.

This method is a very effective tool to avoid system crash due to memory chip failure, and can do much to reduce unscheduled field service calls. The only time the system will
see a double error that is not directly correctable is when a double soft error occurs. The probability of this is very low if the previously discussed techniques are used. The extra time taken to do an additional read and write of memory is insignificant when the alternative is a system that has a catastrophic failure that requires immediate field service. Using this technique, software may be provided in the system to warn the operator that the system is in a degraded operational mode and that field service should occur shortly. In the meantime, the system will continue to operate properly. The key to the effectiveness of the DP8400 in this application is its three error flags which allow complete error reporting-including a unique double error indication.


FIGURE 12. Double Error Correct Complement Hard Error Method1 Hard Error and 1 Soft Error in Data Bits

TABLE VI. DP8400 ERROR FLAGS AFTER A COMPLEMENT READ

| AE | E1 | E0 | Error Type |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Two hard errors |
| 1 | 1 | 0 | One hard error, one soft check bit error |
| 1 | 1 | 1 | One hard error, one soft data bit error |
| 1 | 0 | 0 | Two soft errors, not corrected |

## MICROPROCESSOR INTERFACE CIRCUITS

The major 8 -bit and 16 -bit microprocessors have different control signal timing. There are also a number of speed options. The DP8400 family was designed, not for a specific microprocessor, but rather, significant control flexibility has been provided on both the DP8409 and the DP8400 for easy interface to any microprocessor. However, a certain amount of "glue" is necessary to interface to these LSI circuits, usually in the form of a number of MSI/SSI logic circuits,. Not only can this be costly in board space utilization, but it is usually the one place where the most design related problems occur in system development.
Figures 13 and 14 show the DP8400 family solution to this problem-the DP84300 series of microprocessor interface circuits. Figure 13 shows how the DP84300 refresh timer and the DP843X2 microprocessor interface circuit connect to the DP8409 and various microprocesssors. Figure 14 shows the DP8409 and the DP8400 together in a microprocessor-based memory system using DRAMs, with double bit error detect and single bit error correct capability. In addition, it shows that with the simple addition of some standard data buffers, how the system can implement byte writing to the DRAM array.

This system structure requires the insertion of few or no wait states during a memory access cycle, thus maximizing throughput. The DP84300 circuits have been designed to work with the DP8409 to control refreshing so that system throughput is affected only when absolutely necessary. First, in any refresh clock period of $16 \mu \mathrm{~s}$, hidden refreshing is given maximum opportunity. This can be helped with the optional DP84300 refresh interval generator which offers maximum high-to-low ratioing of RFCK. Second, when a hidden refresh does not occur in a particular RFCK cycle, a forced refresh may still not affect a slow access cycle. The worst-case is when an access is pending during a forced refresh, in which case a three wait state delay is usually the maximum penalty.

Usually two DP84300 type chips would be required to interface between any microprocessor and the DP8400/ DP8409 combined system. These chips would handle the read/write control as well as error detection and correction control. Table VII shows the individual DP84300 circuits that would be used in systems with no error correction, thus requiring only the DP8409 DRAM controller.


FIGURE 13. Connecting the DP8409 Between 16-Bit Microprocessor and Memory

The DP8400 DRAM interface family provides complete solutions to memory support. This begins with the LSI functions such as the DP8400 expandable error checker/ corrector and the DP8409 DRAM controller/driver. It continues with the DP84240 and the DP84244 high performance buffer/drivers. Finally, it concludes with easy interface to popular microprocessors with the use of the DP84300 series. It is the first family of DRAM support cir-
cuits designed for universal applications with multiple microprocessors.

Data sheets and more detailed application information are available for all the members of the DP8400 family. Contact your local National Semiconductor representative or National Semiconductor directly.


FIGURE 14. Flexible application of the DP8409 and DP8400. This figure shows an application with a 16-bit microprocessor.

TABLE VII. THE DP84300 SERIES OF INTERFACE CIRCUITS FOR VARIOUS 16-BIT MICROPROCESSORS

| 16-Bit <br> Microprocessor | System Using <br> Only DP8409 |
| :---: | :---: |
| National <br> 16032 | DP84312 |
| Motorola <br> 68000 | DP84322 |
| Intel |  |
| $8086 / 8$ | DP84332 |
| Zilog | (2) 74 S64 <br> 8000 <br> (1) 74 S04 |

## General Description

The DP84240 and DP84244 are octal TRI－STATE drivers which are designed for heavy capacitive load applications such as fast data buffers or as memory address drivers． The DP84240 is an inverting driver which is pin－compat－ ible with both the 74S240 and AM2965．The DP84244 is a non－inverting driver which is pin－compatible with the 74 S244 and AM2966．These parts are fabricated using an oxide isolation process，for much faster speeds，and are designed for load capacitances of 250 pF or greater．

## Features

－$t_{p d}$ specified with 250 pF and 500 pF loads
－Output specified from 0.8 V to 2.7 V
－Designed for symmetric rise and fall times at 500 pF
－Outputs glitch free at power up and power down
－PNP inputs reduce DC loading on bus lines
－Low static and dynamic input capacitance
－Low skew times between edges and pins
－AC parameters specified with all outputs switching simultaneously

TRI－STATE ${ }^{\oplus}$ is a registered trademark of National Semiconductor Corporation

## Connection Diagrams

TOP VIEW


## Truth Tables

## DP84240

| Inputs |  | Outputs |  |
| :---: | :---: | :---: | :---: |
| $\mathbf{G}$ | $\mathbf{A}$ | $\mathbf{Y}$ |  |
| $H$ | X | $\mathbf{Z}$ |  |
| L | L | $H$ |  |
| L | $H$ | L |  |

$H=$ High Level
L＝Low Level
$X=$ Don＇t Care
$Z=$ High Impedance

DP84244

| Inputs |  | Outputs |  |
| :---: | :---: | :---: | :---: |
| $\mathbf{G}$ | $\mathbf{A}$ | $\mathbf{Y}$ |  |
| $H$ | X | Z |  |
| L | L | L |  |
| L | $H$ | $H$ |  |

Order Number DP84240J，DP84244J， DP84240N or DP84244N
See NS Package J20A or N20A

Absolute Maximum Ratings (Note 1)

Storage Temperature Range $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$

Cavity package
Molded Package
Lead Temperature (soldering, 10 seconds)

1667 mW 1832 mW $300^{\circ} \mathrm{C}$

## Operating Conditions

|  | Min | Max | Units |
| :--- | :---: | :---: | :---: |
| $V_{\text {CC }}$ | Supply Voltage | 4.5 | 5.5 |
| $\mathrm{~T}_{\mathrm{A}}$ | Ambient Temperature | 0 | +70 |
| ${ }^{\circ} \mathrm{C}$ |  |  |  |

*Derate cavity package $11.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$ : derate molded package $14.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

Electrical Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, 0 \leqslant \mathrm{~T}_{\mathrm{A}} \leqslant 70^{\circ} \mathrm{C}$. See Notes 2 and 3 .

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN(1) }}$ | Logical "1" Input Voltage |  | 2.0 |  |  | V |
| $V_{\text {IN(0) }}$ | Logical "0" Input Voltage |  |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IN}(1)}$ | Logical "1' Input Current | $\mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |  | 0.1 | 20 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| $I_{\text {IN(0) }}$ | Logical "0" Input Current | $0 \leqslant \mathrm{~V}_{1 \mathrm{~N}} \leqslant 0.4 \mathrm{~V}$ |  | -50 | -200 | $\mu \mathrm{A}$ |
| $V_{\text {CLAMP }}$ | Input Clamp Voltage | $\mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ |  | -1 | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}-1.15 \\ & \mathrm{~V}_{\mathrm{CC}}-1.5 \end{aligned}$ | $\begin{aligned} & 4.3 \\ & 3.9 \end{aligned}$ |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical "0" Output Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA} \end{aligned}$ |  | $\begin{aligned} & 0.2 \\ & 0.3 \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 0.5 \\ & \hline \end{aligned}$ | V |
| $I_{1 D}$ | Logical "1" Drive Current | $\mathrm{V}_{\text {OUT }}=1.5 \mathrm{~V}$ | -75 | -250 |  | mA |
| 10 D | Logical "0" Drive Current | $\mathrm{V}_{\text {OUT }}=1.5 \mathrm{~V}$ | +100 | +150 |  | mA |
| $\mathrm{Hi}-\mathrm{Z}$ | TRI-STATE Output Current | $0.4 \mathrm{~V} \leqslant \mathrm{~V}_{\text {OUT }} \leqslant 2.7 \mathrm{~V}$ | -100 |  | +100 | $\mu \mathrm{A}$ |
| ICC | Supply Current DP84240 | All Outputs Open All Outputs High All Outputs Low All Outputs $\mathrm{Hi}-\mathrm{Z}$ |  | $\begin{aligned} & 16 \\ & 74 \\ & 80 \\ & \hline \end{aligned}$ | $\begin{gathered} 50 \\ 125 \\ 125 \end{gathered}$ | mA |
|  | DP84244 | All Outputs High <br> All Outputs Low <br> All Outputs Hi-Z |  | $\begin{gathered} 40 \\ 100 \\ 115 \end{gathered}$ | $\begin{gathered} 75 \\ 130 \\ 150 \end{gathered}$ |  |

Switching Characteristics
$V_{C C}=5 \mathrm{~V} \pm 10 \%, 0 \leqslant T_{A} \leqslant 70^{\circ} \mathrm{C}$ ，all outputs loaded with specified load capacitance and all eight outputs switching simultaneously．（See Note 3．）

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}$ | Propagation Delay from LOW－to－HIGH Output | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=250 \mathrm{pF} \\ & \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF} \end{aligned}$ | $\begin{gathered} 9 \\ 10 \end{gathered}$ | $\begin{aligned} & 16 \\ & 20 \end{aligned}$ | $\begin{aligned} & 27 \\ & 33 \end{aligned}$ | ns |
| $t_{\text {PHL }}$ | Propagation Delay from HIGH－to－LOW Output | $\begin{aligned} & C_{L}=250 \mathrm{pF} \\ & \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF} \end{aligned}$ | $\begin{gathered} 9 \\ 12 \end{gathered}$ | $\begin{aligned} & 16 \\ & 20 \end{aligned}$ | $\begin{aligned} & 25 \\ & 31 \end{aligned}$ | ns |
| $t_{\text {PLZ }}$ | Output Disable Time from LOW | Figures 2 \＆4，$S=1, C_{L}=50 \mathrm{pF}$ |  | 11 | 24 | ns |
| $t_{\text {PHZ }}$ | Output Disable Time from HIGH | Figures 2 \＆4，$S=2, C_{L}=50 \mathrm{pF}$ |  | 12 | 24 | ns |
| $t_{\text {PZL }}$ | Output Enable Time to LOW | Figures 2 \＆4， $\mathrm{S}=1, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 30 | 45 | ns |
| $t_{\text {PRH }}$ | Output Enable Time to HIGH | Figures 2 \＆4， $\mathrm{S}=2, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 23 | 35 | ns |
| ${ }^{\text {tSKEW }}$ | Output－to－Output Skew See Note 4. | Figures 1 \＆ $3 \quad C_{L}=500 \mathrm{pF}$ |  | 3 |  | ns |

## Capacitance

$T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ ．See Note 3.

| Parameter | Conditions | Typ | Units |
| :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | All other inputs tied low | 6 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output in TRI－STATE | 20 | pF |

Note 1：＂Absolute Maximum Ratings＂are those values beyond which the safety of the device cannot be guaranteed．Except for＂Operating Temperature Range＂they are not meant to imply that the devices should be operated at these limits．The table of＂Electrical Characteristics＂provides conditions for actual device operation．
Note 2：All currents into device pins shown as positive；all currents out of device pins shown as negative；all voltages referenced to ground unless otherwise noted．All values shown as max．or min．are on an absolute value basis．
Note 3：Typical characteristics are taken at $V_{C C}=5.0 \mathrm{~V}$ and $T_{A}=25^{\circ} \mathrm{C}$ ．
Note 4：The output－to－output skew is primarily a function of the number of outputs switching and the capacitive loading on those outputs．See Figures 5 and 6 for the switching time variations．

## Switching Test Circuits


*CL includes probe and Jig capacitances
TUF5219
FIGURE 1. Capacitive Load Switching

## Typical Switching Characteristics

## Voltage Waveforms




FIGURE 4. Three-State Control Levels


FIGURE 6. $t_{\text {PHL }}$ Measured to 0.8 V on Output vs. $\mathrm{C}_{\mathrm{L}}$


FIGURE 7. Typical Power Dissipation for DP84240 at $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ (All 8 drivers switching simultaneously)


FIGURE 8. Typical Power Dissipation for DP84244 at $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ (All 8 drivers switching simultaneously)

## Typical Application

*Resistor required depends on DRAM load. See AN-305


These outputs may need resistors.
See App. Note "Precautions to Take When Driving Memories."
DP84244 used as a buffer in a large memory array (greater than 88 dynamic RAMs)

A family of single-chip dynamic RAM controllers provides the access-timing and refreshing capability for any chip made, or projected.

# Single-chip controllers cover all RAMs from 16-k to 256-k 

While the high performance and low cost of MOS dynamic RAMs make them the most widely used digital semiconductor devices, operating them is more difficult than most other memory chips. Demands are growing for both the automatic sequencing of RAM-access timing and the automatic control of refreshing. National Semiconductor's response is the DP8400 family of memory-interface circuits. The first two members, the DP8408 and the DP8409, are powerful single-chip dynamic-RAM controllers housed in 48 -pin dual-in-line packages and, more important, designed to drive the entire range of dynamic RAMs.
The DP8408's eight address outputs drive all current $16-\mathrm{k}$ and $64-\mathrm{k}$ dynamic RAMs. The DP8409, with nine address outputs, not only handles the same RAMs as the 8408, but can control the coming generation of $256-\mathrm{k}$ memory chips. Both devices are pin-compatible, which means a system designed with the DP8408 to control 64-k chips can be directly upgraded to the DP8409 when 256 -k RAMs appear on the market. Another benefit for designers is alternate-sourcing-the first DP8400 devices are available from MonolithicMemories(Sunnyvale,CA).
The DP8408, a subset of the DP8409, fits into applications that do not require automatic refreshing. But it does have automatic access modes. The DP8409 is designed for any type of dynamic RAM system, from small microprocessor-based systems to large memory boards. An automaticaccessing mode makes it desirable in mainframes, since it reduces skew time to that of just one chip, while offering tracking of the RAM input controls. This faster accessing permits the use of slower RAMs. With 64-k RAMs, for example, the cost

[^38]savings between 200 -ns and 150 -ns devices is significant when large quantities are involved.
Microprocessor users will prefer the DP8409 to other controllers because a single chip performs all the basic automatic access sequencing and automatic refreshing control. (If desired, external refreshing can be used with either controller.) Fast automatic accessing eliminates the need for the wait states that are normally required in faster microprocessors. Automatic refreshing eliminates complicated re-fresh-arbitration control circuitry while offering a


[^39]hidden refresh feature to increase the system throughput. The DP8409 offers full control, including byte writing, of the 68000,8086 , and Z 8000 microprocessors, and National Semiconductor's new 16032 16-bit microprocessor.
Controlling a dynamic RAM is no simple task (see "Dynamic RAM Operation-from $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}}$ "). Three timing delays are required for an access, and refreshing must be performed continually. With the arrival of powerful 16 -bit processors and their large, direct memories, a single-chip controller becomes necessary for efficient system design. Propagation timing delays through the controller must be in the tens of nanoseconds to minimize total access time. Moreover, to eliminate the propagation delays caused by additional memory drivers, a controller should be capable of directly driving a large number of RAMs. The controller must also reduce component cost and conserve PC-board area.
To fulfill these requirements; the DP8408 and 8409 are fabricated in bipolar technology rather than MOS. LSI capability exists in bipolar technology, and bipolar dynamic-RAM controllers are already available. Two such controllers, Intel's 8202 and AMD's 2964 (AMZ8164), represented early attempts to bring timing delays under system control.
In the Intel device, the clock is independent of the
access-request signal, causing excessive synchronizing delays before the appearance of the output signals. This leads to long system access times, and for most 16 -bit microprocessors requires the insertion of wait states. The AMD controller is an address multiplexer with an on-board refresh counter and bank selection for up to four banks of RAMs. While this device drives a small number of RAMs, AMD offers octal memory drivers that can be placed between the 2964 and the RAMs. Delays become progressively longer as timing signals proceed through the delay timer, the 2964, and the additional drivers. And external components are needed to initiate timing delays. Quite simply, the DP8408 and DP8409 go well beyond the access-time and functional capabilities of the 8202 and 2964.

## On board the RAM controllers

A functional block diagram of the DP8409 is shown in Fig. 1. The DP8408 is similar, except for its 8 -bit-wide multiplexed address-bus and the fact that its $\mathrm{R} / \mathrm{C}$ and $\overline{\text { CASIN }}$ inputs do not provide dual functions as RFCK and RGCK inputs, as they do in the 8409.
The multiplexed address outputs of both controllers can be selected from the row or column input latches, or from the refresh counter. A high level on input signal ADS enables input row-addresses, $\mathrm{R}_{0}$

2. The interface of the DP8409 RAM controller to a 16-bit microprocessor looks ahead to the day when $\mathbf{2 5 6}$-kbit dy namic RAMs are available. By designing-In the controller now, no modifications to printed-circuit boards will be necessary when 256 -k devices are developed. Simply exchanging controller chips will allow the memory-control capability of a microprocessor to increase by four times.
through $\mathrm{R}_{8}$, input column-addresses $\mathrm{C}_{0}$ through $\mathrm{C}_{8}$, and bank-select inputs $\mathrm{B}_{0}$ and $\mathrm{B}_{1}$ into their respective input latches. ADS also latches these signals on its low-going edge. In a normal RAM access, $\mathrm{B}_{0}$ and $\mathrm{B}_{1}$ are decoded to determine which bank is selected. By enabling one of the four RAS outputs (when RASIN goes low), the contents of the row-address latch are strobed into the selected RAMs.
Now the control logic causes the row addresses to be replaced with the column addresses, and CAS goes low as determined by the control logic. This causes the contents of the column-address latch to be strobed into the selected RAMs.
On a write cycle, $\overline{\mathrm{WE}}$ must be low as $\overline{\mathrm{CAS}}$ goes low; on a read cycle, $\overline{W E}$ must be high. For a read-modifywrite cycle, $\overline{\mathrm{WE}}$ must go low some time after $\overline{\mathrm{CAS}}$ this is specified in RAM data sheets. To simplify control, $\overline{\text { WE }}$ follows $\overline{\text { WIN }}$ unconditionally 20 ns later, typically. Three mode pins $-M_{0}, M_{1}$, and $M_{2}\left(M_{2}\right.$ is refresh mode)-offer externally selected operating modes. For example, mode 5-automatic accessidentified by code 101, can be changed to mode 1forced refresh-identified by code 100 , when $\mathrm{M}_{2}$ is driven low. These modes include automatic and external control of accesses, and various refreshing modes.
Input pin $\overline{\mathrm{CS}}$ selects or deselects the controller to allow for multiaddressing of memory. For accesses, $\overline{\text { CS }}$ is normally low, but to access a second DP8409 sharing the same memory, $\overline{\mathrm{CS}}$ of the first 8409 must go high. This puts the three-state address outputs in a high-impedance high-state through an external $5-\mathrm{k} \Omega 2$ pull-up resistor, and sets the control signals to a high impedance to prevent them from drifting low; a low level can result in a false access. Switching between chips takes about 30 ns , providing fast multiaddressing. Refreshing must be performed using only one chip. As $\overline{\mathrm{CS}}$ goes high in mode 5, deselection is overridden and, provided RFCK is already high, hidden refreshing can occur.
Input/output pin RF I/O can be used to clear the refresh counter when it has been set low by an external open-collector gate. It also sends out an end-of-count signal-a low level-when the refresh counter has filled (counts are selectable to 127, 255, or 511). This is a useful feature for burst refreshing. In the automatic-refresh mode, RF I/O becomes the signal Refresh Request.
No problems with capacitive loads
One important asset of the DP8408 and 8409 is their ability to drive high-capacitance loads. RAM inputs are generally specified as having a maximum input capacitance of $10 \mathrm{pF} / \mathrm{pin}$, but in large RAM systems, the worst-case input capacitance is usually on the order of 2.5 pF per input. However, one or two devices

3. The DP8408/8409's automatic-accessing capability uses on-chip delay paths to provide faster access while saving on external delay-timing circuitry. On-chip Schottky inverters track extremely well with temperature and voltage, keeping access-times stable.
in a system can go up to 10 pF , especially at high temperature. On the other hand, RAM input currents carry specifications of around $10 \mu \mathrm{~A}$ maximum, but actual input currents seldom exceed $3 \mu \mathrm{~A}$ per input in large systems. Of the two parameterscapacitance and input current-high capacitance always causes more system problems.
In addition to a RAM's input capacitance, designers must consider the capacitance of the PC-board traces. The value of capacitance depends on trace length, nearness to other traces, board thickness, etc. Generally, this amounts to about 3.2 pF per input, giving a total worst-case input capacitance of 5.7 pF /input.
The output stages of the DP8408/8409 can drive up to 88 RAMs, or 500 pF of capacitive loading. Looking at it another way, the controllers can drive four banks each of 16 -data bits plus 6 associated check bits for error correction; two banks of 32 data bits with 7 check bits; one bank of 64 data bits with 8 check bits; or any smaller combination. Output rise and fall times are proportional to the capacitive loading, and more than 500 pF increases transition time. Similarly, less than 500 pF decreases propagation delays.
The output-driver stages of the DP8409/8409 are matched. Each stage has symmetrical high and low drive capability, which require that the high and low on-resistances be the same. High output currents are needed to quickly charge or discharge the effective RAM load capacitance on each output. In most applications, a series damping resistor is required between each output and the RAM to minimize undershoot. Undershoot occurs at RAM inputs having both inductive board traces and high capacitive loads on high-to-low transitions.

The value of the series damping resistor depends heavily on the board layout. Address lines usually use a value different from control lines, but both are functions of layout and input loading. The resistor is almost tuned to a specific board since too high a value yields an excessively slow edge, while too low a value does not remove the undershoot. In any case, damping-resistor values vary from 15 to $100 \Omega$.

## Control over all RAMs

The DP8408 and 8409 are designed to control all multiplexed-address dynamic RAMs. The DP8408, with eight multiplexed address outputs and an 8-bit refresh counter, controls $16-\mathrm{k}$ dynamic RAMs ( +5 V or three-power-supply types) and both configurations of $64-\mathrm{k}$ RAMs ( 128 rows by 512 columns or 256 rows by 256 columns). Memory users can specify either of the two $64-\mathrm{k}$ RAM configurations provided the refresh counter on the DP8408 is used. This replaces on-the-RAM refresh counters offered by some RAM manufacturers.
The DP8409's nine address pins and 9-bit refresh counter allow it to control $16-\mathrm{k}, 64-\mathrm{k}$, and $256-\mathrm{k}$ RAMs. Designers can take advantage of the 8409's $256-\mathrm{k}$ capability by building current memory boards using the device. No modifications will be needed when the $256-\mathrm{k}$ RAMs are available. By simply providing for two new input address lines and connecting $\mathrm{Q}_{8}$ (the ninth multiplexed address output) to $\mathrm{A}_{8}$ (pin 1) of the RAMs, the memory size can be increased instantly by a factor of four. Figure 2 shows how the connections are made.

Automatic accessing capability is provided by the 8408 and 8409 using on-chip delay paths to generate the correct timing sequence (Fig. 3). These delays are initiated from only one input signal, $\overline{\text { RASIN. This }}$ generates all the access-sequencing required by most RAMs. Automatic accessing operates in the following manner: First, $\overline{\text { RASIN }}$ is used to generate the selected $\overline{\mathrm{RAS}}$ output as decoded from bank-select signals $B_{1}$ and $B_{0} . \overline{\text { RASIN }}$ is also fed to the first series of Schottky inverters to produce the necessary delay before rows can be switched to columns. This guarantees exceeding the row-address hold time $\left(\mathrm{t}_{\mathrm{RAH}}\right)$ of most RAMs. For 64-k RAMs, $\mathrm{t}_{\text {RaH }}$ varies from 20 to 25 ns , so the minimum specification for the 8408 and $8409,30 \mathrm{~ns}$, is on the safe side. If the address outputs are driving $500-\mathrm{pF}$ loads, switching from row addresses to valid column addresses takes 10 ns . The second series of inverters set $\overline{\mathrm{CAS}}$ low 12 ns (typically) after the columns are valid.
The inverters track with temperature and $V_{C C}$, as do the output driver stages. Tracking of the output paths holds over the specified temperature and $V_{C C}$ ranges. Since Schottky-logic parameters do not vary significantly with temperature or $\mathrm{V}_{\mathrm{CC}}$, the absolute
times are not affected by more than $25 \%$ over the 0 to $70^{\circ} \mathrm{C}$ range. At the end of an access-cycle, $\overline{\text { RASIN }}$ goes high and the sequence repeats at a higher speed to terminate the cycle.
An automatic-access mode offers two important advantages: First, there is no need for external timing delay circuitry-this saves cost, memoryboard area, and the timing skews that external circuitry introduces. Second, this sequence is much faster than a clocked sequencing approach-that is, the delay from $\overline{\text { RASIN }}$ input to $\overline{\text { CAS }}$ output is much shorter. Benefits include a faster system access time, the possibility of eliminating a wait state in a microprocessor memory-access cycle, or the ability to choose slower RAMs (a lower-cost solution) without affecting access time. And since both chips need no external memory drivers, the timing skews are confined to just one chip.
If automatic timing is not desired, another mode allows all timing to be under the control of the relevant external control signals. $\overline{\text { RASIN }}$ initiates the selected $\overline{\mathrm{RAS}}$ output, $\mathrm{R} / \overline{\mathrm{C}}$ selects either the row or column address, and $\overline{\text { CASIN }}$ controls $\overline{\text { CAS }}$.

## Refreshing comes in many forms

The DP8408 performs refresh operations only under external control. The microprocessor system decides when a refresh is needed by setting $\mathrm{M}_{2}$ ( $\overline{\text { REFRESH }}$ ) low to place the refresh counter contents on the address outputs. Then the system sets $\overline{\text { RASIN }}$ low to allow all four RAS outputs to low-stroke the refresh address into the rows of all four banks of RAMs. $\overline{\mathrm{CAS}}$ is inhibited, preventing a false write, and the RAM data outputs remain in a high-impedance state.
A refresh cycle ends when $\overline{\text { RASIN }}$ goes high and the refresh counter increments, ready for the next refresh cycle. Most RAMs require that all 128 rows be refreshed in 2 ms , or 256 rows in 4 ms . This can be accomplished by either guaranteeing a refresh on one row every $16 \mu \mathrm{~s}$, or performing a burst refresh of 128 rows at the start of each 2 -ms period, until RF I/O indicates end-of-count. Most system designers prefer one refresh every $16 \mu \mathrm{~s}$. But this can involve inhibiting normal memory accessing, and requires refresh arbitration.
The end-of-count indication on RF I/O can be set under external system control to either 127 or 255 for burst-refresh applications. Actually, the internal address counter still counts to its maximum value, independent of the end-of-count value-the RF I/O value is a result of counter decode and does not reset the counter. This simplifies the RAM interface since the higher-order address bit-count is ignored by RAMs with 128 rows.
In addition to providing the external-control
refresh mode of the 8408 , the 8409 performs hidden refreshing in one of the automatic-access modes. To attain maximum throughput, it is obviously advantageous to perform refreshes without interrupting the system. The DP8409 can do this by monitoring the $\overline{C S}$ input to see if it is high. If $\overline{\mathrm{CS}}$ is high, the RAMs are not being accessed. If $\overline{\mathrm{CS}}$ is high for one cycle, the 8409 performs a hidden refresh during this cycle, and stops in time for the system to start another access. But if a hidden refresh does not occur
in a specific $16-\mu \mathrm{s}$ time slot, a refresh must be forced, possibly by stopping the system.
To perform auto-refreshing, the DP8409 must receive two clock signals: the $16-\mu \mathrm{s}$ refresh-period clock, RFCK, and RGCK, the RAS-generator clock; RGCK can be the microprocessor clock. To keep the number of pins at $48, \mathrm{RFCK}$ and RGCK share pins with other signals. In the automatic-access mode (mode 5), neither $\mathrm{R} / \overline{\mathrm{C}}$ nor $\overline{\mathrm{CASIN}}$ are used, so these duplicate as RFCK and RGCK in modes 1 and 5 . To stop the

## Dynamic RAM operation-from $\overline{R A S}$ to $\overline{\text { CAS }}$

The operation of a dynamic RAM (see figure) is, in a word, complex: Not only do its multiplexed address inputs require delayed timing signals, but it must be refreshed continually.

During an access to a RAM, the first step requires that a row address be presented to the multiplexed address inputs. As the rowaddress signal ( $\overline{\mathrm{RAS}}$ ) goes low, the address is latched into the row latch, and decoded to the memory array. There, the outputs from the selected row are presented to the sense amplifiers. Row addresses must be held on the address inputs for a predetermined time- $t_{\text {RAIL }}$, or row-address hold-time-after $\overline{\mathrm{RAS}}$ switches low.

At this time, the row address can be replaced by a column-address. When a column address is valid, the column-address strobe ( $\overline{\mathrm{CAS}}$ ) goes low to latch the address into the column latch. Columnaddresses are decoded to allow a selected sense amplifier to send data to the output data-latch (during a read cycle). In a write cycle, with the Write Enable signal ( $\overline{\mathrm{WE}}$ ) already low, a low-going $\overline{\mathrm{CAS}}$
signal causes the selected cell to be set to the value at the data input.

The RAM block diagram shows the chip's operation, including the internal gating of the control signals. One key feature is that $\overline{\text { RAS }}$ internally controls $\overline{\text { CAS. Thus, }}$ if $\overline{\mathrm{RAS}}$ is already low when $\overline{\mathrm{CAS}}$ goes low, a normal read or write cycle follows, and the chip consumes its full operating current. On the other hand, if CAS goes low while $\overline{\mathrm{RAS}}$ is high, $\overline{\mathrm{CAS}} \overline{\mathrm{INT}}$ is inhibited along with $\overline{\mathrm{RAS}}$, and the RAM consumes only the current required for standby. In this case, the chip is deactivated. Similarly, $\overline{\mathrm{WE}} \overline{\mathrm{INT}}$ is controlled by both $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$
This simplifies bank selection by using different $\overline{\mathrm{RAS}}$ outputs to select the banks. $\overline{\mathrm{CAS}}$ and $\overline{\mathrm{WE}}$ can be common to all the RAM-banks, along with the multiplexed addressing. For example, in a fourbank system, only one $\overline{\mathrm{RAS}}$ goes low in any access-cycle. This activates all the RAMs in a selected bank, but does not activate RAMs in the other three banks. These latter RAMs remain in the standby mode. The common data bus accesses only the selected
bank, whether reading or writing.
Besides a complex sequencing arrangement, dynamic RAMs must be refreshed to prevent the capacitor in each cell from losing its charge, which represents information. If any row is not accessed for too long a period of time -the refresh period-capacitors will discharge, causing the voltage to drop below the sense-amplifier threshold. Then, when the row is finally accessed, its outputs will appear as all zeros or all ones, depending on which side of the sense amplifier is accessed.

Most RAMs have 2 -ms minimum refresh times, but $64-\mathrm{k}$ dynamic RAMs are typically much higher. When accessing a row for refresh, $\overline{\mathrm{RAS}}$ is needed for a strobe, but $\overline{\mathrm{CAS}}$ is not necessary. The simplest approach to refreshing is to access a refresh counter that increments at the end of each refresh $\overline{\text { RAS. For some RAMs, } 128}$ rows must be refreshed in 2 ms , while others require refreshing 256 rows in 4 ms . With distributed refreshing, one row must be refreshed every $16 \mu \mathrm{~s}$ for proper operation.

system, the DP8409 gives preference to hidden refreshing using RFCK as a level reference. The 16$\mu \mathrm{s}$ cycle commences as RFCK goes high; if CS goes high while RFCK is high, the refresh counter is enabled on the address outputs, overriding the internal threestate signals (Fig. 4a). All four RAS outputs follow $\overline{\text { RASIN, so }}$ to perform a refresh, हASIN must be set low. In smaller systems, $\overline{\text { RASIN }}$ is set low every time a microprocessor performs a read or write cycle. Each time the processor accesses something other than RAM-a peripheral or ROM or another memory segment-a hidden refresh is performed.
The DP8409 detects that $\overline{\mathrm{CS}}$ is high when the processor accesses another section of the system and places the present state of the refresh counter outputs on the multiplexed address bus to memory. When the Read or Write output of the microprocessor is activated, $\overline{\text { RASIN }}$ follows. This causes all four RAS outputs to low-strobe the refresh

4. Automatic refreshing can be performed in three different ways with the DP8409 controller. A hidden refresh (a) occurs while the microprocessor is reading or writing elsewhere in the system. Although undesirable, forced refreshing (b) can be performed by stopping the microprocessor. A better technique for forced refreshing (c) is to ins ert walt states into the processor timing cycle.
address into the RAMs. When the cycle ends, $\overline{\text { RASIN }}$ ends, forcing the four $\overline{\mathrm{RAS}}$ outputs back to their inactive states. This ends the hidden refresh.

At this time, the refresh counter increments, and another microprocessor cycle can begin immediately. This cycle can be a memory access; therefore, the previous refresh cycle has been completely hidden from the microprocessor. The DP8409 allows only one such hidden refresh cycle to occur within a clock cycle of RFCK to minimize power dissipation.
If a hidden refresh does not occur, the DP8409 must force a refresh before RFCK begins a new cycle on a low-to-high transition. Therefore, as RFCK goes low (and a hidden refresh has not occurred), RF I/O (Refresh Request) goes low requesting that a refresh be performed. When the system acknowledges the request, it sets $\mathrm{M}_{2}$ (refresh) low, and prevents further accesses to the DP8409. The 8409 then sends out the refresh-counter contents and interrogates RGCK-in most applications, RGCK is 100 to 150 ns. The 8409 waits one full cycle of RGCK before setting all four RAS outputs low. This guarantees that the minimum RAS precharge time of the RAMs is exceeded. Then RF I/0 goes high, allowing the system to recognize that holding is about to end. Most microprocessors allow enough time so that as refresh finishes, they are almost ready to begin again. The $\overline{\text { RAS }}$ outputs remain low for the next two clock periods to exceed the minimum tras time for refreshing-200 ns is about the right time. When all RAS outputs go high, the refresh counter increments.
A minimum component-count solution to forced refreshing is to connect RFI/O to the Hold or BusRequest input of a microprocessor, and the Hold Acknowledge or Bus Grant output to $\mathrm{M}_{2}$ (Fig. 4b). For some microprocessors, it may be preferable to continue operation without going into hold, and with additional circuitry, the approach can be easily implemented as shown in Fig. 4c. Using this technique of forced refreshing, the control circuit monitors the refresh-request output. When this output switches low, the control circuit waits for a new microprocessor cycle to begin. If the next cycle is for the segment of memory controlled by the DP8409, CS and the control circuitry will be set low. The control circuitry issues a Wait signal to the microprocessor, which is removed when refreshing has ended. If $\overline{\mathrm{CS}}$ is set high, the refresh cycle begins and ends without affecting other system cycles. In effect, this is still a hidden refresh. $\square$

## DP8408 Dynamic RAM Controller/Driver

## General Description

Dynamic memory system designs, which formerly required several support chips to drive the memory array, can now be implemented with a single IC . . the DP8408 Dynamic RAM Controller/Driver. The DP8408 is capable of driving all 16 k and 64 k Dynamic RAMs (DRAMs). Since the DP8408 is a one-chip solution (including capacitive-load drivers), it minimizes propagation delay skews, the major performance disadvantage of multiplechip memory drive and control.
The DP8408's 6 modes of operation offer a wide selection of DRAM control capabilities. Memory access may be controlled externally or on-chip automatically; an onchip refresh counter makes refreshing less complicated.

The DP8408 is a 48 -pin DRAM Controller/Driver with 8 multiplexed address outputs and control signals. It consists of two 8 -bit address latches, an 8 -bit refresh counter, and control logic. All output drivers are capable of driving 500 pF loads with propagation delays of 25 ns . The DP8408 timing parameters are specified driving the typical load capacitance of 88 DRAMs, including trace capacitance.

The DP8408 has 3 mode-control pins: M2, M1, and M0, where M2 is in general $\overline{\text { REFRESH. These }} 3$ pins select 6 modes of operation. Inputs B1 and B0 in the memory access modes ( $M 2=1$ ), are select inputs which select one of four RAS outputs. During normal access, the 8 address outputs can be selected from the Row Address Latch or the Column Address Latch. During refresh, the 8 -bit on-chip refresh counter is enabled onto the address bus and in this mode all $\overline{R A S}$ outputs are selected, while $\overline{\mathrm{CAS}}$ is inhibited.

The DP8408 can drive up to 4 banks of DRAMs, with each bank comprised of 16 k 's, or 64 k 's. Control signal outputs $\overline{R A S}, \overline{C A S}$, and WE are provided with the same drive capability. Each $\overline{R A S}$ output drives one bank of DRAMs so that the four $\overline{R A S}$ outputs are used to select the banks, while $\overline{\mathrm{CAS}}, \overline{\mathrm{WE}}$, and the multiplexed addresses can be connected to all of the banks of DRAMs. This leaves the non-selected banks in the standby mode (less than one tenth of the operating power) with the data outputs in TRI-STATE ${ }^{\oplus}$. Only the bank with its associated $\overline{\text { RAS }}$ low will be written to or read from.

## Operational Features

- All DRAM drive functions on one chip - minimizes skew on outputs, maximizes AC performance
- On-chip capacitive-load drives (specified to drive up to 88 DRAMs)
- Drives directly all 16 k and 64k DRAMs
- Capable of addressing 64 k and 256 k words
- Propagation delays of 25 ns typical at 500 pF load
- $\overline{\text { CAS }}$ goes low automatically after column addresses are valid if desired
- Auto Access mode provides $\overline{\mathrm{RAS}}$, Row to Column, select, then CAS automatically and fast
- $\overline{\text { WE }}$ follows $\overline{\text { WIN }}$ unconditionally-offering READ, WRITE or READ-MODIFY-WRITE cycles
- On-chip 8-bit refresh counter with selectable End-ofCount (127 or 255)
- End-of-Count indicated by RF I/O pin going low at 127 or 255
- Low input on RF I/O resets 8 -bit refresh counter
- $\overline{\text { CAS }}$ inhibited during refresh cycle
- Fall-through latches on address inputs controlled by ADS
- TRI-STATE outputs allow multi-controller addressing of memory
- Control output signals go high-impedance logic "1" when disabled for memory sharing
- Power-up: counter reset, control signals high, address outputs TRI-STATE, and End-of-Count set to 127


## Mode Features

- 6 modes of operation: 3 access, 1 refresh, and 2 set-up
- 2 externally controlled modes: 1 access (Mode 4) and 1 refresh (Modes 0,1,2)
- 2 auto-access modes $\overline{\mathrm{RAS}} \rightarrow \mathrm{R} / \overline{\mathrm{C}} \rightarrow \overline{\mathrm{CAS}}$ automatic, with $\mathrm{t}_{\mathrm{RAH}}=20$ or 30 ns minimum (Modes 5,6 )
- Externally controlled All-ㅈRAS Access modes for memory initialization (Mode 3)
- End-of-Count value of Refresh Counter set by B1 and B0 (Mode 7)


DP8408 Interface Between System \& DRAM Banks

TRI-STATE ${ }^{*}$ is a registered trademark of National Semiconductor Corp.


Table 1. DP8408 Mode Select Options

| Mode | (ㅈFSH) M2 | M1 | M0 | Mode of Operation | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | Externally Controlled Refresh | $\mathrm{RF} / 1 \mathrm{O}=\overline{\mathrm{EOC}}$ |
| 1 | 0 | 0 | 1 |  |  |
| 2 | 0 | 1 | 0 |  |  |
| 3 | 0 | 1 | 1 | Externally Controlled All-- $\overline{\text { RAS }}$ Write | All-RAS Active |
| 4 | 1 | 0 | 0 | Externally Controlled Access | Active $\overline{\mathrm{RAS}}$ defined by Table 2 |
| 5 | 1 | 0 | 1 | Auto Access, Slow traH | Active $\overline{\text { RAS }}$ defined by Table 2 |
| 6 | 1 | 1 | 0 | Auto Access, Fast $\mathrm{t}_{\text {RAH }}$ | Active $\overline{\text { RAS }}$ defined by Table 2 |
| 7 | 1 | 1 | 1 | Set End of Count | See Table 3 for Mode 7 |

## Pin Definitions

$V_{C C}$, GND, GND $-V_{C C}=5 \mathrm{~V} \pm 5 \%$. The three supply pins have been assigned to the center of the package to reduce voltage drops, both DC and AC. There are also two ground pins to reduce the low level noise. The second ground pin is located two pins from $V_{C C}$, so that decoupling capacitors can be inserted directly next to these pins. It is important to adequately decouple this device, due to the high switching currents that will occur when all 8 address bits change in the same direction simultaneously. A recommended solution would be a $1 \mu \mathrm{~F}$ multilayer ceramic capacitor in parallel with a lowvoltage tantalum capacitor, both connected as close as possible to pins 36 and 38 to reduce lead inductance. See Figure below.


R0-R7: Row Address Inputs.
C0-C7: Column Address Inputs.
Q0-Q7: Multiplexed Address Outputs - Selected from the Row Address Input Latch, the Column Address Input Latch, or the Refresh Counter.*
RASIN: Row Address Strobe Input - Enables selected $\overline{\operatorname{RAS}}_{\mathrm{n}}$ output when M2 (RFSH) is high, or all $\overline{\mathrm{RAS}}_{\mathrm{n}}$ outputs when RFSH is low.

R/C: Row/Column Select Input - Selects either the row or column address input latch onto the output bus.
$\overline{\text { CASIN: }}$ Column Address Strobe Input - Inhibits $\overline{\text { CAS }}$ output when high in Modes 4 and 3 . In Mode 6 it can be used to prolong $\overline{\mathrm{CAS}}$ output.
ADS: Address (Latch) Strobe Input - Row Address, Column Address, and Bank Select Latches are fall-through with ADS high; Latches on high-to-low transition.
$\overline{\text { CS: }}$ Chip Select Input - TRI-STATE's the Address Outputs and puts the control signal into a high-impedance logic "1" state when high (except in Mode 0); enables all outputs when low.

M0, M1, M2: Mode Control Inputs - These 3 control pins determine the 6 major modes of operation of the DP8408 as depicted in Table 1.

RF I/O - The I/O pin functions as a Reset Counter Input when set low from an external open-collector gate, or as a flag output. The flag goes active-low when M2 =0 and the End-of-Count output is at 127 or 255 (see Table 3).

## $\overline{\text { WIN: }}$ Write Enable Input.

WE: Write Enable Output - Buffered output from $\overline{\text { WIN. }}$.
$\overline{\text { CAS: Column Address Strobe Output - In Modes } 5 \text { and }}$ 6 , $\overline{\text { CAS }}$ goes low following valid column address. In Modes 3 and 4, it transitions low after R/ $\overline{\mathrm{C}}$ goes low, or follows $\overline{\text { CASIN }}$ going low if R/C is already low. $\overline{C A S}$ is high during refresh.*

RAS 0-3: Row Address Strobe Outputs - Selects a memory bank decoded from B1 and B0 (see Table 2), if $\overline{\text { RFSH }}$ is high. If $\overline{\text { FFSH }}$ is low, all banks are selected.*

B0, B1: Bank Select Inputs - Strobed by ADS. Decoded to enable one of the RAS outputs when RASIN goes low. Also used to define End-of-Count in Mode 7 (Table 3).
*These outputs may need damping resistors to prevent overshoot, undershoot. See AN-305 "Precautions to Take When Driving Memories."

Table 2. Memory Bank Decode

| Bank Select <br> (Strobed by ADS) |  | Enabled $\overline{\mathrm{RAS}}_{\mathbf{n}}$ |
| :---: | :---: | :---: |
| B1 | B0 |  |
| 0 | 0 | $\overline{\mathrm{RAS}}_{0}$ |
| 0 | 1 | $\overline{\mathrm{RAS}}_{1}$ |
| 1 | 0 | $\overline{\mathrm{RAS}}_{2}$ |
| 1 | 1 | $\overline{\mathrm{RAS}}_{3}$ |

## Connection Diagram



## Conditions for all Modes

## Input Addressing

The address block consists of a row-address latch, a column-address latch, and a resettable refresh counter. The address latches are fall-through when ADS is high and latch when ADS goes low. If the address bus contains valid addresses until after the valid address time, ADS can be permanently high. Otherwise ADS must go low while the addresses are still valid.
In normal memory access operation, $\overline{\operatorname{RASIN}}$ and R/ $\overline{\mathrm{C}}$ are initially high. When the address inputs are enabled into the address latches, the row addresses appear on the $Q$ outputs. The address strobe also inputs the bank-select address, ( BO and B 1 ). If $\overline{\mathrm{CS}}$ is low, all outputs are enabled. When $\overline{\mathrm{CS}}$ is transitioned high, the address outputs go TRI-STATE and the control outputs first go high through a low impedance, and then are held by an onchip high impedance. This allows output paralleling with other DP8408s for multi-addressing. All outputs go active about 50 ns after the chip is selected again. If $\overline{\mathrm{CS}}$ is high, and a refresh cycle begins, all the outputs become active until the end of the refresh cycle.

## Drive Capability

The DP8408 has timing parameters that are specified with up to 600 pF loads. In a typical memory system this is equivalent to about $88,5 \mathrm{~V}$-only DRAMs, with trace lengths kept to a minimum. Therefore, the chip can drive four banks each of 16 or 22 bits, or two banks of 32 or 39 bits, or one bank of 64 or 72 bits.
Less loading will slightly reduce the timing parameters, and more loading will increase the timing parameters, according to the graph of Figure 6. The AC performance parameters are specified with the typical load capacitance of 88 DRAMs. This graph can be used to extrapolate the variations expected with other loading.

Because of distributed trace capacitance and inductance and DRAM input capacitance, current spikes can be created, causing overshoots and undershoots at the DRAM inputs that can change the contents of the DRAMs or even destroy them. To remove these spikes, a damping resistor (low inductance, carbon) can be inserted between the DP8408 driver outputs and the DRAMs, as close as possible to the DP8408. The values of the damping resistors may differ between the different control outputs; $\overline{\mathrm{RAS}}$ 's $\overline{\mathrm{CAS}}, \mathrm{Q}$ 's and $\overline{\mathrm{WE}}$. The damping resistors should be determined by the first prototypes (not wire-wrapped due to larger distributed capacitance and inductance). The best values for the damping resistors are the critical values giving a critically damped transition on the control outputs. Typical values for the damping resistors will be between $15 \Omega$ and $1.00 \Omega$, the lower the loading the higher the value. (For more information, see AN-305 "Precautions to Take When Driving Memories.')

## DP8408 Driving any 16k or 64k DRAMs

The DP8408 can drive any 16k or 64k DRAMs. All 16k DRAMs are basically the same configuration, including the newer 5V-only version. Hence, in most applications, different manufacturers' DRAMs are interchangeable (for the same supply-rail chips), and the DP8408 can drive all 16k DRAMs (see Figure 1a).

There are three basic configurations for the 5 V -only 64 k DRAMs: a 128 -row by 512 -column array with an on-RAM refresh counter, a 128 -row by 512 -column array with no on-RAM refresh counter, and a 256 -row by 256 -column array with no on-RAM refresh counter. The DP8408 can drive all three configurations, and at the same time allows them all to be interchangeable (as shown in Figures 1b and 1c), providing maximum flexibility in the choice of DRAMs. Since the 8 -bit on-chip refresh counter can be used as a 7 -bit refresh counter for the 128 -row configuration, or as an 8 -bit refresh counter for the 256 -row configuration, the on-RAM refresh counter (if present) is never used. As long as 128 rows are refreshed every 2 ms (i.e. 256 rows in 4 ms ) all DRAM types are correctly refreshed.
When the DP8408 is in a refresh mode, the RF I/O pin indicates that the on-chip refresh counter has reached its end-of-count. This end-of-count is selectable as 127 or 255 to accommodate 16 k or 64 k DRAMs, respectively. Although the end-of-count may be chosen to be either of these values, the counter is not reset and always counts to 255 before rolling over to zero.

## Read, Write, and Read-Modify-Write Cycles

The output signal, $\overline{W E}$, determines what type of memory access cycle the memory will perform. If $\overline{W E}$ is kept high while $\overline{\mathrm{CAS}}$ goes low, a read cycle occurs. If $\overline{\mathrm{WE}}$ goes low before $\overline{\text { CAS }}$ goes low, a write cycle occurs and data at DI (DRAM input data) is written into the DRAM as CAS goes low. If $\overline{W E}$ goes low later than $t_{\text {cw }}$ after $\overline{\mathrm{CAS}}$ goes low; first a read occurs and DO (DRAM output data) becomes valid; then data DI is written into the same address in the DRAM when $\overline{W E}$ goes low. In this read-modify-write case, DI and DO cannot be linked together. The type of cycle is therefore controlled by $\overline{W E}$, which follows WIN.

## Power-Up Initialize

When $V_{C C}$ is first applied to the DP8408, an initialize pulse clears the refresh counter, the internal control flip-flops, and sets the End-of-Count of the refresh counter to 127 (which may be changed via Mode 7). As $V_{\text {CC }}$ increases to about 2.3 volts, it holds the output control signals at a level of one Schottky diode-drop below $\mathrm{V}_{\mathrm{CC}}$, and the output address to TRI-STATE. As $\mathrm{V}_{\mathrm{CC}}$ increases above 2.3 volts, control of these outputs is granted to the system.


FIGURE 1a. DP8408 with any 16k DRAMS


ONLY LS 7 BITS OF REFRESH COUNTER USED FOR THE 7 ROW ADDRESSES. MSB NOT USED BUT CAN TOGGLE

FIGURE 1b. DP8408 with 128 Row $\times 512$ Column 64k DRAM


ALL 8 BITS OF REFRESH COUNTER USED

FIGURE 1c. DP8408 with $256 \times 256$ Column 64 k DRAM

## DP8408 Functional Mode Descriptions

Note: All delay parameters stated in text refer to the DP8408. Substitute the respective delay numbers for the DP8408-2 or DP8408-3 when using these devices.

## Modes 0,1,2 - Externally Controlled Refresh

In this mode, the input address latches are disabled from the address outputs and the refresh counter is enabled. When $\overline{\text { RAS occurs, the enabled row in the DRAM is re- }}$ freshed. In the Externally Controlled Refresh mode, all $\overline{\text { RAS }}$ outputs are enabled following RASIN, and CAS is inhibited. This refreshes the same row in all four banks. The refresh counter increments when either RASIN or $\overline{\text { RFSH }}$ goes low-to-high after a refresh. RF I/O goes low when the count is 127 or 255, as set by End-of-Count (see Table 3), with $\overline{\text { RASIN }}$ and $\overline{\text { RFSH }}$ low. To reset the counter to all zeroes, RF I/O is set low through an external open-collector driver.
During refresh, $\overline{\text { RASIN }}$ and RFSH must be skewed transitioning low such that the refresh address is valid on the address outputs of the controller before the $\overline{\text { RAS }}$ outputs go low. The amount of time that RFSH should
go low before RASIN does depends on the capacitive loading of the address and RAS lines. For the load specified in the switching characteristics of this data sheet, 10ns is sufficient. Refer to Figure 2.
To perform externally controlled burst refresh, $\overline{\text { RASIN }}$ is toggled while RFSH is held low. The refresh counter increments with RASIN going low to high, so that the DRAM rows are refreshed in succession by RASIN going high to low.

## Mode 3 - Externally Controlled All- $\overline{\text { RAS }}$ Write

This mode is useful at system initialization. The memory address is provided by the processor, which also performs the incrementing. All four RAS outputs follow RASIN (supplied by the processor), strobing the row address into the DRAMs. R/C can now go low, while CASIN may be used to control CAS (as in the Externally Controlled Access mode), so that CAS strobes the column address contents into the DRAMs. At this time WE should be low, causing the data to be written into all four banks of DRAMs. At the end of the write cycle, the input address is incremented and latched by the DP8408 for the next write cycle.


## Mode 4 - Externally Controlled Access

This mode facilitates externally controlling all accesstiming parameters associated with the DRAMs. The application of modes 0 and 4 are shown in Figure 3.

## Output Address Selection

Refer to Figure 4a. With M2 ( $\overline{\mathrm{RFSH}}$ ) and $\mathrm{R} / \overline{\mathrm{C}}$ high, the row address latch contents are transferred to the multiplexed address bus output Q0-Q7, provided $\overline{\mathrm{CS}}$ is set low. The column address latch contents are output after R/C goes low. $\overline{\text { RASIN can go low after the row address- }}$ es have been set up on Q0-Q7. This selects one of the $\overline{\text { RAS }}$ outputs, strobing the row address on the Q outputs into the desired bank of memory. After the row-address hold-time of the DRAMs, R/C can go low so that about 40 ns later column addresses appear on the Q outputs.

## Automatic $\overline{\mathrm{CAS}}$ Generation

In a normal memory access cycle $\overline{\mathrm{CAS}}$ can be derived from inputs $\overline{\text { CASIN }}$ or R/C. If CASIN is high, then R/C
going low switches the address output drivers from rows to columns. CASIN then going low causes $\overline{\text { CAS }}$ to go low approximately 40 ns later, allowing $\overline{\text { CAS }}$ to occur at a predictable time (see Figure 4b). If CASIN is low when $R / \bar{C}$ goes low, $\overline{C A S}$ will be automatically generated, following the row to column transition by about 20 ns (see Figure 4a). Most DRAMs have a column address set-up time before CAS ( $\mathrm{t}_{\mathrm{ASC}}$ ) of 0 ns or -10 nsc . In other words, a $t_{\text {Asc }}$ greater than 0 ns is safe. This feature reduces timing-skew problems, thereby improving access time of the system.

## Fast Memory Access

AC parameters $\mathrm{t}_{\text {DIF } 1}, \mathrm{t}_{\text {DIF } 2}$ may be used to determine the minimum delays required between $\overline{\operatorname{RASIN}}, \mathrm{R} / \overline{\mathrm{C}}$, and $\overline{\text { CASIN }}$ (see Application Brief 9; "Fastest DRAM Access Mode").


FIGURE 3. Typical Application of DP8408 Using Externally Controlled Access and Refresh in Modes 0 and 4


FIGURE 4a. Read Cycle Timing (Mode 4)


FIGURE 4b. Write Cycle Timing (Mode 4)

## Mode 5 - Automatic Access

The Auto Access mode has two advantages over the Externally Controlled Access mode, due to the fact that all outputs except $\overline{W E}$ are initiated from RASIN. First, inputs R/C and CASIN are unnecessary. Secondly, because the output control signals are derived internally from one input signal ( $\overline{\mathrm{RASIN}}$ ), timing-skew problems are reduced, thereby reducing memory access time substantially or allowing use of slower DRAMs. The automatic access features of Mode 5 (and Mode 6) of the DP8408 make DRAM accessing appear essentially "static".

## Automatic Access Control

The major disadvantage of DRAMs compared to static RAMs is the complex timing involved. First, a $\overline{\text { RAS }}$ must occur with the row address previously set up on the multiplexed address bus. After the row address has been
held for $\mathrm{t}_{\text {RAH }}$, (the Row-Address hold-time of the DRAM), the column address is set up and then $\overline{\text { CAS }}$ occurs. This is all performed automatically by the DP8408 in this mode.

Provided the input address is valid as ADS goes low, $\overline{\text { RASIN can go low any time after ADS. This is because }}$ the selected $\overline{R A S}$ occurs typically 27 ns later, by which time the row address is already valid on the address output of the DP8408. The Address Set-Up time ( $t_{\text {ASR }}$ ), is Ons on most DRAMs. The DP8408 in this mode (with ADS and RASIN edges simultaneously applied) produces a minimum $t_{\text {ASR }}$ of 0 ns . This is true provided the input address was valid $\mathrm{t}_{\text {ASA }}$ before ADS went low (see Figure 5a).

Next, the row address is disabled after $t_{\text {RAH }}$ ( 30 ns minimum); in most DRAMs, $\mathrm{t}_{\text {RAH }}$ minimum is less than 30 ns . The column address is then set up and $t_{\text {ASC }}$ later, $\overline{\text { CAS }}$

*INDICATES DYNAMIC RAM PARAMETERS

FIGURE 5a. Modes 5, 6 Timing ( $\overline{\text { CASIN }}$ High in Mode 6
occurs. The only other control input required is $\overline{\text { WIN }}$. When a write cycle is required, $\overline{\text { WIN }}$ must go low at least 30 ns before CAS is output low.
This gives a total typical delay from: input address valid to $\overline{\text { RASIN }}$ ( 15 ns ); to $\overline{\text { RAS }}(27 \mathrm{~ns}$ ); to rows held ( 50 ns ); to columns valid ( 25 ns ); to $\overline{\mathrm{CAS}}(23 \mathrm{~ns})=140 \mathrm{~ns}$ (that is, 125 ns from $\overline{\text { RASIN }}$ ). All of these typical figures are for heavy capacitive loading, of approximately 88 DRAMs. This mode is therefore extremely fast. The external timing is greatly simplified for the memory system designer: the only system signal required is RASIN.

## Mode 6 - Fast Automatic Access

The Fast Access mode is similar to Mode 5, but has a faster $\mathrm{t}_{\text {RAH }}$ of 20 ns , minimum. It therefore can only be
used with fast 16 k or 64 k DRAMs (which have a $\mathrm{t}_{\text {RAH }}$ of 10 ns to 15 ns ) in applications requiring fast access times; RASIN to CAS is typically 105 ns .
In this mode, the R/ $\bar{C}$ pin is not used, but $\overline{\text { CASIN }}$ is used to allow an extended $\overline{C A S}$ after $\overline{\text { RAS }}$ has already terminated. Refer to Figure 5b. This is desirable with fast cycle-times where $\overline{\mathrm{RAS}}$ has to be terminated as soon as possible before the next $\overline{\text { RAS }}$ begins (to meet the precharge time, or $\mathrm{t}_{\mathrm{RP}}$, requirements of the DRAM). $\overline{\text { CAS }}$ may then be held low by CASIN to extend the data output valid time from the DRAM to allow the system to read the data. $\overline{C A S I N}$ subsequently going high ends $\overline{\mathrm{CAS}}$. If this extended $\overline{\mathrm{CAS}}$ is not required, $\overline{\mathrm{CASIN}}$ should be set high in Mode 6.

*INDICATES DYNAMIC RAM PARAMETERS

FIGURE 5b. Mode 6 Timing, Extended $\overline{\text { CAS }}$

## Mode 7 - Set End-of-Count

The End-of-Count can be externally selected in Mode 7, using ADS to strobe in the respective value of B1 and BO (see Table 3). With B1 and B0 the same EOC is 127; with $B 1=0$ and $B 0=1, E O C$ is 255 ; and with $B 1=1$ and $B 0=0, E O C$ is 127 . This selected value of $E O C$ will be used until the next Mode 7 selection. At power-up the EOC is automatically set to 127 (B1 and B0 set to 11).

Table 3. Mode 7

| Bank Select <br> (Strobed by ADS) |  | End of Count <br> Selected |
| :---: | :---: | :---: |
| B1 | B0 |  |
| 0 | 0 | 255 |
| 0 | 1 | 127 |
| 1 | 0 | 127 |
| 1 | 1 |  |



FIGURE 6. Change in Propagation Delay vs. Loading Capacitance Relative to a 500 pF Load

## Operating Conditions

| Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ | 7.0 V |
| :--- | ---: |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Input Voltage | 5.5 V |
| Output Current | 150 mA |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |
| "Derate cavity package $23.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded |  |
| package $22.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. |  |


|  | Min | Max | Units |
| :--- | :---: | :---: | :---: |
| $V_{\text {CC }}$ | Supply Voltage | 4.75 | 5.25 |
| $\mathrm{~T}_{\mathrm{A}}$ | Ambient Temperature | 0 | +70 |
|  | ${ }^{\circ} \mathrm{C}$ |  |  |

Electrical Characteristics $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, 0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 70^{\circ} \mathrm{C}$ unless otherwise noted (Notes 2, 6)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $\mathrm{V}_{C C}=$ Min., $\mathrm{I}_{\mathrm{C}}=-12 \mathrm{~mA}$ |  | -0.8 | -1.2 | V |
| $\mathrm{I}_{\mathrm{H} 1}$ | Input High Current for ADS, R/工 only | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ |  | 2.0 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H} 2}$ | Input High Current for All Other Inputs* | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ |  | 1.0 | 50 | $\mu \mathrm{A}$ |
| 11 RSI | Output Load Current for RF I/O | $\mathrm{V}_{\mathrm{IN}}=0.5 \mathrm{~V}$, Output High |  | -1.5 | -2.5 | mA |
| I, CTL | Output Load Current for $\overline{\text { RAS, }}$ CAS, $\overline{\text { WE }}$ | $\mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$, Chip Deselect |  | -1.5 | -2.5 | mA |
| $\mathrm{I}_{1 / 1}$ | Input Low Current for ADS, R/C̄ only | $\mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ |  | -0.1 | -1.0, | mA |
| $\mathrm{I}_{\text {LL2 }}$ | Input Low Current for All Other Inputs* | $\mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ |  | -0.05 | -0.5 | mA |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Threshold |  |  |  | 0.8 | V |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input High Threshold |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {OL1 }}$ | Output Low Voltage* | $\mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA}$ |  | 0.3 | 0.5 | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage for RF I/O | $\mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}$ |  | 0.3 | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage* | $\mathrm{IOH}=-1 \mathrm{~mA}$ | 2.4 | 3.5 |  | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage for RF I/O | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | 2.4 | 3.5 |  | V |
| $\mathrm{I}_{10}$ | Output High Drive Current* | $\mathrm{V}_{\text {OUT }}=0.8 \mathrm{~V}$ (Note 3) |  | -200 |  | mA |
| $\mathrm{I}_{0 \mathrm{D}}$ | Output Low Drive Current* | $\mathrm{V}_{\text {OUT }}=2.7 \mathrm{~V}$ ( Note 3) |  | 200 |  | mA |
| loz | TRI-STATE Output Current (Address Outputs) | $\begin{aligned} & 0.4 \mathrm{~V} \leqslant \mathrm{~V}_{\text {Out }} \leqslant 2.7 \mathrm{~V}, \\ & \mathrm{CS}=2.0 \mathrm{~V}, \text { Mode } 4 \end{aligned}$ | -50 | 1.0 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max. |  | 210 | 285 | mA |

*Except RF I/O Output.
Switching Characteristics: DP8408/DP8408-3 $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, 0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 70^{\circ} \mathrm{C}$ unless otherwise noted (Notes 2, 4,5). The output load capacitance is typical for 4 banks of 22 DRAMs each or 88 DRAMs including trace capacitance. These values are: $Q 0-Q 7, C_{L}=500 p F ; \overline{R A S} 0-\overline{R A S} 3, C_{L}=150 p F ; \overline{W E}, C_{L}=500 p F ; \overline{C A S}$, $C_{L}=600 \mathrm{pF}$, unless otherwise noted. See Figure 7 for test load. Switches S1 and S2 are closed unless otherwise noted, and R1 and R2 are $4.7 \mathrm{k} \Omega$ unless otherwise noted. Maximum propagation delays are specified with all outputs switching.

| Symbol | Access Parameter | Conditions | 8408 |  |  | 8408-3 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{t}_{\text {RICL }}$ | $\overline{\text { RASIN }}$ to $\overline{\text { CAS }}$ Output Delay (Mode 5) | Figure 5a | 95 | 125 | 160 | 95 | 125 | 185 | ns |
| $t_{\text {RICL }}$ | $\overline{\text { RASIN }}$ to $\overline{\text { CAS }}$ Output Delay (Mode 6) | Figures 5a, 5b | 80 | 105 | 140 | 80 | 105 | 160 | ns |
| $t_{\text {RICH }}$ | $\overline{\text { RASIN }}$ to $\overline{\text { CAS Output Delay (Mode 5) }}$ | Figure 5a | 40 | 48 | 60 | 40 | 48 | 70 | ns |
| $\mathrm{t}_{\text {RICH }}$ | $\overline{\text { RASIN }}$ to CAS Output Delay (Mode 6) | Figures 5a, 5b | 50 | 63 | 80 | 50 | 63 | 95 | ns |
| $t_{\text {RCDL }}$ | $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}}$ Output Delay (Mode 5) | Figure 5a |  | 98 | 125 |  | 98 | 145 | ns |
| $t_{\text {RCDL }}$ | RAS to $\overline{\mathrm{CAS}}$ Output Delay (Mode 6) | Figures 5a, 5b |  | 78 | 105 |  | 78 | 120 | ns |
| $\mathrm{t}_{\text {RCDH }}$ | $\overline{\text { RAS }}$ to CAS Output Delay (Mode 5) | Figure 5a |  | 27 | 40 |  | 27 | 40 | ns |
| $t_{\text {RCDH }}$ | RAS to $\overline{\mathrm{CAS}}$ Output Delay (Mode 6) | Figure 5a |  | 40 | 65 |  | 40 | 65 | ns |
| $\mathrm{t}_{\mathrm{CCDH}}$ | $\overline{\text { CASIN to } \overline{\text { CAS }} \text { Output Delay (Mode 6) }}$ | Figure 5b | 40 | 54 | 70 | 40 | 54 | 80 | ns |
| $\mathrm{t}_{\text {RAH }}$ | Row Address Hold Time (Mode 5) | Figure 5a | 30 |  |  | 30 |  |  | ns |
| $t_{\text {RAH }}$ | Row Address Hold Time (Mode 6) | Figures 5a, 5b | 20 |  |  | 20 |  |  | ns |
| $t_{\text {ASC }}$ | Column Address Setup Time (Mode 5) | Figure 5a | 8 |  |  | 8 |  |  | ns |
| $t_{\text {ASC }}$ | Column Address Setup Time (Mode 6) | Figures 5a, 5b | 6 |  |  | 6 |  |  | ns |
| $\mathrm{t}_{\mathrm{RCV}}$ | $\overline{\text { RASIN }}$ to Column Address Valid (Mode 5) | Figure 5a |  | 90 | 120 |  | 90 | 140 | ns |



Switching Characteristics (Cont'd)

| Symbol | TRI-STATE Parameter | Conditions | 8408 |  |  | 8408-3 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $t_{\text {HZH }}$ | $\overline{\mathrm{CS}}$ Low to Control Output High from Hi-Z High | Figure 8 R2 $=750 \Omega$, S1 open |  | 50 | 80 |  | 50 | 80 | ns |
| $\mathrm{t}_{\mathrm{HHZ}}$ | $\overline{\mathrm{CS}}$ High to Control Output Hi-Z High from High | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \\ & \text { Figure } 8 \\ & \mathrm{R} 2=750 \Omega, \text { S1 open } \end{aligned}$ |  | 40 | 75 |  | 40 | 75 | ns |
| ${ }^{\text {thZL }}$ | $\overline{\mathrm{CS}}$ Low to Control Output Low from Hi-Z High | Figure 8 S1, S2 open |  | 45 | 75 |  | 45 | 75 | ns |
| $t_{\text {LHZ }}$ | $\overline{\mathrm{CS}}$ High to Control Output Hi-Z High from Low | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF},$ <br> Figure 8, <br> R2 $=750 \Omega$, S1 open |  | 50 | 80 |  | 50 | 80 | ns |

Switching Characteristics: DP8408-2 $V_{C C}=5.0 \mathrm{~V} \pm 5 \%, 0^{\circ} \mathrm{C} \leq T_{A} \leqslant 70^{\circ} \mathrm{C}$ unless otherwise noted (Notes 2, 4, 5, 7). The output load capacitance is typical for 4 banks of 22 DRAMs each or 88 DRAMs including trace capacitance. These values are: Q0-Q7, $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF} ; \overline{\mathrm{RAS}} 0-\overline{\mathrm{RAS}} 3, \mathrm{C}_{\mathrm{L}}=150 \mathrm{pF} ; \overline{\mathrm{WE}}, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF} ; \overline{\mathrm{CAS}}, \mathrm{C}_{\mathrm{L}}=600 \mathrm{pF}$, unless otherwise noted. See Figure 7 for test load. Switches S1 and S2 are closed unless otherwise noted, and R1 and R2 are $4.7 \mathrm{k} \Omega$ unless otherwise noted. Maximum propagation delays are specified with all outputs switching.

| Symbol | Access Parameter | Conditions | 8408-2 |  |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |  |  |
| $\mathrm{t}_{\text {RICL }}$ | $\overline{\text { RASIN }}$ to CAS Output Delay (Mode 5) | Figure 5a | 75 | 100 | 130 |  |  |  | ns |
| $\mathrm{t}_{\text {RICL }}$ | $\overline{\text { RASIN }}$ to CAS Output Delay (Mode 6) | Figures 5a, 5b | 65 | 90 | 115 |  |  |  | ns |
| $\mathrm{t}_{\text {RICH }}$ | RASIN to CAS Output Delay (Mode 5) | Figure 5a | 40 | 48 | 60 |  |  |  | ns |
| $\mathrm{t}_{\text {RICH }}$ | $\overline{\text { RASIN }}$ to CAS Output Delay (Mode 6) | Figures 5a, 8b | 50 | 63 | 80 |  |  |  | ns |
| $\mathrm{t}_{\mathrm{RCDL}}$ | $\widehat{\text { RAS }}$ to $\overline{\text { CAS }}$ Output Delay (Mode 5) | Figure 5a |  | 75 | 100 |  |  |  | ns |
| $\mathrm{t}_{\mathrm{RCDL}}$ | $\overline{\text { RAS }}$ to $\overline{\mathrm{CAS}}$ Output Delay (Mode 6) | Figures 5a, 5b |  | 65 | 85 |  |  |  | ns |
| $t_{\text {RCDH }}$ | $\overline{\text { RAS }}$ to $\overline{\mathrm{CAS}}$ Output Delay (Mode 5) | Figure 5a |  | 27 | 40 |  |  |  | ns |
| $\mathrm{t}_{\text {RCDH }}$ | $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}}$ Output Delay (Mode 6) | Figure 5a |  | 40 | 65 |  |  |  | ns |
| $\mathrm{t}_{\mathrm{CCOH}}$ | $\overline{\mathrm{CASIN}}$ to CAS Output Delay (Mode 6) | Figure 5b | 40 | 54 | 70 |  |  |  | ns |
| $\mathrm{t}_{\text {RAH }}$ | Row Address Hold Time (Mode 5) (Note 7) | Figure 5a | 20 |  |  |  |  |  | ns |
| $\mathrm{t}_{\text {RAH }}$ | Row Address Hold Time (Mode 6) (Note 7) | Figures 5a, 5b | 12 |  |  |  |  |  | ns |
| $t_{\text {ASC }}$ | Column Address Setup Time (Mode 5) | Figure 5a | 3 |  |  |  |  |  | ns |
| $t_{\text {ASC }}$ | Column Address Setup Time (Mode 6) | Figures 5a, 8b | 3 |  |  |  |  |  | ns |
| $\mathrm{t}_{\mathrm{RCV}}$ | $\overline{\text { RASIN }}$ to Column Address Valid (Mode 5) | Figure 5a |  | 80 | 105 |  |  |  | ns |
| $\mathrm{t}_{\mathrm{RCV}}$ | $\overline{\text { RASIN }}$ to Column Address Valid (Mode 6) | Figures 5a, 5b |  | 70 | 90 |  |  |  | ns |
| $t_{\text {RPDL }}$ | $\overline{\text { RASIN }}$ to $\overline{\mathrm{RAS}}$ Delay | Figures 4a, 4b, 5a, 5b | 20 | 27 | 35 |  |  |  | ns |
| $\mathrm{t}_{\text {RPDH }}$ | $\overline{\text { RASIN }}$ to $\overline{\mathrm{RAS}}$ Delay | Figures 4a, 4b, 5a, 5b | 15 | 23 | 32 |  |  |  | ns |
| $\mathrm{t}_{\text {APDL }}$ | Address Input to Output Low Delay | Figures 4a, 4b, 5a, 5b |  | 25 | 40 |  |  |  | ns |
| $\mathrm{t}_{\text {APDH }}$ | Address Input to Output High Delay | Figures 4a, 4b, 5a, 5b |  | 25 | 40 |  |  |  | ns |
| $\mathrm{t}_{\text {SPDL }}$ | Address Strobe to Address Output Low | Figures 4a, 4b |  | 40 | 60 |  |  |  | ns |
| $\mathrm{t}_{\text {SPDH }}$ | Address Strobe to Address Output High | Figures 4a, 4b |  | 40 | 60 |  |  |  | ns |
| $t_{\text {ASA }}$ | Address Set-up Time to ADS | Figures 4a, 4b, 5a, 5b | 15 |  |  |  |  |  | ns |
| $t_{\text {AHA }}$ | Address Hold Time from ADS | Figures 4a, 4b, 5a, 5b | 15 |  |  |  |  |  | ns |
| $t_{\text {ADS }}$ | Address Strobe Pulse Width | Figures 4a, 4b, 5a, 5b | 30 |  |  |  |  |  | ns |
| $\mathrm{t}_{\text {WPDL }}$ | $\overline{\text { WIN }}$ to $\overline{\text { WE Output Delay }}$ | Figure 4b | 15 | 25 | 30 |  |  |  | ns |
| ${ }^{\text {W }}$ WPDH | $\overline{\text { WIN }}$ to $\overline{\text { WE }}$ Output Delay | Figure 4b | 15 | 30 | 60 |  |  |  | ns |
| $\mathrm{t}_{\text {crs }}$ | $\overline{\text { CASIN }}$ Set-up Time to $\overline{\text { RASIN }}$ High (Mode 6) | Figure 5b | 35 |  |  |  |  |  | ns |
| ${ }^{\text {t CPDL }}$ | $\overline{\text { CASIN }}$ to $\overline{\mathrm{CAS}}$ Delay (R/C low in Mode 4) | Figure 4b | 32 | 41 | 58 |  |  |  | ns |

Switching Characteristics
(Cont'd)

| Symbol | Access Parameter | Conditions | 8408-2 |  |  | Min | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |  |  |
| $\mathrm{t}_{\text {cPDH }}$ | $\overline{\text { CASIN }}$ to CAS Delay (R/C low in Mode 4) | Figure 4b | 25 | 39 | 50 |  |  |  | ns |
| $\mathrm{t}_{\text {fic }}$ | Column Select to Column Address Valid | Figure 4a |  | 40 | 58 |  |  |  | ns |
| $\mathrm{t}_{\text {RCR }}$ | Row Select to Row Address Valid | Figures 4a, 4b |  | 40 | 58 |  |  |  | ns |
| $\mathrm{t}_{\text {RHA }}$ | Row Address Held from Column Select | Figure 4a | 10 |  |  |  |  |  | ns |
| $\mathrm{t}_{\text {cCas }}$ | R/C̄ Low to $\overline{\mathrm{CAS}}$ Low (Mode 4 Auto $\overline{\mathrm{CAS}}$ ) | Figure 7a |  | 55 | 75 |  |  |  | ns |
| $\mathrm{t}_{\text {diF1 }}$ | Maximum ( $\mathrm{t}_{\mathrm{RPDL}}-\mathrm{t}_{\mathrm{RHA}}$ ) | See Mode 4 description |  |  | 13 |  |  |  | ns |
| $\mathrm{t}_{\text {DiF2 }}$ | Maximum ( $\mathrm{t}_{\mathrm{RCC}}-t_{\text {cPDL }}$ ) | See Mode 4 description |  |  | 13 |  |  |  | ns |
| Refresh Parameter |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Refresh Cycle Period | Figure 2 | 100 |  |  |  |  |  | ns |
| $\mathrm{t}_{\text {RASINL, }}$ | Pulse Width of $\overline{\text { AASIN }}$ during Refresh | Figure 2 | 50 |  |  |  |  |  | ns |
| $\mathrm{t}_{\text {RFPDL }}$ | $\overline{\text { RASIN }}$ to $\overline{\text { RAS }}$ Delay during Refresh | Figure 2 | 35 | 50 | 70 |  |  |  | ns |
| $\mathrm{t}_{\text {RFPDH }}$ | $\overline{\text { RASIN }}$ to $\overline{\text { RAS }}$ Delay during Refresh | Figure 2 | 30 | 40 | 55 |  |  |  | ns |
| $\mathrm{t}_{\text {RFLCT }}$ | $\overline{\mathrm{RFSH}}$ Low to Counter Address Valid | $\overline{\mathrm{CS}}=\mathrm{X}$, Figure 2 |  | 47 | 60 |  |  |  | ns |
| $t_{\text {RFHRV }}$ | $\overline{\text { RFSH }}$ High to Row Address Valid | Figure 2 |  | 45 | 60 |  |  |  | ns |
| $\mathrm{t}_{\text {ROHNC }}$ | $\overline{\mathrm{RAS}}$ High to New Count Valid | Figure 2 |  | 30 | 55 |  |  |  | ns |
| trieoc | RASIN Low to End-of-Count Low | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, Figure 2 |  |  | 80 |  |  |  | ns |
| $\mathrm{t}_{\text {RHEOC }}$ | RASIN High to End-of-Count High | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, Figure 2 |  |  | 80 |  |  |  | ns |
| $\mathrm{t}_{\text {RST }}$ | Counter Reset Pulse Width | Figure 2 | 70 |  |  |  |  |  | ns |
| ${ }^{\text {t }}$ CTL | RF I/O Low to Counter Outputs All Low | Figure 2 |  |  | 100 |  |  |  | ns |
| TRI-STATE Parameter |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{zH}}$ | $\overline{\text { CS }}$ Low to Address Output High from Hi-Z | $\begin{aligned} & \text { Figures } 9,12 \\ & \mathrm{R} 1=3.5 \mathrm{k}, \mathrm{R} 2=1.5 \mathrm{k} \end{aligned}$ |  | 35 | 60 |  |  |  | ns |
| $t_{\text {Hz }}$ | $\overline{\text { CS High to Address Output Hi-Z from High }}$ | $\begin{aligned} & \hline C_{L}=15 \mathrm{pF}, \\ & \text { Figures } 9,12 \\ & \text { R2 }=1 \mathrm{k}, \mathrm{~S} 1 \text { open } \end{aligned}$ | ' | 20 | 40 |  |  |  | ns |
| $\mathrm{t}_{\mathrm{zL}}$ | $\overline{\text { CS }}$ Low to Address Output Low from Hi-Z | Figures 9, 12 $\mathrm{R} 1=3.5 \mathrm{k}, \mathrm{R} 2=1.5 \mathrm{k}$ |  | 35 | 60 |  |  |  | ns |
| $t_{\text {Lz }}$ | $\overline{\mathrm{CS}}$ High to Address Output Hi-Z from Low | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \\ & \text { Figures } 9,12 \\ & \mathrm{R} 1=1 \mathrm{k}, \mathrm{~S} 2 \text { open } \end{aligned}$ |  | 25 | 50 |  |  |  | ns |
| $\mathrm{t}_{\mathrm{HzH}}$ | $\overline{\text { CS }}$ Low to Control Output High from Hi-Z High | $\begin{aligned} & \text { Figures } 9, ' 12 \\ & \text { R2 } 2=750 \Omega \text {, } \mathrm{S} 1 \text { open } \\ & \hline \end{aligned}$ |  | 50 | 80 |  |  |  | ns |
| $\mathrm{t}_{\mathrm{HHz}}$ | $\overline{\text { CS }}$ High to Control Output Hi-Z High from High | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \\ & \text { Figures } 9,12 \\ & \mathrm{R} 2=750 \Omega, \mathrm{~S} 1 \text { open } \end{aligned}$ |  | 40 | 75 |  |  |  | ns |
| $\mathrm{t}_{\mathrm{HzL}}$ | $\overline{\text { CS }}$ Low to Control Output Low from Hi-Z High | Figure 12, <br> S1, S2 open |  | 45 | 75 |  |  |  | ns |
| $\mathrm{t}_{\text {LHz }}$ | $\overline{\mathrm{CS}}$ High to Control Output Hi-Z High from Low | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \\ & \text { Figure } 12, \\ & \mathrm{R} 2=750 \Omega, \mathrm{~S} 1 \text { open } \end{aligned}$ |  | 50 | 80 |  |  |  | ns |


| Input Capacitance $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}($ Notes 2, 6) |  |  |  |  |  |  |  |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Conditions | Min | Typ | Max | Units |  |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance ADS, R/ $\overline{\mathrm{C}}$ |  |  | 8 |  | pF |  |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance All Other Inputs |  |  | 5 |  | pF |  |

Note 1: "Absolute Maximum Ratings" are the values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: All typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$.
Note 3: This test is provided as a monitor of Driver output source and sink current capability. Caution should be exercised in testing this parameter. In testing these parameters, a $15 \Omega$ resistor should be placed in series with each output under test. One output should be tested at a time and test time should not exceed 1 second.
Note 4: Input pulse 0 V to $3.0 \mathrm{~V}, \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns}, \mathrm{f}=2.5 \mathrm{MHz}, \mathrm{t}_{\mathrm{PW}}=200 \mathrm{~ns}$. Input reference point on AC measurements is 1.5 V . Output reference points are 2.7 V for High and 0.8 V for Low.
Note 5: The load capacitance on RF I/O should not exceed 50 pF .
Note 6: Applies to all DP8408 versions unless otherwise specified.
Note 7: The DP8408-2 device can only be used with memory devices that meet the $\mathrm{t}_{\mathrm{RAH}}$ specification indicated.


FIGURE 7. Output Load Circuit


FIGURE 8. Waveform

## Applications

If external control is preferred, the DP8408 may be used in Modes 0 or 4, as in Figure 3.

If basic auto access and refresh are required, then in cases where the user requires the minimum of external complexity, Modes 0 and 5 are ideal, as shown in Figure 9 a . The DP843X2 is used to provide proper arbitration between memory access and refresh. This chip supplies all the necessary control signals to the processor as well as
the DP8408. Furthermore, two separate $\overline{\text { CAS }}$ outputs are also included for systems using byte-writing. The refresh clock RFCK may be divided down from either RGCK using an IC counter such as the DM74LS393 or better still, the DP84300 Programmable Refresh Timer. The DP84300 can provide RFCK periods ranging from $15.4 \mu$ s to $15.6 \mu$ s based on the input clock of 2 to 10 MHz . Figure 9b shows the general timing diagram for interfacing the DP8408 to different microprocessors using the interface controller DP843X2.


FIGURE 9a. Connecting the DP8408 Between the 16-Bit Microprocessor and Memory


FIGURE 9b. DP8408 Auto Refresh

## DP8409 Multi-Mode Dynamic RAM Controller/Driver

## General Description

Dynamic memory system designs, which formerly required several support chips to drive the memory array, can now be implemented with a single IC. . .the DP8409 Multi-Mode Dynamic RAM Controller/Driver. The DP8409 is capable of driving all 16 k and 64k Dynamic RAMs (DRAMs) as well as 256k DRAMs. Since the DP8409 is a one-chip solution (including capacitive-load drivers), it minimizes propagation delay skews, the major performance disadvantage of multiple-chip memory drive and control.

The DP8409's 8 modes of operation offer a wide selection of DRAM control capabilities. Memory access may be controlled externally or on-chip automatically; an onchip refresh counter makes refreshing (either externally or automatically controlled) less complicated; and automatic memory initialization is both simple and fast.
The DP8409 is a 48 -pin DRAM Controller/Driver with 9 multiplexed address outputs and 6 control signals. It consists of two 9-bit address latches, a 9-bit refresh counter, and control logic. All output drivers are capable of driving 500 pF loads with propagation delays of 25 ns . The DP8409 timing parameters are specified driving the typical load capacitance of 88 DRAMs, including trace capacitance.

The DP8409 has 3 mode-control pins: M2, M1, and M0, where M2 is in general REFRESH. These 3 pins select 8 modes of operation. Inputs B1 and B0 in the memory access modes ( $\mathrm{M} 2=1$ ), are select inputs which select one of four $\overline{R A S}$ outputs. During normal access, the 9 address outputs can be selected from the Row Address Latch or the Column Address Latch. During refresh, the 9 -bit on-chip refresh counter is enabled onto the address bus and in this mode all $\overline{\text { RAS }}$ outputs are selected, while $\overline{\mathrm{CAS}}$ is inhibited.

The DP8409 can drive up to 4 banks of DRAMs, with each bank comprised of 16 k 's, 64 k 's, or 256 k 's. Control signal outputs $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}$, and $\overline{\mathrm{WE}}$ are provided with the same drive capability. Each $\overline{R A S}$ output drives one bank of DRAMs so that the four $\overline{\text { RAS }}$ outputs are used to select the banks, while $\overline{\mathrm{CAS}}, \overline{\mathrm{WE}}$, and the multiplexed addresses can be connected to all of the banks of DRAMs. This leaves the non-selected banks in the standby mode (less than one tenth of the operating power) with the data outputs in TRI-STATE ${ }^{\oplus}$. Only the bank with its associated RAS low will be written to or read from:

## Operational Features

- All DRAM drive functions on one chip - minimizes skew on outputs, maximizes AC performance
- On-chip capacitive-load drives (specified to drive up to 88 DRAMs)
- Drives directly all $16 \mathrm{k}, 64 \mathrm{k}$, and 256k DRAMs
- Capable of addressing $64 \mathrm{k}, 256 \mathrm{k}$, or 1 M words
- Propagation delays of 25 ns typical at 500 pF load
- $\overline{\text { CAS }}$ goes low automatically after column addresses are valid if desired
- Auto Access mode provides $\overline{\text { RAS, }}$, row to column select, then CAS automatically and fast
- $\overline{W E}$ follows $\overline{\text { WIN }}$ unconditionally-offering READ, WRITE or READ-MODIFY-WRITE cycles
- On-chip 9-bit refresh counter with selectable End-ofCount (127, 255, or 511)
- End-of-Count indicated by RF I/O pin going low at 127, 255, or 511
- Low input on RF I/O resets 9-bit refresh counter
- $\overline{\mathrm{CAS}}$ inhibited during refresh cycle
- Fall-through latches on address inputs controlled by ADS
- TRI-STATE outputs allow multi-controller addressing of memory
- Control output signals go high-impedance logic "1" when disabled for memory sharing
- Power-up: counter reset, control signals high, address outputs TRI-STATE, and End-of-Count set to 127


## Mode Features

- 8 modes of operation: 3 access, 3 refresh, and 2 set-up
- 2 externally controlled modes: 1 access and 1 refresh (Modes 0, 4)
- 2 auto-access modes $\overline{\mathrm{RAS}} \rightarrow \mathrm{R} / \overline{\mathrm{C}} \rightarrow \overline{\mathrm{CAS}}$ automatic, with $\mathrm{t}_{\text {RAH }}=20$ or 30 ns minimum (Modes 5,6 )
- Auto-access mode allows Hidden Refreshing (Mode 5)
- Forced Refresh requested on RF I/O if no Hidden Refresh (Mode 5)
- Forced Refresh performed after system acknowledge of request (Mode 1)
- Automatic Burst Refresh mode stops at End-of-Count of 127, 255, or 511 (Mode 2)
- 2 All- $\overline{R A S}$ Access modes externally or automatically controlled for memory initialization (Modes 3a, 3b)
- Automatic All-ㅈRAS mode with external 8 -bit counter frees system for other set-up routines (Mode 3a)
End-of-Count value of Refresh Counter set by B1 and B0 (Mode 7)



DP8409 Functional Block Diagram

## Pin Definitions

$V_{C C}$, GND, GND $-V_{C C}=5 V \pm 5 \%$. The three supply pins have been assigned to the center of the package to reduce voltage drops, both DC and AC. There are also two ground pins to reduce the low level noise. The second ground pin is located two pins from $V_{\mathrm{CC}}$, so that decoupling capacitors can be inserted directly next to these pins. It is important to adequately decouple this device, due to the high switching currents that will occur when all 9 address bits change in the same direction simultaneously. A recommended solution would be a $1 \mu \mathrm{~F}$ multilayer ceramic capacitor in parallel with a low-voltage tantalum capacitor, both connected as close as possible to pins 36 and 38 to reduce lead inductance. See Figure below.

*Capacitor values should be chosen depending on the particular application.
R0-R8: Row Address Inputs.
C0-C8: Column Address Inputs.
Q0-Q8: Multiplexed Address Outputs - Selected from the Row Address Input Latch, the Column Address Input Latch, or the Refresh Counter.*

RASIN: Row Address Strobe Input - Enables selected $\overline{\operatorname{RAS}}_{n}$ output when M2 $(\overline{\operatorname{RFSH}})$ is high, or all $\overline{\operatorname{RAS}}_{n}$ outputs when RFSH is low.

R/C̄ (RFCK) - In Auto-Refresh Mode this pin is the external Refresh Clock Input: one refresh cycle has to be performed each clock period. In all other modes it is Row/Column Select Input: selects either the row or column address input latch onto the output bus.
$\overline{\text { CASIN }}$ (RGCK) - In Auto-Refresh Mode, Auto Burst Mode, and All-र्RAS Auto-Write Mode, this pin is the $\overline{R A S}$ Generator Clock input. In all other modes it is CASIN (Column Address Strobe Input), which inhibits $\overline{\text { CAS }}$ output when high in Modes 4 and 3b. In Mode 6 it can be used to prolong $\overline{\mathrm{CAS}}$ output.

ADS: Address (Latch) Strobe Input - Row Address, Column Address, and Bank Select Latches are fall-through with ADS high; Latches on high-to-low transition.
$\overline{\mathbf{C S}}$ : Chip Select Input - TRI-STATE's the Address Outputs and puts the control signal into a high-impedance logic " 1 " state when high (unless refreshing in one of the Refresh Modes). Enables all outputs when low.

M0, M1, M2: Mode Control Inputs - These 3 control pins determine the 8 major modes of operation of the DP8409 as depicted in Table 1.

Table 1. DP8409 Mode Select Options

| Mode | $\begin{aligned} & (\overline{\text { RFSH }}) \\ & \text { M2 } \end{aligned}$ | M1 | M0 | Mode of Operation | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | Externally Controlled Refresh | RF $1 / \mathrm{O}=\overline{\mathrm{EOC}}$ |
| 1 | 0 | 0 | 1 | Auto Refresh - forced | RF I/O $=$ Refresh Request ( $\overline{\mathrm{RFRQ}}$ ) |
| 2 | 0 | 1 | 0 | Internal Auto Burst Refresh | RF $1 / \mathrm{O}=\overline{\mathrm{EOC}}$ |
| 3 a | 0 | 1 | 1 | All $\overline{\text { RAS }}$ Auto Write | RF $/ / O=\overline{\text { EOC }}$; All $\overline{\mathrm{RAS}}$ Active |
| 3b | 0 | 1 | 1 | Externally Controlled All $\overline{\text { RAS Access }}$ | All $\overline{\text { RAS }}$ Active |
| 4 | 1 | 0 | 0 | Externally Controlled Access | Active $\overline{\text { AAS }}$ defined by Table 2 |
| 5 | 1 | 0 | 1 | Auto Access, Slow trah, Hidden Refresh | Active $\overline{\mathrm{RAS}}$ defined by Table 2 |
| 6 | 1 | 1 | 0 | Auto Access, Fast $\mathrm{t}_{\text {RAH }}$ | Active $\overline{\text { RAS }}$ defined by Table 2 |
| 7 | 1 | 1 | 1 | Set End of Count | See Table 3 for Mode 7 |

RF I/O - The I/O pin functions as a Reset Counter Input when set low from an external open-collector gate, or as a flag output. The flag goes active-low in Modes 0 and 2 when the End-of-Count output is at 127, 255, or 511 (see Table 3). in Auto-Refresh Mode it is the Refresh Request output.
WIN: Write Enable Input.
WE: Write Enable Output - Buffered output from $\overline{\text { WIN. }}$.
$\overline{\text { CAS: }}$ Column Address Strobe Output - In Modes 3a, 5, and $6, \overline{\text { CAS }}$ transitions low following valid column address. In Modes 3b and 4, it goes low after R/C̄ goes low, or follows $\overline{\mathrm{CASIN}}$ going low if R/C is already low. $\overline{\mathrm{CAS}}$ is high during refresh.*
$\overline{\text { RAS 0-3: Row Address Strobe Outputs - Selects a }}$ memory bank decoded from B1 and B0 (see Table 2), if $\overline{\text { RFSH }}$ is high. If $\overline{\mathrm{RFSH}}$ is low, all banks are selected.*

B0, B1: Bank Select Inputs - Strobed by ADS. Decoded to enable one of the $\overline{\text { RAS }}$ outputs when $\overline{\text { RASIN }}$ goes low. Also used to define End-of-Count in Mode 7 (Table 3).

|  |  | 48 ASIN |
| :---: | :---: | :---: |
| R/C(RFCK) - |  | 47 RASIN |
| CASIN (RGCK) $\frac{2}{3}$ |  | 46 CS |
| M1 ${ }_{\text {M }}^{4}$ |  | 45 |
| M2 ( $\overline{\text { RFSH }}$ ) 5 |  | $44 \overline{W E}$ |
| A2 (ADS $\frac{6}{7}$ |  | ${ }^{43} 00$ |
| RO 7 |  | 42 Q |
| CO 8 |  | ${ }^{41} 02$ |
| R1 $\frac{9}{10}$ |  | $\frac{40}{39} 03$ |
| C1 $\frac{10}{11}$ |  | ${ }^{39} 04$ |
| R2 $\frac{11}{12}$ |  | $\frac{38}{37}$ GND |
| C2 $\frac{12}{13}$ | DP8409 | $\frac{37}{36} 05$ |
| GND $\frac{13}{14}$ |  | $\frac{36}{35}$ VCC |
| R3 $\frac{14}{15}$ |  | $\frac{35}{34} 06$ |
| R3 316 |  | $\frac{33}{33} 07$ |
| C4 $4 \frac{17}{17}$ |  | $\frac{32}{32} 08$ |
|  |  | $\frac{31}{31}$ CAS |
| C5 $\frac{19}{20}$ |  | $\frac{31}{30}$ RAS3 |
| R6 $\frac{20}{21}$ |  | $\underline{39}$ RAS2 |
| C6 $\frac{21}{22}$ |  | $28 \frac{18}{\text { RASO }}$ |
| R7 $\frac{22}{23}$ |  | ${ }^{27}$ B0 |
| C7 $\frac{23}{24}$ |  | ${ }^{26} \mathrm{B1}$ |
| R8 24 |  | 25 CB |

Order Number DP8409N, DP8409N-2, DP8409N-3, DP8409D, DP8409D-2, DP8409D-3
See NS package N48A or D48A

## Conditions for all Modes

## Input Addressing

The address block consists of a row-address latch, a column-address latch, and a resettable refresh counter. The address latches are fall-through when ADS is high and latch when ADS goes low. If the address bus contains valid addresses until after the valid address time, ADS can be permanently high. Otherwise ADS must go low while the addresses are still valid.

In normal memory access operation, $\overline{\operatorname{RASIN}}$ and R/ $\overline{\mathrm{C}}$ are initially high. When the address inputs are enabled into the address latches, the row addresses appear on the $Q$ outputs. The address strobe also inputs the bank-select address, ( B 0 and B 1 ). If $\overline{\mathrm{CS}}$ is low, all outputs are enabled. When $\overline{\mathrm{CS}}$ is transitioned high, the address outputs go TRI-STATE and the control outputs first go high through a low impedance, and then are held by an onchip high impedance. This allows output paralieling with other DP8409s for multi-addressing. All outputs go active about 50 ns after the chip is selected again. If $\overline{\mathrm{CS}}$ is high, and a refresh cycle begins, all the outputs become active until the end of the refresh cycle.

## Drive Capability

The DP8409 has timing parameters that are specified with up to 600 pF loads. In a typical memory system this is equivalent to about $88,5 \mathrm{~V}$-only DRAMs, with trace lengths kept to a minimum. Therefore, the chip can drive four banks each of 16 or 22 bits, or two banks of 32 or 39 bits, or one bank of 64 or 72 bits.

Less loading will slightly reduce the timing parameters, and more loading will increase the timing parameters, according to the graph of Figure 10. The AC performance parameters are specified with the typical load capacitance of 88 DRAMs. This graph can be used to extrapolate the variations expected with other loading.
Because of distributed trace capacitance and inductance and DRAM input capacitance, current spikes can be created, causing overshoots and undershoots at the DRAM inputs that can change the contents of the DRAMs or even destroy them. To remove these spikes, a damping resistor (low inductance, carbon) can be inserted between the DP8409 driver outputs and the DRAMs, as close as possible to the DP8409. The values
of the damping resistors may differ between the different control outputs; $\overline{R A S}$ 's, $\overline{\mathrm{CAS}}, \mathrm{Q}$ 's, and WE. The damping resistors should be determined by the first prototypes (not wire-wrapped due to the larger distributed capacitance and inductance). The best values for the damping resistors are the critical values giving a critically damped transition on the control outputs. Typical values for the damping resistors will be between $15 \Omega$ and 100 , the lower the loading the higher the value. (For more information, see AN-305 "Precautions to Take When Driving Memories.')

## DP8409 Driving any 16k or 64k DRAMs

The DP8409 can drive any 16k or 64k DRAMs. All 16k DRAMs are basically the same configuration, including the newer 5V-only version. Hence, in most applications, different manufacturers' DRAMs are interchangeable
(for the same supply-rail chips), and the DP8409 can drive all 16k DRAMs (see Figure 1a).
There are three basic configurations for the 5 V -only 64 k DRAMs: a 128 -row by 512 -column array with an on-RAM refresh counter, a 128 -row by 512 -column array with no on-RAM refresh counter, and a 256 -row by 256 -column array with no on-RAM refresh counter. The DP8409 can drive all three configurations, and at the same time allows them all to be interchangeable (as shown in Figures 1 b and 1c), providing maximum flexibility in the choice of DRAMs. Since the 9 -bit on-chip refresh counter can be used as a 7-bit refresh counter for the 128 -row configuration, or as an 8 -bit refresh counter for the 256 -row configuration, the on-RAM refresh counter (if present) is never used. As long as 128 rows are refreshed every 2 ms (i.e. 256 rows in 4 ms ) all DRAM types are correctly refreshed.

DP8409 Interface Between System \& DRAM Banks


FIGURE 1a. DP8409 with any 16k DRAMS


ONLY LS 7 BITS OF REFRESH COUNTER USED FOR THE 7 ROW ADDRESSES.
MSB NOT USED BUT CAN TOGGLE
FIGURE 1b. DP8409 with 128 Row $\times 512$ Column 64k DRAM


ALL 8 BITS OF REFRESH COUNTER USED
FIGURE 1c. DP8409 with $256 \times 256$ Column 64k DRAM

When the DP8409 is in a refresh mode, the RF I/O pin indicates that the on-chip refresh counter has reached its end-of-count. This end-of-count is selectable as 127, 255 or 512 to accommodate $16 \mathrm{k}, 64 \mathrm{k}$, or 256 k DRAMs. Although the end-of-count may be chosen to be any of these, the counter always counts to 511 before rolling over to zero.

## Read, Write, and Read-Modify-Write Cycles

The output signal, $\overline{\mathrm{WE}}$, determines what type of memory access cycle the memory will perform. If $\overline{W E}$ is kept high while $\overline{\text { CAS }}$ goes low, a read cycle occurs. If $\overline{W E}$ goes low before $\overline{C A S}$ goes low, a write cycle occurs and data at DI (DRAM input data) is written into the DRAM as $\overline{\text { CAS }}$ goes low. If $\overline{W E}$ goes low later than $t_{\text {cw }}$ after $\overline{C A S}$ goes low, first a read occurs and DO (DRAM output data) becomes valid; then data DI is written into the same address in the DRAM when $\overline{W E}$ goes low. In this read-modify-write case, DI and DO cannot be linked together. The type of cycle is therefore controlled by $\overline{W E}$, which follows WIN.

## Power-Up Initialize

When $V_{C C}$ is first applied to the DP8409, an initialize pulse clears the refresh counter, the internal control flip-flops, and sets the End-of-Count of the refresh counter to 127 (which may be changed via Mode 7). As $V_{C C}$ increases to about 2.3 volts, it holds the output control signals at a level of one Schottky, diode-drop below $\mathrm{V}_{\mathrm{CC}}$, and the output address to TRI-STATE. As $\mathrm{V}_{\mathrm{CC}}$ increases above 2.3 volts, control of these outputs is granted to the system.

## DP8409 Functional Mode Descriptions

Note: All delay parameters stated in text refer to the DP8409. Substitute the respective delay numbers for the DP8409-2 or DP8409-3 when using these devices.

## Mode 0 - Externally Controlled Refresh

Figure 2 is the Externally Controlled Refresh Timing. In this mode, the input address latches are disabled from the address outputs and the refresh counter is enabled. When $\overline{R A S}$ occurs, the enabled row in the DRAM is refreshed. In the Externally Controlled Refresh mode, all $\overline{\text { RAS }}$ outputs are enabled following $\overline{\text { RASIN }}$, and $\overline{\text { CAS }}$ is inhibited. This refreshes the same row in all four banks. The refresh counter increments when either $\overline{\text { RASIN }}$ or $\overline{\text { RFSH }}$ goes low-to-high after a refresh. RF I/O goes low when the count is 127,255 , or 511 , as set by End-ofCount (see Table 3), with $\overline{\text { RASIN }}$ and $\overline{\text { RFSH }}$ low. To reset the counter to all zeroes, RF I/O is set low through an external open-collector driver.
During refresh, $\overline{\text { RASIN }}$ and RFSH must be skewed transitioning low such that the refresh address is valid on the address outputs of the controller before the $\overline{R A S}$ outputs go low. The amount of time that RFSH should go low before $\overline{\text { RASIN }}$ does depends on the capacitive loading of the address and $\overline{R A S}$ lines. For the load specified in the switching characteristics of this data sheet, 10ns is sufficient. Refer to Figure 2.
To perform externally controlled burst refresh, $\overline{\text { RASIN }}$ is toggled while RFSH is held low. The refresh counter increments with RASIN going low to high, so that the DRAM rows are refreshed in succession by $\overline{\text { RASIN }}$ going high to low.


## Mode 1 - Automatic Forced Refresh

In Mode 1, the R/C (RFCK) pin becomes RFCK (refresh cycle clock), instead of R/ $\overline{\mathrm{C}}$, and $\overline{\mathrm{CAS}}$ remains high. If RFCK is kept permanently high, then whenever M2 (RFSH) goes low, an externally controlled refresh will occur and all $\overline{R A S}$ outputs will follow RASIN, strobing the refresh counter contents to the DRAMs. The RF I/O pin will always output high, but when set low externally through an open-collector driver, the refresh counter resets as normal. This externally controlled method may be preferred when operating in the Automatic Access mode (Mode 5), where hidden or forced refreshing is undesirable, but refreshing is'still necessary.
If RFCK is an input clock signal, one (and only one) refresh cycle must take place every RFCK cycle. Refer to Figure 9. If a hidden refresh does not occur while RFCK is high, in Mode 5, then RF I/O (要efresh Request) goes low immediately after RFCK goes low, indicating to the system that a forced refresh is requested. The system must allow a forced refresh to take place while RFCK is low (refer to Figure 3). The Refresh Request signal on RF I/O may be connected to a Hold or Bus Request input to the system. The system acknowledges the $\overline{\text { Hold }}$ or Bus Request when ready, and outputs Hold Acknowledge or Bus Request Acknowledge. If this is connected to the M2 ( $\overline{\mathrm{RFSH}})$ pin, a forced-refresh cycle will be initiated by the DP8409, and RAS will be internally generated on all four $\overline{\mathrm{RAS}}$ outputs, to strobe the refresh counter contents on the address outputs into all the DRAMs. An external $\overline{\mathrm{RAS}}$ Generator Clock
(RGCK) is required for this function. It is fed to the $\overline{\text { CASIN (RGCK) pin, and may be up to } 10 \mathrm{MHz} \text {. Whenever }}$ M2 goes low (inducing a forced refresh), $\overline{\text { RAS }}$ remains high for one to two periods of RGCK, depending on when M2 goes low relative to the high-to-low triggering edge of RGCK; $\overline{R A S}$ then goes low for two periods, performing a refresh on all banks. In order to obtain the minimum delay from M2 going low to $\overline{R A S}$ going low, M2 should go low $t_{\text {RFSRG }}$ before the next falling edge of RGCK. The Refresh Request on RF //O is terminated as $\overline{\text { RAS }}$ begins, so that by the time the system has acknowledged the removal of the request and disabled its Acknowledge, (i.e., M2 goes high), Refresh $\overline{R A S}$ will have ended, and normal operations can begin again in the Automatic Access mode (Mode 5). If it is desired that Refresh $\overline{\text { RAS }}$ end in less than 2 periods of RGCK from the time $\overline{\text { RAS }}$ went low, then M2 may be high earlier than $t_{\text {RQHRF }}$ after RGCK goes low and $\overline{\text { RAS }}$ will go high $t_{\text {RFRH }}$ after M2, if $\overline{\mathrm{CS}}$ is low. If $\overline{\mathrm{CS}}$ is high, the $\overline{R A S}$ will go high impedance high after 25 ns after M2 goes high.

To allow the forced refresh, the system will have been inactive for about 4 periods of RGCK, which can be as fast as 400 ns every RFCK cycle. To guarantee a refresh of 128 rows every 2 ms , a period of up to $16 \mu \mathrm{~s}$ is required for RFCK. In other words, the system may be down for as little as 400 ns every $16 \mu \mathrm{~s}$, or $2.5 \%$ of the time. Although this is not excessive, it may be preferable to perform a Hidden Refresh each RFCK cycle, which is allowed while still in the Auto-Access mode, (Mode 5).


FIGURE 3. DP8409 Performing a Forced Refresh (Mode 5 $\rightarrow 1 \rightarrow 5$ ) with Various Microprocessors


FIGURE 4. Auto-Burst Mode, Mode 2

## Mode 2 - Automatic Burst Refresh

This mode is normally used before and/or after a DMA operation to ensure that all rows remain refreshed, provided the DMA transfer takes less than 2 ms (see Figure 4). When the DP8409 enters this mode, CASIN (RGCK) becomes the $\overline{\text { RAS }}$ Generator Clock (RGCK), and $\overline{\text { RASIN }}$ is disabled. $\overline{\mathrm{CAS}}$ remains high, and RF I/O goes low when the refresh counter has reached the selected End-ofCount and the last $\overline{\mathrm{RAS}}$ has ended. RF I/O then remains low until the Auto-Burst Refresh mode is terminated. RF I/O can therefore be used as an interrupt to indicate the End-of-Burst condition.

The signal on all four $\overline{\mathrm{RAS}}$ outputs is just a divide-by-four of RGCK; in other words, if RGCK has a 100 ns period, RAS is high and low for 200 ns each cycle. The refresh counter increments at the end of each $\overline{\text { RAS, }}$, starting from the count it contained when the mode was entered. If this was zero, then for a RGCK with a 100 ns period with End-of Count set to 127, RF I/O will go low after $128 \times 0.4 \mu \mathrm{~s}$, or $51.2 \mu \mathrm{~s}$. During this time, the system may be performing operations that do not involve DRAM. If all rows need to be burst refreshed, the refresh counter may be cleared by setting RF I/O low externally before the burst begins.

Burst-mode refreshing is also useful when powering down systems for long periods of time, but with data retention still required while the DRAMs are in standby. To maintain valid refreshing, power can be applied to the DP8409 (set to Mode 2), causing it to perform a complete burst refresh. When end-of-burst occurs (after $26 \mu \mathrm{~s}$ ), power can then be removed from the DP8409 for 2 ms , consuming an average power of $1.3 \%$ of normal operating power. No control signal glitches occur when switching power to the DP8409.

## Mode 3a - All- $\overline{\text { RAS }}$ Automatic Write

Mode $3 a$ is useful at system initialization, when the memory is being cleared (i.e., with all-zeroes in the data field and the corresponding check bits for error detection and correction). This requires writing the same data to each location of memory (every row of each column of each bank). All RAS outputs are activated, as in refresh, and so are $\overline{\mathrm{CAS}}$ and $\overline{\mathrm{WE}}$. To write to all four banks simultaneously, every row is strobed in each column, in sequence, until data has been written to all locations.

To select this mode, B1 and B0 must have previously been set to 00, 01, or 10 in Mode 7, depending on the DRAM size. For example, for 16k DRAMs, B1 and B0 are 00 . For 64k DRAMs, B1 and B0 are 01, so that for the configuration of Figure 1b, the 8 refresh counter bits are strobed by $\overline{\mathrm{RAS}}$ into the 7 row addresses and the ninth column address. After this Automatic-Write process, B1 and B0 must be set again in Mode 7 to 00 to set End-ofCount to 127. For the configuration of Figure 1c, B1 and B0 set to 01 will work for Automatic-Write and End-ofCount equals 255.

In this mode, R/C is disabled, $\overline{W E}$ is permanently enabled low, and $\overline{\text { CASIN (RGCK) becomes RGCK. RF I/O }}$ goes low whenever the refresh counter is 127,255, or 511 (as set by End-of-Count in Mode 7), and the $\overline{\text { RAS }}$ outputs are active.

Referring to Figure 5a, an external 8-bit counter (for 64k DRAMs) with TRI-STATE outputs is required and must be connected to the column address inputs. It is enabled only during this mode, and is clocked from RF I/O. The DP8409 refresh counter is used to address the rows, and the column address is supplied by the external counter. Every row for each column address is written to in all four banks. At the End-of-Count RF I/O goes low, which clocks the external counter.

Therefore, for each column address, the refresh counter first outputs row- 0 to the address bus and all four RAS outputs strobe this row address into the DRAMs (see Figure 5b). A minimum of 30 ns after $\overline{\text { RAS }}$ goes low ( $\mathrm{t}_{\mathrm{RAH}}=30 \mathrm{~ns}$ ), the refresh counter is disabled and the column address input latch is enabled onto the address bus. About 14 ns after the column address is valid, CAS goes low, ( $\mathrm{t}_{\text {ASC }}=+14 \mathrm{~ns}$ ), strobing the column address into the DRAMs. When RAS and CAS go high the refresh counter increments to the next row and the cycle repeats. Since $\overline{W E}$ is kept low in this mode, the data at DI (input data) of the DRAMs is written into each row of the latched column. During each cycle $\overline{\mathrm{RAS}}$ is high for two periods of RGCK and low for two periods, giving a total write-cycle time of 400 ns minimum, which is adequate for most 16 k and 64k DRAMs. On the last row of a column, RF I/O increments the external counter to the next column address.

At the end of the last column address, an interrupt is generated from the external counter to let the system know that initialization has been completed. During the entire initialization time, the system can be performing other initialization functions. This approach to memory initialization is both automatic and fast. For instance, if four banks of 64k DRAMs are used, and RGCK is 100 ns , a write cycle to the same location in all four banks takes 400 ns , so the total time taken in initializing the 64 k DRAMs is $65 \mathrm{k} \times 400 \mathrm{~ns}$ or 26 ms . When the system receives the interrupt, the external counter must be permanently disabled. ADS and $\overline{\text { CS }}$ are interfaced by the system, and the DP8409 mode is changed. The interrupt must then be disabled.


FIGURE 5a. DP8409 Extra Circuitry Required for All- $\overline{\text { RAS }}$ Auto Write Mode, Mode 3a


FIGURE 5b. DP8409 All•RAS Auto Write Mode, Mode 3a, Timing Waveform

## Mode 3b - Externally Controlled All-RAS Write

To select this mode, B1 and B0 must first have been set to 11 in Mode 7. This mode is useful at system initialization, but under processor control. The memory address is provided by the processor, which also performs the incrementing. All four $\overline{\text { RAS }}$ outputs follow $\overline{\text { RASIN }}$ (supplied by the processor), strobing the row address into the DRAMs. R/C can now go low, while $\overline{\text { CASIN }}$ may be used to control CAS (as in the Externally Controlled Access mode), so that $\overline{\text { CAS }}$ strobes the column address contents into the DRAMs. At this time WE should be low, causing the data to be written into all four banks of DRAMs. At the end of the write cycle, the input address is incremented and latched by the DP8409 for the next write cycle. This method is slower than Mode 3a since the processor must perform the incrementing and accessing. Thus the processor is occupied during RAM initialization, and is not free for other initialization operations. However, initialization sequence timing is under system control, which may provide some system advantage.

## Mode 4 - Externally Controlled Access

This mode facilitates externally controlling all accesstiming parameters associated with the DRAMs. The application of modes 0 and 4 are shown in Figure 6.

## Output Address Selection

Refer to Figure 7a. With M2 ( $\overline{\mathrm{RFSH}}$ ) and R/C high, the row address latch contents are transferred to the multiplexed address bus output Q0-Q8, provided $\overline{\mathrm{CS}}$ is set low. The column address latch contents are output after R/C goes low. $\overline{\text { RASIN }}$ can go low after the row addresses have been set up on Q0-Q8. This selects one of the $\overline{R A S}$ outputs, strobing the row address on the Q outputs into the desired bank of memory. After the row-address hold-time of the DRAMs, R/ $\overline{\mathrm{C}}$ can go low so that about 40 ns later column addresses appear on the Q outputs.



FIGURE 7a. Read Cycle Timing (MODE 4)


FIGURE 7b. Write Cycle Timing (Mode 4)

## Automatic CAS Generation

In a normal memory access cycle $\overline{\mathrm{CAS}}$ can be derived from inputs $\overline{\mathrm{CASIN}}$ or R/C . If $\overline{\mathrm{CASIN}}$ is high, then R/C going low switches the address output drivers from rows to columns. $\overline{\mathrm{CASIN}}$ then going low causes $\overline{\mathrm{CAS}}$ to go low approximately 40 ns later, allowing $\overline{\mathrm{CAS}}$ to occur at a predictable time (see Figure 7b). If CASIN is low when $R / \bar{C}$ goes low, $\overline{C A S}$ will be automatically generated, following the row to column transition by about 20 ns (see Figure 7a). Most DRAMs have a column address set-up time before $\overline{\mathrm{CAS}}\left(\mathrm{t}_{\mathrm{ASC}}\right)$ of 0 ns or -10 ns . In other words, a $t_{\text {ASC }}$ greater than 0 ns is safe.

## Fast Memory Access

AC parameters $t_{\text {DIF1 }}, t_{\text {DIF2 }}$ may be used to determine the minimum delays required between $\overline{\operatorname{RASIN}}, \mathrm{R} / \overline{\mathrm{C}}$, and $\overline{\text { CASIN }}$ (see Application Brief 9; "Fastest DRAM Access Mode').

## Mode 5 - Automatic Access with Hidden Refresh

The Auto Access with Hidden Refresh mode has two advantages over the Externally Controlled Access mode, due to the fact that all outputs except $\overline{W E}$ are initiated
 sary and can be used for other functions (see Refreshing, below). Secondly, because the output control signals are derived internally from one input signal ( $\overline{\text { RASIN }}$ ), timing-skew problems are reduced, thereby reducing memory access time substantially or allowing use of slower DRAMs. The automatic access features of Mode 5 (and Mode 6) of the DP8409 make DRAM accessing appear essentially "static".

## Automatic Access Control

The major disadvantage of DRAMs compared to static RAMs is the complex timing involved. First, a $\overline{R A S}$ must occur with the row address previously set up on the multiplexed address bus. After the row address has been held for $t_{\text {RAH }}$, (the Row-Address hold-time of the DRAM), the column address is set up and then $\overline{\mathrm{CAS}}$ occurs. This is all performed automatically by the DP8409 in this mode.

Provided the input address is valid as ADS goes low, $\overline{\text { RASIN }}$ can go low any time after ADS. This is because the selected $\overline{\mathrm{RAS}}$ occurs typically 27 ns later, by which time the row address is already valid on the address output of the DP8409. The Address Set-Up time ( $t_{\text {ASR }}$ ), is Ons on most DRAMs. The DP8409 in this mode (with ADS and $\overline{\text { RASIN }}$ 'edges simultaneously applied) produces a minimum $t_{\text {ASR }}$ of 0 ns . This is true provided the input address was valid $t_{\text {ASA }}$ before ADS went low (see Figure 8a).
Next, the row address is disabled after $t_{\text {RAH }}$ ( 30 ns minimum); in most DRAMs, $\mathrm{t}_{\text {RAH }}$ minimum is less than 30 ns . The column address is then set up and $t_{\text {ASC }}$ later, $\overline{\text { CAS }}$ occurs. The only other control input required is WIN. When a write cycle is required, $\overline{\text { WIN }}$ must go low at least 30 ns before $\overline{\mathrm{CAS}}$ is output low.

This gives a total typical delay from: input address valid to $\overline{\text { RASIN }}(15 \mathrm{~ns})$; to $\overline{\operatorname{RAS}}(27 \mathrm{~ns})$; to rows held ( 50 ns ); to columns valid ( 25 ns ); to $\overline{\mathrm{CAS}}(23 \mathrm{~ns})=140 \mathrm{~ns}$ (that is, 125 ns from $\overline{\mathrm{RASIN}}$ ). All of these typical figures are for heavy capacitive loading, of approximately 88 DRAMs.

This mode is therefore extremely fast. The external timing is greatly simplified for the memory system designer: the only system signal required is RASIN.

## Refreshing

Because R/C and $\overline{\text { CASIN }}$ are not used in this mode, R/C becomes RFCK (refresh clock) and $\overline{\mathrm{CASIN}}$ becomes RGCK ( $\overline{R A S}$ generator clock). With these two signals it is possible to perform refreshing without extra ICs, and without holding up the processor.

One refresh cycle must occur during each refresh clock period and then the refresh address must be incremented to the next refresh cycle. As long as 128 rows are refreshed every 2 ms (one row every $16 \mu \mathrm{~s}$ ), all 16 k and 64 k DRAMs will be correctly refreshed. The cycle time of RFCK must, therefore, be less than $16 \mu \mathrm{~s}$. RFCK going high sets an internal refresh-request flip-flop. First the DP8409 will attempt to perform a hidden refresh so that the system throughput will not be affected. If, during the time RFCK is high, $\overline{C S}$ on the DP8409 goes high and RASIN occurs, a hidden refresh will occur. In this case, $\overline{\text { RASIN }}$ should be considered a common read/write strobe. In other words, if the processor is accessing elsewhere (other than the DRAMs) while RFCK is high, the DP8409 will perform a refresh. The refresh counter is enabled to the address outputs whenever $\overline{\mathrm{CS}}$ goes high with RFCK high, and all $\overline{R A S}$ outputs follow $\overline{R A S I N}$. If a hidden refresh is taking place as RFCK goes low, the refresh continues. At the start of the hidden refresh, the refreshrequest flip-flop is reset so no further refresh can occur until the next RFCK period starts with the positive-going edge of RFCK. Refer to Figure 9.

To determine the probability of a Hidden Refresh occurring, assume each system cycle takes 400 ns and RFCK is high for $8 \mu \mathrm{~s}$, then the system has 20 chances to not select the DP8409. If during this time a hidden refresh did not occur, then the DP8409 forces a refresh while RFCK is low, but the system chooses when the refresh takes place. After RFCK goes low, (and the internalrequest flip-flop has not been reset), RF I/O goes low indicating that a refresh is requested to the system. Only when the system acknowledges this request by setting M2 ( (ᄌRFSH) low does the DP8409 initiate a forced refresh (which is performed automatically). Refer to Mode 1, and Figure 3. The internal refresh request flipflop is then reset.

Figure 9 illustrates the refresh alternatives in Mode 5 . If a hidden refresh has occurred and $\overline{\mathrm{CS}}$ again goes high before RFCK goes low, the chip is deselected. All the control signals go high-impedance high (logic "1") and the address outputs go TRI-STATE until $\overline{\mathrm{CS}}$ again goes low. This mode (combined with Mode 1) allows very fast access, and automatic refreshing (possibly not even slowing down the system), with no extra ICs. Careful system design can, and should, provide a higher probability of hidden refresh occurring. The duty cycle of RFCK need not be 50-percent; in fact, the low-time should be designed to be a minimum. This is determined by the worst-case time (required by the system) to respond to the DP8409's forced-refresh request.


FIGURE 8a. Modes 5, 6 Timing (CASIN High in Mode 6)


FIGURE 8b. Mode 6 Timing, Extended $\overline{\text { CAS }}$


FIGURE 9. Hidden Refreshing (Mode 5) and Forced Refreshing (Mode 1) Timing

Table 2. Memory Bank Decode

| Bank Select <br> (Strobed by ADS) |  | Enabled $\overline{\mathrm{RAS}}_{\mathbf{n}}$ |
| :---: | :---: | :---: |
| B1 | B0 |  |
| 0 | 0 | $\overline{\mathrm{RAS}}_{0}$ |
| 0 | 1 | $\overline{\mathrm{RAS}}_{1}$ |
| 1 | 0 | $\overline{\mathrm{RAS}}_{2}$ |
| 1 | 1 | $\overline{\mathrm{RAS}}_{3}$ |

Note that $\overline{\text { RASIN }}$ going low earlier than tcSRL after $\overline{C S}$ goes low may result in the DP8409 interpreting the $\overline{\text { RASIN }}$ as a hidden refresh $\overline{\text { RASIN }}$ if no hidden refresh has occurred in the current RFCK cycle. In this case, all RAS outputs would go low for a short time. Thus, it is suggested that when using Mode 5, $\overline{\text { RASIN }}$ should be held high until $t_{\text {CSRL }}$ after CS goes low if a refresh is not intended. Similarly, $\overline{\mathrm{CS}}$ should be held low for a minimum of $\mathrm{t}_{\mathrm{CSRL}}$ after RASIN returns high when ending the access in Mode 5.

## Mode 6 - Fast Automatic Access

The Fast Access mode is similar to Mode 5, but has a faster $t_{\text {RAH }}$ of 20 ns , minimum. It therefore can only be used with fast 16 k or 64 k DRAMs (which have a $\mathrm{t}_{\text {RAH }}$ of 10 ns to 15 ns ) in applications requiring fast access times; $\overline{\text { RASIN }}$ to $\overline{\text { CAS }}$ is typically 105 ns .

In this mode, the R/C (RFCK) pin is not used, but $\overline{\text { CASIN }}$ (RGCK) is used as $\overline{\text { CASIN }}$ to allow an extended CAS after $\overline{R A S}$ has already terminated. Refer to Figure 8b. This is desirable with fast cycle-times where RAS has to be ?e:minated as soon as possible before the next $\overline{R A S}$
begins (to meet the precharge time, or $\mathrm{t}_{\mathrm{RP}}$, requirements of the DRAM). $\overline{\text { CAS }}$ may then be held low by CASIN to extend the data output valid time from the DRAM to allow the system to read the data. CASIN subsequently going high ends $\overline{\mathrm{CAS}}$. If this extended $\overline{\mathrm{CAS}}$ is not required, CASIN should be set high in Mode 6.

There is no internal refresh-request flip-flop in this mode, so any refreshing required must be done by entering Mode 0 or Mode 2.

## Mode 7 - Set End-of-Count

The End-of-Count can be externally selected in Mode 7, using ADS to strobe in the respective value of B1 and B0 (see Table 3). With B1 and B0 the same EOC is 127 ; with $\mathrm{B} 1=0$ and $\mathrm{BO}=1, \overline{\mathrm{EOC}}$ is 255 ; and with $\mathrm{B} 1=1$ and $B 0=0, \overline{E O C}$ is 511 . This selected value of $\overline{E O C}$ will be used until the next Mode 7 selection. At power-up the EOC is automatically set to 127 (B1 and B0 set to 11).

Table 3. Mode 7

| Bank Select <br> (Strobed by ADS) |  | End of Count <br> Selected |
| :---: | :---: | :---: |
| B1 | B0 |  |
| 0 | 0 | 255 |
| 0 | 1 | 511 |
| 1 | 0 | 127 |
| 1 | 1 |  |



FIGURE 10. Change in Propagation Delay vs. Loading Capacitance Relative to a 500 pF Load

Absolute Maximum Ratings (Note 1)

| Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ | 7.0 V |
| :--- | ---: |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Input Voltage | 5.5 V |
| Output Current | 150 mA |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |
| ${ }^{\circ}$ Derate cavity package $23.6 \mathrm{~m} w^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded |  |
| package $22.7 \mathrm{~mW} / /^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. |  |

Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$
Cavity Package
3542 mW
Molded Package 2833mW

## Operating Conditions

|  |  |  |  |
| :--- | :---: | :---: | :---: |
|  | Min | Max | Units |
| $\mathrm{V}_{\text {CC }}$ Supply Voltage | 4.75 | 5.25 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Ambient Temperature | 0 | +70 |
| ${ }^{\circ} \mathrm{C}$ |  |  |  |

Electrical Characteristics $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, 0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 70^{\circ} \mathrm{C}$ unless otherwise noted (Notes 2, 6)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{c}}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{C}}=-12 \mathrm{~mA}$ |  | -0.8 | -1.2 | V |
| $\mathrm{I}_{\text {H1 }}$ | Input High Current for ADS, R/C̄ only | $\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}$ |  | 2.0 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H} 2}$ | Input High Current for All Other Inputs* | $\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}$ |  | 1.0 | 50 | $\mu \mathrm{A}$ |
| $1, \mathrm{RSI}$ | Output Load Current for RF I/O | $\mathrm{V}_{\mathrm{IN}}=0.5 \mathrm{~V}$, Output High |  | -1.5 | -2.5 | mA |
| $1, \mathrm{CTL}$ | Output Load Current for $\overline{\text { RAS }}$, $\overline{\text { CAS }}$, $\overline{\text { WE }}$ | $\mathrm{V}_{\mathrm{IN}}=0.5 \mathrm{~V}$, Chip Deselect |  | -1.5 | -2.5 | mA |
| $\mathrm{ILL1}^{1}$ | Input Low Current for ADS, R/Ē only | $\mathrm{V}_{\mathrm{IN}}=0.5 \mathrm{~V}$ |  | -0.1 | -1.0 | mA |
| $\mathrm{I}_{\text {L2 }}$ | Input Low Current for All Other Inputs* | $\mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ |  | -0.05 | -0.5 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input Low Threshold |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Threshold |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {OL1 }}$ | Output Low Voltage* | $10 \mathrm{~L}=20 \mathrm{~mA}$ |  | 0.3 | 0.5 | V |
| $\mathrm{V}_{\text {OL2 }}$ | Output Low Voltage for RF I/O | $\mathrm{loL}=10 \mathrm{~mA}$ |  | 0.3 | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage* | $\mathrm{IOH}=-1 \mathrm{~mA}$ | 2.4 | 3.5 |  | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage for RF I/O | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | 2.4 | 3.5 |  | V |
| $\mathrm{I}_{1 \mathrm{D}}$ | Output High Drive Current* | $\mathrm{V}_{\text {OUT }}=0.8 \mathrm{~V}$ (Note 3) |  | -200 |  | mA |
| 100 | Output Low Drive Current* | $\mathrm{V}_{\text {OUT }}=2.7 \mathrm{~V}$ (Note 3) |  | 200 |  | mA |
| loz | TRI-STATE Output Current (Address Outputs) | $\begin{aligned} & 0.4 \mathrm{~V} \leqslant \mathrm{~V}_{\text {out }} \leqslant 2.7 \mathrm{~V}, \\ & \mathrm{CS}=2.0 \mathrm{~V}, \text { Mode } 4 \end{aligned}$ | -50 | 1.0 | 50 | $\mu \mathrm{A}$ |
| Icc | Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max. |  | 250 | 325 | mA |

*Except RF I/O Output.
Switching Characteristics: DP8409/DP8409-3 $V_{C C}=5.0 \mathrm{~V} \pm 5 \%, 0^{\circ} \mathrm{C} \leqslant T_{A} \leqslant 70^{\circ} \mathrm{C}$ unless otherwise noted (Notes 2, 4, 5). The output load capacitance is typical for 4 banks of 22 DRAMs each or 88 DRAMs including trace capacitance. These values are: $\mathrm{Q} 0-\mathrm{QB}, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF} ; \overline{\mathrm{RASO}}-\overline{\mathrm{RAS3}}, \mathrm{C}_{\mathrm{L}}=150 \mathrm{pF} ; \mathrm{WE}, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF} ; \overline{\mathrm{CAS}}$, $C_{L}=600 \mathrm{pF}$, unless otherwise noted. See Figure 11 for test load. Switches S1 and S2 are closed unless otherwise noted, and R1 and R2 are $4.7 \mathrm{k} \Omega$ unless otherwise noted. Maximum propagation delays are specified with all outputs switching.

| Symbol | Access Parameter | Conditions | 8409 |  |  | 8409-3 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{t}_{\text {RICL }}$ | $\overline{\text { RASIN }}$ to $\overline{\text { CAS }}$ Output Delay (Mode 5) | Figure 8a | 95 | 125 | 160 | 95 | 125 | 185 | ns |
| $\mathrm{t}_{\text {RICL }}$ | $\overline{\text { RASIN }}$ to CAS Output Delay (Mode 6) | Figures 8a, 8b | 80 | 105 | 140 | 80 | 105 | 160 | ns |
| $\mathrm{t}_{\text {RICH }}$ | $\overline{\text { RASIN }}$ to $\overline{\text { CAS }}$ Output Delay (Mode 5) | Figure 8a | 40 | 48 | 60 | 40 | 48 | 70 | ns |
| $\mathrm{t}_{\text {RICH }}$ | $\overline{\text { RASIN }}$ to CAS Output Delay (Mode 6) | Figures 8a, 8b | 50 | 63 | 80 | 50 | 63 | 95 | ns |
| $\mathrm{t}_{\mathrm{RCDL}}$ | $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}}$ Output Delay (Mode 5) | Figure 8a |  | 98 | 125 |  | 98 | 145 | ns |
| $\mathrm{t}_{\mathrm{RCDL}}$ | $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}}$ Output Delay (Mode 6) | Figures 8a, 8b |  | 78 | 105 |  | 78 | 120 | ns |
| $\mathrm{t}_{\text {RCDH }}$ | $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}}$ Output Delay (Mode 5) | Figure 8a |  | 27 | 40 |  | 27 | 40 | ns |
| $\mathrm{t}_{\mathrm{RCDH}}$ | $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}}$ Output Delay (Mode 6) | Figure 8a |  | 40 | 65 |  | 40 | 65 | ns |
| $\mathrm{t}_{\mathrm{CCDH}}$ | $\overline{\text { CASIN }}$ to $\overline{\text { CAS }}$ Output Delay (Mode 6) | Figure 8b | 40 | 54 | 70 | 40 | 54 | 80 | ns |
| $t_{\text {RAH }}$ | Row Address Hold Time (Mode 5) | Figure 8a | 30 |  |  | 30 |  |  | ns |
| $\mathrm{t}_{\text {RAH }}$ | Row Address Hold Time (Mode 6) | Figures 8a, 8b | 20 |  |  | 20 |  |  | ns |
| $t_{\text {ASC }}$ | Column Address Setup Time (Mode 5) | Figure 8a | 8 |  |  | 8 |  |  | ns |
| $t_{\text {ASC }}$ | Column Address Setup Time (Mode 6) | Figures 8a, 8b | 6 |  |  | 6 |  |  | ns |
| $t_{\text {RCV }}$ | $\overline{\text { RASIN }}$ to Column Address Valid (Mode 5) | Figure 8a |  | 90 | 120 |  | 90 | 140 | ns |

Switching Characteristics (Cont'd)

| Symbol | Access Parameter | Conditions | 8409 |  |  | 8409-3 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $t_{\text {RCV }}$ | $\overline{\text { RASIN }}$ to Column Address Valid (Mode 6) | Figures 8a, 8b |  | 75 | 105 |  | 75 | 120 | ns |
| $t_{\text {RPDL }}$ | $\overline{\text { RASIN }}$ to $\overline{\text { RAS }}$ Delay | Figures 7a, 7b, 8a, 8b | 20 | 27 | 35 | 20 | 27 | 40 | ns |
| $\mathrm{t}_{\text {RPDH }}$ | $\overline{\text { RASIN }}$ to $\overline{\text { RAS }}$ Delay | Figures 7a, 7b, 8a, 8b | 15 | 23 | 32 | 15 | 23 | 37 | ns |
| $t_{\text {APDL }}$ | Address Input to Output Low Delay | Figures 7a, 7b, 8a, 8b |  | 25 | 40 |  | 25 | 46 | ns |
| $t_{\text {APDH }}$ | Address Input to Output High Delay | Figures 7a, 7b, 8a, 8b |  | 25 | 40 |  | 25 | 46 | ns |
| $t_{\text {SPDL }}$ | Address Strobe to Address Output Low | Figures 7a, 7b |  | 40 | 60 |  | 40 | 70 | ns |
| $t_{\text {SPDH }}$ | Address Strobe to Address Output High | Figures 7a, 7b |  | 40 | 60 |  | 40 | 70 | ns |
| $t_{\text {ASA }}$ | Address Set-up Time to ADS | Figures 7a, 7b, 8a, 8b | 15 |  |  | 15 |  |  | ns |
| $t_{\text {AHA }}$ | Address Hold Time from ADS | Figures 7a, 7b, 8a, 8b | 15 |  |  | 15 |  |  | ns |
| $t_{\text {ADS }}$ | Address Strobe Pulse Width | Figures 7a, 7b, 8a, 8b | 30 |  |  | 30 |  |  | ns |
| $\mathrm{t}_{\text {WPDL }}$ | $\overline{\text { WIN }}$ to $\overline{\text { WE }}$ Output Delay | Figure 7b | 15 | 25 | 30 | 15 | 25 | 35 | ns |
| $t_{\text {WPDH }}$ | $\overline{\text { WIN }}$ to $\overline{\text { WE }}$ Output Delay | Figure 7b | 15 | 30 | 60 | 15 | 30 | 70 | ns |
| $\mathrm{t}_{\text {CRS }}$ | $\overline{\text { CASIN }}$ Set-up Time to $\overline{\text { RASIN }}$ High (Mode 6) | Figure 8b | 35 |  |  | 35 |  |  | ns |
| $t_{\text {cPDL }}$ | $\overline{\text { CASIN }}$ to $\overline{\mathrm{CAS}}$ Delay (R/C low in Mode 4) | Figure 7b | 32 | 41 | 68 | 32 | 41 | 77 | ns |
| $\mathrm{t}_{\text {CPDH }}$ | $\overline{\text { CASIN }}$ to $\overline{\mathrm{CAS}}$ Delay (R/ट्ट low in Mode 4) | Figure 7b | 25 | 39 | 50 | 25 | 39 | 60 | ns |
| $\mathrm{t}_{\text {RCC }}$ | Column Select to Column Address Valid | Figure 7a |  | 40 | 58 | 1 | 40 | 67 | ns |
| $t_{\text {RCR }}$ | Row Select to Row Address Valid | Figures 7a, 7b |  | 40 | 58 |  | 40 | 67 | ns |
| $t_{\text {RHA }}$ | Row Address Held from Column Select | Figure 7a | 10 |  |  | 10 |  |  | ns |
| $\mathrm{t}_{\text {CCAS }}$ | R/C̄ Low to $\overline{\mathrm{CAS}}$ Low (Mode 4 Auto $\overline{\mathrm{CAS}}$ ) | Figure 7a |  | 65 | 90 |  |  |  | ns |
| $t_{\text {DIF1 }}$ | Maximum ( $\mathrm{t}_{\text {RPDL }}-\mathrm{t}_{\text {RHA }}$ ) | See Mode 4 description |  |  | 13 |  |  | 18 | ns |
| $t_{\text {DIF2 }}$ | Maximum ( $\mathrm{t}_{\mathrm{RCC}}-\mathrm{t}_{\text {CPDL }}$ ) | See Mode 4 description |  |  | 13 |  |  | 18 | ns |

Refresh Parameter

| $\mathrm{t}_{\mathrm{RC}}$ | Refresh Cycle Period | Figure 2 | 100 |  |  | 100 |  |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {RASINL,H }}$ | Pulse Width of $\overline{\text { RASIN }}$ during Refresh | Figure 2 | 50 |  |  | 50 |  |  | ns |
| $\mathrm{t}_{\text {RFPDL }}$ | $\overline{\text { RASIN }}$ to $\overline{\text { RAS }}$ Delay during Refresh | Figures 2, 9 | 35 | 50 | 70 | 35 | 50 | 80 | ns |
| $t_{\text {RFPDH }}$ | $\overline{\text { RASIN }}$ to $\overline{\text { RAS }}$ Delay during Refresh | Figures 2, 9 | 30 | 40 | 55 | 30 | 40 | 65 | ns |
| $t_{\text {RFLCT }}$ | $\overline{\text { RFSH }}$ Low to Counter Address Valid | $\overline{\mathrm{CS}}=\mathrm{X}$, Figures 2,3,4 |  | 47 | 60 |  | 47 | 70 | ns |
| $\mathrm{t}_{\text {RFHRV }}$ | $\overline{\text { RFSH }}$ High to Row Address Valid | Figures 2, 3 |  | 45 | 60 |  | 45 | 70 | ns |
| $t_{\text {ROHNC }}$ | $\overline{\text { RAS }}$ High to New Count Valid | Figures 2, 4 |  | 30 | 55 |  | 30 | 55 | ns |
| $t_{\text {RLEOC }}$ | $\overline{\text { RASIN Low to End-of-Count Low }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, Figure 2 |  |  | 80 |  |  | 80 | ns |
| $\mathrm{t}_{\text {RHEOC }}$ | $\overline{\text { RASIN }}$ High to End-of-Count High | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, Figure 2 |  |  | 80 |  |  | 80 | ns |
| $t_{\text {RGEOB }}$ | RGCK Low to End-of-Burst Low | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, Figure 4 |  |  | 95 |  |  | 95 | ns |
| $t_{\text {MCEOB }}$ | Mode Change to End-of-Burst High | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$; Figure 4 |  |  | 75 |  |  | 75 | ns |
| $\mathrm{t}_{\text {RST }}$ | Counter Reset Pulse Width | Figure 2 | 70 |  |  | 70 |  |  | ns |
| $\mathrm{t}_{\mathrm{CTL}}$ | RF I/O Low to Counter Outputs All Low | Figure 2 |  |  | 100 |  |  | 100 | ns |
| $\mathrm{t}_{\text {RFCKL, } \mathrm{H}}$ | Minimum Pulse Width of RFCK | Figure 9 | 100 |  |  | 100 |  |  | ns |
| T | Period of $\overline{\text { RAS }}$ Generator Clock | Figure 3 | 100 |  |  | 100 |  |  | ns |
| $\mathrm{t}_{\text {RGCKL }}$ | Minimum Pulse Width Low of RGCK | Figure 3 | 35 |  |  | 40 |  |  | ns |
| $t_{\text {RGCKH }}$ | Minimum Pulse Width High of RGCK | Figure 3 | 35 |  |  | 40 |  |  | ns |
| $\mathrm{t}_{\text {FRQL }}$ | RFCK Low to Forced $\overline{\text { RFRQ }}$ Low | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, Figure 3 |  | 20 | 30 |  | 20 | 30 | ns |

Switching Characteristics
(Cont'd)

| Symbol | Refresh Parameter | Conditions | 8409 |  |  | 8409-3 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{t}_{\text {FRQH }}$ | RGCK Low to Forced $\overline{\text { RFRQ High }}$ | $C_{L}=50 \mathrm{pF}$, Figure 3 |  | 50 | 75 |  | 50 | 75 | ns |
| $\mathrm{t}_{\text {RGRL }}$ | RGCK Low to $\overline{\text { RAS }}$ Low | Figure 3 | 50 | 65 | 95 | 50 | 65 | 95 | ns |
| $t_{\text {tGRH }}$ | RGCK Low to $\overline{\text { RAS }}$ High | Figure 3 | 40 | 60 | 85 | 40 | 60 | 85 | ns |
| $t_{\text {RQHRF }}$ | $\overline{\text { RFSH }}$ Hold Time from RFSH RQST (RFI/O) | Figure 3 | 2 T |  |  | 2 T |  |  | ns |
| $t_{\text {RFRH }}$ | $\overline{\text { RFSH }}$ High to $\overline{\text { RAS }}$ High (ending forced RFSH) | See Mode 1 Descrip. | 55 | 80 | 110 | 55 | 80 | 125 | ns |
| $t_{\text {RFSRG }}$ | $\overline{\text { RFSH Low Set-up to RGCK Low (Mode 1) }}$ | See Mode 1 Descrip. | 35 |  |  | 40 |  |  | ns |
| ${ }^{\text {t }}$ CSCT | $\overline{\mathrm{CS}}$ High to RFSH Counter Valid | Figure 9 |  | 55 | 70 |  | 55 | 75 | ns |
| $\mathrm{t}_{\text {CSRL }}$ | $\overline{\mathrm{CS}}$ Low to Access $\overline{\text { RASIN }}$ Low | See Mode 5 Descrip. | 10 |  |  | 15 |  |  | ns |

TRI-STATE Parameter

| $\mathrm{t}_{\mathrm{zH}}$ | $\overline{\mathrm{CS}}$ Low to Address Output High from Hi-Z | $\begin{aligned} & \text { Figures } 9,12 \\ & R 1=3.5 \mathrm{k}, \mathrm{R} 2=1.5 \mathrm{k} \end{aligned}$ | 35 | 60 | 35 | 60 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{H Z}$ | $\overline{\text { CS }}$ High to Address Output Hi-Z from High | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \mathrm{Figures} 9,12 \\ & \mathrm{R} 2=1 \mathrm{k}, \mathrm{~S} 1 \text { open } \end{aligned}$ | 20 | 40 | 20 | 40 | ns |
| $t_{z L}$ | $\overline{\mathrm{CS}}$ Low to Address Output Low from Hi-Z | $\begin{aligned} & \text { Figures } 9,12 \\ & \mathrm{R} 1=3.5 \mathrm{k}, \mathrm{R} 2=1.5 \mathrm{k} \end{aligned}$ | 35 | 60 | 35 | 60 | ns |
| $t_{L z}$ | $\overline{\text { CS }}$ High to Address Output Hi-Z from Low | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \\ & \text { Figures } 9,12, \\ & \mathrm{R} 1=1 \mathrm{k}, \mathrm{~S} 2 \text { open } \end{aligned}$ | 25 | 50 | 25 | 50 | ns |
| $t_{\text {HZH }}$ | $\overline{\mathrm{CS}}$ Low to Control Output High from Hi-Z High | Figures 9, 12 R2 $=750 \Omega$, S1 open | 50 | 80 | 50 | 80 | ns |
| $t_{\text {HHZ }}$ | $\overline{\mathrm{CS}}$ High to Control Output Hi-Z High from High | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \\ & \mathrm{Figures} 9,12 \\ & \mathrm{R} 2=750 \Omega, \mathrm{~S} 1 \text { open } \end{aligned}$ | 40 | 75 | 40 | 75 | ns |
| $t_{\text {HZL }}$ | $\overline{\mathrm{CS}}$ Low to Control Output Low from Hi-Z High | Figure 12, S1, S2 open | 45 | 75 | 45 | 75 | ns |
| ${ }_{\text {t LHZ }}$ | $\overline{\mathrm{CS}}$ High to Control Output Hi-Z High from Low | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \\ & \text { Figure } 12, \\ & \mathrm{R} 2=750 \Omega, \mathrm{~S} 1 \text { open } \end{aligned}$ | 50 | 80 | 50 | 80 | ns |

Switching Characteristics: DP8409-2 $V_{C C}=5.0 \mathrm{~V} \pm 5 \%, 0^{\circ} \mathrm{C} \leqslant T_{A} \leqslant 70^{\circ} \mathrm{C}$ unless otherwise noted (Notes 2, 4, 5). The output load capacitance is typical for 4 banks of 22 DRAMs each or 88 DRAMs including trace capacitance. These values are: $\mathrm{Q} 0-\mathrm{Q} 8, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$; $\overline{\mathrm{RASO}}-\overline{\mathrm{RAS3}}, \mathrm{C}_{\mathrm{L}}=150 \mathrm{pF} ; \overline{\mathrm{WE}}, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF} ; \overline{\mathrm{CAS}}, \mathrm{C}_{\mathrm{L}}=600 \mathrm{pF}$, unless otherwise noted. See Figure 11 for test load. Switches S1 and S2 are closed unless otherwise noted, and R1 and R2 are $4.7 \mathrm{k} \Omega$ unless otherwise noted. Maximum propagation delays are specified with all outputs switching.

| Symbol | Access Parameter | Conditions | 8409-2 |  |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |  |  |
| $t_{\text {RICL }}$ | $\overline{\text { RASIN }}$ to CAS Output Delay (Mode 5) | Figure 8a | 75 | 100 | 130 |  |  |  | ns |
| $\mathrm{t}_{\text {RICL }}$ | $\overline{\text { RASIN }}$ to CAS Output Delay (Mode 6) | Figures 8a, 8b | 65 | 90 | 115 |  |  |  | ns |
| $\mathrm{t}_{\text {RICH }}$ | $\overline{\text { RASIN }}$ to $\overline{\text { CAS }}$ Output Delay (Mode 5) | Figure 8a | 40 | 48 | 60 |  |  |  | ns |
| $t_{\text {RICH }}$ | $\overline{\text { RASIN }}$ to $\overline{\text { CAS }}$ Output Delay (Mode 6) | Figures 8a, 8b | 50 | 63 | 80 |  |  |  | ns |
| $\mathrm{t}_{\text {RCDL }}$ | $\overline{\text { RAS }}$ to $\overline{\mathrm{CAS}}$ Output Delay (Mode 5) | Figure 8a |  | 75 | 100 |  |  |  | ns |
| $\mathrm{t}_{\text {RCDL }}$ | $\overline{\text { RAS }}$ to $\overline{\mathrm{CAS}}$ Output Delay (Mode 6) | Figures 8a, 8b |  | 65 | 85 |  |  |  | ns |
| $t_{\text {RCDH }}$ | $\overline{\text { RAS }}$ to $\overline{\mathrm{CAS}}$ Output Delay (Mode 5) | Figure 8a |  | 27 | 40 |  |  |  | ns |
| $\mathrm{t}_{\text {RCDH }}$ | $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}}$ Output Delay (Mode 6) | Figure 8a |  | 40 | 65 |  |  |  | ns. |
| $t_{\text {CCDH }}$ | $\overline{\text { CASIN }}$ to $\overline{\text { CAS }}$ Output Delay (Mode 6) | Figure 8b | 40 | 54 | 70 |  |  |  | ns |
| $t_{\text {RAH }}$ | Row Address Hold Time (Mode 5) (Note 7) | Figure 8a | 20 |  | . |  |  |  | ns |

## Switching Characteristics (Cont'd)

| Symbol | Access Parameter | Conditions | 8409-2 |  |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |  |  |
| $\mathrm{t}_{\text {RAH }}$ | Row Address Hold Time (Mode 6) (Note 7) | Figures 8a, 8b | 12 |  |  |  |  |  | ns |
| $t_{\text {ASC }}$ | Column Address Setup Time (Mode 5) | Figure 8a | 3 |  |  |  |  |  | ns |
| $t_{\text {ASC }}$ | Column Address Setup Time (Mode 6) | Figures 8a, 8b | 3 |  |  |  |  |  | ns |
| $\mathrm{t}_{\text {RCV }}$ | $\overline{\text { RASIN }}$ to Column Address Valid (Mode 5) | Figure 8a |  | 80 | 105 |  |  |  | ns |
| $t_{\text {RCV }}$ | $\overline{\text { RASIN }}$ to Column Address Valid (Mode 6) | Figures 8a, 8b |  | 70 | 90 |  |  |  | ns |
| $t_{\text {RPDL }}$ | $\overline{\text { RASIN }}$ to $\overline{\text { RAS }}$ Delay | Figures 7a, 7b, 8a, 8b | 20 | 27 | 35 |  |  |  | ns |
| $t_{\text {RPDH }}$ | $\overline{\text { RASIN }}$ to $\overline{\text { RAS }}$ Delay | Figures 7a, 7b, 8a, 8b | 15 | 23 | 32 |  |  |  | ns |
| $t_{\text {APDL }}$ | Address Input to Output Low Delay | Figures 7a, 7b, 8a, 8b |  | 25 | 40 |  |  |  | ns |
| $\mathrm{t}_{\text {APDH }}$ | Address Input to Output High Delay | Figures 7a, 7b, 8a, 8b |  | 25 | 40 |  |  |  | ns |
| $t_{\text {SPDL }}$ | Address Strobe to Address Output Low | Figures 7a, 7b |  | 40 | 60 |  |  |  | ns |
| $\mathrm{t}_{\text {SPDH }}$ | Address Strobe to Address Output High | Figures 7a, 7b |  | 40 | 60 |  |  |  | ns |
| $t_{\text {ASA }}$ | Address Set-up Time to ADS | Figures 7a, 7b, 8a, 8b | 15 |  |  |  |  |  | ns |
| $t_{\text {AHA }}$ | Address Hold Time from ADS | Figures 7a, 7b, 8a, 8b | 15 |  |  |  |  |  | ns |
| $t_{\text {ADS }}$ | Address Strobe Pulse Width | Figures 7a, 7b, 8a, 8b | 30 |  |  |  |  |  | ns |
| $t_{\text {WPDL }}$ | $\overline{\text { WIN }}$ to WE Output Delay | Figure 7b | 15 | 25 | 30 |  |  |  | ns |
| $t_{\text {WPDH }}$ | $\overline{\text { WIN }}$ to WE Output Delay | Figure 7b | 15 | 30 | 60 |  |  |  | ns |
| $t_{\text {CRS }}$ | $\overline{\text { CASIN }}$ Set-up Time to $\overline{\text { RASIN }}$ High (Mode 6) | Figure 8b | 35 |  |  |  |  |  | ns |
| ${ }^{\text {t CPDL }}$ | $\overline{\text { CASIN }}$ to $\overline{\mathrm{CAS}}$ Delay ( $\overline{\mathrm{R} / \overline{\mathrm{C}} \text { low in Mode 4) }}$ | Figure 7b | 32 | 41 | 58 |  |  |  | ns |
| $t_{\text {CPDH }}$ | $\overline{\text { CASIN }}$ to $\overline{\mathrm{CAS}}$ Delay (R/С ${ }_{\text {C }}$ low in Mode 4) | Figure 7b | 25 | 39 | 50 |  |  |  | ns |
| $t_{\text {RCC }}$ | Column Select to Column Address Valid | Figure 7a |  | 40 | 58 |  |  |  | ns |
| $t_{\text {RCR }}$ | Row Select to Row Address Valid | Figures 7a, 7b |  | 40 | 58 |  |  |  | ns |
| $t_{\text {RHA }}$ | Row Address Held from Column Select | Figure 7a | 10 |  |  |  |  |  | ns |
| ${ }^{\text {t CCAS }}$ | RI $\overline{\mathrm{C}}$ Low to $\overline{\mathrm{CAS}}$ Low (Mode 4 Auto $\overline{\mathrm{CAS}}$ ) | Figure 7a |  | 55 | 75 |  |  |  | ns |
| $t_{\text {DIF1 }}$ | Maximum ( $t_{\text {RPDL }}-t_{\text {RHA }}$ ) | See Mode 4 description |  |  | 13 |  |  |  | ns |
| $t_{\text {DIF2 }}$ | Maximum ( $\mathrm{t}_{\mathrm{RCC}}-\mathrm{t}_{\text {CPDL }}$ ) | See Mode 4 description |  | , | 13 |  |  |  | ns |

Refresh Parameter

| $t_{\text {RC }}$ | Refresh Cycle Period | Figure 2 | 100 |  |  |  |  |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {RASINL, } \mathrm{H}}$ | Pulse Width of $\overline{\text { RASIN }}$ during Refresh | Figure 2 | 50 |  |  |  |  |  | ns |
| $\mathrm{t}_{\text {RFPDL }}$ | $\overline{\text { RASIN }}$ to $\overline{\text { RAS }}$ Delay during Refresh | Figures 2, 9 | 35 | 50 | 70 |  |  |  | ns |
| $t_{\text {RFPDH }}$ | $\overline{\text { RASIN }}$ to $\overline{\mathrm{RAS}}$ Delay during Refresh | Figures 2, 9 | 30 | 40 | 55 |  |  |  | ns |
| $\mathrm{t}_{\text {RFLCT }}$ | $\overline{\text { RFSH }}$ Low to Counter Address Valid | $\overline{\mathrm{CS}}=\mathrm{X}$, Figures $2,3,4$ |  | 47 | 60 |  |  |  | ns |
| $t_{\text {RFHRV }}$ | $\overline{\text { RFSH High to Row Address Valid }}$ | Figures 2, 3 |  | 45 | 60 |  |  |  | ns |
| $\mathrm{t}_{\text {ROHNC }}$ | $\overline{\text { RAS }}$ High to New Count Valid | Figures 2, 4 |  | 30 | 55 |  |  |  | ns |
| $\mathrm{t}_{\text {RLEOC }}$ | $\overline{\text { RASIN Low to End-of-Count Low }}$ | $C_{L}=50 \mathrm{pF}$, Figure 2 |  |  | 80 |  |  |  | ns |
| $\mathrm{t}_{\text {RHEOC }}$ | RASIN High to End-of-Count High | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, Figure 2 |  |  | 80 |  |  |  | ns |
| $\mathrm{t}_{\text {RGEOB }}$ | RGCK Low to End-of-Burst Low | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, Figure 4 |  |  | 95 |  |  |  | ns |
| $t_{\text {MCEOB }}$ | Mode Change to End-of-Burst High | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, Figure 4 |  |  | 75 |  |  |  | ns |
| $\mathrm{t}_{\text {RST }}$ | Counter Reset Pulse Width | Figure 2 | 70 |  |  |  |  |  | ns |
| $\mathrm{t}_{\mathrm{CTL}}$ | RF I/O Low to Counter Outputs All Low | Figure 2 |  |  | 100 |  |  |  | ns |

Switching Characteristics (Cont'd)

| Symbol | Access Parameter | Conditions | 8409-2 |  |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |  |  |
| $\mathrm{t}_{\text {RFCKL, }}$ | Minimum Pulse Width of RFCK | Figure 9 | 100 |  |  |  |  |  | ns |
| T | Period of $\overline{\text { RAS Generator Clock }}$ | Figure 3 | 100 |  |  |  |  |  | ns |
| $\mathrm{t}_{\text {RGCKL }}$ | Minimum Pulse Width Low of RGCK | Figure 3 | 35 |  |  |  |  |  | ns |
| $\mathrm{t}_{\text {RGCKH }}$ | Minimum Pulse Width High of RGCK | Figure 3 | 35 |  |  |  |  |  | ns |
| $\mathrm{t}_{\text {FRQL }}$ | RFCK Low to Forced $\overline{\text { RFRQ Low }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, Figure 3 |  | 20 | 30 |  |  |  | ns |
| $\mathrm{t}_{\text {FRQH }}$ | RGCK Low to Forced $\overline{\text { RFRQ High }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, Figure 3 |  | 50 | 75 |  |  |  | ns |
| $t_{\text {RGRL }}$ | RGCK Low to RAS Low | Figure 3 | 50 | 65 | 95 |  |  |  | ns |
| $t_{\text {RGRH }}$ | RGCK Low to $\overline{\text { RAS }}$ High | Figure 3 | 40 | 60 | 85 |  |  |  | ns |
| $\mathrm{t}_{\text {RQhRF }}$ | $\overline{\text { RFSH }}$ Hold Time from $\overline{\text { RFSH }} \overline{\text { RQST ( }}$ (RF I/O) | Figure 3 | 2 T |  |  |  |  |  | ns |
| $\mathrm{t}_{\text {RFRH }}$ | $\overline{\text { RFSH }}$ High to $\overline{\text { RAS }}$ High (ending forced RFSH) | See Mode 1 Descrip. | 55 | 80 | 110 |  |  |  | ns |
| $\mathrm{t}_{\text {RFSRG }}$ | $\overline{\text { RFSH }}$ Low Set-up to RGCK Low (Mode 1) | See Mode 1 Descrip. | 35 |  |  |  |  |  | ns |
| $\mathrm{t}_{\text {CSCT }}$ | $\overline{\text { CS }}$ High to RFSH Counter Valid | Figure 9 |  | 55 | 70 |  |  |  | ns |
| $\mathrm{t}_{\text {CSRL }}$ | $\overline{\text { CS }}$ Low. to Access $\overline{\text { RASIN }}$ Low | See Mode 5 Descrip. | 10 |  |  |  |  |  | ns |
| $\mathrm{t}_{\mathrm{zH}}$ | $\overline{\text { CS }}$ Low to Address Output High from Hi-Z | $\begin{aligned} & \text { Figures } 9,12 \\ & \mathrm{R} 1=3.5 \mathrm{k}, \mathrm{R} 2=1.5 \mathrm{k} \end{aligned}$ |  | 35 | 60 |  |  |  | ns |
| $t_{\text {Hz }}$ | $\overline{\mathrm{CS}}$ High to Address Output Hi-Z from High | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \\ & \text { Figures } 9,12 \\ & \text { R2 }=1 \mathrm{k}, \mathrm{~S} 1 \text { open } \end{aligned}$ |  | 20 | 40 |  |  |  | ns |
| tzL | $\overline{\mathrm{CS}}$ Low to Address Output Low from Hi-Z | $\begin{aligned} & \text { Figures } 9,12 \\ & \mathrm{R} 1=3.5 \mathrm{k}, \mathrm{R} 2=1.5 \mathrm{k} \end{aligned}$ |  | 35 | 60 |  |  |  | ns |
| $t_{\text {LZ }}$ | $\overline{\text { CS }}$ High to Address Output Hi-Z from Low | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \\ & \text { Figures } 9,12 \\ & \mathrm{R} 1=1 \mathrm{k}, \mathrm{~S} 2 \text { open } \end{aligned}$ |  | 25 | 50 |  |  |  | ns |
| ${ }_{\text {thzH }}$ | $\overline{\text { CS }}$ Low to Control Output High from Hi-Z High | $\begin{aligned} & \text { Figures } 9,12 \\ & \text { R2 }=750 \Omega, \mathrm{~S} 1 \text { open } \end{aligned}$ |  | 50 | 80 |  |  |  | ns |
| thHz | $\overline{\mathrm{CS}}$ High to Control Output Hi-Z High from High | $\begin{array}{\|l} \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \\ \text { Figures } 9, \\ \text { R2 }=750 \Omega, \mathrm{~S} 1 \text { open } \\ \hline \end{array}$ |  | 40 | 75 |  |  |  | ns. |
| $t_{\text {HzL }}$ | $\overline{\mathrm{CS}}$ Low to Control Output Low from Hi-Z High | Figure 12, S1, S2 open |  | 45 | 75 |  |  |  | ns |
| $\mathrm{t}_{\text {LHz }}$ | $\overline{\mathrm{CS}}$ High to Control Output Hi-Z High from Low | $\begin{array}{\|l\|} \hline C_{L}=15 \mathrm{pF}, \\ \text { Figure } 12, \\ \mathrm{R} 2=750 \Omega, \mathrm{~S} 1 \text { open } \end{array}$ |  | 50 | 80 |  |  |  | ns |

Input Capacitance $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Notes 2, 6)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance ADS, R/C |  |  | 8 |  | pF |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance All Other Inputs |  |  | 5 |  | pF |

Note 1: "Absolute Maximum Ratings" are the values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{C}}=5.0 \mathrm{~V}$.
Note 3: This test is provided as a monitor of Driver output source and sink current capability. Caution should be exercised in testing this parameter. In testing these parameters, a $15 \Omega$ resistor should be placed in series with each output under test. One output should be tested at a time and test time should not exceed 1 second.
Note 4: Input pulse 0 V to $3.0 \mathrm{~V}, \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns}, \mathrm{f}=2.5 \mathrm{MHz}, \mathrm{t}_{\mathrm{PW}}=200 \mathrm{~ns}$. Input reference point on AC measurements is 1.5 V . Output reference points are 2.7 V for High and 0.8 V for Low.
Note 5: The load capacitance on RF I/O should not exceed 50 pF .
Note 6: Applies to all DP8409 versions unless otherwise specified.
Note 7: The DP8409-2 device can only be used with memory devices that meet the $t_{\text {RAH }}$ specification indicated.

## Applications

If external control is preferred, the DP8409 may be used in Mode 0 or 4, as in Figure 6.

If basic auto access and refresh are required, then in cases where the user requires the minimum of external complexity, Modes 1 and 5 are ideal, as shown in Figure 13a. The DP843X2 is used to provide proper arbitration between memory access and refresh. This chip supplies all the necessary control signals to the processor as well as the DP8409. Furthermore, two separate CAS outputs are also included for systems using byte-writing. The refresh clock RFCK may be divided down from either RGCK using an IC counter such as the DM74LS393 or better still, the DP84300 Programmable Refresh Timer. The DP84300 can provide RFCK periods ranging from $15.4 \mu$ s to $15.6 \mu$ s based on the input clock of 2 to 10 MHz . Figure 13 b shows the general timing diagram for interfacing the DP8409 to different microprocessors using the interface controller DP843X2.

If the system is complex, requiring automatic access and refresh, burst refresh, and all-banks auto-write, then more circuitry is required to select the mode. This may be accomplished by utilizing a PAL. The PAL has two functions. One as an address comparator, so that when the desired port address occurs (programmed in the PAL), the comparator gates the data into a latch, where it is connected to the mode pins of the DP8409. Hence the mode of the DP8409 can be changed as desired with one PAL chip merely by addressing the PAL location, and then outputting data to the mode-control pins. In this manner, all the automatic modes may be selected, assigning R/C as RFCK always, and CASIN as RGCK always. The output from RF I/O may be used as End-ofCount to an interrupt, or Refresh Request to HOLD or BUS REQUEST. A complex system may use Modes 5 and 1 for automatic access and refresh, Modes 3a and 7 for system initialization, and Mode 2 (auto-burst refresh), before and after DMA.

TRI-STATE ${ }^{*}$ is a registered trademark of National Semiconductor Corp. PAL ${ }^{\circ}$ is a registered trademark of and used under license with Monolithic Memories, Inc.

FIGURE 11. Output Load Circuit



FIGURE 12. Waveform


FIGURE 13a. Connecting the DP8409 Between the 16-bit Microprocessor and Memory


FIGURE 13b. DP8409 Auto Refresh

## DP8419 High Speed Dynamic RAM Controller/Driver

## General Description

The DP8419 High Speed DRAM Controller/Driver combines the most popular memory control features of the DP8408/9 DRAM Controller/Driver with the high speed of Bipolar Oxide Isolation processing.
The DP8419 retains the high capacitive-load drive capability of the DP8408/9 as well as its most frequently used access and refresh modes, allowing it to directly replace the DP8408/9 in applications using only modes $0,1,4$ and 5. Thus, the DP8419 will allow most DP8408/9 users to directly upgrade their system simply by replacing their old controller chip with the DP8419.

Since only two of the three mode pins from the DP8408/9 are necessary to select the four available DP8419 modes, M1 of the DP8408/9 is called RAHS on the DP8419 and allows the user the option of selecting $t_{\text {RAH }}$ to suit his DRAMs.

Figure 1 shows the DP8419 pinout. It is identical to that of the DP8408/9, except for pin 4 which has become RAHS.
Table 1 is a DP8419 mode table. Pins 3 and 5 are used to select from the four available operational modes. Note that the mode selection scheme is identical to that of the DP8408/9 with M1 (pin 4) tied low.

## Features

- Pin and functionally compatible with the DP8408/9 DRAM Controllers in most applications
- Significantly faster memory access and refresh due to Bipolar Oxide Isolation processing
- Choice of $t_{\text {RAH }}$ is pin selectable
- Nibble mode accessing available in external control mode


## Connection Diagram



Table 1. DP8419 Mode Select Options

| Mode | $(\overline{\mathbf{R F S H}})$ <br> M2 | M0 | Mode of Operation |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Externally Controlled Refresh |
| 1 | 0 | 1 | Auto Refresh - Forced |
| 4 | 1 | 0 | Externally Controlled Access |
| 5 | 1 | 1 | Auto Access (Hidden Refresh) |

# DP8408, DP8409 Application Hints 

National Semiconductor
Application Brief \#1
Tim Garverick
June 1983


The DP8408, DP8409 dynamic RAM controllers have been well received by dynamic memory users because they perform functions formerly requiring multiple integrated circuit chips. These controllers are designed to be suitable for a variety of DRAM control methods. As a result of the many combinations of ways in which inputs to these chips may be varied, it was inevitable that certain conditions exist that would cause the DP8408, DP8409 to respond in an undesirable way. Feedback from customers using these chips has resulted in thorough investigations of such conditions. The following are constraints on the use of the DRAM controllers which are not addressed in their data sheets. The majority of customers will find that most of the items on this list are not pertinent to their particular application, and those that are impose minimal restrictions.

1) The on-chip refresh counter resets when the RFI/O pin goes low for a refresh request in mode 5 if this pin is excessively loaded with capacitance. The data sheet suggests that this pin not be loaded with greater than 50 pF . Since RFI/O, in most cases, needs only to drive a low capacitance in a refresh control circuit, this limit is not unreasonable.
2) When the DP8408, DP8409 is in a refresh mode, the RFI/O pin indicates that the on-chip refresh counter has reached its end-of-count. This end-of-count is selectable as 127, 255 or 511 ( 511 is available only on the DP8409) to accommodate 16 k , 64 k or 256 k DRAMs, respectively. Although the end-of-count may be chosen to be any of these, the counter always counts to 511 (255 for the DP8408) before rolling over to zero.
3) In mode 5, the DP8409 requests a refresh when RFI/O goes low following RFCK (R/C). DP8409s with date code 8209 or earlier, have a slight functional difference from later DP8409s. With $\overline{C S}=1$, RFI/O goes low for only about 10 ns when RFCK goes low, for early DP8409s. It stays high until mode 1 is entered and then responds as specified in the data sheet. DP8409s with date codes after 8209 function as shown in the data sheet with $\overline{C S}=1$. If $\overline{C S}=0$ all DP8409s operate as specified in the data sheet.
4) When going from mode 0,1 or 2 (refresh) to mode 5 of the DP8408, if $\overline{\mathrm{CASIN}}$ and R/C are both low, a glitch occurs on the $\overline{\text { CAS }}$ output. Since neither of these inputs is used in these modes, one or both should be held high.
5) Most DRAMs specify 0 ns row address set-up time to $\overline{\text { RAS. In order to guarantee this, the row address to the }}$

DP8408,DP8409 must be valid 10 ns before $\overline{\text { RASIN }}$ transitions low to initiate an access. In terms of the data sheet parameters, maximum $\left(\mathrm{t}_{\mathrm{APD}}-\mathrm{t}_{\mathrm{RPOL}}\right)=10 \mathrm{~ns}$.
6) When changing modes from refresh to access, again sufficient time must be allowed for the row address to be valid before $\overline{R A S}$ occurs. In this case, the address outputs of the DP8408, DP8409 are changing from the refresh counter to the row address inputs. In order for the row address to be set up a minimum of 0 ns before $\overline{\text { RAS }}$ goes low, $\overline{\text { RASIN }}$ should not go low until 30 ns after the change from refresh to access mode.
7) Both the low and high pulse widths of $\overline{R A S}$ have minimum requirements during refresh. When in mode 0 ,
 to $\overline{R A S}$ high delay. In terms of the data sheet parameters, maximum ( $t_{\text {RFPDL }}-t_{\text {RFPDHS }}$ ) $=25 \mathrm{~ns}$. Thus, the minimum low pulse width of $\overline{R A S}$ in mode 0 equals the $\overline{\operatorname{RASIN}}$ low pulse width minus 25 ns . The minimum high pulse width of $\overline{\operatorname{RAS}}$ in mode 0 equals the RASIN high pulse width.
8) The fastest memory access may be accomplished using mode 4 and external delay lines (see App. Brief \#9).
9) In the data sheet, it is specified that $\overline{\mathrm{CS}}$ should go low 15 ns ( $\mathrm{t}_{\mathrm{CSLR}}$ ) before $\overline{\text { RASIN }}$ goes low to initiate an access in mode 5. This is to prevent the possibility of a glitch on the $\overline{\text { RAS outputs, resulting from the DP8409 }}$ interpreting the $\overline{\operatorname{RASIN}}$ as a hidden refresh. For the same reason, $\overline{\mathrm{CS}}$ should be held low for a minimum of 15 ns after $\overline{\text { RASIN }}$ returns high, ending the access in mode 5.
10) If the DP8409 is being used in mode 5 and $\overline{\mathrm{CS}}=1$, and if $\overline{\text { RASIN }}$ goes low within 15 ns before RFCK (R/ $\overline{\mathrm{C}}$ ) goes low, up to a 15 ns glitch may occur on the refresh request pin, RFI/O. However, since $\overline{\mathrm{CS}}$ is high, a hidden refresh will occur as it normally would with RFCK high. If the glitch on RFI/O were detected and interpreted as a forced refresh request, no forced refresh would be allowed by the DP8409 since a hidden refresh was allowed. This would not cause any problem, however, since the hidden refresh has taken care of the refresh requirement for that period of RFCK. Also, this forced refresh request could not be detected if the system does not check RFI/O for a low state while $\widehat{\text { RASIN }}$ is low (i.e., an access is taking place).

## DP8408/9 <br> Fastest DRAM Access Mode

If one desires the fastest possible operation of the DP8408/9 multi-mode dynamic RAM controller/driver in accessing DRAMs, mode 4, externally controlled access mode should be considered.

In using mode 4 there are three input signals which must be considered:

1) $\overline{\text { RASIN }}$ - generates $\overline{\text { RAS }}$
2) $R / \bar{C}$ - switches between rows and columns on the address outputs
3) $\overline{\mathrm{CASIN}}$ - generates $\overline{\mathrm{CAS}}$

In producing these signals a delay will be needed between $\overline{R A S I N}$ and R/C and between R/ $\bar{C}$ and $\overline{C A S I N}$. (Note: In mode 4 external generation of CASIN can produce $\overline{\mathrm{CAS}}$ faster than automatic generation of $\overline{\mathrm{CAS}}$.)
Two important parameters have been added to the DP8408/9 data sheets that help one compute the minimum acceptable delays between the above-mentioned signals. These parameters are:

1) $t_{\text {DIF } 1}=$ MAXIMUM $\left(t_{\text {RPDL }}-t_{\text {RHA }}\right)=13 \mathrm{~ns}$ where $t_{\text {RPDL }}=\overline{\text { RASIN }}$ to $\overline{\text { RAS }}$ delay
$\mathrm{t}_{\text {RHA }}=$ row address held from column select
2) $t_{\text {DIF2 }}=M A X I M U M\left(t_{R C C}-t_{C P D L}\right)=13 \mathrm{~ns}$
where $t_{\text {RCC }}=$ column select to column address valid
$t_{\text {CPDL }}=\overline{\text { CASIN }}$ to $\overline{\text { CAS }}$ delay
These parameters are specified as being less than what would be calculated using the min/max values given for $t_{\text {RCC }}, t_{\text {CPDL }}, t_{\text {RPDL }}$ and $t_{\text {RHA }}$ in the DP8408/9 specification sheets, because on-chip delays track over temperature and supply variations.
The equation for the delay between $\overline{\text { RASIN }}$ and $\mathrm{R} / \overline{\mathrm{C}}$ that guarantees the specified DRAM t $_{\text {RAH }}$ is:

$$
\begin{aligned}
& \text { min delay required }=t_{\mathrm{DIF1}}+\mathrm{t}_{\mathrm{RAH}} \\
&=13 \mathrm{~ns}+\mathrm{t}_{\mathrm{RAH}} \\
& \text { where } \quad \begin{aligned}
\mathrm{t}_{\mathrm{RAH}} & =\text { DRAM minimum row address } \\
& \text { hold time from } \overline{\mathrm{RAS}}
\end{aligned}
\end{aligned}
$$

The equation for the delay between $\mathrm{R} / \overline{\mathrm{C}}$ and $\overline{\mathrm{CASIN}}$ that guarantees the specified DRAM t $_{\text {ASC }}$ is:

$$
\begin{aligned}
& \text { min delay required }=t_{\mathrm{DIF2}}+t_{\mathrm{ASC}} \\
&=13 \mathrm{~ns}+\mathrm{t}_{\mathrm{ASC}} \\
& \text { where } \quad \begin{aligned}
\mathrm{t}_{\mathrm{ASC}} & =\text { DRAM minimum column address } \\
& \text { set-up time to } \overline{\mathrm{CAS}}
\end{aligned}
\end{aligned}
$$

To produce the above-mentioned delays between signals, a $\pm 2 \mathrm{~ns}$ resolution delay line can be used as follows:

$$
\begin{aligned}
& \text { (assuming } \mathrm{t}_{\mathrm{RAH}}=20 \mathrm{~ns}, \mathrm{t}_{\mathrm{ASC}}=0 \mathrm{~ns} \text { ) } \\
& \overline{\text { RASIN }} \text { to R/C delay }=13 \mathrm{~ns}+20 \mathrm{~ns} \\
& =33 \mathrm{~ns} \\
& R / \bar{C} \text { to } \overline{\text { CASIN }} \text { delay }=13 \mathrm{~ns}+0 \mathrm{~ns} \\
& =13 \mathrm{~ns}
\end{aligned}
$$

Thus, R/C must follow $\overline{\operatorname{RASIN}}$ by a minimum of 33 ns and $\overline{\text { CASIN }}$ must follow R/C by a minimum of 13 ns . With a delay line of $\pm 2 \mathrm{~ns}$ resolution, the $\overline{\text { RASIN }}$ to $\mathrm{R} / \overline{\mathrm{C}}$ and $\mathrm{R} / \overline{\mathrm{C}}$ to CASIN delays can be typicals of 35 ns and 15 ns , respectively. (See Figures 1 and 2 below.)
This scheme will provide a maximum $\overline{\operatorname{RASIN}}$ to $\overline{\mathrm{CAS}}$ delay of:
$35 \mathrm{~ns}+15 \mathrm{~ns}+2 \mathrm{~ns}$ (resolution uncertainty)

$$
+ \text { MAXIMUM }\left(\mathrm{t}_{\mathrm{CPDL}}\right)=52 \mathrm{~ns}+\text { MAXIMUM }\left(\mathrm{t}_{\mathrm{CPDL}}\right)
$$

For the DP8408/9-2, MAXIMUM $\left(t_{\text {CPDL }}\right)=58 \mathrm{~ns}$.
For the DP8408/9 (no dash), MAXIMUM ( $\mathrm{t}_{\mathrm{CPDL}}$ ) $=68 \mathrm{~ns}$ (not 58 ns as indicated in data sheets up to November 1982).

The fastest mode 4 accesses (with the assumed delay line and DRAM parameters) are therefore, 110 ns and 120 ns , respectively, for the -2 and non-dash parts.
The maximum $\overline{\text { RASIN }}$ to $\overline{\text { CAS }}$ delay ( $\mathrm{t}_{\text {RICL }}$ ) in mode 5 (auto mode) for the DP8408/9-2 (which guarantees a min $t_{\text {RAH }}$ of 20 ns ) is 130 ns . The maximum $\mathrm{t}_{\text {RICL }}$ in mode 5 for. the DP8408/9 (no dash) is 160 ns .
Thus, it is shown that if the features offered by the DP8408/9 automatic modes can be sacrificed, mode 4 (externally controlled access) may be used to obtain the fastest memory access.


Figure 1. Mode 4 Timing Relationships


Figure 2. Mode 4 Externally Generated Signals

# Precautions to Take When Driving Memories 

As memory prices continue their relentless reduction of cost per bit, more and more systems designers are incorporating memories into their designs. In general these memories comprise a number of dynamic RAMs, such as the $64 \mathrm{k} \times 1$. In this $\times 1$ configuration, the number of RAMs required is a multiple of the bus width. Most new system designs use 16 -bit microprocessors, so that a typical memory will comprise from 16 to 64 DRAMs, thus providing from 64 k to 256 k addressing capability. This means the memory drivers have to drive upwards of 16 RAMs. The drivers may be part of an integrated circuit dynamic RAM controller such as the DP8408/DP8409, or they may be on a separate chip such as the DP84240/DP84244 octal memory drivers. The recommendations in this article are valid for any type of memory driver. The purpose of the article is to forewarn new designers using memories of problems they will encounter if adequate precautions are not taken.

A typical configuraton of a 16 -bit wide memory is shown in Figure 1. Each driver address output goes to every dynamic RAM, as does WE. CAS outputs go to half the number of RAMs assuming byte writing is required. $\overline{\text { RAS }}$ outputs each go only to one bank. Note that these loads are not true for the data inputs and outputs. Each data I/O only connects to its respective bit, so the loading is only one RAM per bank for data. In general, this is why buffers are not required on the data bus when interfacing to memory. Data In of the RAMs can be linked directly to Data Out for any one bit, and also to the corresponding bit on the data bus. This is true for normal read and write operations, but if read-modify-write cycles are employed, the Data Out signals must be buffered from the data bus.

Using this typical memory configuration may not be as simple as it seems. Without care and attention, problems can arise for the unprepared, and there are two areas in particular which may cause memory errors or memory damage: one is voltage overshoot caused by inductive traces and high capacitive loads, the other is switching spikes caused by switching high capacitive loads.

## Overshoot and Undershoot

(Undershoot is Negative Overshoot)
When a system requires a number of dynamic RAMs, the result is high capacitance loads, caused by a combination of RAM input capacitance and trace capacitance. Each dynamic RAM has a specified input capacitance of 10 pF maximum, but most dynamic RAMs are closer to 2 to 3 pF . Very few actually get close to 10 pF , even under worst case conditions of high temperature and $V_{C C}$. It is safe, therefore, to assume a much lower average input capacitance when using 16 or more RAMs.

In fact, the input capacitance of most inputs is due more to the package than the input gating, because the silicon gate inputs of the transistors in today's market have such high impedance. A typical maximum would be 2.5 pF . Control inputs such as $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$ connect to. more than one transistor input. For example, on the National Semiconductor $64 \mathrm{k} \times 1$ dynamic RAM, the NMC4164, $\overline{\text { RAS }}$ goes to two transistors and $\overline{\mathrm{CAS}}$ to four. In general, this is true for most manufacturers' RAMs, so a more typical maximum input capacitance would be 3 pF for $\overline{\mathrm{RAS}}$ and 3.5 pF for $\overline{\mathrm{CAS}}$. RAM input currents are so small as to be negligible. The input current is quoted as $10 \mu \mathrm{~A}$ maximum, but again most RAMs are much less than this in a typical memory. Driving DRAMs, therefore, is not a problem of DC drive capability, but rather a problem of capacitance drive capability.
Driving DRAM input capacitance is further compounded by printed circuit traces, and even more so by wire- wrapping. Both can be represented by a transmission line with distributed capacitance and inductance. Thus, the total load is equivalent to a complex impedance comprising the distributed trace inductance, and a capacitance comprising distributed trace capacitance and RAM input capacitance as shown in Figúre $2 a$.
The effect is an overshoot or undershoot at the dynamic RAM inputs that occurs each time a memory driver changes state, as shown in Figure 2b. As the driver output changes state, the load capacitance cannot be instantaneously charged or discharged because the current available is limited both by the driver transistor impedance, and the equivalent series resistance from the supply rail through the chip to the trace resistance. This current will be similar in value to the quoted short circuit current of the driver stage; therefore, there is a spike of current that lasts as long as it takes to change the voltage of all the capacitances. For the driver stages of the DP8408/DP8409, or the DP84240/DP84244, the typical short circuit current is 100 mA per stage. This is true for either direction, so that the high-to-low transition takes roughly the same time as the low-to-high transition, minimizing skew times on all the driver outputs, as they transition in either direction. Assuming the output low voltage, $\mathrm{V}_{\mathrm{OL}}$, is 0.2 V and the output high voltage, $\mathrm{V}_{\mathrm{OH}}$, is 3.2 V , and that the charge/discharge current is constant at $\mathrm{I}_{\mathrm{Sc}}$, then the current spike will exist for a time, T ,
where,

$$
\begin{aligned}
\mathrm{T} & =\mathrm{C}_{\mathrm{L}} \times\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / I_{\mathrm{SC}} \\
& =500 \mathrm{pF} \times 3.0 \mathrm{~V} / 100 \mathrm{~mA}=15 \mathrm{~ns}
\end{aligned}
$$

$C_{\mathrm{L}}(500 \mathrm{pF})$ is the load capacitance of typically 64 to 88 dynamic RAMs, in other words, four banks comprising 16 data bits and possibly six check bits if error correction is required.

In fact, due to the trace inductance, the rate of change of current will not be a step function, so that the current waveform looks like a spike. Even so, the rapid rate of change of current, di/dt, into the trace inductance L, will create a potentially excessive voltage " $e$ " across this inductance. As an example, if the current changes from 0 to 100 mA in 6 ns , and the composite trace inductance is $0.3 \mu \mathrm{H}$, then the voltage across this inductance is "e," where,

$$
\begin{aligned}
\mathrm{e} & =\mathrm{Ldi} / \mathrm{dt} \\
& =0.3 \mu \mathrm{H} \times 100 \mathrm{~mA} / 6 \mathrm{~ns}=5 \mathrm{~V}
\end{aligned}
$$

In other words, at this rate of change in current, even a small inductance can be dangerous for two reasons. First, the dynamic RAMs at the far end of the trace could be destroyed, unless they have clamping diodes to $\mathrm{V}_{\mathrm{CC}}$ and GND (most do not), or second, the returning voltage may exceed the threshold it has just passed causing a second and then third change of state. If this sudden glitch occurs on a control signal input such as $\overline{\mathrm{RAS}}$, the memory contents may be inadvertently changed.

It is therefore necessary to remove the spike. The most common approach is to insert a damping resistor in the path between the driver and the RAMs, fairly close to the
driver, as shown by $R_{D}$ in Figure 2a. The best value for the resistor is the critical value giving a critically damped transition. Too high a value will cause overdamping which results in a slow transition. This slow edge may create excessive skew problems and slow down the memory cycle, or even worse, the edge may be slow enough that the RAM cycle never begins internally. If the damping resistor value is too low, the undershoot or overshoot may not be removed. It is therefore recommended that the resistor be determined on the first prototypes (not wire-wrapped prototypes because the value will be different due to the larger distributed inductance and capacitance). Also, the values may be different for the control lines, particularly $\overline{\mathrm{CAS}}$. If there are a number of banks, and a RAS is used to select each bank, then the damping resistor in this line will be higher.

Typical values for the damping resistors will be between $15 \Omega$ and $100 \Omega$, the lower the loading, the higher the values. Some IC manufacturers offer octal memory drivers with on-chip series resistors fixed at $\approx 25 \Omega$. Unless this is the critical value required for all the lines, problems will arise. The DP8400 family has been designed with equivalent internal values of approximately $10 \Omega$, allowing for any external value of damping resistor.

Figure 1. Typical 16-Bit Memory with Byte Write Address


Figure 2a. Complex Load Impedance Caused by Distributed Trace Inductance $L$ and Capacitance $\mathrm{C}_{\mathrm{S}}$, and RAM Input Capacitance $\mathrm{C}_{\mathbf{I N}}$


Figure 2b. Timing Waveforms Showing the Effect of Variations of $\mathbf{R}_{\mathrm{D}}$ on Signals Appearing at the RAM

## Switching Current Spikes

Another major undesirable effect of the fast current spikes is the effect on the $\mathrm{V}_{\mathrm{CC}}$ and GND pins. The worst case is when all eight or nine address outputs switch in the same direction at the same time, as shown in Figure 3a. If each driver can source or sink 100 mA , then a current of approximately 1 A could enter or exit the driver chip in a period of 20 ns . The resistance and inductance of the $V_{C C}$ and GND lines to the chip can cause excessive drops during this switching time (see waveforms in Figure 3a), which may, in turn, upset latches either in the DP8408/DP8409, or externally. A ceramic capacitor connected across $\mathrm{V}_{\mathrm{CC}}$ and GND pins will largely remove the spike. A $1 \mu \mathrm{~F}$ multilayer ceramic is recommended. This should be fitted as close as possi-
ble to the pins in order to reduce lead inductance. The DP8408/DP8409 pin configuration facilitates this with GND and $V_{C C}$ pins $0.2^{\prime \prime}$ apart so that the ceramic capacitor can be fitted as close to the chip as possible. The second GND pin should also be decoupled. These GND and $V_{C C}$ pins are located in the center of the package to reduce bonding lead lengths. In fact, the lead resistance is five times lower than if the supply pins were in the corners. An example of how this spike can be reduced would be the previous example of a 1A change in supply current switching in 20 ns with a $1 \mu \mathrm{~F}$ ceramic capacitor decoupling GND and $V_{C C}$. The voltage drop " $v$ " is $1 \mathrm{~A} \times 20 \mathrm{~ns} / 1 \mu \mathrm{~F}$, or 20 mV .

If the decoupling capacitor was $0.01 \mu \mathrm{~F}$, the drop would be 2 V . Tantalum or other types of capacitors are lower frequency capacitors and have only a small effect in reducing the voltage spike. Ceramic capacitors are high frequency, and multilayer capacitors with lower inductance have a greater effect in reducing the voltage spike and are therefore recommended. As a further recommen dation, the dynamic RAMs should be similarly decoupled with approximately a $0.1 \mu \mathrm{~F}$ ceramic capacitor on each RAM. Wire-wrapped boards, in particular, need special attention.

There are some other precautions that may be considered when driving memories. First, be aware that IC
sockets increase load capacitance and inductance, so it becomes a matter of the importance of removability of chips, and maintainability. Also, shorter, thicker trace lengths will reduce the load, and good GND and $V_{C C}$ connections will help reduce the voltage spikes around the memory board. For wire-wrapped designs, GND and $V_{C C}$ should be multiwired.

With proper decoupling and correct selection of damping resistors, integrated circuit dynamic RAM controllers will function as expected to ease the burden of the system designer.


Figure 3a. Effect of Switching All Outputs Simultaneously in the Same Direction


Figure 3b. Timing Waveforms Showing Internal Supply Rail Drops During Output Switching

# DP8400 - $E^{2} C^{2}$ Expandable Error Checker and Corrector 

## General Description

The DP8400 Expandable Error Checker and Corrector $\left(E^{2} C^{2}\right)$ aids system reliability and integrity by detecting errors in memory data and correcting single or double-bit errors. The $E^{2} \mathrm{C}^{2}$ data I/O port sits across the processormemory data bus as shown, and the check bit l/O port connects to the memory check bits. Error flags are provided, and a syndrome I/O port is available. Fabricated using high speed Schottky technology in a 48-pin dual-in-line package, the DP8400 has been designed such that its internal delay times are minimal, maintaining maximum memory performance.


For a 16 -bit word, the DP8400 monitors data between the processor and memory, with its 16 -bit bidirectional data bus connected to the memory data bus. The DP8400 uses an encoding matrix to generate 6 check bits from the 16 bits of data. In a WRITE cycle, the data word and the corresponding check bits are written into memory. When the same location of memory is subsequently read, the $E^{2} C^{2}$ generates 6 new check bits from the memory data and compares them with the 6 check bits read from memory to create 6 syndrome bits. If there is a difference (causing some syndrome bits to go high), then that memory location contains an error and the DP8400 indicates the type of error with 3 error flags. If the error is a single-bit error, the DP8400 will automatically correct it.
The DP8400 is easily expandable to other data configurations. For a 32-bit data bus with 7 check bits, two DP8400s can be used in cascade with no other ICs. Three DP8400s can be used for 48 bits, and four DP8400s for 64 data bits, both with 8 check bits. In all these configurations, single and double-error detection and single-error correction are easy to implement.
When the memory is more unreliable, or better system integrity is preferred, then in any of these configurations, double-error correction can be performed. One approach requires a further memory WRITE-READ cycle using complemented data and check bits from the DP8400. If at least one of the two errors is a hard error, the DP8400 will correct both errors. This implementation requires no more memory check bits or DP8400s than the single-error correct configurations.


#### Abstract

The DP8400 has a separate syndrome I/O bus which can be used for error logging or error management. In addition, the DP8400 can be used in BYTE-WRITE applications (for up to 72 data bits) because it has separate byte controls for the data buffers. In 16 or 32 -bit systems, the DP8400 will generate and check system byte parity, if required, for integrity of the data supplied from or to the processor. There are three latch controls to enable latching of data in various modes and configurations.


## Operational Features

- Fast single and double-error detection
- Fast single-error correction
- Double-error correction after catastrophic failure with no additional ICs or check bits
- Functionally expandable to $100 \%$ double-error correct capability
- Functionally expandable to triple-error detect

■ Directly expandable to 32 bits using 2 DP8400s only
■ Directly expandable to 48 bits using 3 DP8400s only

- Directly expandable to 64 bits using 4 DP8400s only

E Expandable to and beyond 64 bits in fast configuration with extra ICs

- 3 error flags for complete error recording
- 3 latch enable inputs for versatile control
- Byte parity generating and checking
- Separate byte controls for outputting data in BYTEWRITE operation
- Separate syndrome I/O port accessible for error logging and management
- On-chip input and output latches for data bus, check bit bus and syndrome bus
- Diagnostic capability for simulating check bits
- Memory check bit bus, syndrome bus, error flags and internally generated syndromes available on the data bus
- Self-test of $E^{2} C^{2}$ on the memory card under processor control
- Full diagnostic check of memory with the $E^{2} C^{2}$
- Complete memory failure detectable
- Power-on clears data and syndrome input latches


## Timing Features

16-BIT CONFIGURATION
WRITE Time: 35 ns from data-in to check bits valid DETECT Time: 35 ns from data-in to Any Error (AE) flag set CORRECT Time: 70 ns from data-in to correct data out

## 32-BIT CONFIGURATION

WRITE Time: 65 ns from data-in to check bits valid DETECT Time: 60 ns from data-in to Any Error (AE) flag set CORRECT Time: 125 ns from data-in to correct data out

## DP8400 Connection Diagram



Order Number DP8400N-4 or DP8400D-4 See NS Package N48A or D48A

## Pin Definitions See Figure 1 for abbreviations

$\mathbf{V}_{\mathrm{Cc}}, \mathrm{GND}, \mathrm{GND}: 5.0 \mathrm{~V} \pm 5 \%$. The 3 supply pins have been assigned to the center of the package to reduce voltage drops, both $D C$ and $A C$. Also there are two ground pins to reduce the low-level noise. The second ground pin is located two pins from $V_{\mathrm{CC}}$, so that decoupling capacitors can be inserted directly next to these pins. It is important to adequately decouple this device, due to the high switching currents that will occur when all 16 data bits change in the same direction simultaneously. A recommended solution would be a $1 \mu \mathrm{~F}$ multilayer ceramic capacitor in parallel with a low-voltage tantalum capacitor, both connected close to pins 36 and 38 to reduce lead inductance.
DQ0-DQ15: Data I/O port. 16-bit bidirectional data bus which is connected to the input of DILO and DIL1 and the output of DOB0 and DOB1, with DQ8-DQ15 also to CIL.
C0-C6: Check-bit I/O port. 7 -bit bidirectional bus which is connected to the input of the CIL and the output of the COB. COB is enabled whenever M2 is low.

S0-S6: Syndrome I/O port. 7-bit bidirectional bus which is connected to the input of the SIL and the output of the SOB.
DLE: Input data latch enable. When high, DILO and DIL1 outputs follow the input data bus. When low, DILO and DIL1 latch the input data.
CSLE: Input check bit and syndrome latch enable. When high, CIL and SIL follow the input check and syndrome bits. When low, CIL and SIL latch the input check and syndrome bits. If $\overline{\mathrm{OES}}$ is low, SIL remains latched.
$\overline{\text { OLE: }}$ Output latch enable. $\overline{\mathrm{OLE}}$ enables the internally generated data to DOLO, and DOL1, COL and SOL when low, and latches when high.

XP: Multi-expansion, which feeds into a three-level comparator. With XP at 0 V , only 6 or 7 check bits are available for expansion up to 40 bits, allowing byte parity capability. With XP open or at $\mathrm{V}_{\mathrm{CC}}$, expansion beyond 40 bits is possible, but byte parity capability is no longer available. When $X P$ is at $V_{C C}$, CG6 and CG7, the internally generated upper two check bits, are set low. When XP is open, CG6 and CG7 are set to word parity.
BPO (C7): When XP is at 0 V , this pin is byte- 0 parity I/O. In the Normal WRITE mode, BPO receives system byte-0 parity, and in the Normal READ mode outputs system byte-0 parity. When $X P$ is open or at $V_{C C}$, this pin becomes $C 7 / / O$, the eighth check bit for the memory check bits, for 48 -bit expansion and beyond.
BP1 (S7): When XP is at 0 V , this pin is byte-1 parity $1 / \mathrm{O}$. In the Normal WRITE mode, BP1 receives system byte-1 parity, and in the Normal READ mode outputs system byte-1 parity. When XP is open or at $\mathrm{V}_{\mathrm{CC}}$, this pin becomes $\mathrm{S7} / / \mathrm{O}$, the eighth syndrome bit for 48 -bit expansion and beyond.

AE: Any error. In the Normal READ mode, when low, AE indicates no error and when high, indicates that an error has occurred. In any WRITE mode, AE is permanently low.

EO: In the Normal READ mode, EO is high for a single-data error, and low for other conditions. In the Normal WRITE mode, EO becomes $\overline{\text { PEO }}$ and is low if a parity error exists in byte-0 as transmitted from the processor.
E1: In the Normal READ mode, E1 is high for a single-data error or a single check bit error, and low for no error and double-error. In the Normal WRITE mode, E1 becomes PE1 and is low if a parity error exists in byte-1 as transmitted from the processor.
$\overline{\mathrm{OBO}}, \overline{\mathrm{OB1}}:$ Output byte-0 and output byte-1 enables. These inputs, when low, enable DOLO and DOL1 through DOBO and DOB1 onto the data bus pins DQ0-DQ7 and DQ8-DQ15. When $\overline{\mathrm{OB} 0}$ and $\overline{\mathrm{OB1}}$ are high the DOB0, DOB1 outputs are TRI-STATE ${ }^{\oplus}$.
$\overline{\mathrm{OES}}:$ Output enable syndromes. $/ / \mathrm{O}$ control of the syndrome latches. When high, SOB is TRI-STATED and external syndromes pass through the syndrome input latch with CSLE high. When $\overline{O E S}$ is low, SOB is enabled and the generated syndromes appear on the syndrome bus, also CSLE is inhibited internally to SIL.
M0, M1, M2: Mode control inputs. These three controls define the eight major operational modes of the DP8400. Table III depicts the modes.

TRI-STATE ${ }^{\infty}$ is a registered trademark of National Semiconductor Corp.


## SYSTEM WRITE (Figure 2a)

The Normal WRITE mode is mode 0 of Table III. Referring to the block diagram in Figure 9a and the timing diagram of Figure $9 b$, the 16 bits of data from the processor are enabled into the data input latches, DILO and DIL1, when the input data latch enable (DLE) is high. When this goes low, the input data is latched. The check bit generator (CG) then produces 6 parity bits, called check bits. Each parity bit monitors different combinations of the input data-bits. In the 16-bit configuration, assuming no syndrome bits are being fed in from the syndrome bus into the syndrome input latch, the 6 check bits enter the check bit output latch (COL), when the output latch enable OLE is low, and are latched in when OLE goes high. Whenever M2 (READ/ WRITE) is low, the check bit output buffer COB always enables the COL contents onto the external check bit bus. Also the data error decoder (DED) is inhibited during $\overline{\text { WRITE }}$ so no correction can take place. Data output latches DOLO and DOL1, when enabled with OLE, will therefore see the contents of DILO and DIL1. If valid
system data is still on the data bus, a memory WRITE will write to memory the data on the data bus and the check bits output from COB. If the system has vacated the data bus, output enables ( $\overline{\mathrm{OBO}}$ and $\overline{\mathrm{OB1}})$ must be set low so that the original data word with its 6 check bits can be written to memory.

## SYSTEM READ

There are two methods of reading data: the error monitoring method (Figure 2b), and the always correct method (Figure 2c). Both require fast error detection, and the second, fast correction. With the first method, the memory data is only monitored by the $E^{2} C^{2}$, and is assumed to be correct. If there is an error, the Any Error flag (AE) goes high, requiring further action from the system to correct the data. With the always correct method, the memory data is assumed to be possibly in error. Memory data is removed and the corrected, or already correct, data is output from the $\mathrm{E}^{2} \mathrm{C}^{2}$ by enabling $\overline{\mathrm{OB1}}$ and $\overline{\mathrm{OBO}}$. To detect an error (referring to Figures 10a and 10b) first DLE and CSLE


FIGURE 2a. Normal WRITE Mode with $\mathrm{E}^{2} \mathrm{C}^{2}$


FIGURE 2b. Normal READ Mode, Error Monitoring Method with $\mathrm{E}^{\mathbf{2}} \mathrm{C}^{\mathbf{2}}$


FIGURE 2c. Normal READ Mode, Always Correct Method with $\mathrm{E}^{2} \mathrm{C}^{2}$
go high to enter data bits and check bits from memory into DILO, DOL1 and CIL. The 6 check bits generated in CG from DIL0 and DOL1 are then compared with CIL to generate syndromes on the internal syndrome bus (SG). Any bit or bits of SG that go high indicate an error to the error encoder (EE).
If data correction is required $\overline{\mathrm{OB0}}$ and $\overline{\mathrm{OB1}}$ must be set low (after memory data has been disabled) to enable data output buffers DOB0 and DOB1. The location of any data bit error is determined by the data error decoder (DED), from the syndrome bits. The bit in error is complemented in the DOL for correction. The other 15 bits from DED pass the DIL contents directly to the DOL, so that DOL now contains corrected data.

## ERROR DETERMINATION

The three error flags, for a 16 -bit example, are decoded from the internally generated syndromes as shown in Figure 3. First, if any error has occurred, the generated check bits will be different from the memory check bits, causing some of the syndrome bits to go high. By OR-ing the syndrome bits, the output will be an indication of any error.

If there is a single-data error, then (from the matrix in Table IV) it can be seen that any data error causes either 3 or 5 syndrome bits to go high. 16 AND gates decode which bit is in error and the bit in error is XOR-ed with the corresponding bit of the DIL to correct it, whereas the other 15 decoder outputs are low, causing the corresponding 15 bits in DIL to transfer to DOL directly. DOL now contains corrected data. The 16 AND gate outputs are OR-ed together causing E0 to go high, so that E0 is the single-dataerror indication. If the error is a double-error, then either 2,


FIGURE 3. Error Encoder

4 or 6 of the syndrome bits will be high. The syndromes for two errors (including one or two check bit errors) are the two sets of syndromes for each individual error bit, XOR-ed together. By performing a parity check on the syndrome bits, flag E1 will indicate even/odd parity. If there is still an error, but it is not one of these errors, then it is a detectable triple-bit error. Some triple-bit errors are not detectable as such and may be interpreted as single-bit errors and falsely corrected as single-data errors. This is true for all standard ECC circuits using a Modified Hamming-code matrix. The DP8400 is capable, with its Rotational Syndrome Word Generator matrix, of determining all triple-bit errors using twice as many DP8400s and twice as many check bits.

## ERROR FLAGS

Three error flags are provided to allow full error determination. Table I shows the error flag outputs for the different error types in Normal READ mode. If there is an error, then ANY ERROR will go high, at a time $\mathrm{t}_{\text {DEV }}$ (Figure 10b) after data and check bits are presented to the DP8400. The other two error flags E0 and E1 become valid $t_{\text {DEO }}$ and $t_{D E 1}$ later.

The error flags differentiate between no error single check bit error, single data-bit error, double-bit error. Because the DP8400 can correct double errors, it is important to know that two errors have occurred, and not just a multiple-error indication. The error flags will remain valid as long as DLE and CSLE are low, or if DLE is high, and data and check bits remain valid.

## BYTE PARITY SUPPORT

Some systems require extra integrity for transmission of data between the different cards. To achieve this, individual byte parity bits are transmitted with the data bits in both directions. The DP8400 offers byte parity support for up to 40 data bits. If the processor generates byte parity when transferring information to the memory, during the WRITE cycle, then each byte parity bit can be connected to the corresponding byte parity I/O pin on the DP8400, either BP0 or BP1. The DP8400 develops its own internal byte parity bits from the two bytes of data from the processor, and compares them with BP0 and BP1 using an exclusiveOR for both parities. The output of each exclusive-OR is fed to the error flags E0 and E1 as PE0 and PE1, so that a byte parity error forces its respective error flag low, as in Table II. These flags are only valid for the Normal WRITE (mode 0 ) and XP at OV. The DP8400 checks and generates even byte parity.

When transferring information from the memory to the processor, the DP8400 receives the memory data, and outputs the corresponding byte parity bits on BPO and BP1 to the processor. The processor block can then check data integrity with its own byte parity generator. If in fact memory data was in error, the DP8400 derives BP0 and BP1 from the memory input data, and not the corrected data, so when corrected data is output from the DP8400, the processor will detect a byte parity error.

If correct byte parity is' required, transfer of corrected output data in the DOL to DIL will result in correct byte parity at BP0 and BP1. This can be part of a normal memory reWRITE cycle once an error has occurred.

TABLE I. ERROR FLAGS AFTER NORMAL READ (MODE 4)

TABLE II. ERROR FLAGS AFTER NORMAL WRITE (MODE 0)

| AE | E1 | E0 | Error Type |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | No error |
| 1 | 1 | 0 | Single check bit error |
| 1 | 1 | 1 | Single-data error |
| 1 | 0 | 0 | Double-bit error |
| All Others |  |  |  |


| $\mathbf{A E}$ | $\mathrm{E} 1(\overline{\mathrm{PE}})$ | $\mathrm{E0}(\overline{\mathrm{PEO}})$ | Error Type |
| :---: | :---: | :---: | :--- |
| 0 | 1 | 1 | No parity error |
| 0 | 1 | 0 | Parity error, byte 0 |
| 0 | 0 | 1 | Parity error, byte 1 |
| 0 | 0 | 0 | Parity error, bytes 0,1 |

TABLE III. DP8400 MODES OF OPERATION

| Mode | $\begin{gathered} \text { M2 } \\ \text { (R/W) } \end{gathered}$ | M1 | M0 | $\overline{\text { OES }}$ | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | X | Normal WRITE $\mathrm{DIL} \rightarrow \mathrm{DOL}, \mathrm{CG} \rightarrow \mathrm{COL} \rightarrow \mathrm{COB}$ |
| 1 | 0 | 0 | 1 | X | $\begin{aligned} & \text { Complement WRITE } \\ & \overline{\mathrm{DIL}} \rightarrow \mathrm{DOL}, \overline{\mathrm{CIL}} \rightarrow \mathrm{COL} \rightarrow \mathrm{COB} \end{aligned}$ |
| 2 | 0 | 1 | 0 | X | Diagnostic WRITE, DLE inhibited DQ8-DQ15 $\oplus \mathrm{CG} \rightarrow \mathrm{SOL} \rightarrow \mathrm{SOB}$ $\mathrm{DQ} 8-\mathrm{DQ} 15 \rightarrow \mathrm{CIL} \rightarrow \mathrm{COL} \rightarrow \mathrm{COB}$ |
| 3 | 0 | 1 | 1 | X | Complement data-only WRITE $\overline{\mathrm{DIL}} \rightarrow \mathrm{DOL}$, <br> $(\mathrm{CGO}, 1,4,5, \overline{\mathrm{CG} 2}, \overline{\mathrm{CG} 3}) \rightarrow \mathrm{COL} \rightarrow \mathrm{COB}$ |
| 4 | 1 | 0 | 0 | X | Normal READ <br> $\mathrm{DIL} \oplus \mathrm{DE} \rightarrow \mathrm{DOL}, \mathrm{CIL} \rightarrow \mathrm{COL}$ |
| 5 | 1 | 0 | 1 | X | Complement READ <br> $\overline{\mathrm{DIL}} \oplus \mathrm{DE} \rightarrow \mathrm{DOL}, \overline{\mathrm{CIL}} \rightarrow \mathrm{COL}$ |
| 6A | 1 | 1 | 0 | 0 | READ generated syndromes, check bit bus, error flags, SG0-SG6 $\rightarrow$ DQ0-DQ6, CILO-CIL6 $\rightarrow$ DQ8-DQ14, E1 $\rightarrow$ DQ7, E0 $\rightarrow$ DQ15 |
| 6B | 1 | 1 | 0 | 1 | READ syndrome bus, check bit bus, error flags, SIL0-SIL6 $\rightarrow$ DQ0-DQ6, CILO-CIL6 $\rightarrow$ DQ8-DQ14, E1 $\rightarrow$ DQ7, E0 $\rightarrow$ DQ15 |
| 7A | 1 | 1 | 1 | 0 | Generated syndromes replace with zero $0 \rightarrow$ SIL $\rightarrow$ SG, CIL $\rightarrow$ COL, $\mathrm{DIL} \oplus \mathrm{DE} \rightarrow \mathrm{DOL}$ |
| 7B | 1 | 1 | 1 | 1 | Generated syndromes replace $\mathrm{SIL} \rightarrow \mathrm{SG}, \mathrm{CIL} \rightarrow \mathrm{COL}, \mathrm{DIL} \oplus \mathrm{DE} \rightarrow \mathrm{DOL}$ |

TABLE IV. DATA-IN TO CHECK BIT GENERATE, OR DATA BIT ERROR TO SYNDROME-GENERATE MATRIX (16-BIT CONFIGURATION)


HEXADECIMAL EQUIVALENT
OF SYNDROME BITS

[^40]
## MODES OF OPERATION

There are three mode-control pins, M2, M1 and M0, offering 8 major modes of operation, according to Table III.
M2 is the READ/ $\overline{W R I T E}$ control. In normal operation, mode 0 is Normal WRITE and mode 4 is Normal READ. By clamping M0 and M1 low, and setting M2 low during WRITE and high during READ, the DP8400 is very easy to use for normal operation. The other modes will be covered in later sections.

## 16-Bit Configuration

The first two rows on top of the check bit generate matrix (Table IV) indicate the data position of DQ0 to DQ15. The left side of the matrix, listed 0 to 5 , corresponds to syndromes S 0 to S 5 . S 0 is the least significant syndrome bit. There are two rows of hexadecimal numbers below the matrix. They are the hex equivalent of the syndrome patterns. For example, syndrome pattern in the first column of the matrix is 001011 . Its least significant four bits (0010) equal hexadecimal 4 , and the remaining two bits (11) equal hexadecimal 3.
Check bit generation is done by selecting different combinations of data bits and generating parities from them. Each row of the check bit generate matrix corresponds to the generation of a check bit numbered on the right hand side of the matrix, and the ones in that row indicate the selection of data bits.
The following are the check bit generate equations for 16-bit wide data words:

```
CG0 = DQ2 }\oplus\textrm{DQ3}\oplus\textrm{DQ4}\oplus\textrm{DQ}5\oplus\textrm{DQ6}\oplus\textrm{DQ7}\oplus\textrm{DQ9}
    DQ10 \oplus DQ11 }\oplus\mathrm{ DQ13 }\oplus\mathrm{ DQ14 }\oplus\mathrm{ DQ15
CG1 = DQ3 \oplus DQ6 \oplus DQ8 \oplus DQ9 }\oplus\textrm{DQ11}\oplus\textrm{DQ13}
    DQ14 \oplus DQ15
*CG2 = DQ0 \oplus DQ3 \oplus DQ4 \oplus DQ8 \oplus DQ10 \oplus DQ12 }
    DQ13 }\oplus\mathrm{ DQ14 }\oplus\mathrm{ DQ15 }\oplus
*CG3 = DQ1 }\oplus\textrm{DQ2 }\oplus\textrm{DQ7}\oplus\textrm{DQ8}\oplus\textrm{DQ9}\oplus\textrm{DQ10}\oplus\textrm{DQ12
    \oplusDQ14 \oplus DQ15 }\oplus
CG4 = DQ0 }\oplus\textrm{DQ}1\oplus\textrm{DQ}5\oplus\textrm{DQ} \oplus \oplus\textrm{DQ8}\oplus\textrm{DQ11}\oplus\textrm{DQ13
    \oplus DQ15
CG5 = DQ0 \oplus DQ1 }\oplus\textrm{DQ2}\oplus\textrm{DQ4}\oplus\textrm{DQ5}\oplus\textrm{DQ6}\oplus\textrm{DQ8}
    DQ12 }\oplus\mathrm{ DQ13 }\oplus\mathrm{ DQ14
*CG2 and CG3 are odd parities.
```

The following error map (Table V) depicts the relationship between all possible error conditions and their associated syndrome patterns. For example, if a syndrome pattern is SO $-5=111101$, data bit 14 is in error.

Figure 4 shows how to connect one DP8400 in a 16-bit configuration, in order to detect and correct single or double-
bit errors. For a Normal WRITE, processor data is presented to the DP8400, where it is fed through DIL0 and DIL1 to the check bit generator. This generates 6 parity bits from different combinations of data bits, according to Table IV. The numbers in the row below the table are the hexadecimal equivalent of the column bits (with bits 6, 7 low). A ' 1 ' in any row indicates that the data bit in that column is connected to the parity generator for that row. For example, check bit 1 generates parity from data bits $3,6,8$, $9,11,13,14$, and 15.

Check bits $0,1,4,5$, and 6 generate even parity, and check bits 2 and 3 generate odd parity. This is done to insure that a total memory failure is detected. If all check bits were even parity, then all zeros in the data word would generate all check bits zero and a total memory failure would not be detected when a memory READ was performed. Now all-zero-data bits produce C2 and C3 high and a total memory failure will be detected. When reading back from the same location, the memory data bits (possibly in error) are fed to the same check bit generator, where they are compared to the memory check bits (also possibly in error) using 6 exclusive-OR gates. The outputs of the XORs are the syndrome bits, and these can be determined according to Table IV for one data bit error. For example, an error in bit 2 will produce the syndrome word 101001 (for S5 to S0 respectively). The syndrome word is decoded by the error encoder to the error flags, and the data-error decoder to correct a single data bit error. Assuming the memory data has been latched in the DIL, by making DLE go low, memory data can be disabled. Then by setting $\overline{O B O}$ and $\overline{\mathrm{OB} 1}$ low, corrected data will appear on the data bus. The syndromes are available as outputs on pins $\mathrm{SO}-5$ when $\overline{\mathrm{OES}}$ is low. It is also possible to feed in syndromes to SIL when $\overline{O E S}$ is high and CSLE goes high. This can be useful when using the Error Management Unit shown in Figure 4. C6 and S6 are not used for 16 bits. It is safe therefore to make C6 appear low, through a $2.7 \mathrm{k} \Omega$ resistor to ground. The same applies for S 6 if syndromes are input to the DP8400. If $\overline{O E S}$ is permanently low, S 6 may be left open.

Any 16-bit memory correct system using the DP8400 without syndrome inputs must keep the $\overline{O E S}$ pin grounded, then all the syndrome I/O pins may be left open. The reason for this is that the DP8400 resets the syndrome input latch at power up. If the $\overline{O E S}$ pin is grounded, the syndrome input latch will remain reset for normal operations.
The parameter $\mathrm{t}_{\mathrm{NMR}}$ (see Figure 10b), new mode recognized time, is measured from M2 (changing from READ to WRITE) to the valid check bits appearing on the check bit bus, provided the $\overline{\text { OLE }}$ was held low.

TABLE V. SYNDROME DECODE TO BIT IN ERROR FOR 16-BIT DATA WORD

| Syndrome Bits |  | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
|  |  | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
|  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| S5 S4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 00 |  | NE | C0 | C1 | D | C2 | D | D | 3 | C3 | D | D | 9 | D | 10 | T | D |
| 0 | 1 | C4 | D | D | 11 | D | T | T | D | D | 7 | T | D | T | D | D | 15 |
|  | 0 | C5 | D | D | 6 | D | 4 | T | D | D | 2 | T | D | 12 | D | D | 14 |
| 1 | 1 | D | 5 | T | D | 0 | D | D | 13 | 1 | D | D | T | D | T | 8 | D |

$N E=$ no error $\quad C n=$ check bit $n$ in error $\quad T=$ three errors detected
Number $=$ single data bit in error $\quad D=$ two bits in error


FIGURE 4. 16-Bit Configuration Using One DP8400


FIGURE 5. 32-Bit Error Detection and Correction

The parameter $\mathrm{t}_{\mathrm{MCR}}$ (see Figure 10 b ), mode change recognized time, is measured from M2 (changing from WRITE to READ) when both E1 and E2 become invalid. This is required when a memory correcting system employs the DP8400 with byte parity checking. The E1 and E2 pins flag the byte parity error in a memory WRITE cycle. When the DP8400 switches to a subsequent memory READ cycle, it requires $\mathrm{t}_{\mathrm{MCR}}$ for E1 and E2 to be switched to flag any READ error(s).

## EXPANDED OPERATION

## 32-Bit Configuration

Figure 5 shows how to connect two DP8400s in cascade to detect single and double-bit errors, and to correct singledata errors. The same circuit will also correct double-bit errors once a double-error has been detected, provided at least one error is a hard error. The lower chip L is in effect a slave to the higher chip H , which controls the memory check bits and error reporting. The check bit bus of $L$ is reordered and connected to the syndrome bus of H , as shown in Figure 5.
In a Normal WRITE mode, referring to Figures 13a, 13b, and $13 c$, the 6 check bits generated from the lower 16 bits (CGL) are transferred via the COL to the COB of L , provided $\overline{O L E}$ is high and $\mathrm{M} 2(\mathrm{R} / \overline{\mathrm{W}})$ of L is low. These partial check bits from $L$ then appear at SIL of H , so that with CSLE high, they combine with the 6 check bits generated in H with an overlap of one bit, to produce 7 check bits. With M2 (R/W) of H low, these 7 check bits are output from COB to memory.

A READ cycle may consist of DETECT ONLY or DETECT THEN CORRECT, depending on the system approach. In both approaches, L writes its partial check bits, CGL, to H as in WRITE mode. H develops the syndrome bits from CGL, CGH and the 7 check bits read from memory in CIL. H then outputs from its error encoder (EE) if there is an error. If corrected data is required, H already knows if it has a single-data error from its syndrome bits, but if not, it must transfer partial syndromes back to L. These partial syndromes PSH, (CGH XOR-ed with CIL), are stored in SOL of H. L must therefore change modes from WRITE to READ, while H outputs the partial syndromes from its SOB by setting $\overline{\mathrm{OES}}$ low. The partial syndromes are fed into CIL of $L$ and XOR-ed with CGL to produce syndrome bits at SGL. The data error decoder, DED, then corrects the error in L. The DED of H will' already have corrected an error in the higher 16 bits. Only one errorin 32 bits can be corrected as a single-data error, the chip with noerror does not change the contents of its DIL when it is enabled in DOL. Table VI shows the 3 error flags of H , which become valid during the DETECT cycle. EO of L becomes valid during the CORRECT cycle, so that the 4 flags provide complete error reporting.

TABLE VI. ERROR FLAGS AFTER NORMAL READ (32-BIT CONFIGURATION)

| AE (H) | E1 (H) | E0 (H) | E0 (L)* | Error Type |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | No error |
| 1 | 1 | 0 | 0 | Single-check bit error |
| 1 | 1 | 1 | 0 | Single-data bit error (H) |
| 1 | 1 | 0 | 1 | Single-data bit error (L) |
| 1 | 0 | 0 | 0 | Double-bit error |
| All Others |  |  |  |  |

*EO (L) is valid after transfer of partial syndromes from higher to lower
Equations for 32-bit expansion:
$t_{\text {DCB32 }}=t_{\text {DCB16 }}+t_{\text {SCB16 }}$
$t_{\text {DEV32 }}=t_{\text {DCB16 }}+t_{\text {SEV } 16}$
$t_{D C D 32}$ (High Chip) $=t_{D C B 16}+t_{S C D 16}$
$t_{D C D 32}$ (Low Chip) $=t_{\text {DCB16 }}+t_{B R}{ }^{*}+t_{\text {CCD16 }}$
${ }^{*} \mathrm{t}_{\mathrm{BR}}$ : Bus reversing time (25 ns)

## 32-Bit Matrix

Table VII shows a 32-bit matrix using two DP8400s in cascade as in Figure 5. This is one of 12 matrices that work for 32 bits. The matrix for bits 0 to 15 (lower chip) is the matrix of Table IV for 16 -bit configuration, with row 6 always ' 0 '. The matrix for bits 16 to 31 (higher chip) uses the same row combinations but interchanged, for example, the 3rd row (row 2) of $L$ matrix is the same as the 6th row (row 5) of the H matrix. This means row 5 of H is in fact check bit 2 of H . Thus, the 6 th row (row 5) combines generated check bit 5 (CG5) of $L$ and generated check bit 2 of H . Check bit 5 of $L$ therefore connects to the syndrome bit 2 (CG2) of H , and the composite generated check bit is written to check bit 2 of memory. Thus C2 performs a parity check on bits $0,1,2$, $4,5,6,8,12,13,14$, of $L$, and bits 16, 19, 20, 24, 26, 28, 29, 30, 31, of H. CG2 and CG3 generate odd parity, so that CG5 of L generates even parity which combines with CG2 of H generating odd parity. CG3 of $L$ and CG3 of $H$ both generate odd parity causing C3 to memory to represent even parity. Only 6 check bits are generated in each chip, the 7th (CG6) is always zero with XP grounded. Thus CG6 of $L$ combines with CGO of $H$ so that C0 to memory is the parity of bits $18,19,20,21,22,23,25,26,27,29,30,31$. Similarly C6 to memory is only CG2 of L. The 7 composite generated check bits of H can now be written to memory.

When reading data and check bits from memory, CG6CG0 of L are combined with CG6-CG0 of H in the same combination as WRITE. Memory check bits are fed into $\mathrm{C} 6-\mathrm{C} 0$ of H and compared with the 7 combined parity bits

TABLE VII. DATA BIT ERROR TO SYNDROME-GENERATE MATRIX (32-BIT CONFIGURATION)

SYNDROMES


[^41]
## TABLE VIII. CHECK BIT PORT TO SYNDROME PORT INTERCONNECTIONS FOR EXPANSION TO 32 BITS

|  |  | L | L | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~S} \end{aligned}$ | H C |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Syndrome I/O to Management | S0 | 0 | 0 | 1 | 1 | C0 | Check Bit I/O to Memory |
|  | S1 | 1 | 1 | 5 | 5 | C1 |  |
|  | S2 | 2 | 2 | 6 | 6 | C2 |  |
|  | S3 | 3 | 3 | 3 | 3 | C3 |  |
|  | S4 | 4 | 4 | 4 | 4 | C4 |  |
|  | S5 | 5 | 5 | 2 | 2 | C5 |  |
|  | S6 | 6 | 6 | 0 | 0 | C6 |  |

TABLE IX. SYNDROME DECODE TO BIT IN ERROR FOR 32-BIT DATA WORD

| Syndrome Bits |  | $\begin{aligned} & \text { S0 } \\ & \text { S1 } \\ & \text { S2 } \\ & \text { S3 } \end{aligned}$ | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0001 | 1001 | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | 0011 | 1011 | 0111 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 |  | 1 | 1 | 0 | 0 | 1 | 1 |  |  |  |  |  |  |  |  |
|  |  | 0 |  | 0 | 0 | 1 | 1 | 1 | 1 |  |  |  |  |  |  |  |  |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |  |
| S6 | S5 |  | S4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 |  | 0 | NE | C0 | C1 | D | C2 | D | D | 3 | C3 | D | D | 9 | D | 10 | T | D |
| 0 | 0 | 1 | C4 | D | D | 11 | D | T | T | D | D | 7 | 17 | D | T | D | D | 15 |
| 0 | 1 | 0 | C5 | D | D | 6 | D | 4 | T | D | D | 2 | 28 | D | 12 | D | D | 14 |
| 0 | 1 | 1 | D | 5 | 16 | D | 0 | D | D | 13 | 1 | D | D | 24 | D | T | 8 | D |
| 1 | 0 | 0 | C6 | D | D | 22 | D | T | T | D | D | 25 | 18 | D | T | D | D | T |
| 1 | 0 | 1 | D | 27 | 21 | D | T | D | D | T | 23 | D | D | T | D | T | T | D |
| 1 | 1 | 0 | D | 19 | 20 | D | T | D | D | T | 26 | D | D | 30 | D | T | T | D |
| 1 | 1 | 1 | T | D | D | 29 | D | T | T | D | D | 31 | T | D | T | D | D | T |

NE = no error
Number $=$ single data bit in error
$\mathrm{Cn}=$ check bit n in error $\quad \mathrm{T}=$ three errors detected
$D=$ two bits in error
in H , to produce 7 syndrome bits $\mathrm{S6}-\mathrm{S} 0$. H can now determine if there is any error, and if it has a single-data error, it can locate it and correct it without transferring partial syndromes to L . As an example of a DETECT cycle, CG5 of L combines with CG2 of H and is compared in H with memory check bit 2.

If $L$ is now set to mode 4, Normal READ, and $\overline{O E S}$ of $H$ is set low, the partial syndromes of H (CG6-CG0 of HXOR-ed with C6-C0 of H) are transferred and shifted to L. L receives these partial syndromes ( $\mathrm{S} 6-\mathrm{SO}$ of H ) as check bit inputs C2, C1, C4, C3, C5, C0, C6 respectively, and compares them with CG6-CG0 respectively, to produce syndrome bits S6-S0. L now decodes these syndromes to correct any single-data error in data bits 0 to 15 . For example, partial syndrome bit 2 of H combines with generated check bit 5 of $L$ to produce syndrome bit 5 in L . An error in data bit 10 will create syndrome bits in $L$ as 0001101 from S6-SO, and these will appear on S6-SO of L with OES low. An error in $H$ will appear as per the $H$ matrix. For example, an error in bit 16 will cause S6-S0 of $L$ to be 0110010.

If $\overline{O E S}$ of $L$ is set low, this syndrome combination appears on pins S 6 to S 0 . For errors in bits 0 to 15, the syndrome outputs will be according to Table VII. For errors in bits 16 to 31 , the syndrome outputs from $L$ will still be according to Table VII due to the shifting of partial syndrome bits from $H$ to $L$. The syndrome outputs from $L$ are unique for each of the possible 32 bits in error.

If there is a check bit error, only one syndrome bit will be high. For example, if C 5 is in error, then S 1 of L will be high. For double-errors, an even number of syndrome bits will be high, derived from XOR-ing the two single-bit error syndromes. As mentioned previously, this is only one of the 12 approaches to connecting two chips for 32 bits, 6 of which are mirror images.

Table VIII depicts the exact connection for 32-bit expansion. LS equals syndrome bits of L. LC equals check bits of L. HS equals syndrome bits of $\mathrm{H} . \mathrm{HC}$ equals check bits of $H$. Syndrome bits $S 0$ to $S 6$ of $L$ are connected to system syndrome bits S0 to S6. LC and HS columns are lined together showing the check bit port of L connected to the syndrome port of H in the exact sequence as shown in Table VIII. For example, check bit CO of L is connected to the syndrome bit S 1 of H , and check bit C 6 of L is connected to the syndrome bit SO of H . Check bits of H are connected to the system check bits in the order shown. Check bit C 1 of H is connected to the system check bit C 0 .

## Expansion for Data Words Requiring 8 Check Bits

For 16-bit and 32-bit configurations, XP is set permanently low. In 48-bit or 64-bit configurations, $X P$ is either set permanently to $\mathrm{V}_{\mathrm{CC}}$ or left open, according to Table X , to provide 8 check bits and syndrome bits.

TABLE X. XP: EXPANSION STATUS

| $X P$ | Status | Data Bus |
| :---: | :--- | :---: |
| 0 V | BPO and BP1 are byte parity I/O <br> CG6 $=0$ | $<40$ Bits |
| Open | No byte parity I/O, <br> CG6 and CG7 $=$ word parity | $\geq 40$ Bits |
| $\mathrm{V}_{\mathrm{CC}}$ | No byte parity I/O, <br> CG6 and CG7 $=0$ | $\geq 40$ Bits |

## 48-Bit Expansion

Three DP8400s are required for 48 bits, with the higher chip using all 8 of its check bits to the memory. No byte parity is available for 48 or 64 bits. XP of all three chips must be at $\mathrm{V}_{\mathrm{Cc}}$. The three chips are connected in cascade

## TABLE XI. CHECK BIT PORT TO SYNDROME PORT INTERCONNECTIONS FOR EXPANSION TO 48 BITS

|  |  | $\stackrel{L L}{S}$ | $\begin{gathered} \text { LL } \\ C \end{gathered}$ | $\begin{gathered} \text { LH } \\ \mathrm{S} \end{gathered}$ | $\begin{aligned} & \text { LH } \\ & \text { C } \end{aligned}$ | $\begin{gathered} \mathrm{HL} \\ \mathrm{~S} \end{gathered}$ | $\begin{gathered} \mathrm{HL} \\ \mathrm{C} \end{gathered}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Syndrome I/O to Management | S0 | 0 | 0 | 1 | 1 | 6 | 6 | CO | Check Bit I/O to Memory |
|  | S1 | 1 | 1 | 5 | 5 | 1 | 1 | C1 |  |
|  | S2 | 2 | 2 | 6 | 6 | 4 | 4 | C2 |  |
|  | S3 | 3 | 3 | 3 | 3 | 7 | 7 | C3 |  |
|  | S4 | 4 | 4 | 4 | 4 | 2 | 2 | C4 |  |
|  | S5 | 5 | 5 | 2 | 2 | 3 | 3 | C5 |  |
|  | S6 | 6 | 6 | 0 | 0 | 5 | 5 | C6 |  |
|  | S7 | 7 | 7 | 7 | 7 | 0 | 0 | C7 |  |

For example: S 0 of LL is connected to system syndrome $\mathrm{S} 0 . \mathrm{C} 0$ of LL is connected to S 1 of LH. C1 of LH is connected to S 6 of HL . C6 of HL is connected to system check bit C0.

TABLE XII. SYNDROME DECODE TO BIT IN ERROR FOR 48-BIT DATA WORD

| Syndrome Bits | SO | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | S1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
|  | S2 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
|  | S3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| S7 S6 S5 S4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 000 | 0 | NE | C0 | C1 | D | C2 | D | D | 3 | C3 | D | D | 9 | D | 10 | T | D |
| 000 | 1 | C4 | D | D | 11 | D | T | T | D | D | 7 | 17 | D | T | D | D | 15 |
| $0 \quad 0 \quad 1$ | 0 | C5 | D | D | 6 | D | 4 | T | D | D | 2 | 28 | D | 12 | D | D | 14 |
| $0 \quad 0 \quad 1$ | 1 | D | 5 | 16 | D | 0 | D | D | 13 | 1 | D | D | 24 | D | T | 8 | D |
| 010 | 0 | C6 | D | D | 22 | D | T | T | D | D | 25 | 18 | D | T | D | D | T |
| 010 | 1 | D | 27 | 21 | D | 32 | D | D | T | 23 | D | D | T | D | T | T | D |
| $0 \quad 11$ | 0 | D | 19 | 20 | D | 33 | D | D | T | 26 | D | D | 30 | D | T | T | D |
| $\begin{array}{lll}0 & 1 & 1\end{array}$ | 1 | 44 | D | D | 29 | D | T | 40 | D | D | 31 | T | D | T | D | D | T |
| 100 | 0 | C7 | D | D | T | D | T | 43 | D | D | T | T | D | T | D | D | T |
| 100 | 1 | D | T | 35 | D | T | D | D | T | T | D | D | T | D | T | T | D |
| 1001 | 0 | D | T | 41 | D | 39 | D | D | T | T | D | D | T | D | T | T | D |
| 101 | 1 | 42 | D | D | T | D | T | 47 | D | D | T | T | D | T | D | D | T |
| 110 | 0 | D | T | 38 | D | 37 | D | D | T | T | D | D | T | D | T | T | D |
| 110 | 1 | 36 | D | D | T | D | T | 45 | D | D | T | T | D | T | D | D | T |
| 111 | 0 | 34 | D | D | T | D | T | T | D | D | T | T | D | T | D | D | T |
| 111 | 1 | D | T | 46 | D | T | D | D | T | T | D | D | T | D | T | T | D |

$\mathrm{NE}=$ no error Number $=$ single data bit in error $\quad D=$ two bits in error
as in Figure 6, but with the HH chip removed. The error flags are as Table XV, but with $A E(H H)$ and $E_{1}(\mathrm{HH})$ becoming $A E(H L)$ and $E 1(H L)$, and $E 0(H H)$ removed.

## 48-Bit Matrix

The matrix for 48 bits is that for 64 bits shown (in Table XVI) but only using bits 0 to 47 . This is one of many matrices for 48 -bit expansion using the basic 16 -bit matrix. The matrix shown uses 2 zeroes for CG6 and CG7, for all three chips, with XP set to $V_{C c}$. Other matrices may use CG6 and CG7 as word parity with XP open.

## 64-Bit Expansion

There are two basic methods of expansion to 64 bits, both requiring 8 check bits to memory, and four DP8400s. One is the cascade method of Figure 6, requiring no extra ICs. With this method partial check bits have to be transferred through three chips in the WRITE or DETECT mode, and partial syndrome bits transferred back through three chips in CORRECT mode. This method is similar to Figure 5, 32-bit approach. The connections between the
check bit bus and syndrome bus for each of the chip pairs are shown in Table XIII.

The error flags of HH are valid during the DETECT cycle as in Table XV, and the other error flags are valid during the CORRECT cycle.

A faster method of 64-bit expansion shown in Figure 7 requires a few extra ICs, but can WRITE in 57 ns , DETECT in 57 ns or DETECT THEN CORRECT in 116 ns . In the WRITE mode, all four sets of check bits are combined externally in the 8745280 parity generators. These generate 8 composite check bits from the system data, which are then enabled to memory. In the DETECT mode, again 8 composite check bits are generated, from the memory data this time, and comparēd with the memory check bits to produce 8 external syndrome bits. These syndrome bits may be OR-ed to determine if there is any error. By making the 74S280 outputs SYNDROMES, then any bit low causes the 74S30 NAND gate to go high, giving any error indication. To correct the error, these syndrome bits are fed re-ordered into SIL of each DP8400 now set to mode 7B. This enables the syndromes directly to SG and then

DED of each chip. One chip will output corrected data, while the other three output non-modified data (but still correct).

Equations for fast 64-bit expansion:

$$
\begin{aligned}
t_{\mathrm{DCB64}}= & t_{\mathrm{DCB} 16}+t_{\mathrm{pd}}(74 \mathrm{~S} 280)+t_{\mathrm{pd}}(74 \mathrm{~S} 240) \\
t_{\mathrm{DEV} 64}= & t_{\mathrm{DCB16}}+t_{\mathrm{pd}}(74 \mathrm{~S} 280)+t_{\mathrm{pd}}(74 \mathrm{~S} 30) \\
\mathrm{t}_{\mathrm{DCD64}}= & \mathrm{t}_{\mathrm{DCB16}}+\mathrm{t}_{\mathrm{pd}}(74 \mathrm{~S} 280)+\mathrm{t}_{\mathrm{pd}}(74 \mathrm{ALS} 33) \\
& \left.+\mathrm{t}_{\mathrm{SCD}}\right)
\end{aligned}
$$

## 64-Bit Matrix

With the 64-bit matrix shown in Table XVI, it is necessary to set at least one chip with CG6, CG7 non-zero. The highest chip, connected to data bits 48 to 63, has XP set open, so that its CG6 and CG7 are word parity. The syndrome word of the highest chip will now have either 5 or 7 syndrome bits high, but inside the chip CG6 and CG7 remove two of these in a READ so that the chip sees the normal 3 or 5 syndrome bits.

TABLE XIII. CHECK BIT PORT TO SYNDROME PORT INTERCONNECTIONS FOR EXPANSION TO 64 BITS

|  |  | $\begin{gathered} \mathrm{LL} \\ \mathrm{~S} \end{gathered}$ | $\begin{gathered} \mathrm{LL} \\ \mathrm{C} \end{gathered}$ | $\begin{gathered} \mathrm{LH} \\ \mathrm{~S} \end{gathered}$ | $\begin{aligned} & \mathrm{LH} \\ & \mathrm{C} \end{aligned}$ | $\begin{gathered} \mathrm{HL} \\ \mathrm{~S} \end{gathered}$ | $\begin{gathered} \mathrm{HL} \\ \mathrm{C} \end{gathered}$ | $\begin{gathered} \mathrm{HH} \\ \mathrm{~S} \end{gathered}$ | $\begin{gathered} \mathrm{HH} \\ \mathrm{C} \end{gathered}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Syndrome I/O to Management | S0 | 0 | 0 | 1 | 1 | 6 | 6 | 7 | 7 | C0 | Check Bit I/O to Memory |
|  | S1 | 1 | 1 | 5 | 5 | 1 | 1 | 0 | 0 | C1 |  |
|  | S2 | 2 | 2 | 6 | 6 | 4 | 4 | 1 | 1 | C2 |  |
|  | S3 | 3 | 3 | 3 | 3 | 7 | 7 | 2 | 2 | C3 |  |
|  | S4 | 4 | 4 | 4 | 4 | 2 | 2 | 3 | 3 | C4 |  |
|  | S5 | 5 | 5 | 2 | 2 | 3 | 3 | 4 | 4 | C5 |  |
|  | S6 | 6 | 6 | 0 | 0 | 5 | 5 | 5 | 5 | C6 |  |
|  | S7 | 7 | 7 | 7 | 7 | 0 | 0 | 6 | 6 | C7 |  |

For example: S 0 of LL is connected to system syndrome S 0 . C0 of LL is connected to S 1 of LH . C1 of LH is connected to S 6 of HL . C 6 of HL is connected to S 7 of $\mathrm{HH} . \mathrm{C} 7$ of HH is connected to system check bit CO .

## TABLE XIV. SYNDROME DECODE TO BIT IN ERROR FOR 64-BIT DATA WORD



TABLE XV. ERROR FLAGS AFTER NORMAL READ (ANY 64-BIT CONFIGURATION)

| $A E(H H)$ | $E 1(H H)$ | $E 0(H H)$ | E0 (HL) | E0 (LH) | EO (LL) | Error Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | No error |
| 1 | 1 | 0 | 0 | 0 | 0 | Single-check bit error |
| 1 | 1 | 1 | 0 | 0 | 0 | Single-data bit error in HH |
| 1 | 1 | 0 | 1 | 0 | 0 | Single-data bit error in HL |
| 1 | 1 | 0 | 0 | 1 | 0 | Single-data bit error in LH |
| 1 | 1 | 0 | 0 | 0 | 1 | Single-data bit error in LL |
| 1 | 0 | 0 | 0 | 0 | 0 | Double-error |



FIGURE 6. Cascade Expansion Using No Extra ICs (64-Bit Configuration)

TABLE XVI. DATA BIT ERROR TO SYNDROME-GENERATE MATRIX (64-BIT CONFIGURATION)

$111111 \quad 111122222222223303333333444444444455555555556666$



FIGURE 7. ParalleI Expansion (Fast 64-Bit Configuration)

## Double Error Correction, using the Double-Complement Approach

The DP8400 can be made to correct two errors, using no extra ICs or check bits, if at least one of the two errors detected is a hard error. This does require an extra memory WRITE and READ. Nevertheless, if a permanent failure exists, and an additional error occurs (creating two errors), both errors can be corrected, thereby saving a system crash.

Once a double error has been detected, the system puts the DP8400 in COMPLEMENT mode by setting M0 high. First a WRITE cycle is required and M2 is set low, putting the chip in mode 1, Table III, (COMPLEMENT WRITE), so that the contents of DIL are complemented into DOL, and the contents of CIL complemented into COL. $\overline{\mathrm{OBO}}$ and OB1 are set low so that complemented data and check bits can be written back to the same location of memory. Writing back complemented data to a location with a hard
error forces the error to repeat itself. For example, if cell N of a particular location is jammed permanently high, and a low is written to it, a high will be read. However, when the data is complemented a low is again written, so that a high is read back for the second time. After a second READ (this second READ is a COMPLEMENT READ) of the location, data and check bits from the memory are recomplemented, so that bit N now contains a low. In other words, the error in bit N has corrected itself, while the other bits are true again. If there are two hard errors in a location, both are automatically corrected and the DP8400 detects no error on COMPLEMENT READ, as in Figure 8a. Figure $8 b$ also shows that if one error is soft, the hard error will disappear on the second READ and the DP8400 corrects the soft error as a single-error. Therefore, in both cases, the DOL contains corrected data, ready to be enabled by OB0 and OB1. A WRITE to memory at this stage removes the complemented data written at the start of the sequence.


FIGURE 8a. Double Error Correct Complement Hard Error Method-2 Hard Errors in Data Bits


FIGURE 8b. Double Error Correct Complement Hard Error Method-1 Hard Error, 1 Soft Error In Data Bits

The examples shown in Figures $8 a$ and $8 b$ are for 4 data bits. This approach will work for any number of data bits, but for simplicity these examples show how complementing twice corrects two errors in the data bits. The double COMPLEMENT approach also works for any two errors providing at least one is hard. In other words, one data-bit error and one check bit error, or two check bit errors are also corrected if one or both are hard. At the end of the COMPLEMENT READ cycle, the error flags indicate whether the data was correctable or not, as shown in Table XVII. If both the errors were soft, then the data was not correctable and the error flags indicate this.
This approach is ideal where double errors are rare but may occur. To avoid a system crash, a double-error detect now causes the system to enter a subroutine to set the DP8400 in.COMPLEMENT mode. This method is also useful in bulk-memory applications, where RAMs are used with known cell failures, and is applicable in 16, 32, 48 or 64 -bit configurations. In the 16-bit configuration, modes 1
and 5 of Table III are used. In the 32-bit expanded configuration, modes 1,5 and 5 are used for the highest chip, and modes 3,3 and 4 for the lower chip for WRITE, DETECT, and CORRECT. With the lower chip it is necessary to wrap around DOL (after latching its contents in mode 3), back to DIL and perform a Normal READ in mode 4 in the lower chip.

## TABLE XVII. ERROR FLAGS AFTER COMPLEMENT READ (MODE 5)

| AE | E1 | E0 | Error Type |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Two hard errors |
| 1 | 1 | 0 | One hard error, one soft check bit error |
| 1 | 1 | 1 | One hard error, one soft data bit error |
| 1 | 0 | 0 | Two soft errors, not corrected |

## Double-Error Correct with Error Logging

Figures 4 and 5 show the $\mathrm{E}^{2} \mathrm{C}^{2}$ syndrome port connected to an error management unit (EMU). This scheme stores syndromes and the address of locations that fail, thereby logging the errors. Subsequent errors in a memory location that has already stored syndromes in the EMU, can then be removed by injecting the stored syndromes of the first error. To save the addresses and syndromes when power to the EMU is removed, it is necessary to be able to transfer information via the $\mathrm{E}^{2} \mathrm{C}^{2}$ syndrome port to the processor data bus. This is also useful for logging the errors in the processor. Transfer in the opposite direction is also necessary.

## Data Bus to Syndrome Bus Transfer

This is necessary when transferring syndrome information to the error management unit, which is connected to the external syndrome bus. First, data to make $\mathrm{CG}=0$ (all data bits high) must be latched in DIL. Then in mode 2, data is fed to CIL, XOR-ed with 0 , and output via SOL with OES low to the syndrome bus. Data is therefore fed directly from the system to the syndrome bus, and this cycle may be repeated as long as DLE is kept low, forcing CG to remain zero.

## Syndrome Bus to Data Bus Transfer

This is important when information in the error logger or error management unit has to be read. The DP8400 is set to mode 6 B with $\overline{\mathrm{OES}}$ high, and with $\overline{\mathrm{OBO}}, \overline{\mathrm{OB} 1}$ and $\overline{\mathrm{OLE}}$ low. If CSLE is high, the syndrome bus and check bit bus data appear on the lower and upper bytes of the data bus to be read by the system. Also E1 and E0 values that were valid when mode 6 was entered, appear on DQ7 and DQ15.

## Full Diagnostic Check of Memory

Using mode 2, it is possible to transfer the upper byte of the data bus directly to the CIL, with CSLE high, without affecting DIL. These simulated check bits then appear on the check bit bus with OLE low, which also causes the previously latched contents of DIL to transfer to DOL. By enabling $\overline{\mathrm{OBO}}$ and $\overline{\mathrm{OB1}}$ data can be written to memory with the simulated check bits. A Normal READ cycle can then aid the system in determining that the memory bits are functioning correctly, since the processor knows the check bits and data it sent to the $\mathrm{E}^{2} \mathrm{C}^{2}$. Another solution is to put the $E^{2} C^{2}$ in mode 6 and read the memory check bits directly back to the processor.

## Self-Test of the $E^{2} \mathrm{C}^{2}$ On-Card

Again using mode 2, data written from the processor data bus upper byte to CIL may be stored in CIL, by taking CSLE low. Data can now be fed into DIL from the processor, with DLE set high, as in a Normal READ mode (mode 4). Providing CSLE is kept low, the DP8400 will use the simulated check bits in CIL to perform a diagnostic READ, with valid error reporting and correcting. This may be repeated with new data provided CSLE is kept low. In this way memory is not used, thus by reading corrected data in mode 4, and by reading the generated syndromes, and error flags EO and E1, the DP8400 can be tested completely on-card without involving memory.

## Monitoring Generated Syndromes and Memory Check Bits

Mode 6A enables SG0-SG6 onto DQ0-DQ6, and CILOCIL6 onto DQ8-DQ14, provided $\overline{O L E}, \overline{O B 0}$ and $\overline{O B 1}$ are low. Also the two error flags, E1 and E0 (latched from the previous READ mode), appear on DQ7 and DQ15. This may be used for checking the internal syndromes, for reading the memory check bits, or for diagnostics by checking the latched error flags.

## Clearing SIL

In the 16-bit only configuration, or the lower chip of expanded configurations, and in various modes of operation in the higher expanded chips, it is required that SIL be maintained at zero. At power-up initialization, both SIL and DIL are reset to all low. If $\overline{O E S}$ is kept low, SIL will remain reset because CSLE is inhibited to SIL. Another method is to keep $\overline{O L E}$ always high and the syndrome bus externally set low, or set low whenever CSLE can be used to clear SIL.
Mode 7A also forces the SIL to be cleared whenever CSLE occurs, and also these zero syndromes go to the internal syndrome bus SG. This puts the DP8400 in a PASSTHROUGH mode where the DIL contents pass to DOL and CIL contents to COL, if $\overline{\mathrm{OLE}}$ is low.

## Power-Up Initialization of Memory

Both SIL and DIL are reset low at power-up initialization. This facilitates writing all zeroes to the memory data bits to set up the memory. The check bits corresponding to allzero data will appear on the check bit bus if the DP8400 is set to mode 0 and $\overline{O L E}$ is set low. All-zero data appears on the data bus when $\overline{\mathrm{OBO}}$ and $\overline{\mathrm{OB} 1}$ are also set low. The system can now write zero-data and corresponding check bits to every memory location.

## Byte Writing

Figure 14a shows the block diagram of a 16-bit memory correction system consisting of a DP8400 error correction chip and a DP8409 DRAM controller chip. There are 12 control signals associated with the interface. Six of the signals are standard DP8400 input signals, three are standard DP8409 input signals, and three are buffer control signals. The buffer control signals, $\overline{\mathrm{PBUFO}}$ and PBUF1, control when data words or bytes from the DP8400/memory data bus are gated to the processor bus and when data words or bytes from the processor are gated to the DP8400/memory data bus.
When the processor is reading or writing bytes to memory, words will always be read or written by the DP8400 and DP8409 error correction and DRAM controller section. The High Byte Enable and Address Data Bit Zero signals from the processor should control the byte transfers via the ocal bus transceiver signals $\overline{\text { PBUFO }}$ and PBUF1. The buffer control signal, DOUTB, controls when data from memory is gated onto the DP8400/ memory data bus.

Figure 14b shows the timing relationships of the 12 control signals, along with the DP8400/memory data bus and some of the DRAM control signals ( $\overline{\text { RAS }}$ and $\overline{\text { CAS }}$ ). RGCK is the $\overline{R A S}$ generator clock of the DP8409 which is used in Mode 1 (Auto Refresh mode), along with being the system clock.

Having two separate byte enable pins, $\overline{\mathrm{OBO}}$ and $\overline{\mathrm{OB} 1}$, it is fairly easy to implement byte writing using the DP8400. First it is necessary to read from the location to which the byte is to be written. To do this the DP8400 is put in normal Read mode (Mode 4), which will detect and correct a single bit error. $\overline{\text { WIN }}$ is kept high and $\overline{\text { RASIN }}$ is pulled low, causing the DP8409, now in Mode 5 (Auto Access mode), to start a read memory cycle. The data word and check bits from memory are then enabled onto the DP8400/memory data bus by pulling DOUTB low. The data and check bits are valid on the bus after the RASIN to $\overline{\mathrm{CAS}}$ time ( $\mathrm{t}_{\mathrm{RAC}}$ ) plus the column access time ( $\mathrm{t}_{\mathrm{CAC}}$ ) of the particular memories used. DLE,CSLE can then be pulled low in order to latch the memory data into the input latches of the DP8400. Next OLE can be pulled low to enable the corrected memory word, or the original memory word if no error was present, into the data output latches. The corrected memory word will be available at the data output latches "tDCD16" after the memory word was available at the data input latches. Once the corrected data is available at the output latches OLE can be pulled high to latch the corrected data. After this DLE,CSLE can be pulled high in order to enable the input data latches again and $\overline{\text { DOUTB }}$ can be pulled high to disable the memory data from the DP8400/memory data bus.
There is no reason to use the data or check bit input latches (DLE,CSLE) of the DP8400 during the read cycle time period if the memory data and checkbits are valid throughout the cycle.

Now the DP8400 can be put into a write cycle (Mode $0=$ M2 = Low). At this time the byte to be written to memory and the other byte from memory can be enabled onto the DP8400/memory data bus ( $\overline{\mathrm{OBO}}, \overline{\mathrm{PBUF}}$ or $\overline{\mathrm{OB} 1}$, PBUFO go low). DLE,CSLE can now transition low to latch the new memory word into the data input latch. Next $\overline{\mathrm{OLE}}$ is pulled low to enable the output latches. When the new checkbits are valid, $t_{\text {DCB16 }}$ after the data word is valid on the DP8400/memory data bus, OLE and $\overline{\mathrm{DLE}}$ can be pulled high to latch the new memory word into the output latches, and then $\overline{\text { WIN }}$ can be pulled low to write the data into memory. $\overline{\text { RASIN }}$ should be held low long enough to cause the new data and check bits to be stored into memory ( $\overline{\mathrm{WIN}}$ data hold time).

DLE,CSLE and OLE could transition high and low simultaneously instead of being sequenced as was done in this example.

Also a READ-MODIFY-WRITE cycle was performed, taking approximately $30 \%$ longer than a normal memory WRITE cycle. A READ and then a WRITE memory cycle could have been used in the above example but it would have taken longer.
Because data from the processor was valid at the same time as data from memory, memory buffers were used ( $\overline{\text { PBUFO}}, \overline{\mathrm{PBUF}}, \overline{\mathrm{DOUTB}}$ ).

A byte READ from memory is no different from a normal READ. This approach may be used for a 16 -bit processor using byte writing, or an 8 -bit processor using a 16 -bit memory to reduce the memory percentage of check bits, or with memory word sizes greater than two bytes.

## Beyond Single-Error Correct

With the advent of larger semiconductor memories, the frequency of the soft errors will increase. Also some memory system designers may prefer to buy less expensive memories with known cell, row or column failures, thus, more hard errors. All this means that double-error correct, triple-error detect capability, and beyond will become increasingly important. The DP8400 can correct two errors, provided one or both are hard errors, with no extra components, using the double complement approach. There are two other approaches to enhance reliability and integrity. One is to use the error management unit to log errors using the syndrome bus, and then to output these syndromes, when required, back to the DP8400.

## Double Syndrome Decoding

The other approach takes advantage of the Rotational Syndrome Word Generator matrix. This matrix is an improvement of the Modified Hamming-code, so that if, on a second DP8400, the data bus is shifted or rotated by one bit, and 2 errors occur, the syndromes for this second chip will be different from the first for any 2 bits in error. Both chips together output a unique set of syndromes for any 2 bits in error. This can be decoded to correct any 2-bit error. This is not possible with other Modified Hamming-code matrices.

Absolute Maximum Ratings (Note 1)

| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Supply Voltage, V CC | 7 V |
| Input Voltage | 5.5 V |
| Output Sink Current | 50 mA |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  |
| Molded Package |  |
| Lead Temperature (Soldering, 10 seconds) | 3269 mW |
|  | $300^{\circ} \mathrm{C}$ |

Operating Conditions

|  | Min | Max | Unit |
| :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$, Supply Voltage | 4.75 | 5.25 | V |
| $\mathrm{~T}_{\mathrm{A}}$, Ambient Temperature | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

*Derate molded package $26.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

Electrical Characteristics (Note 2) $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ unless otherwise noted

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Input Low Threshold |  |  |  | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Threshold |  | 2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{C}}=-18 \mathrm{~mA}$ |  | -0.8 | -1.5 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input High Current | $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  | 1 | 160 | $\mu \mathrm{A}$ |
| $I_{1 H}(X P)$ | Input High Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{XP}=5.25 \mathrm{~V}$ |  | 2.5 | 3.6 | mA |
| $\mathrm{I}_{\text {IL }}(X P)$ | Input Low Current | $V_{C C}=M a x, X P=0 V$ |  | -2.5 | -3.6 | mA |
| IIL (BP0/C7) | Input Low Current | $V_{C C}=$ Max, $V_{\text {IN }}=0.5 \mathrm{~V}$ |  | -100.0 | -500 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ (BP1/S7) | Input Low Current | $\mathrm{V}_{C C}=$ Max, $\mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ |  | -100.0 | -500 | $\mu \mathrm{A}$ |
| IIL (CSLE) | Input Low Current | $V_{C C}=M a x, V_{I N}=0.5 \mathrm{~V}$ |  | -150.0 | -750 | $\mu \mathrm{A}$ |
| 1 IL (DLE) | Input Low Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ | 1 | -200.0 | -1000 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{12}$ | Input Low Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IN}}=0.5 \mathrm{~V}$ |  | -50.0 | -250 | $\mu \mathrm{A}$ |
| 1 | Input High Current (Max) | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ (Except XP Pin) |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}(\text { Except BPO, BP1) } \\ & \mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}(\mathrm{BPO}, \mathrm{BP} 1 \text { Only }) \end{aligned}$ |  | $\begin{aligned} & 0.3 \\ & 0.3 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.5 \\ & 0.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 2.7 \\ & 2.4 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.2 \\ & 3.0 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & v \\ & v \end{aligned}$ |
| Ios | Output Short Current (Note 3) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$ |  | -55 | -100 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$ |  | 340 | 410 | mA |
| $\mathrm{C}_{\text {IN }}(1 / \mathrm{O})$ | Input Capacitance All Bidirectional Pins | Note 4 |  | 8.0 |  | pF |
| $\mathrm{CIN}_{\text {IN }}$ | Input Capacitance All Unidirectional Input Pins | Note 4 |  | 5.0 |  | pF |

Note 1: "Absolute Maximum Ratings" are the values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$.
Note 3: Only one output at a time should be shorted.
Note 4: Input capacitance is guaranteed by periodic testing. $F$ test $=10 \mathrm{kHz}$ at $300 \mathrm{mV}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 5: All switching parameters measured from 1.5 V of input to 1.5 V of output. Input pulse amplitude 0 V to $3 \mathrm{~V}, \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=2.5 \mathrm{~ns}$.

DP8400-4 Switching Characteristics (Note 5)
$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, unless otherwise noted.

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {DCB16 }}$ | Data Input Valid to Check Bit Valid | Figure 9b |  |  | 35 | 55 | ns |
| $t_{\text {DEV16 }}$ | Data Input to Any Error Valid | Figures 10b, 11b |  |  | 35 | 45 | ns |
| $t_{\text {DCD16 }}$ | Data Input Valid to Corrected Data Valid | Figure 10b, $\overline{\mathrm{OB0}}, \overline{\mathrm{OB1}}$ Low |  |  | 70 | 85 | ns |
| $t_{\text {DSI }}$ | Data Input Set-Up Time Before DLE, CSLE H to L | Figures 10b, 13d |  |  | -40 | -10 | ns |
| $\mathrm{t}_{\text {DHI }}$ | Data Input Hold Time After DLE, CSLE H to L | Figures 10b, 13d |  | 16 | 10 |  | ns |
| $\mathrm{t}_{\text {DSO }}$ | Data Input Set-Up Time Before OLE L to H | Figure 10b |  | 20 | 12 |  | ns |
| $\mathrm{t}_{\mathrm{DHO}}$ | Data Input Hold Time After OLE L to H | Figure 10b |  | 20 | 12 |  | ns |
| $t_{\text {DE }}$ | EO Valid After AE Valid | Figures 9b, 10b, 13d |  |  | 20 | 30 | ns |
| $t_{\text {DE1 }}$ | E1 Valid After AE Valid | Figures 9b, 10b, 13d |  |  | 12 | 30 | ns |
| $\mathrm{t}_{\text {IEV }}$ | DLE, CSLE High to Any Error Flag Valid (Input Data Previously Valid) | Figure 10b |  |  | 60 | 80 | ns |
| $\mathrm{t}_{\text {IEX }}$ | DLE, CSLE High to Any Error Flag Invalid | Figures 9b, 10b |  |  | 60 | 77 | ns |
| $t_{\text {ILE }}$ | DLE, CSLE High Width to | Figures 10b, 13d | DLE | 25 |  |  | ns |
|  | Guarantee Valid Data Latched |  | CSLE | 50 |  |  | ns |
| tole | $\overline{\text { OLE }}$ Low Width to Guarantee Valid Data Latched | Figure 13d |  | 25 |  |  | ns |
| $\mathrm{t}_{\mathrm{zH}}$ | High Impedance to Logic <br> 1 from $\overline{\mathrm{OBO}}, \overline{\mathrm{OB} 1}, \overline{\mathrm{OES}}$ | Figures 9b, 10b |  |  | 32 | 50 | ns |
|  | M 2 H to L | Figure 13d |  |  | 70 | 85 | ns |
| $t_{H Z}$ | Logic 1 to High Impedance from $\overline{\mathrm{OBO}}$, OB1, $\overline{\mathrm{OES}}, \mathrm{M} 2 \mathrm{~L}$ to H | Figures 9b, 10b, 13d, $C_{L}=15 \mathrm{pF}$ |  |  | 25 | 40 | ns |
| $\mathrm{t}_{\mathrm{ZL}}$ | High Impedance to Logic 0 from $\overline{\mathrm{OBO}}, \overline{\mathrm{OB} 1}, \overline{\mathrm{OES}}$ | Figures 9b, 10b |  |  | 30 | 45 | ns |
|  | M 2 H to L | Figure 13d |  |  | 70 | 85 | ns |
| $t_{L Z}$ | Logic 0 to High Impedance from $\overline{\mathrm{OBO}}$, OB1, $\overline{\mathrm{OES}}, \mathrm{M} 2 \mathrm{H}$ to L | Figures 9b, 10b, 13d $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  |  | 25 | 40 | ns |
| $t_{\text {PPE }}$ | Byte Parity Input Valid to Parity Error Flags Valid | Figure 9b |  |  | 40 | 55 | ns |
| $t_{\text {DPE }}$ | Data In Valid to Parity Error Flags Valid | Figures 9b, 13d |  |  | 60 | 75 | ns |
| $\mathrm{t}_{\text {DBP }}$ | Data in Valid to Byte Parity Output Valid | Figure 9b |  |  | 36 | 50 | ns |
| $t_{\text {MCR }}$ | Mode Change Recognize Time | Figures 9b, 10b |  |  | 60 | 100 | ns |

DP8400-4 Switching Characteristics (Continued) (Note 5)
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%, T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, unless otherwise noted.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {NMR }}$ | New Mode Recognize Time | Figure 10b |  | 60 | 100 | ns |
| $t_{\text {cDV }}$ | Mode Valid to Complement Data Valid | Figure 11b |  | 55 | 72 | ns |
| ${ }^{\text {cccv }}$ | Mode Valid to Complement Check Bit Valid | Figure 11b |  | 55 | 72 | ns |
| $t_{\text {SCB }}$ | Syndrome Input Valid to Check Bit Valid | Figure 13d |  | 28 | 41 | ns |
| $t_{\text {SEV }}$ | Syndrome Input Valid (CGL) to Any Error Valid | Figure 13d |  | 25 | 39 | ns |
| $t_{\text {SCD }}$ | Syndrome Inputs Valid to Corrected Data Valid | Figure 13d |  | 55 | 75 | ns |
| $\mathrm{t}_{\text {DSB }}$ | Data Input Valid to Syndrome Bus Valid | Figure 13d, $\overline{\mathrm{OES}}$ Low |  | 45 | 58 | ns |
| $t_{\text {CSB }}$ | Check Bit Inputs Valid to Syndrome Bus Valid | Figure 13d, $\overline{\mathrm{OES}}$ Low |  | 40 | 51 | ns |
| $\mathrm{t}_{\text {CEV }}$ | Check Bit Inputs Valid (PSH) to Any Error Valid | Figure 13d |  | 35 | 45 | ns |
| $t_{C C D}$ | Check Bit Input Valid (PSH) to Corrected Data Valid | Figure 13d |  | 70 | 82 | ns |
| $\mathrm{t}_{\text {DCB32 }}$ | Data Input Valid to Check Bit Valid | Figure 13d |  | 63 | 96 | ns |
| $t_{\text {DEV32 }}$ | Data Input Valid to Any Error Valid | Figure 13d |  | 60 | 94 | ns |
| $\mathrm{t}_{\text {DCD32 }}$ | Data Input Valid to. Corrected Data Out | Figure 13d, $\overline{\mathrm{OB0}}, \overline{\mathrm{OB} 1}$ Low |  | 125 | 157 | ns |

Note 1: "Absolute Maximum Ratings" are the values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: All typical values are for $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{C C}=5.0 \mathrm{~V}$.
Note 3: Only one output at a time should be shorted.
Note 4: Input capacitance is guaranteed by periodic testing. $F$ test $=10 \mathrm{kHz}$ at $300 \mathrm{mV}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 5: All switching parameters measured from 1.5 V of input to 1.5 V of output. Input pulse amplitude 0 V to $3 \mathrm{~V}, \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=2.5 \mathrm{~ns}$.


FIGURE 9a. DP8400 16-Bit Configuration, Normal WRITE with Byte Parity Error Detect If Required


FIGURE 9b. DP8400 16-Bit Configuration, Normal WRITE and Normal READ Timing Diagram


FIGURE 10a. DP8400 16-Bit Configuration, Normal READ — Detect Error (And Correct if Required---)


Note 1: If rewriting correct data and CBs to same location and single data error was detected.
Note 2: If rewriting correct data and CBs to same location and single check bit error was detected.
FIGURE 10b. DP8400 16-Bit Configuration, DETECT THEN CORRECT Timing Diagram


FIGURE 11a. DP8400 16-Bit Configuration, COMPLEMENT WRITE


Note 3: If rewriting corrected data and CBs back to same location and 1 soft data bit error was detected.
Note 4: If rewriting corrected data and CBs back to same location and 2 hard errors or 1 soft check bit was detected.
FIGURE 11b. DP8400 16-Bit Configuration, Detect 2 Errors, COMPLEMENT WRITE, COMPLEMENT READ, Output Corrected Data Timing Diagram


FIGURE 11c. DP8400 16-Bit Configuration, COMPLEMENT READ and Output Corrected if One or Two Hard Errors (---)


FIGURE 12a. DP8400 16-Bit Configuration, Diagnostic WRITE, READ. Data Bus to Check Bit Bus or Syndrome Bus (Providing DI = HIGH in Previous Cycle to Set CG = All Zero For Transfer to S).


DP8400 (H)
FIGURE 13a. DP8400 32-Bit Configuration, WRITE

DP8400 (H)
FIGURE 13b. DP8400 32-Bit Configuration, READ Detect Error Only
DP8400 (L)




FIGURE 14a. DP8400/8409 System Interface Block Diagram (See Figure 14b for Byte Write Control Timing)

FIGURE 14b. DP8400 16-Bit Configuration, Byte Write Timing

# Expanding the Versatility of the DP8400 

## Basic Operation of the DP8400

Introducing error correction capabilities to a memory incurs some penalties-extra memory, additional access times, and extra control circuitry. The DP8400 has been designed to minimize the last two, and for some data word widths, less extra memory is required than for other error correction circuits.

In systems using error correction, extra memory is needed for check bits, which are merely parity bits, each derived from different combinations of the data bits. If a single error does occur, the error correction circuit can determine which bit is in error and then complement that bit, to re-create the original data word. As the memory data word widens, the ratio of check bits to memory data bits is reduced. As a rough guide, starting with four data bits and four check bits, one additional check bit is required each time the data word doubles.
A circuit diagram of how the DP8400 generates the check bits in a write cycle and corrects errors in a read cycle is shown in Figure 1a, which uses four data bits and four check bits. A 4-bit example is shown in Figure 1b. In a write cycle, the data input latch, DIL, receives the system data and generates four parity bits or check bits, which pass through the check bit output latch, COL, and buffer, to be written to the selected memory location with the system data. This delays every write cycle, but fortunately the DP8400 takes only 30 ns extra to generate the (six) check bits. When this location is subsequently read, the four memory data bits pass through DIL to generate four new checks bits. The four memory check bits pass through the check bit input latch, CIL, and are
fed into four Exclusive-OR gates with the four generated check bits. The outputs of these gates are called syndrome bits, and obviously, if there are no errors, the two sets of check bits will be the same and no syndrome bits will go high. If there is an error in the check bits, only the corresponding syndrome bit will go high; in this case the data bits are still correct. If one of the data bits is in error, three syndrome bits will go high (in the case of DP8400, three or five will go high), and the syndrome word is unique for any of the bits in error. The four ANDgates decode which bit is in error and complement it out of the second set of Exclusive-OR gates. The other three output bits remain the same as the input bits, so the corrected word is now available to the system.


Figure 1b. Example of Single Error Correction


Figure 1a. Error Correction 4-Bit Functional Diagram


Figure 2a. DP8400 Read From Memory Cycle


Figure 2a. DP8400 Write to Memory Cycle

In the case of the DP8400 with 16 data bits and 6 check bits, there are 16 AND-gates to decode the 6 syndrome bits to determine the data bit in error. Table 1 shows the DP8400 matrix, called a Nelson Code, which has some unique features concerned with double soft error correction. For the purposes of this description, the matrix may be considered to be a form of Modified Hamming Code. The matrix has two functions: horizontally it tells us the value of the generated check bits for any data word when writing to memory, and vertically it tells us the syndrome word for any data bit in error. In a write cycle to memory, a ' 1 ' in any row indicates that the data bit in that column helps generate the parity bit in that row. For example, check bit 1 checks the parity of data bits $3,6,8,9,11,13$, 14 and 15 , and generates even parity for those data bits. In a read cycle from memory, three or five of the six syndrome bits will go high for a single data bit error, and the columns represent the syndrome word, so the data bit in error is the number at the top of the column for that syndrome word. The 16 AND-gates each decode one of the 16 syndrome words shown in the columns of Table 1, to locate the error. If there is a data bit error, one of the outputs of the 16 AND-gates will go high, to complement the data bit in error.

If two errors have occurred, the syndrome word is simply the Exclusive-OR of the syndrome words of the two individual bits in error, whether data or check bits, and is always even parity. First, if two check bits are in error, the corresponding two syndrome bits will go high. Second, for one data bit and one check bit error, then either two, four or six syndrome bits will go high. Finally, if two data bits are in error, again two, four or six syndrome bits go high. Thus a parity check on the syndromes will indicate any two errors. This is important because if we know there are two errors, the DP8400 can attempt to correct them. The third error flag, E1, is the parity of the syndrome bus and check bit error. The DP8400 provides three error flags AE (Any Error), E0 and E1, as shown in Table 2, so that the exact nature of the error can be determined.

## Configuration and Control of the DP8400

The DP8400 has a 16-bit data I/O port and an 8-bit check bit I/O port ( 6 bits used with 16 data bits) for applications with memories used with 16-bit microprocessors. The 16-bit data I/O port sits on the memory data bus, and the 6 check bit $1 / O$ port connects directly to the check bit section of memory. In other words, each memory location now contains 16 data bits with 6 check bits. The DP8400 is expandable to beyond 80 data bits, each additional 16 data bits requiring an additional DP8400 without the need for extra logic circuitry. 32-bit wide memory busses are also a popular width for minicomputers. In addition, 16 -bit microprocessor systems may use 32 -bit memory, because this larger memory data width requires only 7 check bits, a lower percentage overhead of check bits to data bits.

Figures $2 a$ and $2 b$ show a simplified block diagram of the DP8400 with its control signals. The numerous control signals provide ease of use in the many varied applications of this chip. There are three latch enable signals DLE, CSLE and OLE. Whenever DLE is high, data on the data I/O port DO-15 is entered into the data input latch DIL, and is latched in as DLE goes low. This allows either processor or memory data to be present on the
data bus for only 3 ns prior to, and held over for 10 ns after DLE goes low. The data can then be removed if desired. Similarly, CSLE, when high, allows check bits on the check bit l/O port and external data on the syndrome I/O port to enter the check bit and syndrome input latches (CIL and SIL), respectively. These are latched in as CSLE goes low. (In 16-bit operation, OES, Output Enable Syndromes, will be set low permanently, inhibiting CSLE to SIL, which remains in the power-up reset condition so that it does not affect the simplified block diagram.) $\overline{O L E}$, when set low, allows internal information into the data and check bit output latches (and the syndrome output latch, not shown). As $\overline{\text { OLE }}$ goes high, this information becomes latched. For some less complex designs, DLE, CSLE and OLE may be linked together. Providing OLE was low to allow corrected data into DOL, then $\overline{\mathrm{OBO}}$ and $\overline{\mathrm{OB1}}$, when set low, enable the two data output buffers to present corrected data to the system. Data is enabled or disabled within 15 ns of these inputs going low or high, respectively.
The DP8400 has three mode pins, M2, M1 and M0, which offer eight major modes of operation, designated 0 to 7 . The most important two are Normal Write and Normal Read, and for these M1 and M0 are set low. M2 is READ/ $\overline{\text { WRITE so Normal Write is mode } 0 \text { and Normal Read is }}$ mode 4. Other modes are used for the Double Complement Correct approach (Modes 1, 3 and 5) and for diagnostics (Modes 2 and 6). Mode 7 is used when expanded to more than 16 data bits and fast correction times are required.

## Normal Operation With a 16 Data Bit Memory

The basic requirements for normal operation of the DP8400 are that it generate check bits, detect errors and correct them with minimum delays, and that it be easy to use. In normal operation M1 and M0 are set low. Figure 2a shows how the DP8400 generates check bits when writing data to memory. DLE may be kept high, OLE low, CSLE low, and M2 low so that the DP8400 is in Mode 0 . System data is presented to the data I/O port on pins D0-15, and enters DIL, where it connects to the check bit generator CG. The six generated check bits pass through COL and are enabled (with M2 low) onto the check bit I/O port. The six generated check bits will appear 30 ns after the 16 data bits are presented to the data I/O port. A write to memory will now store the 16 data bits and 6 corresponding check bits in the selected location of memory. The write cycle is therefore slowed down by 30 ns , which in most memory systems is not significant.

Figure $2 b$ shows the paths when reading from memory, with DLE set high to enter the memory data bits into DIL, and CSLE also set high to enter memory check bits into CIL. M2 is set high so that the DP8400 is in Mode 4. The Any Error flag, AE, becomes valid 35 ns after memory data and check bits are valid. Error flags E1 and EO become valid approximately 15 ns later. Thus, if AE is low, no further operations are necessary. For fast 16-bit microprocessor systems, it may be necessary to introduce a wait state every read cycle to first determine if an error exists. If no error is detected the wait state is removed and the read cycle continues.

If an error is detected, then the error flags E1 and EO must be examined to determine the required action. If
the error is a single data bit error, DOL will by now contain corrected data. If there is no check bit error, then COL, which follows CIL when in Mode 4, now contains the original check bits. By taking OLE high, corrected data bits are latched in DOL, and correct check bits in COL. The memory is now disabled, so that $\overline{\mathrm{OBO}}$ and $\overline{\mathrm{OB1}}$ can be set low to enable corrected data onto the data bus, and M2 set low to enable the contents of COL onto the check bit bus. A write to the same location of memory will therefore remove the data bit error if it was a soft error. The microprocessor can read the corrected data once the wait signal is removed.

If the error is a single check bit error, DLE should be set low. DOL contains the contents of DIL, still correct data. Memory can now be disabled so that $\overline{\mathrm{OB0}}$ and $\overline{\mathrm{OB1}}$, when set low, output correct data, and M2 when set low, allows the generated check bits from DIL to be output on the check bit I/O port. A write to the same location of memory will remove the check bit error if it was a soft error. The microprocessor now reads this correct data when the wait signal is removed. If a double bit error is detected, then other approaches may be taken, as described in the data sheet and later in this application note.

The primary features of the DP8400 are discussed in the data sheet; there are, however, a number of other features that become very useful once a designer becomes acquainted with error correcting techniques.

These include: expansion beyond 16 data bits, diagnostic routines, error logging (allowing some double error correction), and a novel approach offering fast correction of any double error. This application note discusses how the DP8400 has been designed to function in all of these applications, making it the most versatile and comprehensive error correction chip available.

## Error Checking and Correcting for Wider-Than-16-Bits Data Widths

At present, most 16-bit microprocessor systems use a 16 -bit wide main memory, partly for simplicity, and also because main memories, in general, have not become large enough in size to justify otherwise. The data sheet shows how to accomplish this with one DP8400, utilizing the matrix of Table 1. It is fairly easy to use a memory of twice the microprocessor data width to reduce total chip count when incorporating error correction capability. One example would be a complex 8-bit microprocessor using large main memory. If the memory data width is kept at eight bits, then five check bits are required for error correction for each byte of data. If four banks of memory are required, each bank comprising 13 chips, then 52 total memory chips are required and only $62 \%$ of the memory is used for system data. If the memory data width is increased to 16 bits for the same micropro-cessor-based system, then six check bits are required.


Figure 3. 32-Blt Error Detection and Correction

The memory now comprises two banks each of 22 chips, totaling 44 memory chips -a savings of eight memory chips. This saving is offset somewhat by the need to incorporate byte-writing capability, which does require extra components and slows down the memory write cycle. One DP8400 is still needed, using all 16 bits, and two bidirectional buffers are also required.
As a second example, using a 16 -bit microprocessor with a memory of eight banks, each comprising 16 bits of data and six check bits, the total is $8 \times 22$ or 176 memory chips. Once the memory is widened to 32 data bits with seven check bits, only four banks are required, and the total number of memory chips reduces to $4 \times 39$, or 156 -a savings of 20 memory chips. This is offset a little by the fact that an extra DP8400 is required, and slightly slower memory write and read cycles are necessary. In some cases, therefore, widening the memory data bus becomes more practical for larger memories.
Saving memory chips is just one reason why there is a need to be able to expand the DP8400 beyond 16 data bits. Most minicomputers now use 32 -bit wide data busses, and soon there will be some 32 -bit microprocessors. Other systems use 24 bits, 48 bits, 52 bits, 64 bits or a variety of other data widths. The DP8400 has been configured to be expandable to any data width, even beyond 80 bits, merely by inserting an additional DP8400 for each 16 -bit increment in memory data.

A section of the chip shown in the data sheet Block Diagram comprises the syndrome input and output latches, SIL and SOL, and a dedicated syndrome I/O port. This port has a number of uses not normally needed in simple 16-bit single error correction applications.

One use of this syndrome port is for data widths wider than 16 bits. Only one DP8400 is required with 16 data bits or less, but if a system uses more than 16 memory data bits, additional DP8400s are required. For example, two DP8400s, one with its 16 -bit data port connected to the lower word, and the other to the higher word, can be configured to generate check bits, and detect and correct errors for a 32 -bit memory as shown in Figure 3. For writing to memory, both chips will still generate six check bits from the two words of 16 bits. But with more than 26 total data bits, seven check bits are required. Therefore, it is necessary to combine the two sets of check bits to produce seven composite check bits to be written to memory as shown in the flow path depicted in Figure 4 a . This is achieved by outputting the six generated check bits from the lower word DP8400 (designated $\mathrm{L})$, and inputting them to H , the higher word DP8400. The syndrome port of H is available to receive these check bits from L, to be loaded into SIL of H , provided CSLE is high. The six outputs from SIL combine with the six check bits generated in H to create seven composite check bits, and this 7 -bit combination is output on the check bit port to the memory check bits. Table 2 shows one of twelve possible ways to combine the two sets of check bits. Note that the lower word matrix for bits 0 and 15 is identical to Table 1 with the addition of all "0" s , for the seventh check bit. The higher word matrix for bits 16 to 31 uses the same rows but in a different order, implying that the check bits from L must be cross-connected to H . For example, memory check bit 5 is generated from check bit 1 of $L$ and check bit 5 of H . Both chips are therefore set to normal write mode when generating check bits.


Figure 4a. E2C2 32-Bit Configuration, Error-Correct Flow Path

When reading from memory, the two chips first need to detect for an error. Figure $4 b$ shows the flow path through the chips. $L$ is set to normal write mode and $H$ to normal read mode. Memory data is supplied to both chips so that $L$ generates six check bits from the lower word data bits, and feeds them to SIL of $H$, the same as for writing. H also generates its own check bits which combine with those from L, and these seven composite check bits are compared with the seven memory check bits fed into CIL of H . This combining, plus comparison of check bits, is equivalent to seven 3 -input Exclusive-OR gates. The output of these Exclusive-OR gates are the seven syndrome bits, and these can be decoded to determine the type of error. First, if there is no error, error flag $A E$ of $H$ will remain inactive because memory data is correct, provided $\overline{O L E}$ is kept low, and DOL of both $L$ and $H$ will contain correct data. Second, if there is a memory check bit error, only one of the seven syndromes will go high and the three error flags of H will indicate a check bit error as in Table 3. Note that memory data is still correct, and with OLE low, DOL of both L and H contain correct data. Third, if there is a single data error in bits 16-31, the syndromes of H are such that the data error locator will locate the error and correct it, so again DOL of both $L$ and H contain correct data. This is because the seventh syndrome bit is low for an error in the higher word, so that we have a six syndrome bit word as in Table 1, to be decoded as normal to correct the error. In each of these three cases, DOL of both L and H contained correct data, and the common condition for these is either that $A E(H)$ is " 0 ", or $E 1(H)$ is " 1 ".

The fourth case is more complex. In the previous three cases, correct data has been available in both DOL about 50 ns after memory data became valid. Now with a
single data error in bits $0-15, A E(H)$ is a " 1 ", $E I(H)$ a " 1 ", and $E O(H)$ a " 0 ", but $L$ does not have sufficient information to locate the error. It is first necessary to feed back the partially generated syndromes of H back to $L$, and this is achieved by reversing the direction of the common bus. First $L$ is placed in normal read mode so that L's generated check bits become disabled. Next, the partial syndromes in H are enabled onto the bus by setting $\overline{O E S}$ of H low, so that its syndrome I/O port outputs the combined Exclusive-OR of $\mathrm{CG}(\mathrm{H})$ and $\mathrm{CIL}(\mathrm{H})$, which is transferred to CIL of $L$. These partial syndromes then combine with $C G(L)$ to generate valid syndrome bits in $L$, demonstrated by the flow path of Figure $4 c$. If there is, in fact, a data bit error in bits $0-15$, the seventh syndrome bit will go low, allowing the remaining six bits to be decoded to locate the error as per the columns of Table 2. This switching around of the common bus, therefore, takes more time to correct the error in $L$, equivalent to a total time of approximately 100 ns . The fifth kind of error is identified as a double error. In this case, the error flags indicate the double error and the system can take the necessary action.

A logical approach when using two DP8400s would be to first see if there is any need to reverse the common bus by monitoring $\operatorname{AE}(\mathrm{H})$, and when it is low, to output directly from DOL of both chips by setting $\overline{\mathrm{OBO}}$ and $\overline{\mathrm{OB1}}$ of each low. The System Data Valid flag should be set active at this time. If the $A E(H)$ output is high and the error flags do not indicate a double error, then the common bus should be switched around and the System Data Valid signal set true. If the error is a double error, the user may utilize a number of alternatives, including the Double Complement Correct method.


Figure 4b. E2 ${ }^{2} \mathbf{2}$ 32-Bit Configuration, Detect Flow Path

Table 1. Data In to Check Blt Generate, or Data Bit Error to Syndrome-Generate Matrix (16-Bit Configuration)


## HEXADECIMAL EQUIVALENT OF SYNDROME BITS

*C2, C3 generate odd parity.
Table 2. Data Bit Error to Syndrome-Generate Matrix
(32-Bit Configuration)
L
H
$\begin{array}{llllllllllllllllllll}1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 2 & 2 & 2 & 2 & 2 & 2\end{array}$

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 |  | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |  | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |
| $*$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $*$ | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 3 |
| 4 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 4 |
| 5 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 2 |
| 6 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |

DQ0-31

GENERATED
CHECK BITS
*CG2, CG3 generate odd parity.


Figure 4c. E2C2 32-Bit Conflguration, Write Fiow Path

Table 3. Error Flags After Normal Read
(32-Bit Configuration)

| AE (H) | E1 (H) | EO (H) | E0 (L)* | Error Type |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | No error |
| 1 | 1 | 0 | 0 | Single check bit error |
| 1 | 1 | 1 | 0 | Single data bit error (H) |
| 1 | 1 | 0 | 1 | Single data bit error (L) |
| 1 | 0 | 0 | 0 | Double bit error |
| All Others |  |  | . | Invalid conditions |

This approach to wider data width error detection and correction is termed the cascade configuration, and it requires only the one additional DP8400. The cascade approach can be used with up to five DP8400s controlling 80 data bits. The advantage is that only one additional DP8400 is required per 16 data bits, although write and read times become progressively slower as the number of DP8400s is increased. This is because of the time taken for the generated check bits to ripple through from the lowest to highest chips when writing and detecting, and then ripple back the other way for correcting.
In many memory systems, speed is of utmost importance and for faster systems, it is possible to connect the DP8400s in a parallel configuration using additional ICs. Application Note AN-308 describes this approach in detail.

The user may, therefore, select one of these approaches (or a combination of both) for systems using memory data widths of more than 16 bits.

## Diagnostic Capabilities of the DP8400

The DP8400 has been designed with system fault diagnosis in mind. In fact, it is possible under microprocessor control with the DP8400 in situ on the memory board to fully test every gate inside the DP8400 activated in normal operation, and also to diagnose all memory check bits. The DP8400 has two main diagnostic modes - modes 2 and 6 . In other words, with M1 set high and M0 set low, information can be written to or read from the chip.
Mode 6 allows the memory check bits to be read onto the higher byte bits 8-14, and syndromes to be read on the lower byte bits 0-6, as shown in Figure 5a. The remaining two bits, 7 and 15, are the error flags E1 and E0 that were valid when mode 6 was entered. The syndrome bits will be the internally generated syndromes if $\overline{O E S}$ is low (mode 6A), or external syndromes input on the syndrome I/O port if $\overline{\mathrm{OES}}$ is high (mode 6B). The external syndromes could be obtained from an error logger/syndrome injector unit - this is an. error logger with the capability of injecting syndromes back to the DP8400. Therefore, by being able to read the externally stored syndromes, the microprocessor can monitor or store the syndromes whenever needed.

Mode 2 transfers system data from the higher byte into CIL, instead of DIL, to simulate check bits. This can be used in three ways. First, as shown in Figure 5b, the simulated check bits can be latched in CIL by taking CSLE low. If the DP8400 is now set to normal read, mode 4, and new data is presented then, provided DLE is high
and CSLE is kept low, the DP8400 will perform a normal read operation as if it were reading memory check bits. The results of this simulated read may be checked by enabling DOL to see if an error (if inserted) was corrected. Or as a further check, by entering mode 6, the predicted generated syndromes and error flags may be checked. Second, also while in mode 2, the simulated check bits appear at the check bit port (from the data bus higher byte) available to be written to the check bit portion of memory as shown in Figure 4c. $\overline{\text { OLE }}$ is set high before the original simulated check bits are removed and then memory data is subsequently placed on the data bus. A write to memory will now write known data and simulated check bits to the selected location. By writing known data to the memory check bits in mode 2, and then reading the memory check bits in mode 6, each check bit in each location can be validated. Third, it is possible in mode 2 with $\overline{O E S}$ low to transfer data from the higher byte to the syndrome I/O port, also shown in Figure 5c. But first the generated check bits must be all low. This is attained by previously loading all "1"s into DIL in an earlier cycle. This is useful when using an error logger in conjunction with the DP8400 to feed the syndrome word into the logger whenever an error occurs.

## Error Logging with Syndrome Injection Capability

An important application of the dedicated syndrome //O port is for error logging. This is because the internally generated syndromes derived during reading are available on this port, provided $\overline{O E S}$ is set low. These syndromes indicate the exact location of a single error, whether it is in the data bits or check bits; they are therefore useful to be stored for error logging. Every time an error occurs when indicated by error flag AE, the syndromes corresponding to this error can be logged.

The syndrome word can be fed from SOL via the Syndrome Output Buffer onto the external syndrome bus. An Error Logger connected to this bus, as shown in Figure 6, will store the syndrome word in the same location as the corresponding address of each error that occurs. An intelligent error logger will differentiate between new errors and ones that have occurred previously, by logging only new errors and ignoring ones that have already occurred. An easy way to determine this would be to compare the incoming memory address with the address of errors contained in the logger. If a match is not found and an error occurs, the new address and corresponding syndromes are logged. If a match is
found, then whether an error occurs or not, no further action is necessary. Tag bits may be provided to indicate whether the error is hard or soft.

For example, if an error has already been logged at a particular address and that address is re-written to, then if the error repeats subsequently, it is a hard error, and if not, it is a soft error. So, if a tag bit is set when a write occurs to a previously logged address and a subsequent error is detected at that address, a second tag bit is set indicating a hard error. A better approach would be to have the DP8400 correct and rewrite to the same location all in the same cycle, as soon as a single error is detected. The first error detected in a location is classified as a soft error until it recurs, and if an error does recur, a tag bit is set to indicate a hard error. It is assumed here that multiple soft errors will not occur in the same location.

Now that the error logger contains error information, it is necessary for the microprocessor to retrieve it. The DP8400 makes this easy, because the external syndrome bus data can be transferred to the data bus as described for operation in mode 6. If the error logger is made capable of outputting stored syndromes, and subsequently outputting the corresponding address one byte at a time, then all the relevant infornation can be retrieved by the microprocessor. The user may choose to store this in nonvolatile memory in the event of a power failure. When power returns, it will be desirable to restore this information back to the error logger, and this can be achieved by first loading DIL with all " 1 "s to create all generated check bits low. Now the addresses and syndromes can be loaded from the higher byte of the microprocessor through the syndrome I/O port one byte at a time, with DP8400 in mode 2, to the error logger.


Figure 5a. Read Internal Generated Syndromes and Check Bit Port (Mode 6A) or Read Syndrome Port and Check Bit Port. (Mode 6B)


Figure 5b. Diagnostic Read - Compare Simulated Check Bits with Check Bits Generated from Data Stored in Previous Cycle


1) DIAGNOSTIC WRITE: WRITE HIGHER DATA BYTE TO CHECK BIT BUS (MODE 2)
2) TRANSFER HIGHER DATA BYTE TO SYNDROME BUS (MODE 2, PREVIOUS CYCLE LATCHED ALL ' 1 's IN DIL TO MAKE CG=0)

Figure 5c. DP8400: Mode 2


Figure 6. Error Logger Connected to DP8400 Syndrome Port

## Correcting Double Errors Using the Error Logger

It is possible to take the error logging function one stage further. As described so far, the error logger has been storing single errors (data bit or check bit). What if a double error is detected? If it is detected without any previous history at that address, one solution would be to perform a Double Complement to attempt to correct both errors. If this is not done, no useful information can be obtained. If both errors are corrected, the error logger records the syndromes of both, and tags whether they were both hard, or one hard and one soft. But, if there is a previous history at this address of a single error, then it is fair to assume that the second error has subsequently occurred. In this case, if the error logger could be made to inject the syndromes of the first error into the DP8400, the DP8400 would correct this error so that its DOL would then contain data with one error (if both errors are data bit errors). It is necessary at this point to wraparound DOL back to DIL and allow the DP8400 to correct the second error. This approach is much faster than the Double Complement approach and at the same time offers full error logging capability.

## Any Double Error Correction Using The Double Syndrome Decode Approach

The data sheet shows how the DP8400 can perform double error correction using the Double Complement Approach, provided at least one of the errors was hard. For very large memories, this may not be adequate, as some systems will require total double error correction capability - quickly, without having to wait two additional memory cycles. Some of these systems will also required triple error detect capability. Fortunately, the matrix of the DP8400 has been configured to allow both of these capabilities. Most modern error detection/ correction matrices use a modified version of Hamming's original code. 'The Hamming code allows single errors to be corrected, however, two errors may not be detected as such. For 16 data bits, five check bits are required. Modified Hamming codes allow double error detect capability, as well, by arranging that the Exclusive-OR of the syndrome words of any two bits in error produces an even parity syndrome word. A parity check on the syndrome bus will, therefore, indicate two errors (or no error, but in this case, the Any Error flag will be inactive). For 16 data bits, six check bits are required for single/double error detect and single error correction capabilities.

The DP8400 has a matrix that goes one step further by using a version of the Nelson code. This costs no additional on-chip gates to those required for a Modified Hamming code. To be able to correct any two errors, it is necessary to be able to determine their location, and no present version of the Modified Hamming code is able to do this. There are matrices that do exist that can generate 12 check bits from 16 data bits (or 14 check bits from 32 data bits) for writing, and then generate 12 (or 14) syndrome bits when reading, so that the location of both errors can be determined and corrected. But, because most applications do not require this degree of integrity and associated expense, they are not very popular. It would be ideal if two DP8400s could be configured as in Figure 7a, with each generating a different set of check bits and a different set of syndrome bits so that the double syndrome word could be unique and decodable for any two bits in error. Fortunately, National Semiconductor has achieved this by incorporating a feature called the Rotational Syndrome Word Generator, which uses rotated data to the secondary DP8400.

The primary DP8400 generates check bits when writing, and syndrome bits when reading, as in a normal 16-bit system. But the data port of the secondary DP8400 receives data shifted by a number of bits, usually one bit. In other words, for this secondary chip, system data bit 0 connects to DQ1, system data bit 1 to DQ2, etc. Each DP8400 has its own dedicated six memory check bits, which are obviously different from each other due to the data shifting on the secondary DP8400. The Nelson code is such that during a read, not only does each DP8400 generate a different set of syndrome bits, but the double syndrome word (comprising 12 bits for 16 data bits) is unique for any two bits in error. It is necessary to be able to output these syndromes as they occur and to do this, $\overline{\text { OES }}$ of both chips is set low during the time memory data is valid.

Now that we have a unique double syndrome word for any two bits in error, it is necessary to decode it to correct both errors. The easiest way to do this is to connect the double syndrome word to the address inputs of a registered PROM (a PROM with latchable data out) as shown in Figure 7 b . In this example, 12 syndrome bits require 4 k addressing capability, and 32 k registered PROMs will be made available soon. Some of the addresses of the RPROM will be used for double errors and each address will be unique for"any two bits in error. The


Figure 7a. 2 Different Generators
corresponding data out could, therefore, contain one of the syndrome words. Double errors may be caused by two data bit errors, a data bit and primary check bit error, a data bit and secondary check bit error, a primary and secondary check bit error, or two errors in either primary or secondary check bits. In these cases, if the RPROM address stores the syndrome word for one of the two errors, this will be available at the output of the RPROM when enabled.

First of all, this data must be latched in the RPROM register, and then the $\overline{\text { OES }}$ input to each DP8400 must be set high to deactivate the two syndrome output buffers. Next, the RPROM data must be enabled onto the primary syndrome bus'so the primary DP8400 can enter this syndrome word, representing one of the two bits in error with CSLE high. At the same time, the primary DP8400 must be set to mode 7 so that the syndrome word appears on the internal syndrome bus, replacing the generated syndromes. If $\overline{O L E}$ is now set from low to high, DOL will contain either one or no error, depending on where the two errors were located. In other words, the DP8400 has just corrected one of the errors. By setting $\overline{O L E}$ low, then disabling memory and enabling $\overline{\mathrm{OBO}}$ and $\overline{\mathrm{OB1}}$ of the primary DP8400, this data is output on the data bus and back into the DIL with DLE high. There is now only one data error, and this can be corrected by setting the DP8400 to normal read, mode 4.

Thus, both errors have been corrected at a fairly fast rate. For example, for a 50 ns RPROM, the total time to generate double syndromes, feed back a one-error syndrome word to the primary DP8400, correct it, wraparound, and correct again, may take less than 120 ns total.
Only a few of the addresses in the RPROM are required for double errors. Some double syndrome words represent single errors and triple errors. All single bit errors also produce a unique double syndrome word different from all'double bit errors.


Figure 7b

In fact, nearly all triple bit errors produce unique double syndrome words different from single and double bit errors. Those that do not produce unique double syndrome words, duplicate double syndrome words of other single, double, and triple bit errors; however, these comprise only about 5 percent of the total. We can say, therefore, that this approach will correct not only all double bit errors, but will detect 95 percent of all triple bit errors. Note that with error correction systems utilizing the modified Hamming code, the majority of triple bit errors are interpreted as single bit errors and falsely corrected as such. It is up to the designer to determine the chances of three errors occurring in a memory location, and the (likely) consequences that they will be falsely corrected. If this condition is undesirable, then the Double Syndrome Decode Method offers greatly enhanced integrity; in fact, if the three errors detected do have a unique double syndrome word, they can be corrected. As stated, no presently used Modified Hamming code offers a unique double syndrome word for multiple errors; this is only possible with a Nelson code. This example was largely for 16 data bits, but the idea will work for other data widths.

In the 16-bit example, the RPROM has to output only six bits representing the syndrome bits of a bit in error. This leaves two spare bits which can be used as flags, and the user can program his RPROM accordingly. One solution is to use these flags to indicate the type of action required - whether to correct at all, correct once, or correct twice by wrapping around.

## Block Diagram of the DP8400

This Application Note discusses first the single error correction, showing a simplified block diagram of the chip for both a write cycle to generate check bits, and a read cycle to detect errors and correct single bit errors.

The most important requirement when accessing memory is that these operations be performed with minimal memory delays. The DP8400, therefore, has been structured Internally to minimize series propagation delays through the chip. A full block diagram of the DP8400 is shown, and first impressions are that there might be excessive delays in the various paths due to the additional blocks that have been added to the basic functional block diagram. In fact, this is not the case, because the DP8400 has been configured in bipolar Schottky logic and uses the AND-OR-INVERT gate in many of the blocks. This type of gate structure is used in multiplexers, Exclu-sive-OR gates and fall-through latches. It is possible, therefore, to combine these functions into one wide gate, reducing the propagation delays through some of these blocks to that of one gate. For example, the check bit output latch COL receives its input from an Exclu-sive-OR gate followed by a multiplexer. These three functions can be combined into one wide gate, and this greatly reduces the time taken to generate check bits.

## The DP8400-A Versatile Error Checkerl Corrector for All Applications

It was shown earlier how the DP8400 was able to detect single and double errors, and correct single errors. For 8 -and 16 -bit systems, these could easily be accomplished with a minimum of extra circuitry. The DP8400 can also be used in complex high integrity systems. In fact, investigations are still progressing as to its immense capabilities. It is the only error correction circuit capable of these features, and yet it still provides very fast throughput. For these reasons, the DP8400 should become the industry standard error correction chip for the foreseeable future.

## DP8400s in 64-Bit Expansion

National Semiconductor
Application Note AN-308 Chuck Pham
June 1982

## Table 1. Data Bit Error to Syndrome-Generate Matrix, 64-Bit Configuration

The partial code of device 0 :
Error Locations (Data Bit Numbers)

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | $C 0$ |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | $C 1$ |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | $C 2$ |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | $C 3$ |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | $C 4$ |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | $C 5$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $C 6$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $C 7$ |.

The partial code of device 1:

| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | C 1 |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | C 5 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | C 6 |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | C 4 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | C 3 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | C 2 |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | C 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | C 7 |

The partial code of device 2 :

| 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | $\mathbf{4 7}$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | C 6 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | C 3 |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | C 5 |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | C 4 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | C 2 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | C 7 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | C 1 |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | C 0 |

The partial code of device 3:

| 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 60 | 61 | 62 | 63 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | C 4 |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | C 5 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | C 3 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | C 6 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | C 2 |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | C 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | C 1 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | C 7 |

check bits to be combined externally in the eight 74S280s' parity generators/checkers to produce eight composite check bits. Table 2 shows how these check bits are generated.

Table 2. Composite Check Bit Generation

$$
\begin{aligned}
& \text { Ccomp. } 0=\mathrm{C}(0) 0 \oplus \mathrm{C}(1) 1 \oplus \mathrm{C}(2) 6 \oplus \mathrm{C}(3) 4 \\
& \text { Ccomp. } 1=\mathrm{C}(0) 1 \oplus \mathrm{C}(1) 5 \oplus \mathrm{C}(2) 3 \oplus \mathrm{C}(3) 5 \\
& \text { Ccomp. } 2=\mathrm{C}(0) 2 \oplus \mathrm{C}(1) 6 \oplus \mathrm{C}(2) 5 \oplus \mathrm{C}(3) 3 \\
& \text { Ccomp. } 3=\mathrm{C}(0) 3 \oplus \mathrm{C}(1) 4 \oplus \mathrm{C}(2) 4 \oplus \mathrm{C}(3) 6 \\
& \text { Ccomp. } 4=\mathrm{C}(0) 4 \oplus \mathrm{C}(1) 3 \oplus \mathrm{C}(2) 2 \oplus \mathrm{C}(3) 2 \\
& \text { Ccomp. } 5=\mathrm{C}(0) 5 \oplus \mathrm{C}(1) 2 \oplus \mathrm{C}(2) 7 \oplus \mathrm{C}(3) 0 \\
& \text { Ccomp. } 6=\mathrm{C}(0) 6 \oplus \mathrm{C}(1) 0 \oplus \mathrm{C}(2) 1 \oplus \mathrm{C}(3) 1 \\
& \text { Ccomp. } 7=\mathrm{C}(0) 7 \oplus \mathrm{C}(1) 7 \oplus \mathrm{C}(2) 0 \oplus \mathrm{C}(3) 7
\end{aligned}
$$

## Notes:

Ccomp: composite check bit.
$\mathrm{C}(\mathrm{X}) \mathrm{N}$ : the partial check bit N of device X .
(Refer to Table 1 for clarification.)
To aid in fast error detection during memory read cycles, these composite check bits are complemented and written into memory along with the system data. If the system data has vacated the data bus, the Output Enables (OBO and OB1) must be set low so that the original data word with its eight composite check bits can be written into memory.

## Detection Mode (Figure 2)

In the Detection mode, again all the DP8400s are set to mode 0 , normal write, then the partial check bits derived from the memory data bits are generated in a manner similar to that described for the check bit generation mode. These partial check bits are then associatively compared with the memory check bits in the eight 74 S 280 s to produce eight external Composite Syndrome bits. As explained in the check bit generation mode, the composite check bits are complemented before being written into memory. This shows why complemented Composite Syndrome bits are produced instead of true composite syndromes. Then, if any bits on the Composite Syndrome bus go low, this will cause the 74 S30 NAND gate to go high, giving the Any Error indication. If there is no error, all Composite Syndrome bits remain high. These Syndrome bits are also latched into the 74ALS533 Octal D-type Transparent Latch (with inverted output). The composite syndromes are then fed into the syndrome ports of the DP8400s in different combinations for each, for error-type determination and/or error correction.

## Correction Mode: (Figure 3)

Upon receiving the Any Error indication during the detection mode, it takes an additional step to determine the error type and to correct a single data error. All the DP8400s should be set to mode 7 B (which is mode 7 with OES high), this mode enables the external syndromes directly to the Syndrome Generator (SG) and then the Data Error Decoder (DED) of each chip. For a single data error, the input syndrome will be unique for that error location; consequently, only one DP8400 can decode that error location and correct that bit. The other three do not indicate an error and do not change their data output latch contents. This corrected data can be output to the system data bus by means of $\overline{O B O}$ and $\overline{O B 1}$. The DP8400 that decodes the data error location will indicate a single data error, while all others indicate a check bit
error. If there was a single check bit error or a double bit error, then all the DP8400s will indicate a check bit error or a double bit error, respectively, through their error flags.

## An Example of a Single Data Error Correction

Assuming all zero data is to be written into memory, we obtain the following set of partial check bits for all DP8400s:

$$
\begin{array}{ll}
C 0=0 & C 4=0 \\
C 1=0 & C 5=0 \\
C 2=1 & C 6=0 \\
C 3=1 & C 7=0
\end{array}
$$

Note that each DP8400 contains the basic 16 -bit matrix (C0-C5). Therefore, the first six partial check bits are the same for all devices; only C6 and C7 are different. With the 64 -bit configuration using the above 64 -bit matrix, $\mathrm{C} 6=\mathrm{C7}=0$ (by connecting XP directly to $\mathrm{V}_{\mathrm{CC}}$ ) for the devices 0,1 , and 2 ; and $\mathrm{C} 6=\mathrm{C}=$ word parity (by leaving XP pin floating) for the device 3 . However, with all zero data, word parity is also zero (even parity). Therefore, the above partial check bits are obtained.

Using the formulas given in Table 2, the composite check bits are as follows:

$$
\begin{aligned}
& \text { Ccomp. } 0=0 \oplus 0 \oplus 0 \oplus 0=0 \\
& \text { Ccomp. } 1=0 \oplus 0 \oplus 1 \oplus 0=1 \\
& \text { Ccomp. } 2=1 \oplus 0 \oplus 0 \oplus 1=0 \\
& \text { Ccomp. } 3=1 \oplus 0 \oplus 0 \oplus 0=1 \\
& \text { Ccomp. } 4=0 \oplus 1 \oplus 1 \oplus 1=1 \\
& \text { Ccomp. } 5=0 \oplus 1 \oplus 0 \oplus 0=1 \\
& \text { Ccomp. } 6=0 \oplus 0 \oplus 0 \oplus 0=0 \\
& \text { Ccomp. } 7=0 \oplus 0 \oplus 0 \oplus 0=0
\end{aligned}
$$

Note that these composite check bits are complemented before they are written into memory. Thus, the memory check bits read later from memory are 1100 0101.

If an error has occurred in the data position 35 which is bit 3 of device 2, then the partial check bits $\mathrm{C}(3) \mathrm{N}$ produced during the detection mode are as follows:

$$
\begin{array}{ll}
C(3) 0=1 & C(4)=0 \\
C(3) 1=1 & C(5)=0 \\
C(3) 2=0 & C(6)=0 \\
C(3) 3=1 & C(7)=0
\end{array}
$$

The partial check bits of other devices are unchanged. Consequently, the newly generated composite check bits (Ccomp) and the total syndrome bits are:

| Newly Generated <br> Composite <br> Check Bits |  |  |  | Memory <br> Check Bits | $\overline{\text { Composite }}$ <br> Bit \# |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | $\oplus$ | 1 | $=$ | 1 |
| 1 | 1 | $\oplus$ | 0 | $=$ | 1 |
| 2 | 0 | $\oplus$ | 1 | $=$ | 1 |
| 3 | 1 | $\oplus$ | 0 | $=$ | 1 |
| 4 | 0 | $\oplus$ | 0 | $=$ | 0 |
| 5 | 1 | $\oplus$ | 0 | $=$ | 1 |
| 6 | 1 | $\oplus$ | 1 | $=$ | 0 |
| 7 | 1 | $\oplus$ | 1 | $=$ | 0 |



Figure 1. $\mathrm{E}^{2} \mathrm{C}^{2}$ Simplified Block Diagram -64-Bit Parallel Expansion, Check-Bit Generation


Figure 2. $\mathrm{E}^{2} \mathrm{C}^{2}$ Simplified Block Diagram -64-Bit Parallel Expansion, Error Detection


Figure 3. $E^{2} C^{2}$ Simplified Block Diagram -64-Bit Parallel Expansion, Error Determination


Figure 4. $E^{2} \mathrm{C}^{2}$ 64-Bit Parallel Expansion, Detailed Block Diagram


Figure 5. $\mathrm{E}^{2} \mathrm{C}^{2}$ 64-Bit Parallel Expansion,

The composite syndrome 11010000 is that of the error location 35. Since the syndrome is unique and fed reordered to each DP8400, only device 2 will recognize this syndrome pattern and complement its data bit 3 . Then the corrected data can be output to the system data bus when OB0 and OB1 of all four DP8400s go low. Devices 0,

1, and 3 all output the same data they received from memory. Only device 2 changes its (erroneous) data. Refer to Figure 6 below for the timing diagrams of a memory write and memory read cycle (detect then correct).


Figure 6A. $\mathrm{E}^{2} \mathrm{C}^{2}$ 64-Bit Parallel Expansion Memory Write Cycle


Figure 6B. $\mathrm{E}^{2} \mathrm{C}^{2}$ 64-Bit Parallel Expansion Memory Read Cycle (Detect Then Correct)

# ERROR CORRECTION THE HARD WAY 

# A double complement correct cycle in an ECC system forms a sophisticated double-bit error correction and management system 

by Bob Nelson

TThe use of parity, the most common error detection method, can be expanded from simple error detection in data words to the correction of single-bit errors by means of a double complement correct cycle. The double complement method can also be used to advantage in combination with error checking and correction systems to detect and correct hard and soft combinations of double-bit errors, provided no more than one of such errors is soft. In addition, this technique points the way to more sophisticated double-bit error correction and error management systems.

A parity bit is assigned a value of 1 or 0 on the basis of the number of 1 s in the data word. The value of the parity bit depends on whether the parity system chosen is odd or even. Thus, in an odd parity system, the sum of the 1 s in the data word and the parity bit will always be odd, whereas in an even parity system, the sum of the 1 s in the data word and the parity bit will always be even (Fig 1). All examples in this discussion, except for those in Fig 1, use odd parity. A single parity bit can be used to detect a single-bit error occurring during a memory read cycle, and the technique can be expanded to provide even further error handling.

## Parity error detection and correction

During a memory write, the parity bit which is created as a result of the data is written to the memory along with the data word for storage. When a read cycle occurs, parity generation is again performed on the data word, creating a new parity bit, which is then compared with the original parity bit read from memory. If a difference exists between the two parity bits, an error has occurred. Although this error cannot be located with the information given, and may have occurred in any bit lo-

[^42]| Data Wora | Parity | Number <br> of 1 s | System |
| :---: | :---: | :---: | ---: |
| 10001010 | 1 | 4 | even |
| 10001010 | 0 | 3 | odd |
| 01101001 | 1 | 5 | odd |

Fig 1 Odd and even parity, Value of parity bit is generated to satisfy chosen parity system (even or odd) so that sum of all 1s, including parity bit, will conform to even or odd parity system
cation in the data word or even in the parity bit, if it is a hard error, its, location can be determined through the use of additional memory cycles.

If an error is detected during a memory read cycle, a simple procedure called the double complement method will determine if the error is hard, and, if so, correct it. The method includes a routine during which the suspect data and parity bit are complemented and presented to the same location in memory for a write cycle. Following the write, a read cycle is performed, and if the error is a hard error, the memory will repeat it by providing the data with the error bit complemented again. After a second complement, the data will be correct. At the end of such a correct cycle the memory contains the complemented data, and one additional write cycle must be performed to restore the data in memory (Fig 2).

During a double complement correct cycle involving a data word containing an even number of bit locations, the parity test is performed after the second read and before the second complement. If the error is hard, a parity error will once again be detected following the second read. If the error is soft, a parity error will not result following the second read. For data words containing an odd number of bit locations, parity testing

| 1 st write 1 st read $\mathrm{D} \rightarrow \overline{\mathrm{D}}$ 2nd write 2nd read $\overline{\mathrm{D}} \rightarrow \mathrm{D}$ | 110100110 original data <br> 11010111 O PE (parity error) <br> 001010001 data are complemented <br> 001010001 complemented data <br> 001011001 PE (parity error) <br> 11010011 O data are complemented <br> hard error location |
| :---: | :---: |

Fig 2 Hard error correction with parity. Single parity bit can be used to correct single-bit hard error with double complement method. On each memory read, original parity bit is read and new parity check is done on bits in data word. New parity bit is then compared with that read for validity


Fig 3 Even/odd word and hard/soft parity errors. Data words with even number of bits do not yield parity error on second read (a), nor soft error (b). Hard error, however, will be corrected
must be performed at different times during the correct cycle. In both cases, a double complement correct cycle can determine the type of error and, if it is hard, correct it (Fig 3).

If the bit in error is hard, the double complement correct can also be used to determine the bit's location in the data word. To do this, the data word and parity must be stored in a register when an error is detected. At the conclusion of the hard error correcting cycle, the location of the failing bit is determined by comparing the correct data with the contents of the register (Fig 4).

Thus, the use of a single parity bit not only makes it possible to deduce the error type, but also to locate and correct hard errors. This technique is useful for low cost terminal and word processing systems since, where retry is acceptable, the small amount of additional hardware

## ...the double complement method...also points the way to more sophisticated double-bit error correction and error management systems.

required can often eliminate the cost of an unscheduled service call. If a hard error can be detected, a double complement correct cycle will correct it, and the tech-


Fig 4 Locating hard errors with parity. Use of register for temporary storage enables double complement cycle to locate single hard error
nique combined with an error checking and correction (ECC) system can also provide extended error correction capability when hard errors are involved.

## ECC and double complement

The double complement method in combination with an ECC system can correct additional errors, both hard and soft. The ECC system under discussion here uses the code implemented by National Semiconductor in the DP8400 ECC device (Fig 5) to perform 1-bit error correction and 2-bit error detection. In an ECC system for 16-bit data words, such as the one discussed here, six parity bits are generated. Each of the parity bits is assigned a value as a function of the sum of the $1 s$ in a


Fig 5 Check bit generator for data words. Code used is that implemented in National Semiconductor's DP8400 ECC device
unique combination of selected bits in the data word. Partial word parity bits in an ECC system are referred to as check bits. For simplicity, odd parity will be used in the examples, although in most ECC systems, including those implemented with the DP8400, a combination of
$\begin{array}{llllllllllllllll} & 1 & 1 & 1 & 1 & 1 & 1 \\ 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 0 & 1 & 2 & 3 & 4 & 5\end{array}$


Fig 6 Error check bits are generated by presenting the data word to ECC code matrix and noting corresponding 1s. In first row, bits 5 and 9 correspond with is in matrix. Thus, to maintain odd parity LSB of check bits is set to 1
odd and even parity is used to improve memory diagnostic capabilities.

An ECC code forms a matrix (Fig 6) to which a data word can be presented for the generation of check bits. Given a data word, such as 0000010001000000 , and the uppermost horizontal row of the matrix in Fig 7, check bit 0 is to be assigned a value based on the sum of corresponding 1 s in that row and the data word. Using odd parity, the corresponding 1 s in locations 5 and 9 dictate

| Write | 000000100010000000 | 000101 |  |
| :--- | :--- | :--- | :--- |
| Read | 00000100010100000 | 000101 | error in 11 |
| Generate | 00000100010100000 | 010110 | new check bits |
| XOR check bits |  | 010011 |  |
|  |  |  | syndrome bits |

Fig 7 Generating syndromes for locating error. Syndrome word is result of exclusive OR (XOR) of error check bits. No-error condition would result in syndrome word of all 0 s
a value of 1 for the parity bit. For check bit 1 , the selected location of correspondence is 9 only. Check bit 1 is assigned a value of 0 for odd parity. The complete set of check bits for this particular word is 000101 ( 05 HEX).

After check bit generation, the data and check bits go to the memory. During the read a new set of check bits are generated and compared against the check bits read from memory. The results of this check bit compare, an exclusive OR (XOR) function, are the syndromes (Fig 7). The single error indicating syndrome word is unique and is interpreted by the syndrome decoder to indicate the column in the matrix corresponding to the error location. The matrix or code is therefore a check bit generator for data, but a syndrome generator for error locations.

## The...method in combination with an ECC system can correct additional errors, both hard and soft.



Fig 8 Correction of hard and soft errors. In the case of data word with one hard and one soft error, double complement method has corrected hard error and determined existence of soft error, which is then located by syndrome word and can be corrected

The check bits, or partial word parity bits, generated by modified Hamming codes and the code used in the DP8400, are also capable of providing complete error reporting. Since the single error reporting syndrome words contain an odd number of 1 s and the total number of 1 s is greater than one, 2-bit errors can easily be distinguished from a 1-bit or detectable triple-bit error. The DP8400 monolithic ECC device performs this error determination by counting the number of 1 s in the etror indicating syndrome words. When no error exists, the syndrome word contains no 1 s , and when a single check is in error, a single 1 is present in the syndrome word. When an odd number of data bits are in error, the number of 1 s in the syndrome word is odd and greater than 1 ( 3 or 5 in this example); if an even number of bits are in error, the syndrome word contains an even number of 1s greater than $0(2,4$, or 6$)$.

An ECC system implemented with the DP8400 can, at minimum, detect $100 \%$ of 2 -bit errors; all of these errors are correctable if no more than one of them is soft. The device has complement write and read modes to allow the double complement correct technique to be used with no additional hardware, and other ECC devices can be used with additional components to implement the function.

In Fig 8, a soft error exists in location 5 and a hard error in location 9. During a memory read, the generated

## The matrix or code is... a check bit generator for data, but a syndrome generator for error locations.

syndromes are the XOR of the single error that indicates syndrome words representing the error locations. $110001(+) 001011=111010[31(+) 0 B=3 A$ HEX $]$. Since a double error is indicated-an even number of 1 s in the syndrome word-the data and check bits are complemented and placed in the output registers for presentation to the memory. After the memory write and subsequent read, the new data are complemented and stored in the data input latch. The error in location 5 remains in the data. A new set of check bits is generated from the data in the data input latch and compared with that in the check bit input latch, producing the syndrome word 110001 (31 HEX), which corrects the remaining error.

A detected double-bit error followed by a double complement correct cycle is properly reported as to initial error type. If the detected errors were both soft, for example, no change would occur in the data or check bit, and the ECC device error flags would again report a double-bit error. If, after the second read and complement, the error flags still report a single-bit error, the hard error (of a hard and soft combination) has been corrected and only the soft error remains. Of course, the single remaining error will be corrected in the normal manner by the ECC device. In the case of a double hard error, the error flags will report a no-error condition following the second read cycle, indicating that both errors were corrected and that the data are valid.

SPECIAL REPORT OH MEMORY SYSTEMS DESIGN

# SIMPLIFICATION OF 2-BIT ERROR CORRECTION 

# Bit by bit, errors can be detected and eliminated through the use of an error matrix 

by Bob Nelson

acomputer-generated code, which generally obeys the rules attributed to the Hamming code and many of its variations, can be used to extend error detection and error correcting efficiency in an error checking and correction system. Such a code has been implemented by National Semiconductor on the DP8400, an expandable error checking and correction device packaged in a 48 -pin dual inline package. The DP8400 can be used in a minimum hardware implementation of a 2 -bit error correction system which will serve as an introduction to the rotational syndrome word generator, and also lead the way to expanding the error correcting capabilities even further.

## Syndrome words

The code used in an error checking and correction (ECC) system designed to correct 1-bit errors and detect 2-bit errors for 16 -bit data words may be viewed as a $16 \times 6$ matrix (Fig 1). The matrix describes the error locations and the syndrome bit positions so that the upper left bit of the matrix defines the least significant bit (LSB) for both the error locations and the syndrome bit locations. Each vertical column of the matrix contains the syndrome word (syndrome bits) for that error location in

[^43]the data word. For any number of errors, the syndrome word generated by presenting the data word to the matrix is the exclusive OR (XOR) of the syndrome words defined by the error positions. To correct an error, the location of the error must be uniquely identified, and thus the 16 vertical columns must each be unique. A modified Hamming code generates a unique syndrome word for every possible data bit error location and hence may be referred to as a syndrome word generator.

Using syndrome words containing an odd number of 1 s is the most common "modification.' to the Hamming code. By ensuring that the syndrome words (vertical columns in the matrix) contain either three or five 1s, all applicable error conditions may be defined by counting the syndromes. The absence of a syndrome (ie, a syndrome containing all 0 s and no 1 s ) indicates no error; an odd number greater than one ( 3 or 5 in this case) defines the location of a single-bit error. Any simultaneous double error will provide a syndrome word containing an even number of 1 s greater than zero, while a single 1 in the syndrome word is indicative of a failure in the check bit portion of memory.

The rotational syndrome word generator described here also contains an odd number of 1 s in each syndrome word. One additional characteristic common to both the Hamming code and most of its modified versions is that byte parity is an integral part of the matrix itself. However, the code implemented in the DP8400 ECC device and discussed here does not consider byte parity, or word parity, as a part of the code itself.

A 2-bit error correction system may be implemented in either of two ways. A code designed to allow 2-bit error correction may be used, or an existing single-bit error correct code may be extended by adding a second, different code which will ensure that each syndrome

[^44]

Fig 1 DPs400 generates unique syndrome word to indicate single-bit error position. Generated syndrome word containing all 0 s means there is no error in data word.
word generated for any two error locations will be unique. Thus, a secondary, and different, $16 \times 6$ matrix connected to the primary matrix to form a $16 \times 12$ matrix will allow double-bit error correction if the XOR of the two 12 -bit syndrome words produces a unique word for any two error locations.

## Second matrix

The definition of an ECC matrix requires specifying a correspondence between error locations and syndrome words that defines the error location for each set of single-error syndromes. If a matrix is resequenced such that any error location corresponds to a syndrome word different from the original (primary) matrix, a second matrix has been created. For a 16-bit ECC matrix, 16!, or $2.092279 \times 10^{\wedge} 13$, different codes exist. If a second code exists such that when it is combined with the first code (each containing the same syndrome words, but in a different sequence), a unique, larger syndrome word is generated for any two error locations, then an expandable code has been created (Fig 2).

The matrix, or code, used in the DP8400 device is defined such that if a second matrix, identical to the first but shifted by one bit position, is combined with the first, it would form just such a larger matrix. This matrix is fully rotational in that the secondary matrix need only be rotated, or shifted one error bit position to the left or right with respect to the primary matrix, to form larger, unique syndrome words regardless of the assigned correspondence of the primary matrix.


Fig 2 Code in DPs400 can be expanded by adding second device with code shifted by one bit position. Note that bottom six bits of each column are identical to top six bits in column to immediate right.

Implementation of this code in the DP8400 allows the data word size to be extended beyond 80 bits, using one device for each additional 16 -bit word or portion thereof. The code function as a rotational syndrome word generator exists for all these defined word widths (Fig 3).
In addition to the rotational syndrome word generator, the DP8400 has two important features that permit an easy implementation of a 2-bit error correction system. During a memory read, the error indicating syndromes can be accessed directly by outputting them to the syndrome input/output (I/O) ports; syndrome can also be presented to the syndrome I/O ports to be xORed with the internally generated syndromes inside the DP8400. The internal syndrome decoder is provided with the result.

$$
\begin{aligned}
& \text { Error locations } \longrightarrow 0 \text { and } 1 \\
& \begin{array}{c}
\text { produce }
\end{array} \\
& H E X \text { syndrome word } \longrightarrow E 34(+\mid A 78=44 C \\
& \text { but } \\
& \text { Error locations } \longrightarrow 2 \text { and } 4 \\
& \text { produce } \\
& H E X \text { syndrome word } \longrightarrow 1 E 9 ~(+) C 65=D 8 C
\end{aligned}
$$

Fig 3 Unique syndrome is produced for each pair of error locations which is XOR of the locations. That syndrome can be decoded to identify pair in error.

If, for example, the internally generated 2-bit error syndromes are XORed with externally provided syndromes, representing one of the bits in error, the resulting syndromes representing the unknown error will be presented to the internal syndrome decoder. Once the unknown error is corrected, the data can be output to the data bus. The apparently correct data return zero syndromes (those containing all 0 s ) which, when XORed with the syndromes being injected, produce the syndromes representing the unknown error and present them to the syndrome decoder. This second error can then be corrected.

## Using syndrome words containing an odd number of ls is the most common 'modification'' to the Hamming code.

As described, the DP8400 is implemented for a 16-bit system. This 'primary" ECC device will provide at its syndrome I/O pins the primary, or least significant six, syndrome bits of an extended matrix ECC system. A "secondary" ECC device is interfaced to the memory system with the data pin-to-system data bit correspondence rotated by one bit position, thus producing the extended matrix just described. The second device requires a second set of check bits; these secondary, or most significant six, syndrome bits are provided by the second DP8400.

The resulting 12 -bit syndrome word can be externally decoded to provide the syndromes to be injected to effect 2-bit error correction. In system use, the externally decoded syndromes will be stored in a register. After the syndrome I/O port of the primary ECC device has been "turned around," the register outputs are enabled to allow syndrome injection.

Each of the DP8400 devices provides a set of error flags. Since each device maintains an independent check bit field in memory, errors occurring within a given check bit field are easily and quickly determined. If the errors, regardless of number, are confined solely to the check bit field of one of the devices, a no-error condition will be indicated.
The syndrome word generated by this system is unique for any combination of 2 -bit data errors; both devices see an even number, greater than zero, of 1 s in the syndrome word (Fig 4). For 2-bit errors involving one data bit and one check bit in either the primary or secondary check bit fields, the DP8400s report an even, greater than zero, and odd number of 1 s in the syndromes; again, the syndromes are unique. The remaining type of 2-bit error, that in which both errors occur in either the

| Location/Error Data Sec Prim |  |  | Syndromes |  | Location/Error Data Sec Prim |  |  | Syndromes |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Sec | Prim |  |  |  |  | Prim |
| 2 | 0 | 0 | even | even | 1 | 0 | 1 | odd | even |
| 1 | 1 | 1 | even | even | 2 | 1 | 0 | odd | even |
| 1 | 0 | 0 | odd | odd | 0 | 1 | 2 | odd | even |
| 0 | 1 | 1 | odd | odd | 1 | 1 | 0 | even | odd |
| 3 | 0 | 0 | odd | odd | 2 | 0 | 1 | even |  |
| 1 | 0 | 2 | odd | odd | 0 | 2 | 1 | even |  |
|  | 2 | 0 | odd | odd |  |  |  |  |  |

Fig 4 Number and type of errors can be determined by looking at combination of even or odd numbers of 1 s in the primary and secondary check bit fields.
primary or secondary check bit fields, produces its own unique syndrome word. However, since one DP8400 reports an even number of 1 s in its syndrome word and the other reports all 0 s , the data are known to be valid. In addition, in this particular 2-bit error correct system, nearly half of the 3 -bit errors result in unique syndrome words and are therefore correctable as well.

## Decoding the syndromes

A programmable read only memory (PROM) or electrically programmable read only memory (EPROM) is required as an external syndrome decoder for this 2-bit error correction system. The PROM address inputs are provided by the 12 syndrome bits generated by the two ECC devices. The least significant six bits of the PROM output byte provide, when required, the syndrome bits for subsequent injection into the primary DP8400. The remaining two bits of the PROM output byte provide flags defining the type of error and the contents of the six LSBS of the PROM output byte [Fig 5(a)].
The DP8400's error flags provide initial error determination; if an error that is not a single-bit error occurs, the external syndrome decoder will provide further error determination. Some types of error do not require syndrome injection and are referred to as "zero-pass" correctable errors. An example of such an error is one with a data bit and a secondary check bit in error. This type of error is corrected by the primary ECC device. An error type that requires "one-pass" correction is one with two data bits in error. In this case, syndromes representing a known error are injected into the DP8400,
allowing correction of the unknown error. The remaining single error is then corrected.

The remaining error type, the "two-pass" error, can sometimes be a correctable 3-bit error. The syndromes representing a 2 -bit error condition are injected, allowing correction of one error. The remaining 2 -bit error produces a new set of syndromes which requires external (second-pass) decoding to produce a set of
MSB
MSB
$00 \times \times \times \times \times \times 1$ pass correctable
$01 \mathrm{X} \cdot \mathrm{X} \times \mathrm{X} \times \mathrm{X} 2$ pass correctable
$0 \times \times \times \times \times \times \times \quad$ bits 0 to $5=$ syndromes
$10 \times \times \times \times \times \times \quad$ not correctable
$11 \times \times \times \times \times \times \quad 0$ pass correctable
$1 \times \times \times \times \times \times$ bits 0 to $5<>$ syndromes
(a)
MSB LSB
76543210
$1 \times \times \times \times \times \times 1$
$1 \times \times \times \times \times 1 \times \quad$ secondary check bit(s) in error
$1 \times \times \times \times 1 \times \times \quad \times \quad$ data bit(s) in error
$1 \times \times 00 \times \times \times 1$ bit in error
$1 \times \times \times 1 \times \times \times 2$ bits in error
$1 \times 10 \times \times \times \quad 3$ bits in error
$1 \times \times 11 \times \times \times 4$ or more bits in error
$\begin{array}{llllll}1 & 1 & 0 & \times & \times & \times \times \\ 1 & 1 & 1 & \times & \times & \text { output data from secondary ECC }\end{array}$
$111 \times \times \times \times \times \quad$ output data from primary ECC
(b)

Fig 5 When a PROM is used as external syndrome decoder, its output byte can supply additional data about the error and how it is to be most efficiently corrected.


Fig 6 A 2-bit ECC system can be implemented with two DP8400s, a $\mathbf{4 k}$-byte PROM for external syndrome decoding, and a register for temporary storage of syndromes error data. Note that the altered sequence of the lines from the secondary DP8400 reflects the bit rotation needed to expand the unique matrix.


1830 FOR $F=52$ TO 611
1840 IF $\operatorname{ROM}(\mathrm{F}, \mathrm{l})=\mathrm{ROM}(\mathrm{X}, \mathrm{l})$ THEN $\mathrm{A}={ }^{\prime \prime} \mathrm{c} ": \mathrm{E} 2=\mathrm{E} 2+1: \operatorname{GOTO} 1860$ ELSE NEXT F
1850 IF $\operatorname{ROM}(E, 1)=\operatorname{ROM}(X, 1)$ THEN $A S=" c ": E l-E 1+1$ ELSE NEXT E
$1860 \mathrm{HS}=\mathrm{HEX}(\operatorname{ROM}(\mathrm{X}, \mathrm{l})): \operatorname{IF} \operatorname{LEN}(\mathrm{H} \$)=2$ THEN H\$=" $0^{\prime \prime}+\mathrm{H} \$$
1870 LPRINT HS;AS;:X=X+1:AS=" ":NEXT C:LPRINT USING "\#\#\#\#";B
1880 NEXT B:LPRINT:LPRINT:NEXT A
1890 LPRINT" 240 ONE DATA, TWO PRIMARY CHECK errors are possible."
1900 LPRINT El;"ONE DATA, TWO SECONDARY CHECK errors are not correctable."
1910 LPRINT E2;"THREE DATA BIT errors are not correctable."
1920 LPRINT"100 PERCENT DETECT - ";100* ( $240-$ El-E2 $) / 240)$;"PERCENT CORRECT"
1930 FOR $A=1$ TO 4:LPRINT:NEXT A:EB=EB+El+E2:El=0:E2=0
1940 LPRINT"ONE DATA, TWO SECONDARY CHECK ERROR SYNDROME MAPS":LPRINT
1950 LPRINT:FOR $A=0$ TO 4:LPRINT"SECONDARY check bit";A:LPRINT
1960 FOR $\mathrm{F}=0$ TO 15:LPRINT USING "\#\#"; F;:LPRINT" ";:NEXT F:LPRINT:LPRINT
1970 FOR B=A+1 TO 5:FOR C=C TO 15:FOR E=612 TO 851
1980 FOR $\mathrm{F}=52$ TO 611
1990 IF $\operatorname{ROM}(F, 1)=\operatorname{ROM}(X, 1)$ THEN $A S=" c ": E 2=E 2+1: \operatorname{GOTO} 2010$ ELSE NEXT F
$2000 \operatorname{IF} \operatorname{ROM}(E, 1)=\operatorname{ROM}(X, 1)$ THEN $A S=" c ": E l=E 1+1$ ELSE NEXT E
2010 H\$=HEX $(\operatorname{ROM}(X, 1)):$ IF LEN $(H \$)=2$ THEN HS $=$ " $0 "+$ H\$
2020 LPRINT HS;AS;: $\mathrm{X}=\mathrm{X}+1: A \$="$ ":NEXT C:LPRINT USING "\#\#\#\#"; B
2030 NEXT B:LPRINT:LPRINT:NEXT A
2040 LPRINT" 240 ONE DATA, TWO SECONDARY CHECK errors are possible."
2050 LPRINT El;"ONE DATA, TWO PRIMARY CHECK errors are not correctable."
2060 LPRINT E2;"THREE DATA BIT errors are not correctable."
2070 LPRINT" 100 PERCENT DETECT - ";100* ( $240-$ El-E2 $) / 240) ; "$ PERCENT CORRECT"
2080 FOR A=1 TO 4:LPRINT:NEXT A:EB=EB+E1+E2:AS=" ":C0=1:Cl=64
2090 IF W=1 THEN PS="SECONDARY":S\$="PRIMARY":C0=64:Cl=1
$2100 \mathrm{X}=0:$ FOR $\mathrm{A}=0$ TO 15: $\mathrm{AD}=\operatorname{SYND}(\mathrm{A}): \mathrm{FOR} \mathrm{B}=0$ TO 5: $\mathrm{P}=\mathrm{C} 0^{\star} 2^{\wedge} \mathrm{B} \quad 1101 / 110$ - 96
2105 IF (AD AND $P$ ) $=0$ THEN $A E=A D+P$ ELSE $A E=A D-P$
$2110 \cdot \operatorname{ROM}(X, 1)=A E: X=X+1: N E X T$ B:NEXT A
2120 FOR A=0 TO 5:S=Cl*2^A:FOR B=0 TO 15:FOR C=B+1 TO 15 15 $210 / 201$ - 720
2130 AD=SYND(B) XOR SYND(C):IF (AD AND S)=0 THEN AE=AD+S ELSE AE=AD-S
$2140 \operatorname{ROM}(X, 1)=A E: X=X+1: N E X T$ C:NEXT B:NEXT A
2150 FOR A=0 TO 5: AD=Cl*2^A:FOR B=0 TO 4:AE=AD+C0*2^B 1012/021 90
2160 FOR $C=B+1$ TO 5: ROM $(X, 1)=A E+C 0^{\star} 2^{\wedge} C: X=X+1: N E X T: N E X T: N E X T$
2170 AS =** ":LPRINT"TWO DATA, ONE ";:LPRINT S\$;
2180 LPRINT" CHECK ERROR SYNDROME MAPS":LPRINT:LPRINT
2190' $\mathrm{X}=96: \mathrm{E} 0=0: \mathrm{El}=0: \mathrm{E} 2=0: \mathrm{FOR} \mathrm{A}=0$ TO 5:LPRINT S\$;
2200 LPRINT" check bit";A:LPRINT
2210 FOR F=1 TO 15:LPRINT USING"\#\#";F;:LPRINT" ";:NEXT F:LPRINT:LPRINT
2220 FOR $\mathrm{B}=0$ TO 14:FOR $\mathrm{C}=\mathrm{B}+1$ TO 15; FOR $\mathrm{D}=0$ TO 95
$2230 \operatorname{IF} \operatorname{ROM}(D, 1)=R O M(X, 1)$ THEN $A \$=" d \quad ": E 0=E 0+1: G O T O 2280$ ELSE NEXT D
2240 FOR G=96 TO 815:IF G=X THEN G=G+1

2260 FOR E=816 TO 905
2270 IF $\operatorname{ROM}(E, 1)=R O M(X, 1)$ THEN AS="c ": El+El+1 ELSE NEXT E
2280 H\$=HEX ( $\operatorname{ROM}(X, 1)): I F$ LEN(H\$) $=2$ THEN H\$="0" + H\$
2290 LPRINT H\$;AS;:X=X+1:AS=" ":NEXT C:LPRINT USING"\#\#\#\#"; B
2300 LPRINT TAB $((B+1) * 5+1)$; $:$ NEXT B:LPRINT:LPRINT:NEXT A
2310 LPRINT" 720 TWO DATA, ONE ";:LPRINT MID\$(S\$,1,3);
2320 LPRINT" CHECK errors are possible."
2330 LPRINT EO;"ONE DATA, ONE ";:LPRINT MID\$(P\$,1,3);
2340 LPRINT" CHECK errors are not detectable.": LPRINT El;"TWO ";
2350 LPRINT MIDS(PS,1,3);:LPRINT", ONE ";:LPRINT MID\$(S\$,1,3);
2360 LPRINT" CHECK errors are not correctable."
2370 LPRINT E2;"TWO DATA, ONE ";:LPRINT MID\$(S\$,1,3);
2380 LPRINT" CHECK errors are not correctable."
2390 LPRINT 100* ( $720-$ E0 $) / 720)$;"PERCENT DETECT - ";
2400 LPRINT 100* ((720-E0-E1-E2)/720);"PERCENT CORRECT"
2410 FOR A=1 TO 4:LPRINT:NEXT:EA=EA+E0:EB=EB+El:EC=EC+E2
2420 LPRINT"TWO ";:LPRINT MIDS(PS,1,3);:LPRINT", ONE ";:LPRINT MIDS(S\$,1,3);
2430 LPRINT" CHECK ERROR SYNDROME MAPS":LPRINT: LPRINT
2440 X=816: $\mathrm{E} 0=0: \mathrm{El}=0: \mathrm{E} 2=0: \mathrm{FOR} \mathrm{A}=0$ TO 5:LPRINT S S ;
2450 LPRINT" check bit";A:LPRINT
2460 FOR $F=1$ TO 5:LPRINT USING "\#\#"; F;:LPRINT" ";:NEXT F:LPRINT:LPRINT
2470 FOR B=0 TO 4:FOR C=B+1 TO 5
2480 FOR D=96 TO 815:IF ROM(D,1)=ROM(X,1) THEN AS="c ":El=El+1 ELSE NEXT D
2490 H\$=HEX $(\operatorname{ROM}(X, 1)):$ IF LEN(H\$) $=2$ THEN H $\$=" 0 "+$ H\$
2500 LPRINT H\$;A\$;:X=X+1:A\$=" ":NEXT C:LPRINT USING"\#\#"; B
2510 LPRINT TAB ( $(\mathrm{B}+1) * 5+1)$; NEXT B:LPRINT:LPRINT:NEXT A:LPRINT" 90 TWO ";
2520 LPRINT MIDS (PS,1,3);:LPRINT", ONE ";:LPRINT MIDS(S\$,1,3);
2530 LPRINT" CHECK.errors are possible.": LPRINT El;"TWO DATA, ONE ";
2540 LPRINT MID\$(S\$,l,3);:LPRINT". CHECK errors are not correctable."
2550 LPRINT" 100 PERCENT DETECT - "; 100*((90-El)/90);"PERCENT CORRECT"
2560 FOR $A=1$ TO 4:LPRINT:NEXT A: $\mathrm{EA}=\mathrm{EA}+\mathrm{EO}: \mathrm{EB}=\mathrm{EB}+\mathrm{El}: \mathrm{EC}=\mathrm{EC}+\mathrm{E} 2$
2570 IF $W=0$ THEN $W=1$ :GOTO 2090
2580 FOR A=1 TO 4:LPRINT:NEXT
2590 LPRINT" 3290 THREE BIT ERRORS (all types) are possible."
2600 LPRINT EA; "of these errors cannot be detected."
2610 LPRINT EB+EC; "of these errors cannot be located."
2620 LPRINT 100* ((3290-EA)/3290);"PERCENT DETECT - ";
2630 LPRINT 100*( $(3290-E A-E B-E C) / 3290) ; "$ PERCENT CORRECT"
single-bit error syndromes. The error status at this point is that of a "one pass" error, and correction proceeds accordingly.

When a zero-pass error or a noncorrectable error occurs, the six LSBS from the PROM provide additional information. For example, a hexadecimal coded output from the PROM [Fig 5(b)] defines a 2-bit error in which one bit in error is a data bit and the other a primary check bit. The primary ECC device detects a 2 -bit error while the secondary device detects only the data bit in

> Some types of error do not require syndrome injection and are referred to as 'zero-pass" correctable errors.

error. Bit 5 of the PROM output directs the secondary device to output corrected data to the system. In most cases, bit 5 is a 1 , and corrected data are output from the primary ECC device. Bits 0 through 4 of the PROM output define the error type and the number of bits in error (Fig 6) when the MSB (bit 7) is a 1 . When the MSB is a 0 , syndromes are required for correction, and bits 0 through 5 represent those syndromes.

The first of the two programs provided here is called "DC16AROM.BAS," and is a listing in hexadecimal representing the contents of the syndrome decoding PROM. The file may be presented to an output port for loading a PROM programmer if minor program changes are made. The second program, called "DC16AMAP.BAS," generates all the required syndrome maps, which include flags for all correctable 3-bit errors. These programs were written in Microsoft Basic and are compilable.

# EFFORTLESS ERROR MANAGEMENT 

# Basic application of error management techniques is based on error history, including the double complement error correction cycle 

by Bob Nelson

When implemented only in hardware, error management is generally limited to simple error logging. In most systems, error logging hardware is designed to capture the location of one error and use this information for maintenance purposes. In more sophisticated systems, however, software extends the error management function: after hardware obtains error information, data are accumulated on disk to expand storage capacity for information relating to error locations. Beyond the error information storage function of error management, which is useful for maintenance, some systems implement a correction procedure based on error history. If two errors occur in a memory word where an error has previously occurred, it is likely that both errors can be corrected. The basic error management system described in this article will provide a high correction rate for all 2-bit errors, except when two soft errors simultaneously occur in a memory word with no error history.

## Error management system

The error management system comprises the central processing unit (CPU), the system memory, an error checking and correction (ECC) device, and an error management unit (EMU). The CPU is a 16 -bit machine

> Bob Nelson is responsible for digital systems applications and new product definition at National Semiconductor Corp, 2900 Semiconductor Dr, Santa Clara, CA 95051. His engineering career began at the Burroughs Corp, where he worked on semiconductor memory systems and system interface design for large mainframe computers. Mr Nelson completed his basic engineering studies at Citrus College, Azusa, Calif, following undergraduate work at Pasadena City College.
and requires commensurate memory. Actual memory, including the six check bits that the ECC device requires, is 22 bits wide. The ECC device is based on the DP8400 monolithic ECC unit manufactured by National Semiconductor. The EMU is a hypothetical device that can be implemented in hardware, partially or entirely, depending on system requirements.

The DP8400 provides several functions and features that allow easy implementation of a minimum hardware error management system. Error indicating syndrome words must be available to the EMU directly and syndrome injection capability must exist. (See "Simplification of 2-Bit Error Correction,'" Jan 1982, pp 127-136, for a discussion of the DP8400's syndrome input/output ports.) The DP8400 also provides the hardware required to perform a double complement correct cycle. Error flags must be provided to discriminate between 2-bit and detectable 3-bit errors; the DP8400 provides three such flags to include this function.

Vertical columns in the matrix shown in Fig 1 represent the single data bit error indicating syndrome words. A double data bit error syndrome word results from exclusive ORing (XOR) the two single-bit error indicating syndrome words that correspond to the bit locations in error. A detectable triple data bit syndrome word is any one of the ten syndrome words, not included as part of the matrix, which contains either three or five 1s. Syndrome words that represent check bit errors contain 1s in the syndrome word bit positions corresponding to the check bits in error, and 0 s in the remaining bit positions. An error condition involving the data and check bit fields provides a syndrome word that represents the data bit(s) in error, XORed with a syndrome word representing the check bit(s) in error.

## Error management unit

The EMU is memory intensive and uses memory in the form of an associative stack. Three fields constitute each of the 16 words in the stack: the 8-bit address field, which is the associative portion of the word; the 2-bit

Fig 1 DP8400 syndrome word generator. Presenting errors to unique matrix produces syndrome words.
tag field; and the 6-bit syndrome field (Fig 2). The pointer addresses the stack. The EMU also contains a syndrome comparator, a temporary syndrome register, and a tag bit attribute register and comparator. The EMU monitors most ECC flags and provides flags of its own both to the ECC device and to the CPU; monitoring the memory address and comparing that address to the


Fig 2 Associative stack organization. Of 16-bit address, eeight address bits are most significant bits. Tag bits indicate type of error, and syndrome bits contain syndrome word.
stack's address field is a major function of the EMU. When the "stack full" flag is off, however, the number of words in the match area is limited by the location of the stack pointer. If a match occurs, ie, if the current memory address is an address at which an error occurred previously, the information obtained from the previous error can be used to correct more than one error bit. Each EMU function will be defined in a subsequent section of this article.

## Single-bit error: first occurrance

Absence of a match, accompanied by single-bit error indicating flags, defines the first occurrence of such an


Fig 3 Tag bit field of stack indicates error type for more efficient processing by error management system. Tag bit field could be extended in other systems to provide more error information. error in the current address. The error may be in the data bit or check bit field of memory. Error address, tag bits (Fig 3 ), and single-bit error indicating syndrome word are stored in the EMU stack. Tag bits are assigned a value of 00 , indicating a soft single-bit error. The stack pointer is then incremented and the ECC device corrects
the single-bit error in the usual way. Stored syndromes contain an odd number of 1s. In Fig 4, data bit 5 fails at memory address 52 HEX, check bit 3 fails at address 45 HEX, and data bit 9 fails at address C7 HEX. Since the errors have not occurred previously at these addresses, they are given a tag bit value of 00 . Logging errors should not impact the speed or function of the ECC system in performing single-bit error correction.

## Double-hit error: first occurrence

When a double-bit error occurs at an address with no error history, the EMU exercises the only available option, a double complement correct cycle. As the ECC device enters the complement write mode, the syndrome word that represents the double-bit error condition is stored in the temporary syndrome register. Then the ECC system performs a double complement correct cycle to generate a second set of error flags. If two soft errors caused the initial indication of a 2-bit error, the second set of error flags will also indicate two errors and represent a noncorrectable condition. Any double-bit error situation other than that of two soft errors will produce error flags that indicate a correctable condition at the conclusion of the double complement correct cycle.

## One hard and one soft

Error flags produced after the second complement of the double complement correct cycle indicate a single error if the initial error condition was one hard and one soft. At that point, the hard error will have been "corrected" and the remaining soft error indicated. The ECC device will generate a new single-bit error indicating syndrome word, which the EMU will XOR with the previously stored double-bit error indicating syndrome word. The result, which is the single-bit hard error indicating syndrome word, is stored in the stack.

To identify the bit as a single hard error, the tag bit field is set to a value of 10 . After the error information is stored, the stack pointer is incremented. The ECC device corrects the single error in the usual manner. The remaining soft error may be either a check bit error or a data bit error. Fig 5 illustrates a soft error in data bit location 2 and a hard error in data bit location 11. A double complement cycle corrects the error in location 11. Representing the soft error, a new syndrome word is then XORed with the original syndrome word to produce


Fig 4 Logging errors on emu stack. Single-bit errors occurring at addresses with no previous error history receive tag bit value of $\mathbf{0 0}$.


Fig 5 After correcting hard error in bit position 11 (a); system stores hard error syndrome on associative stack (b) and sets tag bit field to indicate single-bit hard error.


Fig 6 Contents of EMU's stack containing initial occurrence of each error type.
the syndrome word that represents the hard error. These hard error syndromes are stored as shown in Fig 6, which also shows the storage of a hard check bit error at address 6D HEX.

## Two hard

An ECC "no-error" flag, following a double complement correct cycle, indicates an initial error condition of two hard errors. Data following the second complement are correct; since no error exists, a syndrome word of all zeros is generated. The EMU will store the error address, the tag bits, and the contents of the temporary register. Tag bits will be given a value of 11 , indicating a doublebit hard error. The stored syndrome word is then XORed with the contents of the temporary syndrome register and the new syndrome word from the ECC device (as with a one soft/one hard error condition), and the stack pointer is incremented. In this example, the information obtained from a double-bit hard error at address 84 HEX, including a syndrome word of 101000 , is stored. A 2-bit error indicating syndrome word provides no information regarding the location of the errors. Errors in data bit locations 13 and 15, for example, produce the stored syndrome word as would errors in check bit locations 3 and 5. Fig 6 illustrates the contents of the associative stack portion of the EMU following the first occurrence of each type of error discussed. Word 5 in the stack represents the double-bit hard error.

## Logging the errors

As errors occur at new addresses, error data are stored in the stack and the stack pointer is incremented. When information is entered in stack word 15 a "stack full" flag is set. The stack full flag directs the pointer to the lowest word address location in the stack containing the value 00 in the tag bit field. After storing data, the stack pointer goes to the next highest word address location that contains a 00 in the tag bit field. The stack contains the most recent error addresses at which single-bit soft errors occurred and all addresses at which firm or hard errors occurred. When no tag bit field contains 00 , the "overflow' flag is provided and no additional stack storage occurs. However, logged error information is available to the system. One of the DP8400 modes, for example, allows data to be provided to the syndrome input/output ports and output through the data input/ output ports, a capability that allows the error information to be dumped to the system disk for an additional level of storage. In another mode, the DP8400 can internally transfer data from the data input to the syndrome output, allowing the stack to be loaded from the system disk via the data bus.

Error locations are stored in real time by the logging procedure. Error resolution is defined by the correspondence of the memory address bits to the EMU address inputs. The EMU described here has eight address inputs that allow chip level error resolution in a 1M-byte memory system when 64 k -bit dynamic random access memories are used. Since the EMU does not monitor the least significant eight memory address lines, error informationspecifically the address and syndromes as stored in the EMU-represents a memory chip location. If a "read error" match occurs, only the tag bits and/or the stored syndrome word may be updated. Therefore, each unique error address can exist in a single stack location. Each stored word location defines one defective bit (chip) location if the syndrome word indicates a single-bit error. In some cases, the error information will represent two hard errors, which normally cannot be located.

## Relocating the errors

In response to new error information, it may be desirable to change the error locations as defined by the syndrome words stored in the EMU. If a single-bit error is accompanied by an address match and tag bits representing a stored single-bit soft error, but if the syndrome comparison indicates that a different bit is in error, the


Fig 7 Errors for syndrome injection in order of probability. Syndrome injection in the DP8400 allows faster correction than double complement method. syndrome field of the matching stack word should be changed to the new syndrome word. The ECC will correct the single-bit error in the normal manner, and the most recent soft error information for that memory address will be maintained. Previous soft error information can be offloaded to a secondary storage device prior to the update.

## Maintenance help

Maintenance tools are a by-product of the EMU system. During the ECC procedure, error locations are identified and error types determined. EMU generated flags, which are provided when the stack contents reach a defined level, allow the error information to be offloaded to the system disk and the EMU to be cleared and reloaded with selected error information from disk. After the error information is loaded on disk, the system can be powered-down for maintenance. Following system power-up, suspect information about error location may be written to the EMU. This extended logging capability is part of the total error management system.

## Redefinition

When a single-bit error occurs in a location at which a single-bit error has occurred previously, and the stored syndrome word is the same as the single-bit error indicating syndrome word generated by the ECC device, it may be necessary to redefine the error type. If the match provides tag information indicating a soft error (tag field $=00$ ), the tag field will be changed to 01 to indicate a single-bit firm error. Such a redefinition is valid. For instance, a firm error may be an unproved hard error or an error-prone memory device sensitive to alpha particles, system noise, or both. Such an error can be treated as either a soft error or a hard error, or be given a definition based on the present error. For the purpose of this discussion, a firm error will be treated as a hard error.

> With...double complement correct cycles, $100 \%$ of 2 -bit errors can be corrected when...one of the errors is hard, regardless of...error history.

Although a soft error can occur in any given location within a chip, a second soft error is most likely to occur within the same chip. Error-prone chips are identified and tagged as firm error locations. In the EMU, both the syndromes and the address field are compared, providing higher error resolution within a word. In this EMU, the tag bit field is updated and the syndrome field is rewritten (if the second error is not in the same chip, the most recent single-bit error location in that word will be stored). The ECC device corrects the single-bit error in the normal manner.

## Double-bit error: subsequent occurrence

When a double-bit error occurs and the EMU obtains a match, the contents of the tag bit field dictate the possible courses of action (Fig 7). If the tag bits are 11, for example, a double complement correct cycle is the only option. If the tag bits indicate a single-bit hard error location, a double complement correct cycle could be implemented. On the other hand, it is reasonable to
assume that the stored syndrome word represents one of the two present error locations; in that case the error can be corrected without additional memory cycles.

## One hard-one soft, one hard

If a match is obtained, tag bits are 10, and a 2-bit error has been detected, it is most likely that one error is soft and the other hard. Syndrome injection will obtain the fastest correction. The syndrome word in the stack, which usually represents the hard error location, is presented to the DP8400. There it is XORed with the internally generated syndrome word to provide the resulting soft error syndrome word, which is then presented to the syndrome decoder. After the ECC device corrects the soft error, it generates new check bits and zero syndromes. XORing the new syndromes with the stillinjected hard error syndrome word, the unit decodes the hard error location and corrects the second error. This procedure allows correction of 2-bit errors without additional memory cycles, once the location of the hard error has been determined. Although a firm error is treated as a hard error, it must be given special consideration during system maintenance.

## One soft-one soft, one hard

If a 2-bit error is detected and a match obtained with a tag of 01, the highest probability is that one error is soft and one is hard. The syndrome word from the stack is injected into the DP8400, where it is XORed with the internally generated syndrome word, providing the result to the syndrome decoder. Correcting the soft error, the ECC device generates new check bits and syndromes, XORs the new syndromes with the still-injected hard error syndrome word provided by the EMU, decodes the known error location, and corrects it. When the location of one error has been determined, this procedure allows high speed correction of 2-bit errors without additional memory cycles.

## One soft-two soft

If a match is obtained, tag bits are 01, and a 2-bit error is detected, both errors are probably soft and can be corrected by syndrome injection. The syndrome word in the stack (which often represents one of the soft error locations) is presented to the DP8400, where it is XORed with the syndrome word, generated internally to provide the unknown soft error syndrome word to the syndrome decoder. Correcting the soft error, the ECC device generates new check bits and zero syndromes. xoring the new syndromes with the still-injected "known" soft error indicating syndrome word, it decodes the error location and corrects the second error. Thus, two soft errors can be corrected if the location of one is known.

## One firm or hard-two hard

If two hard errors occur at an address where a single-bit hard error has been recorded previously, syndrome injection will usually accomplish the correction. The syndrome word in the stack, which most likely represents one of the hard error locations, is presented to the DP8400 where it is XORed with the internally generated syndrome word, providing the result to the syndrome decoder. The ECC device corrects the first error and generates new check bits and zero syndromes. XORing the new syndromes with the still-injected "known"
error indicating syndrome word, the unit corrects the second error. This procedure allows high speed correction of two hard errors when the location of one is known.

## Double complement

The double complement error correction cycle is effective for locating hard errors in an error management system. This technique is effective when speed of error correction is of less concern than system integrity. Use

| Stored Error | Tags | Detected Error |
| :--- | :---: | :--- |
| 1 bit, soft | 00 | 2 hard |
| 1 bit, firm | 01 | 2 soft |
| 1 bit, hard | 10 | 2 soft |

Fig 8 Errors for double complement correction. When speed is of less priority, double complement method allows more precise error detection, logging, and correction. of the double complement correct cycle following the detection of every error enhances error determination and correction. Immediate determination of single-bit hard errors improves the possibility that double-bit errors in the same defined address can be corrected. The next level of error detection and correction efficiency, using the double complement correct cycle for each detected error, includes those error types noted in Fig 8.

## One soft-two hard

A no-error indication from the ECC device following the double complement correct cycle will complete the definition of the error type-defined as a 2-bit error by the syndrome word stored in the temporary syndrome regis-ter-as a 2-bit hard error. If a match occurs but the tag bit field indicates a single-bit soft error, the tag bit field .can be changed to 11 , indicating two hard errors, and the syndrome field replaced with the contents of the temporary syndrome register. Error information can be offloaded to a secondary storage device before this update.

## One firm or hard-two soft

If the ECC device generates error flags indicating a double-bit error at the conclusion of the double complement correct cycle, the 2-bit error that instigated the cycle remains and contains two soft errors. Since the only recorded error at the current memory location is hard, the errors are not recoverable and system operation terminates. In some systems, a firm error may be defined as a soft error, and data may be recovered. When offloading of soft errors is practiced, the disk or other storage mechanism can be interrogated for prior memory errors at the current address. These soft errors can be corrected if proper information is available.

## Two hard-double error

When a match occurs and the tag bits indicate that an earlier 2-bit error has been recorded for the present memory address, ECC device's error flags identify the error type after the double complement correct cycle. If the present error is soft, system operation must be ter-minated-assuming that no additional relevant information regarding errors at this address is available from other sources. If the second set of error flags indicates that the present error is a 2-bit hard error, the errors can be corrected. Comparing the syndrome words in the temporary syndrome register and the stack will provide additional information. If the syndrome words do not match, three or four hard errors exist and system operation must be terminated.

## Locating two hard errors

When the presence of two hard errors has been determined, a subsequent access at the same address will most likely indicate a single-bit error. If the single-bit error is in one of the two locations that had defined the previous 2-bit hard error, adequate information is available to locate the other error. The temporary syndrome register will store the single-bit error indicating syndrome word. Data are corrected by the double complement correct cycle, and the syndrome word in the stack can be replaced by the contents of the temporary syndrome register. The double-bit hard error indicating syndrome word can be offloaded and the word replaced. The new word will then be offloaded and Xored with the first syndrome word, keeping the result in the secondary storage element. Secondary storage is available for interrogation if additional errors occur in the same address. In more sophisticated error management systems, additional tag bits are made available in the EMU stack. One of these tag bits can be used to indicate that additional error information exists in secondary storage for that error address.

## Summary

The simplified error management system presented here allows correction of double-bit errors if one of the errors has previously occurred. With the use of double complement correct cycles, $100 \%$ of 2 -bit error correction is provided when at least one of the errors is hard, regardless of previous error history. Enhanced error logging is provided with error type determination capability. Maintenance aids are provided through the DP8400's bidirectional data transfer capability between the syndrome input/output and data input/output ports.

## Dynamic Memory Support PRELIMINARY

## DP84300 Programmable Refresh Timer

## General Description

The DP84300 programmable refresh timer is a logic device which produces the desired refresh clock required by all dynamic memory systems.

Additional circuitry has been included in the device to minimize logic required by memory systems to perform refresh control.

## Features

- One chip solution to produce RFCK timing for the DP8408 and DP8409 dynamic RAM controllers
- Programmable refresh clock timer allows for a maximum refresh period with most system clocks
- Timing is completely synchronous with the input clock, preventing race conditions present in some memory controllers
: Includes a refresh request output, simplifying the design of refresh logic in discrete controllers


## Connection Diagram

Dual-In-Line Package


Order Number DP84300N-3
See NS Package N24C

Block Diagram


FIGURE 1

## Recommended Operating <br> Conditions (Commercial)

|  | Min Typ | Max | Units |
| :--- | :---: | ---: | :---: |
|  | 4.75 | 5.00 | 5.25 |
| $\mathrm{~V}_{\mathrm{CC}}$, Supply Voltage |  | -3.2 | mA |
| $\mathrm{I}_{\mathrm{OH}}$, High Level Output Current |  | 16 | mA |
| $\mathrm{I}_{\mathrm{OL}}$, Low Level Output Current |  |  |  |
| $\mathrm{T}_{\mathrm{A}}$, Operating Free Air |  |  | 75 |
| Temperature | 0 | ${ }^{\circ} \mathrm{C}$ |  |

Electrical Characteristics over recommended'operating temperature range

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $V_{I H}$ | High Level Input Voltage |  | 2 |  |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low Level Input Voltage |  |  |  | 0.8 | V |
| $\mathrm{~V}_{\mathrm{IC}}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA}$ |  |  | -1.5 | V |
| $\mathrm{~V}_{\mathrm{OH}}$ | High Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=\mathrm{Max}$ | 2.4 |  |  | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=\mathrm{Max}$ |  |  | 0.5 | V |
| $\mathrm{I}_{\mathrm{OZH}}$ | Off-State Output Current <br> High Level Voltage Applied | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{OZL}}$ | Off-State Output Current <br> Low Level Voltage Applied | $\mathrm{V}_{\mathrm{CC}}=\operatorname{Max}, \mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ |  |  | -100 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{I}}$ | Input Current at <br> Maximum Input Voltage | $\mathrm{V}_{\mathrm{CC}}=\operatorname{Max}, \mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $\mathrm{I}_{\mathrm{IH}}$ | High Level Input Current | $\mathrm{V}_{\mathrm{CC}}=\operatorname{Max}, \mathrm{V}_{\mathrm{I}}=2.4 \mathrm{~V}$ |  |  |  | 25 |
| $\mathrm{I}_{\mathrm{IL}}$ | Low Level Input Current | $\mathrm{V}_{\mathrm{CC}}=\operatorname{Max}, \mathrm{V}_{\mathrm{I}}=0.4 \mathrm{~V}$ | $\mu \mathrm{~A}$ |  |  |  |
| $\mathrm{I}_{\mathrm{OS}}$ | Short Circuit Output Current | $\mathrm{V}_{\mathrm{CC}}=\operatorname{Max}$ | -30 |  | -130 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current | $\mathrm{V}_{\mathrm{CC}}=\operatorname{Max}$ |  | 150 | 180 | mA |

DP84300-3 Switching Characteristics over recommended ranges of temperature and $v_{c c}$

| Symbol | Parameter |  | Conditions$R_{L}=667 \Omega$ | Commercial$\begin{gathered} \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \end{gathered}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $t_{\text {PD }}$ | Clock to Output |  |  | $C_{L}=45 \mathrm{pF}$ |  | 15 | 25 | ns |
| $t_{\text {PZX }}$ | Pin 13 to Output Enable |  |  |  | 15 | 25 | ns |
| $t_{p x z}$ | Pin 13 to Output Disable |  | $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |  | 15 | 25 | ns |
| $t_{\text {PZX }}$ | Input to Output Enable |  | $\mathrm{C}_{\mathrm{L}}=45 \mathrm{pF}$ |  | 25 | 35 | ns |
| $t_{\text {PXZ }}$ | Input to Output Disable |  | $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |  | 25 | 35 | ns |
| $t_{w}$ | Width of Clock | High |  | 25 |  |  | ns |
|  |  | Low |  | 25 |  |  | ns |
| $\mathrm{t}_{\text {su }}$ | Set-Up Time |  |  | 35 |  |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time |  |  | 0 | $-15$ |  | ns |

## Mnemonic Description

## INPUT SIGNALS

CLOCK Provides a time base for the programmable divider.
A-H Program inputs A through $H$. These inputs select the number of clock cycles that will produce one refresh period. These inputs are binary encoded, with input A the LSB, and $H$ the MSB. Additionally, all zeros produce the maximum count of 256 , and an input of one will reset the counter to one.
$\overline{\text { REFRESH }}$ This input is used to reset the refresh request output ( $\overline{\mathrm{RFRQ}})$.
$\overline{\mathrm{OE}} \quad$ Output enable. Places the outputs in TRI-STATE ${ }^{\oplus}$.
$\overline{\mathrm{CE}} \quad$ Counter enable. This input, when low, enables the timer clock and, when high, stalls the timer.

## OUTPUT SIGNALS

$\overline{\mathrm{QA}}-\overline{\mathrm{QH}} \quad$ Refresh timer outputs $\overline{\mathrm{QA}}$ through $\overline{\mathrm{QH}}$. Timer starts at programmed input and counts down to one.
$\overline{R F R Q} \quad$ Refresh request. This output goes low on the rising edge of the refresh clock (RFCK). The first input clock edge after the $\overline{\text { REFRESH }}$ input is set low clears this output.
RFCK Refresh clock. The period of the clock is determined by setting conditions on input pins A through $H$. This output is low for 20 clocks, and high for the remainder of the period.

## Functional Description

The DP84300 block diagram is shown in Figure 1. This circuit is basically an 8 -bit programmable counter. The user selects the number of input clock cycles required per refresh period and sets the binary equivalent on inputs $A$ through H . A signal of that period is produced at the refresh clock (RFCK) output. This output stays low for 20 clock cycles, and goes high for the balance of the period.


FIGURE 2a. Expansion of Clock Divisor by 2x

When used with the DP8409 dynamic RAM controller, this duty cycle allows the DP8409 the maximum probability to perform a hidden refresh, while still allowing ample time for the DP8409 to perform a forced refresh when needed.

An additional output is provided to ease the design of systems that don't use the DP8409. This output is called refresh request (RFRQ). Refresh request becomes true at the rising edge of refresh clock, and becomes false on the first rising edge of the input clock after a refresh.
In systems where a divisor of more than 256 is needed, an expansion input ( $\overline{\mathrm{CE}}$ ) has been provided. When this input is high, all counter-related timing is suspended. This excludes actions due to the REFRESH input. The circuits in Figures $2 a$ and $2 b$ show how to expand the range of the timer by $2 x$ or by up to 4096 clock cycles. Figures 3a and 3b show two typical applications using the DP84300.
By using the clock enable input, it is also possible to change the duty cycle of the refresh clock. The circuits in Figures $4 a$ and $4 b$ show how this may be done.
To reset the counter to a known state, select an input divisor of one. On the next clock edge the counter will reset to one. On the next clock edge whatever input divisor that is present on input A-H will be loaded into the counters.

TABLE I. DIVIDER CONSTANTS FOR GENERATION OF A $15.5 \mu \mathrm{~S}$ CLOCK

| CPU Clock <br> Frequency | Divisor <br> Input | Actual Period <br> of Output | \% Chance of <br> Hidden Refresh |
| :---: | :---: | :---: | :---: |
| 2 MHz | 31 | $15.5 \mu \mathrm{~s}$ | $35 \%$ |
| 3 MHz | 46 | $15.3 \mu \mathrm{~s}$ | $56 \%$ |
| 4 MHz | 62 | $15.5 \mu \mathrm{~s}$ | $67 \%$ |
| 5 MHz | 77 | $15.6 \mu \mathrm{~s}$ | $74 \%$ |
| 6 MHz | 93 | $15.5 \mu \mathrm{~s}$ | $78 \%$ |
| 7 MHz | 109 | $15.6 \mu \mathrm{~s}$ | $81 \%$ |
| 8 MHz | 124 | $15.5 \mu \mathrm{~s}$ | $83 \%$ |
| 9 MHz | 140 | $15.6 \mu \mathrm{~S}$ | $85 \%$ |
| 10 MHz | 155 | $15.5 \mu \mathrm{~s}$ | $87 \%$ |

## Functional Description (Continued)



FIGURE 3a. Dynamic Memory System Using DP84300


FIGURE 3b. 8086 System Using Dynamic RAMs DP8408, DP84300, and DP84332


FIGURE 4a. Circuit for Extending RFCK Low to $\mathbf{4 0}$ Clocks


FIGURE 4b. Circuit for Extending RFCK High by 2x

## Timing Diagrams

Refresh Timer Outputs

$\overline{\text { REFRESH REQUEST ( }} \overline{\text { RFRQ }}$ ) Output Timing


## DP84312 Dynamic RAM Controller Interface Circuit for the NS16032 CPU

## General Description

The DP84312 dynamic RAM controller interface is a Programmable Array Logic (PAL)* device which allows for easy interface between the DP8409 dynamic RAM Controller and the NS16032 microprocessor.

Using timing signals from the NS16201 timing and control unit and the NS16032, the DP84312 supplies all control signals needed to perform memory read, write, byte write, and refresh.

## Features

- Low parts count memory system
- Allows the DP8409 to perform hidden refresh
- Allows for the insertion of wait states for slow dynamic RAMs
- Supplies independent $\overline{\mathrm{CAS}}$ for byte writing
- Possibility of operation at 8 MHz with no wait states
- 20-pin 0.3 inch wide package
- Standard National Semiconductor PAL part (DMPAL16R6)
- PAL logic equations can be modified by the user for his specific application and programmed into any of the PALs in the National Semiconductor PAL family, including the new high speed PALs.


## Connection Diagram

Dual-In-Line Package


Order Number DP84312N-3
See NS Package N20A

## Recommended Operating

Conditions (Commercial)

|  | Min Typ | Max | Units |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$, Supply Voltage | 4.755 .00 | 5.25 | V |
| ${ }^{\text {OH, }}$, High Level Output Current |  | -3.2 | mA |
| I ${ }_{\text {L, L }}$ Low Level Output Current |  | $\begin{gathered} 24 \\ \text { (Note 2) } \end{gathered}$ | mA |
| $\mathrm{T}_{\text {A }}$, Operating Free Air |  |  |  |
| Temperature | 0 | 75 | ${ }^{\circ} \mathrm{C}$ |

Electrical Characteristics over recommended operating temperature range

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.8 | V |
| $\mathrm{V}_{\text {IC }}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  | -1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}, \mathrm{~V}_{\text {IL }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=\mathrm{Max}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=\mathrm{Max}$ |  |  | 0.5 | V |
| $\mathrm{I}_{\mathrm{OZH}}$ | Off-State Output Current High Level Voltage Applied | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| IozL | Off-State Output Current Low Level Voltage Applied | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{1 \mathrm{H}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ |  |  | -100 | $\mu \mathrm{A}$ |
| 1 | Input Current at Maximum Input Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $\mathrm{I}_{\mathrm{H}}$ | High Level Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{1}=2.4 \mathrm{~V}$ |  |  | 25 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Low Level Input Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -250 | $\mu \mathrm{A}$ |
| los | Short Circuit Output Current | $V_{C C}=$ Max | $-30$ |  | -130 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$ |  | 150 | $\begin{gathered} 225 \\ \text { (Note 1) } \\ \hline \end{gathered}$ | mA |

DP84312-3 Switching Characteristics over recommended ranges of temperature and $\mathrm{v}_{\mathrm{cc}}$

| Symbol | Parameter |  | Conditions$\mathrm{R}_{\mathrm{L}}=667 \Omega$ | Commercial$\begin{gathered} \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \\ \hline \end{gathered}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $t_{\text {WD }}$ | $\overline{\text { WAITIN }}$ to WAIT Delay |  |  | $\mathrm{C}_{\mathrm{L}}=45 \mathrm{pF}$ |  | 25 | 40 | ns |
| $t_{\text {PD }}$ | Clock to Output |  | $\mathrm{C}_{\mathrm{L}}=45 \mathrm{pF}$ |  | 15 | 25 | ns |
| $\mathrm{t}_{\mathrm{PZX}}$ | Pin 11 to Output Enable |  | $\mathrm{C}_{\mathrm{L}}=45 \mathrm{pF}$ |  | 15 | 25 | ns |
| $t_{\text {PXZ }}$ | Pin 11 to Output Disable |  | $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |  | 15 | 25 | ns |
| $t_{w}$ | Width of Clock | High |  | 25 |  |  | ns |
|  |  | Low |  | 25 |  |  | ns |
| $\mathrm{t}_{\text {su }}$ | Set-Up Time |  |  | 40 |  |  | ns |
| $t_{n}$ | Hold Time |  |  | 0 | -15 |  | ns |

[^45]Note 2: One output at a time; otherwise 16 mA .

## System Block Diagram



## Mnemonic Description

INPUT SIGNALS
CLK Clock input. This clock comes from the FCLK output of the NS1620.1 timing and control unit, and supplies timing for the internal logic.
$\overline{\text { RASIN }} \quad \overline{\text { RAS }}$ input. This input is connected to the NTSO pin of the NS16201. This signal marks the start of a memory cycle.
$\overline{\mathrm{RFRQ}}$ Refresh request. The DP8409 requests a forced refresh with this input.
HBE, AO Address select inputs. These inputs select the type of write during a write cycle, and select their respective CAS outputs. These inputs must remain stable throughout the memory cycle.
WAITIN This wait input allows other devices to use the NCWAIT line of the NS16201 clock chip.
CTTL System clock input. This clock is used to synchronize the memory system to the microprocessor clock.

Chip select. This input is used to determine if a memory cycle or a hidden refresh cycle is to be performed.
$\overline{\text { WAIT1 }}$ Insert one wait state. This input allows the use of.slow memories with a microprocessor using a fast clock by inserting a wait state in selected memory cycles.
$\mathrm{V}_{\mathrm{CC}}, \mathrm{GND} \quad 5.0 \mathrm{~V} \pm 5 \%$.

## OUTPUT SIGNALS

$\overline{\text { RFSH }} \quad$ Refresh. This output switches the DP8409 to a refresh mode.
$\overline{\mathrm{CAS}} \mathrm{H}, \quad \overline{\mathrm{CAS}}$ outputs. $\overline{\mathrm{CAS}} \mathrm{H}$ is for controlling the high bank of dynamic RAMs, while CASL controls the CAS line of the lower bank of RAMs. If only eight RAMs are used in each bank, the CAS outputs will directly drive the memories. For larger arrays, these outputs should be buffered with a high current driver, such as the DP84244 MOS driver.
This output controls the insertion of wait states. This output is ORed with WAITIN to allow qther devices to insert wait states.

## Functional Description

The DP84312 detects the start of a memory cycle when NTSO from the NS16032 timing and control unit（TCU） goes low．The NTSO signal is also used to supply $\overline{\operatorname{RASIN}}$ to the DP8409 dynamic RAM controller．After the DP8409 has latched the row address and supplied the column address to the DRAMs，the DP84312 latches the column address． The DP84312 supplies two CAS outputs，one for the high byte of memory，and the other for the low byte．The ability to control the upper and lower bytes of memory separately is important during a memory write cycle where one byte of memory is to be written（byte write）．

By connecting WAIT1 of the DP84312 to ground，all selected memory cycles will have one wait state inserted． This allows an NS16032 operating at high CPU clock fre－ quencies to use slower dynamic RAMs．

Memory refresh may be achieved in one of two ways：hid－ den or forced．Hidden refresh is accomplished whenever a refresh is requested（internal to the DP8409）and an unse－ lected memory cycle occurs．With a hidden refresh，the DP84312 does nothing while the DP8409 performs the refresh．If no refresh has occurred before the tralling edge of refresh clock，the DP8409 will request a forced refresh． The DP84312 detects this request，and allows the current memory cycle to finish．It then outputs wait states to the CPU，which will hold the CPU if it requests a memory cycle．During this time the DP84312 has switched the dynamic RAM controller to the auto refresh mode，allow－ ing it to perform a refresh．At the end of the refresh cycle，
the DP8409 is switched back to the auto access mode，and the wait is removed after a sufficient $\overline{\text { RAS }}$ precharge time． The total forced refresh takes four CPU clock cycles；of which some，none or all may be actual wait states．If the CPU does not request a memory cycle during this refresh cycle，the refresh will not impact the CPU＇s performance．
The DP84312 can possibly be operated at 8 MHz with no wait states（WAIT1＝＂ 1 ＂）given the following conditions：
$\mathrm{T} 2+\mathrm{T} 3=250 \mathrm{~ns}$
NTSO generation $=15 \mathrm{~ns}$ max．
$\overline{\text { RASIN }}$ to CAS delay DP8409－2 $=130$ ns max．
External CASH，L generation using 74S02 and 74S240
$7.5 \mathrm{~ns}(74 \mathrm{~S} 02)+10 \mathrm{~ns}(74 \mathrm{~S} 240)-7.5 \mathrm{~ns}$（less load on 8409 CAS line）$=10 \mathrm{~ns}$ max．
Transceiver delay $=12$ ns max．
NS16032 data setup $=20$ ns max．
$\therefore$ Minimum $\mathrm{t}_{\mathrm{CAC}}=63 \mathrm{~ns}$
$=250-15-130-10-12-20$
Minimum $t_{\text {RAS }}=250 \mathrm{~ns}$
Minimum $t_{R P}=250 \mathrm{~ns}$
Minimum $\mathrm{t}_{\mathrm{RAH}}=20 \mathrm{~ns}$
The DP84312 is a standard National Semiconductor PAL part（DMPAL16R6）．The user can modify the PAL equa－ tions to support his particular application．The DP84312 logic equations，function table（functional test），and logic diagram can be seen at the end of this Data Sheet．

## Timing Diagrams



FIGURE 2a．Read，Write，or Hidden Refresh Memory Cycle for the NS16032－DP8409 Interface

Timing Diagrams (Continued)


FIGURE 2b. Read or Write Memory Cycle with One Wait


FIGURE 2c. Forced Refresh Cycle

PAL16R6
DP84312
Interface Circuit for the NS16032/DP8409
Memory System
CK NTSO /RFRQ /HBE AO /WAITIN CTTL ICS ISLOW
GND /OE /WAIT ID /C /B /A /CASL /CASH IRFSH VCC
$\mathrm{CASH}:=\mathrm{A} \cdot / \mathrm{B} \cdot / \mathrm{C} \cdot \mathrm{D} \cdot \mathrm{HBE} \cdot \mathrm{CS}+$
IA • IB•D • HBE • CS
$\mathrm{CASL}:=\mathrm{A} \cdot / \mathrm{B} \cdot / \mathrm{C} \cdot \mathrm{D} \cdot / \mathrm{AO} \cdot \mathrm{CS}+$ IA • IB • D $/ A 0 \cdot C S$
A $\quad:=/ A \cdot / B \cdot / C \cdot / D \cdot / N T S O \cdot C S \cdot S L O W+$
B•IC•ID+
$A \cdot / C \cdot / D+$ $A \cdot B$

B $\quad:=/ \mathrm{A} \bullet / \mathrm{B} \cdot / \mathrm{C} \cdot / \mathrm{D} \cdot \mathrm{NTSO} \cdot \mathrm{RFRQ} \cdot \mathrm{CTTL}+$ $A \cdot B+$ $A \cdot B \cdot / C+$ $B \cdot C \cdot D$
C $\quad:=/ A \cdot / B \cdot / C \cdot / D \cdot N T S O \cdot R F R Q \cdot C T T L+$
/A•/B•D+
A•B•D+
$B \cdot C \cdot / D+$
IA•/B•C•/D•/NTSO
D $\quad:=/ A \cdot / B \cdot / C \cdot / D \cdot / N T S O \cdot C S \cdot / S L O W+$ IA • /B•IC•ID•/NTSO•/CS +
A•IC+
$/ B \cdot / C \cdot D+$
$A \cdot B \cdot C$
IF (VCC) WAIT $=/ B \cdot / C \cdot / D \cdot / N T S O \cdot C S \cdot S L O W+$ IA•B•D+
$B \cdot / C \cdot / D+$
A • B +
$A \cdot C \cdot I D+$
ICS • WAITIN
IF (VCC)RFSH = $/ \mathrm{A} \cdot \mathrm{B}+$
$B \cdot / C \cdot / D+$
$A \cdot B \cdot / C+$
$A \cdot B \cdot C$

Function Table

| CK | NTSO | RFRQ | HBE | AO | WAITIN | CTTL | $\overline{\mathrm{CS}}$ | SLOW | $\overline{O E}$ | CASH | CASL | A | B | C | D | WAIT | RFSH |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C | H | H | L | L | H | H | H | H | L | X | X | X | X | X | X | X | X |
| C | H | H | L | L | H | H | H | H | L | L | L | L | L | L | L | L | L |
| C | L | X | L | L | H | X | L | H | L | L | L | L | L | L | H | L | L |
| C | L | X | L | L | H | X | L | H | L | H | H | L | L | H | H | L | L |
| C | X | X | L | L | H | X | L | H | L | H | H | L | L | H | L | L | L |
| C | H | X | L | L | H | X | L | H | L | L | L | L | L | L | L | L | L |
| C | L | X | L | H | H | X | L | L | L | L | L | H | L | L | L | H | L |
| C | X | X | L | H | H | X | L | L | L | L | L | H | L | L | H | L | L |
| C | X | X | L | H | H | X | L | L | L | H | L | L | L | L | H | L | L |
| C | X | X | L | H | H | X | L | L | L | H | L | L | L | H | H | L | L |
| C | X | X | L | H | H | X | L | L | L | H | L | L | L | H | L | L | L |
| C | H | X | L | L | H | X | H | H | L | L | L | L | L | L | L | L | L |
| C | L | X | L | L | H | X | H | X | L | L | L | L | L | L | H | L | L |
| C | X | X | L | L | L | X | H | X | L | L | L | L. | L | H | H | H | L |
| C | H | X | L | L | H | X | H | X | L | L | L | L | L | H | L | L | L |
| C | H | X | L | L | H | X | H | X | L | L | L | L | L | L | L | L | L |
| C | H | L | X | X | H | H | X | X | L | L | L | L | H | H | L | L | H |
| C | H | X | X | X | H | L' | X | X | L | L | L | L | H | H | H | H | H |
| C | H | H | X | X | H | H | X | X | L | L | L | L | H | L | H | H | H |
| C | H | H | X | X | H | L | $X$ | X | L | L | L | L | H | L | L | H | H |
| C | H | H | X | X | H | H | X | X | L | L | L | H | H | L | L | H | H |
| C | H | H | X | X | H | L | X | X | L | L | L | H | H | L | H | H | H |
| C | H | H | X | X | H | H | X | X | L | L | L | H | H | H | H | H | H |
| C | H | H | X | X | H | L | $X$ | X | L | L | L | H | H | H | L | H | L |
| C | H | H | X | X | H | H | X | X | L | L | L | H | L | H | L | H | L |
| C | H | H | X | X | H | X | H | H | L | L | L | L | L | L | L | L | L |
| C | L | H | X | X | L | X | H | X | L | L | L | L | L | L | H | H | L |
| C | L | H | X | X | L | X | H | X | L | L | L | L | $L$ | H | H | H | L |
| C | L | H | X | X | L | X | H | $X$ | L | L | L | L | L | H | L | H | L |
| C | L | X | X | X | H | X | H | $X$ | L | L | L | L | L | H | L | L | L |
| C | H | X | X | X | H | X | H | X | L | L | L | L | L | L | L | L | L |
| C | H | H | H | H | H | H | H | H | H | Z | Z | Z | Z | Z | Z | Z | Z |



National Semiconductor

## DP84322 Dynamic RAM Controller Interface Circuit for the 68000 CPU

## General Description

The DP84322 dynamic RAM controller interface is a Programmable Array Logic (PAL)* device which allows for easy interface between the DP8409 dynamic RAM Controller and the 68000 microprocessor.

The DP84322 supplies all the control signals needed to perform memory read, write and refresh. Logic is included for inserting a wait state when using fast CPUs.

## Features

Provides 3-chip solution for the 68000 CPU and dynamic RAM interface

- Works with all 68000 speed versions
- Possibility of operation at 8 MHz with no wait states
- Performs hidden refresh
- DTACK is automatically inserted for both memory access and memory refresh
- Performs forced refresh using typically 4 CPU clocks
- Standard National Semiconductor PAL. part (DMPAL16R4)
- PAL logic equations can be modified by the user for his specific application and programmed into any of the PAL in the National Semiconductor PAL family, including the new high speed PAL's.


## Connection Diagram

Dual-In-Line Package


Order Number DP84322N-3
See NS package N20A

Block Diagram


[^46]
## Recommended Operating

Conditions (Commercial)

|  | Min Typ | Max | Units |
| :--- | :---: | :---: | :---: |
|  | 4.755 .00 | 5.25 | V |
| $\mathrm{~V}_{\mathrm{CC}}$, Supply Voltage |  | -3.2 | mA |
| $\mathrm{I}_{\mathrm{OH}}$, High Level Output Current |  | 24 | mA |
| l $_{\mathrm{OL}}$, Low Level Output Current |  | $($ Note 2) |  |
|  |  |  |  |
| $\mathrm{T}_{\mathrm{A}}$, Operating Free Air | 0 | 75 | ${ }^{\circ} \mathrm{C}$ |

Electrical Characteristics over recommended operating temperature range

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.8 | V |
| $\mathrm{V}_{\text {IC }}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{1}=-18 \mathrm{~mA}$ |  |  | -1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=\mathrm{Max}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low Level Output Voltage | $\mathrm{V}_{\text {CC }}=\mathrm{Min}, \mathrm{V}_{\text {IH }}=2 \mathrm{~V}, \mathrm{~V}_{\text {IL }}=0.8 \mathrm{~V}, \mathrm{I}_{\text {OL }}=\mathrm{Max}$ |  |  | 0.5 | V |
| lozh | Off-State Output Current High Level Voltage Applied | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ | $\because$ |  | 100 | $\mu \mathrm{A}$ |
| lozl | Off-State Output Current Low Lével Voltage Applied | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{LL}}=0.8 \mathrm{~V}$ | $\because$ |  | -100 | $\mu \mathrm{A}$. |
| 1 | Input Current at Maximum Input Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Max, $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $\mathrm{IIH}^{\text {I }}$ | High Level Input Current | $\mathrm{V}_{\mathrm{CC}}=$ Max, $\mathrm{V}_{1}=2.4 \mathrm{~V}$ |  |  | 25 | $\mu \mathrm{A}$ |
| ILL | Low Level Input Current | $\mathrm{V}_{\mathrm{CC}}=$ Max, $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -250 | $\mu \mathrm{A}$ |
| los | Short Circuit Output Current | $\mathrm{V}_{C C}=$ Max | -30 |  | -130 | mA |
| $\mathrm{I}_{\text {cc }}$ | Supply Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}$ |  | 150 | $\begin{gathered} 225 \\ \text { (Note 1) } \end{gathered}$ | mA |

Switching Characteristics over recommended ranges of temperature and $\mathrm{V}_{\mathrm{cc}}$

| Symbol | Parameter |  | Test Conditions$R_{L}=667 \Omega$ | Commercial$\begin{gathered} \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \end{gathered}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $t_{\text {PD }}$ | Input to Output |  |  | $C_{L}=45 \mathrm{pF}$ |  | 25 | 40 | ns |
| $t_{P D}$ | Clock to Output |  |  |  | 15 | 25 | ns |
| $t_{\text {PZX }}$ | Pin 11 to Output Enable |  |  |  | 15. | 25 | ns |
| $t_{\text {PXZ }}$ | Pin 11 to Output Disable |  | $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |  | 15 | 25 | ns |
| $t_{\text {PZX }}$ | Input to Output Enable |  | $\mathrm{C}_{\mathrm{L}}=45 \mathrm{pF}$ |  | 25 | 40 | ns |
| $t_{\text {PXZ }}$ | Input to Output Disable |  | $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |  | 25 | 40 | ns |
| $t_{w}$ | Width of Clock | High |  | 25 |  |  | ns |
|  |  | Low |  | 25 |  |  | ns |
| $\mathrm{t}_{\text {su }}$ | Set-Up Time |  |  | 40 |  |  | ns |
| $t_{\text {h }}$ | Hold Time |  |  | 0 | -15 |  | ns |

Note 1: $I_{C C}=$ max at minimum temperature.
Note 2: One output at a time; otherwise 16 mA .

## System Block Diagram



## Mnemonic Description

## INPUT SIGNALS

CLOCK The clock signal determines the timing of the outputs and should be connected directly to the 68000 clock input.
$\overline{\text { AS }} \quad$ Address Strobe from the 68000 CPU. This input is used to generate $\overline{\text { RASIN }}$ to the DP8409.
$\overline{U D S}, \overline{L D S}$ Upper and lower data strobe from the 68000 CPU. These inputs, together with $\overline{A S}, R / \bar{W}$, provide DTACK to the 68000.
R/W Read/write from the 68000 CPU, when WAIT $=0$. Selects processor speed when WAIT $=1$ (" 1 " $=4$ to $6 \mathrm{MHz}, " 0 "=8 \mathrm{MHz}$ ).
$\overline{\mathrm{CAS}} \quad$ Column Address Strobe from the DP8409. This input, together with $\overline{\mathrm{LDS}}$ and $\overline{\mathrm{UDS}}$, provides two separate $\overline{C A S}$ outputs for accessing upper and lower memory data bytes.
$\overline{\mathrm{CS}} \quad$ Chip Select. This input enables $\overline{\text { DTACK out- }}$ put. $\overline{\mathrm{CS}}=0$, $\overline{\mathrm{DTACK}}$ output is enabled; $\overline{\mathrm{CS}}=1, \overline{\mathrm{DTACK}}$ output is TRI-STATE ${ }^{\oplus}$.
$\overline{R F R Q} \quad$ Refresh Request. This input requests the DP84322 for a forced refresh.
WAIT This input allows the necessary wait state to be inserted for memory access cycles.

TRI-STATE ${ }^{\circledR}$ is a registered trademark of National Semiconductor Corp.

## OUTPUT SIGNALS

$\overline{\text { RASIN }} \quad$ This output provides a memory cycle start signal to the DP8409 and provides RAS timing during hidden refresh.
$\overline{\mathrm{CAS}} \mathrm{U}$, CASL $\overline{\text { DTACK }}$
$\overline{\text { RFSH }}$

These signals are the separate $\overline{\mathrm{CAS}}$ outputs needed for byte writing.
This output is used to insert wait states into the 68000 memory cycles when selected and during a forced refresh cycle where the CPU attempts to access the memory. This output is enabled when $\overline{\mathrm{CS}}$ input is low and TRISTATED when $\overline{C S}$ is high.
This output controls the mode of the DP8409. It always goes low for 4 CPU clock periods when $\overline{\mathrm{AS}}$ is inactive and a forced refresh is requested through $\overline{R F R Q}$ input. This allows the DP8409 to perform an automatic forced refresh.

## Functional Description

## MEMORY ACCESS

As a 68000 bus cycle begins, a valid address is output on the address bus A1-A23. This address is decoded to provide Chip Select ( $\overline{\mathrm{CS}}$ ) to the DP8409. After the address becomes valid, $\overline{A S}$ goes low and it is used to set $\overline{\text { RASIN }}$ low from the DP84322 interface circuit. Note that $\overline{\text { CS }}$ must go low for a minimum of 10 ns before the assertion of $\overline{\text { RASIN }}$ for a proper memory access. As an example, with a 8 MHz 68000 , the address is valid for at least 30 ns before $\overline{\mathrm{AS}}$ goes active. $\overline{\mathrm{AS}}$ then has to ripple through the DP84322 to produce $\overline{\text { RASIN. This means the address is valid for a }}$ minimum of 40 ns before $\overline{\text { RASIN }}$ goes low, and the decoding of $\overline{\mathrm{CS}}$ should take less than 30 ns . At this speed the DM74LS138 or DM74LS139 decoders can be selected to guarantee the 10 ns minimum required by $\overline{\mathrm{CS}}$ set-up time going low before the access $\overline{\text { RASIN }}$ goes low ( $\mathrm{t}_{\mathrm{CSRL}}$ of the DP8409). This is important because a false hidden refresh may take place when the minimum $\mathrm{t}_{\mathrm{CSRL}}$ is not met. Typically RASIN occurs at the end of S2. Subsequently, selected $\overline{\text { RAS }}$ output, row to column select and then CAS will automatically follow $\overline{\text { RASIN }}$ as determined by mode 5 of the DP8409. Mode 5 guarantees a 30 ns minimum for row address hold time ( $t_{\text {RAH }}$ ) and a minimum of 8 ns column address set-up time ( $\mathrm{t}_{\mathrm{ASC}}$ ). If the system requires instructions that use byte writing, then $\overline{\mathrm{CAS}} \mathrm{U}$ and $\overline{\mathrm{CAS}} \mathrm{L}$ are needed for accessing upper and lower memory data bytes, and they are provided by the DP84322. In the DP84322, LDS and $\overline{U D S}$ are gated with $\overline{\text { CAS }}$ from the DP8409 to provide $\overline{\mathrm{CAS}} \mathrm{L}$ and $\overline{\mathrm{CAS}} \mathrm{U}$, therefore designers need not be concerned about delaying $\overline{\mathrm{CAS}}$ during write cycles to assure valid data being written into memory. The 8 MHz 68000 specifies during a write cycle that data output is valid for a minimum of 30 ns before $\overline{\mathrm{DS}}$ goes active. Thus, $\overline{\mathrm{CAS}} \mathrm{L}$ and $\overline{\text { CASU }}$ will not go low for at least 40 ns after the output data becomes stable, guaranteeing the 68000 valid data is written to memory.
Furthermore, the gating of $\overline{U D S}, \overline{L D S}$ and $\overline{\mathrm{CAS}}$ allows the DP84322 interface controller to support the test and set instruction (TAS). The 68000 utilizes the read-modify-write cycle to execute this instruction. The TAS instruction provides a method of communication between processors in a multiple processor system. Because of the nature of this instruction, in the 68000, this cycle is indivisible and the Address Strobe $\overline{\mathrm{AS}}$ is asserted throughout the entire cycle, however $\overline{\mathrm{DS}}$ is asserted twice for two accesses: a read then a write. The dynamic RAM controller and the DP84322 respond to this read-modify-write instruction as follows (refer to the TAS instruction timing diagram for clarification). First, the selected $\overline{\mathrm{RAS}}$ goes low as a result of $\overline{\mathrm{AS}}$ going low, and this $\overline{R A S}$ output will remain low throughout the entire cycle. Then the DP84322's selected CAS output ( $\overline{\mathrm{CAS}} \mathrm{L}$ or $\overline{\mathrm{CAS}}$ ) goes low to read the specified data byte. After this read, $\overline{D S}$ goes high causing the selected $\overline{\mathrm{CAS}}$ to go high. A few clocks later R/W goes low and then $\overline{D S}$ is reasserted. As $\overline{\mathrm{DS}}$ goes low, the selected $\overline{\mathrm{CAS}}$ goes low strobing the CPU's modified data into memory, after which the cycle is ended when $\overline{A S}$ goes high.
The two $\overline{\text { CAS }}$ outputs from the DP84322, however, can only drive one memory bank. For additional driving capability, a memory driver such as the DP84244 should be added to drive loads of up to 500 pF .
Since this DP84322 interface circuit is designed to operate with all of the 68000 speed versions, a status input called WAIT is used to distinguish the 8 MHz from the others. The

WAIT input should be set low for 6 MHz or less allowing full speed of operation with no wait states. Data Transfer Acknowledge input ( $\overline{\text { DTACK }}$ ) of the 68000 at these speeds is automatically inserted during S2 for every memory transaction cycle and is then negated at the end of that cycle when $\overline{U D S}$ and/or $\overline{L D S}$ go high. For the 8 MHz 68000 however, a wait state is required for every memory transaction cycle. At these speeds, the WAIT input is set high, selecting the DP8409's CAS output to generate DTACK and again $\overline{\mathrm{DTACK}}$ is negated at the end of the cycle when $\overline{U D S}$ or $\overline{L D S}$ goes high. Note that $\overline{\text { DTACK }}$ output is enabled only when the DP8409's $\overline{\mathrm{CS}}$ is low. Therefore when the 68000 is accessing I/O or ROM (in other words, when the DP8409 is not selected), the DP84322's DTACK output goes high impedance logic ' 1 ' through the external pull-up resistor and it is now up to the designer to supply DTACK for a proper bus cycle.

The following table indicates the maximum memory speed in terms of the DRAM timing parameters: $\mathrm{t}_{\mathrm{CAC}}$ (accesstime from $\overline{\mathrm{CAS}}$ ) and $\mathrm{t}_{\mathrm{RP}}$ ( $\overline{\mathrm{RAS}}$ precharge time) required by different 68000 speed versions:

| Microprocessor |  |  |  |
| :---: | :---: | :---: | :---: |
| Clock | Maximum <br> $\mathbf{t}_{\text {CAC }}$ | Minimum <br> $\mathbf{t}_{\text {RP }}$ | Minimum <br> $\mathbf{t}_{\text {RAS }}$ |
| 8 MHz | 125 ns | 140 ns | 220 ns |
| 6 MHz | 90 ns | 170 ns | 290 ns |
| 4 MHz | 270 ns | 280 ns | 450 ns |

Pin 5 ( $R / \bar{W}$ input to the DP84322) is not used as R/W when the WAIT input is high. Therefore, when WAIT is high and pin 5 is low, this is configured for the 8 MHz 68000. The dynamic RAM controller in this configuration operates in mode 5 and mode 1.

When both WAIT and pin 5 are high, this is configured for 4 MHz and 6 MHz 68000 , allowing only two microprocessor clocks for memory refresh. Furthermore, the designer can use the DP8408 because the dynamic RAM controller now operates in mode 0 and mode 5 or mode 6. In addition, the programmable refresh timer, DP84300, should be used to determine the refresh rate (RFCK) and to provide the refresh request ( $\overline{\mathrm{FFRQ}}$ ) input to the DP84322. The refresh timer can provide over two hundred different divisors. $\overline{\operatorname{RFR} Q}$ is given at the beginning of every RFCK cycle and remains active until M2 goes low for memory refresh. The DP84322 samples RFRQ when $\overline{\mathrm{AS}}$ is high, then sets M2 low for two microprocessor clocks, taking the DP8408 or DP8409 to the external control refresh mode. $\overline{\text { RASIN }}$ for this refresh is also issued by the DP84322. If a memory access is pending, $\overline{R A S I N}$ for this access will not be given until it is delayed for approximately one microprocessor clock, allowing $\overline{\text { RAS }}$ precharge time for the dynamic RAMs.
The following table indicates different memory speeds in terms of the DRAM parameters required by 4 MHz and 6 MHz 68000:

| Microprocessor Clock | Maximum $t_{\text {CAC }}$ | Minimum $t_{\text {RAS }}$ | $\underset{\mathbf{t}_{\mathrm{RP}}}{\text { Minimum }}$ | Minimum $t_{\text {RAH }}$ |
| :---: | :---: | :---: | :---: | :---: |
| 4 MHz | 290 ns | 200 ns | 225 ns | 20 ns |
| 6 MHz | 110 ns | 125 ns | 140 ns | 20 ns |

DP8408, DP8409 operate in mode 6 and mode 0.

## Functional Description (Continued)

When WAIT $=1$, pin $5=0(8 \mathrm{MHz})$, the PAL controller supports read and write cycles with one inserted wait state, forced refresh with five wait states inserted if $\overline{\mathrm{CS}}$ is valid, and hidden refresh. This PAL mode does not support the TAS instruction.
When WAIT $=$ pin $5=1(4-6 \mathrm{MHz})$, the PAL controller supports read and write cycles with no wait states inserted, and forced refresh with two wait states inserted if $\overline{\mathrm{CS}}$ is valid. This PAL mode does not support the TAS instruction and only supports hidden refresh when used in mode 5 with the DP8409 controller.
The DP84322 can possibly be operated at 8 MHz with no wait states (WAIT $=$ " 0 ") given the following conditions:

FAST PAL (PAL16R4A)
$\mathrm{S} 2+\mathrm{S} 3+\mathrm{S} 4+\mathrm{S} 5=250 \mathrm{~ns}$
$\overline{\text { RASIN }}$ delay $=60$ ns ( $\overline{\text { AS }}$ low max.)
+25 ns (Fast PAL delay) $=85 \mathrm{~ns}$ max.
$\overline{\text { RASIN }}$ to CAS delay DP8409-2 $=130 \mathrm{~ns}$ max.
External $\overline{\text { CASH,L }}$ generation using 74S02 and 74S240 $7.5 \mathrm{~ns}(74 \mathrm{~S} 02)+10 \mathrm{~ns}(74 \mathrm{~S} 240)-7.5 \mathrm{~ns}$ (less load on 8409 CAS line) $=10 \mathrm{~ns}$ max.
Transceiver delay (74LS245) $=12 \mathrm{~ns}$ max.
68000 data setup into $\mathrm{S} 6=40 \mathrm{~ns} \mathrm{~min}$.
$\therefore$ Minimum $\mathrm{t}_{\mathrm{CAC}}=53 \mathrm{~ns}$ $=250-85-130-10-12+40$
Minimum $t_{\text {RAS }}=240 \mathrm{~ns}$
Minimum $t_{R P}=150 \mathrm{~ns}$
Minimum $t_{\text {RAH }}=20 \mathrm{~ns}$

## REFRESH CYCLE

Since the access sequence timing is automatically derived from $\overline{\text { RASIN }}$ in mode $5, R / \overline{\mathrm{C}}$ and $\overline{\mathrm{CASIN}}$ are not used and now become Refresh Clock (RFCK), and RAS-generator clock (RGCK) respectively. The Refresh Clock RFCK may be divided down from RGCK, which is the microprocessor clock, using the DM74LS393 or DM74LS390. RFCK provides the refresh time interval and RGCK the fast clock for all- $\overline{R A S}$ refresh if forced refreshing is necessary. The DP8409 offers both hidden refresh in mode 5 and forced refresh in mode 1 with priority placed on hidden refreshing. Assume 128 rows are to be refreshed, then a $16 \mu \mathrm{~s}$ maximum clock period is needed for RFCK to distribute refreshing of all the rows over the 2 ms period.
The DP8409 provides hidden refreshing in mode 5 when the refresh clock (RFCK) is high and the microprocessor is not accessing RAM. In other words, when the DP8409's chip select is inactive because the microprocessor is
accessing elsewhere, all four $\overline{\text { RAS }}$ outputs follow $\overline{\text { RASIN }}$, strobing the contents of the on-chip refresh counter to every memory bank. $\overline{\text { RASIN }}$ going high terminates the hidden refresh and also increments the refresh counter, preparing it for the next refresh cycle. Once a hidden refresh has taken place, a forced refresh will not be requested by the DP8409 for the current RFCK cycle.

However, if the microprocessor continuously accessed the DP8409 and memory while RFCK was high, a hidden refresh could not have taken place and now the system must force a refresh. Immediately after RFCK goes low, the Refresh Request signal ( $\overline{\mathrm{RFRQ}}$ ) from the DP8409 goes low, indicating a forced refresh is necessary. First, when $\overline{R F R Q}$ goes low any time during S 2 to S 7 ., the controller interface circuit waits until the end of the current memory access cycle and then sets M2 ( $\overline{\mathrm{RFSH}}$ ) low. This refresh takes four microprocessor clocks to complete. If the current cycle is another memory cycle, the 68000 will automatically be put in four wait states. Alternately, when $\overline{\operatorname{RFRQ}}$ goes low while $\overline{\mathrm{AS}}$ is high during S 0 to $\mathrm{S} 1, \mathrm{M} 2$ is now set low at S 2 . Therefore, it requires an additional microprocessor clock for this refresh. Once the DP8409 is in mode 1 forced refresh, all the $\overline{R A S}$ outputs remain high until two RGCK trailing edges after M2 goes low, when all $\overline{R A S}$ outputs go low. This allows a minimum of one and a half clock periods of RGCK for $\overline{\text { RAS }}$ precharge time. As specified in the DP8409 data sheet, the $\overline{\text { RAS }}$ outputs remain low for two clock periods of RGCK. The refresh counter is incremented as the $\overline{\mathrm{RAS}}$ outputs go high. Once the forced refresh has ended, M2 is brought high, the DP8409 back to mode 5 auto access. Note that RASIN for the pending access is not given until it has been delayed for a full microprocessor clock, allowing RAS precharge time for the coming access.

If the 68000 bus is inactive (i.e., the 68000's instruction queue is full, or the 68000 is executing internal operations such as a multiply instruction, or the 68000 is in halt state...) and a refresh has been requested, a refresh will also take place because $\overline{R F R Q}$ is continuously sampled while $\overline{A S}$ is high. Therefore, refreshing under these conditions will be transparent to the microprocessor. Consequently, the system throughput is increased because the DP84322 allows refreshing while the 68000 bus is inactive.
The 84322 is a standard National Semiconductor PAL part (DMPAL16R4). The user can modify the PAL equations to support his particular application. The 84322 logic equations function table (functional test), and logic diagram can be seen at the end of this data sheet.

Timing Diagrams

68000 Memory Read Cycle $($ Wait $=0$, Pin $5=R / \bar{W})$


Timing Diagrams (Continued)
68000 Memory Read Cycle and Forced Refresh (Wait $=0$, Pin $5=R / \bar{W}$ ) (4 wait clock periods inserted for forced refresh)


Timing Diagrams (Continued)


Timing Diagrams (Continued)

Memory Read Cycle $($ Wait $=1, \operatorname{Pin} 5=0)$


Timing Diagrams (Continued)


DP8408, DP8409 and 68000 Interface

*These outputs may need resistors.

Timing Diagrams（Continued）

68000 Memory Read Cycle（Wait and Pin $5=1$ ）


Timing Diagrams (Continued)

68000 Memory Read Cycle and Memory Refresh (Wait and Pin $5=1$ )


Dynamic RAM Controller Interface for the MC68000-DP8409 Memory System CK IAS /UDS /LDS R /RFRQ /CAS /CS WAIT GND IOE /CL ICU /C /B IA /RFSH IDTACK IRASIN VCC
IF (VCC) RASIN = AS •/RFSH • IA +
RFSH • R • A • WAIT
$I F(C S)$ DTACK $=/ R \cdot C A S \cdot W A I T+$
UDS • IA • /B• /WAIT +
LDS • IA • /B•/WAIT +
AS•/R•/A•/B•/WAIT +
AS•IRFSH•R•IA•IB•WAIT
RFSH : = IAS • RFRQ +
RFSH•/R•IC•WAIT +
RFSH • R • IA • WAIT +
RFSH • /C • IWAIT
$\mathrm{A}:=\quad$ RFSH
$B:=A$
$C:=\quad B$
$I F(V C C) C U=U D S \cdot C D S$
IF (VCC) CL = LDS •CAS

Function Table

| CK | $\overline{\text { AS }}$ | UDS | LDS | R | RFRQ | CAS | CS | WAIT | $\overline{O E}$ | $\overline{C L}$ | $\overline{C U}$ | $\overline{\mathrm{C}}$ | $\bar{B}$ | $\overline{\mathbf{A}}$ | RFSH | DTACK | RASIN |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C | H | L | L | H | H | H | H | L | L | H | H | X | X | X | X | X | H |
| C | H | L | L | H | H | L | H | L | L | L | L | X | X | X | X | X | H |
| C | H | L | H | H | H | L | H | L | L | H | L | X | X | X | X | X | H |
| C | H | H | L | H | H | L | H | L | L | L | H | X | X | X | X | X | H |
| C | H | H | H | H | H | H | H | L | L | H | H | H | H | H | H | Z | H |
| C | L | L | H | H | H | H | L | L | L | H | H | H | H | H | H | L | L |
| C | L | L | H | H | H | L | L | L | L | H | L | H | H | H | H | L | L |
| C | L | H | H | H | H | L | L | L | L | H | H | H | H | H | H | H | L |
| C | L | H | H | L | H | L | L | L | L | H | H | H | H | H | H | L | L |
| C | L | L | H | L | H | L | L | L | L | H | L | H | H | H | H | L | L |
| C | H | H | H | L | H | H | L | L | L | H | H | H | H | H | H | H | H |
| C | H | H | H | L | L | H | L | L | L | H | H | H | H | H | L | H | H |
| C | H | H | H | L | L | H | L | L | L | H | H | H | H | L | L | H | H |
| C | L | H | L | L | H | H | L | L | L | H | H | H | L | L | L | H | H |
| C | L | H | L | L | H | H | L | L | L | H | H | L | L | L | L | H | H |
| C | L | H | L | L | H | H | L | L | L | H | H | L | L | L | H | H | H |
| C | L | H | L | L | H | H | L | L | L | H | H | L | L | H | H | H | L |
| C | L | H | L | L | H | L | L | L | L | L | H | L | H | H | H | L | L |
| C | L | H | L | L | H | L | L | L | L | L | H | H | H | H | H | L | L |
| C | H | H | H | L | H | L | L | L | L | H | H | H | H | H | H | H | H |
| C | H | H | H | L | L | H | L | H | L | H | H | H | H | H | L | H | H |
| C | H | H | H | L | L | H | L | H | L | H | H | H | H | L | L | H | H |
| C | L | L | L | L | H | H | L | H | L | H | H | H | L | L | L | H | H |
| C | L | L | L | L | H | H | L | H | L | H | H | L | L | L | L | H | H |
| C | L | L | L | L | H | H | L | H | L | H | H | L | L | L | H | H | H |
| C | L | L | L | L | H | H | L | H | L | H | H | L | L | H | H | H | L |
| C | L | L | L | L | H | L | L | H | L | L | L | L | H | H | H | L | L |
| C | H | H | H | L | H | L | L | H | L | H | H | H | H | H | H | L | H |
| C | H | H | H | L | H | H | H | H | L | H | H | H | H | H | H | Z | H |
| C | H | H | H | H | L | H | L | H | L | H | H | H | H | H | L | H | H |
| C | H | H | H | H | L | H | L | H | L | H | H | H | H | L | L | H | L |
| C | L | L | H | H | H | H | L | H | L | H | H | H | L | L | H | H | H |
| C | L | L | H | H | H | H | L | H | L | H | H | L | L | H | H | H | L |
| C | L | L | H | H | H | L | L | H | L | H | L | L | H | H | H | L | L |
| C | H | H | H | H | H | L | L | H | L | H | H | H | H | H | H | H | H |
| C | H | H | H | H | H | H | L | H | H | H | H | Z | Z | Z | Z | H | H |



## DP84332 Dynamic RAM Controller Interface Circuit for the 8086 and 8088 CPUs

## General Description

The DP84332 dynamic RAM controller interface is a Programmable Array Logic* (PAL) device which allows for easy interface between the DP8408 dynamic RAM controller and the 8086 and 8088 microprocessors. No wait states are required for memory access. Memory refreshing may be hidden (no wait states) or forced (up to three wait states).
The DP84332 supplies all the control signals needed to perform memory read, write, and refresh. Logic is also included to insert a wait state when using slow memory.

## Connection Diagram

Dual-In-Line Package


Order Number DP84322N-3 NS Package Number N20A

TL/F/5000-1

## Features

- Low parts count controller for the DP8408/DP8409
- Works with 8086 systems configured in min or max mode
- Performs hidden refresh using the DP8408 dynamic RAM controller
- Compatible with both the 8086 and 8088 microprocessors
- Capable of working at all CPU clock frequencies up to 8 MHz
- Standard National Semiconductor PAL part (DMPAL16R8)
- PAL logic equations can be modified by the user for his specific application and programmed into any of the PALs in the National Semiconductor family, including the new high speed PALs.


## Block Diagram



## Recommended Operating <br> Conditions (Commercial)

|  | Min Typ | Max | Units |
| :--- | :---: | :---: | :---: |
| V $_{\text {CC }}$, Supply Voltage | 4.75 | 5.00 | 5.25 |
| $\mathrm{I}_{\mathrm{OH}}$, High Level Output Current |  | -3.2 | V |
| $\mathrm{I}_{\mathrm{OL}}$, Low Level Output Current |  | 24 | mA |
|  |  | (Note 2) |  |
| T $_{\text {A }}$, Operating Free Air |  |  |  |
| Temperature | 0 | 75 | ${ }^{\circ} \mathrm{C}$ |

Electrical Characteristics over recommended operating temperature range

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  | 2 |  |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low Level Input Voltage |  |  |  | 0.8 | V |
| $\mathrm{~V}_{\mathrm{IC}}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA}$ |  |  | -1.5 | V |
| $\mathrm{~V}_{\mathrm{OH}}$ | High Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=\mathrm{Max}$ | 2.4 |  |  | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=\mathrm{Max}$ |  |  | 0.5 | V |
| $\mathrm{I}_{\mathrm{OZH}}$ | Off-State Output Current <br> High Level Voltage Applied | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{OZL}}$ | Off-State Output Current <br> Low Level Voltage Applied | $\mathrm{V}_{\mathrm{CC}}=\operatorname{Max}, \mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ |  |  | -100 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{I}}$ | Input Current at <br> Maximum Input Voltage | $\mathrm{V}_{\mathrm{CC}}=\operatorname{Max}, \mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $\mathrm{I}_{\mathrm{IH}}$ | High Level Input Current | $\mathrm{V}_{\mathrm{CC}}=\operatorname{Max}, \mathrm{V}_{\mathrm{I}}=2.4 \mathrm{~V}$ |  |  | 25 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Low Level Input Current | $\mathrm{V}_{\mathrm{CC}}=\operatorname{Max}, \mathrm{V}_{\mathrm{I}}=0.4 \mathrm{~V}$ |  |  | -250 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | Short Circuit Output Current | $\mathrm{V}_{\mathrm{CC}}=\operatorname{Max}$ | -30 |  | -130 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current | $\mathrm{V}_{\mathrm{CC}}=\operatorname{Max}$ |  | 150 | 225 | mA |

DP84332-3 Switching Characteristics over recommended ranges of temperature and $\mathrm{v}_{\mathrm{cc}}$

| Symbol | Parameter |  | Conditions$R_{L}=667 \Omega$ | Commercial$\begin{gathered} \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \end{gathered}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $t_{P D}$ | Clock to Output |  |  | $\mathrm{C}_{\mathrm{L}}=45 \mathrm{pF}$ |  | 15 | 25 | ns |
| $t_{\text {PZX }}$ | Pin 11 to Output Enable |  | $\mathrm{C}_{\mathrm{L}}=45 \mathrm{pF}$ |  | 15 | 25 | ns |
| $t_{\text {PXZ }}$ | Pin 11 to Output Disable |  | $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |  | 15 | 25 | ns |
| ${ }^{+}$w | Width of Clock | High |  | 25 |  |  | ns |
|  |  | Low |  | 25 |  |  | ns |
| $t_{\text {su }}$ | Set-Up Time |  |  | 40 |  |  | ns |
| $t_{H}$ | Hold Time |  |  | 0 | -15 |  | ns |

Note 1: ${ }^{C} C=$ max at minimum temperature.
Note 2: One output at a time; otherwise 16 mA .

## System Block Diagram

Interfacing the DP8408 to an 8086 System


## Mnemonic Description

## INPUT SIGNALS

CLOCK
The CLOCK signal determines the timing of the outputs and shoutd be connected directly to the 8086 clock.
AO, $\overline{\mathrm{BHE}}$
These inputs come from the 8086 CPU. They must remain stable during the memory cycle for proper operation of the CAS outputs.
$\overline{\mathrm{CE}} \quad$ Chip enable. This input is used to select the memory and enable the hidden refresh logic.
ALE $\quad$ Address latch enable. This input is used to indicate the beginning of a memory cycle.
RFCK Refresh clock. The period of this input determines the refresh interval. The duty cycle of this clock will determine the length of time that the circuit will attempt a hidden refresh.
AWAIT When connected to $\mathrm{V}_{\mathrm{CC}}$, the DP84332 will insert an extra wait state in selected memory cycles.
$\overline{R F R Q} \quad$ Refresh request. This input' requests the DP84332 to perform a refresh. The state of the RFCK input will determine what type of refresh will be performed.

## OUTPUT SIGNALS

RASIN
$\overline{\mathrm{CAS}} \mathrm{H}$, $\overline{\mathrm{CAS}}$

RDY This output is used to insert a wait state into the 8086 memory cycles when selected and during a forced refresh cycle where the 8086 attempts to access the memory. The 8284A clock circuit should be configured so that ASYNC is enabled.
This output controls the mode of the DP8408 dynamic RAM controller. When low, it switches the DP8408 into an all $\overline{R A S}$ refresh mode. This signal is also used to reset the refresh request logic.

## Functional Description

A memory cycle starts when chip select ( $\overline{\mathrm{CS}}$ ) and address latch enable (ALE) are true. RASIN is supplied from the DP84332 to the DP8408 dynamic RAM controller, which then supplies a RAS signal to the selected dynamic RAM bank. After the necessary row address hold time, the DP8408 switches the address outputs to the column address. The DP84332 then supplies the required $\overline{\mathrm{CAS}}$ signals ( $\overline{\mathrm{CAS}} \mathrm{H}, \overline{\mathrm{CAS}} \mathrm{L}$ ) to the RAM. For byte operations, only one $\overline{C A S}$ will be activated. To differentiate between a read and a write, the $D T / \bar{R}$ signal from the CPU is inverted and supplied by the DP8408 to the memory array.

A refresh cycle is started by one of two conditions. One is when a refresh is requested (RFRQ is true), refresh clock (RFCK) is high, and a non-selected memory cycle is started (CE is not true, ALE is high). This is called hidden refresh because it is transparent to the CPU. In this case, the address supplied to the memories comes from the refresh counter in the DP8408, and no $\overline{\mathrm{CAS}}$ signals are generated from the DP84332. The second form of refresh occurs when a refresh is requested, refresh clock is low, and there is no memory cycle in progress. This is called forced refresh, because the CPU will be forced to wait during the next memory cycle to allow for the refresh to be performed. In this case, a refresh is performed as before, but any attempt to access memory is delayed by wait states until after the refresh is finished. In either case, the refresh request is cleared by the refresh line (RFSH) which also goes to the DP8408.

In a standard memory cycle, the access can be slowed down by one clock cycle to accommodate slower memories. This extra wait state will not appear during the hidden refresh cycle, so faster devices on the CPU bus will not be affected.
With higher speed systems, memory speed requirements will affect the performance of the system. Table I shows memory speed requirements at three different CPU clock speeds.

TABLE I. MEMORY SPEED REQUIREMENTS

| CPU <br> Clock <br> Frequency | $\mathbf{t}_{\text {CAC }}$ |  | No Wait <br> States |
| :---: | :---: | :---: | :---: |
|  | 1 Wait <br> State |  |  |
| 8 MHz | $\leq 105 \mathrm{~ns}$ | $\leq 223 \mathrm{~ns}$ | $\leq 30 \mathrm{~ns}$ |
| 5 MHz | $\leq 170 \mathrm{~ns}$ | $\leq 370 \mathrm{~ns}$ | $\leq 30 \mathrm{~ns}$ |

${ }^{t}$ CAC $=$ access time from $\overline{\text { CAS }}$ including delay through buffers (DP84244) $t_{\text {RAH }}=$ row address hold time from $\overline{\text { RAS }}$

## System Description

For memory operation, the DP84332 can be directly connected between the control signals from the CPU chip set and the DP8408 dynamic RAM controller. Each $\overline{\text { CAS }}$ output of the DP84332 is capable of driving eight memory devices. If additional drive is required, a DP84244 buffer can be used to increase the fanout to the full capabilities of the DP8408 (eight memories per output of the DP84244).

The 84332 is a standard National Semiconductor PAL part (DMPAL16R8). The user can modify the PAL equations to support his particular application. The 84332 logic equations, function table (functional test) and logic diagram can be seen at the end of this data sheet.

## Refresh Request Logic

To generate the refresh request for the DP84332, external circuitry is required. Figure 1 shows how this can be implemented, using standard SSI and MSI logic. A DM74LS393 counter is used to time the period between refresh cycles, while the DM74LS74 flip-flop is used to record the need of a new refresh. A better solution is to use the 24 -pin DP84300 programmable refresh timer, as shown in Figure 2. This part allows a maximum amount of time for a hidden refresh to occur before lowering the refresh clock output, and implements the refresh request logic.


FIGURE 1. Using a Flip-Flop and a Counter for Refresh Request Logic


FIGURE 2. Using the DP84300 Refresh Counter for Refresh Request Logic

Timing Diagrams
Read Timing


Write Timing


Timing Diagrams (Continued)
Memory Cycle with 1 Wait State


DATA

Forced Refresh


Timing Diagrams (Continued)
Transparent Refresh


## 16R8

DP84332
Dynamic RAM Controller Interface for the 8086-8408 System CK AO IBHE /CS ALE RFCK WAIT IRFRQ NC GND /OE /RASIN ICA ICB RDY /RFSH /A /B IMRQ VCC

```
MRQ:= IRASIN •/CA •ICB •RDY •/RFSH •IA •/B •/MRQ •RFRQ •CS • ALE •/RFCK +
    MRQ - RASIN +
    RASIN • /CA • /CB • RDY • RFSH • IA •/MRQ • CS • ALE
```



```
        RASIN • /CA • /CB • /RDY •/RFSH • IA •/B • WAIT +
        RASIN • RDY • /RFSH • A • /B
A:= RASIN •/CA •/CB • RDY •/RFSH •IA •/B •/WAIT +
        RASIN • RDY • /RFSH • IA • B +
        RASIN • RDY • IRFSH • A • IB
RFSH:=/RASIN •/CA •ICB •RDY •/RFSH •IA •IB •/MRQ •RFRQ •ICS • ALE • RFCK +
    /RASIN•/CA • /CB • RDY •/RFSH •IA •/B •/MRQ • RFRQ • /RFCK +
    RASIN • ICA • ICB • RFSH • IA • IB
```



```
    RASIN • ICA • ICB • RDY • RFSH • IA • /MRQ • CS • ALE +
    /RASIN•/CA • /CB • RDY •/RFSH •/A •/B •/MRQ • /RFRQ • CS • ALE • WAIT +
    /RASIN • /CA • /CB •/RDY •/RFSH • IA •/B • MRQ •/RFRQ • WAIT +
    RASIN • /CA • ICB • /RDY • RFSH • IA +
    IRASIN •ICA • ICB • RDY •/RFSH •IA •IB •/MRQ • RFRQ • CS • ALE • RFCK • WAIT
CB:= RASIN •/CA •/CB •/RFSH - IA •/B 暗 +
        RASIN • CB • RDY • /RFSH • IA • B • WAIT +
        RASIN • CB - RDT • /RFSH • A • IB
```



```
        RASIN • CA • RDY • /RFSH • IA • B • WAIT +
        RASIN • CA • RDY - RFSH • A • IB
RASIN:=/RASIN•/CA\bullet/CB\bulletRDY •/RFSH •IA •/B •/MRQ •/RFRQ • CS • ALE +
    /RASIN • /CA •/CB •/RDY •/RFSH • IA •IB • MRQ • /RFRQ +
    RASIN • /CA • /CB • /RFSH • IA •IB +
    RASIN • RDY • /RFSH • IA • B • WAIT +
    /RASIN •/CA •/CB • RDY • /RFSH •IA •/B •/MRQ • RFRQ • ALE • RFCK +
    /RASIN •ICA • ICB • RDY •/RFSH • IA • IB •/MRQ • RFRQ • IRFCK +
    RASIN • /CA • /CB • RFSH • IA •/B +
    RASIN • RDY • /RFSH • A •IB
```




8086 PAL

## Interfacing the DP8408/09 To Various Microprocessors

High storage density and low cost have made dynamic RAMs the designer's choice in most memory applications. However, the major drawback of dynamic RAMs is the complex timing involved. First, a RAS must occur with the row address previously set up on the multiplexed address bus. After the row address has been held for some minimum time after RAS (namely the row address hold time of the dynamic RAMs, $t_{\text {RAH }}$ ), the column address is set up and then CAS occurs. In addition, refreshing must be done periodically to keep all memory cells charged.
With the introduction of the DP8408 Dynamic RAM Controller/Driver, the above complexities are simplified. The DP8408 is housed in a 48-pin package with eight multiplexed address outputs (QO-7) and six control outputs ( $\overline{\mathrm{RAS}} 0-3, \overline{\mathrm{CAS}}, \overline{\mathrm{WE}}$ ). It consists of two 8 -bit address latches and an 8 -bit refresh counter. All the output drivers are capable of driving 500 pF loads.

The following discussion demonstrates a typical application of the DP8408 Dynamic RAM Controller/Driver in Z8000T. and Z80®-based systems. The DP8408 basically has six modes of operation: Externally Controlled Refresh, Externally Controlled All-RAS Write, Externally Controlled Access, Auto Access (slow traH), Auto Access (fast $t_{\text {RAH }}$ ) and Set End of Count.

The DP8408, operating in the auto access mode, requires only $\overline{\text { RASIN }}$ to initiate a memory access cycle because all the dynamic RAM's control signals are automatically delayed from this input. (Refer to Figure 1 for the auto access timing sequence.)

In the following applications, the DP8408 operates in either mode 5 or mode 6 Auto Access and mode 1 or 2 Externally Controlled Refresh to provide minimum additional logic.

## The DP8408 and Z8000 Interface

## Memory Access Cycle:

Figure 2a shows the detailed block diagram of the Z8000 and the DP8408 interface. Consider a memory cycle of the Z8000; first, the memory address is output on the Address and Data multiplexed bus (ADO-15) during T1 and is latched to the DP8408 by $\overline{\text { AS. Simultaneously, }}$ $\overline{M R E Q}$ goes low and is used to provide $\overline{\text { RASIN }}$ to initiate a memory transaction cycle. Then the selected $\overline{\text { RAS }}$ output, row address hold time ( $t_{\text {RAH }}$ ), column address set up time ( $\mathrm{t}_{\text {ASC }}$ ) and $\overline{\mathrm{CAS}}$ output will follow $\overline{\text { RASIN }}$ as determined by the auto access modes. A maximum of one wait state is required for 6 MHz and 10 MHz CPUs. This wait state is automatically inserted by the CAS output of the DP8408. For systems using byte-writing, the DM74S158 provides two separate CAS outputs for ac-
cessing the low and high byte of memory. Note that $\overline{D S}$ from the $Z 8000$ is also gated with the DP8408's CAS output to generate $\overline{\mathrm{CAS}} \mathrm{L}$ and $\overline{\mathrm{CAS}} \mathrm{H}$. This guarantees the valid data from the Z 8000 being written into memory during memory write cycles. Refer to Figure 3 for the detailed memory transaction cycle timing.

The following formula allows the designer to determine the proper memory speed in terms of $\mathrm{t}_{\mathrm{CAC}}$ (access time from $\overline{\mathrm{CAS}}$ ):

$$
\begin{aligned}
\mathrm{t}_{\mathrm{CAC}} \max = & 3 \times \mathrm{t}_{\mathrm{c} C}-\operatorname{tdc}(\mathrm{MR})-\mathrm{t}_{\text {RICL }}-\mathrm{t}_{\mathrm{CASdly}}- \\
& \mathrm{t}_{\mathrm{SDR}}(\mathrm{C})-15 .
\end{aligned}
$$

The Z8000 parameters:
$t_{c c}$ : clock cycle time
$t_{s D R}(C)$ : read data to clock $\|$ set up time
tdc(MR): clock to MREQ delay
The DP8408, 74S158 and 74LS245 parameters:
$t_{\text {RICL }}$ : RASIN to CAS delay
$t_{\text {CASdly }}$ : the propagation delay of the 74 S 158
15 ns : the propagation delay of the 74LS245 (at 50 pF load)
For the 10 MHz CPU and the DP8408:

$$
\begin{aligned}
& \mathrm{t}_{\mathrm{CAC}} \max .=300-40-131-14-10-15=90 \mathrm{~ns} \\
& \text { - } \mathrm{t}_{\text {RICL }} \text { max. }(\text { mode } 6)=131 \mathrm{~ns} \text { at } 15 \mathrm{pF} \text { load. } \\
& \text { - } \mathrm{t}_{\text {CASdly }} \text { max. }=14 \mathrm{~ns} \text { at } 50 \mathrm{pF} \text { load. }
\end{aligned}
$$

Since $\overline{M R E Q}$ is connected directly to $\overline{\text { RASIN }}, t_{\text {RP }}(\overline{\text { RAS }}$ precharge time) and $t_{\text {RAS }}$ ( $\overline{\text { RAS }}$ pulse width) are determined by $\overline{M R E Q}$ high and low, respectively.

## Memory Refresh Cycle:

The Z8000 CPU contains a refresh rate counter for automatic memory refresh. This counter should be programmed during the processor initialization to determine the refresh rate. Since memory refresh is automatically inserted by the Z8000, there is no additional refresh arbitration logic allowed. The CPU's STATUS 3 (ST3) output can be directly connected to the M2 ( $\overline{\mathrm{RFSH}}$ ) pin of the DP8408. During the memory refresh cycle, ST3 goes low, setting the DP8408 in the external control refresh mode (mode 2). Then all four $\overline{\mathrm{RAS}}$ outputs will follow MREQ to strobe the DP8408's refresh address to all memory banks (the Z 8000 refresh address is ignored). As $\overline{M R E Q}$ goes high again, the DP8408 increments its refresh counter, preparing it for the next refresh cycle. Refer to Figure 4 for the refresh cycle timing. Note that ST3 also goes low during the internal cycle, I/O reference cycle and interrupt acknowledge cycle, but the memory will not be refreshed because $\overline{M R E Q}$ is not active during these cycles. The DP8408 on-chip refresh counter will not be incremented when M2 goes low unless $\overline{M R E Q}$ is inserted.


Figure 1. Auto Access Timing Sequence (Mode 5 or Mode 6)


Figure 2a. Z8000 and DP8408 Interface


Figure 2b. CASH and CASL Decoder

When the processor is in either halt state (by executing the privileged HALT instruction) or single-stepping mode (when STOP input is low), it introduces memory refresh cycles. However, care should be taken when the CPU is in either a WAIT state or a Bus Acknowledge cycle, that the dynamic RAM refresh will not take place. If these conditions occur over a long period of time, a burst refresh is recommended. This can be done by toggling RASIN while keeping M2 low, until all the rows of the dynamic RAM have been refreshed, then the CPU can resume its operations.

## The DP8408 and Z80A® Interface

## Instruction Fetch Cycle:

Figure 5 shows the detailed interconnections between the DP8408, the $\mathrm{Z80}{ }^{\circledR}$ and the Dynamic RAMs. Figure 6 shows the timing during an M1 cycle (op code fetch). The program counter is output on the address bus at the beginning of the M1 cycle. One-half clock later, MREQ goes active. This input is used to provide $\overline{\operatorname{RASIN}}$ to the DP8408 to access the dynamic memory. Subsequently,
the selected $\overline{\text { RAS }}$ output, Row to Column Select and then $\overline{\mathrm{CAS}}$ output will automatically follow $\overline{\mathrm{RASIN}}$ as determined by the Auto Access modes of the DP8408. The $\overline{R D}$ line also goes active to indicate a memory read cycle is in progress. After $t_{\text {CAC }}$ (access time from $\overline{\mathrm{CAS}}$ ), read data becomes valid. This data is sampled on the rising edge of T3, then both $\overline{M R E Q}$ and $\overline{R D}$ go inactive. Immediately following this, $\overline{\text { RFSH }}$ goes low, putting the DP8408 in the Externally Controlled Refresh mode. The $\overline{M R E Q}$ goes active causing all four RAS outputs to go active to perform a refresh to all the banks of the dynamic RAMs. Note that during memory refresh cycles, the refresh address from the CPU is output on the address bus. However, the contents of the DP8408 on-chip refresh counter are used instead to provide the row address to the dynamic memory array. Since the Z80 provides only a 7-bit refresh address, it is an advantage to use the DP8408 8-bit refresh counter to support 64 k dynamic RAMs directly. The DP8408 refresh counter is incremented as $\overline{M R E Q}$ returns high, ending the memory refresh. The $\overline{\mathrm{RFSH}}$ goes inactive returning the DP8408 back to the Auto Access mode, preparing it for the next access cycle.


Figure 3. Memory Transaction Cycles



Figure 5. DP8408 and Z80A Interface


Figure 6. Z80A Op Code Fetch Cycle Showing Memory Refresh

## Memory Access Cycle:

Figure 7 shows the timing of the memory read and memory write cycle other than for the M1 op code fetch cycle. Similar to the op code fetch cycle, $\overline{M R E Q}$ is used to provide RASIN. MREQ goes active after the address to the memory has had time to stabilize. Again, $\overline{R A S}$ output, Row to Column Select and then CAS output will automatically follow $\overline{\text { RASIN }}$ to access the specified memory location. For a memory read cycle, both MREQ and $\overline{\mathrm{RD}}$ go active, and as a result, $\overline{\text { WIN }}$ remains high (refer to Figure 5), which allows a memory read operation to occur. On the other hand, only MREQ goes active during a write cycle, which forces WIN low, indicating an early write cycle. It should be noted that the CAS output to the memory array will not go low until $\overline{W R}$ goes low during memory write cycles as this guarantees the valid CPU data will be written into memory.
It is worth mentioning that the Z80 CPU provides powerful block transfer instructions. An example is the LDIR (load, increment and repeat); using only this instruction, the programmer can move any block of data from the
location pointed to by the D and E registers. This operation is repeated until the byte counter ( $B$ and $C$ registers) reaches zero. Thus, this single instruction can move any block of data from one location to any other. Due to the fact that this instruction is refetched after each data byte transfer, the memory refresh cycle always takes place even though a transfer of up to 64 k bytes of data may be performed. Furthermore, when the CPU has executed the software HALT instruction and is waiting for an interrupt before normal CPU operations can resume, the CPU executes NOP instructions to maintain memory refresh activity.

However, care should be taken when the CPU is in either WAIT state or a Bus Acknowledge cycle, the dynamic RAM refresh will not take place. If these conditions occur long enough, a burst refresh is recommended, and it can be done by toggling $\overline{\text { RASIN }}$ while keeping M2 low until all the rows of the dynamic RAM have been refreshed before the CPU can resume its operation.


Figure 7. Z80A Memory Read and Memory Write Cycle

The following formulas allow designers to select the appropriate dynamic memory, based on different CPU and DP8408 speed versions, to allow the CPU full speed of operation:

$$
\begin{aligned}
\max . \mathrm{t}_{\mathrm{CAC}}: & 1.5 \times \mathrm{t}_{\mathrm{Cmin}}-\mathrm{t}_{\mathrm{DL} \phi}(\mathrm{MR})-\mathrm{tRICL}- \\
& \mathrm{t}_{\mathrm{CASDL}}-\mathrm{t}_{\delta \phi}(\mathrm{D}) \\
\min . \mathrm{t}_{\mathrm{RP}}: & \left.\mathrm{tw}(\mathrm{MRH})=\mathrm{tw}^{(\phi H}\right)+\mathrm{t}_{\mathrm{f}}-20 \\
\min . \mathrm{t}_{\mathrm{RAS}}: & \mathrm{tw}(\mathrm{MRL})-20=\mathrm{t}_{\mathrm{C}}-50
\end{aligned}
$$

Dynamic RAM Parameters:
$t_{C A C}$ : access time from $\overline{\text { CAS }}$
$t_{R P}: \overline{R A S}$ precharge time
$t_{\text {RAS }}: \overline{R A S}$ pulse width
Z80 Parameters:
$t_{\mathrm{C}}$ : clock period
tw $(\phi H)$ : clock pulse width, clock high
tf: clock fall time
$t_{D L \phi}(M R): \overline{M R E Q}$ delay from falling edge of clock, MREQ low
$t_{S \phi}(D)$ : Data set up time to rising edge of clock during M1 cycle
DP8408 and 74S00 Parameters:

$$
\begin{aligned}
& t_{\text {RICL }}: \overline{\text { RASIN }} \text { to } \overline{\text { CAS output delay }} \\
& t_{\text {CASDLY: }} \text { propagation delay of the two } 74 \mathrm{~S} 00 \\
& \text { NAND gates }
\end{aligned}
$$

For example, if the $\mathrm{Z8OA}(4 \mathrm{MHz})$ and the DP8408 are used, then:
max. $t_{\text {CAC }}: 1.5(250)-85-132-13-50=95 n s$
$\min . \mathrm{t}_{\mathrm{RP}}: 110+20-20=110 \mathrm{~ns}$
$\min . t_{\text {RAS }}: t_{C}-50=200 \mathrm{~ns}$
$t_{\text {RICL }}$ max.
(mode 6): 132 ns at 15 pF load
$t_{\text {CASDLY }}$ max.: 13 ns at 50 pF load

Therefore, in this case, the designer should choose a dynamic memory which has maximum $t_{C A C}$ of 95 ns , minimum $t_{R P}$ of 110 ns and minimum $t_{\text {RAS }}$ of 200 ns .

## DP8409 and MC68B09E Interface

## DP8409 Overview:

The DP8409 Dynamic RAM Controller/Driver is designed to control all multiplexed-address dynamic RAMs. It consists of two 9 -bit address latches and a 9 -bit refresh counter, thus allowing control of all $16 \mathrm{k}, 64 \mathrm{k}$, and the coming generation 256 k dynamic RAMs. More important, all the DP8409 outputs are capable of driving 500 pF loads.

The DP8409 basically has eight modes of operation: Externally Controlled Refresh, Automatic Forced Refresh, Internal Auto Burst Refresh, All $\overrightarrow{R A S}$ Auto Write, Externally Controlled Access, Auto Access (slow $t_{\text {RAH }}$ and with hidden refresh), Fast Auto Access (fast $t_{\text {RAH }}$ and Set End of Count. Of all these modes, Auto Access (mode 5) and Auto Forced Refresh (mode 1) are the most popular and will be used throughout this application. Mode 5 requires only $\overline{\text { RASIN }}$ to initiate a memory access cycle, because all the dynamic RAM's
control signals are automatically delayed from this input, as shown in Figure 1. To attain maximum system throughput, it is obviously advantageous to perform refreshes without interrupting the system. The DP8409 can do this by monitoring the $\overline{C S}$ input to see if it is high. If $\overline{\mathrm{CS}}$ is high, the RAMs are not being accessed. If $\overline{\mathrm{CS}}$ is high for one cycle, the DP8409 performs a hidden refresh during this cycle, and stops in time for the system to start another access. But if a hidden refresh does not occur in a specific time slot, a refresh must be forced and this can be done by using Mode 1, Automatic Forced Refresh.

To perform automatic forced refresh, the DP8409 must receive two clock signals: the refresh period clock, RFCK, and RGCK, the $\overline{\text { RAS-generator clock; RGCK can }}$ be the microprocessor clock. It takes approximately four RGCK clock periods to perform this automatic forced refresh. The DP8409 gives preference to hidden refresh using RFCK as a level reference. The refresh time slot commences as RFCK goes high. If $\overline{\mathrm{CS}}$ goes high while RFCK is high, the refresh counter is enabled in the address outputs. All four RAS outputs follow $\overline{\text { RASIN }}$; so to perform a hidden refresh, $\overline{\text { RASIN }}$ must be set low and the refresh counter gets incremented as $\overline{\text { RASIN }}$ goes high. The DP8409 allows only one such hidden refresh to occur with a clock cycle of RFCK to minimize power consumption.
If a hidden refresh does not occur the DP8409 must force a refresh before RFCK begins a new cycle on a low-to-high transition. Therefore, as RFCK goes low (and a hidden refresh has not occurred), RF I/O (Refresh Request) goes low, requesting that a refresh be performed. When the system acknowledges the request, it sets M2 low, and prevents further access to the DP8409. Then two RGCK negative edges after M2 has gone low, all four $\overline{\text { RAS }}$ outputs go low and and remain low for two RGCK clock periods. After all four $\overline{\text { RAS }}$ outputs have gone low, M2 can go high any time to end the Automatic Forced Refresh. The DP8409 allows only one automatic refresh to occur within a clock cycle of RFCK.

## Memory Access:

The MC68B09E starts a memory access cycle when E goes low, then the memory address becomes valid on the Address Bus $\mathrm{A} 0-15$. This address is decoded to provide Chip Select ( $\overline{\mathrm{CS}}$ ) to the DP8409. Then Q goes high and sets $\overline{\text { RASIN }}$ low from the PAL® Control Logic as shown in Figure 12. Note that $\overline{C S}$ must go low for a minimum of 10 ns before the assertion of RASIN for a proper memory access. This is important because a false hidden refresh may take place when this 10 ns minimum setup time is not met. $\overline{\text { RASIN }}$ goes low initiating the auto access sequence as shown in Figure 1. Mode 5 guarantees a 30 ns minimum for row address hold time and a minimum of 8 ns column address set up time. $\overline{\text { RASIN }}$ remains low until E goes low at the end of the current access cycle. Using the 16R6 A-1 Programmable Array Logic ( 25 ns PAL), the maximum access time from $\overline{C A S}$ of the selected dynamic RAM is determined as follows:

$$
\begin{array}{rll}
\text { Max. } \mathrm{t}_{\mathrm{CAC}}: & 3 \times 125-25-160-40=150 \mathrm{~ns} & 8409 \\
\text { t} \mathrm{CAC}
\end{array} \quad 3 \times 125-25-130-40=180 \mathrm{~ns} \quad 8409-2
$$

Q high to
RASIN low: 25 ns (16R6 A-1 PAL Parameter)
$\overline{\text { RASIN }}$ to $\overline{\mathrm{CAS}}$
Output low: 160ns (DP8409's $\mathrm{t}_{\text {RICL }}$, Mode 5, at 500 pF load) 130 ns (DP8409-2's $\mathrm{t}_{\text {RICL }}$ )
Read data setup time (before E going low): 40 ns

## Memory Refresh:

As described above, RASIN goes active when $Q$ and/or $E$ are high. This scheme, therefore, maximizes chances for hidden refresh because $\overline{\mathrm{CS}}$ is high during nondynamic memory cycle. For example, when the CPU is executing internal operation or the CPU is accessing ROM or I/O, $\overline{\mathrm{CS}}$ is high during these times. The DP8409 therefore performs a hidden refresh as RASIN goes low, assuming that RFCK is high.

However, if no hidden refresh occurs while RFCK was high, RF I/O goes low immediately after the RFCK high-tolow transition requests a forced refresh. The PAL Control Logic samples RF I/O, when E and Q are high and low respectively, to set M2 (RFSH) low, as shown in Figure 13. Once M2 has gone low, a forced refresh automatically occurs (as described in the DP8409 Overview). M2 remains low for four system clock periods to allow for this forced refresh. If the current microprocessor cycle is a nondynamic memory cycle ( $\overline{\mathrm{CS}}$ is high), this refresh is transparent to the microprocessor and STRETCH remains high ( E and Q are not stretched). Nevertheless, if the current cycle is a dynamic memory access cycle, STRETCH goes low stretching $E$ and $Q$ for a maximum of four system clocks. RASIN for the pending access will be issued a full system clock after M2 has gone high; this is to allow some RAS precharge time for the dynamic RAM. After this, memory will be accessed in the manner as described in the Memory Access Cycle.


Figure 8. NSC800 and DP8408 Interface


Figure 9. NSC800 Op Code Fetch Cycle Showing Memory Refresh


Figure 10. NSC800 Memory Write Cycle


Figure 11. MC68B09E and DP8409 Interface

*IF CS IS HIGH THROUGHOUT THIS CYCLE (RFCK IS ALSO HIGH), HIDDEN REFRESH OCCURS INSTEAD OF A MEMORY ACCESS.

Figure 12. MC68B09E Memory Read Cycle


Figure 13. MC68B09E Forced Refresh and Memory


Figure 14. PAL (16R6 A-1) Control Logic

## Memory Systems with ECC Using the DP8400

For a word-write cycle, no wait states are used. The buffer from the CPU is enabled, the DP8400 is put into a write mode, and the DP8409 is instructed to write memory. After CAS has occurred, the PAL controller resets the 74ALS02 latch.

During any memory cycle that the dynamic RAM is not selected, the controller effectively performs a cycle inhibit, allowing the DP8409 to perform a refresh if needed. One CPU clock cycle after the cycle starts, the 74ALS02 latch is cleared. The DP8409 will use this short RASIN strobe to generate an All-RAS strobe if a hidden refresh is pending.

If a hidden refresh has not occurred in the allocated time (period of RFCK high), a forced refresh will be requested. The PAL controller will wait for the end of the current memory cycle, and immediately request a cycle hold, and then switch the DP8409 to the auto refresh mode. While the NS16201 is in the cycle hold state, NTSO will stay high, preventing the start of another memory cycle. After sufficient time has been allowed for the DP8409 to perform a forced refresh, the PAL controller will remove the cycle hold.

Figure 2 shows how, using the 68000, DP8409 and DP8400, and a controller, the same functions can be performed with a memory system controlled by a 68000 microprocessor. Timing for the 68000 system is similar to that for the NS16000, except for forced refresh and the generation of RASIN. The 68000 does not have a feature equivalent to cycle hold, so DTACK (Data Acknowledge) must be delayed if a memory cycle is requested during a forced refresh.

This brief explains how a memory system can easily perform single error correction, double error detection, auto accessing and refreshing of memory, and byte writing.
Figure 1 shows the NS16032 with DP8409, DP8400, and a 2-PAL® (Programmable Array Logic) controller. The memory cycle for the NS16032 starts at the CPU clock cycle where the address strobe goes active. At the middle of this clock cycle, the 74ALS02 latch is set, providing RASIN to the DP8409 Dynamic RAM Controller, which starts its Auto Access cycle. The latch output is also sent to the two PAL controllers, indicating that a memory cycle has started. On the next PAL clock cycle ( 50 ns later), the PAL will enter one of five memory cycles: Read, Byte-Write, Word-Write, or Cycle Inhibit.

For a read cycle, one wait state will be needed, so the controller pulls the NCWAIT line low for one CPU clock cycle. Three CPU clock cycles after RASIN, the corrected data is latched at the output of the DP8400, the memory buffers are disabled, and the DP8400's output buffers are enabled. At the beginning of the fifth CPU clock cycle, the CPU latches the data from the data bus, and the PAL deactivates all control signals, resets the 74ALS02 latch, and outputs an interrupt to the CPU if a double error is detected. This allows the CPU to gracefully crash or perform a memory test on the system.
In a byte-write cycle, the data must first be read from memory to be corrected if necessary. The new byte to be written, along with the byte that remains unchanged, will then be written to memory with the new checkbits.

The byte-write memory cycle needs two wait states, so the PAL controller first pulls the NCWAIT line low for two CPU clock cycles. Three CPU clock cycles after RASIN is activated, corrected data is latched at the output of the DP8400. Also at this time the memory buffers are disabled, the new byte from the CPU and the unaddressed memory byte from the DP8400 are enabled onto the internal data bus, creating a new word of data. A half of the CPU clock cycle after the new data is enabled, it is latched into the DP8400, the mode of which has been changed to generate check bits. A half of the CPU clock cycle after the data has been latched into the input of the DP8400, the data is again latched at the output to the DP8400 along with the newly generated check bits. Also at this time, a write strobe is generated by the PAL. At the end of the write strobe, the PAL outputs a reset pulse, resetting the 74ALS02 latch. If a double bit error occurred during the read portion of the memory cycle, then the interrupt will be triggered.


Figure 1. Memory System for NS16032 Using DP8409, DP8400, and 64k Dynamic RAMs, Performing Error Checking/Correcting, Refreshing and Byte-Writing

Figure 2. Memory System for the 68000 Using DP8409, DP8400 and 64k Dynamic RAMs

## Section 8

Microprocessor Support

TEMPERATURE RANGE $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

## DESCRIPTION

DP8212M
DP8212
8-Bit Input/Output Port
8-4
*DP8216M
DP8216
4-Bit Bidirectional Bus Transceiver
8-11
*DP8226M
DP8226
4-Bit Bidirectional Bus Transceiver
8-11
DP8224
Clock Generator and Driver
8-16
*DP8228M
DP8228
System Controller and Bus Driver 8-22
*DP8238M
DP8238 NS16201 NS16000 Timing Control Unit8-22
"Also available screened in accordance with MIL-STD-883 Class B. Refer to National Semiconductor's "The Reliability Handbook".

| DESCRIPTION | GENERAL PURPOSE | $\begin{aligned} & 8080 \\ & \text { CPU } \end{aligned}$ | PART NUMBER |  | PAGE <br> NO. |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| 8-Bit I/O Port | - | $\bullet$ | DP8212 | DP8212M | 8-4 |
| 4-Bit Parallel Receiver/Driver | $\bullet$ | $\bullet$ | DP8216, | DP8216M, | 8-11 |
|  |  |  | DP8226 | DP8226M | 8-11 |
| Clock Generator/Driver |  | - | DP8224 |  | 8-16 |
| System Controller/Bus Driver |  | - | DP8228, | DP8228M, | 8-22 |
|  |  |  | DP8238 | DP8238M | 8-22 |
| 8-Bit 48 mA Bus Transceiver | $\bullet$ |  | DP8303 | DP7303 | 2-6 |
| 8-Bit 48 mA Bus Transceiver | - |  | DP8304B | DP7304B | 2-11 |
| 8-Bit 48 mA Bus Transceiver | $\bullet$ |  | DP8307 | DP7307 | 2-16 |
| 8-Bit 48 mA Bus Transceiver | $\bullet$ |  | DP8308 | DP7308 | 2-20 |
| CRT Controller | - | - | DP8350 |  | 5-6 |
| CRT Controller | - | $\bullet$ | DP8352, |  | 5-6 |
| CRT Controller | $\bullet$ | - | DP8353 |  | 5-6 |
| Octal D-Type Latch | - |  | MM74C373 | MM54C373 | CMOS |
| - Octal D-Type Flip-Flop | $\bullet$ |  | MM74C374 | MM54C374 | CMOS |
| 16-Key Encoder | $\bullet$ |  | MM74C922 | MM54C922 | CMOS |
| 20-Key Encoder | $\bullet$ |  | MM54C923 | MM54C923 | CMOS |
| Octal Transparent D Latch | - |  | DM74LS373 | DM54LS373 | LOGIC |
| Octal Edge-Triggered D Flip-Flop | $\bullet$ |  | DM74LS374 | DM54LS374 | LOGIC |

## DP8212/DP8212M 8-Bit InputOutput Port

## General Description

The DP8212/DP8212M is an 8-bit input/output port contained in a standard 24 -pin dual-in-line package. The device, which is fabricated using Schottky Bipolar technology, is part of National Semiconductor's N8080A microcomputer family. The DP8212/DP8212M can be used to implement latches, gated buffers, or multiplexers. Thus, all of the major peripheral and input/ output functions of a microcomputer system can be implemented with this device.

The DP8212/DP8212M includes an 8-bit latch with TRI-STATE ${ }^{\circledR}$ output buffers, and device selection and control logic. Also included is a service request flip-flop for the generation and control of interrupts to the microprocessor.

## Features

- 8-Bit Data Latch and Buffer
- Service Request Flip-flop for Generation and Control of Interrupts
- 0.25 mA Input Load Current
- TRI-STATE TTL Output Drive Capability
- Outputs Sink 15 mA
- Asynchronous Latch Clear
- 3.65V Output for Direct Interface to INS8080A
- Reduces System Package Count by Replacing Buffers, Latches, and Multiplexers in Microcomputer Systems


## N8080A Microcomputer Family Block Diagram



Absolute Maximum Ratings
Operating Conditions

|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ | Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| All Output or Supply Voltages | -0.5 V to +7 V | DP8212M | 4.50 | 5.50 | $V_{D C}$ |
| All Input Voltages | -1.0 V to 5.5 V | DP8212 | 4.75 | 5.25 | VDC |
| Output Currents *** | 125 mA | Operating Temperature ( $T_{A}$ ) |  |  |  |
| Maximum Power Dissipation ${ }^{*}$ at $25^{\circ} \mathrm{C}$ |  | DP8212M | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Cavity Package | 1903 mW | DP8212 | 0 | +75 | ${ }^{\circ} \mathrm{C}$ |
| Molded Package | 2005 mW |  |  |  |  |

*Derate cavity package $12.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $16.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

Note: Maximum ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified under dc electrical characteristics.

Electrical Characteristics (Min $\leq T_{A} \leq \operatorname{Max}, \operatorname{Min} \leq V_{C C} \leq M a x$, unless otherwise noted)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IF | Input Load Current, STB, DS2, $\overline{C L R}, \mathrm{DI}_{1}-\mathrm{DI}_{8}$ Inputs | $V_{F}=0.45 \mathrm{~V}$ |  |  |  | -0.25 | mA |
| IF | Input Load Current, MD Input | $V_{F}=0.45 \mathrm{~V}$ |  |  |  | -0.75 | mA |
| IF | Input Load Current, $\overline{\text { DS1 }}$ Input | $V_{F}=0.45 \mathrm{~V}$ |  |  |  | -1.0 | mA |
| IR | Input Leakage Current STB, DS2, $\overline{C L R}, \mathrm{DI}_{1}-\mathrm{DI} 8$ Inputs | $V_{R}=V_{C C}$ Max |  |  |  | 10 | $\mu \mathrm{A}$ |
| 1 R | Input Leakage Current, MD Input | $\mathrm{V}_{\mathrm{R}}=\mathrm{V}_{\mathrm{CC}}$ Max |  |  |  | 30 | $\mu \mathrm{A}$ |
| IR | Input Leakage Current, $\overline{\mathrm{DS1}}$ Input | $\mathrm{V}_{\mathrm{R}}=\mathrm{V}_{\text {CC }} \mathrm{Max}$ |  |  |  | 40 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{C}}$ | Input Forward Voltage Clamp | $\mathrm{I}^{\prime} \mathrm{C}=-5 \mathrm{~mA}$ |  |  |  | -1 | V |
| VIL | Input "Low" Voltage |  | DP8212M |  |  | 0.80 | V |
|  |  |  | DP8212 |  |  | 0.85 | V |
| $\mathrm{V}_{\text {IH }}$ | Input "High" Voltage |  |  | 2.0 |  |  | V |
| VOL. | Output "Low" Voltage | $\mathrm{IOL}=10 \mathrm{~mA}$ | DP8212M |  |  | 0.45 | V |
|  |  | $\mathrm{IOL}=15 \mathrm{~mA}$ | DP8212 |  |  | 0.45 | V |
| VOH | Output "High" Voltage | $1 \mathrm{OH}=-0.5 \mathrm{~mA}$ | DP8212M | 3.40 | 4.0 |  | V |
|  |  | $1 \mathrm{OH}=-1.0 \mathrm{~mA}$ | DP8212 | 3.65 | 4.0 |  | V |
| ISC | Short-Circuit Output Current | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  | -15 |  | -75 | mA |
| 1101 | Output Leakage Current, High Impedance State | $\mathrm{VO}_{\mathrm{O}}=0.45 \mathrm{~V} / \mathrm{V}_{\text {cc }} \mathrm{Max}$ |  |  |  | 20 | $\mu \mathrm{A}$ |
| ICC | Power Supply Current |  | DP8212M |  | 90 | 145 | mA |
|  |  |  | DP8212 |  | 90 | 130 | mA |

## Capacitance *

$\mathrm{F}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{BI}} \mathrm{AS}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| CIN | DS1, MD Input Capacitance |  | 9 | 12 | pF |
| CIN $^{\text {DS2, }} \overline{\text { CLR }}$, STB, DI $_{1}$-DI8 Input Capacitance |  | 5 | 9 | pF |  |
| COUT | DO1-DO8 Output Capacitance |  | 8 | 12 | pF |

*This parameter is sampled and not $100 \%$ tested.

Switching Characteristics
(Min $\left.\leq T_{A} \leq \operatorname{Max}, \operatorname{Min} \leq V_{C C} \leq \operatorname{Max}\right)$

| SYMBOL | PARAMETER | CONDITIONS | DP8212M |  | DP8212 |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| tPW | Pulse Width |  | 40 |  | 30 |  | ns |
| tPD | Data to Output Delay | (Note 5) |  | 30 |  | 30 | ns |
| twE | Write Enable to Output Delay | (Note 5) |  | 50 |  | 40 | ns |
| tSET | Data Set-Up Time |  | 20 | , | 15 |  | ns |
| th | Data Hold Time |  | 30 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Reset to Output Delay | (Note 5) |  | 55 |  | 40 | ns |
| ts | Set to Output Delay . | (Note 5) |  | 35 |  | 30 | ns |
| tE | Output Enable/Disable Time | (Note 6) |  | 50 |  | 45 | ns |
| tC | Clear to Output Delay | (Note 5) |  | 65 |  | 55 | ns |

## Switching Conditions

## Conditions of Test:

1. Input Pulse Amplitude $=2.5 \mathrm{~V}$.
2. Input Rise and Fall Times $=5 n$ s.
3. Between 1 V and 2 V Measurements made at 1.5 V with $15 \mathrm{~mA} \& 30 \mathrm{pF}$ Test Load.
4. $C_{L}$ includes jig and probe capacitance.
5. $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$.
6. $C_{L}=30 \mathrm{pF}$ except for DP8212M tE(DISABLE) $C_{L}=5 \mathrm{pF}$

## Test Load



Alternate Test Load (Refer to Timing Diagram)



## Logic Diagram



Logic Table A

| STB | MD | $\left(\right.$ DS $_{\mathbf{1}} \cdot$ DS $\left._{\mathbf{2}}\right)$ | DATA OUT <br> EQUALS |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | TRI-STATE |
| 1 | 0 | 0 | TRI-STATE |
| 0 | 1 | 0 | DATA LATCH |
| 1 | 1 | 0 | DATA LATCH |
| 0 | 0 | 1 | DATA LATCH |
| 1 | 0 | 1 | DATA IN |
| 0 | 1 | 1 | DATA IN |
| 1 | 1 | 1 | DATA IN |

$\overline{C L R} 乙$ resets data latch to the output low state.
The data latch clock is level sensitive, a low level clock latches the data.

Logic Table B

| $\overline{\text { CLR }}$ | $\left(\right.$ DS $_{\mathbf{1}} \cdot$ DS $\left._{\mathbf{2}}\right)$ | STB | $\mathbf{Q}^{*}$ | $\overline{\text { INT }}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 RESET | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 |  | 1 | 0 |
| 1 | 1 RESET | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 |

*Internal Service Request flip-flop.

## Functional Pin Definitions

The following describes the function of all the DP8212/ DP8212M input/output pins. Some of these descriptions reference internal circuits.

## INPUT SIGNALS

Device Select ( $\overline{D_{1}}, D_{2}$ ): When $\overline{D S_{1}}$ is low and $\mathrm{DS}_{2}$ is high, the device is selected. The output buffers are enabled
and the service request flip-flop is asynchronously reset (cleared) when the device is selected.

Mode (MD): When high (output mode), the output buffers are enabled and the source of the data latch clock input is the device selection logic ( $\mathrm{DS}_{1} \cdot \mathrm{DS}_{2}$ ). When low (input mode), the state of the output buffers is determined by the device selection logic ( $\mathrm{DS}_{1} \cdot \mathrm{DS}_{2}$ ) and the source of the data latch clock input is the strobe (STB) input.

## Functional Pin Definitions (Continued)

Strobe (STB): Used as data latch clock input when the mode (MD) input is low (input mode). Also used to synchronously set the service request flip-flop, which is negative edge triggered.
Data $\ln \left(\mathrm{DI}_{1}-\mathrm{DI}_{8}\right)$ : Eight-bit data input to the data latch, which consists of eight D-type flip-flops. Incorporating a level sensitive clock while the data latch clock input is high, the Q output of each flip-flop follows the data input. When the clock input returns low, the data latch stores the data input. The clock input high overrides the clear ( $\overline{\mathrm{CLR}}$ ) input data latch reset.
Clear ( $\overline{\mathrm{CLR}}$ ): When low, asynchronously resets (clears) the data latch and the service request flip-flop. The service request flip-flop is in the non-interrupting state when reset.

## OUTPUT SIGNALS

Interrupt (INT): Goes low (interrupting state) when either the service request flip-flop is synchronously set by the strobe (STB) input or the device is selected.
Data Out ( $\mathrm{DO}_{\mathbf{1}}-\mathrm{DO}_{\mathbf{8}}$ ): Eight-bit data output of data buffers, which are TRI-STATE, non-inverting stages. These buffers have a common control line that either enables the buffers to transmit the data from the data latch outputs or disables the buffers by placing them in the high-impedance state.

Connection Diagram


Order Number DP8212J, DP8212N or DP8212MJ
See NS Package J24A or N24A

## Applications in Microcomputer Systems

## Gated Buffer

(TRI-STATE)



Output Port (with Hand-Shaking)


INS8080A Status Latch


National

## DP8216/DP8216M, DP8226/DP8226M 4-Bit Bidirectional Bus Transceivers

## General Description

The DP8216/DP8216M and DP8226/DP8226M are 4-bit bidirectional bus drivers for use in bus oriented applications. The non-inverting DP8216/DP8216M and inverting DP8226/DP8226M drivers are provided for flexibility in system design.

Each buffered line of the four-bit driver consists of two separate buffers that are TRI-STATE ${ }^{\circledR}$ to achieve direct bus interface and bidirectional capability. On one side of the driver the output of one buffer and the input of another are tied together (DB); this side is used to interface to the system side components such as memories, I/O, etc., because its interface is TTL compatible and it has high drive $(50 \mathrm{~mA})$. On the other side of the driver the inputs and outputs are separated to provide maximum flexibility. Of course, they can be tied together so that the driver can be used to buffer a true bidirectional bus. The DO outputs on this side of the driver have a special high voltage output drive capability so that direct interface to the 8080 type CPUs is achieved with an adequate amount of noise immunity.

The CS input is a device enable. When it is "high" the output drivers are all forced to their high-impedance state. When it is a "low" the device is enabled and the direction of the data flow is determined by the DIEN input.

The DIEN input controls the direction of data flow, which is accomplished by forcing one of the pair of buffers into its high-impedance state and allowing the other to transmit its data. A simple two-gate circuit is used for this function.

## Features

- Data bus buffer driver for 8080 type CPUs
- Low input load current -0.25 mA maximum
- High output drive capability for driving system data bus -50 mA at 0.5 V
- Power up-down protection
- DP8216/DP8216M have non-inverting outputs
- DP8226/DP8226M have inverting outputs
- Output high voltage compatible with direct interface to MOS
- TRI-STATE outputs
- Advanced Schottky processing
- Available in military and commercial temperature ranges


## Logic and Connection Diagrams

DP8216/DP8216M


## DP8226/PD8226M



# Absolute Maximum Ratings (Note 1 ) 

Operating Conditions

|  | Min | Max | Units |  | Min | Max | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| All Output and Supply Voltages | -0.5 | +7.0 | V | Supply Voltage, VCC |  |  |  |
| All Input Voltages | -1.0 | +5.5 | V | DP8216M, DP8226M | 4.5 | 5.5 | V |
| Output Currents |  | 125 | mA | DP8216, DP8226 | 4.75 | 5.25 | V |
| Storage Temperature | -65 | +150 | ${ }^{\circ} \mathrm{C}$ | Temperature, TA |  |  |  |
| Maximum Power Dissipation ${ }^{*}$ at $25^{\circ} \mathrm{C}$ |  |  |  | DP8216M, DP8226M | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| $\quad$ Cavity Package |  | 1509 | mW | DP8216, DP8226 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| $\quad$ Molded Package | 1476 | mW |  | . |  |  |  |
| Lead Temperature (soldering, 10 seconds) |  | +300 | ${ }^{\circ} \mathrm{C}$ |  |  |  |  |

*Derate cavity package $10.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $11.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

Electrical Characteristics DP8216, DP8226 $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ (Notes 2, 3, and 4)

| Parameter |  | Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Description |  | Min | Typ | Max |  |
| DRIVERS |  |  |  |  |  |  |
| VIL | Input Low Voltage |  |  |  | 0.95 | V |
| $\mathrm{V}_{1} \mathrm{H}$ | Input High Voltage |  | 2 |  |  | V |
| $I_{F}$ | Input Load Current | $V_{F}=0.45 \mathrm{~V}$ |  | -0.03 | -0.25 | mA |
| $I_{R}$ | Input Leakage Current | $V_{R}=5.25 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $\mathrm{I}^{\prime} \mathrm{C}=-5 \mathrm{~mA}$ |  |  | -1.2 | $V$ |
| $\mathrm{V}_{\mathrm{OL} 1}$ | Output Low Voltage | $1 \mathrm{OL}=25 \mathrm{~mA}$ |  | 0.3 | 0.45 | V |
| VOL2 | Output Low Voltage | $\begin{aligned} & \mathrm{DP} 8216 \mathrm{IOL}=55 \mathrm{~mA} \\ & \mathrm{DP8226} \mathrm{~J} \mathrm{OL}=50 \mathrm{~mA} \end{aligned}$ |  | 0.5 | 0.6 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $1 \mathrm{OH}=-10 \mathrm{~mA}$ | 2.4 | 3.0 |  | V |
| ISC | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | -30 | -75 | -120 | mA |
| 1 OO | Output Leakage Current TRI-STATE | $\mathrm{V}_{\mathrm{O}}=0.45 \mathrm{~V} / 5.5 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |

RECEIVERS

| VIL | Input Low Voltage |  |  |  | 0.95 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1} \mathrm{H}$ | Input High Voltage |  | 2 |  |  | V |
| IF | Input Load Current | $V_{F}=0.45 \mathrm{~V}$ |  | -0.08 | -0.25 | mA |
| $V_{C}$ | Input Clamp Voltage | $\mathrm{I}^{\prime} \mathrm{C}=-5 \mathrm{~mA}$ |  |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $1 \mathrm{OL}=15 \mathrm{~mA}$ |  | 0.3 | 0.45 | V |
| VOH 1 | Output High Voltage | $1 \mathrm{OH}=-1 \mathrm{~mA}$ | 3.65 | 4.0 |  | V |
| ISC | Output Short Circuit Current | $\mathrm{V}_{\mathrm{O}} \approx 0 \mathrm{~V}$ | -15 | -35 | -65 | mA |
| 1 Ol | Output Leakage Current TRI-STATE | $\mathrm{V}_{\mathrm{O}}=0.45 \mathrm{~V} / 5.5 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |

CONTROL INPUTS (CS, DIEN)

| $V_{\text {IL }}$ | Input Low Voltage |  |  |  | 0.95 | $V$ |
| :---: | :--- | :--- | :--- | :--- | :---: | :---: |
| $V_{\text {IH }}$ | Input High Voltage |  | 2 |  |  | V |
| $I_{F}$ | Input Load Current | $V_{F}=0.45 \mathrm{~V}$ |  | -0.15 | -0.5 | mA |
| $I_{R}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{R}}=5.25 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{~A}$ |
| $I_{\text {CC }}$ | Power Supply Current |  |  |  |  |  |
|  | DP8216 |  |  | 95 | 130 | mA |
|  | DP8226 |  | 85 | 120 | mA |  |

Electrical Characteristics DP8216M, DP8226M $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ (Notes 2,3 and 4)

| Parameter |  | Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Description |  | Min | Typ | Max |  |

DRIVERS

| VIL | Input Low Voltage DP8216M <br> DP8226M |  |  |  | $\begin{aligned} & 0.95 \\ & 0.90 \end{aligned}$ | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IH }}$ | Input High Voltage |  | 2 |  |  | $V$ |
| IF | Input Load Current | $V_{F}=0.45 \mathrm{~V}$ |  | -0.08 | -0.25 | mA |
| 1 R | Input Leakage Current | $V_{R}=5.5 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
| $V_{C}$ | Input Clamp Voltage | $I_{C}=-5 \mathrm{~mA}$ |  |  | -1.2 | V |
| VOL1 | Output Low Voltage | $\mathrm{IOL}=25 \mathrm{~mA}$ |  | 0.3 | 0.45 | V |
| VOL2 | Output Low Voltage | $\mathrm{IOL}=45 \mathrm{~mA}$ |  | 0.5 | 0.6 | V |
| V OH | Output High Voltage | $1 \mathrm{OH}=-5 \mathrm{~mA}$ | 2.4 | 3.0 |  | V |
| ISC | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | -30 | -75 | -120 | mA |
| $\|10\|$ | Output Leakage Current TRI-STATE | $\mathrm{V}_{\mathrm{O}}=0.45 \mathrm{~V} / 5.5 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |

## RECEIVERS

| VIL | Input Low Voltage DP8216M <br> DP8226M |  |  |  | $\begin{aligned} & 0.95 \\ & 0.9 \end{aligned}$ | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1} \mathrm{H}$ | Input High Voltage |  | 2 |  |  | $\checkmark$ |
| IF | Input Load Current | $V_{F}=0.45 \mathrm{~V}$ |  | -0.08 | -0.25 | mA |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $I_{C}=-5 \mathrm{~mA}$ |  |  | -1.2 | V |
| VOL | Output Low Voltage | $1 \mathrm{OL}=15 \mathrm{~mA}$ |  | 0.3 | 0.45 | V |
| VOH | Output High Voltage | $1 \mathrm{OH}=-0.5 \mathrm{~mA}$ | 3.4 | 3.8 |  | V |
| $\mathrm{VOH}_{2}$ | Output High Voltage | $1 \mathrm{OH}=-2 \mathrm{~mA}$ | 2.4 |  |  | V |
| ISC | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | -15 | -35 | -65 | mA |
| 11 Ol | Output Leakage Current TRI-STATE | $\mathrm{V}_{\mathrm{O}}=0.45 \mathrm{~V} / 5.5 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |

CONTROL INPUTS ( $\overline{\mathrm{CS}}, \overline{\mathrm{DIEN}}$ )

| VIL | Input Low Voltage DP8216M <br> DP8226M |  |  |  | $\begin{aligned} & 0.95 \\ & 0.9 \end{aligned}$ | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input High Voltage |  | 2 |  | . | V |
| $I_{F}$ | Input Load Current | $V_{F}=0.45 \mathrm{~V}$ |  | -0.15 | -0.5 | mA |
| $I_{\text {I }}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{R}}=5.5 \mathrm{~V}$ |  |  | 80 | $\mu \mathrm{A}$ |
| ${ }^{\prime} \mathrm{CC}$ | Power Supply Current DP8216M DP8226M |  |  | $\begin{aligned} & 95 \\ & 85 \end{aligned}$ | $\begin{aligned} & 130 \\ & 120 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |

Switching Characteristics

| Parameter |  |  | Limits |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Description | Conditions | Min | Typ | Max | Units |


| tPD 1 | Input to Output Delay, DO Outputs | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{R}_{1}=300 \Omega, \\ & \mathrm{R}_{2}=600 \Omega \end{aligned}$ | 15 | 25 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tPD 2 | Input to Output Delay, DB Outputs DP8216M <br> DP8226M | $\begin{aligned} & C_{L}=300 \mathrm{pF}, \mathrm{R}_{1}=90 \Omega \\ & \mathrm{R}_{2}=180 \Omega \end{aligned}$ | $\begin{aligned} & 19 \\ & 16 \end{aligned}$ | $\begin{aligned} & 33 \\ & 25 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| ${ }^{\text {t }}$ E | Output Enable Time DP8216M DP8226M | $\begin{aligned} & \text { DO Outputs: } C_{L}=30 \mathrm{pF}, \\ & \mathrm{R}_{1}=300 \Omega / 10 \mathrm{k} \Omega, \\ & \mathrm{R}_{2}=600 \Omega / 1 \mathrm{k} \Omega \\ & \mathrm{DB} \text { Outputs: } \mathrm{C}_{\mathrm{L}}=300 \mathrm{pF}, \\ & \mathrm{R}_{1}=90 \Omega / 10 \mathrm{k} \Omega, \\ & \mathrm{R}_{2}=180 \Omega / 1 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | $\begin{aligned} & 42 \\ & 36 \end{aligned}$ | $\begin{aligned} & 75 \\ & 62 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| tD | Output Disable Time DP8216M DP8226M | $\begin{aligned} & \text { DO Outputs: } C_{L}=5 \mathrm{pF}, \\ & \mathrm{R}_{1}=300 \Omega / 10 \mathrm{k} \Omega, \\ & \mathrm{R}_{2}=600 \Omega / 1 \mathrm{k} \Omega \\ & \mathrm{DB} \text { Outputs: } \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \\ & \mathrm{R}_{1}=90 \Omega / 10 \mathrm{k} \Omega, \\ & \mathrm{R}_{2}=180 \Omega / 1 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | $\begin{aligned} & 16 \\ & 16 \end{aligned}$ | $\begin{aligned} & 40 \\ & 38 \end{aligned}$ | ns |

DP8216, DP8226 $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$

| tPD 1 | Input to Output Delay, DO Outputs | $\begin{aligned} & C_{L}=30 \mathrm{pF}, \mathrm{R}_{1}=300 \Omega, \\ & R_{2}=600 \Omega \end{aligned}$ | 15 | 25 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tPD 2 | Input to Output Delay, DB Outputs DP8216 <br> DP8226 | $\begin{aligned} & C_{L}=300 \mathrm{pF}, \mathrm{R}_{1}=90 \Omega, \\ & R_{2}=180 \Omega \end{aligned}$ | $\begin{aligned} & 20 \\ & 16 \end{aligned}$ | 30 25 | ns |
| tE | Output Enable Time DP8216 <br> DP8226 | $\begin{aligned} & \text { DO Outputs: } C_{L}=30 \mathrm{pF}, \\ & R_{1}=300 \Omega / 10 \mathrm{k} \Omega, \\ & R_{2}=600 \Omega / 1 \mathrm{k} \Omega \\ & \text { DB Outputs: } C_{L}=300 \mathrm{pF}, \\ & R_{1}=90 \Omega / 10 \mathrm{k} \Omega, \\ & R_{2}=180 \Omega / 1 \mathrm{k} \Omega, \end{aligned}$ | $\begin{aligned} & 45 \\ & 35 \end{aligned}$ | $\begin{aligned} & 65 \\ & 54 \end{aligned}$ | ns |
| ${ }^{\text {t }}$ | Output Disable Time | $\begin{aligned} & \text { DO Outputs: } C_{L}=5 \mathrm{pF}, \\ & R_{1}=300 \Omega / 10 \mathrm{k} \Omega, \\ & R_{2}=600 \Omega / 1 \mathrm{k} \Omega \\ & \text { DB Outputs: } C_{L}=5 \mathrm{pF}, \\ & R_{1}=90 \Omega / 10 \mathrm{k} \Omega, \\ & R_{2}=180 \Omega / 1 \mathrm{k} \Omega \end{aligned}$ | 20 | 35 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.
Note 2: Unless otherwise specified, min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the $\mathrm{DP8216M}$ and $\mathrm{DP8226M}$ and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range for the DP8216 and DP8226. All typical values are given for $V_{C C}=5 \mathrm{~V}$ and $T_{A}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified.
Note 4: Only one output at a time should be shorted.

Input pulse amplitude of 2.5 V .
Input rise and fall times of 5.0 ns between 1.0 V and 2.0 V . Output loading is 5.0 mA and 10 pF .
Speed measurements are made at 1.5 V levels.


Switching Time Waveforms


Capacitance $T_{A}=25^{\circ} \mathrm{C}$

| Symbol | Parameter | Limit |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Typ. | Max. | Unit |  |
| CIN |  |  | 4 | 6 | pF |
| COUT | Output Capacitance |  |  |  |  |
|  | DO Outputs |  | 6 | 10 | pF |
|  | DB Outputs |  | 13 | 18 | pF |

Note: This parameter is periodically sampled and is not $100 \%$ tested. Condition of measurement is $f=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{BIAS}}=2.5 \mathrm{~V}$, $V_{C C}=5.0 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## DP8224 Clock Generator and Driver

## General Description

The DP8224 is a clock generator/driver contained in a standard, 16 -pin dual-in-line package. The chip, which is fabricated using Schottky Bipolar technology, generates clocks and timing for National Semiconductor's N8080A microcomputer family.

Included in the DP8224 is an oscillator circuit that is controlled by an external crystal, which is selected by the designer to meet a variety of system speed requirements. Also included in the chip are circuits that provide: a status strobe for the DP8228 or DP8238 system controllers, power-on reset for the INS8080A microprocessor, and synchronization of the READY input to the INS8080A.

## Features

- Crystal-Controlled Oscillator for Stable System Operation
- Single Chip Clock Generator and Driver for INS8080A Microprocessor
- Provides Status Strobe for DP8228 or DP 8238 System Controllers
- Provides Power-On Reset for INS8080A Microprocessor
- Synchronizes READY Input to INS8080A Microprocessor
- Provides Oscillator Output for Synchronization of External Circuits
- Reduces System Component Count


## N8080A Microcomputer Family Block Diagram



|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage |  | Supply Voltage |  | 5 |  |
| $V_{\text {CC }}$ | 7 V | $V_{C C}$ | 4.75 | 5.25 | V |
| VDD | 15V | VDD | 11.4 | 12.6 | V |
| Input Voltage | -1 V to +5.5 V | Temperature ( $T_{A}$ ) | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |  |  |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  |  |  |  |  |
| Cavity Package | 1509 mW |  |  |  |  |
| Molded Package | 1476 mW |  |  |  |  |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |  |  |  |  |
| *Derate cavity package $10.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above 2 package $11.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. | ; derate molded |  |  |  |  |

## Electrical Characteristics (Note 3)

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IF | Input Current Loading | $V_{F}=0.45 \mathrm{~V}$ |  |  | -0.25 | mA |
| IR | Input Leakage Current | $V_{R}=5.25 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{C}}$ | Input Forward Clamp Voltage | $\mathrm{I}_{\mathrm{C}}=-5 \mathrm{~mA}$ |  |  | -1.0 | V |
| $V_{\text {IL }}$ | Input "Low" Voltage | $V_{C C}=5 \mathrm{~V}$ |  |  | 0.8 | V |
| VIH | Input "High" Voltage | $\overline{\text { RESIN }}$ Input | 2.6 |  |  | V |
|  |  | All Other Inputs | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IH }}-\mathrm{V}_{\text {IL }}$ | $\overline{\text { RESIN }}$ Input Hysteresis | $V_{C C}=5 \mathrm{~V}$ | 0.25 |  |  | V |
| VOL | Output "Low" Voltage |  |  |  |  |  |
|  | ( $\phi 1, \phi 2$ ), Ready, Reset, $\overline{\text { STSTB }}$ | $\mathrm{IOL}=2.5 \mathrm{~mA}$ |  |  | 0.45 | V |
|  | Osc., $\phi 2$ (TTL) | $1 \mathrm{OL}=10 \mathrm{~mA}$ |  |  | 0.45 | V |
|  | Osc., $\phi 2$ (TTL) | $1 \mathrm{OL}=15 \mathrm{~mA}$ |  |  | 0.45 | V |
| V OH | Output "High' Voltage |  |  |  |  |  |
|  | $\phi 1, \phi 2$ | $1 \mathrm{OH}=-100 \mu \mathrm{~A}$ | 9.4 |  |  | V |
|  | Ready, Reset | $\mathrm{IOH}^{\prime}=-100 \mu \mathrm{~A}$ | 3.6 |  |  | V |
|  | Osc., $\phi 2$ (TTL), STSTB | $1 \mathrm{OH}=-1 \mathrm{~mA}$ | 2.4 |  |  | V |
| ISC | Output Short-Circuit Current (All Low Voltage Outputs Only), (Note 1) | $\mathrm{VO}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ | -10 |  | -60 | mA |
| ICC | Power Supply Current |  |  |  | 115 | mA |
| IDD | Power Supply Current |  |  |  | 12 | mA |

Note 1: Caution $-\phi 1$ and $\phi 2$ output drivers do not have short circuit protection.
Note 2: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 3: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DP8224. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, $V_{C C}=5 \mathrm{~V}$, and $V_{D D}=12 \mathrm{~V}$.

## Crystal Requirements*

Tolerance
Resonance
Load Capacitance
$0.005 \%$ at $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Fundamental**
20 pF to 30 pF

Equivalent Resistance
$75 \Omega$ to $20 \Omega$
Power Dissipation (Min)
4 mW

[^47]Switching Characteristics (Note 3)

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{t}{ }_{\phi}$ | $\phi 1$ Pulse Width | $C_{L}=20 \mathrm{pF}$ to 50 pF | $\frac{2 \mathrm{t} C \mathrm{Y}}{9}-20$ |  |  | ns |
| $\mathrm{t}_{\phi 2}$ | ¢2 Pulse Width |  | $\frac{5 \mathrm{t} \mathrm{C} Y}{9}-35$ |  |  | ns |
| tD1 | $\phi 1$ to $\phi 2$ Delay |  | 0 |  |  | ns |
| tD2 | $\phi 2$ to $\phi 1$ Delay |  | $\frac{2 \mathrm{t} C \mathrm{C}}{9}-14$ |  |  | ns |
| ${ }^{\text {t }} 3$ | $\phi 1$ to $\phi 2$ Delay |  | $\frac{2 \mathrm{t} \mathrm{CY}}{9}$ |  | $\frac{2 \mathrm{t} \mathrm{CY}}{9}+20^{\prime}$ | ns |
| $t_{r}$ | $\phi 1$ and $\phi 2$ Rise Time |  |  |  | 20 | ns |
| $\mathrm{tf}_{f}$ | $\phi 1$ and $\phi 2$ Fall. Time |  |  |  | 20 | ns |
| tD ${ }^{2}$ | $\phi 2$ to $\phi 2$ (TTL) Delay | $\begin{aligned} & \phi 2 \mathrm{TTL}, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \\ & \mathrm{R} 1=300 \Omega, \mathrm{R} 2=600 \Omega \end{aligned}$ | -5 |  | 15 | ns |
| tDSS | $\phi 2$ to $\overline{\text { STSTB }}$ Delay | $\begin{aligned} & \overline{\text { STSTB }, ~ C ~} C_{L}=15 \mathrm{pF} \\ & \mathrm{R} 1=2 \mathrm{k} \Omega, \mathrm{R} 2=4 \mathrm{k} \Omega \end{aligned}$ | $\frac{6 \mathrm{t} C \mathrm{C}}{9}-30$ |  | $\frac{6 \mathrm{t}}{-1} \mathrm{Y}$ | ns |
| tPW | $\overline{\text { STSTB Pulse Width }}$ |  | $\frac{{ }^{\text {t }} \mathrm{CY}}{9}-15$ |  |  | ns |
| tDRS | RDYIN Set-Up Time to Status Strobe |  | $50-\frac{4 \mathrm{t}^{\text {c }} \mathrm{C} Y}{9}$ |  |  | ns |
| tDRH | RDYIN Hold Time After $\overline{\text { STSTB }}$ |  | $\frac{4 \mathrm{t} \mathrm{C} Y}{9}$ |  |  | ns |
| tDR | READY or RESET to $\phi 2$ Delay | Ready and Reset, $C_{L}=10 \mathrm{pF}$, $\mathrm{R} 1=2 \mathrm{k} \Omega, \mathrm{R} 2=4 \mathrm{k} \Omega$ | $\frac{4 \mathrm{t} C \mathrm{C}}{9}-25$ |  |  | ns |
| ${ }^{\text {t CLK }}$ | CLK Period |  |  | $\frac{\mathrm{t}}{\mathrm{C}} \mathrm{Y}$ |  | ns |
| fmax | Maximum Oscillating Frequency |  | 27 |  |  | MHz |
| CIN | Input Capacitance | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, V_{D D}=12 \mathrm{~V}, \\ & V_{B I A S}=2.5 \mathrm{~V}, f=1 \mathrm{MHz} \end{aligned}$ |  |  | 8 | pF |

## Test Circuit



Waveforms


VOLTAGE MEASUREMENT POINTS: $\phi 1, \phi 2$ Logic " 0 "' $=1.0 \mathrm{~V}$, Logic " 1 " $=8.0 \mathrm{~V}$. All other signals measured at 1.5 V .

Switching Characteristics (For toy $=488.28 \mathrm{~ns}$ )


## Functional Pin Definitions

The following describes the function of all of the DP8224 input/output pins. Some of these descriptions reference internal circuits.

## INPUT SIGNALS

Crystal Connections (XTAL 1 and XTAL 2): Two inputs that connect an external crystal to the oscillator circuit of the DP8224. Normally, a fundamental mode crystal is used to determine the basic operating frequency of the oscillator. However, overtone mode crystals may also be used. The crystal frequency is 9 times the desired microprocessor speed (that is, crystal frequency equals $1 / \mathrm{t} \mathrm{CY} \times 9$ ). When the crystal frequency is above 10 MHz , a selected capacitor ( 3 to 10 pF ) may have to be connected in series with the crystal to produce the exact desired frequency. Figure $A$.

Tank: Allows the use of overtone mode crystals with the oscillator circuit. When an overtone mode crystal is used, the tank input connects to a parallel LC network that is ac coupled to ground. The formula for determining the resonant frequency of this ${ }^{\circ} \mathrm{LC}$ network is as follows:

$$
F=\frac{1}{2 \pi \sqrt{\text { LC. }}}
$$

Synchronizing (SYNC) Signal: When high, indicates the beginning of a new machine cycle. The INS8080A microprocessor outputs a status word (which describes the current machine cycle) onto its data bus during the first state (SYNC interval) of each machine cycle.

Reset In ( $\overline{\operatorname{RESIN}})$ : Provides an automatic system reset and start-up upon application of power as follows. The RESIN input, which is obtained from the junction of an external RC network that is connected between $V_{C C}$ and ground, is routed to an internal Schmitt Trigger circuit. This circuit converts the slow transition of the power supply rise into a sharp, clean edge when its input reaches a predetermined value. When this occurs, an internal D-type flip-flop is synchronously reset, thereby providing the RESET output signal discussed below.

For manual system reset, a momentary contact switch that provides a low (ground) when closed is also connected to the $\overline{R E S I N}$ input.
Ready In (RDYIN): An asynchronous READY signal that is re-clocked by a D-type flip-flop of the DP8224 to provide the synchronous READ'Y output discussed below.
+5 Volts: $V_{\text {CC }}$ supply.
+12 Volts: $V_{D D}$ supply.
Ground: 0 volt reference.

## OUTPUT SIGNALS

Oscillator (OSC): A buffered oscillator signal that can be used for external timing purposes.
$\phi_{1}$ and $\phi_{2}$ Clocks: Two non-TTL compatible clock phases that provide nonoverlapping timing references for internal storage elements and logic circuits of the INS8080A microprocessor. The two clock phases are produced by an internal clock generator that consists of a divide-by-nine counter and the associated decode gating logic. Figure $B$.
$\phi_{2}$ (TTL) Clock: A TTL $\phi_{2}$ clock phase that can be used for external timing purposes.
Status Strobe ( $\overline{\text { STSTB }}$ ): Activated (low) at the start of each new machine cycle. The STSTB signal is generated by gating a high-level SYNC input with the $\phi_{1 A}$ timing signal from the internal clock generator of the DP8224. The STSTB signal is used to clock status information into the status latch of the DP8228 system controller and bus driver.

Reset: When the RESET signal is activated, the content of the program counter of the INS8080A is cleared. After RESET, the program will start at location 0 in memory.
Ready: The READY signal indicates to the INS8080A that valid memory or input data is available. This signal is used to synchronize the INS8080A with slower memory or input/output devices.

## Logic and Connection Diagrams




Order Number DP8224J or DP8224N See NS Package J16A or N16A


Figure A. DP8224 Connection Diagram

## DP8228/DP8228M, DP8238/DP8238M System Controller and Bus Driver

## General Description

The DP8228/DP8228M, DP8238/DP8238M are system controller/bus drivers contained in a standard, 28 -pin dual-in-line package. The chip, which is fabricated using Schottky Bipolar technology, generates all the read and write control signals required to directly interface the memory and input/output components of National Semiconductor's INS8080A microcomputer family. The chip also provides drive and isolation for the bidirectional data bus of the INS8080A microprocessor. Data bus isolation enables the use of slower memory and input/output components in a system, and provides for enhanced system noise immunity.

A user-selected single-level interrupt vector (RST 7) is provided by the device for use in the interrupt structure of small systems that need only one basic vector. No additional components (such as an interrupt instruction port) are required to use the single interrupt vector in these systems. The devices also generate an Interrupt Acknowledge (INTA) control signal for each byte of a multibyte CALL instruction when an interrupt is
acknowledged by the INS8080A. This feature permits the use of a multilevel priority interrupt structure in large, interrupt-driven systems.

## Features

- Single Chip System Controller and Bus Driver for INS8080A Microcomputer Systems
- Allows Use of Multibyte CALL Instructions for Interrupt Acknowledge
- Provides User-Selected Single-Level Interrupt Vector (RST 7)
- Provides Isolation for Data Bus
- Supports A Wide Variety of System Bus Structures
- Reduces System Component Count
- DP8238/DP8238M Provides Advanced Input/Output Write and Memory Write Control Signals for Large System Timing Control


## N8080A Microcomputer Family Block Diagram



## Absolute Maximum Ratings

Operating Conditions

|  |  |
| :--- | ---: |
|  |  |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ | -0.5 V to +7 V |
| Input Voltage | -1.5 V to +7 V |
| Output Current | 100 mA |
| Maximum Power Dissipation ${ }^{*}$ at $25^{\circ} \mathrm{C}$ |  |
| $\quad$ Cavity Package | 2179 mW |
| Molded Package | 2361 mW |


|  | MIN | MAX | UNITS |
| :--- | :---: | :---: | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| DP8228M, DP8238M | 4.50 | 5.50 | $\mathrm{~V}_{\mathrm{DC}}$ |
| $\quad$ DP8228, DP8238 |  |  |  |$\quad 4.75$

*Derate cavity package $14.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $18.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.
Note: Maximum ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified under DC electrical characteristics.

## Electrical Characteristics

(Min $\leq T_{A} \leq \operatorname{Max}, \operatorname{Min} \leq V_{C C} \leq \operatorname{Max}$, unless otherwise noted)

| PARAMETER |  | CONDITIONS |  | MIN | TYP (Note 1) | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{C}$ | Input Clamp Voltage, All Inputs | $\mathrm{V}_{\text {CC }}=\mathrm{Min}, \mathrm{I}_{\mathrm{C}}=-5 \mathrm{~mA}$ |  |  | 0.6 | -1.0 | V |
| IF | Input Load Current <br> $\overline{\text { STSTB }}$ <br> D2 and D6 <br> D0, D1, D4, D5 and D7 <br> All Other Inputs | $\begin{aligned} & V_{C C}=M a x \\ & V_{F}=0.45 V \text { for DP8228,DP8238 } \\ & V_{F}=0.40 \mathrm{~V} \text { for DP8228M, DP8238M } \end{aligned}$ |  |  |  |  |  |
|  |  |  |  |  |  | 500 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | 750 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | 250 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | 250 | $\mu \mathrm{A}$ |
| IR | Input Leakage Current DB0-DB7 <br> All Other Inputs | $V_{C C}=$ Max, $V_{R}=V_{C C}$ |  |  |  |  |  |
|  |  |  |  |  |  | 20 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | 100 | $\mu \mathrm{A}$ |
| $V_{\text {TH }}$ | Input Threshold Voltage, All Inputs | $V_{C C}=5 \mathrm{~V}$ |  | 0.8 |  | 2.0 | $\checkmark$ |
| ICC | Power Supply Current | $V_{C C}=$ Max | DP8228, DP8238 |  | 160 | 190 | mA |
|  |  |  | DP8228M, DP8238M |  | 160 | 210 | mA |
| VOL | Output Low VoltageD0-D7 |  |  |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{IOL}=2 \mathrm{~mA}$ | DP8228M, DP8238M |  |  | 0.50 | V |
|  |  |  | DP8228, DP8238 |  |  | 0.45 | V |
|  | All Other Outputs | $V_{C C}=\mathrm{Min}, \mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}$ | DP8228M, DP8238M |  |  | 0.50 | V |
|  |  |  | DP8228, DP8238 |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage D0-D7 <br> All Other Outputs |  |  |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{IOH}=-10 \mu \mathrm{~A}$ | DP8228M, DP8238M | 3.3 | 3.8 |  | V |
|  |  |  | DP8228, DP8238 | 3.6 | 3.8 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{IOH}=-1 \mathrm{~mA}$ |  | 2.4 | 3.8 |  | V |
| los | Short Circuit Current, All Outputs | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}$ |  | 15 |  | 90 | mA |
| IO(OFF) | OFF State Output Current All Control Outputs | $V_{C C}=$ Max, $V_{O}=V_{C C}$ |  |  |  | 100 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{O}}=0.45 \mathrm{~V}$ |  |  |  | -100 | $\mu \mathrm{A}$ |
| IINT | INTA Current | (See Test Conditions, Figure 3) |  |  |  | 5 | mA |

Note 1: Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and typical supply voltages.
Capacitance
$V_{B I A S}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$.

|  | PARAMETER | MIN | TYP <br> (Note 1) | MAX | UNITS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance | 8 | 12 | pF |  |
| COUT | Output Capacitance Control Signals |  | 7 | 15 | pF |
| I/O | I/O Capacitance (D or DB) |  | 8 | 15 | pF |

[^48]
## Switching Characteristics

$\left(\operatorname{Min} \leq V_{C C} \leq M a x, \operatorname{Min} \leq T_{A} \leq M a x\right)$

|  | PARAMETER | CONDITIONS | $\begin{aligned} & \text { DP8228M, } \\ & \text { DP8238M } \end{aligned}$ |  | DP8228,DP8238 |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| tPW | Width of Status Strobe |  | 25 |  | 22 |  | ns |
| tSS | Set-Up Time, Status Inputs D0-D7 |  | 8 |  | 8 |  | ns |
| ${ }^{\text {tS }} \mathrm{H}$ | Hold Time, Status Inputs D0-D7 |  | 5 |  | 5 |  | ns |
| tDC | Delay from $\overline{\text { STSTB }}$ to Any Control Signal | (Figure 2) | 20 | 75 | 20 | 60 | ns |
| tRR | Delay from DBIN to Control Outputs | (Figure 2) |  | 30 |  | 30 | ns |
| tre | Delay from DBIN to Enable/ Disable 8080 Bus | (Figure 1) |  | 45 |  | 45 | ns |
| ${ }^{\text {tRD }}$ | Delay from System Bus to 8080 Bus during Read | (Figure 1) |  | 45 |  | 30 | ns |
| tWR | Delay from $\overline{W R}$ to Control Outputs | (Figure 2) | 5 | 60 | 5 | 45 | ns |
| tWE | Delay to Enable System Bus DB0--DB7 after STSTB | (Figure 2) | - | 30 |  | 30 | ns |
| tWD | Delay from 8080 Bus D0-D7 to System Bus DB0-DB7 during Write | (Figure 2) | 5 | 40 | 5 | 40 | ns |
| ${ }^{t} \mathrm{E}$ | Delay from System Bus Enable to System Bus DB0-DB7 | (Figure 2) |  | 30 |  | 30 | ns |
| thD | HLDA to Read Status Outputs | (Figure 2) |  | 25 |  | 25 | ns |
| tDS | Set-Up Time, System Bus Inputs to HLDA |  | 10 |  | 10 |  | ns |
| tDH | Hold Time, System Bus Inputs to HLDA |  | 20 |  | 20 |  | ns |

## Test Conditions



FIGURE 1. Test Load


FIGURE 3. INTA Test Circuit (For RST 7)

## Timing Diagram



VOLTAGE MEASUREMENT POINTS: $\mathrm{D}_{0}-\mathrm{D}_{7}$ (when outputs) Logic " 0 " $=0.8 \mathrm{~V}$, Logic " 1 " $=3.0 \mathrm{~V}$. All other signals measured at 1.5 V . *Advanced $\overline{1 / O W} \overline{M E M W}$ for 8238 only.

## Functional Pin Definitions

The following describes the function of all of the DP8228/DP8228M, DP8238/DP8238M pinouts. Some of these descriptions reference internal circuits.

## INPUT SIGNALS

Status Strobe ( $\overline{\text { STSTB }}$ ): Activated (low) at the start of each new machine cycle. The $\overline{\text { STSTB }}$ input is used to store a status word (refer to chart) from the INS8080A microprocessor into the internal status latch of the DP8228, DP8238. The status word is latched when the $\overline{\text { STSTB }}$ returns to the high state. The INS8080A outputs this status word onto its data bus during the first state (SYNC interval) of each machine cycle.
Data Bus In (DBIN): When high, indicates that the INS8080A data bus is in the input mode. The DBIN signal is used to gate data from memory or an input/ output device onto the data bus.
Write $(\overline{W R})$ : When low, indicates that the data on the INS8080A data bus are stable for WRITE memory or output operation.
Hold Acknowledge (HLDA): When high, indicates that the INS8080A data and address buses will go to their high impedance state. When in the data bus read mode, DBIN input in the high state, a high HLDA input will latch the data bus information into the driver circuits and gate off the applicable control signal $\overline{/ O R}, \overline{M E M R}$, or $\overline{\text { INTA }}$ (return to the output high state).
Bus Enable ( $\overline{\text { BUSEN }}$ ): Asynchronous DMA input to the internal gating array. When low, normal operation of the internal bidirectional bus driver and gating array occurs. When high, the bus driver and gating array are driven to their high impedance state.
$V_{\text {cc }}$ Supply: +5 volts.
Ground: 0 volt reference.

## OUTPUT SIGNALS

Memory Read ( $\overline{\mathrm{MEMR}}$ ): When low, signals data to be loaded in from memory. The $\overline{M E M R}$ signal is generated by strobing in status word 1, 2, or 4 . (Refer to status word chart.)
Memory Write ( $\overline{\mathrm{MEMW}}$ ): When low, signals data to be stored in memory. The $\overline{M E M W}$ signal is generated for the DP8238 by strobing in status word 3 or 5. (Refer to status word chart.) For the DP8228, the $\overline{M E M W}$ signal is generated by gating a low-level $\overline{\mathrm{WR}}$ input with the strobed in status word 3 or 5 .
Input/Output Read ( $\overline{\mathrm{I} / \mathrm{OR})}$ : When low, signals data to be loaded in from an addressed input/output device. The $\overline{I / O R}$ signal is generated by strobing in status word 6. Input/Output Write ( $\overline{\mathrm{I} / \mathrm{OW})}$ : When low, signals data to be transferred to an addressed input/output device. The I/OW signal for the DP8238 is generated by strobing in status word 7. For the DP8228 the I/OW signal is generated by gating in a low-level $\overline{W R}$ input with the strobed in status word 7.
Interrupt Acknowledge (INTA): When low, indicates that an interrupt has been acknowledged by the INS8080A microprocessor. The $\overline{\text { INTA }}$ signal is generated by strobing in status word 8 or 10.
Single Level Interrupt (RST 7): When the $\overline{\text { INTA }}$ output is tied to 12 V through a $1 \mathrm{k} \Omega$ resistor, strobing in status word 8 or 10 will cause the CPU data bus outputs, when active, to go to the high state.

## INPUT/OUTPUT SIGNALS

CPU Data ( $D_{7}-D_{0}$ ) Bus: This bus comprises eight TRI-STATE input/output lines that connect to the INS8080A microprocessor. The bus provides bidirec-

## Functional Pin Definitions (Continued)

tional communication between the CPU, memory, and input/output devices for instructions and data transfers. A status word (which describes the current machine cycle) is also outputted on this data bus during the first microcycle of each machine cycle (SYNC = logic 1).

System Data $\left(\mathrm{DB}_{7}-\mathrm{DB}_{\mathbf{0}}\right)$ Bus: This bus comprises eight TRI-STATE input/output lines that connect to the memory and input/output components of the system. The internal bidirectional bus driver isolates the $D B_{7}-D B_{0}$ Data Bus from the $D_{7}-D_{0}$ Data Bus.

Status Word Chart

| Machine Cycle | Status <br> Word | Data Bus Bit |  |  |  |  |  |  |  | Control Signal |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |
| Instruction Fetch | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | $\overline{M E M R}$ |
| Memory Read | 2 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | $\overline{M E M R}$ |
| Memory Write | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\overline{\text { MEMW }}$ |
| Stack Read | 4 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | $\overline{\text { MEMR }}$ |
| Stack Write | 5 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | MEMW |
| Input Read | 6 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | $\overline{\text { /OR }}$ |
| Output Write | 7 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | I/OW |
| Interrupt Acknowledge | 8 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | $\overline{\text { INTA }}$ |
| Halt Acknowledge | 9 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | (none) |
| Interrupt Acknowledge While Halt | 10 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | $\overline{\text { INTA }}$ |

## Block and Connection Diagrams




Order Number DP8228J, DP8228MJ, DP8228N,
DP8238J, DP8238MJ or DP8238N
See NS Package J28A or N28A

Section 9
Data Communications

## Support

DEVICE DESCRIPTION ..... PAGE NUMBER
DP8340 Serial Bi-Phase Transmitter/Encoder ..... 9-3
DP8341 Serial Bi-Phase Receiver/Decoder ..... 9-12
DP8342 High-Speed Serial Transmitter/Encoder ..... 9-23
DP8343 High-Speed Serial Receiver/Decoder ..... 9-32

## DP8340 Serial Bi-Phase Transmitter/Encoder

## General Description

The DP8340 generates a complete encoding of parallel data for high speed serial transmission which conforms to the protocol as defined by the IBM 3270 information display system standard. The DP8340 converts parallel input data into a serial data stream. Although the IBM standard covers bi-phase serial data transmission over a coax line, the DP8340 also adapts to general high speed serial data transmission over other than coax lines, at frequencies either higher or lower than the IBM standard.

The DP8340 and its complementary chip, the DP8341 (receiver/decoder) have been designed to provide maximum flexibility in system designs. The separation of the transmitter/receiver functions provides convenient addition of more receivers at one end of a bi-phase line without the need of unused transmitters. This is specifically advantageous in control units where typical bi-phase data is multiplexed over many bi-phase lines and the number of receivers generally exceeds the number of transmitters.

## Features

- Ten bits per data byte transmission
- Single-byte or multi-byte transmission
- Internal parity generation (even or odd)
- Internal crystal controlled oscillator used for the generation of all required chip timing frequencies
- Clock output directly drives receiver (DP8341) clock input
- Input data holding register
- Automatic clear status response feature
- Line drivers at data outputs provide easy interface to bi-phase coax line or general transmission lines
- <2ns driver output skew
- Bipolar technology provides TTL input/output compatibility
- Data outputs power up/down glitch free

■ Internal power up clear and reset

- Single +5 V power supply


FIGURE 1. Pin-Out Diagram

Order Number DP8340J or DP8340N
See NS Package J24A or N24A

## Block Diagram



FIGURE 2. DP8340 Serial Bi-Phase Transmitter/Encoder Block Diagram

## Block Diagram Functional Description

Figure 2 is a block diagram of the DP8340 Bi-Phase Transmitter/Encoder. The transmitter/encoder contains a crystal oscillator whose input is a crystal with a frequency eight (8) times the data rate. A Clock Output is provided to drive the DP8341 receiver/decoder Clock Input and other system components at the oscillator frequency. Additionally, the oscillator drives the control logic and output shift register/format logic blocks.

Data is parallel loaded from the system data bus to the transmitter/encoder's input holding register. This data is in turn loaded by the, transmitter/encoder to its output shift register if this register was empty at the time of the load. During this load, message formatting and parity are generated. The formatted message is then shifted out at the bit rate frequency to the TTL to Bi-Phase block which generates the proper data bit formatting. The three data outputs, DATA, DATA, and DATA DELAY provide for flexible interface to the coax line with a minimum of external components.

The Control Logic block interfaces to all blocks to insure proper chip operation and sequencing. It controls the type of parity generation through the Even/Odd Parity input. An additional feature provided by the transmitter/ encoder is generation of odd parity and placement in bit 10 position while still maintaining even or odd parity in
the bit 12 position. This is the format of data word bytes and other commands in the 3270 Standard. The Parity Control input is the pin which controls when this operation is in effect.

Another feature of the transmitter/encoder is the internal TT/AR (Transmission Turnaround/Auto Response) capability. After each Write type message from the control unit in the 3270 Standard, the receiving unit must respond with clean status (bits 2 through 11). With the transmitter/ encoder this function is accomplished simply by forcing the Auto-Response input to the Logic " 0 " state.

Operation of the transmitter/encoder is automatic. After the first data byte is loaded, the Transmitter Active output is set and the transmitter/encoder immediately formats the input data and serially shifts it out its,data outputs. If the message is a multi-byte message, the internal format logic will modify the message data format for multibyte as long as the next byte is loaded to the input holding register before the last data bit of the previous data byte is transferred out of the internal output shift register. After all data is shifted out of the transmitter/encoder the Transmitter Active output will return to the inactive state.

## Detailed Pin/Functional Description

## Crystal Inputs X1 and X2

The oscillator is controlled by an external, parallel resonant crystal connected between the X1 and X2 pins. Normally, a fundamental mode crystal is used to determine the operating frequency of the oscillator; however, overtone mode crystals may be used.

Crystal Specifications (Parallel Resonant)

Type
AT-cut crystal
Tolerance $0.005 \%$ at $25^{\circ} \mathrm{C}$
Stability
Resonance
Maximum Series Resistance $0.01 \%$ from $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ Fundamental (Parallel) Dependent on Frequency (For $18.867 \mathrm{MHz}, 50 \Omega$ )
Load Capacitance


FIGURE 3. Connection Diagram
If the DP8340 transmitter is clocked by a system clock (crystal oscillator not used), pin 13 (X1 input) should be clocked directly using a Schottky series (74S) circuit. Pin 14 (X2 input) may be left open. The clocking frequency must be set at eight times the data bit rate. Maximum input frequency is 28 MHz . For the IBM 3270 Interface, this frequency is 18.867 MHz . At this frequency, the serial bit rate will be 2.358 Mbits/sec.

## Clock Output

The Clock Output is a buffered output derived directly from the crystal oscillator block and clocks at the oscillator frequency. It is designed to directly drive the DP8341 receiver/decoder Clock Input as well as other system components.

## Registers Full

This output is used as a flag by the external operating system. A logic "1" (active state) on this output indicates that both the internal output shift register and the input holding register contain active data. No additional data should be loaded until this output returns to the logic " 0 " state (inactive state).

## Transmitter Active

This output will be in the logic " 1 " state while the transmitter/encoder is about to transmit or in the process of transmitting data. Otherwise, it will assume the logic " 0 " state indicating no data presently in either the input holding or output shift registers.

## Register Load

The Register Load input is used to load data from the Data Inputs to the input holding register. The loading
function is edge sensitive, the data present during the logic. " 0 " state of this input is loaded, and the input data must be valid before the logic " 0 " to logic " 1 " transition. It is after this transition that the transmitter/encoder begins formatting of data for serial transmission.

## $\overline{\text { Auto Response }}$ (TT/AR)

This input provides for automatic clear data transmission (all bits in logic " 0 ") without the need of loading all zero's. When a logic " 0 " is forced on this input the transmitter/encoder immediately responds with transmission of "clean status". This function is necessary after the completion of each write type command and in other functions in the 3270 specification. In the logic " 1 " state the transmitter/encoder transmits data entered on the Data Inputs.

## Even/Odd Parity

This input sets the internal logic of the DP8340 transmitter/encoder to generate either even or odd parity for the data byte in the bit 12 position. When this pin is in the logic " 0 " state odd parity is generated. In the logic " 1 " state even parity is generated. This feature is useful when the control unit is performing a loop back check and at the same time the controller wishes to verify proper data transmission with its receiver/decoder.

## Parity Control/Reset

Depending on the type of message transmitted, it is at times necessary in the IBM 3270 specification to generate an additional parity bit in the bit 10 position. The bit generated is odd parity on the previous eight (8) bits of data. When the Parity Control input is in the logic " 1 " state the data entered at the Data Bit 10 position is placed in the transmitted word. With the Parity Control input in the logic " 0 " state the Data Bit 10 input is ignored and odd parity on the previous data bits is placed in the normal bit 10 position while overall word parity (bit 12) is even or odd (controlled by Even/Odd Parity input). This eliminates the need for external logic to generate the parity on the data bits.

Truth Table

| Parity Control Input | Transmitted Data Bit 10 |
| :---: | :---: |
| Logic "1" | Data entered on Data Input 10 |
| Logic "0" | Odd Parity on 8-bit data byte |

When this input is driven to a voltage that exceeds the power supply level ( 7 V to 13 V ) the transmitter/encoder is reset.

## Serial Outputs - DATA, $\overline{\text { DATA, }}$, and DATA DELAY

These three output pins provide for convenient application of data to the Bi-Phase Coax line (see Figure 15 for application). The Data outputs are a direct bit representation of the Bi-Phase data while the DATA DELAY output provides the necessary increment to clearly define the four (4) DC levels of the pulse. The DATA and DATA outputs add flexibility to the DP8340 transmitter/encoder for use in high speed differential line driving applications.

## Functional Timing Waveforms - Message Format

## Single Byte Transmission


REG FULL $\qquad$ $\longrightarrow$

TUF525t-4

FIGURE 4. Overall Timing Waveforms for Single Byte

## Multl-Byte Transmission



TUF5251-5

FIGURE 5. Overall Timing Waveforms for Multi-Byte

Absolute Maximum Ratings (Note 1)

| Supply Voltage, $\mathrm{V}_{\text {CC }}$ | 7 V |
| :---: | :---: |
| Input Voltage | 5.5 V |
| Output Voltage | 5.25 V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10 seconds) | ) $300^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  |
| Cavity Package | 2237 mW |
| Molded Package | 2500 mW |

Operating Conditions

|  | Min. | Max. | Units |
| :--- | :---: | :---: | :---: |
| Supply Voltage, $\left(\mathrm{V}_{\mathrm{CC}}\right)$ | 4.75 | 5.25 | V |
| Ambient Temperature, $\mathrm{T}_{\mathrm{A}}$ | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

* Derate cavity package $14.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $20 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.


## Electrical Characteristics (Notes 2 and 3)

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic "1" Input Voltage (All Inputs Except X1 and X2) |  | 2.0 |  |  | V |
| $V_{\text {IL }}$ | Logic " 0 " Input Voltage (All Inputs Except X1 and X2) |  |  |  | 0.8 | V |
| $\mathrm{V}_{\text {CLAMP }}$ | Input Clamp Voltage (All Inputs Except X1 and X2) | $\mathrm{I}_{\mathrm{IN}}=-12 \mathrm{~mA}$ |  | -0.8 | -1.2 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Logic "1" Input Current Register Load Input | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=5.25 \mathrm{~V} \end{aligned}$ |  | 0.3 | 120 | $\mu \mathrm{A}$ |
|  | All Others Except X1 and X2 |  |  | 0.1 | 40 | $\mu \mathrm{A}$ |
| $I_{1 L}$ | Logic " 0 " Input Current Register Load Input | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V} \\ & V_{I N}=0.5 \mathrm{~V} \end{aligned}$ |  | -15 | -300 | $\mu \mathrm{A}$ |
|  | All Inputs Except X1 and X2 |  |  | -5 | -100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Logic " 1 " All Outputs Except CLK OUT, DATA, DATA, and DATA DELAY | $\mathrm{IOH}=-100 \mu \mathrm{~A}$ | 3.2 | 3.9 |  | V |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | 2.5 | 3.4 |  | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Logic "1" for CKL OUT, DATA, DATA and DATA DELAY Outputs | $\mathrm{I}_{\mathrm{OH}}=-10 \mathrm{~mA}$ | 2.6 | 3.0 |  | V |
| $\mathrm{V}_{\text {OL1 }}$ | Logic "0" All Outputs Except CLK OUT, DATA, DATA, and DATA DELAY | $\mathrm{l}_{\mathrm{OL}}=5 \mathrm{~mA}$ |  | 0.35 | 0.5 | V |
| $\mathrm{V}_{\text {OL2 }}$ | Logic " 0 " for CLK OUT, DATA, DATA and DATA DELAY Outputs | $\mathrm{l}_{\mathrm{OL}}=20 \mathrm{~mA}$ |  | 0.4 | 0.6 | V |
| los1 | Short Circuit Current for All Outputs Except CLK OUT, DATA, DATA, and DATA DELAY | $V_{\text {OUT }}=0 \mathrm{~V}$ <br> Note 4 | -10 | -30 | -100 | mA |
| los2 | Short Circuit Current for DATA, DATA, and DATA DELAY Outputs | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=\mathrm{OV} \\ & \text { Note } 4 \end{aligned}$ | -50 | -140 | -250 | mA |
| los3 | Short Circuit Current for CLK OUT | Note 4 | -30 | -90 | -200 | mA |
| Icc | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ |  | 170 | 250 | mA |

Timing Characteristics Oscillator Frequency $=18.867 \mathrm{MHz}$ (Notes 2 and 3)

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {pd1 }}$ | $\overline{\text { REG LOAD }}$ to Transmitter Active ( $\mathrm{T}_{\mathrm{A}}$ ) Positive Edge | Load Circuit 1 Figure 7 |  | 60 | 90 | ns |
| $t_{\text {pd2 }}$ | $\overline{\text { REG LOAD }}$ to REG FULL; Positive Edge | Load Circuit 1 Figure 7 |  | 45 | 75 | ns |
| $t_{\text {pd3 }}$ | Register Full to $\mathrm{T}_{A}$; Negative Edge | Load Circuit 1 Figure 7 |  | 40 | 70 | ns |
| $t_{\text {pd4 }}$ | Positive Edge of $\overline{\text { REG LOAD to }}$ Positive Edge of DATA | Load Circuits 1\&2 Figure 9 |  | 50 | 80 | ns |
| $\mathrm{t}_{\text {pd5 }}$ | $\overline{\text { REG LOAD }}$ to $\overline{\text { DATA }}$; Positive Edge | Load Circuits 1\&2 <br> Figure 9, Note 6 |  | 380 | 475 | ns |
| $t_{\text {pd6 }}$ | $\overline{\text { REG LOAD }}$ to DATA DELAY; Positive Edge | Load Circuits 1 \& 2 Figure 9, Note 6 |  | 160 | 250 | ns |

Timing Characteristics (Continued) Oscillator Frequency $=18.867 \mathrm{MHz}$ (Notes 2 and 3)

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {pd7 }}$ | Positive Edge of $\overline{\text { DATA }}$ to Negative Edge of DATA DELAY | Load Circuit 2 Figure 9, Note 6 |  | 100 | 115 | ns |
| $t_{\text {pd8 }}$ | Positive Edge of DATA DELAY to Negative Edge of DATA | Load Circuit 2 Figure 9, Note 6 |  | 110 | 125 | ns |
| $\begin{aligned} & t_{\mathrm{pd} 9}, \\ & \mathrm{t}_{\mathrm{pd} 10} \end{aligned}$ | Skew between DATA and $\overline{\text { DATA }}$ | Load Circuit 2 Figure 9 |  | 2 | 6 | ns |
| $\mathrm{t}_{\mathrm{pd} 11}$ | Negative Edge of Auto Response to Positive Edge of TA | Load Circuit 1 Figure 10 |  | 70 | 110 | ns |
| $\mathrm{t}_{\mathrm{pd} 12}$ | Maximum Time Delay to Load Second Byte After Positive Edge of REG FULL | Load Circuit 1 Figure 8, Note 6 |  |  | $4 \times T-50$ | ns |
| $\mathrm{t}_{\text {pd13 }}$ | X1 to CLK OUT; Positive Edge | Load Circuit 2 Figure 13 | , | 21 | 30 | ns |
| $\mathrm{t}_{\mathrm{pd} 14}$ | X1 to CLK OUT; Negative Edge | Load Circuit 2 Figure 13 | ; | 23 | 33 | ns |
| $\mathrm{t}_{\mathrm{pd} 15}$ | Negative Edge of AR to Positive Edge of REG FULL | Load Circuit 1 Figure 10 |  | 45 | 75 | ns |
| $t_{\text {pd16 }}$ | Skew between TA and REG FULL during Auto Response | Load Circuit 1 Figure 10 |  | 50 | 80 | ns |
| $t_{\text {pd17 }}$ | $\overline{\text { REG LOAD }}$ to REG FULL; Positive Edge for Second Byte | Load Circuit 1 Figure 14 |  | 45 | 75 | ns |
| $t_{p w 1}$ | $\overline{\text { REG LOAD Pulse Width }}$ | Figure 12 | 40 |  |  | ns |
| $t_{p w 2}$ | First REG FULL Pulse Width (note 5) | Load Circuit 1 Figure 7, Note 6 |  | $8 \times T+60$ | $8 \times T+100$ | ns |
| $t_{p w 3}$ | REG FULL Pulse Width Prior to Ending Sequence(Note 5) | Load Circuit 1, Figure 7, Note 6 |  | $5 \times \mathrm{B}$ |  | ns |
| $t_{\text {pw4 }}$ | Pulse Width for Auto Response | Figure 10 | 40 |  |  | ns |
| $t_{s}$ | Data Setup Time prior to $\overline{\text { REG LOAD }}$ Positive Edge. Hold Time $\left(\mathrm{t}_{\mathrm{H}}\right)=0 \mathrm{~ns}$ | Figure 12 |  | 15 | 25 | ns |
| $t_{r 1}$ | Rise Time for DATA, $\overline{\text { DATA, }}$, and DATA DELAY Output Waveform | Load Circuit 2 Figure 11 |  | 7 | .. 13 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Fall Time for DATA, $\overline{\text { DATA }}$, and DATA DELAY Output Waveform | Load Circuit 2 Figure 11 |  | 5 | 11 | ns |
| $\mathrm{t}_{\mathrm{r} 2}$ | Rise Time for TA and REG FULL | Load Circuit 1 Figure 15 |  | 20 | 30 | ns |
| $\mathrm{t}_{\text {+ }}$ | Fall Time for TA and REG FULL | Load Circuit 1 Figure 15 |  | 15 | 25 | ns |
| $\mathrm{f}_{\text {MAX }}$ | Data Rate Frequency <br> (Clock Input must be 8 X this Frequency) | Note 7 | DC |  | 3.5 | Mbits/s |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified, min./max. limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range and the 4.75 V to 5.25 V power supply range. All typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and $V_{C C}=5.0 \mathrm{~V}$.
Note 3: All currents into device pins are shown as positive; all currents out of device pins are shown as negative; all voltages are referenced to ground, unless otherwise specified. All values shown as max. or min. are so classified on absolute basis.
Note 4: Only one output should be shorted at a time.
Note 5: $T=1 /$ (Oscillator Frequency), unit for $T$ should be $n s . B=8 T$
Note 6: Oscillator Frequency Dependent.
Note 7: For the IBM 3270 Interface, the data rate frequency is $2.358 \mathrm{Mbits} / \mathrm{s}$.


FIGURE 6. Test Load Circuits

## Timing Waveforms



FIGURE 7. Timing Waveforms for Single Byte Transfer


FIGURE 8. Maximum Window to Load Multi-Byte Data


FIGURE 9. Timing Waveforms for Three Serial Outputs

Timing Waveforms (Continued)


FIGURE 10. Timing Waveforms for Auto-Response


FIGURE 12. Register Load Waveform Requirement

FIGURE 11. Output Waveform for DATA, DATA, DATA DELAY (Load Circuit 2)


FIGURE 13. Timing Waveforms For Clock Pulse


FIGURE 14. Timing Waveforms For Two Byte Transfer


FIGURE 15. Rise and Fall Time Measurement for TA and REG Full


FIGURE 16. Typical Application For IBM 3270 Interface


Notes: 1) Resistance values are in ohms, $\pm 5 \%, 1 / 4 \mathrm{~W}$
2) T 1 is a $1: 1: 1$ pulse transformer, $\mathrm{L}_{\text {MIN }}=500 \mu \mathrm{H}$ for 18 MHz system clock Pulse Engineering Part No. 5763
Technitrol Part No. 11LHA or equivalent transformers
3) Crystal manufacturer Midland Ross Corp. NEL Unit Part No. NE-18A © 18.867 MHz .

FIGURE 17. Translation Logic

## DP8341 Serial Bi-Phase Receiver/Decoder

## General Description

The DP8341 provides complete decoding of data for high speed serial data communications. In specific, the DP8341 recognizes serial data that conforms to the IBM 3270 Information Display System Standard and converts it into ten (10) bits of parallel data. Although this standard covers Bi -Phase serial data transmission over a coax line, this device easily adapts to generalized high speed serial data transmission on other than coax lines at frequencies either higher or lower than the IBM 3270 standard.
The DP8341 receiver and its complementary chip, the DP8340 transmitter, are designed to provide maximum flexibility in system designs. The separation of transmitter and receiver functions allows addition of more receivers at one end of the Bi -Phase line without the necessity of adding unused transmitters. This is advantageous specifically in control units where typically Bi Phase data is multiplexed over many Bi -Phase lines and the number of receivers generally outnumber the number of transmitters. The separation of transmitter and receiver function provides an additional advantage in flexibility of data bus organization. The data bus outputs of the receiver are TRI-STATE ${ }^{\circledR}$, thus enabling the bus configuration to be organized as either a common transmit/ receive (bi-directional) bus or as separate transmit and receive busses for higher speed.

## Features

- DP8341 receives ten (10) bit data bytes and conforms to the IBM 3270 Interface Display System Standard
- Separate receiver and transmitter provide maximum system design flexibility
- Even parity detection
- High sensitivity input on receiver easily interfaces to coax line
- Standard TTL data input on receiver provides generalized transmission line interface and also provides hysteresis
- Data holding register
- Multi-byte or single byte transfers
- TRI-STATE receiver data outputs provide flexibility for common or separated transmit/receive data bus operation.
- Data transmission error detection on receiver provides for both error detection and error type definition
- Bi-polar technology provides TTL input/output compatibility with excellent drive characteristics
- Single +5 V power supply operation

[^49]
## Connection Diagram



FIGURE 1. Pin-Out Diagram

## Block Diagram



FIGURE 2. DP8341 Serial Bi-Phase Receiver/Decoder Block Diagram

## Block Diagram Functional Description

Figure 2 is a block diagram of the DP8341. This chip is essentially a serial in/parallel out shift register. However, the serial input data must conform to a very specific format (see Figures 3-5). The message will not be recognized unless the format of the starting sequence is correct. Deviations from the format in the data, sync bit, parity or ending sequence will cause an error to be detected, terminating the message.

Data enters the receiver through the differential input amplifier or the TTL Data input. The differential amplifier is a high sensitivity input which may be used by connecting it directly to a transformer coupled coax line, or other transmission medium. The TTL Data input provides 400 mV of hysteresis and recognizes TTL logic levels. The data then enters the demodulation block.

The data demodulation block samples the data at eight (8) times the data rate and provides signals for detecting the starting sequence, ending sequence, and errors. Detection of the starting sequence sets the Receiver Active output high and enables the input shift register.

As the ten bits of data are shifted into the shift register, the receiver will verify that even parity is maintained on the data bits and the sync bit. After one complete data byte is received, the contents of the input shift register is parallel loaded to the holding register, assuming the holding register is empty, and the Data Available output is set. If the holding register is full, this load will be delayed until that register has been read. If another data byte is received when the shift register and the holding
register are full a Data Overflow Error will be detected, terminating the message. Data is read from the holding register through the TRI-STATE Output Buffers. The Output Enable input is the TRI-STATE control for these outputs and the Register Read input signals the receiver that the read has been completed.

When the receiver detects an ending sequence the Receiver Active output will be reset to a logic " 0 " indicating the message has been terminated. A message will also terminate when an error is detected. The Receiver Active output used in conjunction with the Error output allows quick response to the transmitting unit when an error free message has been received.

The Error Detection and Identification block insures that valid data reaches the outputs of the receiver. Detection of an error sets the Error output to a logic " 1 " and resets the Receiver Active output to a logic " 0 " terminating the message. The error type may be read from the data bus outputs by setting the Output Control input to logic " 0 " and enabling the TRI-STATE outputs. The data bit outputs have assigned error definitions (see error code definition table). The Error output will return to a logic " 0 " when the next starting sequence is received, or when the error is read (Output Control to logic " 0 " and a Register Read performed).
The Receiver Disable input is used to disable both the amplifier and TTL Data receiver inputs. It will typically be connected directly to the Transmitter Active output of the DP8340 transmitter circuit (see Figure 12).

## Detailed Functional Pin Description

## Receiver Disable

This input is used to disable the receiver's data inputs. The Receiver Disable input will typically be connected to the Transmitter Active output of the DP8340. However, at the system controller it is necessary for both the transmitter and receiver to be active at the same time in the loop-back check condition. This variation can be accomplished with the addition of minimal external logic.

## Truth Table

| Receiver Disable | Data Inputs |
| :---: | :---: |
| Logic "0" | Active |
| Logic "1" | Disabled |

## Amplifier Inputs

The receiver has a differential input amplifier which may be directly connected to the transformer coupled coax line. The amplifier may also be connected to a differential type TTL line. The amplifier has 20 mV of hysteresis.

## Data Input

This input can be used either as an alternate data input or as a power-up check input. If the system designer prefers to use his own amplifier, instead of the one provided on the receiver, then this TTL input may be used. Using this pin as an alternate data input allows self-test of the peripheral system without disturbing the transmission line.

## Data Control

This input is the control pin that selects which of the inputs are used for data entry to the receiver.

Truth Table

| Data Control | Data Input To |
| :---: | :---: |
| Logic "0" | Data Input |
| Logic "1" | Amplifier Inputs |

Note: This input is also used for testing. When the inut voltage is raised to 7.5 V the chip resets.

## Clock Input

This input is the internal clock of the receiver. It must be set at eight (8) times the line data bit rate. For the IBM 3270 Standard, this frequency is 18.87 MHz or a data bit rate of 2.358 MHz . The crystal-controlled oscillator pro-
vided in the DP8340 transmitter also operates at this frequency. The Clock Output of the transmitter is designed to directly drive the receiver's Clock Input. In addition, the receiver is designed to operate correctly to a data bit rate of 3.5 MHz .

## Receiver Active

The purpose of this output is to inform the external system when the DP8341 is in the process of receiving a message. This output will transition to a logic " 1 " state after the receipt of a valid starting sequence and transition to logic " 0 " when a valid ending sequence is received or an error is detected. This output combined with the Error output will inform the operating system of the end of an error free data transmission.

## Error

The Error output transitions to a logic " 1 " when an error is detected. Detection of an error causes the Receiver Active and the Data Available outputs to transition to a logic " 0 ". The Error output returns to a logic " 0 " after the error register has been read or when the next starting sequence is detected.

## Register Read

The Register Read input when driven to the logic " 0 " state signals the receiver that data in the holding register is being read by the external operating system. The data present in the holding register will continue to remain valid until the Register Read input returns to the logic " 1 " condition. At this time, if an additional byte is present in the input shift register it will be transferred to the holding register, otherwise the data will remain valid in the holding register. The Data Available output will be in the logic " 0 " state for a short interval while a new byte is transferred to the holding register after a register read.

## Data Available

This output indicates the existence of a data byte within the output holding register. It may also indicate the presence of a data byte in both the holding register and the input shift register. This output will transition to the logic " 1 " state as soon as data is available and return to the logic " 0 " state after each data byte has been read. However, even after the last data byte has been read and the Data Available output has assumed the logic " 0 " state, the last data byte read from the holding register will remain until new data has been received.

## Output Control

The Output Control input determines the type of information appearing at the data outputs. In the logic " 1 " state data will appear, in the logic " 0 " state error codes are present.
fined in the table below. The Output Control input is the multiplexer control for the Data/Error bits.

## Error Code Definition

| Data Bit | Error Type |
| :---: | :--- |
| DO2 | Data Overflow (Byte not removed from <br> holding register when it and the input shift <br> register are both full and new data is <br> received) |
| DO3 | Parity Error (Odd parity detected) |
| DO4 | Transmit Check conditions (existence of <br> errors on any or all of the following data <br> bits: DO3, DO5, and DO6 |
| DO5 | An invalid ending sequence |
| DO6 | Loss of mid-bit transition detected at other <br> than normal ending sequence time |
| DO7 | New starting sequence detected before <br> data byte in holding register has been read |
| DO8 | Receiver disabled during receiver active <br> mode |

## Data Outputs

The DP8341 has a ten (10) bit TRI-STATE data bus. Seven bits are multiplexed with error bits. The error bits are de-

## Message Format

## Single Byte Transmission

## Output Enable

The Output Enable input controls the state of the TRISTATE Data outputs.

Truth Table

| Output Enable | TRI•STATE <br> Data Outputs |
| :---: | :---: |
| Logic "0" | Disabled |
| Logic "1" | Active |



Multi-Byte Transmission


## Message Format



FIGURE 4A. Single Byte Message


RECEIVER
ACTIVE


FIGURE 5. Message with Error

## Absolute Maximum Ratings (Note 1)

| Supply Voltage, $\mathrm{V}_{\text {cc }}$ | 7V |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | $+5.5 \mathrm{~V}$ | Supply Voltage, (VCC) | 4.75 | 5.25 | V |
| Output Voltage | 5.25 V | Ambient Temperature, ( $\mathrm{T}_{\mathrm{A}}$ ) | 0 | +7.0 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |  |  |  |  |  |
| Lead Temperature (soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |  |  |  |  |
| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  |  |  |  |  |
| Cavity Package | 2040 mW |  |  |  |  |
| Molded Package | 2237 mW |  |  |  |  |

Electrical Characteristics
(Notes 2, 3, and 5)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Level |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Level |  |  |  | 0.8 | V |
| $\mathrm{V}_{\text {IH }}-\mathrm{V}_{\text {IL }}$ | Data Input Hysteresis (TTL, Pin 4) |  | 0.2 | 0.4 |  | V |
| $\mathrm{V}_{\text {CLAMP }}$ | Input Clamp Voltage | $\mathrm{I}_{\mathrm{IN}}=-12 \mathrm{~mA}$ |  | -0.8 | -1.2 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Logic "1" Input Current | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5.25 \mathrm{~V}$ |  | 2 | 40 | $\mu \mathrm{A}$ |
| $I_{1 L}$ | Logic "0" Input Current | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.5 \mathrm{~V}$ |  | -20 | -250 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Logic "1" Output Voltage | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | 3.2 | 3.9 |  | V |
|  |  | $\mathrm{IOH}=-1 \mathrm{~mA}$ | 2.5 | 3.2 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Logic "0" Output Voltage | $\mathrm{I}_{\mathrm{OL}}=5 \mathrm{~mA}$ |  | 0.35 | 0.5 | V |
| los | Output Short Circuit Current | $\begin{aligned} & \mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V} \\ & \text { (See Note 4) } \end{aligned}$ | -10 | -20 | -100 | mA |
| loz | TRI-STATE® Output Current | $\mathrm{V}_{C C}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -40 | 1 | +40 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{C C}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V}$ | -40 | -5 | +40 | $\mu \mathrm{A}$ |
| $\mathrm{A}_{\text {HYS }}$ | Amplifier Input Hysteresis |  | 5 | 20 | 30 | mV |
| $l_{\text {cc }}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ |  | 160 | 250 | mA |

Timing Characteristics (Notes 2, 6, 7, and 8)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{D} 1}$ | Output Data to Data Available Positive Edge | - | 5 | 20 | 40 | ns |
| $\mathrm{T}_{\mathrm{D} 2}$ | Register Read Positive Edge to Data Available Negative Edge |  | 10 | 25 | 45 | ns |
| $\mathrm{T}_{\mathrm{D} 3}$ | Error Positive Edge to Data Available Negative Edge |  | 10 | 30 | 50 | ns |
| $\mathrm{T}_{\mathrm{D} 4}$ | Error Positive Edge to Receiver Active Negative Edge |  | 5 | 20 | 40 | ns |
| $\mathrm{T}_{\mathrm{D} 5}$ | Register Read Positive Edge to Error Negative Edge |  | 20 | 45 | 75 | ns |
| $T_{\text {D6 }}$ | Delay from Output Control to Error Bits from Data Bits |  | 5 | 20 | 50 | ns |
| $\mathrm{T}_{\mathrm{D} 7}$ | Delay from Output Control to Data Bits from Error Bits |  | 5 | 20 | 50 | ns |
| $\mathrm{T}_{\mathrm{DB}}$ | First Sync Bit Positive Edge to Receiver Active Positive Edge |  |  | $\begin{gathered} 3.5 * T \\ +70 \end{gathered}$ |  | ns |
| $\mathrm{T}_{\mathrm{D} 9}$ | Receiver Active Positive Edge to First Data Available Positive Edge |  |  | 92*T |  | ns |
| $\mathrm{T}_{\mathrm{D} 10}$ | Negative Edge of Ending Sequence to Receiver Active Negative Edge |  |  | $\begin{gathered} 11.5 * T \\ +50 \end{gathered}$ |  | ns |
| TD11 | Data Control Set-up Multiplexer Time Prior to Receiving Data through Selected Input |  | 40 | 30 |  | ns |

Timing Characteristics (Cont'd) (Notes 2, 6, 7, and 8)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPW1 | Register Read (Data) Pulse Width |  | 40 | 30 |  | ns |
| TPW2 | Register Read (Error) Pulse Width |  | 40 | 30 |  | ns |
| TPW3 | Data Available Logic " 0 " State between Data Bytes |  | 25 | 45 |  | ns |
| Ts | Output Control Set-up Time Prior to Register Read Negative Edge |  | 0 | -5 |  | ns |
| $\mathrm{T}_{\mathrm{H}}$ | Output Control Hold Time After the Register Read Positive Edge |  | 0 | -5 |  | ns |
| TZE | Delay from Output Enable to Logic " 1 " or Logic "0" from High Impedance State | Load Circuit 2 |  | 25 | 35 | ns |
| $\mathrm{T}_{\mathrm{EZ}}$ | Delay from Output Enable to High Impedance State from Logic " 1 " or Logic " 0 " | Load Circuit 2 |  | 25 | 35 | ns |
| $\mathrm{F}_{\text {MAX }}$ | Data Bit Frequency (Clock Input must be $8 \times$ the Data Bit Frequency) |  | DC |  | 3.5 | MBits/s |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified, min./max. limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range and the 4.75 V to 5.25 V power supply range. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$.
Note 3: All currents into device pins are shown as positive; all currents out of device pins are shown as negative; all voltages are referenced to ground, unless otherwise specified. All values shown as max. or min. are so classified on absolute value basis.
Note 4: Only one output at a time should be shorted.
Note 5: Input characteristics do not apply to amplifier inputs (pins $2 \& 3$ ).
Note 6: Unless otherwise specified, all AC measurements are referenced to the 1.5 V level of the input to the 1.5 V level of the output and load circuit 1 is used.
Note 7: AC tests are done with input pulses supplied by generators having the following characteristics: $Z_{O U T}=50 \Omega$ and $T_{r} \leqslant 5 n s, T_{f} \leqslant 5 n s$.
Note 8: $T=1 /$ (clock input frequency), units for " $T$ " should be ns.


Load Circuit 1


Load Circuit 2

FIGURE 6. Test Load Circuits

Timing Waveforms


FIGURE 7. Data Sequence Timing


FIGURE 8. Error Sequence Timing


FIGURE 9. Message Timing

Timing Waveforms (Continued)


FIGURE 10. Data Waveform Constraints: Amplifier Inputs


Note: $\left|T_{r}-T_{f}\right| \leqslant 10 \mathrm{~ns}$
TLIF5238-12
FIGURE 11. Data Waveform Constraints: Data Input (TTL)

## Typical Applications



Note 1: Crystal manufacturer Midland Ross Corp.
NEL Unit Part No. NE18A @ 18.867MHz

FIGURE 12. Typical Application for IBM 3270 Interface


FIGURE 13. Equivalent Circuit for DP8341 Input Amplifier


Notes: 1) Resistance values are in ohms, $\pm 5 \%, 1 / 4 \mathrm{~W}$
2) $T 1$ is a $1: 1: 1$ pulse transformer, $L_{\text {MIN }}=500 \mu \mathrm{H}$ for 18 MHz system clock Pulse Engineering Part No. 5762
Technitrol Part No. 11LHA or equivalent transformers
FIGURE 14. Translation Logic


* TO MAINTAIN LOSS AT 95\% OF IDEAL SIGNAL, SELECT TRANSFORMER INDUCTANCE SUCH THAT:


EXAMPLE:
$L=\frac{10,000}{18.87 \times 10^{6}} \longrightarrow L($ MIN $)=530 \mu \mathrm{H}$

Notes: 1) Less inductance will cause greater amplitude attenuation
2) Greater inductance may decrease signal rise time slightly and increase ringing, but these effects are generally negligible.

FIGURE 15. Transformer Selection

## DP8342 High-Speed Serial Transmitter/Encoder

## General Description

The DP8342 generates a complete encoding of parallel data for high speed serial transmission. It generates a five bit starting sequence, three bit code violation, followed by a syn bit and eight bit per byte of data plus a parity bit. A three-bit ending code signals the termination of the transmission. The DP8342 adapts to generalized high speed serial data transmission as well as the coax lines at a maximum data rate of 3.5 MHz .

The DP8342 and its complementary chip, the DP8343 (receiver/decoder) have been designed to provide maximum flexibility in system designs. The separation of the transmitter/receiver functions provides convenient addition of more receivers at one end of a bi-phase line without the need of unused transmitters. This is specifically advantageous in control units where typical bi-phase data is multiplexed over many bi-phase lines and the number of receivers generally exceeds the number of transmitters.

TRI-STATE ${ }^{\oplus}$ is a registered trademark of National Semiconductor Corp.

## Features

- Eight bits per data byte transmission
- Single-byte or multi-byte transmission
- Internal parity generation (even or odd)
- Internal crystal controlled oscillator used for the generation of all required chip timing frequencies
- Clock output directly drives receiver (DP8343) clock input
- Input data holding register
- Automatic clear status response feature
m Line drivers at data outputs provide easy interface to bi-phase coax line or general transmission media
- <2ns driver output skew
- Bipolar technology provides TTL input/output compatibility
- Data outputs power up/down glitch free
- Internal power up clear and reset
- Single +5 V power supply


## Connection Diagram



FIGURE 1.

Order Number DP8342J or DP8342N
See NS Package J24A or N24A

## Block Diagram



FIGURE 2.

## Functional Description

Figure 2 is a block diagram of the DP8342 Bi-Phase Transmitter/Encoder. The transmitter/encoder contains a crystal oscillator whose input is a crystal with a frequency eight (8) times the data rate. A Clock Output is provided to drive the DP8342 receiver/decoder Clock Input and other system components at the oscillator frequency. Additionally, the oscillator drives the control logic and output shift register/format logic blocks.

Data is parallel loaded from the system data bus to the transmitter/encoder's input holding register. This data is in turn loaded by the transmitter/encoder to its output shift register if this register was empty at the time of the load. During this load, message formatting and parity are generated. The formatted message is then shifted out at the bit rate frequency to the TTL to Bi-Phase block which generates the proper data bit formatting. The data outputs, DATA, $\overline{\text { DATA }}$, and DATA DELAY provide for flexible interface to the transmission medium with little or no external components.

The control Logic block interfaces to all blocks to insure proper chip operation and sequencing. It controls the type of parity generation through the Even/Odd Parity input. An additional feature provided by the transmitter/
encoder is the Reset and Output-TRI-STATE ${ }^{\circledR}$ capability. Another feature of the DP8342 is the Byte Clock output which keeps track of the number of bytes transferred.
The transmitter/encoder is also capable of internal TTIAR (Transmission Turnaround/Auto Response). When the Auto-Response ( $\overline{\mathrm{A} R)}$ input is forced to the logic " 0 " state, the transmitter/encoder responds with clean status (all zeros on data bits).

Operation of the transmitter/encoder is automatic. After the first data byte is loaded, the Transmitter Active output is set and the transmitter/encoder immediately formats the input data and serially shifts it out its data outputs. If the message is a multi-byte message, the internal format logic will modify the message data format for multibyte as long as the next byte is loaded to the input holding format logic will modify the message data format for multibyte as long as the next byte is loaded to the input hiding register before the last data bit of the previous data byte is transferred out of the internal output shift register. After all data is shifted out of the transmitter/ encoder the Transmitter Active output will return to the inactive state.

## Detailed Pin/Functional Description

## Crystal Inputs X1 and X2

The oscillator is controlled by an external, parallel resonant crystal connected between the X1 and X2 pins. Normally, a fundamental mode crystal is used to determine the operating frequency of the oscillator; however, overtone mode crystals may be used.

## Crystal Specifications (Parallel Resonant)

Type $\quad<20 \mathrm{MHz}$ AT-cut or $>20 \mathrm{MHz}$ BT-cut Tolerance $\quad 0.005 \%$ at $25^{\circ} \mathrm{C}$ Stability $0.01 \%$ from $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ Fundamental (Parallel) Dependent on Frequency (For $20 \mathrm{MHz}, 50 \Omega$ )
Maximum Series Resistance 15 pF
Load Capacitance

## Connection Diagram



| FREQ | R | C |
| :---: | :---: | :---: |
| $\angle 20 \mathrm{MHz}$ | $500 \Omega$ | 30 pF |
| $>20 \mathrm{MHz}$ | $120 \Omega$ | 15 pF |

If the DP8342 transmitter is clocked by a system clock (crystal oscillator not used), pin 13 ( X 1 input) should be clocked directly using a Schottky series (74S) circuit. Pin 14 (X2 input) may be left open. The clocking frequency must be set at eight times the data bit rate. Maximum input frequency is 28 MHz .

## Clock Output

The Clock Output is a buffered output derived directly from the crystal oscillator block and clocks at the oscillator frequency. It is designed to directly drive the DP8343 receiver/decoder Clock Input as well as other system components.

## Registers Full

This output is used as a flag by the external operating system. A logic " 1 " (active state) on this output indicates that both the internal output shift register and the input holding register contain active data. No additional data should be loaded until this output returns to the logic " 0 " state (inactive state).

## Transmitter Active

This output will be in the logic " 1 " state while the transmitter/encoder is about to transmit or in the process of transmitting data. Otherwise, it will assume the logic " 0 " state indicating no data presently in either the input holding or output shift registers.

## Register Load

The Register Load input is used to load data from the Data Inputs to the input holding register. The loading function is level sensitive, the data present during the logic " 0 " state of this input is loaded, and the input data must be valid before the logic " 0 " to logic " 1 " transition. It is after this transition that the transmitter/encoder begins formatting of data for serial transmission.

## Auto Response (TTIAR)

This input provides for automatic clear data transmission (all bits in logic " 0 ") without the need of loading all zero's. When a logic " 0 " is forced on this input the transmitter/encoder immediately responds with transmission of "clean status". When this input is in the logic " 1 " state the transmitter/encoder transmits data entered on the Data Inputs.

## Even/Odd Parity

This input sets the internal logic of the DP8342 transmitter/encoder to generate either even or odd parity for the data byte in the bit 10 position. When this pin is in the logic " 0 " state odd parity is generated. In the logic " 1 " state even parity is generated. This feature is useful when the control unit is performing a loop back check and at the same time the controller wishes to verify proper data transmission with its receiver/decoder.

## Serial Outputs - DATA, $\overline{\text { DATA, }}$, and DATA DELAY

These three output pins provide for convenient application of data to the Bi-Phase transmission line. The Data outputs are a direct bit representation of the Bi-Phase data while the Data Delay output provides the necessary increment to clearly define the four (4) DC levels of the pulse. The DATA and DATA outputs add flexibility to the DP8342 transmitter/encoder for use in high speed differential line driving applications. The typical DATA to $\overline{\text { DATA }}$ skew is 2 ns .

## RESET

When a logic " 0 " is forced on this input, all outputs except Clock Output are latched low.

## Output Enable

When a logic " 0 " is forced on this input the three serial data outputs are in the high impedance state.

## Byte Clock

This pin registers a pulse at the end of each byte transmission. The number of pulses registered corresponds to the number of bytes transmitted.

## Message Format

Single Byte Transmission

$\overbrace{\text { TRANSMISSION }}^{\text {START }}$ START

TRANSMISSION
TERMINATION

Multi-Byte Transmission


FIGURE 3.

## Functional Timing Waveforms



FIGURE 4. Overall Timing Waveforms for Single Byte
$\overline{\text { REG LOAD }}$


FIGURE 5. Overall Timing Waveforms for Multi-Byte


## Operating Conditions

|  | Min. | Max. | Units |
| :--- | :---: | :---: | :---: |
| Supply Voltage, $\left(\mathrm{V}_{\mathrm{CC}}\right)$ | 4.75 | 5.25 | V |
| Ambient Temperature, $\mathrm{T}_{\mathrm{A}}$ | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

Electrical Characteristics
(Notes 2 and 3)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic "1" Input Voltage (All Inputs Except X1 and X2) | $\mathrm{V}_{C C}=5 \mathrm{~V}$ | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logic " 0 " Input Voltage (All Inputs Except X1 and X2) | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  |  | 0.8 | V |
| $V_{\text {clamp }}$ | Input Clamp Voltage (All Inputs Except X1 and X2) | $\mathrm{I}_{\mathrm{N}}=-12 \mathrm{~mA}$ |  | -0.8 | -1.2 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Logic "1" Input Current Register Load Input All Others Except X1 and X2 | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V} \\ & V_{I N}=5.25 \mathrm{~V} \end{aligned}$ |  | 0.3 | 120 | $\mu \mathrm{A}$ |
| ILI | Logic " 0 " Input Current Register Load Input All Inputs Except X1 and X2 | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V} \\ & V_{I N}=0.5 \mathrm{~V} \end{aligned}$ |  | -15 -5 | -300 -100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Logic "1" All Outputs Except CLK OUT, DATA, DATA, and DATA DELAY | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V} \end{aligned}$ | 3.2 | 3.9 |  | V |
|  |  | $\mathrm{l}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | 2.5 | 3.4 |  | V |
| $\mathrm{V}_{\text {OH2 }}$ | Logic " 1 " for CKL OUT, DATA, DATA and DATA DELAY Outputs | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \\ & \mathrm{l}_{\mathrm{OH}}=-10 \mathrm{~mA} \\ & \hline \end{aligned}$ | 2.6 | 3.0 |  | V |
| VOL1 | Logic "0" All Outputs Except CLK OUT, DATA, $\overline{\text { DATA, }}$, and DATA DELAY | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V} \\ & \mathrm{l}_{\mathrm{OL}}=5 \mathrm{~mA} \end{aligned}$ |  | 0.35 | 0.5 | V |
| VOL2 | Logic "0" for CLK OUT, DATA, DATA and DATA DELAY Outputs | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V} \\ & \mathrm{l}_{\mathrm{OL}}=20 \mathrm{~mA} \end{aligned}$ |  | 0.4 | 0.6 | V |
| los1 | Output Short Circuit Current for All Except CLK OUT, DATA, $\overline{\text { DATA, and DATA }}$ DELAY Outputs | Note 5 <br> $V_{\text {OUT }}=0 \mathrm{~V}$ | -10 | -30 | -100 | mA |
| los2 | Output Short Circuit Current DATA, DATA, and DATA DELAY Outputs | Note 5 <br> $V_{\text {OUT }}=0 \mathrm{~V}$ | -50 | -140 | -250 | mA |
| los3 | Output Short Circuit Current for CLK OUT | Note 5 <br> $V_{\text {OUT }}=0 \mathrm{~V}$ | $-30$ | -90 | -200 | mA |
| Icc | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ |  | 170 | 250 | mA |

Timing Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$, Oscillator Frequency $=28 \mathrm{MHz}$ (Notes 2 and 3 )

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pd} 1}$ | $\overline{\text { REG LOAD }}$ to Transmitter Active $\left(T_{A}\right)$ Positive Edge | Load Circuit 1 Figure 6 |  | 60 | 90 | ns |
| $t_{\text {pd2 }}$ | $\overline{\text { REG LOAD to Register Full; }}$ Positive Edge | Load Circuit 1 Figure 6 |  | 45 | 75 | ns |
| $\mathrm{t}_{\mathrm{pd} 3}$ | $\mathrm{T}_{\mathrm{A}}$ to Register Full; Negative Edge | Load Circuit 1 Figure 6 |  | 40 | 70 | ns |
| $t_{p d 4}$ | Positive Edge of $\overline{R E G}$ LOAD to Positive Edge of DATA | Load Circuit 2 Figure 9 |  | 50 | 80 | ns |
| $t_{\text {pd5 }}$ | $\overline{\text { REG LOAD }}$ to $\overline{\text { DATA; }}$ Positive Edge | Load Circuit 2 Figure 9 |  | 280 | 380 | ns |
| $t_{\text {pd6 }}$ | $\overline{\text { REG LOAD }}$ to DATA DELAY; Positive Edge | Load Circuit 2 Figure 9 |  | 150 | 240 | ns |
| $t_{\text {pd7 }}$ | Positive Edge of $\overline{\text { DATA }}$ to Negative Edge of DATA DELAY | Load Circuit 2 Figure 9 |  | 70 | 85 | ns |

Timing Characteristics (Continued) Oscillator Frequency $=28 \mathrm{MHz}$ (Notes 2 and 3)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pd} 8}$ | Positive Edge of DATA DELAY to Negative Edge of DATA | Load Circuit 2 Figure 9 |  | 80 | 95 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{pd} 9}, \\ & \left.\mathrm{t}_{\mathrm{pd} 10}\right) \\ & \hline \end{aligned}$ | Skew between DATA and $\overline{\text { DATA }}$ | Load Circuit 2 Figure 9 |  | 2 | 6 | ns |
| $\mathrm{t}_{\mathrm{pd} 11}$ | Negative Edge of $\overline{\text { Auto Response }} \overline{(\overline{\mathrm{AR}})}$ to Positive Edge of TA | Load Circuit 1 Figure 10 |  | 70 | 100 | ns |
| $t_{\text {pd } 12}$ | Maximum Time Delay to Load Second Byte After Positive Edge of REG FULL | Load Circuit 1 Figure 8, Note 7 |  |  | $4 \times T-50$ | ns |
| $\mathrm{t}_{\mathrm{pd} 13}$ | X1 to CLK OUT; Positive Edge | Load Circuit 2 <br> Figure 11 |  | 21 | 30 | ns |
| $\mathrm{t}_{\mathrm{pd} 14}$ | X1 to CLK OUT; Negative Edge | Load Circuit 2 Figure 11 |  | 23 | 33 | ns |
| $t_{\text {pd } 15}$ | Negative Edge of $\overline{\mathrm{AR}}$ to Positive Edge of REG FULL | Load Circuit 1 Figure 10 |  | 45 | 75 | ns |
| $t_{\text {pd } 16}$ | Skew between TA and REG FULL during Auto Response | Load Circuit 1 Figure 10 |  | 50 | 80 | ns |
| $t_{\text {pd } 17}$ | $\overline{\text { REG LOAD }}$ to REG FULL; Positive Edge for Second Byte | Load Circuit 1 Figure 7 |  | 45 | 75 | ns |
| $\mathrm{t}_{\mathrm{pd} 18}$ | REG FULL to BYTE CLK; Negative Edge | Load Circuit 1 Figure 7 |  | 60 | 90 | ns |
| $\mathrm{t}_{\mathrm{pd} 19}$ | REG FULL to BYTE CLK; Positive Edge | Load Circuit 1 Figure 7 |  | 145 | 180 | ns |
| $\mathrm{t}_{\mathrm{ZH}}$ | Output Enable to DATA, $\overline{\text { DATA }}$, or DATA Delay outputs: HiZ to High | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \text { Figures } 17,17 \\ & \hline \end{aligned}$ | , | 25 | 45 | ns |
| $\mathrm{t}_{\mathrm{ZL}}$ | Output Enable to DATA, DATA, OR DATA Delay Outputs; HiZ to High | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \text { Figures } 16,17 \end{aligned}$ |  | 15 | 30 | ns |
| $\mathrm{t}_{\mathrm{HZ}}$ | Output Enable to DATA, $\overline{\text { DATA }}$, or DATA Delay Outputs; High to HiZ | $\begin{aligned} & \mathrm{CL}=15 \mathrm{pF} \\ & \text { Figures } 16,17 \end{aligned}$ |  | 65 | 100 | ns |
| $t_{\text {LZ }}$ | Output Enable to DATA, $\overline{\text { DATA }}$, or DATA Delay Outputs; Low to HiZ | $\begin{array}{\|l} \hline \mathrm{CL}=15 \mathrm{pF} \\ \text { Figures } 16,17 \\ \hline \end{array}$ |  | 45 | 70 | ns |
| $t_{p w 1}$ | $\overline{\text { REG LOAD Pulse Width }}$ | Figure 12 | 40 |  |  | ns |
| $t_{\text {pw2 }}$ | First REG FULL Pulse Width (Note 6) | Load Circuit 1 Figure 7, Note 7 |  | $8 \times T+60$ | $8 \times T+100$ | ns |
| $t_{\text {pw3 }}$ | REG FULL Pulse Width Prior to Ending Sequence (Note 6) | Load Circuit 1 Figure 7 | . | $5 \times \mathrm{B}$ |  | ns |
| $t_{\text {pw4 }}$ | Pulse Width for Auto Response | Figure 10 | 40 |  |  | ns |
| $t_{\text {pw5 }}$ | Pulse Width for BYTE CLK | Load Circuit 1 Figure 7, Note 7 | . | $8 \times T+30$ | $8 \times T+80$ | ns |
| $t_{s}$ | Data Setup Time prior to $\overline{\text { REG LOAD }}$ Positive Edge. Hold Time $=0 \mathrm{~ns}$ | Figure 12 |  | 15 | 23. | ns |
| $t_{r 1}$ | Rise Time for DATA, $\overline{\text { DATA, }}$, and DATA DELAY Output Waveform | Load Circuit 2, Figure 13 |  | 7 | 13 | ns |
| $\mathrm{t}_{\mathrm{f} 1}$ | Fall Time for DATA, $\overline{\text { DATA }}$, and DATA DELAY Output Waveform | Load Circuit 2, Figure 13 |  | 5 | 11 | ns |
| $\mathrm{t}_{\mathrm{r} 2}$ | Rise Time for TA and REG FULL | Load Circuit 1 Figure 14 |  | 20 | 30 | ns |
| $\mathrm{t}_{\text {f }}$ | Fall Time for TA and REG FULL | Load Circuit 1 <br> Figure 14 |  | 15 | 25 | ns |
| $\mathrm{f}_{\text {MAX }}$ | Data Rate Frequency <br> (Clock Input must be 8 X this Frequency) |  | DC |  | 3.5 | Mbits/s |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance - Any Input | Note 4 |  | 5 | 15 | pF |

[^50]Timing Waveforms (Continued)


FIGURE 6. Single Byte Transfer
REG LOAD

REG FULL


FIGURE 7. Two-Byte Transfer


FIGURE 8. Maximum Window to Load Multi-Byte Data


FIGURE 9. Three Serial Outputs

## Timing Waveforms (Continued)



FIGURE 10. Auto-Response


FIGURE 11. Clock Pulse


FIGURE 12. $\overline{R E G ~ L O A D}$


FIGURE 14. Rise and Fall Time Measurement for TA and REG FULL


FIGURE 16. Load Circuit for Output TRI-STATE Test


FIGURE 13. Output Waveform for DATA, $\overline{\text { DATA }}$, DATA DELAY (Load Circuit 2)


Load Circuit 1 Load Circuit 2
FIGURE 15. Test Load Circuits


FIGURE 17. TRI-STATE Test

## Typical Applications



FIGURE 18.


Notes: 1) Resistance values are in ohms, $\pm 5 \%, 1 / 4 \mathrm{~W}$
2) T 1 is a $1: 1: 1$ pulse transformer, $L=500 \mu \mathrm{H}$ for 18 to 28 MHz system clock. Pulse Engineering Part No. 5762
Technitrol Part No. 11LHA or equivalent transformer
3) Crystal manufacturer Midland Ross Corp. NEL Unit Part No. NE-18A @ 28 MHz .

FIGURE 19. Interface Logic for a Coax Transmission Line
FIGURE 20. Direct Interface for a Coax Transmission Line (Non-IBM Voltage Levels)
$\square$
National

## DP8343 High-Speed Serial Receiver/Decoder

## General Description

The DP8343 provides complete decoding of data for high speed serial data communications. In specific, the DP8343 receiver recognizes Bi-Phase serial data sent from its complementary chip, the DP8342 transmitter, and converts it into eight (8) bits of parallel data. These devices are easily adapted to generalized high speed serial data transmission systems that operate at bit rates up to 3.5 MHz .

The DP8343 receiver and the DP8342 transmitter are designed to provide maximum flexibility in system designs. The separation of transmitter and receiver functions allows addition of more receivers at one end of the Bi-Phase line without the necessity of adding unused transmitters. This is advantageous in control units where the data is typically multiplexed over many lines and the number of receivers generally exceeds the number of transmitters. The separation of transmitter and receiver function provides an additional advantage in flexibility of data bus organization. The data bus outputs of the receiver are TRI-STATE®, thus enabling the bus configuration to be organized as either a common transmit/receive (bi-directional) bus or as separate transmit and receive busses for higher speed.

TRI-STATE ${ }^{\circledR}$ is a registered trademark of National Semiconductor Corp.

## Features

- DP8343 receives eight (8) bit data bytes
- Separate receiver and transmitter provide maximum system design flexibility
- Even parity detection
- High sensitivity input on receiver easily interfaces to coax line
- Standard TTL data input on receiver provides generalized transmission line interface and also provides hysteresis
- Data holding register
- Multi-byte or single byte transfers

E TRI-STATE receiver date outputs provide flexibility for common or separated transmit/receive data bus operation

- Data transmission error detection on receiver provides for both error detection and error type definition
- Bipolar technology provides TTL input/output compatibility with excellent drive characteristics
- Single +5 V power supply operation


FIGURE 1.
Order Number DP8343J or DP8343N
See NS Package J24A or N24A

## Block Diagram



FIGURE 2. DP8343 Bi-Phase Receiver

## Block Diagram Functional Description

Figure 2 is a block diagram of the DP8343 receiver. This chip is essentially a serial in/parallel out shift register. However, the serial input data must conform to a very specific format (see Figures 3-6). The message will not be recognized unless the format of the starting sequence is correct. Deviations from the format in the data, sync bit, parity or ending sequence will cause an error to be detected, terminating the message.

Data enters the receiver through the differential input amplifier or the TTL Data input. The differential amplifier is a high sensitivity input which may be used by connecting it directly to a transformer coupled coax line, or other transmission medium. The TTL Data input provides 400 mV of hysteresis and recognizes TTL logic levels. The data then enters the demodulation block.

The data demodulation block samples the data at eight (8) times the data rate and provides signals for detecting the starting sequence, ending sequence, and errors. Detection of the starting sequence sets the Receiver Active output high and enables the input shift register.

As the eight bits of data are shifted into the shift register, the receiver will verify that even parity is maintained on the data bits and the sync bit. Serial Data and Serial Data Clock, the inputs to the shift register, are provided for use with external error detecting schemes. After one complete data byte is received, the contents of the input shift register is parallel loaded to the holding register, assuming the holding register is empty, and the Data Available output is set. If the holding register is full, this load will be delayed until that register has been read or
the start of another data byte is received, in which case a Data Overflow Error will be detected, terminating the message. Data is read from the holding register through the TRI-STATE Output Buffers. The Output Enable input is the TRI-STATE control for these outputs and the Register Read input signals the receiver that the read has been completed.

When the receiver detects an ending sequence the Receiver Active output will be reset to a logic " 0 " indicating the message has been terminated. A message will also terminate when an error is detected. The Receiver Active output used in conjunction with the Error output allows quick response to the transmitting unit when an error free message has been received.

The Error Detection and Identification block insures that valid data reaches the outputs of the receiver. Detection of an error sets the Error output to a logic " 1 " and resets the Receiver Active output to a logic " 0 " terminating the message. The error type may be read from the data bus outputs by setting the Output Control input to logic " 0 " and enabling the TRI-STATE outputs. The data bit outputs have assigned error definitions (see error code definition table). The Error output will return to a logic " 0 " when the next starting sequence is received, or when the error is read (Output Control to logic " 0 " and a Register Read performed).

The Receiver Disable input is used to disable both the amplifier and TTL Data receiver inputs. It will typically be connected directly to the Transmitter Active output of the DP8342 transmitter circuit.

## Detailed Functional Pin Description

## Receiver Disable

This input is used to disable the receiver's data inputs. The Receiver Disable input will typically be connected to the Transmitter Active output of the DP8342. However, at the system controller it may be necessary for both the transmitter and receiver to be active at the same time. This variation can be accomplished with the addition of minimal external logic.

## Truth Table

| Receiver Disable | Data Inputs |
| :---: | :---: |
| Logic "0" | Active |
| Logic "1" | Disabled |

## Amplifier Inputs

The receiver has a differential input amplifier which may be directly connected to the transformer coupled coax line. The amplifier may also be connected to a differential type TTL line. The amplifier has 20 mV of hysteresis.

## Data Input

This input can be used either as an alternate data input or as a power-up check input. If the system designer prefers to use his own amplifier, instead of the one provided on the receiver, then this TTL input may be used. Using this pin as an alternate data input allows self-test of the peripheral system without disturbing the transmission line.

## Data Control

This input is the control pin that selects which of the inputs are used for data entry to the receiver.

Truth Table

| Data Control | Data Input To |
| :---: | :---: |
| Logic "0" | Data Input |
| Logic "1" | Amplifier Inputs |

Note: This input is also used for testing. When the input voltage is raised to 7.5 V the chip resets.

## Clock Input

This input is the internal clock of the receiver. It must be set at eight (8) times the line data bit rate. The crystalcontrolled oscillator provided in the DP8342 transmitter also operates at this frequency. The Clock Output of the transmitter is designed to directly drive the receiver's Clock Input. In addition, the receiver is designed to operate correctly to a data bit rate of 3.5 MHz .

## Receiver Active

The purpose of this output is to inform the external system when the DP8343 is in the process of receiving a message. This output will transition to a logic " 1 " state after a receipt of a valid starting sequence and transition to logic " 0 " when a valid ending sequence is received or an error is detected. This output combined with the Error output will inform the operating system of the end of an error free data transmission.

## Error

The Error output transitions to a logic " 1 " when an error is detected. Detection of an error causes the Receiver Active and the Data Available outputs to transition to a logic " 0 ". The Error output returns to a logic " 0 " after the error register has been read or when the next starting sequence is detected.

## Register Read

The Register Read input when driven to the logic " 0 " state signals the receiver that data in the holding register is being read by the external operating system. The data present in the holding register will continue to remain valid until the Register Read input returns to the logic " 1 " condition. At this time, if an additional byte is present in the input shift register it will be transferred to the holding register, otherwise the data will remain valid in the holding register. The Data Available output will be in the logic " 0 " state for a short interval while a new byte is transferred to the holding register after a register read.

## Data Available

This output indicates the existence of a data byte within the output holding register. It may also indicate the presence of a data byte in both the holding register and the input shift register. This output will transition to the logic " 1 " state as soon as data is available and return to the logic " 0 " state after each data byte has been read. However, even after the last data byte has been read and the Data Available output has assumed the logic " 0 " state, the last data byte read from the holding register will remain until new data has been received.

## Output Control

The Output Control input determines the type of information appearing at the data outputs. In the logic " 1 " state data will appear, in the logic " 0 " state error codes are present.

## Truth Table

| Output Control | Data Outputs |
| :---: | :---: |
| Logic " 0 " | Error Codes |
| Logic "1" | Data |

## Output Enable

The Output Enable input controls the state of the TRISTATE Data outputs.

## Truth Table

| Output Enable | TRI-STATE <br> Data Outputs |
| :---: | :---: |
| Logic "0" | Disabled |
| Logic "1" | Active |

## Data Outputs

The DP8343 has an eight (8) bit TRI-STATE data bus. Seven bits are multiplexed with error bits. The error bits are defined in the table below. The Output Control input is the multiplexer control for the Data/Error bits.

## Message Format

Single Byte Transmission


Multi-Byte Transmission


FIGURE 3.


FIGURE 4A. Single Byte (8-Bit) Message

$\qquad$


FIGURE 4B. Multi-Byte Message

## Error Code Definition

| Data Bit <br> DP8343 | Error Type |
| :--- | :--- |
| Bit 1 | Data Overflow (Byte not removed from holding register when it and the input shift register are both full <br> and new data is received) |
| Bit 2 | Parity Error (Odd parity detected) |
| Bit 3 | Transmit Check conditions (existence of errors on any or all of the following data bits: Bit 2, Bit 4, and Bit <br> 5 ) |
| Bit 4 | An invalid ending sequence |
| Bit 5 | Loss of mid-bit transition detected at other than normal ending sequence time |
| Bit 6 | New starting sequence detected before data byte in holding register has been read |
| Bit 7 | Receiver disabled during receiver active mode |

## Serial Data

The Serial Data output is the serial data coming into the input shift register.

## Data Clock

The Data Clock output is the clock to the input shift register.

Message Format (Continued)


FIGURE 5. Message with Error


FIGURE 6. Data Clock and Serial Data

Absolute Maximum Ratings (Note 1)

| Supply Voltage, VCC | 7.0 V |
| :--- | ---: |
| Input Voltage | 5.5 V |
| Output Voltage | 5.25 V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation ${ }^{*}$ at $25^{\circ} \mathrm{C}$ |  |
| Cavity Package |  |
| Molded Package | 2040 mW |
|  | 2237 mW |

* Derate cavity package $13.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package $17.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

Operating Conditions

Electrical Characteristics (Notes 2, 3, and 5)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Level |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Level |  |  |  | 0.8 | V |
| $\mathrm{V}_{\text {IH }}-\mathrm{V}_{\text {IL }}$ | Data Input Hysteresis (TTL, Pin 4) |  | 0.2 | 0.4 |  | V |
| $V_{\text {CLAMP }}$ | Input Clamp Voltage | $\mathrm{I}_{\mathrm{IN}}=-12 \mathrm{~mA}$ |  | -0.8 | -1.2 | V |
| $\mathrm{IIH}^{\text {l }}$ | Logic "1" Input Current | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5.25 \mathrm{~V}$ |  | 2 | 40 | $\mu \mathrm{A}$ |
| ILL | Logic "0" Input Current | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.5 \mathrm{~V}$ |  | -20 | -250 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Logic "1" Output Voltage | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | 3.2 | 3.9 |  | V |
|  |  | $\mathrm{IOH}^{\mathrm{OH}}=-1 \mathrm{~mA}$ | 2.5 | 3.2 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Logic "0' Output Voltage | $\mathrm{l}_{\mathrm{OL}}=5 \mathrm{~mA}$ |  | 0.35 | 0.5 | V |
| los | Output Short Circuit Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=0 \mathrm{~V} \\ & \text { (See Note 4) } \end{aligned}$ | -10 | -20 | -100 | mA |
| Ioz | TRI-STATE Output Current | $\mathrm{V}_{\text {CC }}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -40 | 1 | $+40$ | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V}$ | -40 | -5 | +40 | $\mu \mathrm{A}$ |
| $\mathrm{A}_{\mathrm{HYS}}$ | Amplifier Input Hysteresis |  | 5 | 20 | 30 | mV |
| ICC | Power Supply Current | $\mathrm{V}_{C C}=5.25 \mathrm{~V}$ |  | 160 | 250 | mA |

## Timing Characteristics (Notes 2, 6, 7, and 8)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{D} 1}$ | Output Data to Data Available Positive Edge |  | 5 | 20 | 40 | ns |
| $\mathrm{T}_{\mathrm{D} 2}$ | Register Read Positive Edge to Data Available Negative Edge |  | 10 | 25 | 45 | ns |
| $\mathrm{T}_{\mathrm{D} 3}$ | Error Positive Edge to Data Available Negative Edge |  | 10 | 30 | 50 | ns |
| $\mathrm{T}_{\mathrm{D} 4}$ | Error Positive Edge to Receiver Active Negative Edge |  | 5 | 20 | 40 | ns |
| $\mathrm{T}_{\mathrm{D} 5}$ | Register Read Positive Edge to Error Negative Edge |  | 20 | 45 | 75 | ns |
| $\mathrm{T}_{\mathrm{D6}}$ | Delay from Output Control to Error Bits from Data Bits |  | 5 | 20 | 50 | ns |
| $\mathrm{T}_{\mathrm{D7}}$ | Delay from Output Control to Data Bits from Error Bits |  | 5 | 20 | 50 | ns |
| $\mathrm{T}_{\mathrm{D}}$ | First Sync Bit Positive Edge to Receiver Active Positive Edge |  |  | $\begin{gathered} 3.5 * T \\ +70 \end{gathered}$ |  | ns |
| $\mathrm{T}_{\mathrm{D} 9}$ | Receiver Active Positive Edge to First Data Available Positive Edge |  |  | 76*T |  | ns |
| TD10 | Negative Edge of Ending Sequence to Receiver Active Negative Edge |  |  | $\begin{gathered} 11.5 * \top \\ +50 \end{gathered}$ |  | ns |
| TD11 | Data Control Set-up Multiplexer Time Prior to Receiving Data through Selected Input |  | 40 | 30 |  | ns |
| $\mathrm{T}_{\text {D12 }}$ | Serial Data Set-Up Prior to Data Clock Positive Edge |  |  | 3*T |  | ns |

Timing Characteristics (Continued) (Notes 2, 6, 7, and 8)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {PW1 }}$ | Register Read (Data) Pulse Width |  | 40 | 30 |  | ns |
| TPW2 | Register Read (Error) Pulse Width |  | 40 | 30 |  | ns |
| TPW3 | Data Available Logic "0" State between Data Bytes |  | 25 | 45 |  | ns |
| $\mathrm{T}_{\mathrm{S}}$ | Output Control Set-up Time Prior to Register Read Negative Edge |  | 0 | -5 |  | ns |
| $\mathrm{T}_{\mathrm{H}}$ | Output Control Hold Time After the Register Read Positive Edge |  | 0 | -5 |  | ns |
| TZE | Delay from Output Enable to Logic " 1 " or Logic "0" from High Impedance State | Load Circuit 2 |  | 25 | 35 | ns |
| TEZ | Delay from Output Enable to High Impedance State from Logic " 1 " or Logic " 0 " | Load Circuit 2 |  | 25 | 35 | ns |
| $F_{\text {MAX }}$ | Data Bit Frequency (Clock Input must be $8 \times$ the Data Bit Frequency). |  | DC |  | 3.5 | MBits/s |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified, min./max. limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range and the 4.75 V to 5.25 V power supply range. All typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$.
Note 3: All currents into device pins are shown as positive; all currents out of device pins are shown as negative; all voltages are referenced to ground, unless otherwise specified. All values shown as max. or min. are so classified on absolute value basis.
Note 4: Only one output at a time should be shorted.
Note 5: Input characteristics do not apply to amplifier inputs (pins $2 \& 3$ ).
Note 6: Unless otherwise specified, all AC measurements are referenced to the 1.5 V level of the input to the 1.5 V level of the output and load circuit 1 is used.
Note 7: AC tests are done with input pulses supplied by generators having the following characteristics: $Z_{O U T}=50 \Omega, T_{r} \leqslant 5 n s$, and $T_{f} \leqslant 5 n s$.
Note 8: $T=1$ / (clock input frequency), units for " $T$ " should be ns.

## Test Load Circuits



Load Circuit 1


Load Circuit 2

FIGURE 7.

## Timing Waveforms



FIGURE 8. Data Sequence Timing


FIGURE 9. Error Sequence Timing


FIGURE 10. Message Timing


FIGURE 11. Data Clock and Serial Data Timing


FIGURE 12. Data Waveform Constraints: Amplifier Inputs


Note: $\left|T_{r}-T_{f}\right| \leqslant 10 \mathrm{~ns}$
TL/F5237-14
FIGURE 13. Data Waveform Constraints: Data Input (TTL)


TL/F5237-15
FIGURE 14. Equivalent Circuit for DP8343 Input Amplifier

## Typical Applications



Note 1: Crystal manufacturer Midland Ross Corp., NEL Unit Part No. NE-18A @ 28 MHz

FIGURE 15.

## Typical Applications (Continued)



Notes: 1) Resistance values are in ohms, $\pm 5 \%, 1 / 4 \mathrm{~W}$.
2) $T 1$ is a 1:1:1 pulse transformer, $L_{\text {MIN }}=500 \mu \mathrm{H}$ for 18 MHz system clock. Pulse Engineering Part No. 5762
Technitrol Part No. 11LHA or equivalent transformers.
FIGURE 16. Interface Logic for A Coax Transmission Line


FIGURE 17. Transformer Selection

Section 10 Disk Support

# LSI Components for Winchester Disk Drives and Controllers 

## INTRODUCTION

Designing an LSI solution for disk system data path electronics requires careful examination of the total disk market place. The objective is to have a high performance solution able to handle state-of-the-art, 14 -inch drives while still being reasonably priced for the lower performance, highly cost-sensitive 5 1/4-inch market. The OEM Winchester disk market consists of three main device types: 14 -inch, 8 -inch and 5 1/4-inch. OEM supplied 14 -inch drives range from capacities of 40 megabytes upwards to 1 gigabyte with data rates of 10-24 megabits/second and access times of 25 ms . The 8 -inch Winchester drives evolved from scaling of the 14 -inch drives and are suitable devices for minicomputer environments. Storage capacities vary from 16 megabytes to 200 megabytes with typical data rates of 7-9 megabits/second and typical access times of 30 ms . The $51 / 4$-inch Winchester drive offers a high performance, high capacity version of the established $51 / 4$-inch floppy disk. It is thus ideally suited to packaging in microcomputer-based systems. Initially, $51 / 4$-inch drives offered 6 megabytes of storage with typical access times of 170 ms . Recently, devices have been announced with storage capacities of over 100 megabytes and access time of 30 ms . Data rates are typically 5 Mbits/ second, but will increase.

## PERFORMANCE/STANDARDS SET DESIGN AIMS

The rapid evolution of Winchester drives has pushed storage capacities, data rates and access times to the limit. The DP8460 series hard disk chip set has been designed to handle data rates as high as 25 megabits/ second to interface with the fastest drives now available. The chip set uses the latest bipolar and CMOS processing techniques as shown in Figure 1.

The use of high density run-length-limited codes is well established in the 14 -inch market and will migrate to the 8 -inch and $51 / 4$-inch drives. A further consideration of the design was the ability to work with such codes. Similarly, as storage densities increase, the necessity for ECC (error checking and correcting) electronics becomes apparent. Specific codes have yet to become standard since some in use today are considered inadequate for the future. The hard disk chip set design was required to anticipate such future developments. Furthermore, the design and functional partitioning had to take into account existing standards such as SMD and ANSI X3.101 and yet allow flexibility in areas where standards are still emerging. Finally, the introduction of removable media cartridges places increasing emphasis on programmable format.


FIGURE 1. Two New Processes Provide Fast Data Rate Capability

[^51]
## FUNCTIONS COMMON TO ALL DISK SYSTEMS

There are certain functions which all disk systems typically perform (Figure 2). As one looks at the data path of a disk system during a read operation, following it from the recording head to the host, there emerge eight well defined functions that are common to all disk drives.

These are:

1. Select the desired head and preamplify the signal from it.
2. Convert the data signal from an analog waveform into a sequence of digital pulses.
3. Generate a clock and synchronized data from the digital pulse train using phase-locked-loop techniques.
4. Decode the synchronized data using the clock.
5. Deserialize the data into byte-wide blocks and bytealign.
6. Identify the desired sector and strip off synchronization information, addressing information, and error check information.
7. Buffer the valid data from the desired sector.
8. Transfer the data into the hosts's main storage.

Six similar functions are required for writing the data:

1. Transfer the data out of the host's main storage.
2. Buffer the data.
3. Identify the desired sector, then append synchronizatioh and error checking fields to the data field.
4. Serialize the data.
5. Encode the data.
6. Select the correct recording head and drive it with the encoded data signal.

A disk system is typically separated into two subsystems, the drive and the controller. However, there is no single definition as to which functions are performed in which place, the major disk-to-controller interfaces make the division in different places.

In the floppy extension interface (ST506), the drive performs the functions related to head selection, driving, preamplification, and the analog-to-digital conversion. Everything else is done in the controller. For the SMD and ANSI X3.101 interfaces the drive also performs read clock generation, data decoding, and data encoding. Finally, with the intelligent disk interface, all of the functions are performed by the drive except DMA, which is done by the controller.

The DP8460 series will work with all of the interfaces discussed above. The chips implementing the various functions are placed in the drive or the controller depending upon the particular interface used. The first chips in the set, the pulse detector, data separator, and disk data controller perform all of the functions discussed above with the exception of head operations.

The DP8464 pulse detector converts the analog signal from the head preamplifier into digital pulses. The DP8460 data separator performs read clock generation utilizing an internal phase-locked-loop and data signal decoding. The DP8466 disk data controller performs the remaining functions.


FIGURE 2. Disk Data Path Functions

## DP8464 PULSE DETECTOR

The pulse detector receives the analog signal from the read/write head amplifier and converts the peaks to digital pulses. It is always situated in the disk drive. The primary purpose of the pulse detector is to convert the analog signal received from the recording head into a sequence of digital pulses that can be decoded by the data separator (Figure 3). Each flux reversal of the recording media represents a coded " 1 "; the absence of a reversal in a given window time represents a coded " 0 ".

The pulse detector sees flux reversals as signal peaks from the recording head, and produces digital output
pulses coinciding with the position of the incoming signal peaks.

Figure 4 a is a plot of relative pulse amplitude versus bits per inch (or recording density). As the recording density increases, bit interaction causes the signal amplitude to decrease.

Pulse shapes as received by the pulse detector are shown in Figure 4b. Regions 1 and 2, the ones predominantly associated with disk drives, are characterized by the analog signal returning to the baseline between pulses.


TLIF/5264.3
FIGURE 3. Pulse Detector in a Disk System


FIGURE 4a. Pulse Amplitude vs Bit Density


FIGURE 4b. Typical Waveforms

Peak detection is complicated by the susceptibility of the circuitry to noise peaks during this period. The trickiest part of the pulse detector design is to distinguish between signal peaks and noise peaks.

Region 1 is characterized by minimal amplitude distortion with a prolonged return to the baseline. Drives using thin film media or thin film head technology or run-length-limited codes characteristically produce such pulses. The region 1 detector functions by enabling the differentiator from a threshold comparator (Figure 5). Only if the signal is greater than a preset threshold will an output pulse be enabled. Since noise peaks are characteristically of low amplitude, this approach effectively eliminates output pulses due to noise.

Average signal strengths from the recording head will vary from track to track and even along the same track. Hence, use of threshold comparison and signal processing mandates automatic gain control (AGC) circuitry to maintain a constant output from the wideband amplifier.
Region 2 is characterized by some amplitude distortion and a tendency for the signal to return to the baseline. Drives using conventional ferrite heads with MFM typically produce such pulses. The pulse detector will work with most drives operating in regions 1 and 2.

## DATA SEPARATOR

The DP8460 data separator performs the two basic functions of read clock generation (using an internal phase-locked-loop) and MFM decoding (for MFM systems). It is usable with all of the interfaces discussed in this article. It receives encoded data from a pulse detector and outputs data and clock signals to the controller (Figure 6). A block diagram of the chip is shown in Figure 7.


* Soft-sectored disks only

TL/F/5264.6
FIGURE 6. Data Separator in a Hard Disk System


TL/F/52645
FIGURE 5. Pulse Detector Block Diagram


The upper half of the block diagram is the phase-lockedloop which is the heart of the chip. The PLL may be used with disks employing MFM or run-length-limited codes. A serial data output is derived from the incoming raw data that is synchronized to the clock generated by the PLL. The synchronized data and clock pair then connect to an external data decoder for run-length-limited codes. When MFM encoding is used, the output connects internally to the MFM decoder.

The PLL features two user-selectable tracking rates. A high tracking rate is used while the PLL is locking onto the data stream, but once lock-on is achieved, a more stable and slower tracking rate is used. This offers an extremely quick lock-on time of less than two bytes, while allowing reliable operation by removing bit shift distortions when reading the actual data. The tracking rate switches when the external SET PLL LOCK signal goes active. When the chip is not read-enabled, the PLL tracks an external clock source. In a servo system, this is typically the servo clock, while stepper motor drives use a crystal. This allows the PLL to be at frequency when data decoding begins.
Internal to the phase-locked-loop is a clock gate circuit which delays the data signal by an amount equal to half of the window. No external delay lines are required. The delay is guaranteed to be within a specified narrow time slot for all internal sources of error combined.

To generate the read clock, a clock multiplexer and deglitcher are used. The ANSI X3. 101 specification calls for only one clock between the drive and controller, which is a combined read clock/servo clock signal. The SMD specification, on the other hand, specifies both clocks are to be on the interface simultaneously. The chip follows the ANSI specification so that it can work in both systems.
When SET PLL LOCK goes active, the READ CLOCK output switches from external clock to the PLL clock. The switch back takes place when the READ GATE signal goes inactive. The deglitcher ensures that no short clock periods are ever sent to the controller as a result of the switch between the two clocks.

The other portion of the chip is a data decoder that is used with systems using the MFM data code. Before lock-on the MFM decoder assumes that every incoming pulse is a clock pulse and not MFM data. When SET PLL LOCK goes active, the phase pattern between clock pulses and data pulses is frozen to allow decoding of the data. The output of this section is sent to the controller as NRZ READ DATA along with the synchronous READ CLOCK.

The missing clock detector monitors the incoming data pattern for an MFM missing clock violation. If there is an incoming address mark, and a missing clock is detected, the chip activates the signal MISSING CLOCK DETECTED.

## DISK DATA CONTROLLER

The DP8466 disk data controller is designed to control the data transfer between the disk drive and the system as shown in Figure 8. All other functions are left to a microcontroller or microprocessor. The DDC interfaces to the data separator, on one side, and the system bus or an intelligent disk interface, on the other side. The primary data path functions are to sequence the format field, identify the desired sector, serialize memory data when writing to disk, and to deserialize and byte-align the disk data. Other data path functions performed are data buffering and DMA handling. See Figure 9 for a block diagram of the chip.

It is inadequate to store data on the disk media directly as received from the host. Various extra fields are needed. The external PLL needs a preamble field in order to achieve lock-on. The deserializer needs a synch field to distinguish the end of the preamble to establish byte boundaries within the serial data stream. Address fields, called headers, are needed to identify and locate specific blocks of data. Error checking and correcting fields are typically appended to the data, as well as various types of postambles and gaps.


FIGURE 8. Disk Data Controller in a Disk System


FIGURE 9. Disk Data Controller Block Diagram
TL/F/5264.9


FIGURE 10. Typical Disk Formats

The particular sequence and combination of fields used in storing information on the disk is called the format. There is no standard format which is used in all disk drives, but three popular formats are shown in Figure 10. To meet all the different needs of these drives, the chip is externally programmable. The user chooses his own preamble, synch pattern, address mark, postamble and gap, and the order of the format. This is usually performed only once, at initialization. During normal operations such as reading to, or writing from the disk, header information is written to the chip from the microprocessor, along with the mode of operation to be performed such as single or multi-sector, read, or write. Information in the status register or the error register may be accessed.

The serializer converts the parallel data from memory into a serial bitstream and outputs it as NRZ data coincident with the WRITE CLOCK, to interface direct to the SMD or ANSI interfaces. The DDC may also be configured to output MFM encoded data to interface easily to the floppy extension (ST506) interface. The deserializer converts the serial bitstream into byte-wide data for memory. The deserializer features a comparator which is not only used to perform the initial byte-boundary synchronization but is also used in identifying header address.

An internal 32-byte (16-word) FIFO buffers memory data transfers. This FIFO is sufficiently deep to allow extensive microprocessor usage during transfer operations without causing overruns. The chip can be set to transfer data 8 bits or 16 bits at a time. Direct memory access (DMA) capabilities are also included on-chip. A counter provides a 16 -bit address field which can be strobed out of the I/O bus prior to valid data. DMA handshake and control signals are provided. This eliminates the need for an external DMA controller chip, and allows faster memory transfers.
Cyclic redundancy check (CRC) or ECC calculations are made on-chip and appended to the data stream when writing, or checked with the CRC/ECC appendage when reading. When the on-chip CRC/ECC codes are undesirable, external circuitry may be used. The disk data controller has two control pins for communication with such circuitry.

Besides the standard features discussed above, the chip has a number of special features. A unique interrupt, called HFASM, notifies the microprocessor that the header failed but the sector numbered matched; this is usually a serious condition requiring immediate attention. If this condition occurs, the last header field read is stored internally and is accessible to the microprocessor. Sector interlocking is available for special microprocessor format sequencing. In multiple sector operations, checkpoint interrupts to the microprocessor are available.

## Disk Support

PRELIMINARY

## General Description

The DP8460 Data Separator is designed for application in disk drive memory systems, and depending on system requirements, may be located either in the drive or in the controller. It receives digital pulses from a pulse detector circuit (such as the DP8464 Disk Pulse Detector), if the DP8460 is situated in the drive, or from the Floppy Extension Interface if it is situated in the controller. After locking on to the frequency of these input pulses, it separates them into synchronized data and clock signals. If the input pulses are MFM encoded data, the data is made available as decoded NRZ data to be deserialized directly by a controller (such as the DP8466 Disk Data Controller). If a run-length-limited code is used, the synchronized data output is available to allow external circuitry to perform the data decoding function. All of the digital input and output signals are TTL compatible and only a single +5 V supply is required. The chip is housed in a standard narrow 24 -pin dual-in-line package (DIP) and is fabricated using Advanced Schottky bipolar analog and digital circuitry. This high speed I.C. process allows the chip to work with data rates up to $25 \mathrm{Mbit} / \mathrm{sec}$. There are three versions of the chip, each having a different decode window error specification. All three versions (-2, -3, -4) will operate from 2 to $25 \mathrm{Mbit} / \mathrm{sec}$, with respectively increasing window errors, as specified in the Electrical Characteristics Table.

The DP8460 features a phase-lock-loop (PLL).consisting of a pulse gate, phase comparator, charge pump, buffering amplifier, and voltage-controlled-oscillator (VCO). Pins are provided for the user to select the values of the external filtering components required for the pulse gate and amplifier , the frequency setting components required for the VCO, and two current setting resistors for the charge pump. The

DP8460 has been designed to lock on to the incoming preamble data pattern within the first two bytes, using a high rate of charge pump current. Once lock-on has been achieved, the charge pump switches to a lower rate (both rates being determined by the external resistors) to maintain stability for the remainder of the read operation. At this time the READ CLOCK output switches, without glitching; from half the 2f-CLOCK frequency to half the VCO CLOCK frequency. After lock-on, with soft sectored disks, the MISSING CLOCK DETECTED output indicates when a missing clock in an address mark field occurs so the controller can align byte boundaries to begin deserialization of the incoming data.

## Features

- Operates at data rates up to $25 \mathrm{Mbit} / \mathrm{sec}$
- Separates MFM data into read clock and serial NRZ data
- 4 byte preamble-lock indication capability
- Preamble recognition of MFM encoded " 0 "s or " 1 "s
- User-determined PLL loop filter network
- PLL charge pump has two user-determined tracking rates
- External control of track rate switchover
- No glitch on READ CLOCK at switchover
- Synchronized data provided as an output (for RLL codes)
- ORed phase comparator outputs for monitoring bit-shift
- Missing clock detected for soft sectored disks
- Less than $1 / 2 \mathrm{~W}$ power consumption
- Standard narrow 24-pin DIP
- Single +5 V supply

DP8460 Simplified Block Diagram



## PIN DEFINITIONS:

Power Supply
$24 \mathrm{Vcc}+5 \mathrm{~V} \pm 5 \%$
12 Ground
TTL Level Logic Inputs
16 READ GATE: This is an active high input signal that sets the DP8460 Data Separator into the Read Mode.
17 DELAY DISABLE: This input determines the delay from READ GATE going high to the time the DP8460 enters the Read Mode. If DELAY DISABLE is set high, this delay is within one cycle of the 2 f -CLOCK signal. If DELAY DISABLE is set low, the delay is thirty two cycles of the 2f-CLOCK, as shown in Figure 1.
18 SET PLL LOCK: This input allows the user to determine when the on-chip PLL will go into the low track rate. A high level at this input results in the PLL being in the high track rate. If this input is connected to the LOCK DETECTED output, the PLL will go into the low track rate mode immediately after lock is detected.
10 ZEROES/ $\overline{O N E S}$ PREAMBLE: A high level on this input enables the circuit to recognize an All Zeros data preamble. A low level results in the recognition of an All Ones data preamble.
20 ENCODED DATA: This input is connected to the output of the head amplifier/pulse-detecting network located in the disk drive. Each positive edge of the ENCODED DATA waveform identifies a change of flux on the disk. In the case of MFM encoded data, the input will be raw MFM.
21 2f-CLOCK: This is a system clock input, which is either a signal generated from the servo track (for systems utilizing servo tracks), or a signal buffered from a crystal.

## TTL Level Logic Outputs

8 VCO CLOCK: This is the output of the on-chip VCO, transmitted from an Advanced Schottky-TTL buffer. It is synchronized to the MFM data output and, if needed, it can be used as the 2f-CLOCK for encoding MFM when writing to the disk.
15 LOCK DETECTED: This output goes active low only after both PLL Lock has occurred and the preamble pattern has been recognized. It remains low until READ GATE goes inactive.

14 NRZ READ DATA: This is the NRZ decoded data output, whose leading edges coincide with the trailing edge of READ CLOCK.
13 SYNCHRONIZED DATA: This output is the same encoded data that is input to the chip, but is synchronous with the negative edge of the VCO CLOCK.
11 MISSING CLOCK DETECTED: When a missing clock is detected, this output will be a single pulse (of width equal to one cycle of READ CLOCK) occurring as shown in Figure 2.
19 READ CLOCK: This is half VCO CLOCK frequency during read mode after PLL Lock; it is half 2f-CLOCK frequency at all other times. A deglitcher is utilized to ensure that no short clock periods occur during either switchover.
9 PHASE COMP TEST: This output is the logical "OR" of the Phase Comparator outputs, and may be used for the testing of the disk media.

## Analog Signals

23, 22, PG1, PG3: The external capacitors and resistor of the Pulse Gate filter are connected to these pins.
1 PG2: This is the Pulse Gate current supply.
3 IRSET: The current into the rate set pin ( $\mathrm{V}_{\mathrm{BE}} / \mathrm{R}_{\text {Rate }}$ ) is half the charge pump output current for the slow tracking rate.
2 IBSET: The current into the boost set pin ( $\mathrm{V}_{\mathrm{BE}} / \mathrm{R}_{\text {Boost }}$ ) is half the amount by which the charge pump current is increased for the high tracking rate. (IHIRATE $=I_{\text {RATE }}$ Set + IbOOST Set).
4 CPOUT: CHARGE PUMP OUT/BUFFER AMP IN is available for connection of external filter components, for the phase-lock-loop. In addition to being the charge pump output node, this pin is also the noninverting input to the opamp of the Buffer Amplifier.
7 RVCO: The current into this pin determines the operating currents within the VCO.
$5,6 \mathrm{VCO} \mathrm{C} 1, \mathrm{C} 2$ : An external capacitor connected across these pins sets the nominal VCO frequency.

## Absolute Maximum Ratings

| Supply Voltage | 7 V |
| :--- | ---: |
| TTL Inputs | 7 V |
| Output Voltages | 7 V |
| Input Current (CPOUT, IRSET, IBSET, RVCO) | 2 mA |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

## Operating Conditions

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{C C}$ | Supply Voltage |  | 4.75 | 5.00 | 5.25 | V |
| $\mathrm{T}_{\mathrm{A}}$ | Ambient Temperature |  | 0 | 25 | 70 | ${ }^{\circ} \mathrm{C}$ |
| 1 OH | High Logic Level Output Current | VCO Clock Others |  |  | $\begin{aligned} & -2000 \\ & -400 \end{aligned}$ | $\mu \mathrm{A}$ |
| IOL | Low Logic Level Output Current | $V_{\mathrm{CO}}$ Clock Others |  |  | $\begin{array}{r} 20 \\ 8 \end{array}$ | mA |
| 'fDATA | Input Data Rate |  | 2.0 |  | 25 | Mbit/sec |
| twCK | Width of 2f-CLOCK, High or Low |  | 10 |  |  | ns |
| $t_{\text {WPD }}$ | Width of ENCODED DATA Pulse, High or Low (Note 2) |  | 0.25t |  |  | ns |
| $\mathrm{V}_{\mathrm{IH}}$ | High Logic Level Input Voltage |  | 2 |  |  | V |
| $V_{\text {IL }}$ | Low Logic Level Input Voltage |  |  |  | 0.8 | V |

DC Electrical Characteristics Over Recommended Operating Temperature Range

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IC }}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  | -1.5 | V |
| VOH | High Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=$ Max. | $\mathrm{V}_{C C}-2 \mathrm{~V}$ | $\mathrm{V}_{C C}{ }^{-1.6 \mathrm{~V}}$ |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{l}_{\mathrm{OL}}=$ Max. |  |  | 0.5 | $\checkmark$ |
| $\mathrm{IIH}^{\text {H }}$ | High Level Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}^{\text {, }} \mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| IIL | Low Level Input Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}^{\text {., }} \mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -200 | $\mu \mathrm{A}$ |
| 10 | Output Drive Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max},. \mathrm{~V}_{\mathrm{O}}=2.125 \mathrm{~V}^{1}$ | -30 |  | -110 | mA |
| ICC | Supply Current | $V_{C C}=$ Max. |  |  | 100 | mA |
| Iout | Charge Pump Output Current | $\begin{aligned} & I_{\text {RSET }}=V_{B E} / R_{\text {RATE }} \\ & I_{B S E T}=V_{B E} / R_{B O O S T} \end{aligned}$ | $\begin{aligned} & -10 \% \\ & -10 \% \\ & \hline \end{aligned}$ | $\begin{gathered} 2 \times I_{\mathrm{RSET}} \\ 2 \times\left(\mathrm{I}_{\mathrm{RSET}}+l_{\mathrm{BSET}}\right) \\ \hline \end{gathered}$ | $\begin{aligned} & +10 \% \\ & +10 \% \end{aligned}$ | mA |

1. This value has been chosen to produce a current that closely approximates one-half of the true short-circuit output current, los-
2. $t$ is defined as the period of the encoded data

AC Electrical Characteristics Over Recommended $\mathrm{V}_{\mathrm{CC}}$ and Operating Temperature Range.
(All Parts unless stated otherwise)

$$
\left(t_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.0 \mathrm{~ns}, \mathrm{~V}_{\mathrm{IH}}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}\right)
$$

| Symbol | Parameter | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {tread }}$ | Positive READ CLOCK transitions from READ GATE set active until PLL Lock sequence begins (DELAY DISABLE low) |  | 16 | 17 | - |
| $t_{\text {read }}$ | Positive READ CLOCK transitions from READ GATE set active until PLL Lock sequence begins (DELAY DISABLE high) |  | 1 | 1 | - |
| t decode nrz | Number of READ CLOCK cycles required to output each decoded MFM data bit ${ }^{4}$ | - | 2 | 3 | T-clock |
| tTRANSMIT MFM | Positive READ CLOCK transitions required to transmit input MFM to output | 1 | 2 | 3 | - |
| $t_{\text {READ ABORT }}$ | Number of READ CLOCK cycles after READ GATE set low to read operation abort |  |  | 2 | T-clock |
| twindow | Variance of center of decode window from nominal7 ${ }^{7} \begin{aligned} & \text { DP8460-2 } \\ & \\ & \\ & \text { DP8460-3 } \\ & \text { DP8460-4 }\end{aligned}$ |  |  | $\begin{aligned} & 2+0.6 \% \tau \\ & 3+0.8 \% \tau \\ & 4+1.0 \% \tau \\ & \hline \end{aligned}$ | ns |
| $\phi$ LINEARITY | Phase range for charge pump output linearity ${ }^{2}$ | $-\pi$ |  | $+\pi$ | Radians |
| $\mathrm{K}_{1}$ | Phase Comparator - Charge Pump gain constant ${ }^{5}$ |  | $\frac{V_{B E}}{\pi R}$ |  | Amps/rad |
| $V_{\text {CONTROL }}$ | Charge pump output voltage swing from nominal |  | $\pm 100$ |  | mV |
| $\mathrm{K}_{\mathrm{vco}}\left(=\mathrm{A} \times \mathrm{K}_{2}\right)$ | VCO gain constant $\left(\omega_{\mathrm{VCO}}=\mathrm{VCO} \text { center frequency in } \mathrm{rad} / \mathrm{s}\right)^{6}$ | $\frac{1.4 \omega_{\mathrm{C}}}{\mathrm{~V}_{\mathrm{BE}}}$ | $\frac{1.6 \omega_{\mathrm{C}}}{\mathrm{~V}_{\mathrm{BE}}}$ | $\frac{1.8 \omega_{C}}{V_{B E}}$ | rad/sec. V |
| fVCO | VCO center frequency variation over temperature and $\mathrm{V}_{\text {CC }}$ | -5 |  | +5 | \% |
| $\mathrm{f}_{\text {MAX VCO }}$ | VCO maximum frequency | 70 |  |  | MHz |
| $t_{\text {HoL }}$ | Time READ CLOCK is held low during changeover after lock detection has occurred ${ }^{3}$ |  |  | 11/2 | T-clock |
| ${ }^{\text {M MFMSKEW }}$ | Output skew between VCO clock and Synchronized Data |  |  |  | ns |
| $\mathrm{t}_{\text {NRZSKEW }}$ | Output skew between READ CLOCK, NRZ READ DATA and MISSING CLOCK DETECTED |  |  |  | ns |

1. A sample calculation of frequency variation vs. control voltage: $\mathrm{V}_{I N}= \pm 0.2 \mathrm{~V} ; \quad \mathrm{K}_{\mathrm{VCO}}=\frac{\omega_{\mathrm{OUT}}}{\mathrm{V}_{\mathbb{I N}}}=\frac{0.4 \omega_{\mathrm{C}}}{0.2 \mathrm{~V}}=\frac{2.0 \omega_{\mathrm{C}}}{\mathrm{V}} \quad \frac{(\mathrm{rad} / \mathrm{sec})}{\text { (volt) }}$
2. $-\pi$ to $+\pi$ with respect to $2 f$ VCO CLOCK
3. T-clock is defined as the time required for one period of the READ CLOCK to occur.
4. This number remains fixed after PLL Lock occurs.
5. With respect to VCO CLOCK; IPUMP OUT $=2$ ISET

$$
\mathrm{I}_{\mathrm{SET}}=\frac{\mathrm{V}_{\mathrm{BE}}}{\mathrm{R}_{\mathrm{SET}}}
$$

6. Although specified as the VCO gain constant, this is the gain from the Buffer Amplifier input to the VCO output.
7. $\tau$ is defined as the period of the incoming data stream

| External Component Selection (All Parts) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Component | Min | Typ | Max | Unit |
| Rvco | VCO Frequency Setting Resistor | 990 |  | 1010 | $\Omega$ |
| CVco | VCO Frequency Setting Capacitor | 15 |  |  | pF |
| $\mathrm{R}_{\text {LF }}$ | Loop Filter Resistor | TBD |  | TBD | $\Omega$ |
| $\mathrm{CLF}_{\text {L }}$ | Loop Filter Capacitor 1 | 20 |  | TBD | pF |
| $\mathrm{C}_{\mathrm{LF} 2}$ | Loop Filter Capacitor 2 | 20 |  | TBD | pF |
| RRATE | Charge Pump IRATE Set Resistor | 1.2 |  | 6.5 | k $\Omega$ |
| $\mathrm{R}_{\text {BOOST }}$ | Charge Pump (High Rate) IBOOST Resistor | 0.4 |  | $\infty$ | k $\Omega$ |
| RPG2 | Delay Time Setting Resistor | 0 |  | 150 | k $\Omega$ |
| RPG1 | Pulse Gate Resistor | TBD |  | TBD | k $\Omega$ |
| CPG 1 | Pulse Gate Capacitor C1 | 20 |  | TBD | pF |
| $\mathrm{CPGG2}$ | Pulse Gate Capacitor C 2 | 20 |  | TBD | pF |
| $\mathrm{C}_{\mathrm{R}}$ | IRATE Bypass Capacitor | 1000 |  |  | pF |
| $\mathrm{C}_{\mathrm{B}}$ | IBOOST Bypass Capacitor | 1000 |  |  | pF |



TL/F/5182-3
$C_{P}, D_{P}=$ preamble clock and preamble data bits respectively.
$L=$ Number of $\mathbf{2 f}$-clock cycles required for VCO to lock (typically $\approx \mathbf{2 0} \mathbf{2 f}$-clock cycles), but determined by external component values
At $32+L$, VCO has just locked.
At $64+L$, circuit has confirmed lock (has been in lock for 16 MFM clock bits). This sequence shows the MFM preamble pattern.
FIGURE 1. Lock-on Sequence Waveform Diagram


TL/F/5182-4

* READ CLOCK and NRZ READ DATA may be delayed by one VCO clock period depending on the phase of the internal clock at activation of READ GATE input. (1) MISSING CLOCK DETECTED is one READ CLOCK period ahead of the chip issuing D8 on the NRZ READ DATA output when READ CLOCK is delayed by one VCO clock period (3) MISSING CLOCK DETECTED is synchronous with the chip issuing D8 on the NRZ READ DATA Output when READ CLOCK is not delayed

* READ CLOCK and NRZ READ DATA may be delayed by one VCO clock period with respect to Synchronized Data depending on the phase of the internal clock at activation of READ GATE input.

FIGURE 3. Locked-on Waveform Diagram

0978d



## CIRCUIT OPERATION

When the READ GATE input goes high, the DP8460 Data Separator enters the read mode after a period determined by the state of the DELAY DISABLE pin. This may be either one or thirty two 2 f -CLOCK cycles. Referring to Figure 1, once in the read mode, the phase-locked-loop reference signal is switched from 2f-CLOCK input to the ENCODED DATA input. The PLL, initially in the high-tracking rate mode, then attempts to lock onto the incoming encoded data stream. By careful selection of the loop filter components, this can be within 2 bytes. Preamble pattern recognition then can begin. As soon as two bytes of the selected preamble are detected, (the selection is determined by the ZEROES/ONES PREAMBLE pin) the LOCK DETECTED output goes low. In a typical MFM disk drive application, the LOCK DETECTED output is directly connected to the SET PLL LOCK input. With this connection, track rate selection, clock output switchover, and data output enabling will occur after four consecutive preamble bytes have been fed into the chip, from the time the read mode began.
A low level on the SET PLL LOCK causes the PLL Charge Pump to switch from the high to low tracking rate. At the same time the source of the READ CLOCK signal is switched from half the frequency of the $2 f$-CLOCK to half the VCO clock. The MFM decoder also becomes enabled and begins to output decoded NRZ data. If the preamble is being decoded, and it is a zeroes data preamble, the NRZ READ DATA output will remain low until the end of the preamble. It will then output NRZ data some 2 f -CLOCK periods after the preamble field has ended, as shown in Figures 2 and 3.
Figure 4 shows the sequence when READ GATE goes low, signifying the end of a read operation. The PLL reference signal is switched back to half the 2 f -CLOCK and the LOCK DETECTED output (and therefore the SET PLL LOCK input) goes high. The PLL then returns to the high tracking rate, and the output signals return to their initial conditions.

## CIRCUIT DESCRIPTION

1. Read Enable and Delay: If the DELAY DISABLE input is connected low, then thirty two 2 f-CLOCK cycles after READ GATE goes active, the DP8460 will go into the read mode. If the DELAY DISABLE input is connected high, the chip will go into the read mode one 2 f -CLOCK cycle after READ GATE goes active. This feature allows the user to choose the time at which the PLL Lock Sequence begins and thus accommodates systems with short preambles.
2. Pulse Gate, including Input Multiplexer and Data Synchronizer: The Input Multiplexer selects the input to the phase-lock-loop. While the chip is in the bypassed mode, the PLL is locked on half the 2 f -CLOCK frequency, but in the read mode, the Input Multiplexer switches to the ENCODED DATA signal. The VCO CLOCK then begins to synchronize with the ENCODED DATA signal. The Pulse Gate allows a reference signal from the VCO into the Phase Comparator only when a ENCODED DATA bit is valid. The Pulse Gate utilizes a scheme which delays the incoming data by onehalf the period of the 2f-CLOCK. This optimizes the position of the decode window and allows input jitter up to $\pm$ half the 2f-CLOCK period, assuming no error in the decode window position. The decode window error can be determined from the specification in the Electrical Characteristics Table.
3. Phase Comparator: The Phase Comparator receives its inputs from the Pulse Gate, and is edge-triggered from these inputs to provide charge-up and charge-down outputs.
4. Charge Pump: The high speed charge pump consists of a switchable constant current source and sink. The charge pump constant current is set by connecting external resistors to Vcc from the charge current rate set (IRSET) and current boost set (IBSET) pins. Before lock is indicated, the PLL is in the fast tracking rate and both resistors determine the current. In the slow tracking rate after lock-on, only the IRSET resistor determines the charge pump current. The output of the charge pump feeds into external filter components and the Buffer Amplifier.
5. Buffer Amplifier: The input of the Buffer Amplifier is internally connected to the charge pump's constant current source/sink output as well as the external Loop Filter components. The Buffer Amplifier is configured as a high input impedance amplifier which allows for the connection of external PLL filter components to the Charge Pump output pin CPOUT. The output of the Buffer Amplifier is internally connected to the VCO control input.
6. VCO: The Voltage-Controlled-Oscillator requires a resistor from the RVCO pin to ground and a capacitor between pins C1 and C2, to set the center frequency. The VCO frequency can be varied from nominal by approximately $\pm 20 \%$, as determined by its control input voltage.
7. PLL Lock-on/Preamble Pattern Detector: To recognize preamble, the preamble pattern from the disk must consist exclusively of either data bit zeroes (encoded into ..10.. MFM clock pulses) when the ZEROES/ONES PREAMBLE pin is set high, or data bit ones (encoded into ..01.. MFM clock pulses) when set low. The preamble pattern must be long enough to allow the PLL to lock, and subsequently for the Preamble Pattern Detector circuit to detect two complete bytes.
Once the chip is in the read mode, the VCO proceeds to lock on to the incoming data stream. The Preamble Pattern Detector then searches for a continuous pattern of 10101010101010101010101010101010 (16 consecutive pulses at the data rate) to indicate lock has been achieved. The LOCK DETECTED output then goes low.
Any deviation from the above-mentioned one-zero pattern at any time before PLL Lock is detected will reset the PLL Lock Detector. The lock detection procedure will then start again.
8. MFM Decoder: The MFM Decoder receives synchronized MFM data from the Pulse Gate and converts it to NRZ READ DATA. For run-length-limited codes the MFM Decoder and Missing Clock Detector will not be used.
9. Missing Clock Detector: This block is only required for soft-sectored drives, and is used to detect a missing clock violation of the MFM pattern. The missing clock is inserted when writing to soft-sectored disks to indicate the location of the Address Mark in both the ID and the Data fields of each sector. Once PLL Lock has been indicated, the Missing Clock Detector circuit is enabled. MISSING CLOCK DETECTED will go active only if the incoming data pattern contains one suppressed clock bit framed by two adjacent clock bits. The output signal goes high for one cycle of READ CLOCK.
10. Clock Multiplexer and Deglitcher: When the SET PLL LOCK input changes state this circuit switches the source of the READ CLOCK signal between the half $2 f$ CLOCK frequency and the half VCO CLOCK frequency. A deglitcher circuit is utilized to ensure that no short clock periods occur during either switchover.

## BIT-JITTER TOLERANCE

The three options of the DP8460, the -4, -3 and -2 offer decreasing window errors (respectively) so that the parts may be selected for different data rates (up to $25 \mathrm{Mbit} / \mathrm{sec}$ ). The -4 part will be used in most low data rate applications. As an example, at the $5 \mathrm{Mbit} / \mathrm{sec}$ data rate of most $51 / 4$ inch drives, $T=200 \mathrm{~ns}$ so that from the Electrical Characteristics Table, twindow $=(4+(1 \%$ of 200 ns$))$ or 6 ns . The chip therefore contributes up to 6 ns of window error, out of the total allowable error of 50 ns (half the $2 f$-clock period of 100 ns ). This allows the disk drive to have a margin of 44 ns of jitter on the transition position before an error will occur.

## ANALOG CONNECTIONS TO THE DP8460

External passive components are required for the Pulse Gate, Charge Pump, Loop Filter and VCO as shown in Figure 5. The information provided here is for guidelines only. The user should select values according to his own system requirements. Phase-Locked Loops are complex circuits that require detailed knowledge of the specific system. Factors such as loop gain, stability, response to change of signal, lock-on time, etc are all determined by the external components. In many disk systems these factors are critical, and National Semiconductor recommends the designer be knowledgeable of phase-locked-loops, or seek the advice of an expert. Inaccurate design will probably result in excessive disk error rates. The phase-locked-loop in the DP8460 has many advantages over all but the most sophisticated discrete designs, and if the component values are selected correctly, it will offer significant performance advantages. This should result in a reduction of disk error rates over equivalent discrete designs.


FIGURE 5. Phase-Locked-Loop Section

## Pulse Gate

There are four external components connected to the Pulse Gate as shown in Figure 6 with the associated internal components. The values of $\mathrm{RPG}_{1}, \mathrm{RPG}_{\mathrm{P} 2}, \mathrm{CPG}_{1}$, and $\mathrm{CPG}_{2}$ are dependent on the data rate. $R_{P G 1}$ is proportional to the data rate, while $\mathrm{R}_{\mathrm{PG} 2}, \mathrm{C}_{\mathrm{PG} 1}$ and $\mathrm{C}_{\mathrm{PG} 2}$ are inversely proportional. Table I shows component values for the data rates given. For other data rates, use the equations $R_{P G 1}=(T B D \times$ $f v c o) k \Omega, R_{P G 2}=((T D B / f v C O)-0.89) k \Omega, \mathrm{C}_{P G 1}=(T B D /$ $\left.\mathrm{f}_{\mathrm{VCO}}\right) \mathrm{pF}$ and $\mathrm{C}_{\mathrm{PG} 2}=(\mathrm{TBD} / \mathrm{fvco}) \mathrm{pF}$, where $\mathrm{f}_{\mathrm{VCO}}$ is the VCO frequency in MHz . As an example, at $5 \mathrm{Mbits} / \mathrm{sec}$ data rate, $\mathrm{fvCO}=10 \mathrm{MHz}$. This produces $\mathrm{RPG}_{\mathrm{P} 1}=\ldots \mathrm{k} \Omega ; \mathrm{RPG}_{2}=$ $\ldots \mathrm{k} \Omega, \mathrm{C}_{\mathrm{PG} 1}=\ldots \mathrm{pF}$ and $\mathrm{C}_{\mathrm{PG} 2}=\ldots \mathrm{pF}$. Components with $5 \%$ tolerance will suffice.

| Data Rate | $\mathbf{R P G}$ | RPG1 $^{\prime}$ | C $_{\text {PG1 }}$ | $\mathbf{C}_{\text {PG2 }}$ |
| :---: | :---: | :---: | :---: | :---: |
| $2 \mathrm{Mbit} / \mathrm{sec}$ | $16 \mathrm{k} \Omega$ |  |  |  |
| $5 \mathrm{Mbit} / \mathrm{sec}$ | $4.7 \mathrm{k} \Omega$ |  |  |  |
| $10 \mathrm{Mbit} / \mathrm{sec}$ | $1.9 \mathrm{k} \Omega$ |  |  |  |
| $15 \mathrm{Mbit} / \mathrm{sec}$ | $750 \Omega$ |  |  |  |
| $20 \mathrm{Mbit} / \mathrm{sec}$ | $300 \Omega$ |  |  |  |
| $25 \mathrm{Mbit} / \mathrm{sec}$ | 0 |  |  |  |

TABLE I. Pulse Gate Component Selection Chart

## Charge Pump

Resistors R RATE and R BOOST determine the charge pump current. The Charge Pump bidirectional output current is approximately (within $\pm 10 \%$ ) twice the input current. In the high tracking rate with SET PLL LOCK high, the input current is $I_{\text {BSET }}+I_{\text {RSET }}$, ie, the sum of the currents through $R_{\text {BOOST }}$ and R RATE from Vcc. In the low tracking rate, with SET PLL LOCK low, this input current is IRSET only.
A recommended approach would be to select RRATE first. The External Component Limits table allows Rrate to be $1.2 \mathrm{k} \Omega$ to $6.5 \mathrm{k} \Omega$, so for simplicity select $\mathrm{R}_{\text {RATE }}=3.3 \mathrm{k} \Omega$. A typical loop gain change of $4: 1$ for high to low tracking rate would require $\mathrm{R}_{\text {BOOST }}=\mathrm{R}_{\text {RATE }} / 3$ or $1.1 \mathrm{k} \Omega$. Referring to Figure 7 the input current is effectively $\mathrm{V}_{\mathrm{BE}} / \mathrm{R}_{\text {RATE }}$ in the low tracking rate, where $\mathrm{V}_{\mathrm{BE}}$ is an internal voltage. This means that the current into or out of the loop filter is approximately $2 \mathrm{~V}_{\mathrm{BE}} / \mathrm{R}_{\text {RATE, }}$ or in this example approximately 0.4 mA . Note that although it would seem the overall gain is dependent on $\mathrm{V}_{\mathrm{BE}}$, this is not the case. The loop gain is altered internally by an amount inversely proportional to $\mathrm{V}_{\mathrm{BE}}$, as detailed in the section on the Loop Filter. This means that as $V_{B E}$ varies with temperature or device spread, the gain will remain constant for a particular fixed values of $R_{\text {RATE }}$ and $R_{\text {BOOSt }}$. This alleviates the need for potentiometers to select values for each device. The tolerance required for these two resistors will depend on the total loop gain tolerance allowed, but $5 \%$ would be typical. Also Vcc by-pass capacitors are required for these two resistors. A value of 1000 pF is suitable for each.


FIGURE 6. Pulse Gate Controls


Figure 7. IRATE Set and lboost Set

## VCO

The value of Ryco is fixed at $1 \mathrm{k} \Omega \pm 1 \%$ in the External Component Limits table. This requires a resistor more accurate than $1 \%$ to allow for temperature variations. Figure 8 shows how Ryco is connected to the internal components of the chip. This value was fixed at $1 \mathrm{k} \Omega$ to set the VCO operating current such that optimum performance of the VCO is obtained for production device spreads. This means fixed value components will be adequate to set the VCO center frequency for production runs. The value of $\mathrm{C}_{\mathrm{VCO}}$ can therefore be determined from the VCO frequency fvco, using the equation: $\mathrm{C}_{\mathrm{VCO}}=1$ / ( $\mathrm{R}_{\mathrm{VCO}}$ ) ( $\mathrm{f}_{\mathrm{VCO}}$ ) where $\mathrm{f}_{\mathrm{VCO}}$ is twice the input data rate. As an example, for a $5 \mathrm{Mbit} / \mathrm{sec}$ data rate, $\mathrm{f}_{\mathrm{VCO}}=10 \mathrm{Mhz}$, requiring that $\mathrm{C}_{\mathrm{VCO}}=100 \mathrm{pF}$. The


TL/F/5182-11
FIGURE 8. VCO Current Setting Resistor
capacitor tolerance also should be better than 1\%. The capacitor is connected to internal circuitry of the chip as shown in Figure 9.
This equation does not cover the whole range of data rates. As the data rate increases and $\mathrm{C}_{\mathrm{Vco}}$ gets smaller, the effects of unwanted parasitic capacitances influence the frequency. As a guide the graph of Figure 10 shows approximately the value of $\mathrm{C}_{\mathrm{Vc}}$ for a given data rate.
The center frequency may be checked by applying pulses at the ENCODED DATA input with READ GATE set high. The input frequency should be varied above and below the chosen center frequency until the VCO stops tracking. Typically this will be $20 \%$ either side of the center frequency.


## Loop Filter

The input current into the Buffer Amplifier is offset by a matched current out of the Charge Pump, and even so is much less than the switching current in or out of the Charge Pump. It can therefore be assumed that all the Charge Pump switching current goes into the Loop Filter components $\mathrm{R}_{\mathrm{LF} 1}$ and $\mathrm{C}_{\mathrm{LF} 1}$ and $\mathrm{C}_{\mathrm{LF} 2}$. The tolerance of these components should be the same as R RATE and R BOOSt, and will determine the overall loop gain variation. The three components connected to the Charge Pump output are shown in Figure 11. Note the return current goes to analog GND, which should be electrically very close to the GND pin itself.
The value of capacitor $\mathrm{C}_{\mathrm{LF} 1}$ basically determines loop sta-bility-the larger the value the longer the loop takes to respond to an input change. If $\mathrm{C}_{\mathrm{LF} 1}$ is too small, the loop will track any jitter on the ENCODED DATA input and the VCO output will follow this jitter, which is undesirable. The value of $C_{\text {LF1 }}$ should therefore be large enough so that the PLL is fairly immune to phase jitter but not large enough that the loop won't respond to longer term data rate changes that occur on the disk drive.

The damping resistor $\mathrm{R}_{\mathrm{LF} 1}$ is required to damp any oscillation on the VCO input that would otherwise occur due to step function changes on the input. A value of $\mathrm{R}_{\mathrm{LF} 1}$ that would give a phase margin of around 45 degrees would be a reasonable starting point.
The main function of the capacitor CLF2 is to integrate the effects of the VCO frequency on the VCO input voltage. Typically its value will be about one tenth of $\mathrm{C}_{\mathrm{LF} 1}$.


FIGURE 11. Charge Pump Out


TL/F/5182-15
FIGURE 12. Loop Response Components

Figure 12 shows the relevant phase-locked-loop blocks that determine system response, namely the Phase Detector, Filter/Buffer Amplifier, and VCO. The Phase Detector (Phase Comparator and Charge Pump) produces an aggregate output current $i$ which is proportional to the phase difference between the input signal and the VCO signal. The constant $\left(K_{1}\right)$ is $V_{B E} / \pi R$ amps per radian. $R$ is either $R_{\text {RATE }}$ or $\mathrm{R}_{\text {RATE }} \| \mathrm{R}_{\text {BOOST }}$. This aggregate current feeds into or out of the filter impedance ( Z ), producing a voltage to the VCO that regulates the VCO frequency. The VCO gain constant is $0.4 \omega_{\mathrm{VCO}} / \mathrm{V}_{\mathrm{BE}}$ radians per second per volt. Under steady state conditions, i will be zero and there will be no phase difference between the input signal and the VCO. Any change of input signal will produce a change in VCO frequency that is determined by the loop gain equation. This equation is determined from the gain constants $\mathrm{K}_{1}, \mathrm{~A}$ and $\mathrm{K}_{2}$ and the filter v/i response.
The impedance $Z$ of the filter is:
$\frac{1}{s C_{2}} \|\left(\frac{1}{s C_{1}}+R_{1}\right)=\frac{1+s C_{1} R_{1}}{s C_{1}\left(1+\frac{C_{2}}{C_{1}}+s C_{2} R_{1}\right)}$
If $\mathrm{C}_{2} \ll \mathrm{C}_{1}$ then the impedance Z approximates to:
$\frac{1+s C_{1} R_{1}}{s C_{1}\left(1+s C_{2} R_{1}\right)}$
The overall loop gain is then $G(s)=\frac{K_{1} A K_{2}}{s} \times \frac{1+s C_{1} R_{1}}{s C_{1}\left(1+s C_{2} R_{1}\right)}$

The desired Bode plot of gain and phase is shown in Figure 13 , with $-20 \mathrm{~dB} /$ decade slope at $\omega_{\mathrm{O}}$ for stability at unity gain.


TL/F/5182-16
FIGURE 13. Bode Plot of Loop Response

If the point of inflexion of the phase curve is at $\omega_{0}$, (the loop natural frequency and therefore the closed loop bandwidth), then it can be shown that for a phase margin $\phi$,
$\mathrm{C}_{2} \mathrm{R}_{1}=\frac{1-\sin \phi}{\omega_{\mathrm{O}} \cos \phi} \mathrm{sec}$
$\mathrm{C}_{1} \mathrm{R}_{1}=\frac{1}{\omega_{\mathrm{O}}{ }^{2} \mathrm{C}_{2} \mathrm{R}_{1}} \sec$
and $C_{1}=\frac{K_{1} A K_{2}}{\omega_{O}^{2}} \times \frac{1+\omega_{O} C_{1} R_{1}}{1+\omega_{O} C_{2} R_{1}} F$
As an example, if we want the PLL to lock-on within two bytes of preamble in the high tracking rate mode, and the disk data rate is $5 \mathrm{Mbits} / \mathrm{sec}$, or one bit every 200 ns .
(Thus $f_{\mathrm{VCO}}=10 \mathrm{MHz}$ )
time to lock $=16 \times 0.2 \mu \mathrm{~s}=3.2 \mu \mathrm{~s}$
Closed loop bandwidth fo> (0.3/3.2) MHz or about 100 kHz
(the factor 0.3 is a rule of thumb guideline derived from the product of rise time and bandwidth).

Select a bandwidth $f_{O}=200 \mathrm{kHz}$ so that $\omega_{\mathrm{O}}=2 \pi \times 200 \mathrm{kHz}$ (giving a ratio of $\mathrm{fVCO} / \mathrm{fO}_{\mathrm{O}}=50$ )
Select a phase margin $\phi$ between $30^{\circ}$ and $70^{\circ}$ for stability. Choose $\phi=45^{\circ}$ for optimum response
Then $\mathrm{C}_{2} \mathrm{R}_{1}=\frac{\left(1-\sin 45^{\circ}\right)}{2 \pi \times 200 \times 10^{3} \times \cos 45^{\circ}}=0.33 \times 10^{-6} \mathrm{sec}$
and $C_{1} R_{1}=\frac{1}{\left(2 \pi \times 200 \times 10^{3}\right)^{2} \times 0.33 \times 10^{-6}}=1.92 \times 10^{-6} \mathrm{sec}$
To determine C 1 , we need to know $\mathrm{K}_{1}, \mathrm{~A}$ and $\mathrm{K}_{2}$.
$K_{1}=\frac{V_{B E}}{\pi R}$ amps per radian
In the high tracking rate, $R=1.1 \mathrm{k} \| 3.3 \mathrm{k}=825 \Omega$ for our example from the Charge Pump calculations
So $K_{1}=\frac{V_{B E}}{\pi \times 825} \mathrm{amps} /$ radian
the Buffer Amplifier gain $A$ is internally set to 4.0
$\mathrm{K}_{2}=\frac{0.4 \omega \mathrm{VCO}}{\mathrm{V}_{\mathrm{BE}}}$ radians per sec per volt
$\mathrm{K}_{2}=\frac{0.4 \times 2 \pi \times 10^{7}}{\mathrm{~V}_{\mathrm{BE}}}$ radians per sec per volt
so $\mathrm{C}_{1}=\frac{\mathrm{V}_{\mathrm{BE}}}{\pi \times 825} \times 4.0 \times \frac{0.4 \times 2 \pi \times 10^{7}}{\mathrm{~V}_{\mathrm{BE}} \times\left(2 \pi \times 200 \times 10^{3}\right)^{2}} \times$.
$\frac{1+\left(2 \pi \times 200 \times 10^{3} \times 1.92 \times 10^{-6}\right)}{1+\left(2 \pi \times 200 \times 10^{3} \times 0.33 \times 10^{-6}\right)} F$
The $V_{B E}$ in the $K_{1}$ equation cancels with the $V_{B E}$ in the $K_{2}$ equation provided good matching is maintained on the DP8460.
Thus $\mathrm{C}_{1}=5.923 \times 10^{-8} \mathrm{~F}$. Select $\mathrm{C}_{1}$ to be $0.056 \mu \mathrm{~F}$
$\therefore R_{1}=\frac{1.92 \times 10^{-6}}{56000 \times 10^{-12}} \Omega=34.28 \Omega$. Select $R_{1}=33 \Omega$
$\therefore C_{2}=\frac{0.33 \times 10^{-6}}{33} F=10^{-8} F=0.01 \mu F$. Select $C_{2}=0.01 \mu \mathrm{~F}$

The calculated values are only a guide, the user should then empirically test the loop and determine stability, lock-on time, jitter tolerance, etc.

Note that capacitor $\mathrm{C}_{2}$ affects the amount by which the Charge Pump switching current affects the filter voltage. Obviously as $\mathrm{C}_{2}$ is increased in value ripple will decrease, but the closer the $-40 \mathrm{~dB} /$ decade slope gets to $\omega_{0}$ on the Bode plot the more unstable the loop will be. Thus if $\mathrm{C}_{2}$ is made too large the loop will oscillate.

Resistor $R_{1}$ determines where the low-frequency end $-40 \mathrm{~dB} /$ decade slope changes into the $-20 \mathrm{~dB} /$ decade slope. The wider the $-20 \mathrm{~dB} /$ decade slope is around unity gain, the more stable the loop becomes. If $R_{1}$ is too large it will reduce the impact of $C_{1}$, while too small a value will increase instability. The capacitor $\mathrm{C}_{1}$ strongly effects the response of the loop. Too high a value will slow down the response time, but make it less prone to jitter or frequency shift whereas too low a value will improve response time while tending to react to jitter.

Other filter combinations may be used, other than $R_{\text {LF1 }}$ in series with $\mathrm{C}_{\mathrm{LF} 1}$, all in parallel with $\mathrm{C}_{\mathrm{LF} 2}$. For example the filter shown in Figure 14 will also perform similarly, and in fact for some systems it will yield superior performance.

## DIGITAL CONNECTIONS TO THE DP8460

Figure 17 shows a connection diagram for the DP8460 in a typical application. All logic inputs and outputs are TTL compatible as shown in Figures 15 and 16. The VCO CLOCK output is 74AS compatible and can therefore drive up to 40 74AS (or 74F) inputs, or 1074 S inputs, or 100 74ALS inputs, or 50 of 74 LS inputs. All other outputs are 74ALS compatible and so will drive up to 16 74AS inputs, or 474 S inputs, or 40 74ALS inputs or 20 74LS inputs. All inputs are 74ALS compatible and therefore can be driven easily from any 74 series devices. The raw MFM from the pulse detector in the drive is connected to the ENCODED DATA input. The DELAY DISABLE input determines whether attempting lock-on will begin immediately after READ GATE is set or after 2 bytes. Typically in a hard-sectored drive, READ GATE is set active as the sector pulse appears, meaning a new sector is about to pass under the head. Normally the preamble pattern does not begin immediately, because gap bytes from the preceding sector usually extend just beyond the sector pulse. Allowing 2 bytes to pass after the sector pulse helps ensure that the PLL will begin locking on to preamble, and will not be chasing non-symmetrical gap bits. Attempting to lock-on to a fixed ...1010.... preamble pattern speeds up lock-on, and after another two bytes the PLL will nominally have locked-on. Thus DELAY DISABLE should be set low for this kind of disk drive.


## FIGURE 14. Alternate Loop Filter Configuration



FIGURE 15. Logic Inputs


TL/F/5182-19
FIGURE 16. Logic Outputs


FIGURE 17. Typical Connection to DP8460 for:
TL/F/5182-20

1) MFM Data Input, $5 \mathrm{Mbit} / \mathrm{sec}$ Data Rate
2) 32 Bit Delay to Enable
3) All Zeroes (NRZ) Preamble

For soft sectored drives, the controller normally will not wait for the index pulse before it attempts lock-on, so that READ GATE may go active at any time. Chances are the head will not be over a preamble field and therefore there is no need to wait 2 bytes before attempting lock-on. DELAY DISABLE can therefore be set high. If a non-preamble field is passing by as READ GATE goes active, the DP8460 will not indicate lock, and no data decoding will occur nor will MISSING CLOCK DETECTED go active. Normally, if lock-on has not been achieved after a certain time limit, the controller will de-activate READ GATE and then try again.
For MFM encoded disk drives, the LOCK DETECTED output will be connected back to the SET PLL LOCK input. As the PLL achieves lock-on, the DP8460 will automatically switch to the slower tracking rate and decoded data will appear at the NRZ READ DATA output. Also the READ CLOCK output will switch from half the 2f-clock frequency to the disk data rate frequency. If a delay is required before the changeover occurs, a time delay may be inserted between the two pins.

Some drives have an all-ONES data preamble instead of allZEROES and the DP8460 must be set to the type being used before it can properly decode data. The ZEROES/ ONES PREAMBLE input selects which preamble type the chip is to lock-on to.
If the drive uses a run-length-limited (RLL) code such as ' 2,7 ', instead of MFM, the phase-locked-loop function of the DP8460 may still be used. Figure 18 shows how the DP8460 may be connected to a RLL ENDEC circuit. The RLL ENDEC performs encoding of NRZ data to RLL encoded data, and RLL encoded data back to NRZ data. The RLL ENDEC can use the SYNCHRONIZED DATA output of the DP8460 along with VCO CLOCK to lock-on to the preamble and then decode data. Once lock-on has been detected, the RLL ENDEC can set the SET PLL LOCK input of the DP8460 low so that the tracking rate can be changed.


TL/F/5182-21
FIGURE 18. DP8460 with Run-Length-Limited (RLL) Codes

## APPLICATIONS OF THE DP8460 DATA SEPARATOR

The DP8460 is the first integrated circuit to place on one chip a PLL with features that offer the improved speed and reliability required by the disk industry. Not only does the chip simplify disk system design, but also provides fast lockon to the incoming preamble. Once locked on, the loop is set into a more stable mode. This inherent loop stability allows for a sizeable amount of jitter on the data stream, such as is encountered in many disk systems. Once in the stable tracking rate, the SYNCHRONIZED DATA output represents the incoming ENCODED DATA and is synchronous with VCO CLOCK. If the disk is MFM encoded, then the chip can decode the synchronized data into NRZ READ DATA and READ CLOCK. These are available as outputs from the chip allowing the NRZ READ DATA to be deserialized using the READ CLOCK.

The DP8460 is capable of operating at up to $25 \mathrm{Mbits} / \mathrm{sec}$ data rates and so is compatible with a wide assortment of disk drives. The faster data rates of the 8 -inch and 14 -inch disk drives will mandate the selection of either the

DP8460-3 or -2 parts with their narrower window margins on the incoming data stream. This will also be the case when $51 / 4$-inch drives achieve higher data rates. Some 8 inch and 14 -inch disk drives incorporate the functions of the DP8460, but use many discrete ICs. In these cases, replacing these components with the DP8460 will offer reduced P.C. board area, lower cost, and improved performance while simplifying circuit testing.
Most $51 / 4$-inch and many 8 -inch and 14 -inch disk drives manufactured at present do not incorporate any of the functions of the DP8460. This is so primarily because the PLL function is difficult to design and implement, and requires circuitry which covers a large area of the printed circuit card. This is undesirable both from the drive size aspect and from the cost aspect (the cost includes soldering, testing, and adjusting the components). Consequently, most smaller disk drives output MFM encoded data so that the phase-locked-loop and data separation have to be performed by the controller. The DP8460 will therefore replace these functions in controller designs, as shown in Figure 19.


FIGURE 19. DP8460 in the Controller

System design criteria may now change because the DP8460 is a one-chip solution, requiring only a few external passive components with fixed values. It operates from a +5 V supply, consumes about 0.5 W , and is housed in a narrow 24 -pin package. The circuitry has been designed so that the external resistors and capacitors need not be adjustable; the user chooses the values according to the disk drive requirements. Once selected, they will be fixed for that particular drive type. These features make it possible to transfer these functions to the disk drive, as shown in Figure 20. Apart from a slight increase in board area, the advantages outweigh the disadvantages. First, the components selected are fixed for each type of drive and this facilitates the problem of interchangeability of drives. At present, controllers are adjusted to function with each specific drive; with the DP8460 in the drive, component adjustment will no longer be required. Second there is often a problem of reliability of data transfer. Because the MFM data is clock encoded, this signal is susceptible to noise, bit shift, etc. Soft errors will sometimes occur when the incoming disk data bit posi-
tion is outside the Pulse Gate window as it is being synchronized to the VCO clock in the phase-locked-loop. Obviously, the nearer the PLL is to the MFM source, the less chance there is that errors will occur. Thus placing the DP8460 in the drive will increase the reliability of data transfer within the sysem.
A third advantage is data rate upgrading. Most $51 / 4$-inch drives have $5 \mathrm{Mbit} / \mathrm{sec}$ data rate because the early drives were made with this data rate. This meant the controllers had to be designed with PLLs which operate at this data rate. It is therefore difficult for drive manufacturers to introduce new drives that are not compatible with existing controllers. Since no new standard data rate has emerged, they must continue to produce drives at this data rate to be compatible with the controllers on the market. With the DP8460 in the drive, and its associated components set for the drive's data rate, it no longer becomes a problem to increase the data rate, assuming the controllers digital circuitry can accommodate the change. This will allow the manufacturers to increase the bit density and therefore the capacity of their drives.


FIGURE 20. DP8460 in the Disk Drive Semiconductor

## DP8464 Disk Pulse Detector

## General Description

The DP8464 disk pulse detector utilizes analog and digital circuitry to detect amplitude peaks of the signal received from the read/write amplifier fitted in the heads of disk drives. The DP8464 produces a TTL compatible output which, on the positive edge, indicates a signal peak. Electrically, these peaks correspond to 1 s or flux reversals on the magnetic medium. The signal received when reading a disk is therefore a series of pulses which alternate in polarity. The disk pulse detector must accurately determine the time positions of these peaks. This task is complicated by variable pulse amplitudes depending on the media type, head position, head type, and read/write amplifier circuit gain. Additionally, as the bit density on the disk increases the amplitude decreases and significant bit interaction occurs resulting in pulse distortion.
The graph below shows how pulse amplitude varies with the number of bits per inch (or recording density). The predominant disk applications are associated with the first two regions on the graph, regions 1 and 2. Typical waveforms received by the pulse detector for regions 1 and 2 operation are shown next to the graph. A region 1 signal is characterized by the waveform returning to the baseline between pulses. A region 2 waveform will go from a tendency to return to the baseline (called shouldering) to almost sinusoidal at the higher frequencies.

The disk pulse detector is fabricated using the advanced Schottky process, and has been designed to function with data rates up to 25 megabits/second. The DP8464 is housed in a standard narrow 24 -pin package. Normally, it will be fitted in the disk drive, and its output may be directly connected to the DP8460 data separator.

## Features

- Connects directly with the disk head read/write amplifier
■ Wide input signal amplitude range—from 20 mVpp to 600 mVpp differential
- Data rates up to $25 \mathrm{Mbits} / \mathrm{sec}$
- On-chip wideband differential AGC amplifier, differentiator, comparator gating circuitry, output pulse generator
- Adjustable comparator threshold
- Selectable attack and differentiator capacitors
- Inputs and outputs TTL compatible
- Output may connect directly to the DP8460 data separator
- Standárd narrow 24-pin dual-in-line package
- Standard supply: $12 \mathrm{~V} \pm 10 \%$



## Functional Description

## DETECTOR OPERATION

Region 1 is the high resolution area characterized by a large spread between flux reversals and a definite return to baseline (no signal) between these peaks. Pulses of this type are predominantly found in systems which use thin film heads, plated media and systems which utilize run-length-limited coding techniques (like the 2,7 code) which spread the distance between flux reversals.
The main circuit blocks of the DP8464 are shown in Figure 1. The output from the read/write amplifier is fed directly to the amplifier input of the DP8464. This amplifier is a high bandwidth amplifier with automatic gain control (AGC). The amplifier's output voltage is fed back via an external filter to an internal fullwave rectifier and compared against the external voltage on the $\mathrm{V}_{\text {REF }} \mathrm{pin}$. The AGC circuit adjusts the gain of the amplifier to make the peak to peak differential analog output four times the voltage on $\mathrm{V}_{\text {REF }}$. The circuit is designed for a $\mathrm{V}_{\text {REF }}$ of 1 V which produces constant 4 V peak to peak differential output for differential input signals ranging from 20 mVpp to 300 mVpp .

The peak detection is performed by feeding the output of the wideband amplifier through an external filter to the differentiator. The differentiator output changes state when the input pulse changes direction, generally this will be at the peaks. However, if the signal exhibits shouldering (the tendency to return to the baseline) as seen in region 1 and the upper part of region 2, the differentiator will also respond to noise near the baseline. To avoid this, the signal is also fed to a comparator which is used to define a level around the baseline. Data detection is prevented when the input is less than this level. The threshold for this comparator is externally set via the SET THRESHOLD pin. The comparator output feeds the hold input of the differentiator. The output of the differentiator then drives the bidirectional one-shot. A 4 Vpp differential output voltage will produce a 1 V fullwave rectified signal at the input of the comparator. Therefore, if the voltage on the SET THRESHOLD pin is 0.3 V , the input must be larger than $\pm 300 \mathrm{mV}$ before the differentiator is allowed to trigger the one-shot. This comparator circuit thus acts as a gating channel to prevent any noise near the baseline from con-
taminating the data. The diff output, encoded data, and comp out are all standard TTL outputs. The pulse width of the encoded data can be adjusted from 20 ns to 200 ns via the set pulse width.
The timing of the gating channel with respect to the differentiator output is critical. If the delay through the comparator is longer than the delay through the differentiator, then the window is not centered around the peak of the waveform and the circuit will not perform optimally. The correct operation is to have the differentiator output switch in the middle of the comparator output waveform. Often, to make the differentiator less sensitive to high frequency noise, an RLC filter will be used in place of the differentiator capacitor. This will increase the delay time through the differentiator. To cancel out the effect of this delay, an external delay can be inserted between comp out and diff hold.

Offset of the differentiator is critical to the performance of the circuit. Offset will cause "pulse pairing" which simply means that every other pulse is delayed. This happens because a positive offset will delay all the positive pulses. This obviously will ruin the encoded data. The DP8464 provides two C CFFSET pins for an external capacitor. This capacitor will bandlimit the differential signal going into offset adjust circuitry in the differentiator. In this way, the differentiator is actively corrected to eliminate the initial offset and drift with temperature and time.
The wideband amplifier output is provided to allow the use of external filters to the differentiator and to the AGC circuit. The filter to the differentiator enables the user to limit the bandwidth for noise considerations. The filter to the AGC circuit allows the user to insert a lead network to prevent the AGC amplifier from responding to frequency induced amplitude changes.
The DP8464 has a READ/WRITE control pin which is used to minimize the effect on the AGC amplifier of a write-toread transition. This allows a reduction in the size of the track gap on disk. This pin may be connected to the WRITE GATE output of the DP8466 disk data controller.

Functional Description (Continued)


TL/F/5283.3
FIGURE 1. Pulse Detector Block Diagram

## DP8466 Disk Data Controller

## General Description

The disk data controller (DDC) performs many of the functions in the data path electronics of either disk controllers or intelligent disk drives. It interfaces between serial data on the disk side and the memory/microprocessor bus on the system side. The primary function of the chip is to correctly identify the selected sector on disk and then transfer the sector's data to or from memory, utilizing a 32-byte (16-word) FIFO buffer with optional DMA control. The 48 -pin chip is fabricated using the $\mathrm{M}^{2} \mathrm{CMOS}^{T M}$ process, which allows complex functions to be implemented with high operating speeds and modest power consumption. Internal gate delays of 2 ns allow the DDC to function with data rates over $24 \mathrm{Mbits} / \mathrm{sec}$, enabling it to be used with all sizes of Winchester and floppy disk drives.
The disk side of the DDC interfaces directly with drives compatible with the ESDI, SMD or ANSI X3. 101 interfaces. If the DDC is part of a controller that interfaces directly to the ST506 (floppy extension interface), then the DP8460 data separator may be used and its signals will connect directly to the DDC. The DDC may be part of an intelligent disk drive that has SCSI (SASI) or IPI or ISI compatible interfaces.

## Features

■ Useable with Winchester, floppy, optical and vertically recorded drives

- Disk data rates up to $24 \mathrm{Mbits} / \mathrm{sec}$
- Meets requirements of all standard disk drive interfaces
- User programmable format
- Compatible with all disk drive sizes, fixed or removable
- Compatible with hard and soft sectored drives
- Single or multiple sector operation
- Independent header and data operations
- Internal CRC or ECC, or external ECC, for header and data
- Internal ECC has programmable polynomial and correction span
- Configurable for disk formatting
- System side interfaces to memory and microprocessor
- Easily controlled by popular 8 -bit or 16 -bit microprocessors
- 8 or 16-bit wide memory transfers
- Internal data buffering with 32-byte FIFO
- Single channel 32-bit or dual channel 16-bit DMA controller
- Powerful data path diagnostics
- Low power consumption at lower data rates and standby
- Single +5 V power supply
- Standard 48-pin DIP


## Block Diagram



TL/FI5282-1

[^52]The system side of the DDC may interface directly to the main system bus, or the local bus of a larger system. The DDC has a 16-bit I/O bus and associated microprocessor/DMA handshake signals. The I/O bus is used both for disk data transfers to or from memory (user-selectable for 8 or 16 data bits) and for microprocessor access. The microprocessor may have a multiplexed or separate address and data bus. The DDC has two DMA channels available for memory transfer operations. In a typical low-end system the DDC connects directly to the main system bus, and only one DMA channel is required to output memory addresses. The on-chip DMA issues the address on the I/O bus, followed by the data to be transferred between the DDC and memory. The DDC has variable burst transfer length capability that allows microprocessor usage of the bus during transfer operations. The DDC supports a second mode of DMA capability which is ideal for intelligent disk drives or higher-end systems that use a buffer memory. One DMA channel controls disk-memory transfers, and the second controls memory-system transfers.

To be compatible with the differing needs of these disk drives, the DDC has been configured so that the format
and mode of operation are user programmable. The user selects the length and pattern of the preamble, address mark (if required), synch, postamble, and gap of both the ID and data segments of the sector. At system initialization, the microprocessor loads these parameters into the parameter RAM of the DDC. For normal transactions such as reading from or writing to the disk, the desired ID bytes must first be loaded into the DDC, followed by the disk drive command. The DDC can also be configured to format disks.

Extensive diagnostic and interrogation features are provided on-chip. CRC or ECC calculations are performed on both the ID and data segments that pass through the DDC. The ECC code may be an internally generated 32 -bit fully programmable ECC code or up to 15 bytes of externally generated ECC code. The DDC contains status and error registers that can be accessed by the microprocessor.

Control functions not in the data path electronics have been omitted to allow for versatility in interfacing to different drive requirements. The drive control signals may be provided by either a dedicated microcontroller or a microprocessor I/O port.


Section 11 Frequency Synthesis

DS8906
DS8907
DS8908
DS8614
DS8615
DS8616
DS8617
DS8626
DS8629
DS8627
DS8628
DS8621
DS8622
AN-335
DEVICE DESCRIPTION PAGE NUMBER

DESCRIPTION

AM/FM Digital Phase-Locked Loop Frequency Synthesizer
11-4
AM/FM Digital Phase-Locked Loop Frequency Synthesizer 11-10
AM/FM Digital Phase-Locked Loop Frequency Synthesizer 11-16
$130 / 225 \mathrm{MHz}$ Low Power Dual Modulus Prescalers 11-23
$130 / 225 \mathrm{MHz}$ Low Power Dual Modulus Prescalers . 11-23
$130 / 225 \mathrm{MHz}$ Low Power Dual Modulus Prescalers . 11-23
$130 / 225$ MHz Low Power Dual Modulus Prescalers 11-23
120 MHz Divide-by-40 Prescaler 11-27
120 MHz Divide-by-100 Prescaler $\quad 11-27$
$130 / 225$ MHz Low Power Prescalers $11-30$
$130 / 225 \mathrm{MHz}$ Low Power Prescalers $\quad 11-30$
$275 \mathrm{MHz} / 1.2 \mathrm{GHz}$ VHF/UHF Prescaler 11-33
$500 \mathrm{MHz} / 1.2 \mathrm{GHz}$ Dual Modulus VHF/UHF Prescaler 11-36
Digital PLL Synthesis $\quad 11-40$

## Frequency Synthesizers Selection Guide

| Product Type | Frequency Bands | Power (mA) | Tuning Resolution | Page No. |
| :--- | :---: | :---: | :---: | :---: |
| PLL FREQUENCY SYNTHESIZERS |  |  |  |  |
| DS8906 | AM/FM | 160 | $500 \mathrm{~Hz} / 12.5 \mathrm{kHz}$ | $11-4$ |
| DS8907 | AM/FM | 160 | $10 \mathrm{kHz} / 25 \mathrm{kHz}$ | $11-10$ |
| DS8908 | AM/FM | 160 | $1 \mathrm{kHz}, 9 \mathrm{kHz}, 10 \mathrm{kHz}, 20 \mathrm{kHz}$ | $11-16$ |
| AN-335 Digital |  |  | $11-40$ |  |
| PLL Synthesis |  |  |  |  |


| Product Type | Divide Modulus | Power (mA) | $\mathrm{f}_{\text {MAX }}$ | Page No. |
| :---: | :---: | :---: | :---: | :---: |
| HIGH FREQUENCY PRESCALERS |  |  |  |  |
| Single (Fixed) Modulus Dividers |  |  |  |  |
| DS8626 | $\div 40$ | 125 | 120 MHz | 11-27 |
| DS8627 | $\div 24$ | 7/10 | $130 / 225 \mathrm{MHz}$ | 11-30 |
| DS8628 | $\div 20$ | 7/10 | $130 / 225 \mathrm{MHz}$ | 11-30 |
| DS8629 | $\div 100$ | 135 | 120 MHz | 11-27 |
| DS8621 | $\div 64, \div 256$ | 32 | $275 \mathrm{MHz}, 1.2 \mathrm{GHz}$ | 11.33 |
| Dual-Modulus Dividers |  |  |  |  |
| DS8614 | $\div 20 / 21$ | 7/10 | $130 / 225 \mathrm{MHz}$ | 11-23 |
| DS8615 | $\div 32 / 33$ | 7/10 | $130 / 225 \mathrm{MHz}$ | 11.23 |
| DS8616 | $\div 40 / 41$ | 7/10 | $130 / 225 \mathrm{MHz}$ | 11-23 |
| DS8617 | $\div 64 / 65$ | 7/10 | $130 / 225 \mathrm{MHz}$ | 11.23 |
| DS8622 | $\div 126 / 128, \div 252 / 256$ | 32 | $550 \mathrm{MHz}, 1.2 \mathrm{GHz}$ | 11.36 |

National

## DS8906 AM/FM Digital Phase-Locked Loop Synthesizer General Description

The DS8906 is a PLL synthesizer designed specifically for use in AM/FM radios. It contains the reference oscillator, a phase comparator, a charge pump, a $120 \mathrm{MHzECL} / \mathrm{I}^{2} \mathrm{~L}$ dual modulus programmable divider, and a 20 -bit shift register/latch for serial data entry. The device is designed to operate with a serial data controller generating the necessary division codes for each frequency, and logic state information for radio function inputs/outputs.

The Colpitts reference oscillator for the PLL operates at 4 MHz . A chain of dividers is used to generate a 500 kHz clock signal for the external controller. Additional dividers generate a 12.5 kHz reference signal for $F M$ and a 500 Hz reference signal for AM/SW. One of these reference signals is selected by the data from the controller for use by the phase comparator. Additional dividers are used to generate a 50 Hz timing signal used by the controller for "time-of-day".

Data is transferred between the frequency synthesizer and the controller via a 3 wire bus system. This consists of a data input line, an enable line, and a clock line. When the enable line is low, data can be shifted from the controller into the frequency synthesizer. When the enable line is transitioned from low to high, data entry is disabled and data present in the shift register is latched.

From the controller 22-bit data stream, the first 2 bits address the device permitting other devices to share the same bus. - Of the remaining 20 -bit data word, the next 14 -bits are used for the PLL divide code. The remaining 6 bits are connected via latches to output pins. These 6 bits can be used to drive radio functions such as gain, mute, FM, AM, LW and SW only. These outputs are open collector. Bit 18 is used internally to select the AM or FM local oscillator input and to select between the 500 Hz and 12.5 kHz reference. A high level at bit 18 indicates $F M$ and a low level indicates AM.

The PLL consists of a 14 -bit programmable $1^{2} \mathrm{~L}$ divider, an ECL phase comparator, an ECL dual modulus $(p / p+1)$ prescaler, and a high speed charge pump. The programmable divider divides by $(N+1), N$ being the number loaded into the shift register (bits $1-14$ after address). It is clocked by the AM input via an $\mathrm{ECL} \div 7 / 8$ prescaler, or through $a \div 63 / 64$ prescaler from the FM input. The AM input will work at frequencies up to 8 MHz , while the FM input works up to 120 MHz . The AM band is tuned with a frequency resolution of 500 Hz and the FM band is tuned with a resolution of 12.5 kHz . The buffered $\cdot \mathrm{AM}$ and FM inputs are self-biased and can be driven directly by the VCO thru a capacitor. The ECL phase comparator produces very accurate resolution of the phase difference between the input signal and the reference oscillator.

The high speed charge pump consists of a switchable constant current source $(-0.3 \mathrm{~mA})$ and a switchable constant current sink ( +0.3 mA ). If the VCO frequency is low, the charge pump will source current, and sink current if the VCO frequency is high.

A separate $\mathrm{V}_{\text {CCM }}$ pin (typically drawing 1.5 mA ) powers the oscillator and reference chain to provide controller clocking frequencies when the balance of the PLL is powered down.

## Features

- Uses inexpensive 4 MHz reference crystal
- FIN capability greater than 120 MHz allows direct synthesis at FM frequencies
- FM resolution of 12.5 kHz allows usage of 10.7 MHz ceramic filter distribution.
- Serial data entry for simplified control.
- 50 Hz output for "time-of-day" reference with separate low power supply ( $\mathrm{V}_{\mathrm{CCM}}$ ).
- 6-open collector buffered outputs for band switching and other radio functions.
- Separate $A M$ and $F M$ inputs. AM input has 15 mV (typical) hysteresis.


## Connection Diagram



|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | Supply Voltage, $\mathrm{V}_{\text {CC }}$ |  |  |  |  |
| ( $\mathrm{V}_{\mathrm{CC} 1}$ ) | 7 V | $\mathrm{V}_{\mathrm{CC} 1}$ | 4.75 | 5.25 | v |
| ( $\mathrm{V}_{\text {CCM }}$ ) | 7 V | $\mathrm{V}_{\text {CCM }}$ | 4.5 | 6.0 | v |
| Input Voltage | $7 V$ | Temperature, $\mathrm{T}_{\mathrm{A}}$ | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| Output Voltage | 7 V |  |  |  |  |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |  |  |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |  |  |  |  |

DC Electrical Characteristics
(Notes 2 and 3)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH Logical "1" Input Voltage |  |  | 2.1 |  |  | V |
| $1 / \mathrm{H}$ Logical "1" Input Current | $V_{\text {IN }}=V_{\text {CC1 }}$ |  |  | 0 | 10 | $\mu \mathrm{A}$ |
| VIL Logical "0' Input Voltage |  |  |  |  | 0.7 | V |
| IIL Logical " 0 ' Input Current | Data, Clock, and $\overline{\text { ENABLE }}$ Inputs, $V_{1 N}=0 \mathrm{~V}$ |  |  | -5 | -25 | $\mu \mathrm{A}$ |
| IOH $\quad$ Logical " 1 " Output Current All Bit Outputs, 50 Hz Output | $\mathrm{VOH}=5.25 \mathrm{~V}$ |  |  |  | 50 | $\mu \mathrm{A}$ |
| 500 kHz Output | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCM}}=4.5 \mathrm{~V}$ |  |  |  | -250 | $\mu \mathrm{A}$ |
| $\begin{array}{cc} \text { VOL } & \text { Logical " } 0 \text { " Output Voltage } \\ & \text { All Bit Outputs } \end{array}$ | $\mathrm{I}_{\mathrm{OL}}=5 \mathrm{~mA}$ |  |  |  | 0.5 | V |
| 50 Hz Output, 500 kHz Output | $\mathrm{IOL}=250 \mu \mathrm{~A}$ |  |  |  | 0.5 | V |
| ICC1 Supply Current ( $\mathrm{V}_{\text {CC1 }}$ ) | All Bit Outputs High |  |  | 90 | 160 | mA |
| ${ }^{\text {I CCM }}$ (STANDBY) $V_{\text {CCM }}$ Supply Current | $\mathrm{V}_{\mathrm{CCM}}=6.0 \mathrm{~V}$, All Other Pins Open |  |  | 1.5 | 4.0 | mA |
| IOUT Charge Pump Output Current | $\begin{aligned} & 1.2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{CCM}}-1.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CCM}} \leq 6.0 \mathrm{~V} \end{aligned}$ | Pump Up | -0.10 | -0.30 | -0.6 | mA |
|  |  | Pump Down | 0.10 | 0.30 | 0.6 | mA |
|  |  | TRI-STATE ${ }^{( }$ |  | 0 | $\pm 100$ | $n \mathrm{~A}$ |
| ${ }^{\text {I CCM }}$ (OPERATE) VCCM Supply Current | $V_{\mathrm{CCM}}=6.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 1}=5.25 \mathrm{~V},$ <br> All Other Pins Open |  |  | 2.5 | 6.0 | mA |

TRI-STATE ${ }^{\circ}$ is a registered trademark of National Semiconductor Corp.
AC Electrical Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{t}_{\mathrm{r}} \leq 10 \mathrm{~ns}, \mathrm{tf}_{\mathrm{f}} \leq 10 \mathrm{~ns}$

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IN (MIN) }}(\mathrm{F})$ | FIN Minimum Signal Input | AM and FM inputs, $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ |  | 20 | 100 | mV (rms) |
| $V_{\text {IN }}(\mathrm{MAX})(\mathrm{F})$ | FIN Maximum Signal Input | AM and FM Inputs, $0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}$ | 1000 | 1500 |  | mV (rms) |
| Foperate | Operating Frequency Range (Sine Wave Input) | $\begin{array}{ll} V_{\text {IN }}=100 \mathrm{mV} \mathrm{rms} & \mathrm{AM} \\ 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C} & \mathrm{FM} \end{array}$ | $\begin{aligned} & 0.4 \\ & 60 \end{aligned}$ |  | $\begin{aligned} & 8 \\ & 120 \end{aligned}$ | $\mathrm{MHz}$ <br> MHz |
| $\mathrm{R}_{\text {IN }}$ (FM) | AC Input Resistance, FM | $120 \mathrm{MHz}, \mathrm{V}_{\text {IN }}=100 \mathrm{mV} \mathrm{rms}$ | 300 |  |  | $\Omega$ |
| $\mathrm{RIN}_{1}(\mathrm{AM})$ | AC Input Resistance, AM | $2 \mathrm{MHz}, \mathrm{V}_{1 \mathrm{~N}}=100 \mathrm{mV} \mathrm{rms}$ | 1000 |  |  | $\Omega$ |
| CIN | Input Capacitance, FM and AM | $\mathrm{V}_{\text {IN }}=120 \mathrm{MHz}$ | 3 | 6 | 10 | pF |
| t $\overline{E N} 1$ | Minimum ENABLE High Pulse Width |  |  | 625 | 1250 | ns |
| t ENO | Minimum ENABLE Low Pulse Width |  |  | 375 | 750 | ns |
| ${ }^{\text {t CLK KNO }}$ | Minimum Time Before ENABLE Goes Low that CLOCK Must be Low |  |  | $-50$ | 0 | ns |
| tENOCLK | Minimum Time After ENABLE <br> Goes Low that CLOCK Must <br> Remain Low |  |  | 275 | 550 | ns |
| ${ }^{\text {t CLK }} \overline{E N} 1$ | Minimum Time Before ENABLE Goes High that Last Positive CLOCK Edge May Occur | . |  | 300 | 600 | ns |
| teN1CLK | Minimum Time After ENABLE <br> Goes High Before an Unused <br> Positive CLOCK Edge May Occur | $\cdots$ |  | 175 | 350 | ns |

AC Electrical Characteristics (Continued) $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{tr}_{\mathrm{r}} \leq 10 \mathrm{~ns}, \mathrm{tf}_{\mathrm{f}} \leq 10 \mathrm{~ns}$

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX |
| :--- | :--- | :--- | :--- | ---: | :---: | :---: |
| TCLKH | Minimum CLOCK High <br> Pulse Width |  | 275 | 550 | ns |  |
| tCLKL | Minimum CLOCK Low <br> Pulse Width |  | 400 | 800 | ns |  |
| tDS | Minimum DATA Setup Time, <br> Minimum Time Before CLOCK <br> that DATA Must be Valid |  | 150 | 300 | ns |  |
| tDH | Minimum DATA Hold Time, <br> Minimum Time After CLOCK <br> that DATA Must Remain Valid |  |  | 400 | 800 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range for the DS8906.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Schematic Diagrams (DS8906 AM/FM PLL Typical Input/Output Schematics)







* Timing diagrams are not drawn to scale. Scale within any one drawing may not be consistent, and intervals are defined positive as drawn.


## SERIAL DATA ENTRY INTO THE DS8906

Serial information entry into the DS8906 is enabled by a low level on the ENABLE input. One binary bit is then accepted from the DATA input with each positive transition of the CLOCK input. The CLOCK input must be low for the specified time preceding and following the negative transition of the $\overline{\text { ENABLE }}$ input.

The first 2 bits accepted following the negative transition of the ENABLE input are interpreted as address. If these address bits are not 1,1 , no further information will be accepted from the DATA inputs, and the internal data latches will not be changed when ENABLE returns high.

If these first 2 bits are 1,1, then all succeeding bits are accepted as data, and are shifted successively into the internal shift register as long as ENABLE remains low.

Any data bits preceding the 20th to last bit will be shifted out, and are thus irrelevant. Data bits are counted as any bits following 2 valid $(1,1)$ address bits with the ENABLE low.

When the ENABLE input returns high, any further serial data input is inhibited. Upon this positive transition of the ENABLE, the data in the internal shift register is transferred into the internal data latches.

Note that until this time, the states of the internal data latches have remained unchanged.

These data bits are interpreted as follows:

| DATA BIT POSITION | DATA INTERPRETATION |
| :---: | :---: |
| Last | Bit 20 Output (Pin 2) |
| 2nd to Last | Bit 19 Output (Pin 1) |
| 3rd to Last | Bit 18 Output (FM/ $\overline{\text { AM }}$ ) (Pin 20) |
| 4th to Last | Bit 17 Output (Pin 19) |
| 5th to Last | Bit 16 Output (Pin 18) |
| 6th to Last | Bit 15 Output (Pin 17) |
| 7th to Last | MSB of $N\left(2^{13}\right)$ ) |
| 8th to Last | (212) |
| 9 9th to Last | $\left(2^{11}\right)$ |
| 10th to Last | $\left(2^{10}\right)$ |
| 11th to Last | $\left(2^{9}\right)$ |
| 12th to Last | $\left(2^{8}\right)$ |
| 13th to Last | (27) |
| 14th to Last | $\left.\left(2^{6}\right)\right\} \div$ |
| 15th to Last | $\left(2^{5}\right)$ |
| 16th to Last | (2) |
| 17th to Last | $\left(2^{3}\right)$ |
| 18th to Last | $\left(2^{2}\right)$ |
| 19th to Last | $\left(2^{1}\right)$ |
| 20th to Last | LSB of $\mathrm{N} \quad\left(2^{0}\right)$ ) |

Note. The actual divide code is $N+1$, i.e., the number loaded plus 1.

Typical Application Additional application notes are located at the back of section 11.

Electronically Tuned Radio Controller System; Direct Drive LED



* Sections operating from $\mathrm{V}_{\mathrm{CCM}}$ supply
** Address (1, 1)

National

## DS8907 AM/FM Digital Phase-Locked Loop Frequency Synthesizer

## General Description

The DS8907 is a PLL synthesizer designed specifically for use in AM/FM radios. It contains the reference oscillator, a phase comparator, a charge pump, a 120 $\mathrm{MHz} \mathrm{ECL} / \mathrm{I}^{2} \mathrm{~L}$ dual modulus programmable divider, and an 18 -bit shift register/latch for serial data entry. The device is designed to operate with a serial data controller generating the necessary division codes for each frequency, and logic state information for radio function inputs/outputs.

The Colpitts reference oscillator for the PLL operates at 4 MHz . A chain of dividers is used to generate a 500 kHz clock signal for the external controller. Additional dividers generate a 25 kHz reference signal for FM and a 10 kHz reference signal for $A M$. One of these reference signals is selected by the data from the controller for use by the phase comparator.

Data is transferred between the frequency synthesizer and the controller via a 3 wire bus system. This consists of a data input line, an enable line, and a clock line. When the enable line is low, data can be shifted from the controller into the frequency synthesizer. When the enable line is transitioned from low to high, data entry is disabled and data present in the shift register is latched.

From the controller 20 -bit data stream, the first 2 bits address the device permitting other devices to share the same bus. Of the remaining 18 -bit data word, the next 13 bits are used for the PLL divide code. The remaining 5 bits are connected via latches to output pins. These 5 bits can be used to drive radio functions such as gain, mute, FM, AM and stereo only. These outputs are open collector. Bit 16 is used internally to select the AM or FM local oscillator input and to select between the 10 kHz and 25 kHz reference. $A$ high level at bit 16 indicates FM and a low level indicates AM.

The PLL consists of a 13 -bit programmable $1^{2} \mathrm{~L}$ divider, à ECL phase comparator, an ECL dual modulus ( $\mathrm{p} / \mathrm{p}+1$ ) prescaler, and a high speed charge pump. The programmable divider divides by ( $N+1$ ), $N$ being the number loaded into the shift register (bits 1-13 after address). It is clocked by the AM input via an ECL $\div 7 / 8$ prescaler, or through a $\div 63 / 64$ prescaler from the FM input. The AM input will work at frequencies up to 15 MHz , while the FM input works up to 120 MHz . The AM band is tuned with a frequency resolution of 10 kHz and the FM band is tuned with a resolution of 25 kHz . The buffered $A M$ and FM inputs are self biased and can be driven directly by the VCO through a capacitor. The ECL phase comparator produces very accurate resolution of the phase difference between the input signal and the reference oscillator. The high speed charge pump consists of a switchable constant TRI-STATE ${ }^{\text {® }}$ is a registered trademark of National Semiconductor Corp.
current source ( -0.3 mA ) and a switchable constant current sink ( +0.3 mA ). If the VCO frequency is low, the charge pump will source current, and sink current if the VCO frequency is high. When using an AFC the charge pump output may be forced into TRI-STATE ${ }^{\circledR}$ by applying a low level to the charge pump enable input.

A separate VCCM pin (typically drawing 1.5 mA ) powers the oscillator and reference chain to provide controller clocking frequencies when the balance of the PLL is powered down.

## Features

- Uses inexpensive 4 MHz reference crystal
- FIN capability greater than 120 MHz allows direct synthesis at FM frequencies
- FM resolution of 25 kHz allows usage of 10.7 MHz ceramic filter distribution
- Serial data entry for simplified control
- 50 Hz output for "time-of-day" reference driven from separate low power VCCM
- 5-open collector buffered outputs for controlling various radio functions
- Separate $A M$ and $F M$ inputs. $A M$ input has 15 mV (typical) hysteresis


## Connection Diagram

Dual-In-Line Package<br>

| Absolute Maximum Ratings (Note 1) | Operating Conditions |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | UNITS |
| Supply Voltage | Supply Voltage, $\mathrm{V}_{\text {CC }}$ |  |  |  |
|  | $\mathrm{V}_{\text {CC1 }}$ | 4.75 | 5.25 | v |
| $\left(\mathrm{V}_{\mathrm{CCM}}\right)$ 7V | $\mathrm{V}_{\text {CCM }}$ | 4.5 | 6.0 | v |
| Input Voltage 7V | Temperature, $\mathrm{T}_{\mathrm{A}}$ | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| Output Voltage 7 V |  |  |  |  |
| Storage Temperature Range $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |  |  |
| Lead Temperature (Soldering, 10 seconds) $300^{\circ} \mathrm{C}$ |  |  |  |  |

DC Electrical Characteristics (Notes 2 and 3 )

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IH }}$ | Logical "1" Input Voltage |  |  | 2.1 |  |  | $\checkmark$ |
| IIH | Logical " 1 " Input Current | $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | 0 | 10 | $\mu \mathrm{A}$ |
| VIL | Logical " 0 " Input Voltage |  |  |  |  | 0.7 | V |
| I/L | Logical " 0 " Input Current | Data, Clock, and ENABLE Inputs, $\mathrm{V}_{1 /}=0 \mathrm{~V}$ |  |  | -5 | -25 | $\mu \mathrm{A}$ |
| IIL | Logical " 0 " Input Current | Charge Pump Enable, VIN $=0 \mathrm{~V}$ |  |  | -250 | -450 | $\mu \mathrm{A}$ |
| $\mathrm{IOH}^{\prime}$ | Logical "1" Output Current All Bit Outputs, 50 Hz Output | $\mathrm{V}_{\mathrm{OH}}=5.25 \mathrm{~V}$ |  |  |  | 50 | $\mu \mathrm{A}$ |
|  | 500 kHz Output | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCM}}=4.5 \mathrm{~V}$ |  |  |  | -250 | $\mu \mathrm{A}$ |
| VOL | Logical " 0 " Output Voltage All Bit Outputs | $\mathrm{I}_{\mathrm{OL}}=5 \mathrm{~mA}$ |  |  |  | 0.5 | V |
|  | 50 Hz Output, 500 kHz Output | IOL $=250 \mu \mathrm{~A}$ |  |  |  | 0.5 | V |
| ${ }^{\text {I CC1 }}$ | Supply Current ( $\mathrm{V}_{\mathrm{CC} 1}$ ) | All Bit Outputs High |  |  | 90 | 160 | mA |
| ${ }^{\text {I CCM }}$ (STANDBY) | VCCM Supply Current | $\mathrm{V}_{\text {CCM }}=6.0 \mathrm{~V}$, All Other Pins Open |  |  | 1.5 | 4.0 | mA |
| IOUT | Charge Pump Output Current | $\begin{aligned} & 1.2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{CCM}}-1.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CCM}} \leq 6.0 \mathrm{~V} \end{aligned}$ | Pump Up | -0.10 | -0.30 | -0.6 | mA |
|  |  |  | Pump Down | 0.10 | 0.30 | 0.6 | mA |
|  |  |  | TRI-STATE® |  | 0 | $\pm 100$ | $n \mathrm{~A}$ |
| 'CCM(OPERATE) VCCM Supply Current |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CCM}}=6.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 1}=5.25 \mathrm{~V}, \\ & \text { All Other Pins Open } \end{aligned}$ |  |  | 2.5 | 6.0 | mA |

## AC Electrical Characteristics $v_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{t}_{\mathrm{r}} \leq 10 \mathrm{~ns}, \mathrm{tf}_{\mathrm{f}} \leq 10 \mathrm{~ns}$



AC Electrical Characteristics (Continued) $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{t}_{\mathrm{r}} \leq 10 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 10 \mathrm{~ns}$

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tEN1CLK | Minimum Time After ENABLE <br> Goes High Before an Unused Positive CLOCK Edge May Occur | 1 |  | 175 | 350 | ns |
| ${ }^{\text {t CLK }}$ H | Minimum CLOCK High Pulse Width |  |  | 275 | 550 | ns |
| ${ }^{\text {t CLKL }}$ | Minimum CLOCK Low Pulse Width |  |  | 400 | 800 | ns |
| tDS | Minimum DATA Setup Time, Minimum Time Before CLOCK that DATA Must be Valid | - |  | 150 | 300 | ns |
| tDH | Minimum DATA Hold Time, Minimum Time After CLOCK that DATA Must Remain Valid |  |  | 400 | 800 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range for the DS8907.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Schematic Diagrams (DS8907 AM/FM PLL Typical Input/Output Schematics)


## Timing Diagrams*


*Timing diagrams are not drawn to scale. Scale within any one drawing may not be consistent, and intervals are defined positive as drawn.

## SERIAL DATA ENTRY INTO THE DS8907

Serial information entry into the DS8907 is enabled by a low level on the ENABLE input. One binary bit is then accepted from the DATA input with each positive transition of the CLOCK input. The CLOCK input must be low for the specified time preceding and following the negative transition of the ENABLE input.

The first two bits accepted following the negative transition of the ENABLE input are interpreted as address. If these address bits are not 1,1, no further information will be accepted from the DATA inputs, and the internal data latches will not be changed when ENABLE returns high.

If these first two bits are 1,1, then all succeeding bits are accepted as data, and are shifted successively into the internal shift register as long as ENABLE remains low.

Any data bits preceding the 18th to last bit will be shifted out, and thus are irrelevent. Data bits are counted as any bits following two valid address bits $(1,1)$ with the ENABLE low, When the ENABLE input returns high, any further serial data entry is inhibited. Upon this positive transition, the data in
the internal shift register is transferred into the internal data latches. Note that until this time, the states of the internal data latches have remained unchanged.

These data bits are interpreted as follows:

| DATA BIT POSITION | DATA INTERPRETATION |
| :---: | :---: |
| Last | Bit 18 Output (Pin 2) |
| 2nd to Last | Bit 17 Output (Pin 1) |
| 3rd to Last | Bit 16 Output (FM/ $\overline{\text { AM }}$ ) (Pin 20) |
| 4th to Last | Bit 15 Output (Pin 19) |
| 5th to Last | Bit 14 Output (Pin 18) |
| 6 th to Last | MSB of $\div \mathrm{N}\left(2^{12}\right)$ ) |
| 7th to Last | $\left(2^{11}\right)$ |
| 8th to Last | $\left(2^{10}\right)$ |
| 9th to Last | $\left(2^{9}\right)$ |
| 10th to Last | $\left(2^{8}\right)$ |
| 11th to Last | $\left(2^{7}\right)$ |
| 12th to Last | $\left.\left(2^{6}\right)\right\} \div N$ |
| 13th to Last | $\left(2^{5}\right)$ |
| 14th to Last | $\left(2^{4}\right)$ |
| 15th to Last | $\left(2^{3}\right)$ |
| 16th to Last | $\left(2^{2}\right)$ |
| 17th to Last | (21) |
| 18th to Last | LSB of $\div \mathrm{N}\left(2^{0}\right)$ |

Note. The actual divide code is $N+1$, ie., the number loaded plus 1.

Typical Application Additional application notes are located at the back of section 11.

Electronically Tuned Radio Controller System; Direct Drive LED



* Sections operating from $V_{\text {CCM }}$ supply.
** Address (1, 1)


# DS8908 AM/FM Digital Phase-Locked Loop Frequency Synthesizer 

## General Description

The DS8908 is a PLL synthesizer designed specifically for use in AM/FM radios. It contains the reference oscillator, a phase comparator, a charge pump, an operational amplifier, a 120 MHz ECL/I²L dual modulus programmable divider, and a 19-bit shift register/latch for serial data entry. The device is designed to operate with a serial data controller generating the necessary division codes for each frequency, and logic state information for radio function inputs/outputs.

A 3.96 MHz pierce oscillator and divider chain generate a 1.98 MHz external controller clock, a $20 \mathrm{kHz}, 10 \mathrm{kHz}, 9 \mathrm{kHz}$, and 1 kHz reference signals, and a 50 Hz time-of-day signal. The oscillator and divider chain are sourced by the $\mathrm{V}_{\mathrm{CCM}}$ pin thus providing a low power controller clock drive and time-of-day indication when the balance of the PLL is powered down.

The 21-bit serial data stream is transferred between the frequency synthesizer and the controller via a 3 -wire bus system comprised of a data line, a clock line, and an enable line.

The first 2 bits in the serial data stream address the synthesizer thus permitting other devices such as display drivers to share the same bus. The next 14 bits are used for the PLL $(N+1)$ divide code. The 15th bit is used internally to select the AM or FM local oscillator input. A high level on this bit enables the FM input and a low level enables the AM input. The 16th and 17th bits are used to select one of the 4 reference frequencies. The 18th and 19th bits are connected via latches to open collector outputs. These outputs can be used to drive radio functions such as gain, mute, AM, FM, or charge pump current source levels.

The PLL consists of a 14 -bit programmable $I^{2} L$ divider, an ECL phase comparator, an ECL dual modulus ( $p / p+1$ ) prescaler, a high speed charge pump, and an operational amplifier. The programmable divider divides by $(N+1), N$ being the number loaded into the shift register. The programmable divider is clocked through a $\div 7 / 8$ prescaler by the AM input or through a $\div 63 / 64$ prescaler by the FM input. The AM input will work at frequencies up to 15 MHz , while the FM input works up to 120 MHz . The VCO can be tuned with a frequency resolution of either $1 \mathrm{kHz}, 9 \mathrm{kHz}, 10 \mathrm{kHz}$, or 20 kHz . The buffered AM and FM inputs are self-biased and can be driven directly by the VCO through a capacitor. The ECL phase comparator produces very accurate resolution of the phase difference between the input signal and the reference oscillator. The high speed charge pump consists of a switchable constant current source and sink. The charge pump can be programmed to deliver from $75 \mu \mathrm{~A}$ to $750 \mu \mathrm{~A}$ of constant current by connection of an external resistor from pin R PROGRAM to ground or the open collector bit outputs. Connection of programming resistors to the bit outputs enables the controller to adjust the
loop gain for the particular reference frequency selected. The charge pump will source current if the VCO frequency is high and sink current if the VCO frequency is low. The low noise operational amplifier provided has a high impedance JFET input and a large output voltage range. The op amp's negative input is common with the charge pump output and its positive input is internally biased.

## Features

- Uses inexpensive 3.96 MHz reference crystal
- $\mathrm{F}_{\mathrm{IN}}$ capability greater than 120 MHz allows direct synthesis at FM frequencies
- FM resolution of either 10 kHz or 20 kHz allows usage of 10.7 MHz ceramic filter distribution
- Serial data entry for simplified control
- 50 Hz output for time-of-day reference driven from separate low power $\mathrm{V}_{\mathrm{CCM}}$
- 2 open collector buffered outputs for controlling various radio functions or loop gain
- Separate AM and FM inputs; AM input has 15 mV (typical) hysteresis
- Programmable charge pump current sources enable adjustment of system loop gain
- Operational amplifier provides high impedance load to charge pump output and a wide voltage range for the VCO input


## Connection Diagram

Dual-In-Line Package


Ábsolute Maximum Ratings (Note 1)

|  |  |  | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage |  | $\mathrm{V}_{\mathrm{CC} 1}$ | 4.5 | 5.5 | V |
| $\left(V_{\text {CC1 }}\right)\left(V_{\text {CCM }}\right)$ | 7V | $\mathrm{V}_{\mathrm{CC} 2}$ | $\mathrm{V}_{\mathrm{CC} 1}+1.5$ | 15.0 | V |
| $\left(\mathrm{V}_{\mathrm{CC} 2}\right)$ | 17V | $\mathrm{V}_{\text {CCM }}$ | 3.5 | 5.5 | V |
| Input Voltage | 7 V | Temperature, $\mathrm{T}_{\mathrm{A}}$ | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| Output Voltage | 7 V |  |  |  |  |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |  |  |
| Lead Temperature(Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |  |  |  |  |

## DC Electrical Characteristics (Notes 2 and 3)

## Operating Conditions

| Parameter |  | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Logical "1" Input Voltage |  |  | 2.0 |  |  | V |
| $\mathrm{I}_{\mathrm{H}}$ | Logical "1" Input Current | $\mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |  |  | 0 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Logical "0" Input Voltage |  |  |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{LL}}$ | Logical "0" Input Current | Data, Clock, and ENABLE Inputs, $\mathrm{V}_{1 N}=0 \mathrm{~V}$ |  |  | -5 | -25 | $\mu \mathrm{A}$ |
| $\mathrm{IOH}^{\text {I }}$ | Logical "1" Output Current All Bit Outputs, 50 Hz Output | $\mathrm{V}_{\mathrm{OH}}=5.5 \mathrm{~V}$ |  |  |  | 50 | $\mu \mathrm{A}$ |
|  | 1.98 MHz Output | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCM}}=4.5 \mathrm{~V}$ |  |  |  | -250 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical "0" Output Voltage All Bit Outputs | $\mathrm{I}_{\mathrm{OL}}=5 \mathrm{~mA}$ |  |  |  | 0.5 | V |
|  | 50 Hz Output, 1.98 MHz Output | $\mathrm{I}_{\mathrm{OL}}=250 \mu \mathrm{~A}$ |  |  |  | 0.5 | V |
|  | 1.98 MHz Output | $\begin{aligned} & \mathrm{l}_{\mathrm{OL}}=20 \mu \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}>70^{\circ} \mathrm{C} \\ & \mathrm{I}_{\mathrm{OL}}=20 \mu \mathrm{~A}, \mathrm{~T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C} \end{aligned}$ |  |  |  | $\begin{aligned} & 0.3 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{ICC1}$ | Supply Current ( $\mathrm{V}_{\mathrm{CC} 1}$ ) | All Bit Outputs High |  |  |  | 160 | mA |
| ICCM | $\mathrm{V}_{\text {CCM }}$ Supply Current | $\mathrm{V}_{\text {CCM }}=5.5 \mathrm{~V}$, All Other Pins Open |  |  | 2.5 | 4.0 | mA |
| Iout | Charge Pump Output Current | $3.33 \mathrm{k} \leq \mathrm{R}_{\text {PROG }} \leq 33.3 \mathrm{k}$ <br> lout Measured Between Pin 17 and Pin 18 $\mathrm{I}_{\text {PROG }}=\mathrm{V}_{\mathrm{CC} 1} / 2$ R $_{\text {PROG }}$ | Pump Up | -20 | IPROG | +20 | \% |
|  |  |  | Pump Down | -20 | IPROG | +20 | \% |
|  |  |  | TRI-STATE ${ }^{\text {® }}$ |  | 0 | $\pm 250$ | nA |
| $\mathrm{I}_{\mathrm{CC} 2}$ | $\mathrm{V}_{\mathrm{CC} 2}$ Supply Current | $V_{C C M}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 1}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=15 \mathrm{~V}$ <br> All Other Pins Open |  |  | 6.7 | 11 | mA |
| $\mathrm{OP}_{\mathrm{VOH}}$ | Op Amp Minimum High Level | $\mathrm{V}_{\mathrm{CC} 1}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-750 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{CC2} 2}-0.4$ |  |  | V |
| $\mathrm{OP}_{\text {VOL }}$ | Op Amp Maximum Low Level | $\mathrm{V}_{\mathrm{CC} 1}=5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=750 \mu \mathrm{~A}$ |  |  |  | 0.6 | V |
| $\mathrm{CPO}_{\text {BIAS }}$ | Charge Pump Bias Voltage Delta | CPO Shorted to Op Amp Output CPO = TRI-STATE <br> Op Amp $\mathrm{I}_{\mathrm{OL}}: 750 \mu \mathrm{~A}$ vs $-750 \mu \mathrm{~A}$ |  |  |  | 100 | mV |

## AC Electrical Characteristics $\mathrm{v}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{t}_{\mathrm{r}} \leq 10 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 10 \mathrm{~ns}$

| Parameter |  | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN(MIN X }}$ ( $)$ | $F_{\text {IN }}$ Minimum Signal Input | AM and FM Inputs, $-40^{\circ} \mathrm{C}, \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ |  |  | 20 | 100 | mV (rms) |
| $V_{\text {IN(MAX)(F) }}$ | $\mathrm{F}_{\text {IN }}$ Maximum Signal Input | AM and FM Inputs, $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ |  | 1000 | 1500 |  | mV (rms) |
| Foperate | Operating Frequency Range (Sine Wave Input) | $\begin{aligned} & \mathrm{V}_{I N}=100 \mathrm{mV} \mathrm{rms} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C} \end{aligned}$ | AM | 0.5 |  | 15 | MHz |
|  |  |  | FM | 80 |  | 120 | MHz |
| $\mathrm{R}_{\text {IN }}$ (FM) | AC Input Resistance, FM | $120 \mathrm{MHz}, \mathrm{V}_{\text {IN }}=100 \mathrm{mV} \mathrm{rms}$ |  | 600 |  |  | $\Omega$ |
| $\mathrm{R}_{\text {IN }}$ (AM) | AC Input Resistance, AM | $15 \mathrm{MHz}, \mathrm{V}_{\text {IN }}=100 \mathrm{mV} \mathrm{rms}$ |  | 1000 |  |  | $\Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance, FM and AM | $\mathrm{V}_{\mathrm{IN}}=120 \mathrm{MHz}$ (FM), 15 MHz (AM) |  | 3 | 6 | 10 | pF |
| $\mathrm{t}_{\mathrm{EN} 1}$ | Minimum ENABLE High Pulse Width |  |  |  | 625 | 1250 | ns |

[^53]AC Electrical Characteristics (Continued) $\cdot V_{C C}=5 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}, \mathrm{t}_{\mathrm{r}} \leq 10 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 10 \mathrm{~ns}$

|  | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{ENO}}$ | Minimum ENABLE Low Pulse Width |  |  | 375 | 750 | ns |
| $\mathrm{t}_{\text {CLKENO }}$ | Minimum Time Before ENABLE Goes Low that CLOCK Must be Low |  |  | -50 | 0 | ns |
| $\mathrm{t}_{\text {ENOCLK }}$ | Minimum Time After $\overline{\text { ENABLE }}$ Goes Low that CLOCK Must Remain Low |  |  | 275 | 550 | ns |
| ${ }^{\text {t CLKEN } 1}$ | Minimum Time Before ENABLE Goes High that Last Positive CLOCK Edge May Occur |  |  | 300 | 600 | ns |
| $\mathrm{t}_{\text {EN } 1 \text { CLK }}$ | Minimum Time After ENABLE <br> Goes High Before an Unused <br> Positive CLOCK Edge May Occur |  |  | 175 | 350 | ns |
| $\mathrm{t}_{\text {CLKH }}$ | Minimum CLOCK High Pulse Width |  |  | 275 | 550 | ns |
| $\mathrm{t}_{\text {CLKL }}$ | Minimum CLOCK Low Pulse Width |  |  | 400 | 800 | ns |
| $t_{\text {DS }}$ | Minimum DATA Set-Up Time, Minimum Time Before CLOCK that DATA Must be Valid |  |  | 150 | 300 | ns |
| $t_{\text {DH }}$ | Minimum DATA Hold Time, Minimum Time After CLOCK that DATA Must Remain Valid | - |  | $400$ | 800 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range for the DS8908.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Schematic Diagrams (DS8908 AMIFM PLL Typical Input/Output Schematics)


Schematic Diagrams (Continued)





## Timing Diagrams*


*Timing diagrams are not drawn to scale. Scale within any one drawing may not be consistent, and intervals are defined positive as drawn.

## Serial Data Entry into the DS8908

Serial information entry into the DS8908 is enabled by a low level on the ENABLE input. One binary bit is then accepted from the DATA input with each positive transition of the CLOCK input. The CLOCK input must be low for the specified time preceding and following the negative transition of the ENABLE input.

The first two bits accepted following the negative transition of the ENABLE input are interpreted as address. If these address bits are not 1,1, no further information will be accepted from the DATA inputs, and the internal data latches will not be changed when ENABLE returns high.

If these first two bits are 1,1 , then all succeeding bits are accepted as data, and are shifted successively into the internal shift register as long as ENABLE remains low.

Any data bits preceding the 19th to last bit will be shifted out, and thus are irrelevant. Data bits are counted as any bits following two valid address bits $(1,1)$ with the ENABLE low. When the ENABLE input returns high, any further serial data entry is inhibited. Upon this positive transition, the data in the internal shift register is transferred into the internal data latches. Note that until this time, the states of the internal data latches have remained unchanged.

These data bits are interpreted as follows:

| Data Bit Position | $\begin{array}{c}\text { Data Interpretation } \\ \text { Last }\end{array}$ |
| :--- | ---: |
| $\begin{array}{lr}\text { Bit 19 Output (Pin 2) }\end{array}$ |  |
| 2nd to Last | Bit 18 Output (Pin 1) |
| 3rd to Last | Ref. Freq. Select Bit ${ }^{(1)} 17$ |
| 4th to Last | Ref. Freq. Select Bit ${ }^{(1)} 16$ |
| 5th to Last | AM/FM Select Bit 15 |
| 6th to Last | $\left(2^{13}\right)$ |
| 7th to Last | $\left(2^{12}\right)$ |
| 8th to Last | $\left(2^{111}\right)$ |
| 9th to Last | $\left(2^{10}\right)$ |
| 10th to Last | $\left(2^{9}\right)$ |
| 11th to Last | $\left(2^{8}\right)$ |
| 12th to Last | $\left(2^{7}\right)$ |
| 13th to Last | $\left(2^{6}\right)$ |
| 14th to Last | $\left(2^{5}\right)$ |
| 15th to Last | $\left(2^{4}\right)$ |
| 16th to Last | $\left(2^{3}\right)$ |
| 17th to Last | $\left(2^{2}\right)$ |
| 18th to Last | $\left(2^{1}\right)$ |
| 19th to Last | LSB of $\div \mathrm{N}\left(2^{0}\right)$ |$\} \div \mathrm{N}^{(2)}$

Note 1: See Reference Frequency Select Truth Table.
Note 2: The actual divide code is $N+1$, ie., the number loaded plus 1.

REFERENCE FREQUENCY SELECTION TRUTH TABLE

| Serial Data |  | Reference <br> Frequency |
| :---: | :---: | :---: |
| Bit 16 | Bit 17 | $(\mathbf{k H z})$ |
| 1 | 1 | 20 |
| 1 | 0 | 10 |
| 0 | 1 | 9 |
| 0 | 0 | 1 |

Typical Application Additional application notes are located at the back of section 11.
Electronically Tuned Radio Controller System; Direct Drive LED


AM/FM PLL/Synthesizer (Serial Data 20-Pin Package)


## DS8614, DS8615, DS8616, DS8617 130/225 MHz Low Power Dual Modulus Prescalers

## General Description

The DS8614 series products are low power dual modulus prescalers which divide by $20 / 21,32 / 33,40 / 41$, and $64 / 65$, respectively. The modulus control (MC) input selects division by N when at a high TTL level and division by $\mathrm{N}+1$ when at a low TTL level. The clock inputs are buffered, providing 40 mVrms input sensitivity. The two outputs provide the user the option to wire either a totem-pole or opencollector output structure. Additionally, the user can wire a resistor between the two output pins to minimize edge transition emissions. The outputs are designed. to drive positive edge triggered PLLs. These products can be operated from either an unregulated 6.8 V to 13.5 V source or regulated $5 \mathrm{~V} \pm 10 \%$ source. Unregulated operation is obtained by connecting $\mathrm{V}_{\mathrm{S}}$ to the source with $\mathrm{V}_{\text {REG }}$ open. Regulated operation is obtained by connecting both $\mathrm{V}_{\mathrm{S}}$ and $\mathrm{V}_{\text {REG }}$ to the supply source.

The device can be used in phase-locked loop applications such as FM radio or other communications bands to prescale the input frequency down to a more usable level. A digital frequency display system can also be derived separately or in conjunction with a phase-locked loop, and it can extend the useful range of many inexpensive frequency counters to 225 MHz .

## Features

- Input frequency: $130 \mathrm{MHz}(-4,-3) ; 225 \mathrm{MHz}(-2$, std)
- Low power: $10 \mathrm{~mA}(-4,-2) ; 7 \mathrm{~mA}(-3$, std $)$

■ Input sensitivity: $100 \mathrm{mVrms}(-4,-3) ; 40 \mathrm{mVrms}(-2$, std)
■ Pin compatible with Motorola MC12015-17 prescalers

- Unregulated/regulated power supply option

Logic Diagram

$$
\text { Generalized } \div \mathrm{N} / \mathrm{N}+1
$$



Connection Diagram
Dual-In-Line Package


Order Number DS8614N, DS8615N, DS8616N or DS8617N (-4, -3, -2) See NS Package N08E

## Absolute Maximum Ratings (Note 1)

$\mathrm{V}_{\mathrm{S}}$, Unregulated Supply Voltage 15V
$V_{\text {REG }}$, Regulated Supply Voltage 7V
Modulus Control Input Voltage 7 V
Open-Collector Output Voltage 7V
Operating Free Air Temperature Range $-30^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Storage Temperature Range $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

## Recommended Operating Conditions

| Symbol | Parameter | Conditions | DS8614.4 <br> DS8615.4 <br> DS8616-4 <br> DS8617.4 |  | DS8614.3 <br> DS8615-3 <br> DS8616-3 <br> DS8617.3 |  | DS8614-2 <br> DS8615-2 <br> DS8616-2 <br> DS8617.2 |  | DS8614 <br> DS8615 <br> DS8616 <br> DS8617 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{V}_{\text {S }}$ | Unregulated Supply Voltage | $V_{\text {REG }}=$ Open | 6.8 | 13.5 | 6.8 | 13.5 | 6.8 | 13.5 | 5.5 | 13.5 | V |
| $\mathrm{V}_{\text {REG }}$ | Regulated Supply Voltage | $V_{S}$ and $V_{\text {REG }}$ Shorted | 4.5 | 5.5 | 4.5 | 5.5 | 4.5 | 5.5 | 4.5 | 5.5 | V |
| $f_{\text {max }}$ | Toggle Frequency | $\mathrm{VIN}^{\prime}=100 \mathrm{mVrms}$ | 20 | 130 | 20 | 130 |  | 225 |  | 225 | MHz |
| $\mathrm{V}_{\text {IN }}$ | Input Signal Amplitude |  | 100 | 300 | 100 | 300 | 40 | 300 | 40 | 300 | mVrms |
| $V_{\text {SLW }}$ | Slew Rate |  | 20 |  | 20 |  | 20 |  | 20 |  | $\mathrm{V} / \mu \mathrm{s}$ |
| ${ }^{1} \mathrm{OH}$ | High Level Output Current | , |  | -400 |  | -400 |  | -400 |  | -400 | $\mu \mathrm{A}$ |
| ${ }_{\mathrm{OL}}$ | Low Level Output Current |  |  | 2.0 |  | 2.0 . |  | 2.0 |  | 2.0 | mA |

## DC Electrical Characteristics (Notes 2 and 3)

| Symbol | Parameter | Conditions | DS8614.4 <br> DS8615-4 <br> DS8616-4 <br> DS8617.4 |  | DS8614.3 <br> DS8615-3 <br> DS8616-3 <br> DS8617-3 |  | DS8614-2 <br> DS8615.2 <br> DS8616.2 <br> DS8617.2 |  | $\begin{aligned} & \text { DS8614 } \\ & \text { DS8615 } \\ & \text { DS8616 } \\ & \text { DS8617 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level MC Input Voltage | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}, \mathrm{~V}_{\text {REG }}=$ Open | 2.0 |  | 2.0 |  | 2.0 |  | 2.0 |  | v |
| $\mathrm{V}_{\text {IL }}$ | Low Level MC Input Voltage | $\mathrm{V}_{\text {REG }}=\mathrm{V}_{\mathrm{S}}=4.5 \mathrm{~V}$ | . | 0.8 |  | 0.8 |  | 0.8 |  | 0.8 | v |
| $\mathrm{V}_{\mathrm{OH}}{ }^{\text { }}$ | High Level Output Voltage | $\mathrm{IOH}^{2}=-0.4 \mathrm{~mA},$ <br> Pins 2 and 3 Shorted | $\mathrm{V}_{\text {REG }}-2$ |  | $\mathrm{V}_{\text {REG }}-2$ |  | $\mathrm{V}_{\text {REG }}-2$ |  | $\mathrm{V}_{\text {REG }}-2$ |  | V |
| Icex | Open-Collector High Level Output | Lower Output $=5.5 \mathrm{~V}$ |  | 100 |  | 100 |  | 100 |  | 100 | ${ }^{\prime} \mathrm{A}$ |
| VOL | Low Level Output Voltage | $\mathrm{V}_{\mathrm{REG}}=4.5 \mathrm{~V}, \mathrm{IOL}=2 \mathrm{~mA}$ |  | 0.5 |  | 0.5 |  | 0.5 |  | 0.5 | V |
| 1 | Max MC Input Current | $\begin{aligned} & V_{S}=13.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REG}}=\text { Open, } \\ & \mathrm{V}_{\mathrm{IH}}=7 \mathrm{~V} \end{aligned}$ |  | 100 |  | 100 |  | 100 |  | 100 | $\mu \mathrm{A}$ |
| IIH | High Level MC Input Current | $\mathrm{V}_{\text {REG }}=4.5 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{H}}=2.7 \mathrm{~V}$ |  | 20 |  | 20 |  | 20 |  | 20 | ${ }^{\mu} \mathrm{A}$ |
| I/L | Low Level MC Input Current | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REG}}=\text { Open, }, \\ & \mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{~V} \end{aligned}$ |  | -200 |  | -100 |  | -200 |  | -100 | $\mu \mathrm{A}$ |
| Is | Supply Current, Unregulated Mode | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}, \mathrm{~V}_{\text {REG }}=$ Open |  | 10 |  | 7 |  | 10 |  | 7 | mA |
| 'reg | Supply Current, Regulated Mode | $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\text {REG }}=5.5 \mathrm{~V}$ |  | 10 |  | 7 |  | 10 |  | 7 | mA |

AC Electrical Characteristics $\mathrm{v}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-30^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {modulus }}$ | Modulus Set-Up Time (Notes 4 and 5) | DS8614 |  |  | 55 |  |
|  |  | DS8615, DS8616 |  |  | 65 | ns |
|  |  | DS8617 |  |  | 75 |  |
| $\mathrm{R}_{\text {IN }}$ | AC Input Resistance |  | $\mathrm{V}_{\text {IN }}=100 \mathrm{MHz}$ and 50 mVrms | 1.0 |  | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | $\mathrm{V}_{\text {IN }}=100 \mathrm{MHz}$ and 50 mVrms | 3 | 10 | pF |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-30^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range.
Note 3: All currents into device pins are shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: $\mathrm{t}_{\text {MODULUS }}=$ the period of time the modulus control level must be defined prior to the positive transition of the prescaler output to ensure proper modulus selection.
Note 5: See Timing Diagrams.

## Timing Diagram



The logic state of the modulus control input just prior to the output's rising edge will determine the modulus ratio of the device immediately following that rising edge. The pulse width difference of N and $\mathrm{N}+1$ operation occurs during the output $=\mathrm{HI}$ condition.

## Typical Applications



## Schematic Diagrams



## Application Hints

## OPERATING NOTES

The signal source is usually capacitively coupled to the input. At higher frequencies a $0.001 \mu \mathrm{~F}$ input capacitor (C1) is usually sufficient, with larger values used at the lower frequencies. If the input signal is likely to be interrupted, it may be desirable to connect a $100 \mathrm{k} \Omega$ resistor between one input and ground to stabilize the device. In the singleended mode, it is preferable to connect the resistor to the unused input. In the differential mode, the resistor can be connected to either input. The addition of the $100 \mathrm{k} \Omega$ pulldown resistor causes a loss of input sensitivity, but prevents circuit oscillations under no signal (open circuit) conditions. In addition, in the single ended mode, a capacitor of $0.001 \mu \mathrm{~F}$ (C2) should be connected between the
unused input and the ground plane, to provide a good high frequency bypass. The capacitor should be made larger for lower frequencies.

The input waveform may be sinusoidal, but below about 20 MHz the operation of the circuit becomes dependent on the slew rate of the input rather than amplitude. A square wave input with a slew rate of greater than $20 \mathrm{~V} / \mu \mathrm{s}$ will permit correct operation down to lower frequencies, provided the proper input coupling capacitor is provided.

For regulated mode operation connect $\mathrm{V}_{\mathrm{S}}$ to $\mathrm{V}_{\text {REG }}$ to ensure proper operation (see Typical Application diagram).

Frequency Synthesis
DS8626 120 MHz Divide-by-40 Prescaler DS8629 120 MHz Divide-by-100 Prescaler

## General Description

The DS8626 and DS8629 are fixed ratio counters combining ECL and Low Power Schottky technology on a single monolithic substrate. Both provide high frequency capability and TTL compatibility. A single $5.2 \mathrm{~V} \pm 10 \%$ supply is needed.

The device can be operated in a single-ended or differential input mode, with the signal source typically capacitively coupled to the input. An input amplifier is included to allow use of extremely small amplitude, high frequency signals. The output of the device is a square wave of frequency fOUT $=$ fiN $/ 100$ for the DS8629 and fOUT $=\mathrm{f}_{\mathrm{IN}} / 40$ for the DS8626. The output is standard Low Power Schottky.

## Features

- High frequency, dc-120 MHz-small input amplitude
- Sine wave input $30 \mathrm{MHz}<\mathrm{f}_{\mathrm{f}} \mathrm{IN}<120 \mathrm{MHz}$
- TTL compatible output
- May be used with TTL input
- Single supply operation $5.2 \mathrm{~V} \pm 10 \%$
- Single ended or differential input modes
- Positive or negative-edge triggered
- Count down sequence avoids broadcast FM IF harmonics


## Logic and Connection Diagrams



## Typical Applications

High Frequency-Single-Ended Input


TTL Input-dc $<\mathrm{f}_{\mathrm{IN}}<\mathrm{f}_{\mathrm{MAX}}$


[^54]| Supply Voltage | 7 V |  | MIN | MAX | UNITS |
| :--- | ---: | :--- | ---: | :---: | :---: |
| Input Voltage | 5 V | Supply Voltage $\left(V_{C C}\right)$ | 4.68 | 5.72 | V |
| Output Voltage | 5.5 V | Temperature $\left(T_{A}\right)$ | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |  |  |

Electrical Characteristics (Notes 2 and 3)

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIN1(p-p) | Input Voltage (Peak-To- <br> Peak) | Single-Ended @ 120 MHz |  | 200 |  | 1000 | mV |
| VIN2(p-p) | Input Voltage (Peak-To- <br> Peak) | Differential @ 120 MHz |  | 100 |  | 1000 | mV |
| fsine | Input Frequency with Sine Wave | $V_{\text {IN }}=600 \mathrm{mVp} \cdot \mathrm{p}$ |  | 30 |  | 120 | MHz |
| fTTL | Input Frequency with TTL Input |  |  | 0 |  | 120 | MHz |
| dv | Minimum Slew Rate of Square Wave Input | $V_{\text {IN }}=600 \mathrm{mVp}-\mathrm{p}$ |  |  |  | 100 | $\mathrm{V} / \mu \mathrm{s}$, |
| VOH | Logical "1" Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{IOH}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}=-1.6 \mathrm{~mA} \end{aligned}$ |  | $\begin{aligned} & 2.9 \\ & 2.4 \\ & 2.0 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| IOS | Output Short-Circuit <br> Current | $V_{C C}=$ Max |  | -10 |  | -40 | mA |
| VOL | Logical " 0 " Output <br> Voltage | $V_{C C}=$ Min | $\mathrm{IOL}=8 \mathrm{~mA} \mathrm{DS8629}$ |  |  | 0.5 | V |
|  |  |  | $1 \mathrm{OL}=1 \mathrm{~mA} \mathrm{DS8626}$ |  |  | 0.4 | V |
| ICC | Supply Current | $V_{C C}=$ Max | DS8629 |  | 90 | 135 | mA |
|  |  |  | DS8626 |  | 80 | 125 | mA |
| ZIN | Input Impedance | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0.1 \mathrm{~V}_{\mathrm{p} \text {-p }} \text { to } 1 \mathrm{~V}_{\mathrm{p}-\mathrm{p}} \\ & \text { Freq. }=120 \mathrm{MHz} \end{aligned}$ |  | 100 | 200 | 350 | $\Omega$ |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified, min/max limits apply across the $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ range for the DS8629 and DS8626. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5.2 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins.negative, all voltage referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

## Application Hints

## OPERATING NOTES

Two ground and two VCC connections are provided separating the ECL and buffer/amplifier stages from the TTL section, isolating the noise transients inherent in the TTL structure. In most cases, shorting the two grounds externally to a good ground plane and the $V_{C C}$ 's to a wide $V_{C C}$ bus will provide sufficient isolation. All components used in the circuit layout should be suitable for the frequencies involved and leads should be kept short to minimize stray inductance. A well by-passed voltage source should be used.

The signal source is usually capacitively coupled to the input. At higher frequencies a $0.01 \mu \mathrm{~F}$ input capacitor (C1) is usually sufficient, with larger values used at the lower frequencies. If the input signal is likely to be interrupted, it may be desirable to connect a $100 \mathrm{k} \Omega$ resistor between one input and ground to stabilize the device. In the single-ended mode, it is preferable to connect the resistor to the unused input. In the differential mode, the resistor can be connected to either input. The addition of the $100 \mathrm{k} \Omega$ pull-down resistor causes a loss of input sensitivity, but prevents circuit oscillations under no signal (open circuit) conditions. In addition, in the single ended mode, a capacitor of $0.01 \mu \mathrm{~F}$ (C2)
should be connected between the unused input and the ground plane to provide a good high frequency bypass. The capacitor should be made larger for lower frequencies.

The input waveform may be sinusoidal, but below about 30 MHz the operation of the circuit becomes dependent on the slew rate of the input rather than amplitude. A square wave input with a slew rate of greater than $100 \mathrm{~V} / \mu \mathrm{s}$ will permit correct operation down to lower frequencies, provided the proper input coupling capacitor is provided. If it is desired to use a TTL input signal source, the unused input should have a $10 \mathrm{k} \Omega$ resistor added to ground and the input coupling capacitor should be eliminated with the TTL source dc coupled to the input.

The device can be used in phase-locked loop applications such as FM radio or other communications bands to prescale the input frequency down to a more usable level. A digital frequency display system can also be derived separately or in conjunction with a phase-locked loop, and it can extend the useful range of many inexpensive frequency counters to 160 MHz (typically).


## DS8627, DS8628 130/225 MHz Low Power Prescalers

## General Description

The DS8627 and DS8628 are low power fixed ratio prescalers which divide by 24 and 20 , respectively. The inputs can be driven either single or double-ended and they are buffered, providing 40/100 mVrms input sensitivity. The output provided is open-collector and is capable of interfacing with TTL and CMOS.
The device can be used in phase-locked loop applications such as FM radio or other communications bands to prescale the input frequency down to a more usable level. A digital frequency display system can also be derived
separately or in conjunction with a phase-locked loop, and it can extend the useful range of many inexpensive frequency counters to 225 MHz .

## Features

- Input frequency: $130 \mathrm{MHz}(-4,-3) ; 225 \mathrm{MHz}(-2$, std)
- Low power: $10 \mathrm{~mA}(-4,-2) ; 7 \mathrm{~mA}(-3$, std $)$
- Input sensitivity: $100 \mathrm{mVrms}(-4,-3) ; 40 \mathrm{mVrms}(-2$, std)

Logic Diagrams


DS8628 ( $\div \mathbf{2 0}$ ) TLFF5084.1


Connection Diagram


## Absolute Maximum Ratings (Note 1)

$V_{\text {CC }}$ Supply Voltage $7 V$
$V_{\text {IN }}$ Input Voltage $<V_{C C}$
Open-Collector Output Voltage 7V
Operating Free Air Temperature Range $-30^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Storage Temperature Range $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Recommended Operating Conditions

| Symbol | Parameter | Conditions | DS8627-4 <br> DS8628-4 |  | DS8627-3 <br> DS8628-3 |  | DS8627-2 <br> DS8628-2 |  | DS8627 <br> DS8628 |  | Units |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

DC Electrical Characteristics (Notes 2 and 3)

| Symbol | Parameter | Conditions | $\begin{aligned} & \text { DS8627-4 } \\ & \text { DS8628-4 } \end{aligned}$ |  | $\begin{aligned} & \text { DS8627-3 } \\ & \text { DS8628-3 } \end{aligned}$ |  | $\begin{aligned} & \text { DS8627-2 } \\ & \text { DS8628-2 } \end{aligned}$ |  | $\begin{aligned} & \text { DS8627 } \\ & \text { DS8628 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $I_{\text {CEX }}$ | Open-Collector High Level Output | Output $=5.5 \mathrm{~V}$ |  | 100 |  | 100 |  | 100 |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OL }}$ | Low Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA} \end{aligned}$ |  | - 0.4 |  | 0.4 |  | 0.4 |  | 0.4 | V |
| ICC | Supply Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 10 |  | 7 |  | 10 |  | 7 | mA |

## AC Electrical Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-30^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{IN}}$ | AC Input Resistance | $\mathrm{V}_{\mathrm{IN}}=100 \mathrm{MHz}$ and 50 mVrms | 1.0 |  | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance |  | 3 | 10 | pF |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-30^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range.
Note 3: All currents into device pins are shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

## Application Hints

## OPERATING NOTES

The signal source is usually capacitively coupled to the input. At higher frequencies a $0.001 \mu \mathrm{~F}$ input capacitor is usually sufficient, with larger values used at the lower frequencies. If the input signal is likely to be interrupted, it may be desirable to connect a $100 \mathrm{k} \Omega$ resistor between one input and ground to stabilize the device. In the singleended mode, it is preferable to connect the resistor to the unused input. In the differential mode, the resistor can be connected to either input. The addition of the $100 \mathrm{k} \Omega$ pulldown resistor causes a loss of input. sensitivity, but prevents circuit oscillations under no signal (open circuit)
conditions. In addition, in the single ended mode, a capacitor of $0.001 \mu \mathrm{~F}$ should be connected between the unused input and the ground plane to provide a good high frequency bypass. The capacitor should be made larger for lower frequencies.

The input waveform may be sịnusoidal, but below about 20 MHz the operation of the circuit becomes dependent on the slew, rate of the input rather than amplitude. A square wave input with a slew rate of greater than $20 \mathrm{~V} / \mu \mathrm{s}$ will permit correct operation down to lower frequencies, provided the proper input coupling capacitor is provided.

## Schematic Diagrams



## Typical Application



## DS8621 275 MHz/1.2 GHz VHF/UHF Prescaler

## General Description

The DS8621 is a low power, high speed prescaler intended for use in frequency synthesized television tuners. The device performs division by 64 from the VHF input and division by 256 from the UHF input. The VHF and UHF inputs are buffered providing 50 mV rms sensitivity at frequencies in excess of 275 MHz and 1.2 GHz respectively. (The VHF and UHF input signals can be applied either single or double-ended.) The TTL compatible bandswitch (BSW) input selects the VHF inputs when at a low level and the UHF inputs when at a high level. The outputs are complementary ECL structures which have controlled edge-transition rates to minimize spurious harmonic emissions. The device operates from a $5 \mathrm{~V} \pm 10 \%$ supply source. $\mathrm{V}_{\mathrm{CC} 2}$ and $\mathrm{GND}_{2}$ power the VHF and UHF input stages while $\mathrm{V}_{\mathrm{CC} 1}$ and $\mathrm{GND}_{1}$ power the remainder of the circuit, thus limiting internal feedback.

## Features

- Broadband operation
- High sensitivity
- Separate VHF and UHF inputs
- Low power
- Pin compatible with RCA (CA3179) and Motorola (MC12071)


## Logic Diagram



| BSW | Input <br> Mode | Modulus |
| :---: | :---: | :---: |
| 0 | VHF | 64 |
| 1 | UHF | 256 |

## Absolute Maximum Ratings (Note 1)

$\mathrm{V}_{\mathrm{CC} 1}$, Supply Voltage 7 V
$\mathrm{V}_{\mathrm{CC} 2}$, Supply Voltage 7 V
Input Voltage 7 V
Operating Free Air Temperature Range $-30^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Storage Temperature Range $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

## Recommended Operating Conditions

| Symbol | Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Supply Voltages <br> $V_{\mathrm{CC} 1}$ <br> $\mathrm{V}_{\mathrm{CC} 2}$ |  | $\begin{aligned} & 4.5 \\ & 4.5 \end{aligned}$ | $\begin{array}{r} 5.5 \\ 5.5 \\ \hline \end{array}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| $f_{\text {MAX }}$ | Toggle Frequency VHF <br> UHF | $\mathrm{V}_{1 \mathrm{~N}}=100 \mathrm{mVrms}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{gathered} 275 \\ 1200 \end{gathered}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{IN}}$ | Input Signal Sensitivity VHF UHF | $80 \mathrm{MHz}-275 \mathrm{MHz}$ <br> $80 \mathrm{MHz}-450 \mathrm{MHz}$ <br> $450 \mathrm{MHz}-1200 \mathrm{MHz}$ | $\begin{gathered} 20 \\ 100 \\ 50 \end{gathered}$ | $\begin{aligned} & 500 \\ & 500 \\ & 500 \end{aligned}$ | mVrms <br> mVrms <br> mVrms |
| - | Input Slew Rate <br> VHF <br> UHF |  | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ | , | $\begin{aligned} & \mathrm{V} / \mu \mathrm{s} \\ & \mathrm{~V} / \mu \mathrm{s} \end{aligned}$ |
| IOH | High Level Output Current |  |  | $-300$ | $\mu \mathrm{A}$ |
| $\mathrm{IOL}^{\text {a }}$ | Low Level Output Current |  |  | 300 | $\mu \mathrm{A}$ |

DC Electrical Characteristics (Notes 2 and 3)

| Symbol | Parameter | Conditions | Min | Max | Units |
| :---: | :--- | :--- | :---: | :---: | :---: |
| $V_{I H}$ | High Level BSW Input Voltage | $V_{C C}=5.5 \mathrm{~V}$ | 2.0 |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low Level BSW Input Voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{I}}$ | Max High Level BSW Input <br> Current | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ <br> $\mathrm{~V}_{\mathrm{IH}}=7 \mathrm{~V}$ |  | 100 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | High Level BSW Input Current | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ <br> $V_{I H}=2.7 \mathrm{~V}$ |  | 20 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Low Level BSW Input Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ <br> $V_{I L}=0.4 \mathrm{~V}$ |  |  | -100 |
|  | Refer to Output Load Diagram | 0.75 | 1.6 | $\mathrm{Vp}-\mathrm{p}$ |  |
| $\mathrm{I}_{\mathrm{CC}}$ | Output Voltage Range | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 32.0 | mA |

## AC Electrical Characteristics $\mathrm{v}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-30^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Output Rise/Fall Time | Refer to Output Load Diagram | 40 | 110 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-30^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Typical Input/Output Schematics


UHFIVHF Input Buffers



* includes capacitance of probes


## DS8622 500 MHz/1.2 GHz Dual Modulus VHF/UHF Prescaler

## General Description

The DS8622 is a low power broadband dual modulus prescaler intended for use in frequency synthesized television tuners. The device features separate VHF and UHF buffered inputs, VHF input division by 126 or 128, UHF input division by 252 or 256, TTL compatible bandswitch and modulus control inputs, complementary ECL outputs, and 5 V operation.
The VHF and UHF inputs cover a frequency range from 80 MHz to 1200 MHz and can be driven either single or double-ended. The bandswitch (BSW) input selects the VHF inputs when at a low level and the UHF inputs when at a high level. The modulus control (MC) input selects division by 126 or 252 when at a high level and division by 128 or 256 when at a low level. The dual modulus feature of this prescaler can provide frequency resolution steps of $3.9 \mathrm{kHz}, 7.8 \mathrm{kHz}$, or 15.6 kHz as shown in the table of Pos-
sible Operating Conditions. The outputs are internally edge-transition controlled to minimize spurious harmonic emissions. The device operates from a standard $5 \mathrm{~V} \pm 10 \%$ supply source. $\mathrm{V}_{\mathrm{CC} 2}$ and $\mathrm{GND}_{2}$ power the VHF and UHF input stages, and $\mathrm{V}_{\mathrm{CC} 1}$ and $\mathrm{GND}_{1}$ power the remainder of the circuit, thus limiting internal feedback.

## Features

- Broadband operation
- Increased frequency resolution
- High input sensitivity
- Separate VHF and UHF inputs

■ Low power

Logic Diagram


## Connection Diagram

Dual-In-Line Package


Logic Truth Table

| BSW | MC | Input <br> Mode | Modulus |
| :---: | :---: | :---: | :---: |
| 0 | 0 | VHF | 128 |
| 0 | 1 | VHF | 126 |
| 1 | 0 | UHF | 256 |
| 1 | 1 | UHF | 252 |

Order Number DS8622N
See NS Package N14A

## Absolute Maximum Ratings (Note 1)

$\begin{array}{ll}V_{\mathrm{CC} 1} \text {, Supply Voltage } & 7 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CC} 2} \text {, Supply Voltage } & 7 \mathrm{~V} \\ \mathrm{BSW}, \mathrm{MC} \text { Input Voltage } & 7 \mathrm{~V}\end{array}$

## Recommended Operating Conditions

| Symbol | Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Supply Voltages $\mathrm{V}_{\mathrm{CC} 1}$ $V_{\mathrm{CC} 2}$ |  | $\begin{aligned} & 4.5 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
| $f_{\text {max }}$ | Toggle Frequency VHF UHF | $\mathrm{V}_{\mathrm{IN}}=100 \mathrm{mVrms}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 550 \\ & 1200 \end{aligned}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| $\mathrm{V}_{\text {IN }}$ | Input Signal Sensitivity VHF UHF | $80 \mathrm{MHz}-550 \mathrm{MHz}$ $80 \mathrm{MHz}-550 \mathrm{MHz}$ $550 \mathrm{MHz}-1200 \mathrm{MHz}$ | $\begin{gathered} 50 \\ 100 \\ 50 \end{gathered}$ | $\begin{aligned} & 500 \\ & 500 \\ & 500 \end{aligned}$ | mVrms mVrms mVrms |
|  | Input Slew Rate VHF UHF |  | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} / \mu \mathrm{S} \\ & \mathrm{~V} / \mu \mathrm{S} \end{aligned}$ |
| ${ }^{\text {OH }}$ | High Level Output Current |  |  | -300 | $\mu \mathrm{A}$ |
| 1 OL | Low Level Output Current |  |  | 300 | ${ }_{\mu} \mathrm{A}$ |

DC Electrical Characteristics (Notes 2 and 3)

| Symbol | Parameter | Conditions | Min | Max | Units |
| :---: | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage (Note 4) | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 2.0 |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low Level Input Voltage (Note 4) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{I}}$ | Max Input Current (Note 4) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ <br> $\mathrm{~V}_{\mathrm{IH}}=7 \mathrm{~V}$ |  | 100 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | High Level Input Current (Note 4) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ <br> $\mathrm{~V}_{\mathrm{IH}}=2.7 \mathrm{~V}$ |  | 20 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Low Level Input Current (Note 4) | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ <br> $\mathrm{~V}_{\mathrm{IL}}=0.4 \mathrm{~V}$ |  | -100 | $\mu \mathrm{~A}$ |
|  | Output Voltage Range | Refer to Output Load Diagram | 0.75 | 1.6 | $\mathrm{Vp}-\mathrm{p}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current |  |  | 32.0 | mA |

AC Electrical Characteristics $\mathrm{v}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-30^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| Symbol | Parameter | Conditions | Min | Max | Units |
| :---: | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\text {MODULUs }}$ | Modulus Set-Up Time <br> $($ Note 5) |  |  | 65 | ns |
| $\mathrm{t}_{\text {SEL }}$ | BSW Select Time |  |  | 20 | $\mu \mathrm{~s}$ |
|  | Output Rise/Fall Time | Refer to Output Load Diagram | 40 | 110 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-30^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Applies to BSW and MC inputs.
Note 5: t MODULUS = the period of time the modulus control level must be defined prior to the positive transition of the prescale output to ensure proper modulus selection.

Typical Input/Output Schematics

Modulus Control Buffer


UHF/VHF Input Buffers


## Output Load Diagram



[^55]
## Bandswitch Buffer



Output Buffer


POSSIBLE OPERATING CONDITIONS

| Reference <br> Frequency <br> (kHz) | Mode | Frequency <br> Resolution <br> $\mathbf{( k H z )}$ | Min Lock <br> Frequency* <br> (MHz) |
| :---: | :---: | :---: | :---: |
| 15.625 | VHF | 31.25 | 124.03125 |
|  | UHF | 62.5 | 248.0625 |
| 7.8125 | VHF | 15.625 | 62.015625 |
|  | UHF | 31.25 | 124.03125 |
| 3.90625 | VHF | 7.8125 | 31.0078 |
|  | UHF | 15.625 | 62.015625 |

[^56]
## Timing Diagram



The modulus control input level is sensed immediately p.rior to the output low-to-high level transition. The prescaler's modulus value will respond to the change in the modulus control input level immediately after that same output low-to-high level transition.

## Digital PLL Synthesis

## I. System Concepts

## INTRODUCTION

Digital tuning systems are fast replacing the conventional mechanical systems in AM/FM and television receivers. The desirability of the digital approach is mainly due to the following features:

- Precise tuning of station frequencies
- Exact digital frequency display
- Keyboard entry of desired frequency
- Virtually unlimited station memory
- Up/down scanning through the band
- Station "search" (stop on next active station)
- Power on to the last station
- Easy option for time-of-day clock

In addition, recent developments in large scale integrated circuit technology and new varactor diodes for the AM band have made the cost-benefit picture for digital tuning very attractive. System partitioning is extremely important in optimizing this cost-benefit picture, as will be discussed.

## SYSTEM DESCRIPTION

A simplified block diagram of a typical digitally tuned receiver is shown in Figure 1. Notice this receiver could be one for AM, FM, marine radio, or television; it makes no difference. The frequency synthesizer block generates the local oscillator frequency for the receiver, just as a conventional mechanical tuner would. However, the phase-locked-loop (PLL) acts as an integral frequency multiplier of an accurate crystal controlled reference frequency while the mechanical type provides a continuously variable frequency output with no reference. Some method of controlling the value of the multiplier for channel tuning must be provided. The other RF, IF, and audio/video circuitry will be the same as in the mechanical tuning method.

There are many different ways to partition the frequency synthesizer system to perform the digital tuning function.


FIGURE 1. Block Diagram of a Digitally Tuned Receiver

## PROGRAMMABLE CONTROLLER FUNCTION

The most cost-effective application of different IC process technologies is shown in Figure 2. The controller is separate from the PLL. The controller can be as simple as a mask programmable microcontroller* or as complicated as a high-powered microprocessor system. It can be done most economically with NMOS technology because of the logic density possible and the small size of the RAM/ROM memory cells. It could also be CMOS for extremely low power consumption in standby mode.

## BASIC PHASE-LOCKED-LOOP FUNCTION

The DS8906/7/8 series of PLLs utilize a dual-modulus frequency synthesis technique. The reasons for this and the PLL itself will now be discussed.
Figure 3 is a diagram of the most simple phase-lockedloop. A particular reference frequency is generated by a crystal oscillator and some fixed divider, and this goes *Such as National's COPS ${ }^{\text {TM }}$ family.


FIGURE 2. System Block Diagram


FIGURE 3. Basic Phase-Locked-Loop


$$
\begin{aligned}
& f_{I N}=f_{\text {REF }} \\
& f_{I N}=\frac{f_{O U T}}{N} \\
& \frac{f_{O U T}}{N}=f_{\text {REF }} \\
& f_{O U T}=N \times f_{R E F} \rightarrow f_{S T E P}=f_{\text {REF }}
\end{aligned}
$$

TL/F/5269-4
FIGURE 4. Basic PLL Frequency Synthesizer

In applications where the output frequency desired exceeds the maximum clock frequency of available programmable dividers, a common solution is to add a prescaler preceding the programmable divider, as shown in Figure 5. In this case $\mathrm{f}_{\mathrm{OUT}}=\mathrm{N}\left(\mathrm{M} \times \mathrm{f}_{\text {REF }}\right)$ and so the output frequency step size becomes $M \times f_{\text {REF }}$. So, while this technique allows higher frequency operation, it does so at the expense of either increased channel spacing for a given reference frequency, or decreased reference frequency if a specific channel spacing is required. This latter limitation is often undesirable as it can cause increased lock-on time, decreased scanning rates, and sidebands at undesirable frequencies.

Figure 6 shows the basic dual-modulus scheme. Here, a dual-modulus prescaler is substituted for the fixed prescaler and the modulus is controlled by programmable counters. The advantage to this approach is that the step size is again equal to the reference frequency while the prescaling still allows the programmable counters to operate at lower frequencies. As in the fixed prescale technique, only the prescaler needs to be high speed. The DS8906/7/8 prescale by $7 / 8$ for AM and in a similar fashion by $63 / 64$ in $F M$.

$f_{I N}=f_{\text {REF }}$
$f_{I N}=\frac{f_{\text {OUT }}}{N \times M}$
$\frac{f_{O U T}}{N \times M}=f_{\text {REF }}$
$f_{\text {OUT }}=(N \times M) f_{\text {REF }}$
$f_{\text {OUT }}=N\left(M \times f_{\text {REF }}\right) \rightarrow f_{S T E P}=M \times f_{\text {REF }}$

FIGURE 5. PLL Frequency Synthesizer with Fixed Prescaler


FIGURE 6. Basic Dual-Modulus Frequency Synthesizer

## II. Application Hints

## VOLTAGE CONTROLLED OSCILLATORS

In all radio and television applications, the voltage controlled oscillator (VCO) is a varactor tuned, LC type of circuit. The LC circuit is used over the various RC current controlled circuits because of their superior noise characteristics. Figure 7 shows a collection of popular VCOs used in radio and television tuners. The AM VCO is a Hartley design chosen for wide tuning range. Commonly used varactors will show a capacitance change of 350 pF at 1 V to 20 pF at 8 V , which if used in a low capacitance oscillator circuit, can produce a tuning range approaching 3 to 1.

In the higher frequency ranges, above 50 MHz , Colpitts oscillators are used because stray circuit capacitance will be in parallel with desired feedback capacitance and not cause undesirable spurious resonances that might occur with the tapped coil Hartley design. The FM VCO shown is a grounded base design with feedback from collector to emitter. A UHF television oscillator is also shown. It too is a grounded base oscillator, but using a transmission line as the resonant element instead of a coil. The transmission line and tuning capacitors are arranged in $\pi$ network which offers improved noise characteristics over a parallel tuned circuit. This circuit will tune over almost an octave.


FIGURE 7. Typical VCO Circuits (Typical Values Shown)

## PLL LOOP FILTER CALCULATIONS

Andrzej Przedpelski, in two articles published in Electronic Design (\#19, Sept. 13, 1978 and \#10, May 10, 1978) explains how to calculate the three time constants associated with a third order type 2 loop which is typically used with the DS8906/7/8 series. Figure 8 explains his method and shows a sample calculation. His articles illustrate how to calculate three time constants, and plot open loop gain and phase, and closed loop noise response.

It should be noted that VCO gain, $\mathrm{K}_{\mathrm{V}}$, is in terms of radians per second per volt, and phase detector gain, $K_{D}$, is in terms of amps per radian. The phase detector gain for the DS8906/7/8 series is $\pm$ lout divided by $4 \pi$.
Figure 9 illustrates an example calculation of time constants, and a plot of open loop gain and phase based on the preceding analysis.

## REFERENCES

1. Manassewitsch V., "Frequency Synthesizers" (Wiley, New York, 1976)
2. Rohde, A. L., "Digital PLL Frequency Synthesizers" (Prentice Hall, Englewood Cliffs, 1983)
3. Egan, W.F., "Frequency Synthesis By Phase Lock" (Wiley, New York, 1981)


$$
\begin{aligned}
& \mathrm{T} 1=\mathrm{R1C} 1 \\
& \mathrm{~T} 2=\mathrm{R} 1 \mathrm{C} 2 \\
& \frac{\mathrm{eV}}{\mathrm{iO}}=\frac{1+\mathrm{ST} 1}{\mathrm{SC} 1(1+\mathrm{ST} 2)} \\
& G(S)=\frac{K_{D} K_{V}}{N S^{2} C 1}\left(\frac{1+S T 1}{1+S T 2}\right) \\
& T 2=\frac{1-\tan \phi \cos \phi}{\omega_{\mathrm{O}} \cos \phi} \\
& T 1=\frac{1}{\omega_{O}{ }^{2} T 2} \\
& C_{1}=\frac{K_{D} K_{V}}{N \omega_{O}{ }^{2}}\left(\frac{-\omega_{O} T 1-1}{\omega_{0}{ }^{2}+1}\right)
\end{aligned}
$$

where $\theta=$ desired phase margin
$\omega_{\mathrm{O}}=$ loop natural frequency
$\approx$ closed loop bandwidth
Note: DS8908 op amp requires C3 $\approx 1000 \mathrm{pF}$ for compensation.

FIGURE 8. Third Order Type 2 Loop


FIGURE 9. Example of Gain and Phase Calculation

## DUAL-MODULUS COUNTING RANGE LIMITATIONS

- Minimum count limitations
- Maximum count limitations

The DS8906/7/8 series PLLs utilize a dual-modulus counting scheme internally based on a 63/64 prescale modulus in FM mode in order that all of the U.S. FM frequency assignments could be reached using a 25 kHz reference. The counter modulus $N=64 A+B$ where $B$ is the 6 least significant bits of $N$ and $A$ is the 7th and greater significant bits of N .

$$
\begin{aligned}
N & =64 A+B \\
N & =64 A+63-B(B=63-\bar{B}) \\
1+N & =64 A+63+1-64 \bar{B}+63 \bar{B} \\
1+N & =64(A+1-\bar{B})+63 \bar{B}
\end{aligned}
$$

The last equation is in the final form used internally by the DS8906/7/8. The equation indicates that, if $N$ is loaded into the device, it will solve for $\mathrm{N}+1$.

The minimum continuous N modulus (code) the equation dictates should occur when $A=\bar{B} . \bar{B}$ maximum $=63 \mathrm{im}-$ plies $A=\overline{62}, B=63$ should be an illegal $N+1$ code ( $N+1=3969$ ). However, because this is just inside the lower FM band limits, extra circuitry was added to enable this particular code's operation. The actual minimum $N+1$ code for these PLLs thus becomes the case when $A=61, \bar{B}=61, N+1$ minimum $=3907$. There are legitimate $N+1$ codes below this 3907 value, however, they are not continuous. (i.e., Starting at 3907 and counting down, one additional code is in error every 63 codes. Thereafter, these erroneous codes are the cases where $A<\bar{B}$.) The sequence of illegal codes is shown in Figure 10.

| Loaded Value of N | A | $\bar{B}$ | Status | Actual Locked N+1 Value |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 3906 | 61 | 61 | OK | 3907 |  |
| 3905 | 61 | 62 | illegal | 3907 |  |
| 3904 | 61 | 63 | illegal | 3907 |  |
| 3903 | 60 | 0 | OK | 3904 |  |
| - | - | - | - | - |  |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |  |
| 3843 | 60 | 60 | OK | 3844 |  |
| 3842 | 60 | 61 | illegal | 3844 |  |
| 3841 | 60 | 62 | illegal | 3844 |  |
| 3840 | 60 | 63 | illegal | 3844 |  |
| 3839 | 59 | 0 | OK | 3840 | - |
| - | - | - | - | - |  |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |  |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |  |
| 3780 | 59 | 59 | OK | 3781 |  |
| 3779 | 59 | 60 | illegal | 3781 |  |
| 3778 | 59 | 61 | illegal | 3781 |  |
| 3777 | 59 | 62 | illegal | 3781 |  |
| 3776 | 59 | 63 | illegal | 3781 |  |
| 3775 | 58 | 0 | OK | 3776 |  |
| - | - | - | - | - |  |
| $\bullet$ | $\bullet$ | - | - | $\bullet$ |  |
| $\bullet$ | $\bullet$ | - | $\bullet$ | - |  |
| 3717 | 58 | 58 | OK | 3718 |  |
| 3716 | 58 | 59 | illegal | 3718 |  |
| 3715 | 58 | 59 | illegal | 3718 |  |
| 3714 | 58 | 60 | illegal | 3718 |  |
| 3713 | 58 | 61 | illegal | 3718 |  |
| 3712 | 58 | 63 | illegal | 3718 |  |
| 3711 | 57 | 0 | OK | 3712 |  |
| - | - | - | $\bullet$ | - |  |
| $\bullet$ | $\bullet$ | - | - | $\bullet$ |  |
| - |  |  |  | TL/F/5269-12 |  |

Maximum code limits for these dual-modulus PLLs are determined by the N code bit length. The DS8906 and DS8908 have a 14 -bit N counter allowing 16,383 counts. The DS8907 has a 13 -bit $N$ node length, allowing a maximum $N$ count of 8,191 . See Figure 11 for table operating ranges of the DS8906, DS8907 and DS8908 PLLs.

## CONCLUSION

The major application for the DS8906/7/8 PLLs are synthesizers for AM-FM radios, and have been widely accepted in the marketplace. Figure 12 shows the block diagram of such a radio. In this application the following performance relating to the PLL tuning system is realized.

| PLL Loop Bandwidth | 300 Hz |
| :--- | ---: |
| Reference Frequency Sidebands | $>60 \mathrm{~dB}$ |
| Signal-to-Noise Ratio |  |
| AM: $30 \%$ modulation | $>50 \mathrm{~dB}$ |
| FM: 22.5 kHz deviation | $>55 \mathrm{~dB}$ |
| Switching Speed (one channel) | $<1.5 \mathrm{~ms}$ |


| Product | Input | $\begin{aligned} & \text { Ref } \\ & \text { (Hz) } \end{aligned}$ | $\mathrm{f}_{\mathrm{IN}}(\mathrm{Hz})$ |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min* | Max |
| DS8906 | AM | 500 | 24.5k | 8.193M |
|  | FM | 12.5k | 48.8375M | 120M |
| DS8907 | AM | 10k | 490k | 15M |
|  | FM | 25k | 97.675M | 120M |
| DS8908 | AM | 1k | 49k | 15M |
|  |  | 9 k | 441k | 15M |
|  |  | 10k | 490k | 15M |
|  |  | 20k | 980k | 15M |
|  | FM | 1k | 3.907M | 15M |
|  |  | 9k | 35.163 M | 120M |
|  |  | 10k | 39.07M | 120M |
|  |  | 20k | 78.14M | 120M |

*The minimum frequency shown is obtained when the minimum continuous N code is utilized and it assumes the edge rates $>20 \mathrm{~V} / \mu \mathrm{s}$.

FIGURE 11. Product Operating Frequency Range


TLIFI5269.14
FIGURE 12. AM-FM Digitally Tuned Radio System

Section 12
Interface Appendices

| DEVICE | PESCRIPTION |
| :--- | :---: |

Interface Cross Reference Guide
$12-3$
AN-336
Understanding Integrated Circuit Package Power Capabilities
12-11
Industry Package Cross Reference Guide
12-16

| Device Designation | National's Direct Replacement | National's Closest Replacement |
| :---: | :---: | :---: |
| AMD |  |  |
| AM26LS30DC | DS3691J |  |
| AM26LS30PC | DS3691N |  |
| AM26LS31DC | DS26LS31CJ |  |
| AM26LS31PC | DS26LS31CN |  |
| AM26LS32DC | DS26LS32ACJ | DS26LS32CJ |
| AM26LS32PC | DS26LS32ACN | DS26LS32CN |
| AM26LS33DC | DS26LS33ACJ | DS26LS33CJ |
| AM26LS33PC | DS26LS33ACN | DS26LS33CN |
| AM26S10DC | DS26S10J |  |
| AM26S10PC | DS26S10N |  |
| AM26S11DC | DS26S11J |  |
| AM26S11PC | DS26S11N |  |
| AM26S12DC |  | DS8838J |
| AM26S12PC |  | DS8838N |
| AM2965DC |  | DP84240J |
| AM2965PC |  | DP84240N |
| AM2966DC |  | DP84244J |
| AM2966PC |  | DP84244N |
| N8T26AB | DS8T26AN |  |
| N8T26AF | DS8T26AJ |  |
| N8T28F | DS8T28J |  |
| N8T28N | DS8T28N |  |
| D8212 | DP8212J |  |
| P8212 | DP8212N |  |
| D8216 | DP8216J |  |
| P8216 | DP8216N |  |
| D8224 | DP8224J |  |
| AM8224PC | DP8224N |  |
| D8226 | DP8226J |  |
| P8226 | DP8226N |  |
| AM8228PC | DP8228N |  |
| D8228 | DP8228J |  |
| AM8238PC | DP8238N |  |
| D8238 | DP8238J |  |
| DP8303J | DP8303J |  |
| DP8303N | DP8303N |  |
| DP8304BJ | DP8304BJ |  |
| DP8304BN | DP8304BN |  |
| DP8307J | DP8307J |  |
| DP8307N | DP8307N |  |
| DP8308J | DP8308J |  |
| DP8308N | DP8308N |  |
| DS8838J | DS8838J |  |
| DS8838N | DS8838N |  |

Interface Cross Reference Guide (continued)


DS75107J DS75107N

DS75108J DS75108N

DS3611N DS3612N

DS75492N

DS1488J
DS1488N
DS1489J
DS75154N
The manufacturer's most current data sheets take precedence over this guide.

| Device <br> Designation | National's <br> Direct <br> Replacement | National's <br> Closest <br> Replacement |
| :--- | :--- | :--- |
| INTEL |  |  |
| D3245 | DS3245J |  |
| D8212 | DP8212J |  |
| P8212 | DP8212N |  |
| D8216 | DP8216J |  |
| P8216 | DP8216N |  |
| D8224 | DP8224J |  |
| D8224 | DP8224N |  |
| D8226 | DP8226J |  |
| P8226 | DP8226N |  |
| D8228 | DP8228J |  |
| D8228 | DP8228N |  |
| D8238 | DP8238J |  |
| P8238 | DP8238N |  |
| D8286 | DP8304BJ |  |
| P8286 | DP8304BN |  |
| D8287 | DP8303J |  |
| P8287 | DP8303N |  |

The manufacturer's most current data sheets take precedence over this guide.

| Device <br> Designation | National's <br> Direct <br> Replacement | National's <br> Closest <br> Replacement |
| :--- | :--- | :--- |
| MMI |  |  |
| $74 S 408 N$ | DP8408N |  |
| $74 S 409 \mathrm{~N}$ | DP8409N |  |
| 74 S 780 N | DP8400N |  |

Interface Cross Reference Guide (continued)

| Device <br> Designation | National's <br> Direct <br> Replacement | National's <br> Closest <br> Replacement |  | Device <br> Designation | National's <br> Direct <br> Replacement |
| :--- | :--- | :--- | :--- | :--- | :--- |

勿 National Semiconductor

DS75125N
DS75127J
DS75127N

DS75129N

DS75121N
DS75122J
DS75122N
DS75123J
DS75123N
DS75124N

DS8T20AN
DS8834J
DS8834N

| MC6880AP | DS8T26AN |
| :--- | :--- |
| MC6889L | DS8T28J |
| MC6889P | DS8T28N |
| MC75107L | DS75107J |
| MC75107P | DS75107N |
| MC75108L | DS75108J |
| MC75108P | DS75108N |
| MC75125L | DS75125J |

The manufacturer's most current data sheets take precedence over this guide.

|  | Device <br> Designation | National's <br> Direct <br> Replacement |
| :---: | :--- | :--- |

The manufacturer's most current data sheets take precedence over this guide.
*Signetics has announced plans to obsolete these products.

| Device <br> Designation | National's <br> Direct <br> Replacement | National's <br> Closest <br> Replacement |
| :--- | :--- | :--- |
| SPRAGUE |  |  |
| UDN3611H | DS3611J-8 |  |
| UDN3611M | DS3611N |  |
| UDN3612H | DS3612J-8 |  |
| UDN3612M | DS3612N |  |
| UDN3613H | DS3613J-8 |  |
| UDN3613M | DS3613N |  |
| UDN3614H | DS3614J-8 |  |
| UDN3614M | DS3614N |  |

he manufacturer's most current data sheets take precedence over this guide.

Interface Cross Reference Guide (continued)


[^57]
# Understanding Integrated Circuit Package Power Capabilities 

## INTRODUCTION

The short and long term reliability of National Semiconductor's interface circuits, like any integrated circuit, is very dependent on its environmental condition. Beyond the mechanical/environmental factors, nothing has a greater influence on this reliability than the electrical and thermal stress seen by the integrated circuit. Both of these stress issues are specifically addressed on every interface circuit data sheet, under the headings of Absolute Maximum Ratings and Recommended Operating Conditions.
However, through application calls, it has become clear that electrical stress conditions are generally more understood than the thermal stress conditions. Understanding the importance of electrical stress should never be reduced, but clearly, a higher focus and understanding must be placed on thermal stress. Thermal stress and its application to interface circuits from National Semiconductor is the subject of this application note.

## FACTORS AFFECTING DEVICE RELIABILITY

Figure 1 shows the well known "bathtub" curve plotting failure rate versus time. Similar to all system hardware (mechanical or electrical) the reliability of interface integrated circuits conform to this curve. The key issues associated with this curve are infant mortality, failure rate, and useful life.


FIGURE 1. Failure Rate vs Time

Infant mortality, the high failure rate from time to to t1 (early life), is greatly influenced by system stress conditions other than temperature, and can vary widely from one application to another. The main stress factors that contribute to infant mortality are electrical transients and noise, mechanical maltreatment and excessive temperatures. Most of these failures are discovered in device test, burn-in, card assembly and handling, and initial system test and operation. Although important, much literature is available on the subject of infant mortality in integrated circuits and is beyond the scope of this application note.

Failure rate is the number of devices that will be expected to fail in a given period of time (such as, per million hours). The mean time between failure (MTBF) is the average time (in hours) that will be expected to elapse after a unit has failed before the next unit failure will occur. These two primary "units of measure" for device reliability are inversely related:

$$
\text { MTBF }=\frac{1}{\text { Failure Rate }}
$$

Although the "bathtub" curve plots the overall failure rate versus time, the useful failure rate can be defined as the percentage of devices that fail per-unit-time during the flat portion of the curve. This area, called the useful life, extends between t 1 and t 2 or from the end of infant mortality to the onset of wearout. The useful life may be as short as several years but usually extends for decades if adequate design margins are used in the development of a system.
Many factors influence useful life including: pressure, mechanical stress, thermal cycling, and electrical stress. However, die temperature during the device's useful life plays an equally important role in triggering the onset of wearout.

## FAILURE RATES vs TIME AND TEMPERATURE

The relationship between integrated circuit failure rates and time and temperature is a well established fact. The occurrence of these failures is a function which can be represented by the Arrhenius Model. Well validated and predominantly used for accelerated life testing of integrated circuits, the Arrhenius Model assumes the degradation of a performance parameter is linear with time and that MTBF is a function of temperature stress. The temperature dependence is an exponential function that defines the probability of occurrence. This results in a formula for expressing the lifetime or MTBF at a given temperature stress in relation to another MTBF at a different temperature. The ratio of these two MTBFs is called the acceleration factor $F$ and is defined by the following equation:

$$
\mathrm{F}=\frac{\mathrm{X} 1}{\mathrm{X} 2}=\exp \left[\frac{\mathrm{E}}{\mathrm{~K}}\left(\frac{1}{\mathrm{~T} 2}-\frac{1}{\mathrm{~T} 1}\right)\right]
$$

Where: $\mathrm{X} 1=$ Failure rate at junction temperature T 1
$\mathrm{X} 2=$ Failure rate at junction temperature T 2
$\mathrm{T}=$ Junction temperature in degrees Kelvin
$E=$ Thermal activation energy in electron volts (ev)
$K=$ Boltzman's constant

However, the dramatic acceleration effect of junction temperature (chip temperature) on failure rate is illustrated in a plot of the above equation for three different activation energies in Figure 2. This graph clearly demonstrates the importance of the relationship of junction temperature to device failure rate. For example, using the 0.99 ev line, a 30 degree rise in junction temperature, say from $130^{\circ} \mathrm{C}$ to $160^{\circ} \mathrm{C}$, results in a 10 to 1 increase in failure rate.


FIGURE 2. Failure Rate as a Function of Junction Temperature

## DEVICE THERMAL CAPABILITIES

There are many factors which affect the thermal capability of an integrated circuit. To understand these we need to understand the predominant paths for heat to transfer out of the integrated circuit package. This is illustrated by Figures 3 and 4.
Figure 3 shows a cross-sectional view of an assembled integrated circuit mounted into a printed circuit board.

Figure 4 is a flow chart showing how the heat generated at the power source, the junctions of the integrated circuit, flows from the chip to the ultimate heat sink, the ambient environment. There are two predominant paths. The'first is from the die to the die attach pad to the surrounding package material to the package lead frame to the printed circuit board and then to the ambient. The second path is from the package directly to the ambient air.

Improving the thermal characteristics of any stage in the flow chart of Figure 4 will result in an improvement in device thermal characteristics. However, grouping all these characteristics into one equation determining the overall thermal capability of an integrated circuit/package/environmental condition is possible. The equation that expresses this relationship is:

$$
T_{J}=T_{A}+P_{D}\left(\theta_{J A}\right)
$$

Where: $\quad T_{J}=$ Die junction temperature
$T_{A}=$ Ambient temperature in the vicinity of the device
$P_{D}=$ Total power dissipation (in watts)
$\theta_{\mathrm{JA}}=$ Thermal resistance junction-to-ambient
$\theta_{\mathrm{JA}}$, the thermal resistance from device junction-to-ambient temperature, is measured and specified by the manufacturers of integrated circuits. National Semiconductor utilizes special vehicles and methods to measure and monitor this parameter. All interface circuit data sheets specify the thermal characteristics and capabilities of the packages available for a given device under specific con-ditions-these paćkage power ratings directly relate to thermal resistance junction-to-ambient or $\theta_{\mathrm{JA}}$.

Although National provides these thermal ratings, it is critical that the end user understand how to use these numbers to improve thermal characteristics in the development of his system using interface components.


TLIF/5280.3
FIGURE 3. Integrated Circuit Soldered into a Printed Circuit Board (Cross-Sectional View)


FIGURE 4. Thermal Flow (Predominant Paths)

## DETERMINING DEVICE OPERATING JUNCTION TEMPERATURE

From the above equation the method of determining actual worst-case device operating junction temperature becomes straightforward. Given a package thermal characteristic, $\theta_{J A}$, worst-case ambient operating temperature, $\mathrm{T}_{\mathrm{A}}(\max )$, the only unknown parameter is device power dissipation, $\mathrm{P}_{\mathrm{D}}$. In calculating this parameter, the dissipation of the integrated circuit due to its own supply has to be considered, the dissipation within the package due to the external load must also be added. The power associated with the load in a dynamic (switching) situation must also be considered. For example, the power associated with an inductor or a capacitor in a static versus dynamic (say, 1 MHz ) condition is significantly different.

The junction temperature of a device with a total package power of 600 mW at $70^{\circ} \mathrm{C}$ in a package with a thermal resistance of $63^{\circ} \mathrm{C} / \mathrm{W}$ is $108^{\circ} \mathrm{C}$ :

$$
\mathrm{T}_{J}=70^{\circ} \mathrm{C}+\left(63^{\circ} \mathrm{C} / \mathrm{W}\right) \times(0.6 \mathrm{~W})=108^{\circ} \mathrm{C}
$$

The next obvious question is, how safe is $108^{\circ} \mathrm{C}$ ?

## MAXIMUM ALLOWABLE JUNCTION TEMPERATURES

What is an acceptable maximum operating junction temperature is in itself somewhat of a difficult question to answer. Many companies have established their own standards based on corporate policy. However, the semiconductor industry has developed some defacto standards based on the device package type. These have been well accepted as numbers that relate to reasonable (acceptable) device lifetimes, thus failure rates.
National Semiconductor has adopted these industry-wide standards. For devices fabricated in a molded package, the maximum allowable junction temperature is $150^{\circ} \mathrm{C}$. For these devices assembled in ceramic or cavity DIP packages, the maximum allowable junction temperature is $175^{\circ} \mathrm{C}$. The numbers are different because of the differences in package types. The thermal strain associated with the die package interface in a cavity package is much less than that exhibited in a molded package where the integrated circuit chip is in direct contact with the package material.

Let us use this new information and our thermal equation to construct a graph which displays the safe thermal (power) operating area for a given package type. Figure 5 is an example of such a graph. The end points of this graph are easily determined. For a 16-pin molded package, the maximum allowable temperature is $150^{\circ} \mathrm{C}$; at this point no power dissipation is allowable. The power capability at $25^{\circ} \mathrm{C}$ is 1.98 W as given by the following calculation:

$$
\mathrm{P}_{\mathrm{D}} @ 25^{\circ} \mathrm{C}=\frac{\mathrm{T}_{J}(\max )-\mathrm{T}_{\mathrm{A}}}{\theta_{\mathrm{JA}}}=\frac{150^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}}{63^{\circ} \mathrm{C} / \mathrm{W}}=1.98 \mathrm{~W}
$$

The slope of the straight line between these two points is minus the inversion of the thermal resistance. This is referred to as the derating factor.

$$
\text { Derating Factor }=-\frac{1}{\theta_{\mathrm{JA}}}
$$

As mentioned, Figure 5 is a plot of the safe thermal operating area for a device in a 16 -pin molded DIP. As long as the intersection of a vertical line defining the maximum ambient temperature $\left(70^{\circ} \mathrm{C}\right.$ in our previous example) and maximum device package power ( 600 mW ) remains below the maximum package thermal capability line the junction temperature will remain below $150^{\circ} \mathrm{C}$-the limit for a molded package. If the intersection of ambient temperature and package power fails on this line, the maximum junction temperature will be $150^{\circ} \mathrm{C}$. Any intersection that occurs above this line will result in a junction temperature in excess of $150^{\circ} \mathrm{C}$ and is not an appropriate operating condition.


FIGURE 5. Package Power Capability vs Temperature
The thermal capabilities of all interface circuits are expressed as a power capability at $25^{\circ} \mathrm{C}$ still air environment with a given derating factor. This simply states, for every degree of ambient temperature rise above $25^{\circ} \mathrm{C}$, reduce the package power capability stated by the derating factor which is expressed in $\mathrm{mW} /{ }^{\circ} \mathrm{C}$. For our example-a $\theta_{\mathrm{JA}}$ of $63^{\circ} \mathrm{C} / \mathrm{W}$ relates to a derating factor of $15.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$.

## FACTORS INFLUENCING PACKAGE THERMAL RESISTANCE

As discussed earlier, improving any portion of the two primary thermal flow paths will result in an improvement in overall thermal resistance junction-to-ambient. This section discusses those components of thermal resistance that can be influenced by the manufacturer of the integrated circuit. It also discusses those factors in the overall thermal resistance that can be impacted by the end user of the integrated circuit. Understanding these issues will go a long way in understanding chip power capabilities and what can be done to insure the best possible operating conditions and, thus, best overall reliability.

## Die Size

Figure 6shows a graph of our 16-pin DIP thermal resistance as a function of integrated circuit die size. Clearly, as the chip size increases the thermal resistance decreasesthis relates directly to having a larger area with which to dissipate a given power.

## Lead Frame Material

Figure 7 shows the influence of lead frame material (both die attach and device pins) on thermal resistance. This graph compares our same 16-pin DIP with a copper lead frame, a Kovar lead frame, and finally an Alloy 42 type lead frame-these are lead frame materials commonly used in the industry. Obviously the thermal conductivity of the lead frame material has a significant impact in package power capability. Molded interface circuits from National Semiconductor use the copper lead frame exclusively.

## Board vs Socket Mount

One of the major paths of dissipating energy generated by the integrated circuit is through the device leads. As a result of this, the graph of Figure 8 comes as no surprise. This compares the thermal resistance of our 16-pin package soldered into a printed circuit board (board mount) compared to the same package placed in a socket (socket mount). Adding a socket in the path between the PC board and the device adds another stage in the thermal flow path, thus increasing the overall thermal resistance. The thermal capabilities of National Semiconductor's interface circuits are specified assuming board mount conditions. If the devices are placed in a socket the thermal capabilities should be reduced by approximately $5 \%$ to $10 \%$.


FIGURE 6. Thermal Resistance vs Die Size


FIGURE 8. Thermal Resistance vs Board or Socket Mount

## Air Flow

When a high power situation exists and the ambient temperature cannot be reduced, the next best thing is to provide air flow in the vicinity of the package. The graph of Figure 9 illustrates the impact this has on thermal resist: ance. This graph plots the relative reduction in thermal resistance normalized to the still air condition for our 16-pin molded DIP. The thermal ratings on National Semiconductor's interface circuits data sheets relate to the still air environment.

## Other Factors

A number of other factors influence thermal resistance. The most important of these is using thermal epoxy in mounting ICs to the PC board and heat sinks. Generally these techniques are required only in the very highest of power applications.
Some confusion exists between the difference in thermal resistance junction-to-ambient ( $\theta_{J A}$ ) and thermal resistance junction-to-case ( $\theta_{\mathrm{Jc}}$ ). The best measure of actual junction temperature is the junction-to-ambient number since nearly all systems operate in an open air environment. The only situation where thermal resistance junc-tion-to-case is important is when the entire system is immersed in a thermal bath and the environmental temperature is indeed the case temperature. This is only used in extreme cases and is the exception to the rule and, for this reason, is not addressed in this application note.


FIGURE 7. Thermal Resistance vs Lead Frame Material


FIGURE 9. Thermal Resistance vs Air Flow

## NATIONAL SEMICONDUCTOR PACKAGE CAPABILITIES

Figures 10 and 11 show composite plots of the thermal characteristics of the most common package types in the National Semiconductor Interface Circuits product family. Figure 10 is a composite of the copper lead frame molded package. Figure 11 is a composite of the ceramic (cavity) DIP using poly die attach. These graphs represent board mount still air thermal capabilities. Another, and final, thermal resistance trend will be noticed in these graphs. As the number of device pins increase in a DIP the thermal resistance decreases. Referring back to the thermal flow chart, this trend should, by now, be obvious.

## RATINGS ON INTERFACE CIRCUITS DATA SHEETS

In conclusion, all National Semiconductor Interface Products define power dissipation (thermal) capability. This information can be found in the Absolute Maximum Ratings section of the data sheet. The thermal information shown in this application note represents average data for characterization of the indicated package. Actual thermal resistance can vary from $\pm 10 \%$ to $\pm 15 \%$ due to fluctuations in assembly quality, die shape, die thickness, distribution of heat sources on the die, etc. The numbers quoted in the interface data sheets reflect a $15 \%$ safety


FIGURE 10. Thermal Resistance vs Die Size vs Package Type (Molded Package)
margin from the average numbers found in this application note. Insuring that total package power remains under a specified level will guarantee that the maximum junction temperature will not exceed the package maximum.
The package power ratings are specified as a maximum power at $25^{\circ} \mathrm{C}$ ambient with an associated derating factor for ambient temperatures above $25^{\circ} \mathrm{C}$. It is easy to determine the power capability at an elevated temperature. The power specified at $25^{\circ} \mathrm{C}$ should be reduced by the derating factor for every degree of ambient temperature above $25^{\circ} \mathrm{C}$. For example, in a given product data sheet the following will be found:

| Maximum Power Dissipation* at $25^{\circ} \mathrm{C}$ |  |
| :--- | ---: |
| Cavity Package | 1509 mW |
| Molded Package | 1476 mW |

*Derate cavity package at $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$; derate molded package at $11.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.
If the molded package is used at a maximum ambient temperature of $70^{\circ} \mathrm{C}$, the package power capability is 945 mW .
$\begin{aligned} \mathrm{P}_{\mathrm{D}} @ 70^{\circ} \mathrm{C} & =1476 \mathrm{~mW}-\left(11.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\right) \times\left(70^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right) \\ & =945 \mathrm{~mW}\end{aligned}$ $=945 \mathrm{~mW}$

Cavity (J Package) DIP* Poly Die Attach Board Mount-Still Air


* Packages from 8 to 20 -pin 0.3 mil width 22-pin 0.4 mil width 24 to 48 -pin 0.6 mil width TL/F/5280.11

FIGURE 11. Thermal Resistance vs Die Size vs Package Type (Cavity Package)



## SECTIONS 13 THROUGH 20 FOR FUTURE EXPANSION IN SUPPLEMENT BOOKS

- 


## DEVICE

DM54/74S188, DM54/74S288
DM54/74S387, DM54/74S287
DM54/74S570, DM54/74S571, DM54/74S570A, DM54/74S571A, DM54/74S571B

DM54/74LS471
DM54/74S473, DM54/74S472, DM54/74S473A, DM54/74S472A, DM54/74S472B

DM54/74S475, DM54/74S474, DM54/74S475A, DM54/74S474A, DM54/74S474B

DM77/87SR474, DM77/87SR474B DM77/87SR476, DM77/87SR25, DM77/87SR476B, DM77/87SR25B DM54/74S572, DM54/74S573, DM54/74S572A, DM54/74S573A, DM54/74S573B
DM77/87S180, DM77/87S181, DM77/87S181A, DM77/87S280, DM77/87S281, DM77/87S281A DM77/87LS181

## DM77/87SR181

DM77/87S184, DM77/87S185, DM77/87S185A, DM77/87S185B DM77/87S190, DM77/87S191, DM77/87S290, DM77/87S291, DM77/87S190A, DM77/87S191A, DM77/87S290A, DM77/87S291A, DM77/87S190B, DM77/87S191B, DM77/87S290B, DM77/87S291B DM77/87S195A, DM77/87S195B DM77/87S321, DM77/87S421, DM77/87S321A, DM77/87S421A


DM76S64/DM86S64
DM76S128/DM86S128

DESCRIPTION
PAGE NUMBER

Introduction 21-3
Bipolar PROM Selection Guide 21-4
$(32 \times 8)$ 256-Bit TTL PROMs 21-6
$(256 \times 4)$ 1024-Bit TTL PROMs 21.8
$(512 \times 4)$ 2048-Bit TTL PROMs 21-10
$(256 \times 8)$ 2048-Bit TTL PROMs 21-12
$(512 \times 8)$ 4096-Bit TTL PROMs 21-14
$(512 \times 8), 4096$-Bit TTL PROMs 21-16
$(512 \times 8)$ 4k-Bit Registered TTL PROM 21-18
$(512 \times 8) 4 \mathrm{k}$-Bit Registered TTL PROM $21-20$
(1024 $\times 4$ ) 4096-Bit TTL PROMs $21-22$
(1024 $\times 8$ ) 8192-Bit TTL PROMs $21-24$
( $1024 \times 8$ ) 8192-Bit TTL PROMs 21-26
$(1024 \times 8) 8 \mathrm{k}$-Bit Registered TTL PROM $\quad 21-28$
$(2048 \times 4) 8192$-Bit TTL PROMs 21-30
$(2048 \times 8)$ 16,384-Bit TTL PROMs 21-32
(4096×4) 16,384-Bit TTL PROMs 21-34
$(4096 \times 8)$ 32,768-Bit TTL PROMs 21-36

Non-Registered PROM Programming Procedure 21-38
Registered PROM Programming Procedure 21-40
Standard Test Load 21.42
Switching Time Waveforms
Non-Registered PROMs $21-42$
Registered PROMs $21-42$
Key to Timing Diagram $21-42$
Approved Programmers for NSC PROMs 21-43
Quality Enhancement Programs for Bipolar Memory $\quad 21-43$
Bipolar Character Generator $\quad 21.44$
Bipolar Character Generator 21-55

## GENERAL

This generic Schottky PROM family by National Semiconductor makes available to the industry one of the widest selections in sizes and organizations. Four-bit wide PROMs are provided with 256 to 4096 words in pin compatible 16 and 18 pin dual-in-line packages. The 8 -bit wide devices range from 32 to 4096 words in a variety of packages. Being 'generic,' all PROMs share a common programming algorithm.

## TITANIUM-TUNGSTEN FUSES

National's new Programmable Read-Only Memories (PROMs) feature titanium-tungsten (Ti:W) fuse links designed to program efficiently with only 10.5 Volts applied. The high performance and reliability of these PROMs are the result of fabrication by a Schottky bipolar process, of which the titanium-tungsten metalization is an integral part, and the use of an on-chip programming circuit.

A major advantage of the titanium-tungsten fuse technology is the low programming voltage of the fuse links. At 10.5 Volts, this virtually eliminates the need for guard-ring devices and wide spacings required for other fuse technologies. Care is taken, however, to minimize voltage drops across the die and to reduce parasitics. The device is designed to ensure that worst-case fuse operating current is low enough for reliable long-term operation. The Darlington programming circuit is liberally designed to insure adequate power density for blowing the fuse links. The complete circuit design is optimized to provide high performance over the entire operating ranges of $V_{c c}$ and temperature.

## TESTABILITY

The Schottky PROM die includes extra rows and columns of fusable links for testing the programmability of each chip. These test fuses are placed at the worst-case chip locations to provide the highest possible confidence in the programming tests in the final product. A ROM pattern is also permanently fixed in the additional circuitry and coded to provide a parity check of input address levels. These and other test circuits are used to test for correct operation of the row and column-select circuits and functionality of input and enable gates. All test circuits are available at both wafer and assembled device levels to allow $100 \%$ functional and parametric testing at every stage of the test flow.

## RELIABILITY

As with all National products, the Ti:W PROMs are subjected to an on-going reliability evaluation by the Reliability Assurance Department. These evaluations employ accelerated life tests, including dynamic high-temperature operating life, temperature-humidity life, temperature cycling, and thermal shock. To date, nearly 7.4 million Schottky Ti:W PROM device hours have been logged, with samples in Epoxy B molded DIP (N-package) and CERDIP (J-package). Device performance in all package configurations is excellent.

## Bipolar PROM Selection Guide



*     - 24 Pin Narrow Dual Inline Package
** - Set up Time

| Size <br> (Bits) | Organization |  | $\begin{gathered} \text { DIP } \\ \text { (Pins) } \end{gathered}$ | Part Number | TAA (Max) in nS | TEA (Max) in nS | $\begin{gathered} \text { ICC } \\ (\operatorname{Max}) \text { in } \mathrm{mA} \end{gathered}$ | Temperature Celsius |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 8192 | $1024 \times 8$ | OC | 24 | DM77S180 | 75 | 35 | 170 | -55 to +125 |
|  | $1024 \times 8$ | TS | 24* | DM77S280 | 75 | 35 | 170 | -55 to +125 |
|  | $1024 \times 8$ | OC | 24 | DM87S180 | 55 | 30 | 170 | 0 to +70 |
|  | $1024 \times 8$ | TS | $24^{*}$ | DM87S280 | 55 | 30 | 170 | 0 to +70 |
|  | $1024 \times 8$ | OC | 24 | DM77S181 | 75 | 35 | 170 | -55 to +125 |
|  | $1024 \times 8$ | TS | 24* | DM77S281 | 75 | 35 | 170 | -55 to +70 |
|  | $1024 \times 8$ | OC | 24 | DM87S181 | 55 | 30 | 170 | 0 to +70 |
|  | $1024 \times 8$ | TS | 24* | DM87S281 | 55 | 30 | 170 | 0 to +70 |
|  | $1024 \times 8$ | TS | 24 | DM77LS181 | 175 | 70 | 100 | -55 to +125 |
|  | $1024 \times 8$ | TS | 24 | DM87LS181 | 120 | 50 | 100 | 0 to +70 |
|  | $1024 \times 8$ | TS | 24 | DM77S181A | 65 | 35 | 170 | -55 to +125 |
|  | $1024 \times 8$ | TS | 24 | DM87S181A | 45 | 30 | 170 | 0 to +70 |
|  | $1024 \times 8$ | REG. | 24* | DM77SR181 | $50^{* *}$ | 30 | 175 | -55 to +125 |
|  | $1024 \times 8$ | REG. | $24^{*}$ | DM87SR181 | 40** | 25 | 175 | 0 to +70 |
|  | $2048 \times 4$ | OC | 18 | DM77S184 | 75 | 35 | 140 | -55 to +125 |
|  | $2048 \times 4$ | OC | 18 | DM87S184 | 55 | 30 | 140 | 0 to +70 |
|  | $2048 \times 4$ | TS | 18 | DM.77S185 | 75 | 35 | 140 | -55 to +125 |
|  | $2048 \times 4$ | TS | 18 | DM87S185 | 55 | 30 | 140 | 0 to +70 |
|  | $2048 \times 4$ | TS | 18 | DM77S185A | 60 | 30 | 140 | -55 to +125 |
|  | $2048 \times 4$ | TS | 18 | DM87S185A | 45 | 25 | 140 | 0 to +70 |
|  | $2048 \times 4$ | TS | 18 | DM77S185B | 50 | 30 | 140 | -55 to +125 |
|  | $2048 \times 4$ | TS | 18 | DM87S185B | 35 | 25 | 140 | 0 to +70 |
| 16384 | $2048 \times 8$ | OC | 24 | DM77S190 | 80 | 40 | 175 | -55 to +125 |
|  | $2048 \times 8$ | TS | 24* | DM77S290 | 80 | 40 | 175 | -55 to +125 |
|  | $2048 \times 8$ | OC | 24 | DM87S190 | 65 | 30 | 175 | 0 to +70 |
|  | $2048 \times 8$ | TS | 24* | DM87S290 | 65 | 30 | 175 | 0 to +70 |
|  | $2048 \times 8$ | OC | 24 | DM77S191 | 80 | 40 | 175 | -55 to +125 |
|  | $2048 \times 8$ | TS | 24* | DM77S291 | 80 | 40 | 175 | -55 to +125 |
|  | $2048 \times 8$ | OC | 24 | DM87S191 | 65 | 30 | 175 | 0 to +70 |
|  | $2048 \times 8$ | TS | $24^{*}$ | DM87S291 | 65 | 30 | 175 | 0 to +70 |
|  | $2048 \times 8$ | TS | 24 | DM77S191A | 60 | 35 | 175 | -55 to +125 |
|  | $2048 \times 8$ | TS | 24 | DM87S191A | 45 | 30 | 175 | 0 to +70 |
|  | $2048 \times 8$ | TS | 24 | DM77S191B | 50 | 30 | 175 | -55 to +125 |
|  | $2048 \times 8$ | TS | 24 | DM87S191B | 35 | 25 | 175 | 0 to +70 |
|  | $4096 \times 4$ | TS | 20 | DM77S195A | 60 | 30 | 170 | -55 to +125 |
|  | $4096 \times 4$ | TS | 20 | DM87S195A | 45 | 25 | 170 | 0 to +70 |
|  | $4096 \times 4$ | TS | 20 | DM77S195B | 50 | 30 | 170 | -55 to +125 |
|  | $4096 \times 4$ | TS | 20 | DM87S195B | 35 | 25 | 170 | 0 to +70 |
|  | , |  |  |  |  |  |  |  |
| 32768 | $4096 \times 8$ | TS | 24 | DM77S321 | 65 | 35 | 185 | -55 to +125 |
|  | $4096 \times 8$ | TS | 24 | DM87S321 | 55 | 30 | 185 | 0 to +70 |
|  | $4096 \times 8$ | TS | $24^{*}$ | DM77S421 | 65 | 35 | 185 | -55 to +125 |
|  | $4096 \times 8$ | TS | $24^{*}$ | DM87S421 | 55 | 30 | 185 | 0 to +70 |

Supply Voltage (Note 2)
Input Voltage (Note 2)
Output Voltage (Note 2)
Storage Temperature
Lead Temperature (10 seconds)

* -- 24 Pin Narrow Dual Inline Package
** Set up Time


## Operating Conditions

Absolute Maximum Ratings (Note 1)

$$
\begin{array}{r}
-0.5 \text { to }+7.0 \mathrm{~V} \\
-1.2 \text { to }+5.5 \mathrm{~V} \\
-0.5 \text { to }+5.5 \mathrm{~V} \\
-65 \text { to }+150 \mathrm{C} \\
300 \mathrm{C}
\end{array}
$$

|  | Min | Max | Units |
| :--- | :---: | :---: | :---: |
|  |  |  |  |
| Supply Voltage $\left(\mathrm{V}_{\mathrm{CC}}\right)$ | 4.50 | 5.50 | V |
| $\quad$ Military | 4.75 | 5.25 | V |
| $\quad$ Commercial |  |  |  |
| Ambient Temperature ( $\mathrm{T}_{A}$ ) | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| $\quad$ Military | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Commercial | 0 | 0.8 | V |
| Logical ""' Input Voltage | 0.0 | 5.5 | V |

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values. Note 2: These limits do not apply during programming. For the programming ratings, refer to the programming instructions.

# DM54/74S188, DM54/74S288 (32 X 8) 256-Bit TTL PROMs 

## General Description

These Schottky memories are organized in the popular 32 words by 8 bits configuration. A memory enable input is provided to control the output states. When the device is enabled, the outputs represent the contents of the selected word. When disabled, the 8 outputs go to the "OFF" or high impedance state. The memories are available in both open-collector and TRI-STATE ${ }^{\circledR}$ versions.

PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions.

## Features

Advanced titanium-tungsten (Ti-W) fuses

- Schottky-clamped for high speed

Address access-22ns typ Enable access-15ns typ Enable recovery-15ns typ

- PNP inputs for reduced input loading
- All DC and AC parameters guaranteed over temperature
- Low voltage TRI-SAFE ${ }^{\text {™ }}$ programming

|  | Military | Commercial | Open- <br> Collector | TRI-STATE | Package |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DM74S188 |  | X | X |  | $\mathrm{N}, \mathrm{J}$ |
| DM74S288 |  | X |  | X | $\mathrm{N}, \mathrm{J}$ |
| DM54S188 | X |  | X |  | J |
| DM54S288 | X |  |  | X | J |

Block and Connection Diagram


## DC Electrical Characteristics (Note 3)

| Sym | Parameter | Conditions | DM54S188/288 |  |  | DM74S188/288 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| ILL | Input Load Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  | -80 | -250 |  | -80 | -250 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| $\mathrm{V}_{\text {OL }}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| $\mathrm{l}_{\mathrm{OZ}}$ | Output Leakage Current (Open-Collector Only) | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {CEX }}=2.4 \mathrm{~V}$ |  |  | 50 |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {CEX }}=5.5 \mathrm{~V}$ |  |  | 100 |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |  | -0.8 | -1.2 |  | -0.8 | -1.2 | V |
| $\mathrm{Cl}_{1}$ | Input Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25 \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| $\mathrm{Co}_{0}$ | Output Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25 \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs Off } \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| Icc | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max, Inputs Grounded All Outputs Open |  | 70 | 110 |  | 70 | 110 | mA |

TRI-STATE ${ }^{\oplus}$ Parameters

| los | Short Circuit Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} \\ & \text { (Note 4) } \end{aligned}$ | -20 |  | -70 | -20 |  | -70 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ioz | Output Leakage (TRI-STATE) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{~V}_{\mathrm{O}}=0.45 \text { to } 2.4 \mathrm{~V}$ <br> Chip Disabled |  |  | +50 |  |  | +50 | $\mu \mathrm{A}$ |
|  |  |  |  |  | -50 |  |  | -50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage High | $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |  |  | V |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-6.5 \mathrm{~mA}$ |  |  |  | 2.4 | 3.2 |  | V |

AC Electrical Characteristics (With Standard Load and Operating Conditions)

| Sym | Parameter | JEDEC Symbol | DM54S188/288 |  |  | DM74S188/288 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| TAA | Address Access Time | TAVQV |  | 22 | 45 |  | 22 | 35 | ns |
| TEA | Enable Access Time | TEVQV |  | 15 | 30 |  | 15 | 20 | ns |
| TER | Enable Recovery Time | TEXQX |  | 15 | 35 |  | 15 | 25 | ns |
| TZX | Output Enable Time | TEVQX |  | 15 | 30 |  | 15 | 20 | ns |
| TXZ | Output Disable Time | TEXQZ |  | 15 | 35 |  | 15 | 25 | ns |

Note 3: These limits apply over the entire operating range unless stated otherwise. All typical values are for $\mathrm{V}_{C C}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25 \mathrm{C}$.
Note 4: During los measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

# DM54/74S387, DM54/74S287 (256 X 4) 1024-Bit TTL PROMs 

## General Description

These Schottky memories are organized in the popular 256 words by 4 bits configuration. Memory enable inputs are provided to control the output states. When the device is enabled, the outputs represent the contents of the selected word. When disabled, the 4 outputs go to the "OFF" or high impedance state. The memories are available in both open-collector and TRI-STATE ${ }^{\circledR}$ versions.

PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions.

## Features

- Advanced titanium-tungsten (Ti-W) fuses
- Schottky-clamped for high speed Address access-35ns typ Enable access-15ns typ
Enable recovery-15ns typ
- PNP inputs for reduced input loading
- All DC and AC parameters guaranteed over temperature
- Low voltage TRI-SAFE ${ }^{\text {™ }}$ programming

|  | Military | Commercial | Open- <br> Collector | TRI-STATE | Package |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DM74S387 |  | X | X |  | $\mathrm{N}, \mathrm{J}$ |
| DM 44 S 287 |  | X |  | X | $\mathrm{N}, \mathrm{J}$ |
| DM 54 S 387 | X |  | X |  | J |
| DM54S287 | X |  |  | X | J |

## Block and Connection Diagram



Order Number;
DM74S387 J, DM74S287 J, DM54S387 J, DM54S287 J See NS Package J16A

Order Number;
DM74S387 N or DM74S287 N See NS Package N16A

| Sym | Parameter | Conditions | DM54S387/287 |  |  | DM74S387/287 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| ILL | Input Load Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  | -80 | -250 |  | -80 | -250 | $\mu \mathrm{A}$ |
| 1 IH | Input Leakage Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| VOL | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| loz | Output Leakage Current (Open-Collector Only) | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {CEX }}=2.4 \mathrm{~V}$ |  |  | 50 |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {CEX }}=5.5 \mathrm{~V}$ |  |  | 100 |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $\mathrm{V}_{C C}=\mathrm{Min}, \mathrm{l}_{\text {IN }}=-18 \mathrm{~mA}$ |  | -0.8 | -1.2 |  | -0.8 | -1.2 | V |
| $\mathrm{C}_{1}$ | Input Capacitance | $\begin{aligned} & V_{C C}=5.0, V_{I N}=2.0 \mathrm{~V} \\ & T_{A}=25 \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| $\mathrm{Co}_{0}$ | Output Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25 \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs Off } \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| Icc | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max, Inputs Grounded All Outputs Open |  | 80 | 130 |  | 80 | 130 | mA |

TRI-STATE ${ }^{®}$ Parameters

| los | Short Circuit Output Current | $\begin{aligned} & V_{O}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} \\ & \text { (Note 4) } \end{aligned}$ | -20 |  | -70 | -20 |  | -70 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| loz | Output Leakage (TRI-STATE) | $\mathrm{V}_{\mathrm{CC}}=\text { Max, } \mathrm{V}_{\mathrm{O}}=0.45 \text { to } 2.4 \mathrm{~V}$ <br> Chip Disabled |  |  | +50 |  |  | +50 | $\mu \mathrm{A}$ |
|  |  |  |  |  | -50 |  |  | -50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voitage High | $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |  |  | V |
|  |  | $\mathrm{l}_{\mathrm{OH}}=6.5 \mathrm{~mA}$ |  |  |  | 2.4 | 3.2 |  | V |

AC Electrical Characteristics (With Standard Load and Operating Conditions)

| Sym | Parameter | JEDEC Symbol | DM54S387/287 |  |  | DM74S387/287 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| TAA | Address Access Time | TAVQV |  | 35 | 60 |  | 35 | 50 | ns |
| TEA | Enable Access Time | TEVQV |  | 15 | 30 |  | 15 | 25 | ns |
| TER | Enable Recovery Time | TEXQX |  | 15 | 30 |  | 15 | 25 | ns |
| TZX | Output Enable Time | TEVQX |  | 15 | 30 |  | 15 | 25 | ns |
| TXZ | Output Disable Time | TEXQZ |  | 15 | 30 |  | 15 | 25 | ns |

Note 3: These limits apply over the entire operating range unless stated otherwise. All typical values are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25 \mathrm{C}$.
Note 4: During IOS measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

## DM54/74S570, DM54/74S571; DM54/74S570A, DM54/74S571A; DM54/74S571B (512 × 4) 2048-Bit TTL PROMs

## General Description

These Schottky memories are organized in the popular 512 words by 4 bits configuration. A memory enable input is provided to control the output states. When the device is enabled, the outputs represent the contents of the selected word. When disabled, the 4 outputs go to the "OFF" or high impedance state. The memories are available in both open-collector and TRI-STATE ${ }^{\circledR}$ versions.

PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions.

## Features

- Advanced titanium-tungsten (Ti-W) fuses
- Schottky-clamped for high speed Address access-30ns typ Enable access-15ns typ Enable recovery-15ns typ
- PNP inputs for reduced input loading
- All DC and AC parameters guaranteed over temperature
- Low voltage TRI-SAFE' ${ }^{\text {p }}$ programming

|  | Military | Commercial | Open- <br> Collector | TRI-STATE | Package |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DM74S570 |  | X | X |  | $\mathrm{N}, \mathrm{J}$ |
| DM74S571 |  | X |  | X | $\mathrm{N}, \mathrm{J}$ |
| DM54S570 | X |  | X |  | J |
| DM54S571 | X |  |  | X | J |

## Block and Connection Diagram



Order Number;
DM74S570 N or DM74S571 N
See NS Package N16A

Order Number;
DM74S570 J, DM74S571 J,
DM54S570 J, or DM54S571 J
See NS Package J16A



DC Electrical Characteristics (Note 3)

| Sym | Parameter | Conditions | DM54S570/571 |  |  | DM74S570/571 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| ILL | Input Load Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  | -80 | -250 |  | -80 | -250 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input Leakage Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{IOL}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{1 H}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| loz | Output Leakage Current | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {CEX }}=2.4 \mathrm{~V}$ |  |  | 50 |  |  | 50 | $\mu \mathrm{A}$ |
|  | (Open-Collector Only) | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {CEX }}=5.5 \mathrm{~V}$ |  |  | 100 |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $\mathrm{V}_{\text {CC }}=\mathrm{Min}, \mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  | -0.8 | -1.2 |  | -0.8 | -1.2 | V |
| $\mathrm{Cl}_{1}$ | Input Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25 \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| $\mathrm{C}_{0}$ | Output Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25 \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs Off } \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| Icc | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max, Inputs Grounded <br> All Outputs Open |  | 90 | 130 |  | 90 | 130 | mA |

TRI-STATE® Parameters

| los | Short Circuit Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} \\ & \text { (Note 4) } \end{aligned}$ | -20 |  | -70 | -20 |  | -70 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| l Oz | Output Leakage (TRI-STATE) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max, } \mathrm{V}_{\mathrm{O}}=0.45 \text { to } 2.4 \mathrm{~V} \\ & \text { Chip Disabled } \end{aligned}$ |  |  | +50 |  |  | +50 | $\mu \mathrm{A}$ |
|  |  |  |  |  | -50 |  |  | -50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage High | $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |  |  | V |
|  |  | $\mathrm{I}_{\mathrm{OH}}=6.5 \mathrm{~mA}$ |  |  |  | 2.4 | 3.2 |  | V |

AC Electrical Characteristics (With Standard Load and Operating Conditions)

| Sym | Parameter | JEDEC Symbol | DM54S570/571 |  |  | DM74S570/571 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| TAA | Address Access Time | TAVQV |  | 40 | 65 |  | 40 | 55 | ns |
| TEA | Enable Access Time | TEVQV |  | 20 | 35 |  | 20 | 30 | ns |
| TER | Enable Recovery Time | TEXQX |  | 20 | 35 |  | 20 | 30 | ns |
| TZX | Output Enable Time | TEVQX |  | 20 | 35 |  | 20 | 30 | ns |
| TXZ | Output Disable Time | TEXQZ |  | 20 | 35 |  | 20 | 30 | ns |

## AC Electrical Characteristics (With Standard Load and Operating Conditions)

| Sym | Parameter | JEDEC Symbol |  | DM54S571A, B/570A |  |  | DM74S571A, B/570A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| TAA | Address Access Time | TAVQV | 571A/570A |  | 30 | 60 |  | 30 | 45 | ns |
|  |  |  | 571B |  | 30 | 50 |  | 30 | 35 | ns |
| TEA | Enable Access Time | TEVQV |  |  | 15 | 35 |  | 15 | 25 | ns |
| TER | Enable Recovery Time | TEXQX |  |  | 15 | 35 |  | 15 | 25 | ns |
| TZX | Output Enable Time | TEVQX |  |  | 15 | 35 |  | 15 | 25 | ns |
| TXZ | Output Disable Time | TEXQZ |  |  | 15 | 35 |  | 15 | 25 | ns |

Note 3: These limits apply over the entire operating range unless stated otherwise. All typical values are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25 \mathrm{C}$.
Note 4: During IOS measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

## General Description

These Schottky memories are organized in the popular 256 words by 8 bits configuration. Memory enable inputs are provided to control the output states. When the device is enabled, the outputs represent the contents of the selected word. When disabled, the 8 outputs go to the "OFF" or high impedance state.

PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions.

## Bipolar PROMs

## Features

- Advanced titanium-tungsten (Ti-W) fuses
- Schottky-clamped for high speed

Address access-40ns typ
Enable access-15ns typ
Enable recovery-15ns typ

- PNP inputs for reduced input loading
- All DC and AC parameters guaranteed over temperature
[ Low voltage TRI-SAFE ${ }^{\text {™ }}$ programming

|  | Military | Commercial | Open- <br> Collector | TRI-STATE | Package |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| DM74LS471 |  | X |  | X | $\mathrm{N}, \mathrm{J}$ |
|  |  |  |  |  |  |
| DM54LS471 | X |  |  | X | J |

Block and Connection Diagram


Order Number;
Order Number;
DM74LS471 J
DM74LS471 N
DM54LS471 J,
See NS Package N20A

## DC Electrical Characteristics (Note 3)

| Sym | Parameter | Conditions | DM54LS471 |  |  | DM74LS471 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| ILL | Input Load Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  | -80 | -250 |  | -80 | -250 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}_{\mathrm{H}}$ | Input Leakage Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |  | -0.8 | -1.2 |  | -0.8 | -1.2 | V |
| $\mathrm{Cl}_{1}$ | Input Capacitance | $\begin{aligned} & V_{C C}=5.0, V_{I N}=2.0 \mathrm{~V} \\ & T_{A}=25 \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| $\mathrm{C}_{0}$ | Output Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25 \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs Off } \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| ICC | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max, Inputs Grounded All Outputs Open |  | 75 | 100 |  | 75 | 100 | mA |

TRI-STATE ${ }^{\circledR}$ Parameters

| los | Short Circuit Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=\mathrm{OV}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} \\ & \text { (Note 4) } \end{aligned}$ | -20 |  | -70 | -20 |  | -70 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ioz | Output Leakage (TRI-STATE) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{~V}_{\mathrm{O}}=0.45 \text { to } 2.4 \mathrm{~V} \\ & \text { Chip Disabled } \end{aligned}$ |  |  | +50 |  |  | +50 | $\mu \mathrm{A}$ |
|  |  |  |  |  | -50 |  |  | -50 | $\mu \mathrm{A}$ |
| VOH | Output Voltage High | $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |  |  | V |
|  |  | $\mathrm{IOH}=6.5 \mathrm{~mA}$ |  |  |  | 2.4 | 3.2 |  | V |

AC Electrical Characteristics (With Standard Load and Operating Conditions)

| Sym | Parameter | JEDEC Symbol | DM54LS471 |  |  | DM74LS471 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| TAA | Address Access Time | TAVQV |  | 45 | 70 |  | 40 | 60 | ns |
| TEA | Enable Access Time | TEVQV |  | 15 | 35 |  | 15 | 30 | ns |
| TER | Enable Recovery Time | TEXQX |  | 15 | 35 |  | 15 | 30 | ns |
| TZX | Output Enable Time | TEVQX |  | 15 | 35 |  | 15 | 30 | ns |
| TXZ | Output Disable Time | TEXQZ |  | 15 | 35 |  | 15 | 30 | ns |

Note 3: These limits apply over the entire operating range unless stated otherwise. All typical values are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25 \mathrm{C}$.
Note 4: During los measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

# DM54/74S473, DM54/74S472; DM54/74S473A, DM54/74S472A; DM54/74S472B $(512 \times 8)$ 4096-Bit TTL PROMs 

## General Description

These Schottky memories are organized in the popular 512 words by 8 bits configuration. A memory enable input is provided to control the output states. When the device is enabled, the outputs represent the contents of the selected word. When disabled, the 8 outputs go to the "OFF" or high impedance state. The memories are available in both open-collector and TRI-STATE® versions.

PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions.

## Features

Advanced titanium-tungsten (Ti-W) fuses

- Schottky-clamped for high speed

Address access-25ns typ
Enable access-15ns typ
Enable recovery-15ns typ

- PNP inputs for reduced input loading
- All DC and AC parameters guaranteed over temperature
- Low voltage TRI-SAFE ${ }^{\text {™ }}$ programming

|  | Military | Commercial | Open- <br> Collector | TRI-STATE | Package |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DM74S473 |  | X | X |  | $\mathrm{N}, \mathrm{J}$ |
| DM74S472 |  | X |  | X | $\mathrm{N}, \mathrm{J}$ |
| DM54S473 | X |  | X |  | J |
| DM54S472 | X |  |  | X | J |

Block and Connection Diagram


Order Number;
DM74S473 J, DM74S472 J,
DM54S473 J, or DM54S472 J
See NS Package J20B

DC Electrical Characteristics (Note 3)

| Sym | Parameter | Conditions | DM54S473/472 |  |  | DM74S473/472 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| IIL | Input Load Current | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  | -80 | -250 |  | -80 | -250 | $\mu \mathrm{A}$ |
| $I_{1 H}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| loz | Output Leakage Current (Open-Collector Only) | $\mathrm{V}_{C C}=\mathrm{Max}, \mathrm{V}_{\text {CEX }}=2.4 \mathrm{~V}$ |  |  | 50 |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {CEX }}=5.5 \mathrm{~V}$ |  |  | 100 |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |  | -0.8 | -1.2 |  | -0.8 | -1.2 | V |
| $\mathrm{C}_{1}$ | Input Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0, \mathrm{~V}_{I N}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25 \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| $\mathrm{C}_{0}$ | Output Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{O}=2.0 \mathrm{~V} \\ & T_{A}=25 \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs Off } \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| ICC | Power Supply Current | $V_{C C}=$ Max, Inputs Grounded All Outputs Open |  | 110 | 155 |  | 110 | 155 | mA |

## TRI-STATE ${ }^{\circledR}$ Parameters

| IOS | Short Circuit <br> Output Current | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max}$ <br> (Note 4) | -20 | -70 | -20 |  | -70 | mA |  |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ioz | Output Leakage <br> (TRI-STATE) | $\mathrm{V}_{\mathrm{CC}}=$ Max, $\mathrm{V}_{\mathrm{O}}=0.45$ to 2.4V <br> Chip Disabled |  |  | +50 |  |  | +50 | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output Voltage High | $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ |  | -50 |  |  | -50 | $\mu \mathrm{~A}$ |  |
|  | $\mathrm{I}_{\mathrm{OH}}=6.5 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |  |  | V |  |

AC Electrical Characteristics (With Standard Load and Operating Conditions)

| Sym | Parameter | JEDEC'Symbol | DM54S473/472 |  |  | DM74S473/472 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| TAA | Address Access Time | TAVQV |  | 40 | 75 |  | 40 | 60 | ns |
| TEA | Enable Access Time | TEVQV |  | 15 | 35 |  | 15 | 30 | ns |
| TER | Enable Recovery Time | TEXQX |  | 15 | 35 |  | 15 | 30 | ns |
| TZX | Output Enable Time | TEVQX |  | 15 | 35 |  | 15 | 30 | ns |
| TXZ | Output Disable Time | TEXQZ |  | 15 | 35 |  | 15 | 30 | ns |

AC Electrical Characteristics (With Standard Load and Operating Conditions)

| Sym | Parameter | JEDEC Symbol |  | DM54S473A/472A, B |  |  | DM74S473A/472A, B |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| TAA | Address Access Time | TAVQV | 473A/472A |  | 25 | 60 |  | 25 | 45 | ns |
|  |  |  | 472B |  | 25 | 50 |  | 25 | 35 | ns |
| TEA | Enable Access Time | TEVQV | 473A/472A |  | 15 | 35 |  | 15 | 30 | ns |
|  |  |  | 472B |  | 15 | 35 |  | 15 | 25 | ns |
| TER | Enable Recovery Time | TEXQX | 473A/472A |  | 15 | 35 |  | 15 | 30 | ns |
|  |  |  | 472B |  | 15 | 35 |  | 15 | 25 | ns |
| TZX | Output Enable Time | TEVQX | 473A/472A |  | 15 | 35 |  | 15 | 30 | ns |
|  |  |  | 472B |  | 15 | 35 |  | 15 | 25 | ns |
| TXZ | Output Disable Time | TEXQZ | 473A/472A |  | 15 | 35 |  | 15 | 30 | ns |
|  |  |  | 472B |  | 15 | 35 |  | 15 | 25 | ns |

[^58]
# DM54/74S475, DM54/74S474; DM54/74S475A, DM54/74S474A; DM54/74S474B $(512 \times 8)$ 4096-Bit TTL PROMs 

## General Description

These Schottky memories are organized in the popular 512 words by 8 bits configuration. Memory enable inputs are provided to control the output states. When the device is enabled, the outputs represent the contents of the selected word. When disabled, the 8 outputs go to the "OFF" or high impedance state. The memories are available in both open-collector and TRI-STATE® versions.

PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions.

## Features

- Advanced titanium-tungsten (Ti-W) fuses
- Schottky-clamped for high speed

Address access-25ns typ
Enable access-15ns typ
Enable recovery-15ns typ

- PNP inputs for reduced input loading
- All DC and AC parameters guaranteed over temperature
- Low voltage TRI-SAFEw programming

|  | Milltary | Commercial | Open- <br> Collector | TRI-STATE | Package |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DM74S475 |  | X | X |  | $\mathrm{N}, \mathrm{J}$ |
| DM74S474 |  | X |  | X | $\mathrm{N}, \mathrm{J}$ |
| DM54S475 | X |  | X |  | J |
| DM54S474 | X |  |  | X | J |

## Block and Connection Diagram



Order Number:
DM74S475 J, DM74S474 J.
DM54S475 J, or DM54S474 J
See NS Package J24A

Order Number:
DM74S475 N or DM74S474 N
See NS Package N24A

## DC Electrical Characteristics (Note 3)

| Sym | Parameter | Conditions | DM54S475/474 |  |  | DM74S475/474 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| ILL | Input Load Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} \mathrm{V}_{\mathrm{IN}}=0.45 \mathrm{~V}$ |  | -80 | -250 |  | -80 | -250 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | Input Leakage Current | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{IOL}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| loz | Output Leakage Current (Open-Collector Only) | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {CEX }}=2.4 \mathrm{~V}$ |  |  | 50 |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {CEX }}=5.5 \mathrm{~V}$ |  |  | 100 |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\text {IN }}=-18 \mathrm{~mA}$ |  | -0.8 | -1.2 |  | -0.8 | -1.2 | V |
| $\mathrm{C}_{1}$ | Input Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25 \mathrm{C}, 1 \mathrm{MHz} \\ & \hline \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| $\mathrm{C}_{0}$ | Output Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25 \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs Off } \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| Icc | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max, Inputs Grounded All Outputs Open |  | 115 | 170 |  | 115 | 170 | mA |
| TRI-STATE® Parameters |  |  |  |  |  |  |  |  |  |
| Ios | Short Circuit Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=\mathrm{OV}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} \\ & \text { (Note 4) } \end{aligned}$ | -20 |  | -70 | -20 |  | -70 | mA |
| loz | Output Leakage (TRI-STATE) | $\mathrm{V}_{\mathrm{CC}}=$ Max, $\mathrm{V}_{\mathrm{O}}=0.45$ to 2.4 V |  |  | +50 |  |  | +50 | $\mu \mathrm{A}$ |
|  |  | Chip Disabled |  |  | -50 |  |  | -50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage High | $\mathrm{l}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 2.4 | 3.2 . |  |  |  |  | V |
|  |  | $\mathrm{IOH}=6.5 \mathrm{~mA}$ |  |  |  | 2.4 | 3.2 |  | V |

AC Electrical Characteristics (With Standard Load and Operating Conditions)

| Sym | Parameter | JEDEC Symbol | DM54S475/474 |  |  | DM74S475/474 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| TAA | Address Access Time | TAVQV |  | 40 | 75 |  | 40 | 65 | ns |
| TEA | Enable Access Time | TEVQV |  | 20 | 40 |  | 20 | 35 | ns |
| TER | Enable Recovery Time | TEXQX |  | 20 | 40 |  | 20 | 35 | ns |
| TZX | Output Enable Time | TEVQX |  | 20 | 40 |  | 20 | 35 | ns |
| TXZ | Output Disable Time | TEXQZ |  | 20 | 40 |  | 20 | 35 | ns |

AC Electrical Characteristics (With Standard Load and Operating Conditions)

| Sym | Parameter | JEDEC Symbol |  | DM54S475A/474A, B |  |  | DM74S475A/474A, B |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| TAA | Address Access Time | TAVQV | 475A/474A |  | 25 | 60 |  | 25 | 45 | ns |
|  |  |  | 474B |  | 25 | 50 |  | 25 | 35 | ns |
| TEA | Enable Access Time | TEVQV |  |  | 15 | 35 |  | 15 | 25 | ns |
| TER | Enable Recovery Time | TEXQX |  |  | 15 | 35 |  | 15 | 25 | ns |
| TZX | Output Enable Time | TEVQX |  |  | 15 | 35 |  | 15 | 25 | ns |
| TXZ | Output Disable Time | TEXQZ |  |  | 15 | 35 |  | 15 | 25 | ns |

Note 3: These limits apply over the entire operating range unless stated otherwise. All typical values are for $V_{C C}=5.0 \mathrm{~V}$ and $T_{A}=25 C$.
Note 4: During IOS measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

# DM77I87SR474, DM77/87SR474B (512 $\times 8$ ) 4k-Bit Registered TTL PROM 

## General Description

The DM77/87SR474 is an electrically programmable Schottky TTL read-only memory with D-type, masterslave registers on-chip. This device is organized as 512 words by 8 -bits and is available in the TRI-STATE® output version. Designed to optimize system performance, this device also substantially reduces the cost and size of pipelined microprogrammed systems and other designs wherein accessed PROM data is temporarily stored in a register. The DM77/87SR474 also offers maximal flexibility for memory expansion and data bus control by providing both synchronous and asynchronous output enables. All outputs will go into the "OFF" state if the synchronous chip enable ( $\overline{\mathrm{GS}}$ ) is high before the rising edge of the clock, or if the asynchronous chip enable $(\bar{G})$ is held high. The outputs are enabled when $\overline{\mathrm{GS}}$ is brought low before the rising edge of the clock and $\bar{G}$ is held low. The $\overline{\mathrm{GS}}$ flip-flop is designed to power up to the "OFF" state with the application of $V_{\mathrm{CC}}$.
Data is read from the PROM by first applying an address to inputs A0-A8. During the setup time the output of the array is loaded into the master flip-flop of the data register. During the rising edge (low to high transition) of the clock, the data is then transferred to the slave of the flipflop and will appear on the output if the output is enabled. Following the rising edge clock transition the addresses and synchronous chip enable can be removed and the output data will remain stable.

TRI-STATE ${ }^{\text {® }}$ is a registered trademark of National Semiconductor Corp. TRI-SAFETM is a trademark of National Semiconductor Corp.

The DM77/87SR474 also features an initialize function, $\overline{\mathrm{INIT}}$. The initialize function provides the user with an extra word of programmable memory which is accessed with single pin control by applying a low on INIT. The initialize function is synchronous and is loaded into the output register on the next rising edge of the clock. The unprogrammed state of the INIT is all lows, providing a CLEAR function when not programmed.

PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions. Once programmed, it is impossible to go back to a low.

## Features

- On-chip, edge-triggered registers
- Synchronous and asynchronous enables for word expansion
- Programmable synchronous register INITIALIZE
- 24-pin, 300 mil thin-dip package
- 35 ns address setup and 20 ns clock to output for maximum system speed
- Highly reliable, titanium tungsten fuses
- TRI-STATE outputs
- Low voltage TRI-SAFE ${ }^{T M}$ programming
- All parameters guaranteed over temperature
- Pinout compatible with DM77SR181 ( $1 \mathrm{k} \times 8$ ) Registered PROM for future expansion


## Block and Connection Diagrams




Order Number DM77SR474J,
DM87SR474J, DM87SR474N, DM77SR474BJ, DM87SR474BJ or DM87SR474BN
See NS Package J24F or N24C

## DC Electrical Characteristics <br> (Note 3)

| Symbol | Parameter | Conditions | DM77SR474 |  |  | DM87SR474 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $1 / 1$ | Input Load Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}^{\text {, }}$, $\mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  | -80 | -250 |  | -80 | -250 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input Leakage Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{1 \text { IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| $\mathrm{V}_{\text {OL }}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | V , |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| $\mathrm{l}_{\mathrm{Oz}}$ | Output Leakage Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {CEX }}=2.4 \mathrm{~V}$ |  |  | 50 |  |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{l}_{\text {IN }}=-18 \mathrm{~mA}$ |  | -0.8 | -1.2 |  | -0.8 | -1.2 | V |
| $C_{1}$ | Input Capacitance | $\begin{aligned} & V_{C C}=5.0, V_{I N}=2.0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| $\mathrm{Co}_{0}$ | Output Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs Off } \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| Icc | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., Inputs Grounded All Outputs Open |  | 135 | 185 |  | 135 | 185 | mA |
| TRI-STATE Parameters |  |  |  |  |  |  |  |  |  |
| los | Short Circuit Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\text { Max. } \\ & \text { (Note 4) } \end{aligned}$ | -20 |  | -70 | -20 |  | -70 | mA |
| loz | Output Leakage (TRI-STATE) | $\mathrm{V}_{\mathrm{CC}}=\text { Max., } \mathrm{V}_{\mathrm{O}}=0.45 \text { to } 2.4 \mathrm{~V}$ <br> Chip Disabled | -50 |  | +50 | -50 |  | +50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage High | $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |  |  | V |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-6.5 \mathrm{~mA}$ |  |  |  | 2.4 | 3.2 |  | V |

Note 3: These limits apply over the entire operating range unless stated otherwise. All typical values are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 4: During los measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

## Switching Characteristics

| Symbol | Parameter |  |  | DM77SR474 |  |  | DM87SR474 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $t_{\text {S(A) }}$ | Address to CLK (High) Setup Time | SR474 |  | 55 | 20 |  | 50 | 20 |  | ns |
|  |  | SR474 |  | 40 | 20 |  | 35 | 20 |  |  |
| $\mathrm{t}_{\mathrm{H}(\mathrm{A})}$ | Address to CLK (High) Hold Time |  |  | 0 | -5 |  | 0 | -5 |  | ns |
| $\mathrm{t}_{\text {S(INIT) }}$ | INIT to CLK (High) Setup Time |  |  | 30 | 20 |  | 25 | 20 |  | ns |
| $\mathrm{t}_{\mathrm{H}(\mathrm{INIT})}$ | INIT to CLK (High) Hold Time |  |  | 0 | -5 |  | 0 | -5 |  | ns |
| $\mathrm{t}_{\text {PHL(CLK) }}$ | Delay from CLK (High) to Output (High or Low) |  | SR474 |  | 15 | 30 |  | 15 | 27 | ns |
| $\mathrm{t}_{\text {PLLH(CLK }}$ |  |  | SR474B |  | 15 | 25 |  | 15 | 20 |  |
| $\mathrm{t}_{\text {WH(CLK) }}$ $t_{\text {WL(CLK) }}$ | CLK Width (High or Low) |  |  | 25 | 13 |  | 20 | 13 |  | ns |
| ${ }^{\text {S }}$ ( $\overline{\mathrm{GS}}$ ) | $\overline{\mathrm{GS}}$ to CLK (High) Setup Time |  |  | 10 | 0 |  | 10 | 0 |  | ns |
| $\mathrm{t}_{\mathrm{H}(\overline{\mathrm{GS}})}$ | $\overline{\mathrm{GS}}$ to CLK (High) Hold Time |  |  | 5 | 0 |  | 5 | 0 |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PZL}(\mathrm{CLK}} \\ & \left.\mathrm{t}_{\mathrm{PZH}(\mathrm{CLK}}\right) \end{aligned}$ | Delay from CLK (High) to Output Active (High or Low) |  |  |  | 20 | 35 |  | 20 | 30 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PZL}(\overline{\mathrm{G}})} \\ & \mathrm{t}_{\mathrm{PZH}(\overline{\mathrm{G}})} \end{aligned}$ | Delay from $\overline{\mathrm{G}}$ (Low) to Output Active (High or Low) |  |  |  | 15 | 30 |  | 15 | 25 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLZ}(\mathrm{CLK})} \\ & \left.\mathrm{t}_{\mathrm{PHZ}(\mathrm{CLK}}\right) \end{aligned}$ | Delay from CLK (High) to Output Inactive (TRI-STATE) |  |  |  | 20 | 35 |  | 20 | 30 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLZZ}(\overline{\mathrm{G}})} \\ & \mathrm{t}_{\mathrm{PHZ}(\overline{\mathrm{G}})} \end{aligned}$ | Delay from $\overline{\mathrm{G}}$ (Low) to Output Inactive (TRI-STATE) |  |  |  | 15 | 30 |  | 15 | 25 | ns |

## General Description

The DM77/87SR476 is an electrically programmable Schottky TTL read-only memory with D-type, masterslave registers on-chip. This device is organized as 512 words by 8 -bits and is available in the TRI-STATE ${ }^{\oplus}$ output version. Designed to optimize system performance, this device also substantially reduces the cost and size of pipelined microprogrammed systems and other designs wherein accessed PROM data is temporarily stored in a register. The DM77/87SR476 also offers maximal flexibility for memory expansion and data bus control by providing both synchronous and asynchronous output enables. All outputs will go into the "OFF" state if the synchronous chip enable ( $\overline{\mathrm{GS}}$ ) is high before the rising edge of the clock, or if the asynchronous chip enable ( $\overline{\mathrm{G}}$ ) is held high. The outputs are enabled when $\overline{\mathrm{GS}}$ is brought low before the rising edge of the clock and $\overline{\mathrm{G}}$ is held low. The $\overline{\mathrm{GS}}$ flip-flop is designed to power up to the "OFF" state with the application of $\mathrm{V}_{\mathrm{CC}}$.

Data is read from the PROM by first applying an address to inputs A0-A8. During the setup time the output of the array is loaded into the master flip-flop of the data register. During the rising edge (low to high transition) of the clock, the data is then transferred to the slave of the flipflop and will appear on the output if the output is enabled. Following the rising edge clock transition the addresses and synchronous chip enable can be removed and the output data will remain stable.

The DM77SR476 also features an initialize function, $\overline{\text { INIT. }}$
TRI•STATE ${ }^{\oplus}$ is a registered trademark of National Semiconductor Corp. TRI•SAFETM is a trademark of National Semiconductor Corp.

The initialize function provides the user with an extra word of programmable memory which is accessed with single pin control by applying a low on INIT. The initialize function is asynchronous and is loaded into the output register when INIT is brought low. The unprogrammed state of the INIT is all lows, which makes it compatible with the CLEAR function on the AM27S25. $\overline{\mathrm{PS}}$ loads ones into the output registers when brought low.
PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions. Once programmed, it is impossible to go back to a low.

## Features

- Functionally compatible with AM27S25
- On-chip, edge-triggered registers
- Synchronous and asynchronous enables for word expansion
- Programmable asynchronous INITIALIZE (SR476 only)
- 24-pin, 300 mil thin-dip package
- 35 ns address setup and 20 ns clock to output for maximum system speed
- Highly reliable, titanium tungsten fuses
- TRI-STATE outputs
- Low voltage TRI-SAFE ${ }^{T M}$ programming
- All parameters guaranteed over temperature
- Preset input


## Block and Connection Diagrams




* $\overline{\text { CLR }}$ only on DM77187SR25 Tul590

Order Number DM77SR476J, DM77SR25J, DM77/87SR476N, DM77/87SR25N, DM77SR476BJ, DM77SR25BJ, DM77/87SR476BN or DM77187SR25BN See NS Package J24F or N24C

DC Electrical Characteristics (Note 3)

| Symbol | Parameter | Conditions | $\begin{gathered} \text { DM77SR476, 476B } \\ \text { DM77SR25, 25B } \\ \hline \end{gathered}$ |  |  | $\begin{gathered} \hline \text { DM87SR476, 476B } \\ \text { DM87SR25, 25B } \\ \hline \end{gathered}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $1 / 1$ | Input Load Current | $\mathrm{V}_{C C}=$ Max., $\mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  | -80 | -250 |  | -80 | -250 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | Input Leakage Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| $\mathrm{V}_{\text {OL }}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{1 H}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| $\mathrm{l}_{\mathrm{Oz}}$ | Output Leakage Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {CEX }}=2.4 \mathrm{~V}$ |  |  | 50 |  |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{l}_{\text {IN }}=-18 \mathrm{~mA}$ |  | -0.8 | -1.2 |  | -0.8 | -1.2 | V |
| $\mathrm{Cl}_{1}$ | Input Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0, \mathrm{~V}_{1 \mathrm{~N}}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| $\mathrm{C}_{0}$ | Output Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs Off } \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| Icc | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., Inputs Grounded All Outputs Open |  | 135 | 185 |  | 135 | 185 | mA |

## TRI-STATE Parameters

| los, | Short Circuit Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\text { Max. } \\ & \text { (Note 4) } \end{aligned}$ | -20 |  | -70 | -20 |  | -70 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| loz | Output Leakage (TRI-STATE) | $V_{C C}=\text { Max., } V_{O}=0.45 \text { to } 2.4 \mathrm{~V}$ <br> Chip Disabled | -50 |  | +50 | -50 |  | +50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage High | $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |  |  | V |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-6.5 \mathrm{~mA}$ |  |  |  | 2.4 | 3.2 |  | V |

Note 3: These limits apply over the entire operating range unless stated otherwise. All typical values are for $V_{C C}=5.0 \mathrm{~V}$ and $T_{A}=25^{\circ} \mathrm{C}$.
Note 4: During los measurement, only one output at a time should be grounded. Permanent damage may otherwise result.
Switching Characteristics

| Symbol | Parameter |  | $\begin{aligned} & \text { DM77SR476, 476B } \\ & \text { DM77SR25, 25B } \end{aligned}$ |  |  | DM87SR476, 476B DM87SR25, 25B |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $\mathrm{t}_{\text {S(A) }}$ | Address to CLK (High) Setup Time | SR476, SR25 | 55 | 20 |  | 50 | 20 |  | ns |
|  |  | SR476B, SR25B | 40 | 20 |  | 35 | 20 |  |  |
| $t_{H(A)}$ | Address to CLK (High) Hold Time |  | 0 | -5 |  | 0 | -5 |  | ns |
| $\mathrm{t}_{\text {PHLICLK }}$ | Delay from CLK (High) to Output | SR476, SR25 |  | 15 | 30 |  | 15 | 27 | ns |
| $\mathrm{t}_{\text {PLHICLK }}$ ) | (High or Low) | SR476B, SR25B |  | 15 | 25 |  | 15 | 20 |  |
| $\mathrm{t}_{\text {WH(CLK) }}$ $t_{\text {WL(CLK) }}$ | CLK Width (High or Low) |  | 25 | 13 |  | 25 | 13 |  | ns |
| $\mathrm{t}_{\mathrm{S}(\overline{\mathrm{GS}})}$ | $\overline{\text { GS }}$ to CLK (High) Setup Time |  | 10 | 0 |  | 10 | 0 |  | ns |
| $\mathrm{t}_{\mathrm{H}(\overline{\mathrm{GS}})}$ | $\overline{\mathrm{GS}}$ to CLK (High) Hold Time |  | 5 | 0 |  | 5 | 0 |  | ns |
| $\mathrm{t}_{\text {PLH(PS) }}$ | Delay from $\overline{\text { PS }}$ (Low) to Output (High) |  |  | 20 | 30 |  | 20 | 25 | ns |
| $\mathrm{t}_{\text {PLH( }}$ (NTT) $\mathrm{t}_{\mathrm{PHL}}(\overline{\mathrm{INIT}})$ | Delay from $\overline{\text { INIT }}$ (Low) to Output (Low or High) |  |  | 20 | 30 |  | 20 | 25 | ns |
| $\mathrm{t}_{\text {WL }}(\overline{\text { PS }}$ ) | $\overline{\text { PS }}$ Pulse Width (Low) |  | 15 | 10 |  | 15 | 10 |  | ns |
| $\mathrm{t}_{\text {WLIINIT }}$ | INIT Pulse Width (Low) |  | 15 | 10 |  | 15 | 10 |  |  |
| $\mathrm{t}_{\mathrm{s}(\overline{\mathrm{PS}})}$ | $\overline{\text { PS Recovery (High) to CLK (High) }}$ |  | 25 | 10 |  | 20 | 10 |  | ns |
| $\mathrm{t}_{\text {S }}$ (INIT) | $\overline{\text { INIT }}$ Recovery (High) to CLK (High) |  | 25 | 10 |  | 20 | 10 |  | ns |
| $t_{\text {PZL(CLK) }}$ $t_{\text {PZH(CLK) }}$ | Delay from CLK (High) to Active Output (High or Low) |  |  | 20 | 35 |  | 20 | 30 | ns |
|  | Delay from $\overline{\mathrm{G}}$ (Low) to Active Output (Low or High) |  |  | 15 | 30 |  | 15 | 25 | ns |
| $t_{\text {PLZ(CLK) }}$ $\mathrm{t}_{\mathrm{PHZ}(\mathrm{CLK})}$ | Delay from CLK (High) to Inactive Output (TRI-STATE) |  |  | 20 | 35 |  | 20 | 30 | ns |
| $\begin{aligned} & t_{\text {tLLZ }} \mathrm{t}_{\mathrm{PH}}(\overline{\mathrm{G}}) \end{aligned}$ | Delay from $\overline{\mathrm{G}}$ (High) to Inactive Output (TRI-STATE) |  |  | 15 | 30 |  | 15 | 25 | ns |

# DM54/74S572, DM54/74S573; DM54/74S572A, DM54/74S573A; DM54/74S573B <br> (1024 $\times 4$ 4) 4096-Bit TTL PROMs 

## General Description

These Schottky memories are organized in the popular 1024 words by 4 bits configuration. Memory enable inputs are provided to control the output states. When the device is enabled, the outputs represent the contents of the selected word. When disabled, the 4 outputs go to the "OFF" or high impedance state. The memories are available in both open-collector and TRI-STATE® versions.

PROMs are shipped from the factory with lows in all locations. A high may be programmed inta any selected location by following the programming instructions.

## Features

- Advanced titanium-tungsten (Ti-W) fuses
- Schottky-clamped for high speed

Address access-25ns typ
Enable access-15ns typ
Enable recovery-15ns typ

- PNP inputs for reduced input loading
- All DC and AC parameters guaranteed over temperature
- Low voltage TRI-SAFE ${ }^{\text {™ }}$ programming

|  | Military | Commercial | Open- <br> Collector | TRI-STATE | Package |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DM74S572 |  | X | X |  | $\mathrm{N}, \mathrm{J}$ |
| DM74S573 |  | X |  | X | $\mathrm{N}, \mathrm{J}$ |
| DM54S572 | X |  | X |  | J |
| DM54S573 | X |  |  | X | J |

## Block and Connection Diagram



Order Number;
DM74S572 J, DM74S573 J, DM54S572 J, or DM54S573 J See NS Package J18A


Order Number;
DM74S572 N or DM74S573 N
See NS Package N18A

DC Electrical Characteristics (Note 3)

| Sym | Parameter | Conditions | DM54S572/573 |  |  | DM74S572/573 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| ILL | Input Load Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  | -80 | -250 |  | -80 | -250 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input Leakage Current | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| $\mathrm{V}_{\text {OL }}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| loz | Output Leakage Current (Open-Collector Only) | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {CEX }}=2.4 \mathrm{~V}$ |  |  | 50 |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {CEX }}=5.5 \mathrm{~V}$ |  |  | 100 |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $\mathrm{V}_{\text {CC }}=\mathrm{Min}, \mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  | -0.8 | -1.2 |  | -0.8 | -1.2 | V |
| $\mathrm{C}_{1}$ | Input Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0, \mathrm{~V}_{\mathbb{I N}}=2.0 \mathrm{~V} \\ & T_{A}=25 \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| $\mathrm{C}_{0}$ | Output Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25 \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs Off } \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| Icc | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max, Inputs Grounded All Outputs Open |  | 100 | 140 |  | 100 | 140 | mA |

## TRI-STATE ${ }^{\circledR}$ Parameters

| los | Short Circuit Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=\mathrm{OV}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} \\ & \text { (Note 4) } \end{aligned}$ | -20 |  | -70 | -20 |  | -70 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ioz | Output Leakage (TRI-STATE) | $V_{C C}=M a x, V_{O}=0.45 \text { to } 2.4 \mathrm{~V}$ <br> Chip Disabled |  |  | +50 |  |  | +50 | $\mu \mathrm{A}$ |
|  |  |  |  |  | -50 |  |  | -50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage High | $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |  |  | V |
|  |  | $\mathrm{IOH}=6.5 \mathrm{~mA}$ |  |  |  | 2.4 | 3.2 |  | V |

AC Electrical Characteristics (With Standard Load and Operating Conditions)

| Sym | Parameter | JEDEC Symbol | DM54S572/573 |  |  | DM74S572/573 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| TAA | Address Access Time | TAVQV |  | 40 | 75 |  | 40 | 60 | ns |
| TEA | Enable Access Time | TEVQV |  | 20 | 45 |  | 20 | 35 | ns |
| TER | Enable Recovery Time | TEXQX |  | 20 | 45 |  | 20 | 35 | ns |
| TZX | Output Enable Time | TEVQX |  | 20 | 45 |  | 20 | 35 | ns |
| TXZ | Output Disable Time | TEXQZ |  | 20 | 45 |  | 20 | 35 | ns |

## AC Electrical Characteristics (With Standard Load and Operating Conditions)

| Sym | Parameter | JEDEC Symbol |  | DM54S572A/573A, B |  |  | DM74S572A/573A, B |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| TAA | Address Access Time | TAVQV | 572A/573A |  | 25 | 60 |  | 25 | 45 | ns |
|  |  |  | 573B |  | 25 | 50 |  | 25 | 35 | ns |
| TEA | Enable Access Time | TEVQV |  |  | 15 | 35 |  | 15 | 25 | ns |
| TER | Enable Recovery Time | TEXQX |  |  | 15 | 35 |  | 15 | 25 | ns |
| TZX | Output Enable Time | TEVQX |  |  | 15 | 35 |  | 15 | 25 | ns |
| TXZ | Output Disable Time | TEXQZ |  | \% | 15 | 35 |  | 15 | 25 | ns |

Note 3: These limits apply over the entire operating range unless stated otherwise. All typical values are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25 \mathrm{C}$.
Note 4: During los measurement, only one output at a time should be grounded. Permanent damage may otherwise result

# DM77/87S180/DM77/87S181; DM77/87S181A; DM77/87S280/DM77/87S281; DM77/87S281A (1024 $\times 8$ 8) 8192-Bit TTL PROMs 

General Description

These Schottky memories are organized in the popular 1024 words by 8 bits configuration. Memory enable inputs are provided to control the output states. When the device is enabled, the outputs represent the contents of the selected word. When disabled, the 8 outputs go to the "OFF" or high impedance state. The memories are available in both open-collector and TRI-STATE ${ }^{\circledR}$ versions.

PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions.

## Features

Advanced titanium-tungsten (Ti-W) fuses
Schottky-clamped for high speed
Address access-35ns typ
Enable access-15ns typ
Enable recovery-15ns typ

- PNP inputs for reduced input loading
- All DC and AC parameters guaranteed over temperature
- Low voltage TRI-SAFE ${ }^{\text {™ }}$ programming

|  | Military | Commercial | Open- <br> Collector | TRI-STATE | Package | 24-Pin <br> Standard | 24-Pin <br> Narrow-Dip |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DM87S180 |  | X | X |  | $\mathrm{N}, \mathrm{J}$ | X |  |
| DM87S181 |  | X |  | X | $\mathrm{N}, \mathrm{J}$ | X |  |
| DM77S180 | X |  | X |  | J | X |  |
| DM77S181 | X | X |  | X | J | X |  |
| DM87S280 |  | X | X |  | $\mathrm{N}, \mathrm{J}$ |  | X |
| DM87S281 |  | X |  | X | $\mathrm{N}, \mathrm{J}$ |  | X |
| DM77S280 | X |  | X |  | J |  | X |
| DM77S281 | X |  |  | X | J |  | X |

## Block and Connection Diagram



DC Elecirical Characteristics (Note 3)

| Sym | Parameter | Conditions | DMT7S180/181DM77S280/281 |  |  | DM87S180/181DM87S280/281 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $1 / 2$ | Input Load Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  | -80 | -250 |  | -80 | -250 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H}}$ | Input Leakage Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| loz | Output Leakage Current (Open-Collector Only) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {CEX }}=2.4 \mathrm{~V}$ |  |  | 50 |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {CEX }}=5.5 \mathrm{~V}$ |  |  | 100 |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $V_{C C}=\mathrm{Min}, \mathrm{I}_{\mathbb{N}}=-18 \mathrm{~mA}$ |  | -0.8 | -1.2 |  | -0.8 | -1.2 | V |
| $\mathrm{Cl}_{1}$ | Input Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25 \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| $\mathrm{C}_{0}$ | Output Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25 \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs Off } \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| ICC | Power Supply Current | $V_{C C}=$ Max, Inputs Grounded All Outputs Open |  | 115 | 170 |  | 115 | 170 | mA |

TRI-STATE® Parameters

| los | Short Circuit Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=\mathrm{OV}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} \\ & \text { (Note 4) } \end{aligned}$ | -20 |  | -70 | -20 |  | -70 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| loz | Output Leakage <br> (TRI-STATE) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max, } \mathrm{V}_{\mathrm{O}}=0.45 \text { to } 2.4 \mathrm{~V} \\ & \text { Chip Disabled } \end{aligned}$ |  |  | +50 |  |  | +50 | $\mu \mathrm{A}$ |
|  |  |  |  |  | -50 |  |  | -50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage High | $\mathrm{IOH}=-2.0 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |  |  | V |
|  |  | $\mathrm{I}_{\mathrm{OH}}=6.5 \mathrm{~mA}$ |  |  |  | 2.4 | 3.2 |  | V |

AC Electrical Characteristics (With Standard Load and Operating Conditions)

| Sym | Parameter | JEDEC Symbol | DM77S180/181 DM77S280/281 |  |  | DM87S180/181 DM87S280/281 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| TAA | Address Access Time | TAVQV |  | 40 | 75 |  | 40 | 55 | ns |
| TEA | Enable Access Time | TEVQV |  | 15 | 35 |  | 15 | 30 | ns |
| TER | Enable Recovery Time | TEXQX |  | 15 | 35 |  | 15 | 30 | ns |
| TZX | Output Enable Time | TEVQX |  | 15 | 35 |  | 15 | 30 | ns |
| TXZ | Output Disable Time | TEXQZ |  | 15 | 35 |  | 15 | 30 | ns |

AC Electrical Characteristics (With Standard Load and Operating Conditions)

| Sym | Parameter | JEDEC Symbol | DMT7S181A |  |  | DM87S181A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| TAA | Address Access Time | TAVQV |  | 35 | 65 |  | 35 | 45 | ns |
| TEA | Enable Access Time | TEVQV |  | 15 | 35 |  | 15 | 30 | ns |
| TER | Enable Recovery Time | TEXQX |  | 15 | 35 |  | 15 | 30 | ns |
| TZX | Output Enable Time | TEVQX |  | 15 | 35 |  | 15 | 30 | ns |
| TXZ | Output Disable Time | TEXQZ |  | 15 | 35 |  | 15 | 30 | ns |

[^59]
## DM77/87LS181

## (1024 X 8) 8192-Bit TTL PROMs

## General Description

These Schottky memories are organized in the popular 1024 words by 8 bits configuration. Memory enable inputs are provided to control the output states. When the device is enabled, the outputs represent the contents of the selected word. When disabled, the 8 outputs go to the "OFF" or high impedance state. The memories are available in TRI-STATE ${ }^{\circledR}$ versions.

PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions.

## Features

Advanced titanium-tungsten (Ti-W) fuses

- Schottky-clamped for high speed

Address access-100ns typ Enable access-35ns typ Enable recovery-35ns typ

- PNP inputs for reduced input loading
- All DC and AC parameters guaranteed over temperature
- Low voltage TRI-SAFE™ programming

|  | Military | Commercial | Open- <br> Collector | TRI-STATE | Package |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DM87LS181 |  | X |  | X | $\mathrm{N}, \mathrm{J}$ |
|  |  |  |  |  |  |
| DM77LS181 | X |  |  | X | J |

## Block and Connection Diagram



## DC Electrical Characteristics (Note 3)

| Sym | Parameter | Conditions | DM77LS181 |  |  | DM87LS181 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| IIL | Input Load Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  |  | -150 |  |  | -100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input Leakage Current | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 40 |  |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  | 0.50 |  |  | 0.45 | V |
| $V_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $\mathrm{V}_{C C}=\mathrm{Min}, \mathrm{I}_{\text {I }}=-18 \mathrm{~mA}$ |  |  | -1.2 |  |  | -1.2 | V |
| $\mathrm{Cl}_{1}$ | Input Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25 \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| Co | Output Capacitance | $\begin{aligned} & \mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25 \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs Off } \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| ICC | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max, Inputs Grounded All Outputs Open |  |  | 100 |  |  | 100 | mA |

## TRI-STATE® ${ }^{\oplus}$ Parameters

| IOS | Short Circuit <br> Output Current | $\mathrm{V}_{\mathrm{O}}=\mathrm{OV}, \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$ <br> $($ Note $)$ | -10 |  | -70 | -10 |  | -85 | mA |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage <br> (TRI-STATE) | $\mathrm{V}_{\mathrm{CC}}=$ Max, $\mathrm{V}_{\mathrm{O}}=0.5$ to 5.5 V <br> Chip Disabled |  |  | +50 <br> -50 |  |  | +40 <br> -40 | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| VOH | Output Voltage High | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ <br> $\mathrm{I}_{\mathrm{OH}}=1.6 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |  |  | V <br> V |

AC Electrical Characteristics (With Specified Load* and Operating Conditions)

| Sym | Parameter | JEDEC Symbol | DM77LS181 |  |  | DM87LS181 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| TAA | Address Access Time | TAVQV |  |  | 120 |  |  | 100 | ns |
| TEA | Enable Access Time | TEVQV |  |  | 70 |  |  | 50 | ns |
| TER | Enable Recovery Time | TEXQX |  |  | 70 |  |  | 50 | ns |
| TZX | Output Enable Time | TEVQX |  |  | 70 |  |  | 50 | ns |
| TXZ | Output Disable Time | TEXQZ |  |  | 70 |  |  | 50 | ns |

Note 3: These limits apply over the entire operating range unless stated otherwise. All typical values are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25 \mathrm{C}$.
Note 4: During los measurement, only one output at a time should be grounded. Permanent damage may otherwise result.


# DM77/87SR181 <br> (1024×8) 8k-Bit Registered TTL PROM 

## General Description

The DM77/87SR181 is an electrically programmable Schottky TTL read-only memory with D-type, masterslave registers on chip. This devices is organized as 1024 -words by 8 -bits and is available in the tri-state output version. Designed to optimize system performance, this device also substantially reduces the cost and size of pipelined microprogrammed systems and other designs wherein accessed PROM data is temporarily stored in a register. The DM77/87SR181 also offers maximal flexibility for memory expansion and data bus control by providing both synchronous and asynchronous output enables. All outputs will go into the "OFF" state if the synchronous chip enable ( $\overline{\mathrm{GS}}$ ) is high before the rising edge of the clock, or if the asynchronous chip enable $(\overline{\mathrm{G}})$ is held high. The outputs are enabled when $\overline{\mathrm{GS}}$ is brought low before the rising edge of the clock and $\overline{\mathrm{G}}$ is held low. The GS flip-flop is designed to power up to the "OFF" state with the application of $\mathrm{V}_{\mathrm{Cc}}$.
Data is read from the PROM by first applying an address to inputs A0-A9. During the setup time the output of the array is loaded into the master flip-flop of the data register. During the rising edge (low to high transition) of the clock, the data is then transferred to the slave of the flipflop and will appear on the output if the output is enabled. Following the rising edge clock transition the addresses and synchronous chip enable can be removed and the output data will remain stable.

The DM77SR181 also features an initialize function $\overline{\text { INIT. }}$ The initialize function provides the user with an extra word of programmable memory which is accessed with single pin control by applying a low on INIT. The initialize function is synchronous and is loaded into the output register on the next rising edge of the clock. The unprogrammed state of the INIT is all lows.

PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions. Once programmed, it is impossible to go back to a low.

## Features

- On-chip, edge-triggered registers
- Synchronous and asynchronous enables for word expansion
- Programmable register INITIALIZE
- 24-pin, 300 mil package
- 40 ns address setup and 20 ns clock to output for maximum system speed
- Highly reliable, titanium tungsten fuses
- TRI-STATE ${ }^{\circledR}$ outputs
- Low voltage TRI-SAFE ${ }^{\text {TM }}$ programming
- All parameters guaranteed over temperature


## Block Diagram



## DC Electrical Characteristics (Note 3)

| Symbol | Parameter | Conditions | DM77SR181 |  |  | DM87SR181 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| 1 L | Input Load Current | $\mathrm{V}_{C C}=$ Max., $\mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  | -80 | -250 |  | -80 | -250 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| $\mathrm{l}_{\mathrm{Oz}}$ | Output Leakage Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {CEX }}=2.4 \mathrm{~V}$ |  |  | 50 |  |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{l}_{\text {IN }}=-18 \mathrm{~mA}$ |  | -0.8 | -1.2 |  | -0.8 | -1.2 | V |
| $\mathrm{Cl}_{1}$ | Input Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0, \mathrm{~V}_{1 \mathrm{~N}}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| $\mathrm{Co}_{0}$ | Output Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs Off } \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| ICC | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., Inputs Grounded All Outputs Open |  | 115 | 175 |  | 115 | 175 | mA |

## TRI-STATE Parameters

| los | Short Circuit Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\text { Max. } \\ & \text { (Note 4) } \end{aligned}$ | -20 |  | -70 | -20 |  | -70 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| loz | Output Leakage (TRI-STATE) | $\mathrm{V}_{\mathrm{CC}}=\text { Max., } \mathrm{V}_{\mathrm{O}}=0.45 \text { to } 2.4 \mathrm{~V}$ <br> Chip Disabled | -50 |  | +50 | -50 |  | +50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage High | $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |  |  | V |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-6.5 \mathrm{~mA}$ |  |  |  | 2.4 | 3.2 |  | V |

Note 3: These limits apply over the entire operating range unless stated otherwise. All typical values are for $V_{C C}=5.0 \mathrm{~V}$ and $T_{A}=25^{\circ} \mathrm{C}$.
Note 4: During los measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

## Switching Characteristics

| Symbol | Parameter | Conditions | DM77SR181 |  |  | DM87SR181 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $t_{\text {S(A) }}$ | Address to CLK (High) Setup Time | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | 50 | 20 |  | 40 | 20 |  | ns |
| $\mathrm{t}_{\mathrm{H}(\mathrm{A})}$ | Address to CLK (High) Hold Time |  | 0 | -5 |  | 0 | -5 |  | ns |
| $\mathrm{t}_{\text {S }}$ (INIT) | INIT to CLK (High) Setup Time |  | 35 | 20 |  | 30 | 20 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ (INIT) | INIT to CLK (High) Hold Time |  | 0 | -5 |  | 0 | -5 |  | ns |
| $\mathrm{t}_{\text {PHL (CLK) }}$ | Delay from CLK (High) to Output (High or Low) |  |  | 15 | 30 |  | 15 | 20 | ns |
| $\mathrm{t}_{\text {WH(CLK) }}$ $t_{\text {WL(CLK) }}$ | CLK Width (High or Low) |  | 25 | 13 |  | 20 | 13 |  | ns |
| $t_{\text {S(GS) }}$ | $\overline{\mathrm{GS}}$ to CLK (High) Setup Time |  | 15 | 0 |  | 15 | 0 |  | ns |
| $\mathrm{t}_{\mathrm{H}(\mathrm{GS})}$ | $\overline{\mathrm{GS}}$ to CLK (High) Hold Time |  | 5 | 0 |  | 5 | 0 |  | ns |
| $t_{\text {PZL(CLK) }}$ | Delay from CLK (High) to Active Output (High or Low) | $C_{L}=30 \mathrm{pF}$ |  | 20 | 30 |  | 20 | 25 | ns |
| $t_{\text {PZH(CLK })}$ |  |  |  | 20 | 30 |  | 20 | 25 | ns |
| $t_{\text {PZLI(G) }}$ | Delay from $\overline{\mathrm{G}}$ (Low) to Active Output (High or Low) |  |  | 15 | 30 |  | 15 | 25 | ns |
| $\mathrm{t}_{\mathrm{PZH}(\mathrm{G})}$ |  |  |  | 15 | 30 |  | 15 | 25 | ns |
| $t_{\text {PLZ }}$ (CLK) | Delay from CLK (High) to Inactive Output (TRI-STATE) | $C_{L}=5 \mathrm{pF}($ Note 1$)$ |  | 20 | 30 |  | 20 | 25 | ns |
| $t_{\text {PHZ }}$ (CLK) |  |  |  | 20 | 30 |  | 20 | 25 | ns |
| $t_{\text {PLZ }}(\mathrm{G})$ | Delay from $\overline{\mathrm{G}}$ (High) to Inactive Output (TRI-STATE) |  |  | 15 | 30 |  | 15 | 25 | ns |
| $t_{\text {PHZ(G) }}$ |  |  |  | 15 | 30 |  | 15 | 25 | ns |

Note: All typical values are for $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

# DM77/87S184, DM77/87S185, DM77/87S185A, DM77/87S185B (2048×4) 8192-Bit TTL PROMs 

## General Description

These Schottky memories are organized in the popular 2048 words by 4 bits configuration. A memory enable input is provided to control the output states. When the device is enabled, the outputs represent the contents of the selected word. When disabled, the 4 outputs go to the "OFF" or high impedance state. The memories are available in both opencollector and TRI-STATE ${ }^{\circledR}$ versions.
PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions.

## Features

■ Advanced titanium-tungsten (Ti-W) fuses

- Schottky-clamped for high speed Address access-35 ns max (B Version) Enable access-15 ns typ Enable recovery-15 ns typ
- PNP inputs for reduced input loading
- All DC and AC parameters guaranteed over temperature
■ Low voltage TRI-SAFETM programming

|  | Military | Commercial | Open- <br> Collector | TRI-STATE | Package |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DM87S184 |  | X | X |  | $\mathrm{N}, \mathrm{J}$ |
| DM87S185 |  | X |  | X | $\mathrm{N}, \mathrm{J}$ |
| DM77S184 | X |  | X |  | J |
| DM77S185 | X |  |  | X | J |

## Block and Connection Diagram



DC Electrical Characteristics (Note 3)

| Symbol | Parameter | Conditions | DM77S184/185 |  |  | DM87S184/185 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| IIL | Input Load Current | $V_{C C}=M a x, V_{\text {IN }}=0.45 \mathrm{~V}$ |  | -80 | $-250$ |  | -80 | -250 | $\mu \mathrm{A}$ |
| IH | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=$ Max, $\mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| loz $\quad$ : | Output Leakage Current <br> (Open-Collector Only) | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {CEX }}=2.4 \mathrm{~V}$ |  |  | 50 |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {CEX }}=5.5 \mathrm{~V}$ |  |  | 100 |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{I}_{\mathrm{N}}}=-18 \mathrm{~mA}$ |  | -0.8 | -1.2 |  | -0.8 | -1.2 | V |
| $\mathrm{C}_{1}$ | Input Capacitance | $\begin{aligned} & V_{C C}=5.0, V_{I N}=2.0 \mathrm{~V} \\ & T_{A}=25 \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| $\mathrm{C}_{0}$ | Output Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, V_{O}=2.0 \mathrm{~V} \\ & T_{A}=25 \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs Off } \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| ICC | Power Supply Current | $V_{C C}=$ Max, Input Grounded All Outputs Open |  | 100 | 140 |  | 100 | 140 | mA |

TRI-STATE Parameters

| los | Short Circuit Output Current : | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\operatorname{Max} \\ & \text { (Note 4) } \end{aligned}$ | -20 |  | -70 | -20 |  | -70 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| loz | Output Leakage (TRI-STATE) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\operatorname{Max}, \mathrm{V}_{\mathrm{O}}=0.45 \text { to } 2.4 \mathrm{~V} \\ & \text { Chip Disabled } \end{aligned}$ | -50 |  | $+50$ | -50 |  | $+50$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage High | $\mathrm{l}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |  |  | V |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-6.5 \mathrm{~mA}$ |  |  |  | 2.4 | 3.2 |  | V |

AC Electrical Characteristics (With Standard Load and Operating Conditions)

| Symbol | JEDEC Symbol | Parameters | DM77S184/185 |  |  | DM87S184/185 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| TAA | TAVQV | Address Access Time |  | 40 | 70 |  | 40 | 55 | ns |
| TEA | TEVQV | Enable Access Time |  | 15 | 30 |  | 15 | 25 | ns |
| TER | TEXQX | Enable Recovery Time |  | 15 | 30 |  | 15 | 25 | ns |
| TZX | TEVQX | Output Enable Time |  | 15 | 30 |  | 15 | 25 | ns |
| TXZ | TEXQZ | Output Disable Time |  | 15 | 30 |  | 15 | 25 | ns |

AC Electrical Characteristics (With Standard Load and Operating Conditions)

| Symbol | JEDEC Symbol |  | Parameters | DM77S185A/B |  |  | DM87S185A/B |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| TAA | TAVQV | 185A |  | Address Access Time |  | 30 | 60 |  | 30 | 45 | ns |
|  |  | 185B |  |  | 25 | 50 |  | 25 | 35 | ns |
| TEA | TEVQV |  | Enable Access Time |  | 15 | 30 |  | 15 | 25 | ns |
| TER | TEXQX |  | Enable Recovery Time |  | 15 | 30 |  | 15 | 25 | ns |
| TZX | TEVQX |  | Output Enable Time |  | 15 | 30 |  | 15 | 25 | ns |
| TXZ | TEXQZ |  | Output Disable Time |  | 15 | 30 |  | 15 | 25 | ns |

Note 3: These limits apply over the entire operating range unless otherwise. All typical values are for $\mathrm{V}_{C C}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25 \mathrm{C}$.
Note 4: During los measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

DM77/87S190, DM77/87S191; DM77/87S290, DM77/87S291; DM77/87S190A, DM77/87S191A; DM77/87S290A, DM77/87S291A; DM77/87S190B, DM77/87S191B; DM77/87S290B, DM77/87S291B $(2048 \times 8)$ 16,384-Bit TTL PROMs

## General Description

These Schottky memories are organized in the popular 2048 words by 8 bits configuration. Memory enable inputs are provided to control the output states. When the device is enabled, the outputs represent the contents of the selected word. When disabled, the 8 outputs go to the "OFF" or high impedance state. The memories are available in both open-collector and TRI-STATE® versions.
PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions.

## Features

- Advanced tungsten (W) fuses
- Schottky-clamped for high speed Address access- 35 ns max ( $B$ version) Enable access-15 ns typ Enable recovery-15 ns typ
- PNP inputs for reduced input loading
- All DC and AC parameters guaranteed over temperature
- Low voltage TRI-SAFETM programming

|  | Military | Commercial | Open- <br> Collector | TRI-STATE | Package | 24-Pin <br> Standard | 24-Pin <br> Thin-Dip |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DM87S190 |  | X | X |  | $\mathrm{N}, \mathrm{J}$ | X |  |
| DM87S191 |  | X |  | X | $\mathrm{N}, \mathrm{J}$ | X |  |
| DM77S190 | X |  | X |  | J | X |  |
| DM77S191 | X |  |  | X | J | X |  |
| DM87S290 |  | X | X |  | $\mathrm{N}, \mathrm{J}$ |  | X |
| DM87S291 |  | X |  | X | $\mathrm{N}, \mathrm{J}$ |  | X |
| DM77S290 | X |  | X |  | J |  | X |
| DM77S291 | X |  |  | X | J |  | X |

## TRI-STATE is a registered trademark of National Semiconductor Corporation

TRI-SAFETM and STARPLEXTM are trademarks of National Semiconductor Corporation

## Block and Connection Diagrams



TL/L/5278-1


TOP VIEW
TL/L/5278-2

## AC Electrical Characteristics (With Standard Load and Operating Conditions)

| JEDEC Symbol |  | Sym | Parameter | DM77S190/191DM77S290/291 |  |  | DM87S190/191DM87S290/291 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  | Typ | Max | Min | Typ | Max |  |
| TAVQV | 191A |  | ${ }^{\text {t }}$ A | Address Access Time |  | 35 | 60 |  | 35 | 45 | ns |
|  | 191B |  |  |  | 30 | 30 |  | 30 | 35 | ns |
| TEVQV |  | $\mathrm{t}_{\text {EA }}$ | Enable Access Time |  | 15 | 35 |  | 15 | 30 | ns |
| TEXQX |  | $\mathrm{t}_{\text {ER }}$ | Enable Recovery Time |  | 15 | 35 |  | 15 | 30 | ns |
| TEVQX |  | $\mathrm{t}_{\mathrm{zx}}$ | Output Enable Time |  | 15 | 35 |  | 15 | 30 | ns |
| TEXQZ |  | txz | Output Disable Time |  | 15 | 35 |  | 15 | 30 | ns |

## DC Electrical Characteristics (Note 3)

| Symbols | Parameter | Condition | DM77S190/191DM77S290/291 |  |  | DM87S190/191DM87S290/291 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| 1 LL | Input Load Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  | -80 | -250 |  | -80 | -250 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | Input Leakage Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| loz | Output Leakage Current (Open-Collector Only) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {CEX }}^{\prime}=2.4 \mathrm{~V}$ |  |  | 50 |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {CEX }}=5.5 \mathrm{~V}$ |  |  | 100 |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA}$ |  | -0.8 | -1.2 |  | -0.8 | -1.2 | V |
| $\mathrm{C}_{1}$ | Input Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathbb{I N}}=2.0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| $\mathrm{C}_{0}$ | Output Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs Off } \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| ICC | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max, Input Grounded All Outputs Open |  | 120 | 175 |  | 120 | 175 | mA |

## TRI-STATE Parameters

| los | Short Circuit Output Current | $\begin{aligned} & V_{O}=O V, V_{C C}=M a x \\ & \text { (Note 4) } \end{aligned}$ | -20 |  | -70 | -20 |  | -70 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| loz | Output Leakage (TRI-STATE) | $V_{C C}=M a x, V_{O}=0.45 \mathrm{~V} \text { to } 2.4 \mathrm{~V}$ <br> Chip Disabled | -50 |  | 50 | -50 |  | 50 | $\mu \mathrm{A}$ |
| V OH | Output Voltage High | $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |  |  | V |
|  |  | $\mathrm{IOH}=-6.5 \mathrm{~mA}$ |  |  |  | 2.4 | 3.2 |  | V |

AC Electrical Characteristics (With Standard Load and Operating Conditions)

| JEDEC Symbol |  | Sym | Parameter | DM77S191A/B <br> DM77S291A/B |  |  | DM87S191A/B DM87S291A/B |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  | Typ | Max | Min | Typ | Max |  |
| TAVQV | 191A/291A |  | $t_{\text {AA }}$ | Address Access Time |  | 30 | 60 |  | 30 | 45 | ns |
|  | 191B/291B |  |  |  | 30 | 50 |  | 30 | 35 | ns |
| TEVQV |  | $t_{\text {EA }}$ | Enable Access Time |  | 15 | 35 |  | 15 | 25 | ns |
| TEXQX |  | $t_{\text {ER }}$ | Enable Recovery Time |  | 15 | 35 |  | 15 | 25 | ns |
| TEVQX |  | $\mathrm{t}_{\mathrm{zx}}$ | Output Enable Time |  | 15 | 35 |  | 15 | 25 | ns |
| TEXQZ |  | $t_{x}$ | Output Disable Time |  | 15 | 35 |  | 15 | 25 | ns |

Note 3: These limits apply over the entire operating range unless stated otherwise. All typical values are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 4: During IOS measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

## DM77S195A/DM87S195A, DM77S195B/DM87S195B ( $4096 \times 4$ ) 16,384-Bit TTL PROM

## General Description

These Schottky memories are organized in the popular 4096 words by 4 bits configuration. Memory enable inputs are provided to control the output states. When the device is enabled, the outputs represent the contents of the selected word. When disabled, the 4 outputs go to the OFF or high impedance state. The memories are available in TRI-STATE ${ }^{\oplus}$ version only.
PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions.

## Features

- Advanced tungsten (W) fuse technology
- Schottky-clamped for high speed

Address access-30 ns typ Enable access-15 ns typ Enable recovery-15 ns typ

- PNP inputs for reduced input loading
- All DC and AC parameters guaranteed over temperature
- Low voltage TRI-SAFE ${ }^{\text {TM }}$ programming

|  | Military | Commercial | TRI-STATE | Package |
| :---: | :---: | :---: | :---: | :---: |
| DM87S195A/B |  | X | X | $\mathrm{N}, \mathrm{J}$ |
| DM77S195A/B | X |  | X | J |

## Block and Connection Diagrams



TRI-STATE ${ }^{\text {® }}$ is a registered trademark of National Semiconductor Corp.
TRI-SAFE ${ }^{\text {TM }}$ is a trademark of National Semiconductor Corp.

## DC Electrical Characteristics (Note 3)

| Symbol | Parameter | Conditions | DM77S195A/B |  |  | DM87S195A/B |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| 1 IL | Input Load Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  | -80 | -250 |  | -80 | -250 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathbf{H}}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |  | -0.8 | $-1.2$ |  | -0.8 | -1.2 | V |
| $\mathrm{C}_{1}$ | Input Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| $\mathrm{C}_{0}$ | Output Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs Off } \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| I'cc | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$, Inputs Grounded All Outputs Open |  |  | 170 |  |  | 170 | mA |
| TRI-STATE PARAMETERS |  |  |  |  |  |  |  |  |  |
| Ios | Short Circuit Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} \\ & \text { (Note 4) } \end{aligned}$ | -20 |  | -70 | -20 |  | $-70$ | mA |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage (TRI-STATE) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{O}}=0.45 \mathrm{~V}$ to 2.4 V |  |  | $+50$ |  |  | $+50$ | $\mu \mathrm{A}$ |
|  |  | Chip Disabled |  |  | -50 |  |  | -50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage High | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=6.5 \mathrm{~mA} \end{aligned}$ | 2.4 | 3.2 |  | 2.4 | 3.2 |  | V V |

Note 3: These limits apply over the entire operating range unless stated otherwise. All typical values are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 4: During IOS measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

AC Electrical Characteristics (with standard load and operating conditions)

| Symbol |  | Parameter |  | DM77S195A/195B |  |  | DM87S195A/195B |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Alternate | JEDEC <br> Standard |  |  |  |  |  |  |  |  |  |
|  |  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $t_{A A}$ | TAVQV | Address Access Time | 195A |  | 30 | 60 |  | 30 | 45 | ns |
|  |  |  | 195B |  | 30 | 50 |  | 25 | 35 | ns |
| $t_{\text {EA }}$ | TEVQV | Enable Access Time |  |  | 15 | 30 |  | 15 | 25 | ns |
| $\mathrm{t}_{\text {ER }}$ | TEXQX | Enable Recovery Time |  |  | 15 | 30 |  | 15 | 25 | ns |
| $\mathrm{t}_{\mathrm{zx}}$ | TEVQX | Output Enable Time |  |  | 15 | 30 |  | 15 | 25 | ns |
| $t_{x z}$ | TEXQZ | Output Disable Time |  |  | 15 | 30 |  | 15 | 25 | ns |

# DM77/87S321, DM77/87S421; DM77/87S321A, DM77/87S421A (4096 $\times 8$ ) 32,768-Bit TTL PROMs 

## General Description

These Schottky memories are organized in the popular 4,096 words by 8 -bits configuration. Memory enable inputs are provided to control the output states. When the device is enabled, the outputs represent the contents of the selected word. When disabled, the eight outputs go to the "OFF" or high impedance state.

PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions.

The DM77/87S321 and DM77/87S421 program the same as all other nonregistered PROMs from National.

## Features

Advanced fuse technology

- Schottky-clamped for high speed Address access-35 ns typ. Enable access - $20 n s$ typ. Enable recovery - 20 ns typ.
- PNP inputs for reduced input loading
- All DC and AC parameters guaranteed over temperature
- Low voltage TRI-SAFE ${ }^{\text {TM }}$ programming
- Generic programming.

TRI-STATE ${ }^{\oplus}$ is a registered trademark of National Semiconductor Corp. TRI-SAFETM is a trademark of National Semiconductor Corp.

|  | Military | Commercial | TRI•STATE | Package |
| :---: | :---: | :---: | :---: | :---: |
| DM87S321, A |  | X | X | $\mathrm{N}, \mathrm{J}$ |
| DM77S321, A | X |  | X | J |
| DM87S421, A |  | X | X | $\mathrm{N}, \mathrm{J}^{\star}$ |
| DM77S421, A | X |  | X | $\mathrm{J} *$ |

*Thin-Dip (0.3") package

## Block and Connection Diagrams



## DC Electrical Characteristics (Note 3)

| Symbol | Parameter | Conditions | DM77S321/421 |  |  | DM87S321/421 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| IL | Input Load Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  | -80 | -250 |  | -80 | -250 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input Leakage Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{l}_{\mathrm{OL}}=12 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | V |
| $V_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\mathrm{H}}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{l}_{\text {IN }}=-18 \mathrm{~mA}$ |  | -0.8 | -1.2 |  | -0.8 | -1.2 | V |
| $\mathrm{C}_{1}$ | Input Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0, \mathrm{~V}_{1 \mathrm{~N}}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| $\mathrm{C}_{0}$ | Output Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs Off } \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| Icc | Power Supply Current | $\begin{aligned} & V_{C C}=\text { Max., } \\ & \text { All Outputs Open } \end{aligned}$ |  | 135 | 185 |  | 135 | 185 | mA |
| TRI-STATE Parameters |  |  |  |  |  |  |  |  |  |
| los | Short Circuit Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{v}_{\mathrm{CC}}=\text { Max. } \\ & \text { (Note 4) } \end{aligned}$ | -20 |  | -70 | -20 |  | -70 | mA |
| loz | Output Leakage (TRI-STATE) | $\begin{aligned} & V_{C C}=\text { Max., } V_{O}=0.45 \text { to } 2.4 \mathrm{~V} \\ & \text { Chip Disabled } \end{aligned}$ | -50 |  | +50 | -50 |  | +50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage High | $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |  |  | V |
|  |  | $\mathrm{IOH}=-6.5 \mathrm{~mA}$ |  |  |  | 2.4 | 3.2 |  | V |

AC Electrical Characteristics (With Standard Load and Operating Conditions)

| Symbol | Parameter | JEDEC Symbol | DM77S321/421 |  |  | DM87S321/421 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $\mathrm{T}_{\text {AA }}$ | Address Access Time | TAVQV |  | 40 | 65 |  | 40 | 55 | ns |
| $\mathrm{T}_{\text {EA }}$ | Enable Access Time | TEVQV |  | 20 | 35 |  | 20 | 30 | ns |
| TER | Enable Recovery Time | TEXQX |  | 20 | 35 |  | 20 | 30 | ns |
| $\mathrm{T}_{\mathrm{zx}}$ | Output Enable Time | TEVQX |  | 20 | 35 |  | 20 | 30 | ns |
| Txz | Output Disable Time | TEXQZ |  | 20 | 35 |  | 20 | 30 | ns |

AC Electrical Characteristics (With Standard Load and Operating Conditions)

| Symbol | Parameter | JEDEC Symbol | DM77S321A/421A |  | DM87S321A/421A | Units |  |  |  |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  | Typ. | Max. |  |
| $\mathrm{T}_{\text {AA }}$ | Address Access Time | TAVQV |  | 35 |  |  | 35 |  | ns |
| $\mathrm{~T}_{\text {EA }}$ | Enable Access Time | TEVQV |  | 20 |  |  | 20 |  | ns |
| $\mathrm{~T}_{\text {ER }}$ | Enable Recovery Time | TEXQX |  | 20 |  |  | 20 |  | ns |
| $\mathrm{~T}_{\text {ZX }}$ | Output Enable Time | TEVQX |  | 20 |  |  | 20 |  | ns |
| $\mathrm{~T}_{\mathrm{XZ}}$ | Output Disable Time | TEXQZ |  | 20 |  |  | 20 |  | ns |

Note 3: These limits apply over the entire operating range unless stated otherwise. All typical values are for $V_{C C}=5.0 \mathrm{~V}$ and $T_{A}=25^{\circ} \mathrm{C}$.
Note 4: During los measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

Non-Registered PROM Programming Procedure

National Schottky PROMs are shipped from the factory with all fuses intact. As a result, the outputs will be low (logical " 0 ") for all addresses. To generate high (logical " 1 ") levels at the outputs, the device must be programmed. Information regarding commercially available programming equipment may be obtained from National. If it is desired to build your own programmer, the following conditions must be observed:

1. Programming should be attempted only at ambient temperatures between 15 and 30 degrees Celsius.
2. Address and enable inputs must be driven with TTL logic levels during programming and verification.
3. Programming will occur at the selected address when $\mathrm{V}_{\mathrm{CC}}$ is at 10.5 volts, and at the selected bit location when the output pin, representing that bit, is at 10.5 volts, and the device is subsequently enabled. To achieve these conditions in the appropriate sequence, the following procedure must be followed:
a) Select the desired word by applying high or low levels to the appropriate address inputs. Disable the device by applying a high level to one or more "active low" chip enable inputs.
b) Increase $\mathrm{V}_{\mathrm{CC}}$ from nominal to 10.5 volts (plus or minus 0.5 V ) with a slew rate between 1.0 and $10.0 \mathrm{~V} / \mu \mathrm{s}$. Since $V_{C C}$ is the source of the current required to program the fuse as well as the ICC for the device at the programming voltage, it must be capable of supplying 750 mA at 11.0 volts.
c) Select the output where a logical high is desired by raising that output voltage to 10.5 volts (plus or minus 0.5 V ). Limit the slew rate from 1.0 to $10.0 \mathrm{~V} / \mu \mathrm{s}$. This voltage change may occur simultaneously with the increase in $\mathrm{V}_{\mathrm{CC}}$, but must not precede it. It is critical that only one output at a time be programmed since the internal circuits can only supply programming current to one bit at a time. Outputs not being programmed must be left open or connected to a high impedance source of $20 \mathrm{k} \Omega$ minimum (Remember that the outputs of the device are disabled at this time).
d) Enable the device by taking the chip enable(s) to a low level. This is done with a pulse of $10 \mu \mathrm{~s}$. The $10 \mu \mathrm{~s}$ duration refers to the time that the circuit (device) is enabled. Normal input levels are used and rise and fall times are not critical.
e) Verify that the bit has been programmed by first removing the programming voltage from the output and then reducing $\mathrm{V}_{\mathrm{CC}}$ to 4.0 volts (plus or minus 0.2 V ). Verification at a $\mathrm{V}_{\mathrm{CC}}$ level of 4.0 volts will guarantee proper output states over the $\mathrm{V}_{\mathrm{CC}}$ and temperature range of the programmed part. The device must be enabled to sense the state of the outputs. During verification, the loading of the output must be within specified lol and $\mathrm{I}_{\mathrm{OH}}$ limits. Steps b, c, and d must be repeated up to 10 times or until verification that the bit has been programmed.
f) Following verification, apply five additional programming pulses to the bit being programmed. The programming procedure is now complete for the selected bit.
g) Repeat steps a through for each bit to be programmed to a high level. If the procedure is performed on an automatic programmer, the duty cycle of $\mathrm{V}_{\mathrm{cc}}$ at the programming voltage must be limited to a maximum of $25 \%$. This is necessary to minimize device junction temperatures. After all selected bits are programmed, the entire contents of the memory should be verified.

Note: Since only an enabled device is programmed, it is possible to program these parts at the board level if all programming parameters are complied with.

Programming Parameters Do not test or you may program the device

| Sym | Parameters | Conditions | Min | Recommended Value | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {CCP }}$ | Required $\mathrm{V}_{\text {CC }}$ for Programming |  | 10.0 | 10.5 | 11.0 | V |
| $I_{\text {CCP }}$ | Icc During Programming | $\mathrm{V}_{\mathrm{CC}}=11 \mathrm{~V}$ |  |  | 750 | mA |
| $\mathrm{V}_{\mathrm{OP}}$ | Required Output Voltage for Programming |  | 10.0 | 10.5 | 11.0 | V |
| lop | Output Current while Programming | $V_{\text {OUT }}=11 \mathrm{~V}$ |  |  | 20 | mA |
| IRR | Rate of Voltage Change of $V_{\text {CC }}$ or Output |  | 1.0 |  | 10.0 | $\mathrm{V} / \mu \mathrm{s}$ |
| PWE | Programming Pulse Width (Enabled) |  | 9 | 10 | 11 | $\mu \mathrm{s}$ |
| $\mathrm{V}_{\mathrm{CCV}}$ | Required $\mathrm{V}_{\text {CC }}$ for Verification |  | 3.8 | 4.0 | 4.2 | V |
| M ${ }_{\text {DC }}$ | Maximum Duty Cycle for $V_{C C}$ at $V_{C C P}$ |  |  | 25 | 25 | \% |

Programming Waveforms Non-Registered PROM
$T 1=100 \mathrm{~ns}$ min.
$T 2=5 \mu \mathrm{~s} \min . T 2$ may be $>0$
if $V_{C C P}$ rises at
the same rate or faster
than ( $\mathrm{V}_{\mathrm{OP}}$ )
$T 3=100 \mathrm{~ns} \mathrm{~min}$.
$T 4=100 \mathrm{~ns} \mathrm{~min}$.
$T 5=100 \mathrm{~ns} \mathrm{~min}$.
PWE is repeated for 5 additional pulses after verification of $\mathrm{V}_{\mathrm{OH}}$ indicates a bit has been programmed.


## Registered PROM Programming Procedure

National Schottky PROMs are shipped from the factory with all fuses intact. As a result, the outputs will be low (logical ' 0 ') for all addresses. To generate high (logical ' 1 ') levels at the outputs, the device must be programmed. Information regarding commercially available programming equipment may be obtained from National. If it is desired to build your own programmer, the following conditions must be observed.

1. Programming should be attempted only at ambient temperatures between $15^{\circ} \mathrm{C}$ and $30^{\circ} \mathrm{C}$.
2. Address and Enable inputs must be driven with TTL logic levels during programming and verification.
3. Programming will occur at the selected address when $\mathrm{V}_{\mathrm{CC}}$ is at 10.5 V , and at the selected bit location when the output pin, representing that bit, is at 10.5 V , and the device is subsequently enabled. To achieve these conditions in the appropriate sequence, the following procedure must be followed:
a) Select the desired word by applying high or low levels to the appropriate address inputs. Disable the device by applying a high level to asynchronous chip Enable input $\overline{\mathrm{G}} . \overline{\mathrm{GS}}$ is held low during the entire programming time.
b) Increase $\mathrm{V}_{\mathrm{CC}}$ from nominal to $10.5 \mathrm{~V}( \pm 0.5 \mathrm{~V})$ with a slew rate between 1.0 and $10 \mathrm{~V} / \mu \mathrm{s}$. Since $\mathrm{V}_{\mathrm{Cc}}$ is the source of the current required to program the fuse as well as the $\mathrm{I}_{\mathrm{Cc}}$ for the device at the programming voltage, it must be capable of supplying 750 mA at 11 V .
c) Select the output where a logical high is desired by raising that output voltage to $10.5 \mathrm{~V}( \pm 0.5 \mathrm{~V})$. Limit the slew rate from 1.0 to $10 \mathrm{~V} / \mu \mathrm{s}$. This voltage change may occur simultaneously with the increase in $\mathrm{V}_{\mathrm{CC}}$, but must not precede it. It is critical that only one output at a time be programmed since the internal circuits can only supply programming current to one bit at a time. Outputs not being programmed must be left open or connected to a high impedance source of $20 \mathrm{k} \Omega$ minimum. (Remember that the outputs of the device are disabled at this time.)
d) Enable the device by taking the chip enable $(\overline{\mathrm{G}})$ to a low level. This is done with a pulse of $10 \mu \mathrm{~s}$. The $10 \mu \mathrm{~s}$ duration refers to the time that the circuit (device) is enabled. Normal input levels are used and rise and fall times are not critical.
e) Verify that the bit has been programmed by first removing the programming voltage from the output and then reducing $V_{C C}$ to $4.0 \mathrm{~V}( \pm 0.2 \mathrm{~V})$. Verification at a $V_{c c}$ level of 4.0 V will guarantee proper output states over the $V_{C C}$ and temperature range of the programmed part. Each data verification must be preceded by a positive going (low to high) clock edge to load the data from the array into the output register. The device must be enabled to sense the state of the outputs. During verification, the loading of the output must be within specified loL and $\mathrm{I}_{\mathrm{OH}}$ limits. Steps $\mathrm{b}, \mathrm{c}$, and d must be repeated up to 10 times or until verification that the bit has been programmed.
f) The initialize word is programmed by setting $\overline{\operatorname{NIT}}$ input to a logic low and programming the initialize word output by output in the same manner as any other address. This can be accomplished by inverting the A9 address input from the PROM programmer and applying it to the INIT input. Using this method, the initialize word will program at address 512.
g) Following verification, apply five additional programming pulses to the bit being programmed. The programming procedure is now complete for the selected bit.
h) Repeat steps a through for each bit to be programmed to a high level. If the procedure is performed on an automatic programmer, the duty cycle of $V_{C C}$ at the programming voltage must be limited to a maximum of $25 \%$. This is necessary to minimize device junction temperatures. After all selected bits are programmed, the entire contents of the memory should be verified.

Programming Parameters Do not test or you may program the device

| Sym | Parameters | Conditions | Min | Recommended Value | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {CCP }}$ | Required $\mathrm{V}_{\mathrm{CC}}$ for Programming |  | 10.0 | 10.5 | 11.0 | V |
| ${ }^{\text {ICCP }}$ | ICC During Programming | $V_{C C}=11 \mathrm{~V}$ |  |  | 750 | mA |
| $\mathrm{V}_{\text {OP }}$ | Required Output Voltage for Programming |  | 10.0 | 10.5 | 11.0 | V |
| lop | Output Current while Programming | $V_{\text {OUT }}=11 \mathrm{~V}$ |  |  | 20 | mA |
| IRR | Rate of Voltage Change of $V_{C C}$ or Output |  | 1.0 |  | 10.0 | $\mathrm{V} / \mu \mathrm{s}$ |
| PWE | Programming Pulse Width (Enabled) |  | 9 | 10 | 11 | $\mu \mathrm{S}$ |
| $\mathrm{V}_{\text {CCV }}$ | Required $\mathrm{V}_{\text {CC }}$ for Verification |  | 3.8 | 4.0 | 4.2 | V |
| M ${ }_{\text {DC }}$ | Maximum Duty Cycle for $V_{C C}$ at $V_{C C P}$ |  |  | 25 | 25 | \% |



[^60]
## Standard Test Load



* Device input waveform characteristics are; Repetition rate $=1 \mathrm{MHz}$
Source impedance $=50 \Omega$
Rise and Fall times $=2.5 \mathrm{~ns}$ max
( 1.0 to 2.0 volt levels)
* TAA is measured with stable enable inputs.
*TEA and TER are measured from the 1.5 volt level on inputs and outputs with all address and enable inputs stable at applicable levels.
*For $\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}, \mathrm{R} 1=300 \Omega$ and $\mathrm{R} 2=600 \Omega$
for $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}, \mathrm{R1}=400 \Omega$ and $\mathrm{R} 2=800 \Omega$.
* " C " includes scope and jig capacitance.


## Switching Time Waveforms Non-Registered PROM



Switching Waveforms Registered PROM


## Key To Timing Diagram

| WAVEFORM | INPUTS | OUTPUTS |
| :--- | :--- | :--- |
|  | MUST BE <br> STEADY | WILL BE <br> STEADY |
|  | MAY CHANGE <br> FROM H TOL | WILL BE <br> CHANGING <br> FROM H TO L |
|  | MAY CHANGE <br> FROM LTOH | WILL BE <br> CHANGING <br> FROMLTO H |


| WAVEFORM | INPUTS | OUTPUTS |
| :--- | :--- | :--- |
|  | DON'T CARE: <br> ANY CHANGE <br> PERMITED | CHANGING: <br> STATE <br> UNKNOWN |
|  | CENTER LINE <br> DOES NOT <br> APPLY | IS HIGH <br> IMPEANCE <br> '"OFF' STATE |
|  |  |  |

## Approved Programmers for NSC PROMs

## Quality Enhancement Programs For Bipolar Memory

| A+ PROGRAM* |  |  | B + PROGRAM |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Test | Condition | Guaranteed <br> LOT AQL 5 | Test | Condition | Guaranteed <br> LOT AQL 5 |
|  | $25^{\circ} \mathrm{C}$ | 0.05 |  | $25^{\circ} \mathrm{C}$ | 0.05 |
| D.C. <br> Parametric <br> And <br> Functionality | Each Temperature Extreme | 0.05 | D.C. <br> Parametric <br> And <br> Functionality | Each Temperature Extreme | 0.05 |
| A.C. Parametric | $25^{\circ} \mathrm{C}$ | 0.4 | A.C. Parametric | $25^{\circ} \mathrm{C}$ | 0.4 |
|  | Critical | 0.01 |  | Critical | 0.01 |
| Mechanical | Major | 0.28 | Mechanical | Major | 0.28 |
| Seal <br> Tests | $\begin{aligned} & \text { Fine Leak } \\ & \left(5 \times 10^{-8}\right) \end{aligned}$ | 0.4 | Seal <br> Tests | Fine Leak $\left(5 \times 10^{-8}\right)$ | 0.4 |
|  | Gross | 0.4 |  | Gross | 0.4 |

*Includes 160 hours of burn-in at $125^{\circ} \mathrm{C}$.

## DM76S64/DM86S64 Bipolar Character Generator

## General Description

The DM76S64/DM86S64 is a 64-character bipolar character generator with serial output designed primarily for the CRT display marketplace, and packaged in a standard 16-pin DIP. The DM76S64/DM86S64 incorporates several CRT system level functions, as well as a $7 \times 9$ or $5 \times 7$ row scan character font. The DM76S64/ DM86S64 performs the system functions of parallel to serial shifting, character address latching, character spacing and character line spacing. These system functions have required extra packages in the past.

Shifted characters can be generated by the on-chip subtractor.

The clear input and the load enable input are active low. Load enable is synchronous with the dot clock. Both the line clock and the dot clock are positive edgetriggered. When the address latch control signal is high,
the character addresses "fall through" the latch. And when the address latch control signal goes low, the character addresses are latched.

## Features

- 64-character-row scan
- $5 \times 7$ or $7 \times 9$ font
- Custom fonts available with shift options
- Serial output
- 16-pin package
- 35 MHz typ clock rate
- On-chip input latches
- On-chip shift register
- On-chip dot blanking
- On-chip row blanking
- TRI-STATE ${ }^{\circledR}$ output

|  | $\mathbf{7 \times 9}$ | $\mathbf{5 \times 7}$ | FONT | PACKAGE |
| :---: | :---: | :---: | :--- | :---: |
| DM76S64BWF/DM86S64BWF | X |  | Upper Case Block Letters | $\mathrm{N}, \mathrm{J}$ |
| DM76S64CAE/DM86S64CAE | X |  | Shifted Lower Case Block | $\mathrm{N}, \mathrm{J}$ |
| DM76S64CAB/DM86S64CAB |  | X | Upper Case Block Letters | $\mathrm{N}, \mathrm{J}$ |
| DM76S64CAH/DM86S64CAH |  | $\times$ | Shifted Lower Case Block | $\mathrm{N}, \mathrm{J}$ |
| DM76S64CTA/DM86S64CTA | X |  | ASCII Character Set | $\mathrm{N}, \mathrm{J}$ |
| DM76S64CTB/DM86S64CTB | X |  | ASCII Numerals and Control | $\mathrm{N}, \mathrm{J}$ |

Block Diagram

Connection Diagram
Dual-In-Line Package

Logic Symbol


## Absolute Maximum Ratings <br> (Note 1)

Operating Conditions

Supply Voltage Input Voltage Output Voltage Storage Temperature Lead Temperature (Soldering, 10 seconds)
-0.5 V to +7 V
-1.5 V to +5.5 V
-0.5 V to +5.5 V
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ $300^{\circ} \mathrm{C}$

|  | MIN | MAX | UNITS |
| :--- | :--- | :--- | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{C}}$ ) |  |  |  |
| DM76S64 | 4.5 | 5.5 | V |
| DM86S64 | 4.75 | 5.25 | V |
| Ambient Temperature (TA) |  |  |  |
| DM76S64 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DM86S64 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Logical "0" Voltage | 0 | 0.5 | V |
| Logical " 1 " Voltage | 2.0 | 5.5 | V |

## DC Electrical Characteristics (Note 2)

| SYM | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IIL | Input Load Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  |  | -800 | $\mu \mathrm{A}$ |
| IIH | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
| 11 | Input Leakage Current | $V_{C C}=$ Max, $V_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{IOL}=16 \mathrm{~mA}$ |  | 0.35 | 0.45 | $\checkmark$ |
| $V_{\text {IL }}$ | Low Level Input Voltage | $V_{C C}=\operatorname{Min}$ |  |  | 0.80 | V |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage | $V_{C C}=\operatorname{Min}$ | 2.0 |  |  | $\checkmark$ |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $V_{\text {CC }}=\mathrm{Min}, \mathrm{I}_{\text {IN }}=-12 \mathrm{~mA}$ |  | -0.8 | - -1.5 | V |
| $\mathrm{CIN}_{1}$ | Input Capacitance | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, V_{I N}=2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\ & 1 \mathrm{MHZ} \end{aligned}$ |  | 4.0 |  | pF |
| $\mathrm{Co}_{0}$ | Output Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\ & 1 \mathrm{MHz}, \text { Output "OFF'" } \end{aligned}$ |  | 6.0 |  | pF |
| ${ }^{\prime} \mathrm{CC}$ | Power Supply Current | $V_{C C}=$ Max, All Inputs Grounded, Output Open |  | 80 | 140 | mA |
| TRI-STATE PARAMETERS |  |  |  |  |  |  |
| ISC | Output Short-Circuit Current | $V_{O}=0 V, V_{C C}=\operatorname{Max}$ | -15 |  | -70 | mA |
| $\mathrm{I}_{\mathrm{HZ}}$ | Output Leakage | $V_{C C}=M a x, V_{O}=0.45 \text { to } 2.4 \mathrm{~V}$ <br> Chip Disabled |  |  | $\pm 40$ | $\mu \mathrm{A}$ |
| VOH | Output Voltage High | $\mathrm{IOH}=-2 \mathrm{~mA}$ | 2.4 | 3.2 |  | V |

## AC Electrical Characteristics (Note 2)

| SYM | PARAMETER | CONDITIONS | DM76S64 |  |  | DM86S64 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
|  | Access Time |  |  |  |  |  |  |  |  |
| TDO | Dot Clock to Output |  |  | 25 | 50 |  | 25 | 40 | ns |
| TEA | Output Enable |  |  | 10 | 35 |  | 10 | 30 | ns |
| TER | Output Disable |  |  | 13 | 35 |  | 13 | 30 | ns |
|  | Set-Up Time |  |  |  |  |  |  |  |  |
| TS1 | Load to Dot Clock |  | 25 | 7 |  | 20 | 7 |  | ns |
| TS2 | Address to Load | See | 335 | 54 |  | 280 | 54 |  | ns |
| TS3 | Clear to Load | Switching | 335 | 14 | , | 280 | 14 |  | ns |
| TS4 | Control to Line Clock | Time | 50 | -10 |  | 40 | -10 |  | ns |
| TS5 | Line Clock to Load | Waveforms | 1140 | 156 | . | 950 | 156 |  | ns |
| TS6 | Address to Address Latch |  | 50 | 6 |  | 40 | 6 |  | ns |
|  | Hold Time |  |  |  |  |  |  |  |  |
| TH1 | Load from Dot Clock |  | 5 | -6 |  | 0 | -6 |  | ns |
| TH2 | Address from Load |  | 0 | -14 |  | 0 | -14 |  | ns |
| TH3 | Control from Line Clock |  | 120 | 23 |  | 100 | 23 |  | ns |
| TH4 | Address from Address Latch |  | 50 | 3 |  | 40 | 3 |  | ns |

AC Electrical Characteristics
(Continued) (Note 2)

| SYM | PARAMETER | CONDITIONS | DM76S64 |  |  | DM86S64 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
|  | Pulse Width |  |  |  |  |  |  |  |  |
| TW1 | Line Clock. |  | 50 | 12 |  | 40 | 12 |  | ns |
| TW2 | Clear | , | 50 | 6 |  | 40 | 6 |  | ns |
| TW3 | Dot Clock |  | 25 | 12 |  | 20 | 12 |  | ns |
| TW4 | Load |  | 40 | 8 |  | 30 | 8 |  | ns |
| TW5 | Address Latch |  | 50 | 22 |  | 40 | 22 |  | ns |
| ${ }^{\text {f MAX }}$ | Clock Frequency |  | 18 | 35 |  | 22 | 35 |  | MHz |

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.
Note 2: These limits apply over the entire operating range unless stated otherwise. All typical values are for $V_{C C}=5 \mathrm{~V}$ and $T_{A}=25^{\circ} \mathrm{C}$.

## Standard Test Load



- Input waveforms are supplied by a pulse generator having the following characteristics: PRR $=1 \mathrm{MHz}$, $Z_{\text {OUT }}=50 \Omega, \mathrm{t}_{\mathrm{r}}<5 \mathrm{~ns}$ and $\mathrm{t}_{\mathrm{f}}<5 \mathrm{~ns}$ (between 1.0 V and 2.0 V ).
- TDO is measured with output enable at a steady low level.

Switching Time Waveforms

A) ADDRESS LATCH

| ADDRESS LATCH <br> CONTROL | FUNCTION <br> PERFORMED |
| :---: | :--- |
| 0 | Latched |
| 1 | Fall Through |

B) OUTPUT

| OUTPUT <br> ENABLE | STATE OF <br> THE OUTPUT |
| :---: | :---: |
| 1 | Output $\mathrm{Hi}-\mathrm{Z}$ |
| 0 | Data Out |

C) 4-BIT LINE COUNTER

| CLOCK CONTROL | LINE CLOCK | $\overline{\text { CLEAR }}$ | LINE COUNTER |
| :---: | :---: | :---: | :--- |
| $H$ | $-f$ | $H$ | Increment line counter |
| X | X | L | Asynchronous clear <br> resets counter |
| L | X | H | Clock inhibited <br> Ho change on high-to- <br> low clock edge |

X = Don't care

## Definitions

A0-A5: Character address. A 6-bit code which selects 1 of the 64 characters in the font.

Clear: Active low clear for mod 16 row counter, (can be used to truncate mod 16 counter).

Line Clock: Clock that advances the line counter. Advances counter on the low-to-high transition.

Clock Control: Enables line clock when high and disables line clock when low.

Load Enable: Active low load command which routes data from the character ROM to the "D" inputs of the 7-bit shift register.

Dot Clock: A low-to-high transition of the dot clock loads the shift register if load enable is low or shifts data if load enable is high.

Output Enable: An active low output enable. When high the output is in the $\mathrm{Hi}-\mathrm{Z}$ state

Output: A TTL TRI-STATE output buffer.

## Functional Description

To select a character, a 6 -bit binary word must be present at the address inputs A0-A5 when the address latch control is high. This address can be latched by bringing the address latch control signal low after a 40 ns set-up time. When the clear input receives a low pulse, the counter is reset to zero. The shift register can be loaded (TS2 ns) after the character is addressed. Data, representing 1 horizontal line of the addressed character, is available at the output when the load enable input is brought low. As shown in Figure 1, valid data arrives serially at the output. Dot clock pulses beyond that required to shift out 1 line of the
character will add lows to the end of character. This provides a horizontal spacing between characters.

Figure 2 shows how the counter sequences through the rows of addressed lines with the application of clock pulses at the line clock input. Any additional line clocks beyond that required to display the character will put a vertical space between characters. This spacing can be truncated by bringing the clear input low. Detailed system application infomation is contained in application note AN-167 available from National.


Note. Output goes and stays low following the leading edge of the eighth Dot-Clock pulse until Load enable is enabled again and new parallel data is loaded into the shift register.

FIGURE 1. Character Cycle


FIGURE 2. Line Cycle

Functional Description (Continued)

A two character display example is shown in Figure 3 and a typical system timing waveform is shown in Figure 4.
A chip select input is provided for expansion of the character font. The various standard fonts are shown in Figures 5, 6, 7, 8, 9 and 10. Descending characters in the $5 \times 7$ fonts are shifted by virtue of their placement in the matrix. Descending characters in the $7 \times 9$ fonts are shifted (by the on-chip line shifter/ counter) the number of lines indicated by the number in the upper left hand corner of the character drawings in the figures.
Character Cycle - ROM data corresponding to 1 line of characters is loaded into the shift register TS2 after the ROM is addressed. When load enable goes low, ROM data is allowed to be present at the $D$ input of
the shift register via the MUX. The first bit of the ROM data is transferred to the output at the next low-to-high transition of the dot clock. After load enable goes back high, the second to seventh clock pulses shift out the rest of the selected row of the addressed character. Additional clock pulses will shift out low data used for spacing.

Line Cycle - The line counter is a mod 16 counter. A low-to-high transition of the line clock advances the line counter to the next count. If, for any reason, the counts need to be truncated, a low signal at the clear input resets the counter to zero. The clock control may be used as a line clock disable. A high signal at the line clock control terminal enables the counter and a low signal disables the line clock.


FIGURE 3. Example of Two Characters Display Timing

*Shown here for operation with dynamic memory. For static memory operation the address latch control would be tied high and the character addresses would be stable between each address change occurring 280 ns before the high-to-low transition of Load enable.

FIGURE 4. Typical System Timing Waveform

| $\stackrel{ }{4}$ |  | ロロロロロロロロ <br>  $0000000 \square$ － $000 \square 000$ <br>  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| ш | 别㗊喑㗊 <br>  모모믐 Minnimina |  |  $0000^{0}$ － <br>  <br>  |  |
| 0 |  <br>  <br> 的品品㗊 ต |  <br>  － － <br> － |  |  <br>  <br>  <br>  กロロロロロロロ |
| 0 |  <br>  <br> 踄咖郘 ตย | anavocue <br>  <br>  <br>  － | 000000000 ロロOMujure 0 0 0000 －0000non品昭 |  |
| $\infty$ |  | － cuagaga － －ggagag <br>  |  | 吅㫛别品 믐ㅁㅁㅁ믐吅品吅品吅 |
| $<$ |  <br>  <br>  <br>  00000 amo | －Ma0cuog － － caga뭄 <br>  |  | 모ロロロロロロ 몸ㅁㅁㅁㅁㅁㅁㅁㅁㅁ <br>  <br> 吅皆品㗊 |
| $\sigma$ |  <br>  <br> 踄㗊單 000000000 |  |  |  |
| $\infty$ |  | －$\quad$ manogn <br>  <br>  <br>  － 100000 ． | 000ロコロロロロ 몸ㅁㅁㅁ믐 － <br>  ロกロロロロロロロ | 别品䕎品 － － － |
| － |  |  |  |  |
| $\omega$ | － － 8 娖 － － <br>  |  <br>  <br>  <br>  <br>  | 吅吅品暘品 <br>  <br>  － |  |
| $\sim$ |  |  |  |  |
| $\sigma$ |  |  |  | $000000: 00$路 <br> 碞碞號 <br>  |
| $m$ |  <br>  － <br>  <br>  |  |  <br>  <br> 品田男男 <br>  |  |
| N |  <br>  － <br>  － |  |  믐ㅁㅁㅁ믐晾部㗊 <br>  <br>  |  |
| － |  |  <br>  － － <br>  | 吅煰㗊哈 <br> 吅吅吅㗊 |  |
| 0 |  4090 － <br>  <br>  |  |  <br>  ㅁㅁㅁㅁㅁㅁㅁ <br>  <br>  |  <br>  － <br>  <br>  |
|  | 0 | －－ | $N$ | $\cdots$ | FIGURE 5．DM76S64BWF／DM86S64BWF



Functional Description (Continued)


Functional Description (Continued)


Functional Description（Continued）

| 4 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| ш |  | 㗊品踄㗊 | 몸무뭄믐㗊㗊品品煰品品品㗊㗊碞 ロロロロロロロロ |  |
| 0 | 吅品部部品 <br>  <br>  － |  |  |  |
| $\omega$ |  |  |  | 000000000 <br> 品品品品品品 <br> 跣㗊品 <br>  <br> 㗊㧽品 |
| $\infty$ |  <br>  <br>  <br>  － |  |  |  |
| ＜ |  |  |  |  |
| 0 |  |  |  |  |
| $\infty$ |  |  |  |  |
| r |  |  |  |  |
| $\omega$ |  <br> 品曽胃 <br>  |  |  | ロロロロロッ픙 <br>  <br>  <br>  <br>  |
| เ |  |  |  |  |
| ＋ |  <br>  －${ }^{\circ}{ }^{\circ}$ －${ }^{-1}$ |  |  |  <br> － <br>  <br>  <br>  |
| $\cdots$ |  |  |  |  |
| N | 蹅吅吅 <br>  － <br>  |  | 모움ㅁㅁㅁㅁ <br> 知品品㗊部踄品品 000000000 |  |
| － | 㗊品期 － <br>  － 0 － |  |  |  |
| 0 | 므으료표 <br> － <br> 恄 <br>  <br>  |  | 80ロロロロロロロ <br>  믐ㅁㅁㅁㅁㅁㅁㅁㅁㅁㅁ潞路骂 ロ0000000 |  |
| $\begin{aligned} & 8 \\ & 4 \\ & 4 \\ & 4 \end{aligned}$ | 0 | － | N | $\cdots$ |

FIGURE 10．DM76S64CTB／DM86S64CTB

Bipolar PROMs

## DM76S128/DM86S128 Bipolar Character Generator

## General Description

The DM76S128/DM86S128 is a 128 -character bipolar character generator with serial output designed primarily for the CRT display marketplace, and packaged in a standard 16-pin DIP. The DM76S128/DM86S128 incorporates several CRT system level functions, as well as a $7 \times 9$ or $5 \times 7$ row scan character font. The DM76S128/DM86S128 performs the system functions of parallel to serial shifting, character address latching, character spacing and character line spacing. These system functions have required extra packages in the past.

Shifted characters can be generated by the on-chip adder/subtracter.

The clear input and the load enable input are active low. Load enable is synchronous with the dot clock. Both the line clock and the dot clock are positive edgetriggered. When the address latch control signal is high,
the character addresses "fall through" the latch. And when the address latch control signal goes low, the character addresses are latched.

## Features

- 128 character-row scan
- $5 \times 7$ or $7 \times 9$ font
- Custom fonts available with shift options
- Serial output
- 16-pin package
- 35 MHz typical clock rate
- On-chip input latches
- On-chip shift register
- On-chip dot blanking
- On-chip row blanking
- Low power-400 mW typical

|  | $\mathbf{7 \times 9}$ | $\mathbf{5 \times 7}$ | FONT | PACKAGE |
| :--- | :---: | :---: | :---: | :---: |
| DM76S128CNC/DM86S128CNC | X |  | Upper and Shifted Lower Case Block | $\mathrm{N}, \mathrm{J}$ |
| DM76S128CND/DM86S128CND |  | X | Upper and Lower Case Block | $\mathrm{N}, \mathrm{J}$ |
| DM76S128CQH/DM86S128CQH | X |  | ASCII CHARACTER SET | $\mathrm{N}, \mathrm{J}$ |
| DM76S128COJ/DM86S128CQJ |  | X | ASCII CHARACTER SET | $\mathrm{N}, \mathrm{J}$ |

## Block Diagram


*alpha pattern designators

Connection Diagram


## Absolute Maximum Ratings (Note 1)

|  |  | - | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | -0.5 V to +7 V | Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| Input Voltage | -1.5 V to +5.5 V | DM76S128 | 4.5 | 5.5 | V |
| Output Voltage | -0.5 V to +5.5 V | DM86S128 | 4.75 | 5.25 | V |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Ambient Temperature ( $\mathrm{T}^{\prime}$ A) |  |  |  |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ | DM76S128 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
|  |  | DM86S128 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| $\cdots$ | . | Logical '0' Input Voltage (Low) | 0 | 0.8 | V |
|  |  | Logical "1" Input Voltage (High) | 2.0 | 5.5 | V |

DC Electrical Characteristics (Note 2)

| SYM | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IIL | Input Load Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ | - |  | -800 | $\mu \mathrm{A}$ |
| IIH | Input Leakage Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
| 11 | Input Leakage Current | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1 | mA |
| VOL | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{IOL}=16 \mathrm{~mA}$ |  | 0.35 | 0.45 | $v$ |
| VOH | Output Voltage High | $\mathrm{IOH}^{\prime}=-2 \mathrm{~mA}$ | 2.4 | 3.2 |  | V |
| VIL | Low Level Input Voltage | $V_{C C}=$ Min |  |  | 0.80 | V |
| VIH | High Level Input Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$ | 2.0 |  |  | v |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $V_{C C}=$ Min, $\mathrm{IIN}^{\prime}=-12 \mathrm{~mA}$ |  | -0.8 | -1.5 | $v$ |
| CIN | Input Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\ & 1 \mathrm{MHz} \end{aligned}$ |  | 4.0 |  | pF |
| Co | Output Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}, \\ & 1 \mathrm{MHz} \end{aligned}$ | . | 6.0 |  | pF |
| ICC | Power Supply Current | $V_{C C}=$ Max, All Inputs Grounded, Output Open |  | 100 | 140 | mA |
| ISC | Output Short-Circuit Current | $V_{O}=0 V, V_{C C}=\operatorname{Max}$ | -15 |  | -70 | mA |

## AC Electrical Characteristics

DM76S128: $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V} . \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$.
DM86S128: $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{C}}=4.75 \mathrm{~V}$ to $5.25 \mathrm{~V} . \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$.

| SYM | PARAMETER | DM76S128 |  |  | DM86S128 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
|  | Access Time |  |  |  |  |  |  |  |
| TDO | Dot Clock to Output |  | 25 | 50 | : | 25 | 40 | ns |
|  | Set Up Time |  |  |  |  |  |  |  |
| TS1 | Load to Dot Clock | 25 | 7 |  | 20 | 7 |  | ns |
| TS2 | Address to Load | 335 | 54 |  | 280 | 54 |  | ns |
| TS3 | Clear to Load | 335 | 14 |  | 280 | 14 | . | ns |
| TS4 | Control to Line Clock | 50 , | -10 | - | 40 | $-10$ | , | ns |
| TS5 | Line Clock to Load | 1140 | - 156 |  | 950 | 156 |  | ns |
| TS6 | - Address to Address Latch | 50 | 6 |  | 40 | 6 |  | ns |
|  | Hold Time |  |  |  |  |  |  |  |
| TH1 | Load from Dot Clock | 5 | -6 |  | 0 | -6 |  | ns |
| TH2 | Address from Load | 0 | -14 |  | 0 | $-14$ |  | ns |
| TH3 | Control from Line Clock | 120 | 23 |  | 100 | 23 |  | ns |
| $\mathrm{T}_{\mathrm{H} 4}$ | Address from Address Latch | 50 | 3 |  | 40 | 3 |  | ns |

AC Electrical Characteristics (Continued) (With standard load) (Note 2)

| SYM | PARAMETER | DM76S128 |  |  | DM86S128 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| TW1 | Line Clock | 50 | 12 |  | 40 | 12 |  | ns |
| TW2 | Clear | 50 | 6 |  | 40 | 6 |  | ns |
| Tw3 | Dot Clock | 25 | 12 |  | 20 | 12 |  | ns |
| Tw4 | Load | 40 | 8 |  | 30 | 8 |  | ns |
| TW5 | Address Latch | 50 | 22 |  | 40 | 22 |  | ns |
| $f_{\text {max }}$ | Clock Frequency | 18 | 35 |  | 22 | 35 |  | MHz |

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.
Note 2: These limits apply over the entire operating range unless stated otherwise. All typical values are for $V_{C C}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## Standard Test Load



- Input waveforms are supplied by a pulse generator having the following characteristics: $P R R=1 \mathrm{MHz}$, ZOUT $=50 \Omega, \mathrm{t}_{\mathrm{r}}<5 \mathrm{~ns}$ and $\mathrm{t}_{\mathrm{f}}<5 \mathrm{~ns}$ (between 1.0 V and 2.0 V ).


## Truth Tables

A) ADDRESS LATCH
B) 4-BIT LINE COUNTER

| ADDRESS LATCH <br> CONTROL | FUNCTION <br> PERFORMED |
| :---: | :--- |
| 0 | Latched |
| 1 | Fall Through |


| CLOCK CONTROL | LINE CLOCK | $\overline{\text { CLEAR }}$ | LINE COUNTER |
| :---: | :---: | :---: | :--- |
| $H$ | - | H | Increment line counter |
| X | X | L | Asynchronous clear <br> resets counter |
| L | X | H | Clock inhibited <br> H |
|  | - | H | No change on high-to- <br> low clock edge |

$$
X=\text { Don't care }
$$

Switching Time Waveforms


## Definitions

A0-A6: Character address. A 7-bit code which selects 1 of the 128 characters in the font.

Clear: Active low clear for mod 16 row counter, (can be used to truncate mod 16 counter).

Line Clock: Clock that advances the line counter. Advances counter on the low-to-high transition.

Clock Control: Enables line clock when high and disables line clock when low.

Load Enable: Active low load command which routes data from the character ROM to the " $D$ " inputs of the 7-bit shift register.

Dot Clock: A low-to-high transition of the dot clock loads the shift register if load enable is low or shifts data if load enable is high.

Output: A TTL BI-STATE output buffer.

## Functional Description

To select a character, a 7 -bit binary word must be present at the address inputs $A 0-A 6$ when the address latch control is high. This address can be latched by bringing the address latch control signal low after a 40 ns set-up time. When the clear input receives a low pulse, the counter is reset to zero. The shift register can be loaded (TS2 ns) after the character is addressed. Data, representing one horizontal line of the addressed character, is available at the output when the load enable input is brought low. As shown in Figure 1, valid data arrives serially at the output. Dot clock pulses beyond that required to shift out one line of the character will add lows to the end of character. This provides a horizontal spacing between characters.

Figure 2 shows how the counter sequences through the rows of addressed lines with the application of clock pulses at the line clock input. Any additional line clocks beyond that required to display the character will put a vertical space between characters. This spacing can be truncated by bringing the clear input low.

A two character display example is shown in Figure 3 and a typical system timing waveform is shown in Figure 4. The standard fonts are shown in Figures 5, 6,7 and 8 . Descending characters in the $5 \times 7$ fonts are
shifted by virtue of their placement in the matrix. Descending characters in the $7 \times 9$ fonts are shifted (by th on-chip line shifter/counter) the number of lines indicated by the number in the upper left hand corner of the character drawings in the figures.

Character Cycle - ROM data corresponding to one line of characters is loaded into the shift register TS2 after the ROM is addressed. When load enable goes low, ROM data is allowed to be present at the $D$ input of the shift register via the MUX. The first bit of the ROM data is transferred to the output at the next low-to-high transition of the dot clock. After load enable goes back high, the second to seventh clock pulses shift out the rest of the selected row of the addressed character. Additional clock pulses will shift out low data used for spacing.

Line Cycle - The line counter is a mod 16 counter. A low-to-high transition of the line clock advances the line counter to the next count. If, for any reason, the counts need to be truncated, a low signal at the clear input resets the counter to zero. The clock control may be used as a line clock disable. A high signal at the line clock control terminal enables the counter and a low signal disables the line clock.


Note. Output goes and stays low following the leading edge of the eighth Dot-Clock pulse until Load enable is enabled again and new parallel data is loaded into the shift register.

FIGURE 1. Character Cycle


FIGURE 2. Line Cycle

Functional Description (Continued)


FIGURE 3. Example, Two Character Display Timing - DM86S128CNC


Shown here for operation with dynamic memory. For static memory operation the address latch control would be tied high and the character addresses would be stable between each address change occurring 280 ns before the high-to-low transition of Load enable.

FIGURE 4. Typical System Timing Waveform

Functional Description (Continued)


Functional Description (Continued)



Functional Description (Continued)


## Section 22 Bipolar and ECL RAMs

DEVICE

DM54S189/DM74S189
DM54S289/DM74S289
DM54S189A/DM74S189A
DM75S06/DM85S06
DM75S07/DM85S07
DM75S07A/DM85S07A
DM77S401/DM87S401, DM77S402/DM87S402

DM77S401A/DM87S401A, DM77S402A/DM87S402A DM75S68/DM85S68

IDM29705/29705A
DM10414, DM10414A
DM10415, DM10415A
DM10422
DM10422A
DM10470
DM10470A
DM10470L
DM10474/DM10474A

DESCRIPTION
64-Bit ( $16 \times 4$ ) TRI-STATE RAM ..... 22-3

-3
64-Bit Open-Collector RAM ..... 22-3
High Speed 64-Bit TRI-STATE RAM ..... 22-3
Open-Collector 64-Bit ( $16 \times 4$ ) RAM ..... 22-10
TRI-STATE 64-Bit ( $16 \times 4$ ) RAM ..... 22-10
High Speed TRI-STATE Non-Inverting 64-Bit ( $16 \times 4$ ) RAM ..... 22-10
First-In, First-Out (FiFo) $64 \times 4,64 \times 5$ Serial Memories ..... 22-16
First-In, First-Out (FiFo) $64 \times 4,64 \times 5$ Serial Memories ..... 22-20
$16 \times 4$ Edge Triggered Registers ..... 22-24
16-Word by 4-Bit Two-Port RAM/Register File ..... 22-27
$256 \times 1$ ECL Random Access Memory ..... 22-32
$1024 \times 1$ ECL Random Access Memory ..... 22-37
1024-Bit $(256 \times 4)$ ECL RAM ..... 22-42
1024-Bit $(256 \times 4)$ ECL RAM ..... 22-45
Standard 4096-Bit ( $4096 \times 1$ ) ECL RAM ..... 22-48
High Speed 4096-Bit ( $4096 \times 1$ ) ECL RAM ..... 22-48
Low Power 4096-Bit ( $4096 \times 1$ ) ECL RAM ..... 22-48
( $1024 \times 4$ ) 4096-Bit, 10k ECL RAM ..... 22-53

## PAGE

 NUMBER

## DM54S189/DM74S189 64-Bit (16 $\times 4$ ) TRI-STATE ${ }^{\oplus}$ RAM DM54S289/DM74S289 64-Bit Open-Collector RAM DM54S189A/DM74S189A High Speed 64-Bit TRI-STATE RAM

## General Description

These 64-bit active-element memories are monolithic Schottky-clamped transistor-transistor logic (TTL) arrays organized as 16 words of 4 bits each. They are fully decoded and feature a chip-enable input to simplify decoding required to achieve the desired system organization. The memories feature PNP input transistors that reduce the low level input current requirement to a maximum of -0.25 mA , only one-eighth that of a DM54S/DM74S standard load factor. The chip-enable circuitry is implemented with minimal delay times to compensate for added system decoding.

The TRI-STATE output combines the convenience of an open-collector with the speed of a totem-pole output; it can be bus connected to other similar outputs; yet it retains the fast rise time characteristics of the TTL totempole output. Systems utilizing data bus lines with a defined pull-up impedance can employ the open-collector DM54S289.

Write Cycle: The complement of the information at the data input is written into the selected location when both the chip-enable input and the read/write input are low. While the read/write input is low, the outputs are in the high-impedance state. When a number of the DM54S189 outputs are bus connected, this high-impedance state will neither load nor drive the bus line, but it will allow the bus line to be driven by another active output or a passive pullup if desired.

Read Cycle: The stored information (complement of information applied at the data inputs during the write cycle) is available at the outputs when the read/write input is high and the chip-enable is low. When the chip-enable is high, the outputs will be in the high-impedance state.

The fast access time of the DM54S189A makes it particularly attractive for implementing high-performance memory functions requiring access times less than 25 ns . The high capacitive drive capability of the outputs permits expansion without additional output buffering. The unique functional capability of the DM54S189A outputs being at a high-impedance during writing, combined with the data inputs being inhibited during reading, means that both data inputs and outputs can be connected to the data lines of a bus-organized system without the need for interface circuits.

## Features

- Schottky-clamped for high speed applications (S189A) access from chip-enable input 17 ns max access from address inputs 25 ns max
- TRI-STATE outputs drive bus-organized systems and/or high capacitive loads (S189, S189A)
- DM54S289/DM74S289 are functionally equivalent and have open-collector outputs
- DM54SXXX is guaranteed for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- Compatible with most TTL circuits
- Chip-enable input simplifies system decoding


## Connection Diagram



## Truth Table

| Function | Inputs |  | Output |
| :---: | :---: | :---: | :---: |
|  | Chip- <br> Enable | Read/ <br> Write |  |
| Write | L | L | High-Impedance |
| Store Complement of Data) |  | H | H |
| Read | Stored Data |  |  |
| Inhibit | H | X | High-Impedance |

$\mathrm{H}=$ High Level
$\mathrm{L}=$ Low Level
$\mathrm{X}=$ Don't Care

Order Number DM54S189J, DM54S189AJ, DM74S189J, DM74S189AJ, DM54S289J or DM74S289J See NS Package J16A

Order Number DM74S189N, DM74S189AN or DM74S289N See NS Package N16E

Absolute Maximum Ratings (Note 1)

## Operating Conditions

|  |  |  | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ | 7.0 V | Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| Input Voltage | 5.5 V | DM54S189, DM54S289 | 4.5 | 5.5 | V |
| Output Voltage | 5.5 V | DM74S189, DM74S289 | 4.75 | 5.25 | V |
| Storage Temperature Range - | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| Lead Temperature (Soldering, 10 seconds) | ) $300^{\circ} \mathrm{C}$ | DM54S189, DM54S289 | -55 0 | +125 +70 | ${ }^{\circ} \mathrm{O}$ |

## DM54S189/DM74S189, DM54S289/DM74S289 Electrical Characteristics

over recommended operating free-air temperature range unless otherwise noted (Notes 2 and 3)

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $V_{C C}=\operatorname{Min}$ | $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}, \mathrm{DM} 545189$ | 2.4 | 3.4 |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-6.5 \mathrm{~mA}, \mathrm{DM} 74 \mathrm{~S} 189$ | 2.4 | 3.2 |  |  |
| $I_{\text {CEX }}$ | High Level Output Current Open Collector Only | $V_{C C}=$ Min | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{OH}}=5.5 \mathrm{~V}$ |  |  | 100 |  |
| $\mathrm{V}_{\text {OL }}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ | DM54S189, DM54S289 |  |  | 0.5 | V |
|  |  |  | DM74S189, DM74S289 |  |  | 0.45 |  |
| $\mathrm{I}_{\mathrm{H}}$ | High Level Input Current | $\mathrm{V}_{C C}=\mathrm{Max}, \mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  |  | 25 | $\mu \mathrm{A}$ |
| 1 | High Level Input Current at Maximum Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| IIL | Low Level Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{1}=0.45 \mathrm{~V}$ |  |  |  | -250 | $\mu \mathrm{A}$ |
| los | Short Circuit Output Current (Note 4) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | DM54S189, DM74S189 | $-30$ |  | -100 | mA |
| ICC | Supply Current (Note 5) | $V_{C C}=$ Max |  |  | 75 | 110 | mA |
| $V_{\text {IC }}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | V |
| $\mathrm{l}_{\text {OZH }}$ | TRI-STATE Output Current, High Level Voltage Applied | $V_{C C}=\operatorname{Max}, V_{O}=2.4 \mathrm{~V}$ | DM54S189, DM74S189 |  |  | 50 | $\mu \mathrm{A}$ |
| lozl | TRI-STATE Output Current, Low Level Voltage Applied | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{~V}_{\mathrm{O}}=0.45 \mathrm{~V}$ | DM54S189, DM74S189 | $-50$ |  |  | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{~N}}=2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz}$ |  |  | 4.0 |  | pF |
| $\mathrm{C}_{0}$ | Output Capacitance | $V_{C C}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz}$ Output "OFF" |  |  | 6.0 |  | pF |

## DM54S189/DM74S189 Switching Characteristics

over recommended operating ranges of $T_{A}$ and $V_{C C}$ unless otherwise noted

| Symbol | Parameter |  | Conditions | DM54S189 |  |  | DM74S189 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ (Note 2) | Max | Min | Typ (Note 2) | Max |  |
| $t_{\text {AA }}$ | Access Times from Address |  |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=280 \Omega \\ & \text { (Figure 4) } \end{aligned}$ |  | 25 | 50 |  | 25 | 35 | ns |
| $\mathrm{t}_{\mathrm{CZH}}$ | Output Enable Time to High Level | Access Times from Chip-Enable |  |  | 12 | 25 |  | 12 | 17 | ns |
| $\mathrm{t}_{\mathrm{CzL}}$ | Output Enable Time to Low Level |  |  |  | 12 | 25 |  | 12 | 17 | ns |
| $t_{\text {WZH }}$ | Output Enable Time to High Level | Sense Recovery Times from Read/Write |  |  | 13 | 35 |  | 13 | 25 | ns |
| ${ }^{\text {twzL }}$ | Output Enable Time to Low Level |  |  |  | 13 | 35 |  | 13 | 25 | ns |

DM54S189/DM74S189 Switching Characteristics (Continued)
over recommended operating ranges of $T_{A}$ and $V_{C C}$ unless otherwise noted

| Symbol | Parameter |  | Conditions | DM54S189 |  |  | DM74S189 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ (Note 2) | Max | Min |  | Max |  |
| $\mathrm{t}_{\mathrm{CHz}}$ | Output Disable Time from High Level | Disable Times from |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=280 \Omega \\ & \text { (Figure 4) } \end{aligned}$ |  | 12 | 25 |  | 12 | 17 | ns |
| ${ }^{\text {chez }}$ | Output Disable Time from Low Level | Chip-Enable |  |  | 12 | 25 |  | 12 | 17 | ns |
| $\mathrm{t}_{\text {WHz }}$ | Output Disable Time from High Level | Disable Times from Read/Write |  |  | 15 | 35 |  | 15 | 25 | ns |
| $t_{\text {WLZ }}$ | Output Disable Time from Low Level |  |  |  | 15 | 35 |  | 15 | 25 | ns |
| $t_{\text {WP }}$ | Width of Write Enable Pulse (Read/Write Low) |  |  | 25 |  |  | 25 |  |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{ASW}} \\ & \mathrm{t}_{\mathrm{DSW}} \\ & \mathrm{t}_{\mathrm{CSW}} \end{aligned}$ | Set-Up Time (Figure 1) | Address to Read/Write |  | 0 |  |  | 0 |  |  | ns |
|  |  | Data to Read/Write |  | 25 |  |  | 25 |  |  | ns |
|  |  | Chip-Enable to Read/Write |  | 0 |  |  | 0 |  | ! | ns |
| $t_{\text {AHW }}$ <br> $t_{\text {DHW }}$ <br> $t_{\mathrm{CHW}}$ | Hold Time (Figure 1) | Address from Read/Write |  | + 0 |  |  | 0 |  |  | ns |
|  |  | Data from Read/Write |  | 0 |  |  | 0 |  |  | ns |
|  |  | Chip-Enable from Read/Write |  | 0 |  |  | 0 |  |  | ns |

DM54S289/DM74S289 Switching Characteristics
over recommended operating ranges of $T_{A}$ and $V_{C C}$ unless otherwise noted

| Symbol | Parameter |  | Conditions | DM54S289 |  |  | DM74S289 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ (Note 2) | Max | Min | $\begin{array}{c\|} \text { Typ } \\ \text { (Note 2) } \end{array}$ | Max |  |
| $t_{\text {AA }}$ | Access Times from Address |  |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L} 1}=300 \Omega, \\ & \mathrm{R}_{\mathrm{L} 2}=600 \Omega \\ & \text { (Figure 4) } \end{aligned}$ |  | 25 | 50 |  | 25 | 35 | ns |
| $\mathrm{t}_{\mathrm{CHL}}$ | Enable Time from Chip-Enable |  |  |  | 12 | 25 |  | 12 | 17 | ns |
| $t_{\text {WHL }}$ | Enable Time from Read/Write | Sense Recovery Time from Read/Write |  |  | 13 | 35 |  | 13 | 25 | ns |
| ${ }^{\text {cher }}$ | Disable Time from Chip-Enable |  |  |  | 12 | 25 |  | 12 | 20 | ns |
| $t_{\text {WLH }}$ | Disable Time from Read/Write |  |  |  | 13 | 35 |  | 13 | 25 | ns |
| $t_{\text {WP }}$ | Width of Write Enable Pulse (Read/Write Low) |  |  | 25 |  |  | 25 |  |  | ns |
| $\begin{aligned} & t_{\mathrm{ASW}} \\ & \mathrm{t}_{\mathrm{DSW}} \\ & \mathrm{t}_{\mathrm{CSW}} \end{aligned}$ | Set-Up Time (Figure 2) | Address to Read/Write |  | 0 |  |  | 0 |  |  | ns |
|  |  | Data to Read/Write |  | 25 |  |  | 25 |  |  | ns |
|  |  | Chip-Enable to Read/Write |  | 0 |  |  | 0 |  |  | ns |
| $t_{\text {AHW }}$ <br> $t_{\text {DHW }}$ <br> $t_{\mathrm{CHW}}$ | Hold Time (Figure 2) | Address from Read/Write |  | 0 |  |  | 0 |  |  | ns |
|  |  | Data from Read/Write |  | 0 |  |  | 0 |  |  | ns |
|  |  | Chip-Enable from Read/Write |  | 0 |  |  | 0 |  |  | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the $\mathrm{DM} 54 \mathrm{~S} 189 / 289$ and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DM74S189/289. All typicals are given for $\mathrm{V}_{C C}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.
Note 5: ICC is measured with all inputs grounded; and the outputs open.

## Absolute Maximum Ratings (Note 1)

## Operating Conditions

| Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ | 7.0 V |
| :--- | ---: |
| Input Voltage | 5.5 V |
| Output Voltage | 5.5 V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |


|  | Min | Max | Units |
| :---: | :---: | :---: | :---: |
| Supply Voltage $\left(\mathrm{V}_{\mathrm{CC}}\right)$ |  |  |  |
| DM54S189(A)/DM54S289 | 4.5 | 5.5 | V |
| DM74S189(A)/DM74S289 | 4.75 | 5.25 | V |
| Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ |  |  |  |
| DM54S189(A)/DM54S289 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DM74S189(A)/DM74S289 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

## DM54S189A/DM74S189A Electrical Characteristics

over recommended operating free-air temperature range unless otherwise noted (Notes 2 and 3 )

| Symbol | Parameter | Conditions |  |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | High Level Input Voltage |  |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $V_{C C}=\operatorname{Min}$ | $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | DM54S189A | 2.4 | 3.4 |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-6.5 \mathrm{~mA}$ | DM74S189A | 2.4 | 3.2 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $V_{C C}=\operatorname{Min}$ | $\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  |  |  | 0.45 | V |
|  |  |  | $\mathrm{l}_{\mathrm{OL}}=20 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| $\mathrm{I}_{\mathrm{IH}}$ | High Level Input Current | $\mathrm{V}_{C C}=\mathrm{Max}, \mathrm{V}_{1}=2.4 \mathrm{~V}$ |  |  |  |  | 10 | $\mu \mathrm{A}$ |
| II | High Level Input Current at Maximum Voltage | $\mathrm{V}_{C C}=\mathrm{Max}, \mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  |  |  | 1.0 | mA |
| 1 IL | Low Level Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{1}=0.40 \mathrm{~V}$ |  |  |  |  | -250 | $\mu \mathrm{A}$ |
| los | Short Circuit Output Current (Note 4) | $\mathrm{V}_{C C}=\mathrm{Max}, \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ |  |  | -20 |  | -90 | mA |
| $I_{C C}$ | Supply Current (Note 5) | $V_{C C}=$ Max |  |  |  | 75 | 100 | mA |
| $\mathrm{V}_{1 \mathrm{C}}$ | Input Clamp Voltage | $\mathrm{V}_{C C}=\mathrm{Min}, \mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  |  |  | -1.2 | V |
| $\mathrm{l}_{\text {OZH }}$ | TRI-STATE Output Current, High Level Voltage Applied | $\mathrm{V}_{C C}=\mathrm{Max}, \mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  |  |  | 40 | $\mu \mathrm{A}$ |
| lozl | TRI-STATE Output Current, Low Level Voltage Applied | $\mathrm{V}_{C C}=\mathrm{Max}, \mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -40 |  |  | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{I N}=2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz}$ |  |  |  | 4.0 |  | pF |
| $\mathrm{C}_{0}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz}$ Output "OFF" |  |  |  | 6.0 |  | pF |

DM54S189A/DM74S189A Switching Characteristics
over recommended operating ranges of $T_{A}$ and $V_{C C}$ unless otherwise noted

| Symbol | Parameter |  | Conditions | DM54S189A |  |  | DM74S189A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ (Note 2) | Max | Min | Typ (Note 2) | Max |  |
| $t_{\text {AA }}$ | Access Times from Address |  |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=280 \Omega \\ & \text { (Figure 4) } \end{aligned}$ |  | 20 | 30 |  | 20 | 25 | ns |
| $\mathrm{t}_{\text {czi }}$ | Output Enable Time to High Level | Access Times from Chip-Enable |  |  | 11 | 25 |  | 11 | 17 | ns |
| $\mathrm{t}_{\text {czi }}$. | Output Enable Time to Low Level |  |  |  | 11 | 25 |  | 11 | 17 | ns |
| ${ }^{\text {wzzH }}$ | Output Enable Time to High Level | Sense Recovery Times from Read/Write |  |  | 13 | 35 |  | 13 | 25 | ns |
| ${ }^{\text {w }}$ wz | Output Enable Time to Low Level |  |  |  | 13 | 35 |  | 13 | 25 | ns |
| $\mathrm{t}_{\text {chz }}$ | Output Disable Time from High Level | Disable Times' from Chip-Enable | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=280 \Omega \\ & \text { (Figure 4) } \end{aligned}$ |  | 12 | 25 |  | 12 | 17 | ns |
| $\mathrm{t}_{\text {cLz }}$ | Output Disable Time from Low Level |  |  |  | 12 | 25 |  | 12 | 17 | ns |
| ${ }^{\text {twhz }}$ | Output Disable Time from High Level | Disable Times from Read/Write |  |  | 15 | 35 |  | 15 | 25 | ns |
| ${ }^{\text {twLz }}$ | Output Disable Time from Low Level |  |  |  | 15 | 35 |  | 15 | 25 | ns |
| $\mathrm{t}_{\text {WP }}$ | Width of Write Enable Pulse (Read/Write Low) |  |  | 25 |  |  | 20 |  |  | ns |
| $t_{\text {ASW }}$ | Set-Up Time (Figure 1) | Address to Read/Write |  | 0 |  |  | 0 |  |  | ns |
| $t_{\text {dsw }}$ |  | Data to Read/Write |  | 25 |  |  | 20 |  |  | ns |
| $\mathrm{t}_{\text {csw }}$ |  | Chip-Enable to Read/Write | - | 0 |  |  | 0 |  |  | ns |
| $\mathrm{t}_{\text {AHW }}$ | Hold Time (Figure 1) | Address from Read/Write |  | 0 |  |  | 0 |  |  | ns |
| ${ }_{\text {t }}^{\text {dHW }}$ |  | Data from Read/Write |  | 0 |  |  | 0 |  |  | ns |
| ${ }_{\text {terw }}$ |  | Chip-Enable from Read/Write |  | 0 |  |  | 0 |  |  | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the $\mathrm{DM} 54 \mathrm{~S} 189(\mathrm{~A})$ and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DM74S189(A). All typicals are given for $V_{C C}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.
Note 5: ICC is measured with all inputs grounded; and the outputs open.

Enable and Disable Time from Chip-Enable


Access Time from Address Inputs


## Write Cycle



FIGURE 1
Note 1: Waveform 1 is for the output with internal conditions such that the output is low except when disabled. Waveform 2 is for the output with internal conditions such that the output is high except when disabled.
Note 2: When measuring delay times from address inputs, the chip-enable input is low and the read/write input is high.
Note 3: When measuring delay times from chip-enable input, the address inputs are steady-state and the read/write input is high.
Note 4: Input waveforms are supplied by pulse generators having the following characteristics: $\mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}, \mathrm{PRR} \leq 1 \mathrm{MHz}$ and $\mathrm{Z}_{\mathrm{OUT}} \approx 50 \Omega$.

## DM54S289/DM74S289 Switching Time Waveforms

Enable and Disable Time from Chip-Enable


Access Time from Address Inputs


## Write Cycle



FIGURE 2

Note 1: Waveform 1 is for the output with internal conditions such that the output is low except when disabled.
Note 2: When measuring delay times from address inputs, the chip-eriable input is low and the read/write input is high.
Note 3: When measuring delay times from chip-enable input, the address inputs are steady-state and the read/write input is high.
Note 4: Input waveforms are supplied by pulse generators having the following characteristics: $\mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}, \mathrm{PRR} \leq 1 \mathrm{MHz}$ and $\mathrm{Z}_{\mathrm{OUT}} \approx 50 \Omega$.


FIGURE 3

## AC Test Circuits

DM54S189(A)/DM74S189(A)


TL/LL5197.10

DM54S289/DM74S289

$C_{L}$ includes probe and jig capacitance.
All diodes are 1N3064.
FIGURE 4

# DM75S06/DM85S06 Open-Collector DM75S07IDM85S07 TRI-STATE DM75S07A/DM85S07A High Speed TRI-STATE Non-Inverting, 64-Bit ( $16 \times 4$ ) RAMs 

## General Description

These 64-bit active-element memories are monolithic Schottky-clamped transistor-transistor logic (TTL) arrays organized as 16 words of 4 bits each. They are fully decoded and feature a chip-enable input to simplify decoding required to achieve the desired system organization. The memories feature PNP input transistors that reduce the low level input current requirement to a maximum of -0.25 mA , only one-eighth that of a DM54S/DM74S standard load factor. The chip-enable circuitry is implemented with minimal delay times to compensate for added system decoding.
The TRI-STATE output combines the convenience of an open-collector with the speed of a totem-pole output; it can be bus-connected to other similar outputs; yet it retains the fast rise time characteristics of the TTL totempole output. Systems utilizing data bus lines with a defined pull-up impedance can employ the open-collector DM75S06.
Write Cycle: The information at the data input is written into the selected location when both the chip-enable input and the read/write input are low. While the read/write input is low, the outputs are in the high-impedance state. When a number of the DM85S07 outputs are bus-connected, this high-impedance state will neither load nor drive the bus line, but it will allow the bus line to be driven by another active output or a passive pull-up if desired.
Read Cycle: The stored information is available at the outputs when the read/write input is high and the chip-

## Connection Diagram


enable is low. When the chip-enable is high, the outputs will be in the high-impedance state.
The fast access time of the DM75S07A makes it particularly attractive for implementing high-performance memory functions requiring access times less than 25 ns . The high capacitive drive capability of the outputs permits expansion without additional output buffering. The unique functional capability of the DM75S07 outputs being at a high-impedance during writing, combined with the data inputs being inhibited during reading, means that both data inputs and outputs can be connected to the data lines of a bus-organized system without the need for interface circuits.

## Features

- Schottky-clamped for high speed applications (75S07A) access from chip-enable input

17 ns max access from address inputs

25 ns max

- TRI-STATE outputs drive bus-organized systems and/or high capacitive loads
- DM75S06, DM85S06 are functionally equivalent and have open-collector outputs
- DM75SXX is guaranteed for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- Compatible with most TTL logic circuits
- Chip-enable input simplifies system decoding


## Truth Table

| Function | Inputs |  | Output |
| :--- | :---: | :---: | :---: |
|  | Chip- <br> Enable | Read/ <br> Write |  |
| Write | L | L | High-Impedance |
| Read | L | H | Stored Data |
| Inhibit | H | X | High-Impedance |

$H=$ High Level
$L=$ Low Level
$X=$ Don't Care

Order Number DM75S06J, DM75S07J, DM75S07AJ, DM85S06J, DM85S07J or DM85S07AJ See NS Package J16A
Order Number DM85S06N, DM85S07N or DM85S07AN See NS Package N16E

## Absolute Maximum Ratings (Note 1)

| Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ | 7.0 V |
| :--- | ---: |
| Input Voltage | 5.5 V |
| Output Voltage | 5.5 V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature(Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |

## Operating Conditions

|  | Min | Max | Units |
| :---: | :---: | :---: | :---: |
| Supply Voltage $\left(\mathrm{V}_{\mathrm{CC}}\right)$ |  |  |  |
| DM75S06/DM75S07(A) | 4.5 | 5.5 | V |
| DM85S06/DM85S07(A) | 4.75 | 5.25 | V |
| Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ |  |  |  |
| DM75S06/DM75S07(A) | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DM85S06/DM85S07(A) | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

## Electrical Characteristics

over recommended operating free-air temperature range unless otherwise noted (Notes 2 and 3 )

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voitage |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $V_{C C}=$ Min | $\mathrm{l}_{\mathrm{OH}}=-2.0 \mathrm{~mA}, \mathrm{DM} 75 \mathrm{SO7}(\mathrm{~A})$ | 2.4 | 3.4 |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-5.2 \mathrm{~mA}, \mathrm{DM85S07}(\mathrm{~A})$ | 2.4 | 3.2 |  | V |
| $I_{\text {CEX }}$ | High Level Output Current Open-Collector Only | $V_{C C}=\operatorname{Min}$ | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{OH}}=5.5 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OL }}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$ | $\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  |  | 0.45 | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA}$ |  |  | 0.5 | V |
| $\mathrm{I}_{\mathrm{H}}$ | High Level Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{1}=2.4 \mathrm{~V}$ |  |  |  | 10 | $\mu \mathrm{A}$ |
| 1 | High Level Input Current at Maximum Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| ILL | Low Level Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{1}=0.40 \mathrm{~V}$ |  |  |  | -250 | $\mu \mathrm{A}$ |
| Ios | Short Circuit Output Current (Note 4) | $\begin{aligned} & V_{C C}=M a x, V_{O}=0 V \\ & D M 75 S 07(A), D M 85 S 07(A) \end{aligned}$ |  | -30 |  | -90 | mA |
| $I_{\text {cc }}$ | Supply Current (Note 5) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$ |  |  | 75 | 100 | mA |
| $V_{\text {IC }}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | V |
| IOZH | TRI-STATE Output Current, High Level Voltage Applied | $\begin{aligned} & V_{C C}=M a x, V_{O}=2.4 \mathrm{~V} \\ & D M 75 S 07(A), D M 85 S 07(A) \end{aligned}$ |  |  |  | 40 | $\mu \mathrm{A}$ |
| $l_{\text {IOZL }}$ | TRI-STATE Output Current, Low Level Voltage Applied | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{~V}_{\mathrm{O}}=0.4 \mathrm{~V} \\ & \mathrm{DM} 75 \mathrm{~S} 07(\mathrm{~A}), \mathrm{DM} 85 \mathrm{SO7}(\mathrm{~A}) \end{aligned}$ |  | -40 |  |  | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz}$ |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz}$ Output "Off" |  |  | 6 |  | pF |

## DM75S07/DM85S07 Switching Characteristics

over recommended operating ranges of $T_{A}$ and $V_{C C}$ unless otherwise noted

| Symbol | Parameter |  | Conditions | DM75S07 |  |  | DM85S07 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ (Note 1) | Max | Min | $\begin{array}{c\|} \hline \text { Typ } \\ \text { (Note 1) } \end{array}$ | Max |  |
| $t_{\text {AA }}$ | Access Times from Add | dress |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=280 \Omega \\ & \text { (Figure 4) } \end{aligned}$ |  | 25 | 50 |  | 25 | 35 | ns |
| $\mathrm{t}_{\mathrm{CZH}}$ | Output Enable Time to High Level | Access Times from Chip-Enable |  |  | 12 | 25 |  | 12 | 17 | ns |
| $\mathrm{t}_{\mathrm{CzL}}$ | Output Enable Time to Low Level |  |  |  | 12 | 25 |  | 12 | 17 | ns |
| ${ }^{\text {W WZH }}$ | Output Enable Time to High Level | Sense Recovery Times from Read/Write |  |  | 13 | 35 |  | 13 | 25 | ns |
| $t_{\text {WzL }}$ | Output Enable Time to Low Level |  |  |  | 13 | 35 |  | 13 | 25 | ns |
| ${ }^{\text {t }} \mathrm{CHZ}$ | Output Disable Time from High Level | Disable Times from Chip-Enable | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=280 \Omega \\ & \text { (Figure 4) } \end{aligned}$ |  | 12 | 25 |  | 12 | 17 | ns |
| ${ }^{\text {chez }}$ | Output Disable Time from Low Level |  |  |  | 12 | 25 |  | 12 | 17 | ns |
| ${ }^{\text {twhz }}$ | Output Disable Time from High Level | Disable Times from Read/Write |  |  | 15 | 35 |  | 15 | 25 | ns |
| $t_{\text {WLZ }}$ | Output Disable Time from Low Level |  |  |  | 15 | 35 |  | 15 | 25 | ns |
| $t_{\text {WP }}$ | Width of Write Enable Pulse (Read/Write Low) |  |  | 25 |  |  | 25 |  |  | ns |
| $t_{\text {ASW }}$ <br> $t_{\text {DSW }}$ <br> $t_{\text {CSW }}$ | Set-Up Time (Figure 1) | Address to Read/Write |  | 0 |  |  | 0 |  |  | ns |
|  |  | Data to Read/Write |  | 25 |  |  | 25 |  |  | ns |
|  |  | Chip-Enable to Read/Write |  | 0 |  |  | 0 |  |  | ns |
| $\mathrm{t}_{\text {AHW }}$ | Hold Time (Figure 1) | Address from Read/Write |  | 0 |  |  | 0 |  |  | ns |
| $\mathrm{t}_{\text {DHW }}$ |  | Data from Read/Write |  | 0 |  |  | 0 |  |  | ns |
| ${ }_{\text {tohw }}$ |  | Chip-Enable from Read/Write |  | 0 |  |  | 0 |  |  | ns |

## DM75S07A/DM85S07A Switching Characteristics

over recommended operating ranges of $T_{A}$ and $V_{C C}$ unless otherwise noted

| Symbol | Parameter |  | Conditions | DM75S07A |  |  | DM85S07A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ (Note 1) | Max | Min | Typ (Note (Note 1) | Max |  |
| $t_{\text {AA }}$ | Access Times from Address |  |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=280 \Omega \\ & \text { (Figure 4) } \end{aligned}$ |  | 20 | 30 |  | 20 | 25 | ns |
| ${ }^{\text {t }}$ CZH | Output Enable Time to High Level | Access Times from Chip-Enable |  |  | 12 | 25 |  | 12 | 17 | ns |
| $\mathrm{t}_{\mathrm{CzL}}$ | Output Enable Time to Low Level |  |  |  | 12 | 25 |  | 12 | 17 | ns |
| $t_{\text {WZH }}$ | Output Enable Time to High Level | Sense Recovery Times from Read/Write |  |  | 13 | 35 |  | 13 | 25 | ns |
| $t_{\text {wzL }}$ | Output Enable Time to Low Level |  |  |  | 13 | 35 |  | 13 | 25 | ns |

DM75S07A/DM85S07A Switching Characteristics (Continued)
over recommended operating ranges of $T_{A}$ and $V_{C C}$ unless otherwise noted

| Symbol | Parameter |  | Conditions | DM75S07A |  |  | DM85S07A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | $\begin{array}{c\|} \hline \text { Typ } \\ \text { (Note 1) } \end{array}$ | Max | Min | $\begin{gathered} \text { Typ } \\ \text { (Note 1) } \end{gathered}$ | Max |  |
| ${ }^{\text {t }} \mathrm{CHZ}$ | Output Disable Time from High Level | Disable Times from |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=280 \Omega \\ & \text { (Figure 4) } \end{aligned}$ |  | 12 | 25 |  | 12 | 17 | ns |
| $\mathrm{t}_{\mathrm{CLZ}}$ | Output Disable Time from Low Level | Chip-Enable |  |  | 12 | 25 |  | 12 | 17 | ns |
| ${ }^{\text {twhz }}$ | Output Disable Time from High Level | Disable Times from Read/Write |  |  | 15 | 35 |  | 15 | 25 | ns |
| $t_{\text {WLZ }}$ | Output Disable Time from Low Level |  |  |  | 15 | 35 |  | 15 | 25 | ns |
| $t_{\text {WP }}$ | Width of Write Enable Pulse (Read/Write Low) |  |  | 25 |  |  | 20 |  |  | ns |
| $t_{\text {ASW }}$ <br> $t_{\text {DSW }}$ <br> $t_{\text {csw }}$ | Set-Up Time (Figure 1) | Address to Read/Write |  | 0 |  |  | 0 |  |  | ns |
|  |  | Data to Read/Write |  | 25 |  |  | 20 |  |  | ns |
|  |  | Chip-Enable to Read/Write |  | 0 |  |  | 0 |  |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{AHW}} \\ & \mathrm{t}_{\mathrm{DHW}} \\ & \mathrm{t}_{\mathrm{CHW}} \end{aligned}$ | Hold Time (Figure 1) | Address from Read/Write |  | 0 |  |  | 0 |  |  | ns |
|  |  | Data from Read/Write |  | 0 |  |  | 0 |  |  | ns |
|  |  | Chip-Enable from Read/Write |  | 0 |  |  | 0 |  |  | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the $\mathrm{DM} 75 \mathrm{~S} 07(\mathrm{~A})$ and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the $\mathrm{DM} 85 \mathrm{S07(A)}$. All typicals are given for $\mathrm{V}_{C C}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.
Note 5: ICC is measured with all inputs grounded; and the outputs open.

## DM75S07(A)/DM85S07(A) Switching Time Waveforms

## Enable and Disable Time from Chip.Enable



TULIST69.2
Access Time from Address Inputs


TLLLST169.4

Write Cycle


TuLL5169.3

FIGURE 1
al conditions such that the output is high except when disabled.
Note 2: When measuring delay times from address inputs, the chip-enable input is low and the read/write input is high.
Note 3: When measuring delay times from chip-enable input, the address inputs are steady-state and the read/write input is high.
Note 4: Input waveforms are supplied by pulse generators having the following characteristics: $\mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}, \mathrm{PRR} \leq 1 \mathrm{MHz}$ and $\mathrm{ZOUT} \approx 50 \mathrm{O}$.

DM75S06/DM85S06 Switching Characteristics
over recommended operating ranges of $\mathrm{T}_{\mathrm{A}}$ and $\mathrm{V}_{\mathrm{CC}}$ unless otherwise noted

| Symbol | Parameter |  | Conditions | DM75S06 |  |  | DM85S06 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ (Note 1) | Max | Min | Typ (Note 1) | Max |  |
| $t_{\text {AA }}$ | Access Times from Address |  |  | $\left\{\begin{array}{l} C_{\mathrm{L}}=30 \mathrm{pF}, \\ R_{\mathrm{L} 1}=300 \Omega, \\ R_{\mathrm{L} 2}=600 \Omega \\ \text { (Figure 4) } \end{array}\right.$ |  | 25 | 50 |  | 25 | 35 | ns |
| $\mathrm{t}_{\mathrm{CHL}}$ | Enable Time from Chip-Enable |  |  |  | 12 | 25 |  | 12 | 17 | ns |
| $\mathrm{t}_{\text {W }}$ HL | Enable Time from Read/Write | Sense Recovery Time from Read/Write |  |  | 13 | 35 |  | 13 | 25 | ns |
| ${ }^{\text {t }}$ CLH | Disable Time from Chip-Enable |  |  |  | 12 | 25 |  | 12 | 20 | ns |
| $t_{\text {WLH }}$ | Disable Time from Read/Write |  |  |  | 13 | 35 |  | 13 | 25 | ns |
| $t_{\text {WP }}$ | Width of Write Enable Pulse (Read/Write Low) |  |  | 25 |  |  | 25 |  |  | ns |
| $\begin{aligned} & t_{\mathrm{ASW}} \\ & \mathrm{t}_{\mathrm{DSW}} \\ & \mathrm{t}_{\mathrm{CSW}} \end{aligned}$ | Set-Up Time (Figure 2). | Address to Read/Write |  | 0 |  |  | 0 |  |  | ns |
|  |  | Data to Read/Write |  | 25 |  |  | 25 |  |  | ns |
|  |  | Chip-Enable to Read/Write |  | 0 |  |  | 0 |  |  | ns |
| $t_{\text {AHW }}$ <br> $t_{\text {DHW }}$ <br> $t_{\mathrm{CHW}}$ | Hold Time (Figure 2) | Address from Read/Write |  | 0 |  |  | 0 |  |  | ns |
|  |  | Data from Read/Write |  | 0 |  |  | 0 |  |  | ns |
|  |  | Chip-Enable from Read/Write |  | 0 |  |  | 0 |  |  | ns |

## DM75S06/DM85S06 Switching Time Waveforms

## Enable and Disable Time from Chip-Enable



Access Time from Address Inputs


Write Cycle


FIGURE 2
Note 1: Waveform 1 is for the output with internal conditions such that the output is low except when disabled.
Note 2: When measuring delay times from address inputs, the chip-enable input is low and the read/write input is high.
Note 3: When measuring delay times from chip-enable input, the address inputs are steady-state and the read/write input is high.
Note 4: Input waveforms are supplied by pulse generators having the following characteristics: $\mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}, \mathrm{PRR} \leq 1 \mathrm{MHz}$ and $\mathrm{Z}_{\mathrm{OUT}} \approx 50 \Omega$.

## Block Diagram



FIGURE 3

## AC Test Circuits

DM75S06/DM85S06


DM75S07(A)/DM85S07(A)

$C_{L}$ includes probe and jig capacitance. All diodes are 1N3064.

# DM77S401/DM87S401, DM77S402/DM87S402 First-In, First-Out (FiFo) $64 \times 4,64 \times 5$ Serial Memories 

## General Description

The DM77S401 is an expandable "fall-through" type high-speed First-in, First-out (FiFo) memory organized in 64 -word by 4 -bit, and 64 -word by 5 -bit structures respectively. A 10 MHz data rate allows usage in high-speed disc or tape controllers as well as PCM and communications buffer applications.

## Features

- 10 MHz shift in, shift out
- TTL inputs and outputs
- Inputs and outputs are symmetrically placed on package
- Easily expandable word and bit dimensions
- Either synchronous or asynchronous operation
- Fairchild F3341 MOS FiFo pin compatible but many times faster!
- Choice of 4-bit or 5-bit data width

DM77/DM87S401
$64 \times 4$


DM77/DM87S402
$64 \times 5$


## Absolute Maximum Ratings

| Supply Voltage, VCC | 7 Volts |
| :--- | ---: |
| Input Voltage | 7 Volts |
| Off-State Output Voltage | 5.5 Volts |
| Storage Temperature | $-65^{\circ}$ to $+150^{\circ} \mathrm{C}$ |

Electrical Characteristics Over Operating Conditions DM77/DM87S401; DM77/DM87S402

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Low-Level Input Voltage |  |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-Level Input Voltage |  |  | 2 |  |  | V |
| $\mathrm{V}_{1 \mathrm{C}}$ | Input Clamp Voltage | $V_{C C}=M i n$, | $l_{1}=-18 \mathrm{~mA}$ |  |  | -1.5 | V |
| IIL | $\begin{array}{ll} \hline \text { Low-Level } \\ \text { Input Current } \end{array} \mathrm{D}_{0}-\mathrm{D}_{4}, \mathrm{MR}$ | $V_{C C}=$ Max, | $\mathrm{V}_{1}=0.45 \mathrm{~V}$ |  |  | -0.4 | mA |
| $\mathrm{I}_{\mathrm{H}}$ | High-Level Input Current | $V_{C C}=$ Max, | $\mathrm{V}_{1}=2.4 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
| $1 /$ | Maximum Input Current | $\mathrm{V}_{\mathrm{CC}}=$ Max, | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $\mathrm{V}_{\text {OL }}$ | Low-Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{H}}=2 \mathrm{~V} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ | $\cdots$ |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{H}}=2 \mathrm{~V} \end{aligned}$ | $\mathrm{IOH}=-0.9 \mathrm{~mA}$ | 2.4 |  |  | V |
| los | Output Short-Circuit Current (Note 1) | $V_{C C}=$ Max, | $\mathrm{V}_{0}=0 \mathrm{~V}$ | -20 |  | -90 | mA |
| Icc | Supply Current | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{cc}}=\text { Max } \\ & \text { Inputs Low, } \\ & \text { Outputs Open } \end{aligned}$ | DM77S401 DM87S401 DM77S402 DM87S402 |  |  | $\begin{aligned} & \hline 190 \\ & 160 \\ & 210 \\ & 180 \\ & \hline \end{aligned}$ | mA |

## Operating Conditions

| Symbol | Parameter | DM77S401/402 |  |  | DM87S401/402 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max | Min | Nom | Max |  |
| $\mathrm{V}_{\text {CC }}$ | Supply Voltage | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Free-Air Temperature (Note 2) | -55 |  | +125 | 0 |  | +75 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\text {SIH }}$ | Shift In HIGH Time | 45 | 15 |  | 35 | 15. |  | ns |
| $\mathrm{t}_{\text {SIL }}$ | Shift In LOW Time | 45 | 22 |  | 35 | 22 |  | ns |
| $\mathrm{t}_{\text {IDS }}$ | Input Data Setup | 10 | -9 |  | 0 | -9 |  | ns |
| $\mathrm{tiDH}^{\text {d }}$ | Input Data Hold Time | 55 | 30 |  | 45 | 30 |  | ns |
| $\mathrm{t}_{\mathrm{SOH}}$ | Shift Out HIGH Time | 45 | 15 |  | 35 | 15 |  | ns |
| $\mathrm{t}_{\text {SOL }}$ | Shift Out LOW Time | 45 | 15 |  | 35 | 15 |  | ns |
| $\mathrm{t}_{\text {MRW }}$ | Master Reset Pulse (Note 3). | 40 | 15 |  | 35 | 15 |  | ns |
| $\mathrm{t}_{\text {MRS }}$ | Master Reset to SI | 45 | 15 |  | 35 | 15 |  | ns |

[^61]Switching Characteristics Over Operating Conditions

| Symbol | Parameter | DM77S401/402 |  |  | DM87S401/402 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{fin}^{\text {N }}$ | Shift In Rate | 7 | 16 |  | 10 | 16 |  | MHz |
| $\mathrm{t}_{\text {IRL }}$ | Shift In to Input Ready LOW |  | 30 | 60 |  | 30 | 45 | ns |
| $\mathrm{t}_{\text {IRH* }}$ | Shift In to Input Ready HIGH |  | 33 | 60 |  | 33 | 45 | ns |
| fout | Shift Out Rate | 7 | 16 |  | 10 | 16 |  | MHz |
| torl | Shift Out to Output Ready LOW |  | 40 | 65 |  | 40 | 55 | ns |
| torn*** | Shift Out to Output Ready HIGH |  | 45 | 70 |  | 45 | 60 | ns |
| $\mathrm{t}_{\text {OD** }}$ | Output Data Delay |  | 38 | 65 |  | 38 | 55 | ns |
| ${ }^{\text {tPT }}$ | Data Throughput or "Fall Through" |  | 1.8 | 4 |  | 1.8 | 3 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {MRORL }}$ | Master Reset to OR LOW |  | 30. | 65 |  | 30 | 60 | ns |
| $\mathrm{t}_{\text {MRIRH }}$ | Master Reset to IR HIGH |  | 30 | 65 |  | 30 | 60 | ns |
| $\mathrm{t}_{\text {IPH }}$ | Input Ready Pulse HIGH | 15 | 22 |  | 15 | 22 |  | ns |
| toph | Output Ready Pulse HIGH | 15 | 22 |  | 15 | 22 |  | ns |

*This delay is dependent upon positive pulse width of SI input.
**These delays are dependent upon positive pulse width of SO input.

## Functional Description

## DATA INPUT

Data is entered in the FiFo on $D_{0}-D_{3}\left(D_{0}-D_{4}\right.$ on the 402) inputs. If the first location is ready to accept data, the Input Ready (IR) pin will be high. Data then present on the four input pins will be entered to the first location when the Shift $\ln (\mathrm{SI})$ pin goes high. A high on the SI pin will cause the IR pin to go low. The old data will remain on the first location until SI is brought low again and IR goes low. If SI is brought low before IR goes low, data transfer will not take place until IR goes low. If the FiFo is not full (i.e., all locations contain data), IR will go high, indicating that the first location can accept more data from the four input pins. Simultaneously with IR going high, data will shift to the
second location and so forth until it either reaches the output stage or a full location. When the memory is full, IR will remain low and the FiFo will accept no more data.

## DATA TRANSFER

Once data is entered into the second location, the transfer of any full location to the downstream adjacent empty location is automatically activated by an on-chip control. Thus data will stack up at the end of the FiFo while empty locations fill to the front. The time required for the first data to travel from input to output locations is called Data Throughput Time or $t_{\text {PT. }}$.

## Connection Diagrams



Order Number DM77S401J, DM87S401J,
DM77S402J, DM87S402J, DM77S401N,
DM87S401N, DM77S402N or DM87S402N
See NS Package J16A or N16A

## DATA OUTPUT

Data is output from Pins $\mathrm{O}_{0}-\mathrm{O}_{3}\left(\mathrm{O}_{0}-\mathrm{O}_{4}\right.$ on the 402). When data is shifted into the output stage, Output Ready (OR) goes high to indicate the presence of valid data. When the OR is high, data may be shifted out of $\mathrm{O}_{0}-\mathrm{O}_{3}$ by pulling Shift Out (SO) high. A high signal on the SO pin will cause the OR pin to go low. When the SO pin is brought low again, and OR is low, any valid data at the next upstream stage is shifted to the output. Then all valid upstream data moves down one location. New valid data on the output stage will again
cause OR to go high unless the output stage is empty (all data shifted out), in which case OR stays low.

Input Ready (IR) and Output Ready (OR) may also be used as status signals since IR will stay low for at least $t_{\text {PT }}$ if the FiFo is full and OR will stay low for at least $t_{\text {PT }}$ if the FiFo is empty.

## DM77S401A/DM87S401A, DM77S402A/DM87S402A <br> First-In, First-Out (FiFo) $64 \times 4,64 \times 5$ Serial Memories

## General Description

The DM77S401A is an expandable "fall-through" type high-speed First-in, First-out (FiFo) memory organized in 64 -word by 4 -bit, and 64 -word by 5 -bit structures respectively. A 15 MHz data rate allows usage in high-speed disc or tape controllers as well as PCM and communications buffer applications.

## Features

- 15 MHz shift in, shift out
- TTL inputs and outputs
- Inputs and outputs are symmetrically placed on package
- Easily expandable word and bit dimensions
- Either synchronous or asynchronous operation
- Fairchild F3341 MOS FiFo pin compatible but many times faster!
- Choice of 4-bit or 5 -bit data width

Block Diagrams DM77/DM87S401A $64 \times 4$


DM77IDM87S402A
$64 \times 5$


## Absolute Maximum Ratings

Supply Voltage, Vcc
Input Voltage
Off-State Output Voltage
Storage Temperature

7 Volts
7 Volts
5.5 Volts
$-65^{\circ}$ to $+150^{\circ} \mathrm{C}$

Electrical Characteristics Over Operating Conditions DM77/DM87S401A, DM77/DM87S402A

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Low-Level Input Voltage |  |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-Level Input Voltage |  |  | 2 |  |  | V |
| $V_{\text {IC }}$ | Input Clamp Voltage | $V_{\text {CC }}=$ Min, | $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  | -1.5 | V |
| I/L | $\begin{aligned} & \text { Low-Level } \\ & \text { Input Current } \end{aligned} \mathrm{D}_{0}-\mathrm{D}_{4}, \mathrm{MR}$ | $V_{C C}=$ Max, | $\mathrm{V}_{1}=0.45 \mathrm{~V}$ |  |  | -0.4 | mA |
| $\mathrm{I}_{\mathrm{IH}}$ | High-Level Input Current | $\mathrm{V}_{\text {CC }}=$ Max, | $\mathrm{V}_{1}=2.4 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
| 1 | Maximum Input Current | $V_{C C}=$ Max, | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| Vol | Low-Level Output Voltage | $\begin{aligned} & V_{C C}=\mathrm{Min} \\ & V_{I L}=0.8 \mathrm{~V} \\ & V_{I H}=2 \mathrm{~V} \end{aligned}$ | $\mathrm{lOL}=8 \mathrm{~mA}$ |  |  | 0.5 | V |
| VOH | High-Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IH}}=2 \mathrm{~V} \end{aligned}$ | $\mathrm{IOH}=-0.9 \mathrm{~mA}$ | 2.4 |  |  | V |
| los | Output Short-Circuit Current (Note 1) | $V_{\text {CC }}=$ Max, | $\mathrm{V}_{0}=0 \mathrm{~V}$ | -20 |  | -90 | mA |
| $I_{\text {cc }}$ | Supply Current | $V_{C C}=$ Max Inputs Low, Outputs Open | DM77S401A DM87S401A DM77S402A DM87S402A |  |  | $\begin{aligned} & 200 \\ & 170 \\ & 220 \\ & 190 \end{aligned}$ | mA |

## Operating Conditions

| Symbol | Parameter | DM77S401A/402A |  |  | DM87S401A/402A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max | Min | Nom | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | $\checkmark$ |
| $\mathrm{T}_{\text {A }}$ | Operating Free-Air Temperature (Note 2) | -55 |  | +125 | 0 |  | +75 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\text {SIH }}$ | Shift In HIGH Time | 35 | 10 |  | 25 | 10 |  | ns |
| $t_{\text {SIL }}$ | Shift In LOW Time | 40 | 21. |  | 33 | 21 |  | ns |
| $\mathrm{t}_{\text {I }} \mathrm{S}$ | Input Data Setup | 5 | -9 |  | 0 | -9 |  | ns |
| $\mathrm{tiDH}^{\text {d }}$ | Input Data Hold Time | 45 | 24 |  | 40 | 24 |  | ns |
| $\mathrm{t}_{\text {SOH }}$ | Shift Out HIGH Time | 35 | 10 |  | 25 | 10 |  | ns |
| $\mathrm{t}_{\text {SOL }}$ | Shift Out LOW Time | 35 | 10 |  | 25 | 10 |  | ns |
| $\mathrm{t}_{\text {MRW }}$ | Master Reset Pulse (Note 3) | 30 | 10 |  | 20 | 10 |  | ns |
| $t_{\text {MRS }}$ | Master Reset to SI | 45 | 10 |  | 20 | 10 |  | ns |

[^62]Switching Characteristics Over Operating Conditions

| Symbol | Parameter | DM77S401A/402A |  |  | DM87S401A/402A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| $f_{\text {IN }}$ | Shift In Rate | 10 | 20 |  | 15 | 20 |  | MHz |
| $\mathrm{t}_{\mathrm{IRL}}$ | Shift In to Input Ready LOW |  | 25 | 50 |  | 25 | 40 | ns |
| $\mathrm{t}_{\text {IRH }}$ * | Shift In to Input Ready HIGH |  | 30 | 50 |  | 30 | 42 | ns |
| fout | Shift Out Rate | 10 | 20 |  | 15 | 20 |  | MHz |
| torL | Shift Out to Output Ready LOW |  | 32 | 65 |  | 32 | 45 | ns |
| $t_{\text {ORH }}{ }^{*}$ | Shift Out to Output Ready HIGH |  | 34 | 65 |  | 34 | 50 | ns |
| tod ** | Output Data Delay |  | 32 | 60 |  | 32 | 50 | ns |
| $\mathrm{t}_{\mathrm{PT}}$ | Data Throughput or "Fall Through" |  | 1.3 | 2.2 |  | 1.3 | 1.8 | $\mu \mathrm{S}$ |
| $t_{\text {MRORL }}$ | Master Reset to OR LOW |  | 26 | 65 |  | 26 | 60 | ns |
| $t_{\text {MRIRH }}$ | Master Reset to IR HIGH |  | 25 | 65 |  | 25 | 60 | ns |
| tIPH | Input Ready Pulse HIGH | 15 | 22 |  | 15 | 22 |  | ns |
| $\mathrm{t}_{\mathrm{OPH}}$ | Output Ready Pulse HIGH | 15 | 22 |  | 15 | 22 |  | ns |

*This delay is dependent upon positive pulse width of SI input.
**These delays are dependent upon positive pulse width of SO input.

## Functional Description

## DATA INPUT

Data is entered in the FiFo on $D_{0}-D_{3}\left(D_{0}-D_{4}\right.$ on the 402) inputs. If the first location is ready to accept data, the Input Ready (IR) pin will be high. Data then present on the four input pins will be entered to the first location when the Shift $\ln (\mathrm{SI})$ pin goes high. A high on the SI pin will cause the IR pin to go low. The old data will remain on the first location until Sl is brought low again and IR goes low. If SI is brought low before IR goes low, data transfer will not take place until IR goes low. If the FiFo is not full (i.e., all locations contain data), IR will go high, indicating that the first location can accept more data from the four input pins. Simultaneously with IR going high, data will shift to the
second location and so forth until it either reaches the output stage or a full location. When the memory is full, IR will remain low and the FiFo will accept no more data.

## DATA TRANSFER

Once data is entered into the second location, the transfer of any full location to the downstream adjacent empty location is automatically activated by an on-chip control. Thus data will stack up at the end of the FiFo while empty locations fill to the front. The time required for the first data to travel from input to output locations is called Data Throughput Time or tpT.

## Connection Diagrams

## DM77IDM87S401A

Dual-In-Line Package


DM77IDM87S402A
Dual-In-Line Package


Order Number DM77S401AJ, DM87S401AJ, DM77S402AJ, DM87S402AJ, DM77S401AN, DM87S401AN, DM77S402AN or DM87S402AN See NS Package J16A or N16A

## DATA OUTPUT

Data is output from Pins $\mathrm{O}_{0}-\mathrm{O}_{3}\left(\mathrm{O}_{0}-\mathrm{O}_{4}\right.$ on the 402）． When data is shifted into the output stage，Output Ready （OR）goes high to indicate the presence of valid data． When the OR is high，data may be shifted out of $\mathrm{O}_{0}-\mathrm{O}_{3}$ by pulling Shift Out（SO）high．A high signal on the SO pin will cause the OR pin to go low．When the SO pin is brought low again，and OR is low，any valid data at the next upstream stage is shifted to the output． Then all valid upstream data moves down one loca－ tion．New valid data on the output stage will again
cause OR to go high unless the output stage is empty（all data shifted out），in which case OR stays low．

Input Ready（IR）and Output Ready（OR）may also be used as status signals since IR will stay low for at least $t_{\text {PT }}$ if the FiFo is full and OR will stay low for at least $t_{P T}$ if the FiFo is empty．
 Bipolar and ECL RAMs

## DM75S68/DM85S68 $16 \times 4$ Edge Triggered Registers

## General Description

These Schottky memories are addressable " $D$ " register files. Any of its 16 four-bit words may be asynchronously read or may be written into on the next clock transition. An input terminal is provided to enable or disable the synchronous writing of the input data into the location specified by the address terminals. An output disable terminal operates only as a TRI-STATE ${ }^{\circledR}$ output control terminal. The addressable register data may be latched at the outputs and retained as long as the output store terminal is held in a low state. This memory storage condition is independent of the state of the output disable terminal.

## Features

■ On-chip output register

- PNP inputs reduce input loading
- Edge triggered write
- High speed-30 ns typ
- All parameters guaranteed over temperature
- TRI-STATE output
- Schottky-clamped for high speed
- Optimized for register stack applications
- Typical power dissipation-350 mW

All input terminals are high impedance at all times, and all outputs have low impedance active drive logic states and the high impedance TRI-STATE condition.

Connection Diagram
Logic and Block Diagram


## Absolute Maximum Ratings (Note 1)

## Operating Conditions

|  |  |  | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | 7.0 V | Supply Voltage, $\mathrm{V}_{\text {CC }}$ |  |  |  |
| Input Voltage | 5.5 V | DM85S68 | 4.75 | 5.25 | V |
| Output Voltage | 5.5 V | DM75S68 | 4.5 | 5.5 | V |
| Storage Temperature Range -65 | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Temperature, $\mathrm{T}_{\mathrm{A}}$ |  |  |  |
| Lead Temperature(Soldering, 10 seconds) | s) $300^{\circ} \mathrm{C}$ | DM75S68 | -55 | 70 +125 | ${ }^{\circ} \mathrm{C}$ |

## Electrical Characteristics

over recommended operating free-air temperature range unless otherwise noted (Notes 2 and 3)

| Parameter |  | Conditions |  |  | Min | Typ | Max | Units V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  |  |  | 2 | . |  |  |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$ | $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}, \mathrm{DM} 75568$ |  | 2.4 |  |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-5.2 \mathrm{~mA}$, DM85S68 |  | 2.4 |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | DM75S68 |  |  | 0.5 | V |
|  |  |  |  | DM85S68 |  |  | 0.45 | V |
| $I_{I H}$ | High Level Input Current | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\mathrm{IH}}=2.4 \mathrm{~V} \end{aligned}$ | Clock Input |  |  |  | 50 | $\mu \mathrm{A}$ |
|  |  |  | All Others |  |  |  | 25 | $\mu \mathrm{A}$ |
| 1 | High Level Input Current at Maximum Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IH}}=5.5 \mathrm{~V}$ |  |  |  |  | 1.0 | mA |
| $I_{\text {IL }}$ | Low Level Input Current | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\mathrm{IL}}=0.5 \mathrm{~V} \end{aligned}$ | Clock Input |  |  |  | -500 | $\mu \mathrm{A}$ |
|  |  |  | All Others |  |  |  | -250 | $\mu \mathrm{A}$ |
| los | Short Circuit Output Current (4) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{OL}}=0 \mathrm{~V}$ |  |  | -20 |  | -55 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current | $V_{C C}=$ Max |  |  |  | 70 | 100 | mA |
| $\mathrm{V}_{\text {IC }}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |  |  |  |  | -1.2 | V |
| $\mathrm{I}_{\mathrm{Oz}}$ | TRI-STATE Output Current | $V_{C C}=\operatorname{Max}$ | $\mathrm{V}_{0}=2.4 \mathrm{~V}$ |  |  |  | +40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{0}=0.5 \mathrm{~V}$ |  |  |  | -40 | $\mu \mathrm{A}$ |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DM 75 S 68 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DM85S68. All typicals are given for $V_{C C}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.

Switching Characteristics over recommended operating range of $T_{A}$ and $V_{C C}$ unless otherwise noted

| Parameter |  |  | DM75S68 |  |  | DM85S68 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{ZH}}$ | Output Enable to High. Level |  |  | 20 | 40 |  | 20 | 35 | ns |
| $\mathrm{t}_{\mathrm{ZL}}$ | Output Enable to Low Level |  |  | 14 | 30 |  | 14 | 24 | ns |
| $\mathrm{t}_{\mathrm{Hz}}$ | Output Disable Time from High Level |  |  | 10 | 18 |  | 10 | 15 | ns |
| $t_{\text {Lz }}$ | Output Disable Time from Low Level |  |  | 12 | 22 |  | 12 | 18 | ns |
| $t_{\text {AA }}$ | Access Time | Address to Output |  | 30 | 55 |  | 30 | 40 | ns |
| tosa |  | Output Store to Output |  | 20 | 35 |  | 20 | 30 | ns |
|  |  | Clock to Output |  | 25 | 50 |  | 25 | 40 | ns |
| $t_{\text {ASC }}$ <br> $t_{\text {DSC }}$ <br> $t_{\text {ASOS }}$ <br> $t_{\text {wesc }}$ <br> $t^{t}$ ossc | Set-Up Time | Address to Clock | 25 | 5 |  | 15 | 5 |  | ns |
|  |  | Data to Clock | 15 | 5 |  | 5 | 0 |  | ns |
|  |  | Address to Output Store | 40 | 15 |  | 30 | 15 |  | ns |
|  |  | Write Enable Set-Up Time | 10 | 5 |  | 5 | 0 |  | ns |
|  |  | Store Before Write | 15 | 0 |  | 10 | 0 |  | ns |
| $t_{\text {AHC }}$ <br> $t_{\text {DHC }}$ <br> $t_{\text {AHOS }}$ <br> ${ }^{t}$ WEHC | Hold Time | Address from Clock | 15 | 5 |  | 10 | 5 |  | ns |
|  |  | Data from Clock | 20 | 5 |  | 15 | 5 |  | ns |
|  |  | Address from Output Store | 10 | 0 |  | 5 | 0 |  | ns |
|  |  | Write Enable Hold Time | 20 | 5 |  | 15 | 5 |  | ns |

## AC Test Circuit and Switching Time Waveforms



Write Cycle
Clock Set-Up and Hold Time


## Clock to Output Access


$\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$ for $\mathrm{t}_{\mathrm{Hz}}, \mathrm{t}_{\mathrm{L}}$,
$\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ for all others
$\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance All diodes are 1N3064


Address to Output Access Time


## Output Store Access, Set-Up and Hold Time



Output Disable and Enable Time


Note: Input waveforms supplied by pulse generator having the following characteristics: $\mathrm{V}=3.0 \mathrm{~V}, \mathrm{t}_{\mathrm{R}} \leq 2.5 \mathrm{~ns}, \mathrm{PRR} \leq 1.0 \mathrm{MHz}$ and $\mathrm{Z} \mathrm{OUT}=50 \mathrm{M}$.

## IDM29705/29705A 16-Word by 4-Bit Two-Port RAM/Register File

## General Description

The IDM29705 and IDM29705A are 16 -word by 4 -bit RAM/Register File chips housed in a standard 28-pin dual-in-line package. The IDM29705 and the IDM29705A feature TRI-STATE ${ }^{\circledR}$ outputs. These RAMs, which are fabricated using SCL ${ }^{\circledR}$ (Schottky ECL Technology) feature two separate output ports that enable any two 4 -bit words to be read from these outputs simultaneously. Each output port contains a four-bit latch. A common Latch Enable (LE) input is used to control all eight latches. The device, which has two Write Enable (WE) inputs, is designed so that either Write Enable ( $\mathrm{WE}_{1}$ or 2) and Latch Enable (LE) inputs can be wired together to make the operation of the RAM appear edge-triggered.

The device, which has fully decoded A-address and B-address fields, can address any of the 16 memory words for the A-output port and, simultaneously, select any of the 16 words for presentation at the B-output port. Incoming data is written into the fourbit RAM word selected by the B-address. The D inputs are used to load the new data into the device.

Several of these devices can be cascaded to increase the total number of memory words in the system. When $\overline{O E-A}$ is high, the A-output port is in the highimpedance mode. $\overline{O E-B}$, when high, forces the B-output port to the high-impedance state.

The writing of new data into the RAM is controlled by the Write Enable inputs. With both Write Enable inputs low, data is written into the word selected by the B -address field. The memory outputs follow the data inputs during writing if the Latch Enable (LE) is high. With either Write Enable high, no data is written into the RAM.

## Features and Benefits

- 16-Word by 4-Bit, 2-Port RAM/Register Files
- Two Output Ports, Each with Separate Output Control
- 4-Bit Latches on Each Output Port

I Non-Inverted Data Output with Respect to Data Input

- Output Enable and Write Enable Inputs Provide Ease in Cascading
- SCL Technology (Schottky ECL) Provides ECL Speeds While Keeping Low Power Schottky Input/ Output Voltage and Power Consumption Compatibility
- 100\% Reliability Testing in Compliance with MIL-STD-883

TRI-STATE ${ }^{\circledR}$ and SCL $^{\circledR}$ are registered trademarks of National Semiconductor Corp.

## IDM29705/29705A Block Diagram



## Absolute Maximum Ratings

Storage Temperature

$$
\begin{array}{r}
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
-0.5 \mathrm{~V} \text { to }+6.3 \mathrm{~V}
\end{array}
$$

Temperature (Ambient) Under Bias
Supply Voltage to. Ground Potential
DC Voltage Applied to Outputs for High Output State
DC Input Voltage
DC Output Current, into Outputs
-0.5 V to $+\mathrm{V}_{\mathrm{Cc}} \max$
-0.5 V to +5.5 V
30 mA
DC Input Current
-30 mA to +5.0 mA

## Operating Range

| P/N | Ambient <br> Temperature | $\mathbf{V}_{\text {CC }}$ |
| :--- | :---: | :---: |
| IDM29705JC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 4.75 V to 5.25 V |
| IDM29705JM, JM/883 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4.50 V to 5.50 V |
| IDM29705AJC, NC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 4.75 V to 5.25 V |
| IDM29705AJM, JM/883 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4.50 V to 5.50 V |

Standard Screening (conforms to MLL-STD-883 for Class C parts)

| Step | MIL-STD. 883 Method | Conditions | Level |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | DC, PC | DM, FM |
| Pre-Seal Visual Inspection | 2010 | B | 100\% | 100\% |
| Stabilization Bake | 1008 | C: 24 -hour $150^{\circ} \mathrm{C}$ | 100\% | 100\% |
| Temperature Cycle | 1010 | $\begin{gathered} \mathrm{C}:-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\ 10 \text { cycles } \end{gathered}$ | 100\% | 100\% |
| Centrifuge | 2001 | B: $10,000 \mathrm{G}$ | 100\% | 100\% |
| Fine Leak | 1014 | A: $5 \times 10^{-8} \mathrm{~atm}-\mathrm{cc} / \mathrm{cm}^{3}$ | 100\% | 100\% |
| Gross Leak | 1014 | C2: Fluorocarbon | 100\% | 100\% |
| Electrical Test <br> Subgroups 1 and 7 and 9 | 5004 | See below for definitions of subgroups | 100\% | 100\% |
| Insert Additional Screening Here for Class B Parts |  |  |  |  |
| Group A Sample Tests Subgroup 1 <br> Subgroup 2 <br> Subgroup 3 <br> Subgroup 7 <br> Subgroup 8 <br> Subgroup 9 | 5005 | See below for definitions of subgroups | $\begin{aligned} & \text { LTPD }=5 \\ & \text { LTPD }=7 \\ & \text { LTPD }=7 \\ & \text { LTPD }=7 \\ & \text { LTPD }=7 \\ & \text { LTPD }=7 \end{aligned}$ | $\begin{aligned} & \text { LTPD }=5 \\ & \text { LTPD }=7 \\ & \text { LTPD }=7 \\ & \text { LTPD }=5 \\ & \text { LTPD }=7 \\ & \text { LTPD }=5 \end{aligned}$ |

## Additional Screening for Class B Parts

| Step | MIL-STD.883 <br> Method | Conditions | Level |
| :---: | :---: | :---: | :---: |
|  | DMB, FMB |  |  |
| Burn-In | 1015 | D: $125^{\circ} \mathrm{C}, 160$ hours min | $100 \%$ |
| Electrical Test | 5004 |  |  |
| Subgroup 1 |  |  | $100 \%$ |
| Subgroup 2 |  |  | $100 \%$ |
| Subgroup 3 |  |  | $100 \%$ |
| Subgroup 7 |  | $100 \%$ |  |
| Subgroup 9 |  | $100 \%$ |  |
| Return to Group A Tests in Standard Screening |  |  |  |

## Group A Subgroups

(as defined in MIL-STD-883, method 5005)

| Subgroup | Parameter | Temperature |
| :---: | :---: | :---: |
| 1 | DC | $25^{\circ} \mathrm{C}$ |
| 2 | DC | Maximum rated temperature |
| 3 | DC | Minimum rated temperature |
| 7 | Function | $25^{\circ} \mathrm{C}$ |
| 8 | Function | Maximum and minimum |
| 9 | rated temperature |  |
| 9 | Switching | $25^{\circ} \mathrm{C}$ |
| 10 | Switching | Maximum rated temperature |
| 11 | Switching | Minimum rated temperature |

Electrical Characteristics (over operating temperature range, unless otherwise noted)


Note 1: For conditions shown as Min. or Max., use the appropriate value specified under Electrical Characteristics for the applicable device type.
Note 2: Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
Note 3: Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
Note 4: 29705A commercial temperature range only.

Switching Characteristics (Input Levels $=0 \mathrm{~V}$ and 3.0 V , Transitions measured at 1.5 V )
Combinational Delays (in nanoseconds) ( $C_{L}=50 \mathrm{pF}$ )

| Parameters | From | To | Conditions | $\begin{gathered} \hline \text { Comm'I } \\ \hline \text { Max. } \\ \text { (Note 1) } \end{gathered}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
|  |  |  |  | 705 | 705A | 705 | 705A |
| Access Time | A Address Stable | YA Stable | LE $=\mathrm{HIGH}$ | 40 | 30 | 55 | 35 |
|  | B Address Stable | YB Stable |  | 40 | 30 | 55 | 35 |
|  | Both WE LOW | $Y A=D$ | LE $=$ HIGH, $A=B$ | 45 | 45 | 48 | 45 |
|  |  | $\mathrm{YB}=\mathrm{D}$ | LE $=$ HIGH | 45 | 45 | 48 | 45 |
| Turn-On Time | OE-A or OE-B LOW |  |  | 25 | 20 | 25 | 25 |
| Turn-Off Time | OE-A or OE-B HIGH | YA or YB Off | $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ (Note 3) | 20 | 20 | 20 | 20 |
| Reset Time | A-LO LOW | YA LOW |  | 20 | 20 | 30 | 25 |
| Enable Time | LE HIGH | YA and YB Stable |  | 25 | 20 | 25 | 25 |
|  | Data In | $Y A$ or $Y B=D$ | $\begin{aligned} & \text { LE }=\mathrm{HIGH}, \mathrm{WE} \\ & \text { both LOW, } \mathrm{A}^{\prime}=\mathrm{B} \end{aligned}$ | 45 | 45 | 45 | 45 |

Switching Characteristics (Cont'd)
Minimum Setup and Hold Times (in nanoseconds)

| Parameters | From | To | Conditions | Comm' <br> Max. (Note 1) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
|  |  |  |  | 705 | 705A | 705 | 705A |
| Data Setup Time | D Stable | Either WE HIGH |  | 20 | 15 | 25 | 20 |
| Data Hold Time | Either WE HIGH | D Changing |  | 0 | 0 | 0 | 0 |
| Address Setup Time | B Stable | Both WE LOW |  | 3 | 0 | 5 | 3 |
| Address Hold Time | Either WE HIGH | B Changing |  | 0 | 0 | 0 | 0 |
| Latch Close | LE LOW | WE ${ }_{1}$ LOW | WE ${ }_{2}$ LOW | 0 | 0 | 0 | 0 |
| Before Write Begins | LE LOW | $\mathrm{WE}_{2}$ LOW | $\mathrm{WE}_{1}$ LOW | 0 | 0 | 0 | 0 |
| Address Setup Before Latch Closes | A or B Stable | LE LOW |  | 20 | 15 | 40 | 20 |

Minimum Pulse Widths (in nanoseconds)

| Parameters | From | To | Conditions | Comm'l <br> Max. <br> (Note 1) |  | MilMax.(Note 2) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
|  |  |  |  | 705 | 705A | 705 | 705A |
| Write Pulse Width | WE ${ }_{1}$ | HIGH-LOW-HIGH | WE ${ }_{2}$ LOW | 25 | 20 | 25 | 20 |
|  | $\mathrm{WE}_{2}$ | HIGH-LOW-HIGH | $W E_{1}$ LOW | 20 | 20 | 20 | 20 |
| A Latch Reset Pulse | A-LO | HIGH-LOW-HIGH |  | 20 | 15 | 20 | 15 |
| Latch Data Capture | LE | LOW-HIGH-LOW | Address Stable | 20 | 15 | 20 | 15 |

Note 1: $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$.
Note 2: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$
Note 3: Measured from 1.5 V at the input to 0.5 V change in the output level.

## Function Tables

Write Control

| $\overline{W E}_{1}$ | $\overline{W E}_{2}$ | Function | RAM Outputs at Latch Inputs |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | A-Port | B-Port |
| L | L | Write D into B | $A \operatorname{data}(A \neq B)$ | D input data |
| X | H | No write | A data | $B$ data |
| H | X | No write | A data | $B$ data |

YA Read

| Inputs |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{O E \cdot A}$ | $\bar{A} \cdot \mathrm{LO}$ | LE | YA Output | Function |
| $H$ | $X$ | $X$ | $Z$ | High impedance |
| L | L | X | L | Force YA LOW |
| L | $H$ | $H$ | A-Port RAM data | Latches transparent |
| L | $H$ | L | NC | Latches retain data |

## Function Tables (continued)

YB Read

| Inputs |  |  |  |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE} \cdot \mathrm{B}}$ | LE | YB Output | Function |
| H | X | Z | High impedance |
| L | H | B-Port RAM data | Latches transparent |
| L | L | NC | Latches retain data |

$H=H I G H \quad Z=$ High impedance
$L=$ LOW $\quad N C=$ No change
$\mathrm{X}=$ Don't care

## Pinout Descriptions of the IDM29705/29705A

$D_{3}-D_{0}$ : Through these inputs new data can be written in the location specified by the B -address inputs.
$\mathrm{A}_{3}-\mathrm{A}_{0}$ : The 4 -bit address presented at the A inputs selects one of the 16 memory words for presentation at the A-data latch outputs.
$\mathbf{B}_{3}-\mathbf{B}_{0}$ : The 4 -bit address presented at the B inputs selects one of the 16 memory words for presentation at the B-data latch outputs. This address also selects the location into which data is written.
$\mathrm{YA}_{3}-Y \mathrm{~A}_{0}$ : The four A-data latch outputs.
$Y B_{3}-Y B_{0}$ : The four $B$-data latch outputs.
$\overline{W E}_{1}, \overline{W E}_{2}$ : Write enable inputs. When both are low, enables data to be written into the RAM location selected by the B -address field. When either Write Enable input is high, no data can be written into memory.

OE-A: A-port output enable. When low, data in the A-data latch is present at the $Y A_{i}$ outputs. When high, the $\mathrm{YA}_{\mathrm{i}}$ outputs are in the high-impedance mode.

OE-B: B-port output enable. When low, data in the B -data latch is presented at the $\mathrm{YB}_{i}$ outputs. When high, the $Y B_{i}$ outputs are in the high-impedance mode.

LE: Latch enable. The LE input acts as control for both the RAM-A and RAM-B output ports. When high the latches are transparent and data from the RAM, as selected by the $A$ and $B$ address inputs, is presented at the outputs. When low, the latches retain the last data read from the RAM regardless of the current $A$ and $B$ address inputs.

A-LO: Force A to zero. This input operates to force the A-port latch outputs low independent of the LE input or A address inputs. The A-output bus can be forced low using this control input. With $\bar{A}-L O$ high, the A latches operate in their normal manner. Once forced low, the A latches remain low independent of the $\bar{A} \cdot \mathrm{LO}$ input if the Latch Enable (LE) is low.

## IDM29705/29705A Connection Diagram and Test Load




Note 1: $C_{L}=50 \mathrm{pF}$ includes scope probe, wiring and stray capacitances without device in test fixture.
Note 2: S1, S2, S3 are closed during function tests and all AC tests except output enable tests.
Note 3: S1 and S3 are closed while S2 is open for tpZH test. S1 and S2 are closed while S3 is open for $t_{\text {PZL }}$ test.
Note 4: $C_{L}=5 \mathrm{pF}$ for output disable tests. Bipolar and ECL RAMs

## DM10414, DM10414A $256 \times 1$ ECL Random Access Memory

## General Description

The DM10414, DM10414A is a 256 -word by 1 -bit ECL random access memory. The fully static memory is designed with active low chip selects and separate I/O pins. The 8 address bits (A0 through A7) are fully decoded on the chip. Applications such as scratch pad, cache, and buffer memories are ideal for this high speed RAM.

An unterminated emitter-follower output is provided to allow the outputs to be wire-ORed. Separate Data In and non-inverted Data Out pins are provided. These RAMs are compatible with compensated and uncompensated 10k ECL families.

## Features

- Fully compatible with standard and voltage compensated 10k series ECL
- Temperature range $\quad 0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
- Unterminated emitter-follower output for wire-ORing
- Power dissipation decreases with increasing temperature
- Typical address access

| DM10414 | 10 ns |
| :--- | ---: |
| DM10414A | 7 ns |
| pical chip select access |  |
| DM10414 | 4 ns |
| DM10414A | 3 ns |

Block and Connection Diagrams


## Logic Symbol



Pin Names

| AO-A7 | Address Inputs |
| :--- | :--- |
| DIN | Data Input |
| DOUT | Data Output |
| $\overline{\text { CS1 }}, \overline{\text { CS2 }, ~ C S 3 ~}$ | Chip Select Inputs |
| $\overline{\text { WE }}$ | Write Enable |

Truth Table

| $\overline{\text { CS }}$ | $\overline{\text { WE }}$ | DIN | DOUT | MODE |
| :---: | :---: | :---: | :--- | :--- |
| H | X | X | L | Not Selected |
| L | L | H | L | Write 1 |
| L | L | L | L | Write 0 |
| L | H | X | DOUT | Read |

$\mathrm{L}=\operatorname{low}(-1.7 \mathrm{~V}$ nominal)
$\mathrm{H}=$ high ( -0.9 V nominal)
$X=$ don't care

## Absolute Maximum Ratings

|  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature Under Bias (Ambient) | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | -7.0 V to +0.5 V |
| $V_{\text {EE Relative to } V_{\text {CC }}}$ | $\mathrm{V}_{\mathrm{EE}}$ to +0.5 V |
| Any Input Relative to $\mathrm{V}_{\text {CC }}$ | -30 mA to +0.1 mA |
| Output Current (Output High) | $300^{\circ} \mathrm{C}$ |

## Operating Conditions

|  | MIN | MAX | UNITS |  |
| :--- | :---: | :---: | :---: | :---: |
| Supply Voltage $\left(\mathrm{V}_{\mathrm{EE}}\right)$ | -5.46 | -4.94 |  | V |
| Ambient Temperature $\left(T_{A}\right)$ | 0 | +75 | 0 | ${ }^{\circ} \mathrm{C}$ |

## DC Electrical Characteristics

$\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}$, Output Load $=50 \Omega$ and 30 pF to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ (Notes 1-4)

| SYMBOL | PARAMETER | CONDITIONS | TA | $\begin{gathered} \text { B } \\ \text { LIMIT } \end{gathered}$ | $\begin{gathered} \text { A } \\ \text { LIMIT } \end{gathered}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage High | $V_{\text {IN }}=V_{\text {IHA }}$ or $V_{\text {ILB }}$ | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \\ \hline \end{array}$ | $\begin{aligned} & -1000 \\ & -960 \\ & -900 \end{aligned}$ | $\begin{aligned} & -840 \\ & -810 \\ & -720 \end{aligned}$ | mV |
| VOL | Output Voltage Low | $V_{\text {IN }}=V_{\text {IHA }}$ or $V_{\text {ILB }}$ | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \\ \hline \end{array}$ | $\begin{aligned} & -1870 \\ & -1850 \\ & -1830 \end{aligned}$ | $\begin{aligned} & -1665 \\ & -1650 \\ & -1625 \end{aligned}$ | mV |
| VOHC | Output Voltage High | $V_{\text {IN }}=V_{\text {IHB }} \text { or } V_{\text {ILA }}$ <br> Performed on one input at a time | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{array}$ | $\begin{aligned} & -1020 \\ & -980 \\ & -920 \end{aligned}$ |  | mV |
| VOLC | Output Voltage Low | $V_{\text {IN }}=V_{\text {IHB }}$ or $V_{\text {ILA }}$ <br> Performed on one input at a time | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \\ \hline \end{array}$ |  | $\begin{aligned} & -1645 \\ & -1630 \\ & -1605 \end{aligned}$ | mV |
| $V_{\text {IH }}$ | Input Voltage High | Guaranteed Input Voltage High for All Inputs | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \\ \hline \end{array}$ | $\begin{aligned} & -1145 \\ & -1105 \\ & -1045 \end{aligned}$ | $\begin{aligned} & -840 \\ & -810 \\ & -720 \end{aligned}$ | mV |
| VIL | Input Voltage Low | Guaranteed Input Voltage Low for All Inputs | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \\ \hline \end{array}$ | $\begin{aligned} & -1870 \\ & -1850 \\ & -1830 \end{aligned}$ | $\begin{aligned} & -1490 \\ & -1475 \\ & -1450 \end{aligned}$ | mV |
| 1 H | Input Current High | $V_{I N}=V_{I H A}$ <br> Performed on one input at a time | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ \text { to } \\ +75^{\circ} \mathrm{C} \\ \hline \end{array}$ |  | 220 | $\mu \mathrm{A}$ |
| IIL | Input Current Low, $\overline{\mathrm{CS}}$ <br> All Others | $V_{I N}=V_{\text {ILB }}$ <br> Performed on one input at a time | $\begin{gathered} 0^{\circ} \mathrm{C} \\ \text { to } \\ +75^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} 0.5 \\ -50 \end{gathered}$ | 170 | $\mu \mathrm{A}$ |
| IEE | Power Supply Current (Pin 8) (Note 5) | All Inputs and Outputs Open | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ \text { to } \\ +75^{\circ} \mathrm{C} \end{array}$ | -150 |  | mA |

Note 1: Conditions for testing not shown in the tables are chosen to guarantee operation under "worst case" conditions.
Note 2: The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
Note 3: Guaranteed with transverse air flow exceeding 400 linear F.P.M. and 2 -minute warm-up period. Typical resistance values of the package are: $\theta J \mathrm{JA}$, (Junction to Ambient) $=90^{\circ} \mathrm{C} / \mathrm{W}$ (still air); $\theta \mathrm{JA}$ (Junction to Ambient) $=50^{\circ} \mathrm{C} / \mathrm{W}$ (at $400 \mathrm{~F} . \mathrm{P} . \mathrm{M}$. air flow); $\theta \mathrm{JC}$ (Juction to Case) $=$ $25^{\circ} \mathrm{C} / \mathrm{W}$.
Note 4: " $A$ " indicates the most positive value, " $B$ " indicates the most negative value.
Note 5: Typical values at $\mathrm{V}_{E E}=-5.2 \mathrm{~V}: \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{EE}}=-105 \mathrm{~mA} ; \mathrm{T}_{\mathrm{A}}=75^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{EE}}=-90 \mathrm{~mA}$.

## Functional Description

Addressing the DM10414, DM10414A is achieved by means of the 8 address lines AO-A7. Each of the $2^{8}$ one-zero "combinations of the address lines corresponds to a bit location in the memory. The active low Chip Selects together with the unterminated emitter-follower output allows for wire-ORing. A $50 \Omega$ resistor to -2 V (or an equivalent network) is required to provide a low at the output when the device is off. This termination is required for both single device or wire-ORed operation.

The device is selected with CS low and deselected with $\overline{\mathrm{CS}}$ high. The operating mode is controlled by the active low Write Enable ( $\overline{W E}$ ). $\overline{W E}$ low causes the data at the Data Input ( $\mathrm{DIN}^{\prime}$ ) to be stored at the selected address. WE low also causes the output to be disabled (low due to the $50 \Omega$ pull-down resistor). WE high causes the data stored at the selected address to be present at the Data Out (DOUT) pin.

## AC Electrical Characteristics

$V_{E E}=-5.2 \mathrm{~V} \pm 5 \%$, Output Load $=50 \Omega, 30$ pF to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}, 400 \mathrm{LFM}$

| SYMBOL | PARAMETER | CONDITIONS | DM10414A |  |  | DM10414 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP <br> (NOTE 6) | MAX ${ }^{\text { }}$ | MIN | TYP (NOTE 6) | MAX |  |
| READ MODE |  |  |  |  |  |  |  |  |  |
| tACS | Chip Select Access <br> Time | Measured Between |  | 3 | 5 |  | 4 | 7 | ns |
| ${ }^{\text {tRCS }}$ | Chip Select Recovery Time | 50\% Points <br> (Note 7) |  | 3 | 5 |  | 4 | 7 | ns |
| tAA | Address Access Time |  |  | 7 | 10 |  | 10 | 15 | ns |
| WRITE MODE |  |  |  |  |  |  |  |  |  |
| tW | Write Pulse Width <br> (to Guarantee <br> Writing) | - | 6 | 3.5 |  | 8 | 5 |  | ns |
| tWSD | Data Set-Up Time Prior to Write |  | 2 | 0 |  | 2 | 0 |  | ns |
| tWHD | Data Hold Time After Write | Measured Between 50\% Points | 2 | 0 |  | 2 | 0 |  | ns |
| tWSA | Address Set-Up Time Prior to Write |  | 3 | 0 |  | 4 | 0 |  | ns |
| tWHA | Address Hold Time After Writè |  | 2 | 0 |  | 3 | 1 |  | ns |
| tWSCS | Chip Select Set-Up <br> Time Prior to Write |  | 2 | 0 |  | 2 | 0 |  | ns |
| tWHCS | Chip Select Hold Time After Write |  | 2 | 0 |  | 2 | 0 |  | ns |
| twS | Write Disable Time |  |  | 3 | 5 |  | 4 | 7 | ns |
| tWR | Write Recovery Time |  |  | 3 | 5 |  | 4 | 7 | ns |
| RISE TIME AND FALL TIME |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{r}} \\ & \mathrm{t}_{\mathrm{f}} \end{aligned}$ | Output Rise Time Output Fall Time | Measured Between 50\% Points |  | $\begin{aligned} & 3 \\ & 3 \end{aligned}$ |  |  | $4$ $4$ |  | ns |

## Capacitance

|  | PARAMETER | CONDITIONS | DM10414A |  |  | DM10414 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL |  |  | MIN | TYP <br> (NOTE 6) | MAX | MIN | TYP <br> (NOTE 6) | MAX |  |
| CIN <br> Cout | Input Pin Capacitance <br> Output Pin <br> Capacitance | Measure With a Pulse Technique |  | $\begin{aligned} & 4 \\ & 7 \end{aligned}$ | $\begin{aligned} & 5 \\ & 8 \end{aligned}$ |  | $\begin{aligned} & 4 \\ & 7 \end{aligned}$ | $\begin{aligned} & 5 \\ & 8 \end{aligned}$ | pF <br> pF |

Note 6: Typical values are at $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and maximum loading.
Note 7: The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

Switching Time Waveforms

Chip Select Access Time


Address Access Time


Read Mode


Switching Time Waveforms (Gontinued)


## Test Conditions



# DM10415, DM10415A $1024 \times 1$ ECL Random Access Memory 

## General Description

The DM10415, DM10415A is a 1024 -word by 1 -bit ECL random access memory. This fully static memory is designed with an active low chip select and separate I/O pins. The 10 address bits (AO through A9) are fully decoded on the chip. Applications such as scratch pad, cache, and buffer memories are ideal for this high speed RAM.

An unterminated emitter-follower output is provided to allow the outputs to be wire-ORed. Separate Data In and non-inverted Data Out pins are provided. These RAMs are compatible with compensated and uncompensated 10k ECL families.

## Features

- Fully compatible with standard and voltage compensated 10k series ECL
- Temperature range
$0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
- Unterminated emitter-follower output for wire-ORing
- Power dissipation decreases with increasing temperature
- Typical address access

| DM10415 | 25 ns |
| :--- | ---: |
| DM10415A | 12 ns |
| ypical chip select access | 7 ns |
| DM10415 | 4 ns |

Block and Connection Diagrams

Dual-In-Line Package
Order Number DM10415J
or DM10415AJ
See NS Package J16A

## Logic Symbol



Truth Table

| $\overline{\text { CS }}$ | $\overline{\text { WE }}$ | DIN | DOUT | MODE |
| :---: | :---: | :---: | :--- | :--- |
| H | X | X | L | Not Selected |
| L | L | H | L | Write 1 |
| L | L | L | L | Write 0 |
| L | H | X | DOUT | Read |

[^63]Absolute Maximum Ratings

Temperature Under Bias (Ambient)
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
-7.0 V to +0.5 V
$V_{E E}$ to +0.5 V
$V_{E E}$ Relative to $V_{C C}$
Any Input Relative to $V_{C C}$
-30 mA to +0.1 mA
Lead Temperature (Soldering, 10 seconds)

## Operating Conditions

|  | MIN | MAX | UNITS |
| :--- | :---: | :---: | :---: |
| Supply Voltage $\left(\mathrm{V}_{\mathrm{EE}}\right)$ | -5.46 | -4.94 | V |
| Ambient Temperature $\left(T_{A}\right)$ | 0 | +75 | ${ }^{\circ} \mathrm{C}$ |

## DC Electrical Characteristics

VEE $=-5.2 \mathrm{~V}$, Output Load $=50 \Omega$ and 30 pF to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ (Notes $1-4$ )

| SYMBOL | PARAMETER | CONDITIONS | $\mathrm{T}_{\mathrm{A}}$ | $\begin{gathered} \text { B } \\ \text { LIMIT } \end{gathered}$ | $\begin{gathered} \text { A } \\ \text { LIMIT } \end{gathered}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output Voltage High | $V_{\text {IN }}=V_{\text {IHA }}$ or $V_{\text {ILB }}$ | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \\ \hline \end{array}$ | $\begin{aligned} & -1000 \\ & -960 \\ & -900 \end{aligned}$ | $\begin{aligned} & -840 \\ & -810 \\ & -720 \end{aligned}$ | mV |
| VOL | Output Voltage Low | $V_{\text {IN }}=V_{\text {IH }}$ A or $V_{\text {ILB }}$ | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \\ \hline \end{array}$ | $\begin{aligned} & -1870 \\ & -1850 \\ & -1830 \end{aligned}$ | $\begin{aligned} & -1665 \\ & -1650 \\ & -1625 \end{aligned}$ | mV |
| VOHC | Output Voltage High | $V_{\text {IN }}=V_{\text {IHB }}$ or $V_{\text {ILA }}$ | $\begin{array}{r}  \\ 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \\ \hline \end{array}$ | $\begin{aligned} & -1020 \\ & -980 \\ & -920 \end{aligned}$ |  | mV |
| VOLC | Output Voltage Low | $V_{\text {IN }}=V_{\text {IHB }}$ or $V_{\text {ILA }}$ | $\begin{gathered} \\ 0^{\circ} \mathrm{C} \\ + \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{aligned} & -1645 \\ & -1630 \\ & -1605 \end{aligned}$ | mV |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input Voltage High | Guaranteed Input Voltage High for All Inputs | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \\ \hline \end{array}$ | $\begin{aligned} & -1145 \\ & -1105 \\ & -1045 \end{aligned}$ | $\begin{aligned} & -840 \\ & -810 \\ & -720 \end{aligned}$ | mV |
| VIL | Input Voltage Low | Guaranteed Input Voltage Low for All Inputs | $\begin{gathered} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{gathered}$ | $\begin{aligned} & -1870 \\ & -1850 \\ & -1830 \\ & \hline \end{aligned}$ | $\begin{array}{r} -1490 \\ -1475 \\ -1450 \\ \hline \end{array}$ | mV |
| IIH | Input Current High | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHA }}$ | $\begin{gathered} 0^{\circ} \mathrm{C} \\ \text { to } \\ +75^{\circ} \mathrm{C} \end{gathered}$ |  | 220 | $\mu \mathrm{A}$ |
| IIL | Input Current Low, $\overline{\mathrm{CS}}$ <br> All Others | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {ILB }}$. | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ \text { to } \\ +75^{\circ} \mathrm{C} \end{array}$ | $\begin{array}{r} 0.5 \\ -50 \end{array}$ | 170 | $\mu \mathrm{A}$ |
| IeE | Power Supply Current (Pin 8) (Note 5) | All Inputs and Outputs Open | $\begin{gathered} 0^{\circ} \mathrm{C} \\ \text { to } \\ +75^{\circ} \mathrm{C} \end{gathered}$ | -150 |  | mA |

Note 1: Conditions for testing not shown in the tables are chosen to guarantee operation under "worst case" conditions.
Note 2: The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
Note 3: Guaranteed with transverse air flow exceeding 400 linear F.P.M. and 2 -minute warm-up period. Typical resistance values of the package are: $\theta_{\mathrm{JA}}$, (Junction to Ambient) $=90^{\circ} \mathrm{C} / \mathrm{W}$ (still air); $\theta_{\mathrm{JA}}$ (Junction to Ambient) $=50^{\circ} \mathrm{C} / \mathrm{W}$ (at $400 \mathrm{~F} . \mathrm{P} . \mathrm{M}$. air flow); $\theta \mathrm{JC}$ (Juction to Case) $=$ $25^{\circ} \mathrm{C} / \mathrm{W}$.
Note 4: " $A$ " indicates the most positive value, " $B$ " indicates the most negative value.
Note 5: Typical values at $V_{E E}=-5.2 \mathrm{~V}: T_{A}=0^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{EE}}=-105 \mathrm{~mA} ; \mathrm{T}_{\mathrm{A}}=75^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{EE}}=-90 \mathrm{~mA}$.

## Functional Description

Addressing the DM10415／DM10415A is achieved by means of the 10 address lines AO－A9．Each of the 210 one－zero combinations of the address lines corresponds to a bit location in the memory．The active low Chip Select $(\overline{\mathrm{CS}})$ together with the unterminated emitter－ follower output allows for memory array expansion to 2048 words without additional decoding．This emitter－ follower output allows for wire－ORing．A $50 \Omega$ resistor to -2 V （or an equivalent network）is required to provide a low at the output when the device is off．This ter－ mination is required for both single device or wire－ ORed operation．

The device is selected with $\overline{\mathrm{CS}}$ low and deselected with $\overline{\mathrm{CS}}$ high．The operating mode is controlled by the active low Write Enable（ $\overline{W E}$ ）．$\overline{W E}$ low causes the data at the Data Input（DIN）to be stored at the selected address． $\overline{W E}$ low also causes the output to be disabled（low due to the $50 \Omega$ pull－down resistor）．$\overline{W E}$ high causes the data stored at the selected address to be present at the Data Out（DOUT）pin．

AC Electrical Characteristics
$V_{E E}=-5.2 \mathrm{~V}, \pm 5 \%$ ，Output Load $=50 \Omega, 30 \mathrm{pF}$ to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}, 400 \mathrm{LFM}$

| sYMBoL | Parameter | conditions | DM10415A |  |  | DM10415 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP （NOTE 6） | max | MIN | $\begin{gathered} \text { TYP } \\ \text { (NOTE 6) } \\ \hline \end{gathered}$ | max |  |

READ MODE

| ${ }^{\text {t ACS }}$ | Chip Select Access | Measured at $50 \%$ of input to Valid Output （Note 7） | 4 | 8 | 7 | 10 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Time |  |  |  |  |  |  |
| tRCS | Chip Select Recovery Time |  | 4 | 8 | 7 | 10 | ns |
| ${ }^{\text {t }}$ AA | Address Access Time |  | 12 | 20 | 25 | 35 | ns |

WRITE MODE

| tw | Write Pulse Width （to Guarantee Writing） <br> DM10415A <br> DM10415 | $\begin{aligned} & \mathrm{t} W S A=8 \mathrm{~ns} \\ & \mathrm{t}_{\mathrm{WSA}}=20 \mathrm{~ns} \end{aligned}$ | 12 | 10 |  | 25 | 20 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tWSD | Data Set－Up Time Prior to Write |  | 4 | 0 |  | 5 | 0 |  | ns |
| tWHD | Data Hold Time After Write |  | 4 | 0 |  | 5 | 0 |  | ns |
| tWSA | Address Set－Up Time Prior to Write |  |  |  |  |  |  |  |  |
|  | DM10415A DM10415 | $\begin{aligned} & \mathrm{tw}=12 \mathrm{~ns} \\ & \mathrm{tw}=25 \mathrm{~ns} \end{aligned}$ | 5 | 3 |  | 8 | 5 |  | ns |
| tWHA | Address Hold Time After Write |  | 3 | 0 |  | 4 | 1 |  | ns |
| tWSCS | Chip Select Set－Up <br> Time Prior to Write |  | 4 | 0 |  | 5 | 0 |  | ns |
| twhes | Chip Select Hold Time After Write |  | 4 | 0 |  | 5 | 0 |  | ns |
| tWS | Write Disable Time |  |  | 4 | 10 |  | 7 | 10 | ns |
| tWR | Write Recovery Time |  |  | 4 | 10 |  | 7 | 10 | ns |

RISE TIME AND FALL TIME

| $\mathrm{t}_{\mathrm{r}}$ <br> $\mathrm{tf}_{\mathrm{f}}$ | Output Rise Time <br> Output Fall Time | Measured Between $20 \%$ <br> and $80 \%$ Points | 5 <br> 5 |  | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Capacitance

| SYMBOL | PARAMETER | CONDITIONS | DM10415A |  |  | DM10415 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | $\begin{gathered} \text { TYP } \\ \text { (NOTE 6) } \end{gathered}$ | MAX | MIN | $\begin{gathered} \text { TYP } \\ \text { (NOTE 6) } \end{gathered}$ | MAX |  |
| $\mathrm{C}_{\text {IN }}$ Cout | Input Pin Capacitance <br> Output Pin <br> Capacitance | Measure With a Pulse <br> Technique |  | $4$ | $5$ |  | $4$ | $\begin{aligned} & 5 \\ & 8 \end{aligned}$ | pF |

Note 6：Typical values are at $V_{E E}=-5.2 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$ and maxumum loading．
Note 7：The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern．

## Chip Select Access Time



Address Access Time


Read Mode


Write Mode


## Test Conditions



## DM10422 1024-Bit (256 $\times$ 4) ECL RAM

## General Description

The DM10422 is normally a 256 -word by 4 -bit random access memory. However the memory has four Block Select (BSO-BS3) inputs which allow wire-ORing of any of the four blocks for a maximum 1024-word by 1-bit memory. The high speed access time allows its use in scratch pad, buffer, and control storage applications. The device is voltage compensated and is compatible with all 10k logic. Separate Data In and Data Out pins allow the set up of data for a write cycle while performing a read.

## Features

- 4 separate Block Select inputs for configurations from $256 \times 4$ to $1024 \times 1$
- Maximum address access time-12 ns
- Typical Block Select access time-3.5 ns
- 10k logic compatible


## Block and Connection Diagrams



Pin Names
$\overline{\mathrm{BS} 1} \cdot \overline{\mathrm{BS} 4}$
A0-A7
$\overline{W E}$
D1-D4
$\mathrm{O}_{1}-\mathrm{O}_{4}$

Block Selects
Address Inputs Write Enable
Data Inputs
Data Outputs

Dual-In-Line Package


Order Number DM10422J See NS Package J24E

Truth Table (Positive Logic)

| Input |  |  | Output | Mode |
| :---: | :---: | :---: | :---: | :--- |
| $\overline{\text { BS }}$ | $\overline{\text { WE }}$ | DI |  |  |
| H | X | X | L | Disable |
| L | L | L | L | Write "0" |
| L | L | H | L | Write "1" |
| L | H | X | Data | Read |

## Absolute Maximum Ratings

Supply Voltage, $\mathrm{V}_{\mathrm{EE}}$ to $\mathrm{V}_{\mathrm{CC}}$
Input Voltage, $\mathrm{V}_{\mathrm{IN}}$
Output Current
Storage Temperature, $\mathrm{T}_{\text {stg }}$
Storage Temperature Under Bias, $\mathrm{T}_{\text {stg }}$ (Bias)

$$
\begin{array}{r}
+0.5 \mathrm{~V} \text { to }-7.0 \mathrm{~V} \\
+0.5 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{EE}} \\
-30 \mathrm{~mA} \\
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
\end{array}
$$

DC Electrical Characteristics $\mathrm{V}_{E E}=-5.2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega \mathrm{R}$ to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, air flow exceeding 500 LFM

| Symbol | Parameter | Conditions |  |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage | $\begin{aligned} & V_{I N}=V_{I H A} \\ & \text { or } V_{I L B} \end{aligned}$ |  | $0^{\circ} \mathrm{C}$ | -1000 |  | -840 | mV |
|  |  |  |  | $25^{\circ} \mathrm{C}$ | -960 |  | -810 |  |
|  |  |  |  | $75^{\circ} \mathrm{C}$ | -900 |  | -720 |  |
| $\mathrm{V}_{\mathrm{OL}}$ |  |  |  | $0^{\circ} \mathrm{C}$ | -1870 |  | -1665 |  |
|  |  |  |  | $25^{\circ} \mathrm{C}$ | -1850 |  | -1650 |  |
|  |  |  |  | $75^{\circ} \mathrm{C}$ | -1830 |  | -1625 |  |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output Threshold Voltage | $\begin{aligned} & V_{I N}=V_{I H B} \\ & \text { or } V_{I L A} \end{aligned}$ |  | $0^{\circ} \mathrm{C}$ | -1020 |  |  | mV |
|  |  |  |  | $25^{\circ} \mathrm{C}$ | -980 |  |  |  |
|  |  |  |  | $75^{\circ} \mathrm{C}$ | -920 |  |  |  |
| $\mathrm{V}_{\text {OLC }}$ |  |  |  | $0^{\circ} \mathrm{C}$ |  |  | -1645 |  |
|  |  |  |  | $25^{\circ} \mathrm{C}$ |  |  | -1630 |  |
|  |  |  |  | $75^{\circ} \mathrm{C}$ |  |  | -1605 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input Voltage | Guaranteed Input Voltage High for All Inputs |  | $0^{\circ} \mathrm{C}$ | -1145 |  | -840 | mV |
|  |  |  |  | $25^{\circ} \mathrm{C}$ | -1105 |  | -810 |  |
|  |  |  |  | $75^{\circ} \mathrm{C}$ | -1045 | - | -720 |  |
| VIL |  | Guaranteed Input Voltage Low for All Inputs |  | $0^{\circ} \mathrm{C}$ | -1870 |  | -1490 |  |
|  |  |  |  | $25^{\circ} \mathrm{C}$ | -1850 |  | -1475 |  |
|  |  |  |  | $75^{\circ} \mathrm{C}$ | -1830 |  | -1450 |  |
| $\mathrm{I}_{\mathrm{H}}$ | Input Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHA }}$ |  | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ |  |  | 220 | $\mu \mathrm{A}$ |
| IL |  | $\overline{B S}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {ILB }}$ | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ | 0.5 |  | 170 |  |
|  |  | Other |  |  | -50 |  |  |  |
| $\mathrm{I}_{\mathrm{EE}}$ | Supply Current | All Inputs and Outputs Open, Test Pin 12 |  | $0^{\circ} \mathrm{C}$ | -200 | -160 |  | mA |
|  |  |  |  | $75^{\circ} \mathrm{C}$ |  | -145 |  |  |

## AC Electrical Characteristics

$\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%, \mathrm{R}_{\mathrm{L}}=50 \Omega$ to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, air flow exceeding 500 LFM

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ MODE |  |  |  |  |  |  |
| $t_{\text {ABS }}$ | Block Select Access Time |  |  |  | 5.0 | ns |
| $t_{\text {RBS }}$ | Block Select Recovery Time |  |  |  | 5.0 | ns |
| $t_{\text {AA }}$ | Address Access Time |  |  |  | 12 | ns |

## WRITE MODE



Electrical Characteristics (Continued)
$\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%, \mathrm{R}_{\mathrm{L}}=50 \Omega$ to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, air flow exceeding 500 LFM

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RISE/FALL TIME |  |  |  |  |  |  |
| $t_{r}$ | Output Rise Time |  |  | 3 |  | ns |
| $t_{f}$ | Output Fall Time |  |  | 3 |  | ns |
| CAPACITANCE |  |  |  |  |  |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 4 |  | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance |  |  | 7 |  | pF |

## Test Circuit and Input Waveform


$t_{r}=t_{f}=2.0 \mathrm{~ns} \pm 10 \%$
$\mathrm{R}_{\mathrm{T}}=50 \Omega$
$\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$
All timing measurements are referenced from $50 \%$ of input levels to $50 \%$ of input/output levels.

## Switching Time Waveforms



## DM10422A 1024-Bit (256 $\times 4$ ) ECL RAM

## General Description

The DM10422A is normally a 256 -word by 4 -bit random access memory. However the memory has four Block Select (BSO-BS3) inputs which allow wire-ORing of any of the four blocks for a maximum 1024-word by 1-bit memory. The high speed access time allows its use in scratch pad, buffer, and control storage applications. The device is voltage compensated and is compatible with all 10 k logic. Separate Data In and Data Out pins allow the set up of data for a write cycle while performing a read.

## Features

[^64]Block and Connection Diagrams


Absolute Maximum Ratings

| Supply Voltage $\mathrm{V}_{\text {EE }}$ to $\mathrm{V}_{\mathrm{CC}}$ | +0.5 V to -7.0 V |
| :--- | ---: |
| Input Voltage, $\mathrm{V}_{\text {IN }}$ | +0.5 V to $\mathrm{V}_{\mathrm{EE}}$ |
| Output Current | -30 mA |
| Storage Temperature, $\mathrm{T}_{\text {stg }}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Storage Temperature Under Bias, $\mathrm{T}_{\text {stg }}$ (Bias) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

DC Electrical Characteristics $\mathrm{V}_{E E}=-5.2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega$ to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, air flow exceeding 500 LFM

| Symbol | Parameter | Conditions |  |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage | $V_{I N}=V_{\text {IHA }}$ or $\mathrm{V}_{\text {ILB }}$ |  | $0^{\circ} \mathrm{C}$ | -1000 |  | -840 | mV |
|  |  |  |  | $25^{\circ} \mathrm{C}$ | -960 |  | -810 |  |
|  |  |  |  | $75^{\circ} \mathrm{C}$ | -900 |  | -720 |  |
| $\mathrm{V}_{\text {OL }}$ |  |  |  | $0^{\circ} \mathrm{C}$ | -1870 |  | -1665 |  |
|  |  |  |  | $25^{\circ} \mathrm{C}$ | -1850 |  | -1650 |  |
|  |  |  |  | $75^{\circ} \mathrm{C}$ | -1830 |  | -1625 |  |
| $\mathrm{V}_{\text {OHC }}$ | Output Threshold Voltage | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IHB}}$ <br> or VILA |  | $0^{\circ} \mathrm{C}$ | -1020 |  |  | mV |
|  |  |  |  | $25^{\circ} \mathrm{C}$ | -980 |  |  |  |
|  |  |  |  | $75^{\circ} \mathrm{C}$ | -920 |  | , |  |
| Volc |  |  |  | $0^{\circ} \mathrm{C}$ |  |  | -1645 |  |
|  |  |  |  | $25^{\circ} \mathrm{C}$ |  |  | -1630 |  |
|  |  |  |  | $75^{\circ} \mathrm{C}$ |  |  | -1605 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input Voltage | Guaranteed Input Voltage High for All Inputs |  | $0^{\circ} \mathrm{C}$ | -1145 |  | -840. | mV |
|  |  |  |  | $25^{\circ} \mathrm{C}$ | -1105 |  | -810 |  |
|  |  |  |  | $75^{\circ} \mathrm{C}$ | -1045 |  | -720 |  |
| $\mathrm{V}_{\text {LL }}$ |  | Guaranteed Input Voltage Low for All Inputs |  | $0^{\circ} \mathrm{C}$ | -1870 |  | -1490 |  |
|  |  |  |  | $25^{\circ} \mathrm{C}$ | -1850 |  | -1475 |  |
|  |  |  |  | $75^{\circ} \mathrm{C}$ | -1830 |  | -1450 |  |
| $\mathrm{IIH}^{\text {H }}$ | Input Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHA }}$ |  | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ |  |  | 220 | $\mu \mathrm{A}$ |
| ILL |  | $\overline{\text { BS }}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {ILB }}$ | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ | 0.5 |  | 170 |  |
|  |  | Other |  |  | -50 |  |  |  |
| $\mathrm{I}_{\mathrm{EE}}$ | Supply Current | All Inputs and Outputs Open, Test Pin 12 |  | $0^{\circ} \mathrm{C}$ | -200 | -160 |  | mA |
|  |  |  |  | $75^{\circ} \mathrm{C}$ |  | -145 |  |  |

AC Electrical Characteristics $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega$ to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, air flow exceeding 500 LFM

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## READ MODE

| $\mathrm{t}_{\text {ABS }}$ | Block Select Access Time |  |  | 4 | 5.0 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {RBS }}$ | Block Select Recovery Time |  |  | 4 | 5.0 | ns |
| $\mathrm{t}_{\text {AA }}$ | Address Access Time |  |  | 8 | 10 | ns |

WRITE MODE

| $\mathrm{t}_{\mathrm{w}}$ | Write Pulse Width | $\mathrm{t}_{\text {WSA }}=2 \mathrm{~ns}$ | 6 | 4 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {twSD }}$ | Data Set-Up Time |  | 2.0 |  |  | ns |
| ${ }_{\text {twhD }}$ | Data Hold Time |  | 2.0 |  |  | ns |
| ${ }_{\text {W WSA }}$ | Address Set-Up Time | $\mathrm{t}_{\mathrm{w}}=6 \mathrm{~ns}$ | 2.0 |  |  | ns |
| ${ }^{\text {twha }}$ | Address Hold Time |  | 2.0 |  |  | ns |
| $t_{\text {WSBS }}$ | Block Select Set-Up Time |  | 2.0 |  |  | ns |
| $t_{\text {WHBS }}$ | Block Select Hold Time |  | 2.0 |  |  | ns |
| ${ }_{\text {tws }}$ | Write Disable Time |  |  |  | 5 | ns |
| $\mathrm{t}_{\mathrm{WR}}$ | Write Recovery Time |  |  |  | 7 | ns |

Electrical Characteristics (Continued)
$\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega$ to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, air flow exceeding 500 LFM

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RISE/FALL TIME |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{r}}$ | Output Rise Time |  |  | 3 |  | ns |
| $t_{f}$ | Output Fall Time |  |  | 3 |  | ns |
| CAPACITANCE |  |  |  |  |  |  |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance |  |  | 4 |  | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance |  |  | 7 |  | pF |

## Test Circuit and Input Waveform


$\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=2.0 \mathrm{~ns} \pm 10 \%$
$\mathrm{R}_{\mathrm{T}}=50 \Omega$
$\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$
All timing measurements are referenced from $50 \%$ of input levels to $50 \%$ of input/output levels.

Switching Time Waveforms


## Bipolar and ECL RAMs

## DM10470 Standard, DM10470A High Speed, DM10470L Low Power 4096-Bit (4096 $\times 1$ ) ECL RAMs

## General Description

The DM10470 is a 4096-bit random access memory organized 4096 -words by 1 bit. It is designed for high speed scratch pad and buffer storage applications. It is voltage and temperature compensated and compatible with all 10k logic. It has separate Data In and Data Out pins. The active low Chip Select $\overline{\mathrm{CS}}$ and unterminated emitter-follower outputs allow easy expansion.

The DM10470 is speed and power selected to provide costperformance benefits not available from any other manufacturer.

## Features

- Three speed-power combinations for maximum costperformance: Standard DM10470 $25 \mathrm{~ns} / 200 \mathrm{~mA}$ max High speed DM10470A $15 \mathrm{~ns} / 200 \mathrm{~mA}$ max Low power DM10470L 25 ns/130 mA max
- 10k logic compatible

■ Unterminated emitter-follower outputs

Logic Diagram


## Connection Diagram

Dual-In-Line Package


| Inputs |  |  | Output |  |
| :---: | :---: | :---: | :---: | :--- |
| Mode |  |  |  |  |
|  | $\overline{\text { WE }}$ | DIN $^{\prime}$ | Open Emitter |  |
| H | X | X | L | Not Selected |
| L | L | L | L | Write "0" |
| L | L | H | L | Write "1" |
| L | H | X | DOUT | Read |


| Pin Names |  |
| :--- | :--- |
| $\overline{\text { CS }}$ | Chip Select Input |
| AO-A11 | Address Inputs |
| $\overline{\text { WE }}$ | Write Enable |
| DIN | Data Input |
| DOUT | Data Output |

## Absolute Maximum Ratings

|  |  |
| :--- | ---: |
| Temperature Under Bias（Ambient） | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{EE}}$ Relative to $\mathrm{V}_{\mathrm{CC}}$ | -7.0 V to +0.5 V |
| Any Input Relative to $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{EE}}$ to +0.5 V |
| Output Current（Output High） | -30 mA to +0.1 mA |
| Lead Temperature（Soldering， 10 seconds） | $300^{\circ} \mathrm{C}$ |

## DC Electrical Characteristics

$\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}$ ，output load $=50 \Omega$ and 30 pF to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$（Notes $1,2,3$ and 4$)$

| Symbol | Parameter | Conditions | $\mathrm{T}_{\mathrm{A}}$ | B Limit | A Limit | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage High | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHA }}$ or $\mathrm{V}_{\text {ILB }}$ | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{array}$ | $\begin{aligned} & -1000 \\ & -960 \\ & -900 \end{aligned}$ | $\begin{aligned} & \hline-840 \\ & -810 \\ & -720 \end{aligned}$ | mV |
| $\mathrm{V}_{\text {OL }}$ | Output Voltage Low | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHA }}$ or $\mathrm{V}_{\text {ILB }}$ | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{array}$ | $\begin{aligned} & -1870 \\ & -1850 \\ & -1830 \end{aligned}$ | $\begin{aligned} & -1665 \\ & -1650 \\ & -1625 \end{aligned}$ | mV |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output Voltage High | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHB }}$ or $\mathrm{V}_{\text {ILA }}$ | $\begin{array}{r}  \\ +0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{array}$ | $\begin{aligned} & -1020 \\ & -980 \\ & -920 \end{aligned}$ |  | mV |
| $\mathrm{V}_{\text {OLC }}$ | Output Voltage Low | $\mathrm{V}_{1 N}=\mathrm{V}_{\text {IHB }}$ or $\mathrm{V}_{\text {ILA }}$ | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{array}$ |  | $\begin{aligned} & -1645 \\ & -1630 \\ & -1605 \end{aligned}$ | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input Voltage High | Guaranteed Input Voltage High for All Inputs | $\begin{array}{r}  \\ 0^{\circ} \mathrm{C} \\ + \\ +25^{\circ} \mathrm{C} \\ + \\ \hline \end{array} 5^{\circ} \mathrm{C} .$ | $\begin{aligned} & -1145 \\ & -1105 \\ & -1045 \end{aligned}$ | $\begin{aligned} & -840 \\ & -810 \\ & -720 \\ & \hline \end{aligned}$ | mV |
| $\mathrm{V}_{\text {IL }}$ | Input Voltage Low | Guaranteed Input Voltage Low for All Inputs | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{array}$ | $\begin{aligned} & -1870 \\ & -1850 \\ & -1830 \end{aligned}$ | $\begin{aligned} & -1490 \\ & -1475 \\ & -1450 \end{aligned}$ | mV |
| $\mathrm{I}_{\mathrm{H}}$ | Input Current High | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHA }}$ | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ \text { to } \\ +75^{\circ} \mathrm{C} \\ \hline \end{array}$ |  | 220 | $\mu \mathrm{A}$ |
| I／L | Input Current Low，$\overline{\mathrm{CS}}$ All Others | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {ILB }}$ | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ \text { to } \\ +75^{\circ} \mathrm{C} \\ \hline \end{array}$ | $\begin{array}{r} 0.5 \\ -50 \end{array}$ | 170 | $\mu \mathrm{A}$ |

Note 1：Conditions for testing not shown in the tables are chosen to guarantee operation under worst－case conditions．
Note 2：The specified limits represent the worst－case value for the parameter．Since these worst－case values normally occur at the temperature extremes， additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges．
Note 3：Guaranteed with transverse air flow exceeding 500 linear FPM and 2 －minute warm－up period．Typical resistance values of the package are：$\theta_{\mathrm{JA}}$ ，（junc－ tion to ambient）$=90^{\circ} \mathrm{C} / \mathrm{W}$（still air）；$\theta_{\mathrm{JA}}$（junction to ambient）$=50^{\circ} \mathrm{C} / \mathrm{W}$（at 500 FPM air flow）；$\theta_{\mathrm{JC}}$（junction to case）$=25^{\circ} \mathrm{C} / \mathrm{W}$ ．
Note 4：＂$A$＂indicates the most positive value，＂$B$＂indicates the most negative value．

## AC Electrical Characteristics

$\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%$, output load $=50 \Omega, 30 \mathrm{pF}$ to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$

| Symbol | Parameter | Conditions | DM10470A |  |  | DM10470 |  |  | DM10470L |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ (Note 6) | Max | Min | Typ (Note 6) | Max | Min | $\begin{gathered} \text { Typ } \\ \text { (Note 6) } \end{gathered}$ | Max |  |
| READ MODE |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {ACS }}$ | Chip Select Access Time |  |  | 4 | 8 |  | 5 | 10 |  | 5 | 10 | ns |
| $t_{\text {RCS }}$ | Chip Select Recovery Time | Measured at 50\% of Input to $50 \%$ of Output (Note 7) |  | 4 | 8 |  | 5 | $10$ |  | 5 | 10 | ns |
| $t_{\text {AA }}$ | Address Access Time |  |  | 12 | 15 |  | 18 | 25 |  | 18 | 25 | ns |
| WRITE MODE |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{W}$ | Write Pulse Width (to Guarantee Writing) DM10470A DM10470/L | $\begin{aligned} & t_{\text {WSA }}=3 \mathrm{~ns} \\ & t_{\text {WSA }}=6 \mathrm{~ns} \end{aligned}$ | 10 |  |  | 15 |  |  | 15 |  |  | ns |
| $t_{\text {WSO }}$ | Data Set-Up Time Prior to Write |  | 2 | 1 |  | 2 | 1 |  | 2 | 1 |  | ns |
| $t_{\text {WHD }}$ | Data Hold Time After Write |  | 2 | 0 |  | 2 | 0 |  | 2 | 0 |  | ns |
| $t_{\text {WSA }}$ | Address Set-Up Time Prior to Write |  |  |  |  |  |  |  |  |  |  |  |
|  | DM10470A <br> DM10470/L | $\begin{aligned} & \mathrm{t}_{\mathrm{w}}=10 \mathrm{~ns} \\ & \mathrm{t}_{\mathrm{w}}=15 \mathrm{~ns} \end{aligned}$ | 3 | 1 |  | 3 | 1 | . | 3 | 1 |  | ns |
| $t_{\text {WHA }}$ | Address Hold Time After Write |  | 2 | 0 |  | 2 | 0 | . | 2 | 0 |  | ns |
| $t_{\text {wscs }}$ | Chip Select Set-Up Time Prior to Write |  | 2 | 1 |  | 2 | 1 |  | 2 | 1 |  | ns |
| $t_{\text {WHCS }}$ | Chip Select Hold <br> Time After Write |  | 2 | 0 |  | 2 | 0 |  | 2 | 0 |  | ns |
| $t_{\text {ws }}$ | Write Disable Time |  |  | 5 | 8 |  | 5 |  |  | 5 | 8 | ns |
| $t_{\text {WR }}$ | Write Recovery Time |  |  | 5 | 8 |  | 5 |  |  | 5 | 8 | ns |
| RISE TIME AND FALL TIME |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{tr}_{\mathrm{r}}$ | Output Rise Time | Measured Between 20\% |  | 3 |  |  | 3 | . |  | 3 |  | ns |
| $t_{f}$ |  | and $80 \%$ Points |  |  |  |  | 3 |  |  | 3 |  | ns |

## Capacitance

| Symbol | Parameter | Conditions | DM10470A |  |  | DM10470 |  |  | DM10470L |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | $\begin{array}{\|c\|} \hline \text { Typ } \\ \text { (Note 6) } \end{array}$ | Max | Min | $\begin{gathered} \text { Typ } \\ \text { (Note 6) } \end{gathered}$ | Max | Min | $\begin{array}{\|c\|} \hline \text { Typ } \\ \text { (Note 6) } \end{array}$ | Max |  |
| $\mathrm{C}_{\text {IN }}$ | Input Pin Capacitance | Measure with a Pulse |  | 4 | 5 |  | 4 | 5 |  | 4 | 5 | pF |
| $\mathrm{C}_{\text {OUt }}$ | Output Pin Capacitance | Technique |  | 7 | 8 |  | 7 | 8 |  | 7 | 8 | pF |

Power Supply Current $\mathrm{v}_{\mathrm{EE}}=-5.2 \mathrm{~V}$, output load $=50 \Omega$ and 30 pF to -2.0 V

| Symbol | Parameter | Conditions | DM10470A <br> B Limit | DM10470 <br> B Limit | DM10470L <br> B Limit | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{EE}}$ | Power Supply Current <br> (Pin 8) (Note 5) | All Inputs and Outputs <br> Open, $T_{A}=25^{\circ} \mathrm{C}$ | -200 | -200 | -130 | mA |

Note 5: Typical values at $\mathrm{V}_{E E}=-5.2 \mathrm{~V}: \mathrm{T}_{A}=0^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{EE}}=-145 \mathrm{~mA} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{EE}}=135 \mathrm{~mA} ; \mathrm{T}_{\mathrm{A}}=75^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{EE}}=125 \mathrm{~mA}$.
Note 6: Typical values are at $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and maximum loading.
Note 7: The maximum address access time is guaranteed to be the worst-case bit in the memory using a pseudorandom testing pattern.

## Functional Description

Addressing the DM10470/DM10470A is achieved by means of the 12 address lines, A0-A11. Each of the $2^{12}$ onezero combinations of the address lines corresponds to a unique bit location in the memory. The memory array can be expanded to 8192 words without additional decoding, by using the active low Chip Select ( $\overline{\mathrm{CS}}$ ) and wire-ORing the unterminated emitter-follower outputs. A $50 \Omega$ resistor to -2 V (or an equivalent network) is required to provide a low at the output when the device is off. This termination is required for both single device or wire-ORed operation.

The device is selected with $\overline{\mathrm{CS}}$ low and deselected with $\overline{\mathrm{CS}}$ high. The operating mode is controlled by the active low Write Enable ( $\overline{\mathrm{WE}}$ ). $\overline{\mathrm{WE}}$ low causes the data at the Data Input $\left(\mathrm{D}_{\mathrm{IN}}\right)$ to be stored at the selected address. $\overline{\mathrm{WE}}$ low also causes the output to be disabled (low due to the $50 \Omega$ pull-down resistor). $\bar{W} E$ high causes the data stored at the selected address to be present at the Data Output ( $\mathrm{D}_{\mathrm{OUT}}$ ) pin when $\overline{C S}$ is low.

## Switching Time Waveforms

Chip Select Access Time


Address Access Time


Read Mode


Switching Time Waveforms (Continued)

Write Mode


## Test Conditions

## Loading Conditions



All timing measurements referenced to $50 \%$ of input levels $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ including jig and stray capacitance $R_{T}=50 \Omega$

## Bipolar and ECL RAMs

PRELIMINARY

## DM10474/DM10474A (1024 x 4) 4096-Bit, 10k ECL RAM

## General Description

The DM10474 is a 4096-bit read/write random access memory, organized in the popular 1024 words by 4 -bit configuration. The input and output levels are voltage compensated 10k ECL levels. The DM10474A has a maximum access time of 15 ns , and the DM10474 has a maximum access time of 25 ns .

## Features

- 1024 words $\times 4$-bit organization
- On chip voltage compensation for improved noise margin
- Fully compatible with industry standard 10k series ECL families
- Address access time: 25 ns max for standard part, 15 ns max for " $A$ " part.
- Chip select access time: 10 ns max for standard part, 6 ns max for "A" part.
- Low power dissipation: -220 mA max for " $A$ " part, -200 mA max for standard.
- Pin compatible with F10474 and MBM10474


## Connection and Block Diagrams



Order Number DM10474J or DM10474AJ
See NS Package J24E


Truth Table

| Inputs |  |  | Output |  |
| :---: | :---: | :---: | :---: | :--- |
| Mode |  |  |  |  |
|  | $\overline{\mathrm{WE}}$ | $\mathrm{D}_{\text {IN }}$ | Open Emitter |  |
| $H$ | $X$ | $X$ | $L$ | Not Selected |
| L | L | L | L |  |
| L | L | $H$ | L | WRITE "1" |
| $L$ | $H$ | $X$ | DOUT | READ |

$H=$ high voltage level
$L=$ low voltage level
$\mathbf{X}=$ don't care

## DC Electrical Characteristics

$\left(\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V}\right.$, output load $=50 \Omega$ to -2.0 V and airflow $\geq 500$ LFM unless otherwise noted.)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH | Output High Voltage $\left(V_{I N}=V_{I H}\right.$ max or $V_{I L}$ min $)$ | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \\ \hline \end{array}$ | $\begin{aligned} & \hline-1000 \\ & -970 \\ & -900 \\ & \hline \end{aligned}$ |  | $\begin{array}{r} \hline-840 \\ -810 \\ -720 \\ \hline \end{array}$ | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage $\left(V_{I N}=V_{I H \text { max }} \text { or } V_{I L \text { min }}\right)$ | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \end{array}$ | $\begin{aligned} & -1870 \\ & -1850 \\ & -1830 \end{aligned}$ |  | $\begin{aligned} & -1665 \\ & -1650 \\ & -1625 \end{aligned}$ | mV |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output High Voltage $\left(V_{I N}=V_{I H}\right.$ min or $V_{I L}$ max $)$ | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \end{array}$ | $\begin{aligned} & \hline-1020 \\ & -980 \\ & -920 \\ & \hline \end{aligned}$ |  |  | mV |
| V OLC | Output Low Voltage $\left(V_{I N}=V_{I H \text { min }}\right.$ or $V_{I L}$ max $)$ | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \end{array}$ |  |  | $\begin{aligned} & -1645 \\ & -1630 \\ & -1605 \end{aligned}$ | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage <br> (Guaranteed Input Voltage High for All Inputs) | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \end{array}$ | $\begin{aligned} & -1145 \\ & -1105 \\ & -1045 \end{aligned}$ |  | $\begin{aligned} & -840 \\ & -810 \\ & -720 \end{aligned}$ | mV |
| $V_{\text {IL }}$ | Input Low Voltage <br> (Guaranteed Input Voltage Low for All Inputs) | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \end{array}$ | $\begin{aligned} & -1870 \\ & -1850 \\ & -1830 \end{aligned}$ | , | $\begin{aligned} & -1490 \\ & -1475 \\ & -1450 \end{aligned}$ | mV |
| $\mathrm{IIH}_{\mathrm{H}}$ | Input High Current ( $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ max $)$ | $0^{\circ}$ to $75^{\circ} \mathrm{C}$ |  |  | 220 | $\mu \mathrm{A}$ |
| IIL | Input Low Current ( $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ min $) ~$ | $0^{\circ}$ to $75^{\circ} \mathrm{C}$ | -50 |  |  | $\mu \mathrm{A}$ |
| IIL | $\overline{\mathrm{CS}}$ Input Low Current ( $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ min ) | $0^{\circ}$ to $75^{\circ} \mathrm{C}$ | 0.5 |  | 170 | $\mu \mathrm{A}$ |
| ${ }_{\text {I E E }}$ | Power Supply Current <br> (All Inputs and Outputs Open) | $0^{\circ}$ to $75^{\circ} \mathrm{C}$ | $\begin{aligned} & -200 \\ & -220^{*} \end{aligned}$ |  |  | mA |

*For the DM10474A,

## AC Test Circuit and Switching Time Waveform

(Full guaranteed operating ranges, output load $=50 \Omega$ to -2.0 V and 30 pF to GND and airflow $\geq 500 \mathrm{LFM}$ unless otherwise noted.)

$\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=2.0 \mathrm{~ns}$ typ
TL/L/5164-4

## Output Load: RL $=50 \Omega$

$C_{L}=30 \mathrm{pF}$
(including jig and stray capacitance)

Note: All timing measurements referenced to $50 \%$ input levels.

TL/L/5164-3

## Read Cycle

| Symbol | Parameter | DM10474 |  | DM10474A |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Typ | Max | Typ | Max |  |
| $\mathrm{t}_{\mathrm{AA}}$ | Address Access Time |  | 25 |  | 15 | ns |
| $\mathrm{t}_{\text {ACS }}$ | Chip Select Access Time |  | 10 |  | 6 | ns |
| $\mathrm{t}_{\text {RCS }}$ | Chip Select Recovery Time | 10 |  | 6 |  | ns |

Read Cycle Timing Diagrams


## Write Cycle

| Symbol | Parameter | DM10474 |  |  | DM10474A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| $t_{W}$ | Write Pulse Width |  |  | 12 |  |  | 8 | ns |
| tws | Write Disable Time |  | 4 |  |  |  |  | ns |
| $t_{\text {WR }}$ | Write Recovery Time |  | 4 |  |  |  |  | ns |
| twSA | Address Set Up Time |  | 0 |  |  |  |  | ns |
| twscs | Chip Select Set Up Time |  | 0 |  |  |  |  | ns |
| twSD | Data Set Up Time |  | 0 |  |  |  |  | ns |
| ${ }^{\text {t WHA }}$ | Address Hold Time |  | 0 |  |  |  |  | ns |
| twhCs | Chip Select Hold Time |  | 0 |  |  |  |  | ns |
| ${ }^{\text {twHD }}$ | Data Hold Time |  | 0 |  |  |  |  | ns |

## Write Cycle Timing Diagrams



## Rise Time and Fall Time

| Symbol | Parameter | DM10474/DM10474A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{r}}$ | Output Rise Time | - | 2.5 | - | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Output Fall Time | - | 2.5 | - | ns |

## Section 23

 2900 Familyl Bipolar Microprocessor
## DEVICE

DESCRIPTION

PAGE NUMBER
Introduction ..... 23-3
IDM2901A, IDM2901A-1, 4-Bit Bipolar Microprocessor ..... 23-4
IDM2901A-2IDM2902Look-Ahead Carry Generator23-21
IDM2909A/11A Microprogram Sequencer ..... 23-24
IDM2910A Microprogram Controller ..... 23-34
IDM29803 16-Way Branch Controller ..... 23-51
IDM29811 Next-Address Controller ..... 23-57
DM10900 8 -Bit Parity ALU Slice ..... 23-62
IDM2900 Family Applications Information ..... 23.72
System Architecture of the IDM2901A ..... 23.72
Expanding the IDM2901 Bit-Slice Microprocessor ..... 23-72
Hardware Multiplication ..... 23-75
Byte Swapping ..... 23-76
Instruction Fetch Cycle ..... 23-76
File Expansion ..... 23-76
Using the IDM2909A/11A in a Computer Control Unit ..... 23.78
Speed Enhancement of Bipolar Bit-Slice Microprocessor Systems ..... 23-86
Bit Slice Microprocessor Design Takes a Giant Step Forward with ..... 23-93
"Schottky-Coupled-Logic" Circuits
High-Speed Bit Slice Microsequencing Design ..... 23-105
Fine Tuning the ALU Carry Path ..... 23-112

## Introduction

Since its introduction in 1976, the 2900 Family of Bipolar Microprocessor Components has rapidly established itself as the industry standard for bitslice, microprogrammable system design. National Semiconductor is pleased to have contributed to the success of this family by providing the highest performance components available from any manufacturer. We are firmly committed to continuing this emphasis on performance, since we feel that designers of bipolar systems will continue to demand increased component speed as their system throughput requirements increase. We are not only dedicated to providing components, but also to developing the design techniques that optimize their use in systems. This is evidenced by the expanded Applications section in this book.

To achieve this higher performance, National developed a design technique referred to as $\mathrm{SCL}^{1}$ and introduced its first 2900 Family product-the IDM2901A-in 1977. This device featured AC characteristics that were $25 \%$ faster than anything on the market at that time. In 1978, a speed-selected version of the 2901A-the IDM2901A-1-was introduced. This device further improved performance by an additional $15 \%$. In 1982 an additional $30 \%$ performance improvement was provided by the IDM2901A-2, a device that combines the SCL design technique with the latest advances in bipolar LSI processing. All of this has been accomplished without a single compromise with regard to functionality or DC characteristics. In fact, power dissipation in all cases is equal to or less than that of the competing Low Power Schottkv devices.

Following its success with the IDM2901, National applied the SCL design technique to the IDM2909A, IDM2910A, IDM2911A, and IDM29705A. These devices also have speed characteristics that are 30\%-50\% better than those of the competing LS versions.

Not content to simply second source existing 2900 functions, National has also added to the family additional devices that were found to be significantly useful in bit-slice microprocessor design. These include devices from other National product lines - such as the Bipolar Memory and Octal Logic devices found in this book - and certain proprietary functions, such as the 29903 $16 \times 4$ Edge-Triggered Register File.

Even more significantly, National will begin to develop new bit-slices and microsequencers that are architecturally different from other products on the market.

These products, plus other products currently in development, make use of the SCL design philosophy. By using SCL, National has not only set a standard of performance for the 2900 Family that other manufacturers are attempting to duplicate, but also is providing you-the design engineerwith components that allow you to build the highest performance systems possible using bipolar LSI technology.

1. SCL is a design technique that combines the performance advantages of ECL with Low Power Schottky input and output compatibility. For a more detailed description, see the Applications section.

## IDM2901A, IDM2901A-1/IDM2901A-2 4-Bit Bipolar Microprocessor

## General Description

The IDM2901 4 -bit bipolar microprocessor slice is a cascadable device designed for use in Central Processing Units, programmable microprocessors; peripheral controllers, and other "high-speed" applications where economy, hardware/software flexibility, and easy expansion are system prerequisities. The building-block architecture and microinstruction format of the IDM2901 permit efficient emulation of most digital-based systems.
As shown in the simplified block diagram, the IDM2901 device consists of a 16 -word by 4 -bit 2 -port RAM, a high-speed ALU, and the required shifting, decoding, and multiplexing circuits. The 9 -bit microinstruction word is organized into three groups of three bits each the first group (bits $0-2$ ) selects ALU source operands, the second group (bits 3-5) selects the ALU function, and the last group (bits 6-8) selects the destination register within the ALU. The slice microprocessor is cascadable with full look-ahead or ripple carry; all outputs are TRI-STATE ${ }^{\circledR}$. and four status-flag outputs are available. To minimize power consumption and to maximize speed and reliability, the 40 -pin LSI chip is fabricated using a National state-of-the-art Low-Power Schottky technology called "SCL".

## Features and Benefits

- Multiple-address architecture - improves system speed by providing simultaneous yet independent access to two working registers.
- Multifunction ALU - performs addition, two subtraction operations, and five logic functions on two source operands.
- Flexible data-source selection - for every ALU function, data is selected from five source ports for a total of 203 source, operand pairs.
- Left/right shift independent of ALU - an arithmetic operation and a left or right shift can be obtained on the same machine cycle.
- Four status flags - carry, overflow, zero, and functional sign are available as outputs.
- Expandable - Connect any number of IDM2901s together for longer word lengths.
- Microprogrammable - three groups of 3 bits each for source operand, ALU function, and destination control.


## Block Diagram



## Absolute Maximum Ratings

Storage Temperature
Temperature (Ambient) Under Bias Supply Voltage to Ground Potential DC Voltage Applied to Outputs for High Output State
DC Input Voltage
DC Output Current, into Outputs
DC Input Current

Operating Range

| $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  | Temperature |
| ---: | :--- | :--- | :--- |$\quad$ VCC

-30 mA to +5.0 mA

Electrical Characteristics Over Operating Range iom2901A/IDM2901A-1

| Symbol | Description | Test Conditions (Note 1) |  | Min | Typ (Note 2) | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output High Voltage | $\begin{aligned} & V_{C C}=\min \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}_{\mathrm{OH}}=-1.6 \mathrm{~mA} \\ & \mathrm{Y}_{0} / \mathrm{Y}_{1} / \mathrm{Y}_{2} / \mathrm{Y}_{3} \end{aligned}$ | 2.4 |  |  | V |
|  |  |  | $\mathrm{IOH}=-1.0 \mathrm{~mA} ; \mathrm{C}_{n+4}$ | 2.4 |  |  |  |
|  |  |  | $1 \mathrm{OH}=-800 \mu \mathrm{~A} ;$ OVR/P | 2.4 |  |  |  |
|  |  |  | $\mathrm{IOH}^{\prime}=-600 \mu \mathrm{~A}^{\prime} \mathrm{F}_{3}$ | 2.4 |  |  |  |
|  |  |  | $\begin{aligned} & { }^{\mathrm{I} O H}=-600 \mu \mathrm{~A} \\ & \text { RAM }_{0,3} / \mathrm{Q}_{0,3} \end{aligned}$ | 2.4 |  |  |  |
|  |  |  | $\mathrm{I}^{\mathrm{OH}}=-1.6 \mathrm{~mA} ; \mathrm{G}$ | 2.4 |  |  |  |

## Electrical Characteristics (cont'd.)



Note 1: For conditions shown as min or max, use the appropriate value specified under Electrical Characteristics for the applicable device type.
Note 2: Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient, and maximum loading.
Note 3: Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
Note 4: These are TRI-STATE outputs internally connected to PNP inputs. Input characteristics are measured with $\mathbf{I}_{6,7,8}$ in a state such that the TRI-STATE output is off (high-impedance).
Note 5: "Mil" = IDM2901 JM, JM/883; "Com'I" = IDM2901 JC, NC.'
Note 6: Worst case ICC is at minimum temperature.

Absolute Maximum Ratings
Storage Temperature
Temperature (Ambient) Under Bias
Supply Voltage to Ground Potential
DC Voltage Applied to Outputs for
High Output State
DC Input Voltage
DC Output Current, into Outputs
DC Input Current

$$
\begin{array}{r}
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
-0.5 \mathrm{~V} \text { to }+6.3 \mathrm{~V} \\
-0.5 \mathrm{~V} \text { to }+\mathrm{V} \mathrm{CC} \max \\
-0.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \\
30 \mathrm{~mA} \\
-30 \mathrm{~mA} \text { to }+5.0 \mathrm{~mA}
\end{array}
$$

## Operating Range

| $\mathrm{P} / \mathrm{N}$ | Temperature | VCC |
| :--- | :--- | :---: |
| IDM2901A-2 JC, NC | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 4.75 V to 5.25 V |
| IDM2901A-2 JM | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4.50 V to 5.50 V |
| IDM2901A-2 JM/883 | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4.50 V to 5.50 V |

## Electrical Characteristics Over Operating Range IDM2901A-2

| Symbol | Description | Test Conditions (Note 1) |  | Min | Typ (Note 2) | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\begin{aligned} & V_{C C}=\min \\ & V_{\text {IN }}=V_{\text {IH }} \text { or } V_{\text {IL }} \end{aligned}$ | $\begin{aligned} & \mathrm{OH}=-1.6 \mathrm{~mA}: \\ & \mathrm{Y}_{0} / \mathrm{Y}_{1} / \mathrm{Y}_{2} / \mathrm{Y}_{3} \end{aligned}$ | 2.4 |  |  | V |
|  |  |  | $1 \mathrm{OH}=-1.0 \mathrm{~mA}, \mathrm{C}_{\mathrm{n}+4}$ | 2.4 |  |  |  |
|  |  |  | $1 \mathrm{OH}=-800 \mu \mathrm{~A} ; \mathrm{OVR} / \mathrm{P}$ | 2.4 |  |  |  |
|  |  |  | $\mathrm{I}^{1} \mathrm{OH}=-600 \mu \mathrm{~A} ; \mathrm{F}_{3}$ | 2.4 |  |  |  |
|  |  |  | $\begin{aligned} & \mathrm{IOH}=-600 \mu \mathrm{~A} \\ & \mathrm{RAM}_{0,3} / \mathrm{Q}_{0,3} \end{aligned}$ | 2.4 |  |  |  |
|  |  |  | $1 \mathrm{OH}=-1.6 \mathrm{~mA} ; \overline{\mathrm{G}}$ | 2.4 |  |  |  |

Electrical Characteristics (continued)

| Symbol | Description | Test Conditions (Note 1) |  |  |  | Min | Typ (Note 2) | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICEX | Output Leakage Current for $\mathrm{F}=0$ Output | $\mathrm{V}_{\mathrm{CC}}=\min ; \mathrm{V}_{\mathrm{OH}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ or $\mathrm{V}_{\text {IL }}$ |  |  |  |  |  | 250 | $\mu \mathrm{A}$ |
| VOL | Output Low Voltage | $\begin{aligned} & V_{C C}=\min ; \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  | $\begin{aligned} & \mathrm{IOL}_{\mathrm{O}}=2 \\ & \mathrm{Y}_{0} / \mathrm{Y}_{1} / \end{aligned}$ | 0 mA (Com'l) $Y_{2} / Y_{3}$ |  |  | 0.5 | V |
|  |  |  |  | $\begin{aligned} & \mathrm{IOL}_{1}=1 \\ & \mathrm{Y}_{0} / \mathrm{Y}_{1} / \end{aligned}$ | $\begin{aligned} & 6 \mathrm{~mA}(\mathrm{Mil}) ; \\ & \mathrm{Y}_{2} / \mathrm{Y}_{3} \end{aligned}$ |  |  | 0.5 |  |
|  |  |  |  | $\mathrm{I}_{\mathrm{OL}}=1$ | $6 \mathrm{~mA} ; \mathrm{G} / \mathrm{F}=0$ |  |  | 0.5 |  |
|  |  |  |  | $\mathrm{I}^{\prime} \mathrm{OL}=1$ | $0 \mathrm{~mA} ; \mathrm{C}_{n+4}$ |  |  | 0.5 |  |
|  |  |  |  | $\begin{aligned} & \mathrm{IOL}=1 \\ & \mathrm{OVR} / \mathrm{P} \end{aligned}$ | $0 \mathrm{~mA} \text {; }$ | - |  | 0.5 |  |
|  |  |  |  | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA} ; \\ & \mathrm{F}_{3} / \mathrm{RAM}_{0,3} / \mathrm{Q}_{0,3} \end{aligned}$ |  |  |  | 0.5 |  |
| $\mathrm{V}_{\text {IH }}$ | Input High Level | Guaranteed input logical high voltage for all inputs |  |  |  | 2.0 |  |  | V |
| VIL | Input Low Level | Guaranteed input logical low voltage for all inputs |  |  |  |  |  | 0.8 | V |
| $V_{1}$ | Input Clamp Voltage | $V_{C C}=\min ; 1 / \mathrm{N}=-18 \mathrm{~mA}$ |  |  |  |  |  | -1.5 | V |
| IIL | Input Low Current | $\begin{aligned} & V_{C C}=\max \\ & V_{I N}=0.5 V \end{aligned}$ |  | Clock/O | $E / C_{n}$ |  | , | -0.36 | mA |
|  |  |  |  | $\mathrm{A}_{0} / \mathrm{A}_{1} /$ | $\mathrm{A}_{2} / \mathrm{A}_{3}$ |  |  | -0.36 |  |
|  |  |  |  | $\mathrm{B}_{0} / \mathrm{B}_{1} / \mathrm{B}$ | $\mathrm{B}_{2} / \mathrm{B}_{3}$ |  |  | -0.36 |  |
|  |  |  |  | $\mathrm{D}_{0} / \mathrm{D}_{1} /$ | $\mathrm{D}_{2} / \mathrm{D}_{3}$ |  |  | -0.36 |  |
|  |  |  |  | $10 / 1_{1} / I_{2}$ |  |  |  | -0.36 |  |
|  |  |  |  | $13 / 14 / 15$ |  |  |  | -0.36 |  |
|  |  |  |  | $17 / 18$ |  |  |  | -0.36 |  |
|  |  |  |  | $\mathrm{RAM}_{0,3}$ | / $\mathrm{Q}_{0,3}$ (Note 4) |  |  | -0.36 |  |
| $1 / \mathrm{H}$ | Input High Current | $\begin{aligned} & V_{C C}=\max \\ & V_{I N}=2.7 \mathrm{~V} \end{aligned}$ |  | Clock/O |  |  |  | 20 | $\mu \mathrm{A}$ |
|  |  |  |  | $A_{0} / A_{1} /$ | $\mathrm{A}_{2} / \mathrm{A}_{3}$ |  |  | 20 |  |
|  |  |  |  | $\mathrm{B}_{0} / \mathrm{B}_{1} / \mathrm{B}_{2}$ | $\mathrm{B}_{2} / \mathrm{B}_{3}$ |  |  | 20 |  |
|  |  |  |  | $\mathrm{D}_{0} / \mathrm{D}_{1} /$ | $\mathrm{D}_{2} / \mathrm{D}_{3}$ |  |  | 20 |  |
|  |  |  |  | $10 / 11_{1} / 1$ | /16/18 |  |  | 20 |  |
|  |  |  |  | $13 / 14 / 15$ | 17 |  |  | 20 |  |
|  |  |  |  | RAM $_{0,3} / \mathrm{O}_{0,3}$ (Note 4) |  |  |  | 100 |  |
|  |  |  |  | $\mathrm{C}_{n}$ |  |  |  | 20 |  |
| 11 | Input High Current | $V_{C C}=\max ; V_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  |  |  | 1.0 | mA |
| $\begin{aligned} & \mathrm{IOZH}, \\ & \mathrm{IOZL} \end{aligned}$ | Off State (High Impedance) Output Current | $V_{C C}=\max$ | $Y_{0} / Y_{1} / Y_{2} / Y_{3}$ |  | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
|  |  |  |  |  | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ |  |  | -50 |  |
|  |  |  | $\mathrm{RAM}_{0,3} / \mathrm{Q}_{0,3}$ |  | $V_{O}=2.4 \mathrm{~V}$ <br> (Note 4) |  |  | 100 |  |
|  |  |  |  |  | $\begin{aligned} & V_{O}=0.5 \mathrm{~V} \\ & \text { (Note 4) } \end{aligned}$ |  |  | -360 |  |
| ${ }^{\prime} \mathrm{OS}$ | Output Short Circuit Current (Note 3) | $\begin{aligned} & V_{C C}=5.75 \mathrm{~V} \\ & v_{O}=0.5 \mathrm{~V} \end{aligned}$ | $Y_{0} / Y_{1} / Y_{2} / Y_{3} / \bar{G}$ |  |  | -30 |  | -85 | mA |
|  |  |  | $C_{n+4}$ |  |  | -30 |  | -85 |  |
|  |  |  | OVR/P |  |  | -30 |  | -85 |  |
|  |  |  | $\mathrm{F}_{3}$ |  |  | -30 |  | -85 |  |
|  |  |  | RAM $_{0,3} / Q_{0,3}$ |  |  | -30 |  | -85 |  |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current (Note 6) | $V_{C C}=\max$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  | 160 | 250 |  |
|  |  |  | JC | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |  | 160 | 265 | mA |
|  |  |  | JM | $\begin{aligned} & T_{C}=-5 \\ & T_{C}=+1 \end{aligned}$ | $\begin{aligned} & 5^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & 25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & 160 \\ & 160 \end{aligned}$ | $\begin{aligned} & 280 \\ & 190 \end{aligned}$ |  |

Note 1: For conditions shown as min or max, use the appropriate value specified under Electrical Characteristics for the applicable device type.
Note 2: Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient, and maximum loading.
Note 3: Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
Note 4: These are TRI-STATE outputs internally connected to PNP inputs. Input characteristics are measured with $\mathrm{I}_{6,7,8}$ in a state such that the TRI-STATE output is off (high-impedance).
Note 5: "Mil" = IDM2901A-2 JM, JM/883; "Com'I" = IDM2901A-2 JC, NC.
Note 6: Worst case ${ }^{I} \mathrm{CC}$ is at minimum temperature.


## Test Output Load Configurations for IDM2901A, A-1, A-2

A. Three-State Outputs

B. Normal Outputs

C. Open-Collector Outputs

$R 1=\frac{5.0-V_{\mathrm{OL}}}{1 \mathrm{OL}}$
$R 2=\frac{2.4 \mathrm{~V}}{\mathrm{I} \mathrm{OH}}$

$$
\mathrm{R} 1=\frac{5.0-V_{\mathrm{BE}}-V_{\mathrm{OL}}}{\mathrm{l}_{\mathrm{OL}}+\mathrm{V}_{\mathrm{OL}} / \mathrm{R} 2}
$$

Note 1: $C_{L}=50 \mathrm{pF}$ includes scope probe, wiring and stray capacitances without device in test fixture.
Note 2: S1, S2, S3 are closed during function tests and all AC tests except output enable tests.
Note 3: S1 and S3 are closed while S2 is open for $t_{\text {PZH }}$ test.
S1 and S2 are closed while S3 is open for tPZL test.
Note 4: $C_{L}=5.0 \mathrm{pF}$ for output disable tests.

## TESTING CONSIDERATIONS

Incoming test procedures on this device should be carefully planned, taking into account the high complexity and power levels of the part. The following notes may be useful.

1. Insure the part is adequately decoupled at the test head. Large changes in $V_{C C}$ current as the device switches may cause erroneous function failures due to $V_{C C}$ changes.
2. Do not leave inputs floating during any tests, as they may start to oscillate at high frequency.
3. Do not attempt to perform threshold tests at high speed. Following an input transition, ground current may change by as much as 400 mA in $5 \mathrm{~ns}-8 \mathrm{~ns}$. Inductance in the ground cable may allow the ground pin at the device to rise by 100 s of millivolts momentarily.
4. Use extreme care in defining input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins and they may not actually reach $V_{I L}$ or $V_{I H}$ until the noise has settled. National recommends using $\mathrm{V}_{\mathrm{IL}} \leq 0.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IH}} \geq 2.4 \mathrm{~V}$ for AC tests.
5. To simplify failure analysis, programs should be designed to perform DC, Function, and AC tests as three distinct groups of tests.

## Test Output Loads for IDM2901A, A-1, A-2

| Pin \# | Pin Label | Test <br> Circuit | R1 | R2 |
| :---: | :---: | :---: | :---: | :---: |
| 3 | RAM $_{3}$ | A | 560 | 1 k |
| 5 | $\mathrm{RAM}_{0}$ | A | 560 | 1 k |
| 7 | $\mathrm{~F}=0$ | C | 270 | - |
| 13 | $\mathrm{Q}_{3}$ | A | 560 | 1 k |
| 18 | $\mathrm{Q}_{0}$ | A | 560 | 1 k |
| 28 | $\mathrm{~F}_{3}$ | B | 620 | 3.9 k |
| 29 | G | B | 220 | 1.5 k |
| 30 | $\mathrm{C}_{\mathrm{n}+4}$ | B | 360 | 2.4 k |
| 31 | OVR | B | 470 | 3 k |
| 32 | P | B | 470 | 3 k |
| $33-36$ | $\mathrm{Y}_{0-3}$ | A | 220 | 1 k |

## Architecture

Figure 1 shows a detailed block diagram of the IDM2901. Observe that all data paths are 4 bits wide; however, the 4 -bit slice can be cascaded to the number of bits required for a particular application. Although all parts of the bipolar device are important, the two key elements are the 16 -word by 4 -bit 2 -port RAM and the high-speed ALU.

Any one of the 16 words in RAM can be read from the A-port ( $A_{3}-A_{0}$ ) or the B-port ( $B_{3}-B_{0}$ ); the selected word for the A -port is determined by the 4 -bit A -address field, whereas the B-address field controls the output of the B-port. If the two address codes are identical, the same file data appears simultaneously at both output ports ( A and B ).

When enabled by RAM EN, new data is written into the file "word" defined by the B-address field; the write function is implemented when the clock input is low.
Each bit of data to be written is input via a 3 -input multiplexer; this scheme permits shifting up one bit position (from LSB towards MSB), shifting down one bit position (from MSB towards LSB), or not shifting at all. A similar scheme is used when data is written into the " $Q$ " register.
Each of the $A$ and $B$ data ports drives an associated 4 -bit latch. These latches hold the RAM data while the clock input is low; consequently, any possibility of race conditions when writing new data is eliminated.

The high-speed ALU can perform three binary arithmetic and five logic operations on the two 4 -bit input words ( $\mathrm{R}_{3}-\mathrm{R}_{0}$ and $\mathrm{S}_{3}-\mathrm{S}_{0}$ ). The $R$-input field is driven from a 2 -input multiplexer, whereas the S -input field is driven by a 3 -input multiplexer. Both the R - and S -multiplexers
have an inhibit capability, where no data is passed - this is equivalent to a "zero" source operand. Referring to figure 1 , observe that the A-port output of the RAM and the 4 -bit direct-data inputs ( $D_{3}-D_{0}$ ) are connected to the R -input multiplexers; the S -input multiplexer has three inputs - one from the A-port of RAM, one from the B-port of RAM, and one from the Q-register.
With the foregoing input-multiplexer scheme, the inputs (A, B, D, Q, and "Zero"), when taken in pairs, provide any one of ten source operands for the $A L U-A B, A D$, $A Q, A O, B D, B Q, B O, D Q, D O$, and $Q 0$. When the $A$ and $B$ address fields for RAM are identical, it is clear that certain combinations ( $A D / B D, A Q / B Q$, and $A 0 / B 0$ ) are redundant; that is, the identical function is implemented for either operand. Only seven of the combinations are completely nonredundant. Eight of the ten combinations (source operands) are implemented by the IDM2901A microprocessor. The ALU source operands are selected by three microinstruction inputs $-\mathrm{I}_{0}, \mathrm{I}_{1}$, and $\mathrm{I}_{2}$. These inputs are defined in figure 2. Each of the preceding $D$ and $Q$ operands provides an.essential function. The D input (direct-data) is used to load the working registers inside the 2901 device; also, this input source can be used to modify data files within the ALU. The Q -register is an internal 4 -bit data source that is well suited for a multiply/divide operation; however, for some applications, it can be used as a data-holding register or as an accumulator.
The ALU is a high-speed arithmetic/logic operator that is capable of performing three binary arithmetic functions and five logic functions. Three microinstruction inputs ( 13,14 , and 15 ) are used to select one of the eight functions; these inputs, along with their octal codes, are defined in figure 3.

| Micro Code |  |  |  |  | ALU Source <br> Operands |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| I2 | I $_{\mathbf{1}}$ | I $\mathbf{0}$ | Octal <br> Code | R | S |  |
| L | L | L | 0 | A | Q |  |
| L | L | H | 1 | A | B |  |
| L | H | L | 2 | O | Q |  |
| L | H | H | 3 | O | B |  |
| H | L | L | 4 | O | A |  |
| H | L | H | 5 | D | A |  |
| H | H | L | 6 | D | Q |  |
| H | H | H | 7 | D | O |  |

Figure 2. ALU Source Operand Control

| Micro Code |  |  |  | ALU <br> Function | Symbol |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{5}$ | 14 | 13 | Octal Code |  |  |
| L | L | L | 0 | R Plus S | $R+S$ |
| L | $L$ | H | 1 | S Minus R | $S-R$ |
| L | H | L | 2 | $R$ Minus $S$ | $R-S$ |
| L | H | H | 3 | R OR S | $R \vee S$ |
| H | L | L | 4 | R AND S | $R \wedge S$ |
| H | L | H | 5 | $\bar{R}$ AND S | $\bar{R} \wedge S$ |
| H | H | L | 6 | R EX-OR S | $R \forall S$ |
| H | H | H | 7 | R EX-NOR S | $\overline{R \forall S}$ |

Figure 3. ALU Function Control

Normally, the look-ahead carry mode is used when cascading the ALUs of several microprocessor devices. The carry generate $(\overline{\mathrm{G}})$ and carry propagate $(\overline{\mathrm{P}})$ outputs are suitable for use in a carry-look-ahead generator. A carry-out $\left(C_{n+4}\right)$ is also generated and is available for use as the carry flag in a status register or as a ripplecarry output. Both carry-in $\left(\mathrm{C}_{n}\right)$ and carry-out $\left(\mathrm{C}_{n+4}\right)$ are active-high signals. Three other status-oriented outputs are available from the $A L U$; these are $F_{3}, F=0$, and overflow (OVR). The $\mathrm{F}_{3}$ output is the most significant (sign) bit of the ALU, and, without enabling the TRI-STATE outputs, it can be used to determine positive or negative results. When enabled, the logic level of $F_{3}$ is identical to that of sign bit $Y_{3}$. The $F=0$ output is used for zero detect; $F=0$ is high when all $F$ outputs are low. The $F=0$ output is of the open-collector type and can be wire ORed between microprocessor slices. The overflow (OVR) output is used to flag arithmetic operations that exceed the available twos-complement number range. When an overflow exists $\left\{\mathrm{C}_{\mathrm{n}}+3\right.$ and $C_{n+4}$ are of opposite polarity), the OVR output is high.
Outputs from the ALU can be stored in the register file or the Q register, or can be transmitted to the outside world. Eight possible destination codes are defined by microinstruction inputs 16,17 , and 18 ; the various destination control codes are shown in figure 4. The 4-bit data field ( $Y_{3}-Y_{0}$ ) is a TRI-STATE output that can be directly bus organized. The $Y$ outputs are enabled by $\overline{\mathrm{OE}}$; when this control signal is high, the Y -outputs are TRI-STATEd. A 2 -input multiplexer is also used at the $Y$-output port to select either the A port of RAM or the $F$ output of the ALU; this selection is controlled by the previously described microinstruction inputs $1_{6}$, 17, and 18).

As previously described, the RAM inputs (register file) are driven by a 3 -input multiplexer. Thus, outputs from the ALU can be entered nonshifted, shifted up (towards MSB) one position ( $\times 2$ ), or shifted down (towards LSB) one position $(\div 2)$. The shifter is equipped with two ports - RAM $M_{0}$ and $R A M_{3}$; both ports consist of a TRI-STATE buffer-driver, each of which supplies one input to the foregoing multiplexer. In the shift-up ( $x 2$ ) mode, the RAM $_{3}$ output driver and the RAM 0 multiplexer input are enabled, whereas in the shift-down $(\div 2)$ mode, the RAM 0 output driver and RAM $_{3}$ multiplexer
input are enabled; in the no-shift mode, both drivers are TRI-STATE and neither multiplexer input is enabled. The shifter is controlled by the 16,17 , and 18 microinstruction inputs.
The Q register likewise is driven from a 3 -input multiplexer and the $Q$ shifter is equipped with two input/ output ports $-\mathrm{Q}_{0}$ and $\mathrm{Q}_{3}$. Operation of these two ports is similar to that of the RAM shifter, and the ports are controlled by $\mathrm{I}_{6}, \mathrm{I}_{7}$, and $\mathrm{I}_{8}$. In the shift-up or shift-down modes, the Q register is shifted in a specified direction with the input/output terminals of the register being an input (for a shift-up) or an output (for a shift-down). In the no-shift mode, the multiplexer may enter the ALU data into the Q register; in this case, input/output lines of the register are TRI-STATE.
The clock input shown in figure 1 controls the RAM, the $A$ and $B$ latches, and the $Q$ register. When the clock input is high, the $A$ and $B$ latches are open and data from the RAM outputs is allowed to pass through to the ALU or " $Y$ " outputs. When the clock input is low, both latches are closed and the last data entered is retained. When the clock input is low and if the input control code (16, 17, and 18) has enabled a file-write operation, new data, as defined by the 4 -bit $B$-address field, is written into the RAM file. When enabled, data is clocked into the $Q$ register on the low-to-high transition of the clock pulse.

## Source Operands and ALU Functions

Any one of eight source operand pairs can be selected by instruction inputs $I_{0}, I_{1}$, and $I_{2}$ for use by the ALU; instruction inputs $I_{3}, I_{4}$, and $I_{5}$ then control function selection for the ALU - five logic and three arithmetic functions. In the arithmetic mode, the carry input ( $C_{n}$ ) also affects the ALU functions; the carry input has no effect on the " $F$ " result in the logic mode. These control parameters ( $I_{6}-I_{0}$ and $C_{n}$ ) are summarized in figure 5 to completely define the ALU/source operand functions.
The ALU functions can also be examined on a task basis: that is, add, subtract, AND, OR, and so on. Again, in the arithmetic mode, the carry input will affect the result, whereas in the logic mode it will not. Figures 6 and 7 , respectively, define the various logic and arithmetic functions of the ALU; both carry states $\left(C_{n}=0 / C_{n}=1\right)$ are defined in the function matrices.

Figure 4. ALU Destination Control

| Micro Code |  |  |  | RAM Function |  | Q-Reg. Function |  | $\begin{gathered} \mathbf{Y} \\ \text { Output } \end{gathered}$ | RAM Shifter |  | Q Shifter |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 18 | 17 | 16 | Octal <br> Code | Shift | Load | Shift | Load |  | RAM 0 | RAM3 | $\mathrm{O}_{0}$ | $\mathrm{O}_{3}$ |
| L | L | L | 0 | X | None | None | $\mathrm{F} \rightarrow \mathrm{Q}$ | F | X | X | X | X |
| L | L | H | 1 | X | None | X | None | F | X | X | X | X |
| L | H | L | 2 | None | $F \rightarrow B$ | X | None | A | X | X | X | X |
| L | H | H | 3 | None | $F \rightarrow B$ | X | None | F | $\times$ | X | X | X |
| H | L | L | 4 | Down | $F / 2 \rightarrow B$ | Down | $\mathrm{Q} / 2 \rightarrow \mathrm{Q}$ | F | $\mathrm{F}_{0}$ | $\mathrm{IN}_{3}$ | $\mathrm{Q}_{0}$ | $\mathrm{IN}_{3}$ |
| H | L | H | 5 | Down | $F / 2 \rightarrow B$ | X | None | F | Fo | $\mathrm{IN}_{3}$ | $\mathrm{O}_{0}$ | X |
| H | H | L | 6 | Up | $2 \mathrm{~F} \rightarrow \mathrm{~B}$ | Up | $2 \mathrm{O} \rightarrow \mathrm{O}$ | F | $\mathrm{IN}_{0}$ | $\mathrm{F}_{3}$ | $\mathrm{IN}_{0}$ | $\mathrm{O}_{3}$ |
| H | H | H | 7 | Up | $2 \mathrm{~F} \rightarrow \mathrm{~B}$ | X | None | F | $\mathrm{IN}_{0}$ | $\mathrm{F}_{3}$ | X | $\mathrm{O}_{3}$ |

$X=$ Don't care. Electrically, the shift pin is a TTL input internally connected to a TRI-STATE output which is in the high-impedance state.
$B=$ Register Addressed by B inputs.
Up is toward MSB, Down is toward LSB.


## Pinout Descriptions of IDM2901

Pin functions for the IDM2901 4-bit slice microprocessor are as follows:
$\mathrm{A}_{3}-\mathrm{A}_{0}$ 4-bit address field used to select one of the file registers whose contents are displayed through the A port of RAM.
$\mathrm{B}_{3}-\mathrm{B}_{0} \quad 4$-bit address field used to select one of the file registers whose contents are displayed through the B port of RAM. When the clock is low, new data can be written into the selected B-port register.
I8-10 Nine instruction-control lines - $10 / I_{1} / I_{2}$ determine data sources of $\mathrm{ALU}, \mathrm{I}_{3} / \mathrm{I}_{4} / \mathrm{I}_{5}$ select ALU function, and $1_{6} / 1_{7} / 1_{8}$ select data inputs for the Q register or the register file.
$\mathrm{Q}_{3} / \mathrm{RAM}_{3}$ Serves as shift data input/output lines for the most significant bit (MSB) of Q register $\left(Q_{3}\right)$ and the register stack ( $\mathrm{RAM}_{3}$ ). These lines are TRI-STATE outputs that connect to TTL inputs within the IDM2901 device. When the destination code, as defined by $1_{6} / 1_{7} / I_{8}$, indicates an up-shift (octal 6 or 7 ), the TRI-STATE outputs are enabled; accordingly, the MSB of the $Q$ register is available on the $Q_{3}$ pin and the MSB of the ALU output is available on the RAM 3 pin. Otherwise, these output lines are TRI-STATE or serve as LS-TTL inputs. When a down-shift is indicated by the destination code, the $\mathrm{O}_{3}$ and $\mathrm{RAM}_{3}$ pins are used as data inputs to the MSB of the Q register or RAM.
$Q_{0} / R A M_{0}$ These shift lines are similar to $Q_{3}$ and $R A M_{3}$, except they operate on the least significant bit (LSB) of the Q register and RAM. To transfer data for up- and down-shifts of the $Q$ register and the $A L U$, the $Q_{0}$ and $R A M_{0}$ pins are connected, respectively, to the next less-significant device ( $\mathrm{O}_{\mathrm{n}}$ and RAM $\mathrm{M}_{\mathrm{n}}$ ) in the cascaded chain.
$D_{3}-D_{0} \quad$ A 4-bit data field that can be selected as a source of external data for $A L U-D_{0}$ is the least significant bit.
$\mathrm{Y}_{3} \cdot \mathrm{Y}_{0} \quad$ 4-bit output data of IDM2901. These lines are TRI-STATE; when enabled, they provide either the ALU output or data from the A port of the register file - the selected source is determined by the destination code, as defined by $\mathrm{I}_{6}$, 17 , and $\mathrm{I}_{8}$.

When the Output Enable ( $\overline{\mathrm{OE})}$ ) signal is high, the $Y$ outputs are inactive; when the signal is active-low, the active high or low outputs are enabled.

CP Clock input. Outputs of Q register and file are clocked on low-to-high transition; the low interval of the clock input corresponds to the "write enable" period of the 16 -by- 4 RAM, that is, the "master" latches of the register file. When the clock is low, the output latches store the data previously held at the RAM outputs; thus, synchronous master-slave operation of the register file is permitted.
F3 Most significant (sign) bit output of the ALU.

## Logic Functions for G, P, Cn+4, and OVR

When the IDM2901 is in the add or the subtract mode, four signals ( $G, P, C_{n+4}$, and OVR) are available to indicate carry and overflow conditions. Based on the eight ALU functions, logic equations for these signal are shown in figure 8. (Note: The " R " and " S " inputs are selected according to figure 2.)

Definitions ( $+=O R$ ):

| $P_{0}=R_{0}+S_{0}$ | $G_{0}=R_{0} S_{0}$ |
| :--- | :--- |
| $P_{1}=R_{1}+S_{1}$ | $G_{1}=R_{1} S_{1}$ |
| $P_{2}=R_{2}+S_{2}$ | $G_{2}=R_{2} S_{2}$ |
| $P_{3}=R_{3}+S_{3}$ | $G_{3}=R_{3} S_{3}$ |

$C_{4}=G_{3}+P_{3} G_{2}+P_{3} P_{2} G_{1}+P_{3} P_{2} P_{1} G_{0}+P_{3} P_{2} P_{1} P_{0} C_{n}$ $C_{3}=G_{2}+P_{2} G_{1}+P_{2} P_{1} G_{0}+P_{2} P_{1} P_{0} C_{n}$

| 15,4,3 | Function | $\overline{\mathbf{P}}$ | $\overline{\mathbf{G}}$ | $C_{n+4}$ | OVR |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | R + S | $\overline{\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}}$ | $\overline{G_{3}+P_{3} G_{2}+P_{3} P_{2} G_{1}+P_{3} P_{2} P_{1} G_{0}}$ | $\mathrm{C}_{4}$ | $C_{3} \forall C_{4}$ |
| 1 | $S-R$ | Same as $R+S$ equations, but substitute $\overline{R_{i}}$ for $R_{i}$ in definitions. |  |  |  |
| 2 | R-S | Same as $R+S$ equations, but substitute $\overline{S_{i}}$ for $S_{i}$ in definitions. |  |  |  |
| 3 | R V S | LOW | $\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}$ | $\overline{P_{3} P_{2} P_{1} P_{0}}+C_{n}$ | $\overline{P_{3} P_{2} P_{1} P_{0}}+C_{n}$ |
| 4 | $R \wedge S$ | LOW | $\overline{\mathrm{G}_{3}+\mathrm{G}_{2}+\mathrm{G}_{1}+\mathrm{G}_{0}}$ | $\mathrm{G}_{3}+\mathrm{G}_{2}+\mathrm{G}_{1}+\mathrm{G}_{0}+\mathrm{C}_{\mathrm{n}}$ | $\mathrm{G}_{3}+\mathrm{G}_{2}+\mathrm{G}_{1}+\mathrm{G}_{0}+\mathrm{C}_{\mathrm{n}}$ |
| 5 | $\overline{\mathrm{R}} \wedge \mathrm{S}$ | LOW Same as $R \bar{\Lambda}$ S equations, but substitute $\overline{R_{i}}$ for $R_{i}$ in definitions. |  |  |  |
| 6 | $R \forall S$ | Same as $\overline{R \forall S}$ equations, but substitute $\overline{R_{i}}$ for $R_{i}$ in definitions. |  |  |  |
| 7 | $\overline{R \forall S}$ | $\mathrm{G}_{3}+\mathrm{G}_{2}+\mathrm{G}_{1}+\mathrm{G}_{0}$ | $\mathrm{G}_{3}+\mathrm{P}_{3} \mathrm{G}_{2}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{G}_{1}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{G}_{0}$ | See Note 1 | See Note 2 |

[^65]Figure 8. Logic Equations for Flag Outputs

## Guaranteed Operating Conditions Over Temperature and Voltage for IDM2901A

When operated in a system, the timing requirements for the IDM2901 are defined in tables 1, 2, and 3. Table 1 provides clock characteristics of the IDM2901, table 2 gives the combinational delay times from input to output, and table 3 specifies setup and hold times. If used according to the specified delay and setup times, the device is guaranteed to function properly over the entire operating range. Table 3 defines the time prior to the end of the cycle (low-to-high transition of clock pulse) that each input must be stable to guarantee that the correct data is written into one of the internal registers.

Table 1. Cycle Time and Clock Characteristics

| Time | IDM2901A |  |
| :---: | :---: | :---: |
|  | JC, NC | JM, JM/883 |
| Read-Modify-Write Cycle <br> (time from selection of <br> A, B registers to end of <br> cycle) | 60 ns | 75 ns |
| Maximum Clock Frequency to <br> Shift Q Register (50\% duty <br> cycle) | 16 MHz | 16 MHz |
| Minimum Clock Low Time | 30 ns | 30 ns |
| Minimum Clock High Time | 30 ns | 30 ns |
| Minimum Clock Period | 60 ns | 75 ns |

Table 2. Maximum Combinational Propagation Delays (all in ns; $\mathrm{C}_{\mathrm{L}} \leqslant \mathbf{5 0} \mathrm{pF}$ )

|  | Commercial IDM2901A JC, NC $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C} ; 5 \mathrm{~V} \pm 5 \%\right)$ |  |  |  |  |  |  |  | Military <br> IDM2901A JM, JM/883 ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} ; 5 \mathrm{~V} \pm 10 \%$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| To Output |  |  |  |  | $\mathrm{F}=0$ |  | Shift O | tputs |  |  |  |  | $\mathrm{F}=0$ |  | Shift O | tputs |
| From Input | Y | F3 | $C_{n+4}$ | $\mathbf{G} / \mathbf{P}$ | $\begin{aligned} & R_{L}= \\ & 470 \end{aligned}$ | OVR | RAM $_{0}$ $\mathrm{RAM}_{3}$ | $\begin{aligned} & a_{0} \\ & a_{3} \end{aligned}$ | $\boldsymbol{Y}$ | F3 | $c_{n+4}$ | $\mathbf{G} / \mathbf{P}$ | $\begin{aligned} & R_{L}= \\ & 470 \end{aligned}$ | OVR | RAM 0 RAM $_{3}$ | $\begin{aligned} & \alpha_{0} \\ & \alpha_{3} \end{aligned}$ |
| A, B | 65 | 65 | 65 | 60 | 70 | 65 | 70 | - | 80 | 80 | 80 | 65 | 85 | 80 | 80 | - |
| $D$ (arithmetic mode) | 40 | 40 | 40 | 35 | 55 | 45 | 50 | - | 45 | 45 | 45 | 40 | 65 | 55 | 60 | - |
| D ( $1=\times 37)$ | 40 | 40 | - | - | 55 | - | 50 | - | 45 | 45 | - | - | 60 | - | 60 | - |
| $\mathrm{C}_{\mathrm{n}}$ | 30 | 30 | 20 | - $\cdot$ | 40 | 30 | 35 | - | 35 | 35 | 25 | - | 50 | 35 | 45 | - |
| $\mathrm{I}_{2,1,0}$ | 55 | 50 | 50 | 45 | 60 | 50 | 60 | - | 60 | 60 | 55 | 50 | 75 | 60 | 75 | - |
| $1_{5,4,3}$ | 50 | 50 | 50 | 45 | 55 | 50 | 50 | - | 60 | 60 | 60 | 55 | 70 | 60 | 60 | - |
| 18,7,6 | 30 | - | - | - | - | - | 30 | 30 | 35 | - | - | - | - | - | 35 | 35 |
| $\overline{O E}$ Enable/Disable | 30/25 | - | - | - | - | - | - | - | 40/25 | $-$ | - | - | - | - | - | - |
| A Bypassing ALU ( $1=2 \times x$ ) | 40 | - | - | - | - | - | - | - | 50 | - | - | - | - | - | - | - |
| Clock If (Note 6) | 60 | 60 | 60 | 50 | 60 | 55 | 60 | 30 | 65 | 65 | 65 | 55 | 75 | 70 | 75 | 35 |

Table 3. Maximum Setup and Hold Times (all in ns) - Note 1

| $\cdot$ |  | Commercial IDM2901A JC, NC $10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, 5 \mathrm{~V} \pm 5 \%$ ) |  | Military IDM2901A JM, JM/883 $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}, 5 \mathrm{~V} \pm 10 \%\right)$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| From Input | Notes | Setup Time | Hold Time | Setup Time | Hold Time |
| A, B Source | 2, 3, 4, 5 | 60, $\mathrm{t}_{\mathrm{pw}} \mathrm{L}+20$ | 0 | 75, $\mathrm{t}_{\mathrm{pw}} L+25$ | 0 |
| B Destination | 2,4 | ${ }^{t}{ }_{p w} L+15$ | 0 | $t_{p w} L+15$ | 0 |
| D (arithmetic mode) |  | 40 | 0 | 50 | 0 |
| D ( $1=\times 37)$ | 5 | 40 | 0 | 50 | 0 |
| $\mathrm{C}_{\mathrm{n}}$ |  | 35 | 0 | 40 | 0 |
| $1_{2,1,0}$ |  | 45 | 0 | 55 | 0 |
| $1_{5,4,3}$ |  | 45 | 0 | 55 | 0 |
| 18,7,6 | 4 | ${ }^{t}{ }_{p w}{ }^{\text {L }}+15$ | 0 | ${ }^{t_{p w} L+15}$ | 0 |
| $\mathrm{RAM}_{0,3} / \mathrm{O}_{0,3}$ |  | 20 | 0 | 25 | 0 |

Note 1: See figures 9 and 10.
Note 2: If the • $B$ address is used as a source operand, allow for the "A, B Source" setup time; if it is used only for the destination address, use the " $B$ Destination" setup time.
Note 3: Where two numbers are shown, both must be met.
Note 4: "t $\mathrm{pw}_{\mathrm{L}}$ " is the clock low time.
Note 5: DVO is the fastest way to load the RAM from the D inputs. This function is obtained with $1=\times 37$.
Note 6: Using $Q$ register as source operand in arithmetic mode. Clock is not normally in critical speed path when $Q$ is not a source

## Guaranteed Operating Conditions Over Temperature and Voltage for IDM2901A-1

When operated in a system, the timing requirements for the IDM2901A-1 are defined in tables 1,2 , and 3. Table 1 provides clock characteristics of the IDM2901A-1, table 2 gives the combinational delay times from input to output, and table 3 specifies setup and hold times. If used according to the specified delay and setup times, the device is guaranteed to function properly over the entire operating range. Table 3 defines the time prior to the end of the cycle (low-to-high transition of clock pulse) that each input must be stable to guarantee that the correct data is written into one of the internal registers.

Table 1. Cycle Time and Clock Characteristics

| Time | IDM2901A-1 |  |
| :--- | :---: | :---: |
|  | JC, NC | JM, JM/883 |
| Read-Modify-Write Cycle <br> (time from selection of <br> A, B registers to end of <br> cycle) | 60 ns | 75 ns |
| Maximum Clock Frequency to <br> Shift Q Register (50\% duty <br> cycle) | 16 MHz | 16 MHz |
| Minimum Clock Low Time | 30 ns | 30 ns |
| Minimum Clock High Time | 30 ns | 30 ns |
| Minimum Clock Period | 60 ns | 75 ns |

Table 2. Maximum Combinational Propagation Delays
(all in ns; $\mathrm{C}_{\mathrm{L}} \leqslant \mathbf{5 0} \mathrm{pF}$ )

| From Input | Commercial IDM2901A-1 JC, $\mathrm{NC}\left(0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C} ; 5 \mathrm{~V} \pm 5 \%$ ) |  |  |  |  |  |  |  | MilitaryIDM2901A-1 JM, JM/883 $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C} ; 5 \mathrm{~V} \pm \mathbf{1 0 \%}\right)$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | V | $F_{3}$ | $C_{n+4}$ | $\overline{\mathbf{G}} / \overline{\mathbf{P}}$ | $\begin{aligned} & F=0 \\ & R_{L}= \\ & 470 \end{aligned}$ | OVR | Shift Outputs |  | V | $F_{3}$ | $C_{n+4}$ | $\overline{\mathbf{G} / \bar{P}}$ | $\begin{gathered} F=0 \\ R_{L}= \\ 470 \end{gathered}$ | OVR | Shift Outputs |  |
|  |  |  |  |  |  |  | RAM ${ }_{0}$ $\mathrm{RAM}_{3}$ | $\begin{aligned} & a_{0} \\ & o_{3} \end{aligned}$ |  |  |  |  |  |  | RAMO RAM $_{3}$ | $\begin{aligned} & \mathbf{a}_{0} \\ & \mathbf{a}_{3} \end{aligned}$ |
| A, B | 50 | 50 | 50 | 45 | 55 | 60 | 55 | - | 60 | 60 | 60 | 60 | 65 | 75 | 65 | - |
| D (arithmetic mode) | 32 | 32 | 32 | 30 | 32 | 40 | 35 | - | 40 | 40 | 40 | 40 | 40 | 50 | 45 | - |
| $\mathrm{D}(1=\times 37)$ | 32 | 32 | - | - | 32 | - | 35 | - | 40 | 40 | - | - | 40 | - | 45 | - |
| $\mathrm{C}_{\mathrm{n}}$ | 25 | 22 | 16 | - | 30 | 25 | 35 | - | 32 | 30 | 20 | - | 40 | 35 | 45 | - |
| 12,1,0 | 40 | 35 | 35 | 30 | 40 | 45 | 45 | - | 50 | 45 | 45 | 40 | 50 | 55 | 55 | - |
| 15,4,3 | 35 | 35 | 35 | 32 | 40 | 45 | 45. | - | 45 | 45 | 45 | 40 | 50 | 55 | 55 | - |
| 18,7,6 | 25 | - | - | - | - | - | 30 | 30 | 35 | - | - | - | - | - | 35 | 35 |
| $\overline{O E}$ Enable/Disable | 20/20 | - | - | - | - | - | - | - | 25/25 | - | - | - | - | - | - | - |
| A Bypassing ALU ( $1=2 \times x$ ) | 40 | - | - | - | - | - | - | - | 50 | - | - | - | - | - | - | - |
| Clock If (Note 6) | 50 | 45 | 45 | 40 | 50 | 55 | 55 | 30 | 60 | 55 | 55 | 50 | 60 | 65 | 65 | 35 |

Table 3. Maximum Setup and Hold Times (all in ns) - Note 1

|  |  | Commercial IDM2901A-1 JC, NC $10^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}, 5 \mathrm{~V} \pm 5 \%\right)$ |  | Military IDM2901A-1 JM, JM/883 $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}, 5 \mathrm{~V} \pm 10 \%\right)$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| From Input | Notes | Setup Time | Hold Time | Setup Time | Hold Time |
| A, B Source | 2, 3, 4, 5 | 60, $t_{\text {pw }} L+20$ | 0 | 75, tpw ${ }^{\text {c }} 25$ | 0 |
| B Destination | 2,4 | ${ }^{\mathrm{pww}^{\text {L }}+15}$ | 0 | ${ }^{\text {t }}$ ww ${ }^{\text {L }} 15$ | 0 |
| $D$ (arithmetic mode) |  | 40 | 0 | 50 | 0 |
| D (1 = X 37 ) | 5 | 40 | 0 | 50 | 0 |
| $\mathrm{C}_{n}$ |  | 35 | 0 | 40 | 0 |
| 12,1,0 |  | 45 | 0 | 55 | 0 |
| 15,4,3 |  | 45 | 0 | 55 | 0 |
| 18,7,6 | 4 | ${ }^{t} \mathrm{pw}^{\text {L }}+15$ | 0 | ${ }_{t}{ }_{\text {pw }}$ L +15 | 0 |
| RAM $_{0,3} / Q_{0,3}$ |  | 15/10 | 0 | 25/15 | 0 |

Note 1: See figures 9 and 10.
Note 2: If the $B$ address is used as a source operand, allow for the " $A$, B Source" setup time; if it is used only for the destination address, use the " $B$ Destination" setup time.
Note 3: Where two numbers are shown, both must be met.
Note 4: "tpwL" is the clock low time.
Note 5: DVO is the fastest way to load the RĀM from the $D$ inputs. This function is obtained with $1=\times 37$.
Note 6: Using $Q$ register as source operand in arithmetic mode. Clock is not normally in critical speed path when $Q$ is not a source.

## Guaranteed Operating Conditions Over Temperature and Voltage for IDM2901A-2

When operated in a system, the timing requirements for the IDM2901A-2 are defined in tables 1, 2, and 3. Table 1 provides clock characteristics of the 1DM2901A-2, table 2 gives the combinational delay times from input to output, and table 3 specifies setup and hold times. If used according to the specified delay and setup times, the device is guaranteed to function properly over the entire operating range. Table 3 defines the time prior to the end of the cycle (low. to-high transition of clock pulse) that each input must be stable to guarantee that the correct data is written into one of the internal registers.

TABLE 1. Cycle Time and Clock Characteristics

| Time | IDM2901A-2 |  |
| :---: | :---: | :---: |
|  | JC, NC | JM, JM/883 |
| Read-Modify-Write Cycle <br> (time from selection of <br> A, B registers to end of <br> cycle) | 50 ns | 65 ns |
| Maximum Clock Frequency to <br> Shift Q Register (50\% duty <br> cycle) | 20 MHz | 16 MHz |
| Minimum Clock Low Time | 25 ns | 30 ns |
| Minimum Clock High Time | 25 ns | 30 ns |
| Minimum Clock Period | 50 ns | 65 ns |

TABLE 2. Maximum Combinational Propagation Delays (all in ns; $C_{L} \quad \mathbf{5 0 p F}$ )

| from Input to Output | Commercial IDM2901A-2 JC, NC $10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; 5 \mathrm{~V} \pm 5 \%$ ) |  |  |  |  |  |  |  | $\begin{gathered} \text { Military } \\ \text { IDM2901A-2 JM, JM/883 }\left(-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} ; 5 \mathrm{~V} \pm 10 \%\right) \end{gathered}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Y | $F_{3}$ | $\mathrm{C}_{\mathrm{n}+4}$ | G/P | $\begin{gathered} F=0 \\ R_{L}= \\ 470 \end{gathered}$ | OVR | Shift Outputs |  | $\mathbf{Y}$ | $F_{3}$ | $C_{n+4}$ | G/P | $\begin{gathered} F=0 \\ R_{L}= \\ 470 \end{gathered}$ | OVR | Shift Outputs |  |
|  |  |  |  |  |  |  | RAM ${ }_{0}$ $\mathrm{RAM}_{3}$ | $\begin{aligned} & \mathrm{a}_{0} \\ & \mathrm{a}_{3} \end{aligned}$ |  |  |  |  |  |  | $\begin{aligned} & \text { RAM }_{0} \\ & \text { RAM }_{3} \end{aligned}$ | $\begin{aligned} & \mathrm{a}_{0} \\ & \mathrm{o}_{3} \end{aligned}$ |
| A, B | 44 | 44 | 44 | 35 | 44 | 45 | 40 | - | 55 | 50 | 50 | 45 | 55 | 55 | 50 | - |
| D (arithmetic mode) | 28 | 28 | 28 | 25 | 31 | 34 | 30 | - | 37 | 37 | 37 | 34 | 40 | 40 | 37 | - |
| D (1) $\times 37$ ) | 28 | 28 | - | - | 31 | - | 30 | - | 37 | 37 | - | - | 40 | -- | 37 | - |
| $\mathrm{C}_{n}$ | 25 | 22 | 16 | - | 25 | 25 | 25 | - | 30 | 25 | 19 | - | 33 | 30 | 30 | - |
| $12,1,0$ | 35 | 35 | 35 | 28 | 35 | 39 | 35 | - | 45 | 45 | 45 | 45 | 45 | 45 | 40 | - |
| 15,4,3 | 35 | 35 | 35 | 32 | 35 | 35 | 35 | - | 45 | 40 | 40 | 40 | 45 | 45 | 40 | - |
| 18,7,6 | 25 | - | - | - | - | - | 30 | 30. | 30 | - | - | - | - | - | 35 | 35 |
| OE Enable/Disable | 20/20 | - | - | - | - | - | - | - | 25/25 | - | - | - | - | - | - | - |
| A Bypassing ALU $(1=2 \times x)$ | 35 | - | - | - | - | - | - | - | 45 | - | - | - | - | - | - | - |
| Clock (Note 6) | 40 | 40 | 40 | 40 | 40 | 45 | 45 | 28 | 50 | 45 | 45 | 40 | 55 | 50 | 50 | 30 |

TABLE 3. Maximum Setup and Hold Times (all in ns) - Note 1

|  |  | $\begin{gathered} \text { Commercial 1DM2901A-2 JC, NC } \\ \left(0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}, 5 \mathrm{~V} \pm 5 \%\right) \\ \hline \end{gathered}$ |  | Military IDM2901A-2 JM, JM/883 $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}, 5 \mathrm{~V} \pm 10 \%\right)$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| From Input | Notes | Setup Time | Hold Time | Setup Time | Hold Time |
| A, B Source | 2, 3, 4, 5 | 50, $\mathrm{t}_{\mathrm{pw}} \mathrm{L}+20$ | 0 | 60, $\mathrm{t}_{\mathrm{pw}} \mathrm{L}+20$ | 0 |
| B Destination | 2.4 | ${ }^{\text {tpw }}$ L +15 | 0 | ${ }^{t_{p w}} \mathrm{~L}+15$ | 0 |
| D (arithmetic mode) |  | 35 | 0 | 40 | 0 |
| D ( $1=\times 37)$ | 5 | 35 | 0 | 40 | 0 |
| $\mathrm{C}_{\mathrm{n}}$ |  | 26 | 0 | 30 | 0 |
| 12,1,0 |  | 35 | 0 | 45 | 0 |
| $\mathrm{I}_{5,4,3}$ |  | 30 | 0 | 45 | 0 |
| 18,7,6 | 4 | ${ }^{t}{ }^{\text {pw }}$ L +10 | 0 | ${ }^{t}{ }_{p w} \mathrm{~L}+14$ | 0 |
| RAM $_{0,3} / 0_{0,3}$ |  | - 12/10 | 0 | 15/15 | 0 |

Note 1: See figures 9 and 10.
Note 2: If the B address is used as a source operand, allow for the "A, B Source" setup time; if it is used only for the destination address, use the " $B$ Destination" setup time.
Note 3: Where two numbers are shown, both must be met.
Note 4: "t pwL " is the clock low time.
Note 5: DVO is the fastest way to load the RAM from the D inputs. This function is obtained with $1=\times 37$.
Note 6: Using $Q$ register as source operand in arithmetic mode. Clock is not normally in critical speed path when $Q$ is not a source.

## Set-Up and Hold Times (mimimum cycles from each input)

Setup and hold times are defined relative to the low-tohigh transition of the clock pulse. At all times, inputs must be stable from the setup time prior to the clock until the hold time after the clock - observe that all
hold times are "zero." The set-up times allow sufficient time to perform the correct operation on the correct data so that the correct ALU data can be written into the correct register.


Note: Numbers shown are minimum data-stable times in nanoseconds for commercial product - see table 3 for detailed information.
Figure 9. Setup Times for Input Parameters of IDM2901


## Notes:

1. This delay is the max $t_{p d}$ of the register containing $A, B, D$, and $I$.
2. 7 ns for look-ahead carry. For ripple carry over 16 bits use $2 \times\left(C_{n} \rightarrow C_{n}+4\right)$, or 24 ns .
3. This is the delay associated with the multiplexer between the shift outputs and the shift inputs on the IDM2901.
4. Not applicable for logic operations.
5. Clock rising edge may occur here if add and shift do not occur on same cycle.

Figure 10. Switching Waveforms for 16-Bit System Assuming A, B, D, and I are Driven from Registers with the Same Propagation Delay and Clocked by the IDM2901. (These are maximum times in nanoseconds using commercial product specifications.)


Figure 11. Equivalent Input/Output Current Interface Conditions for IDM2901


Figure 12. Burn-In Circuit for IDM2901

## Connection Diagram



## Ordering Information

| Package <br> Type | Package <br> Number | Temperature <br> Range | Order <br> Number |
| :--- | :---: | :---: | :---: |
| Molded DIP | N40A | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | IDM2901ANC/IDM2901A-1NC/IDM2901A-2NC |
| Hermetic DIP | D40C | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | IDM2901AJC/IDM2901A-1JC/IDM2901A-2JC |
| Hermetic DIP | D40C | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | IDM2901AJM/IDM2901A-1JM/IDM2901A-2JM |
| Hermetic DIP | D40C | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | IDM2901AJM/883/IDM2901A-1JM/883/IDM2901A-2JM/883 |

## IDM2902 Look-Ahead Carry Generator

## General Description

This circuit is a high-speed, look-ahead carry generator, capable of anticipating a carry across four binary adders or groups of adders. It is cascadable to perform full look-ahead across $n$-bit adders. Carry, generate-carry, and propagate-carry functions are provided as shown in the pin designation table.
When used in conjunction with the IDM2901A arith. metic logic units, this generator provides high-speed carry look-ahead capability for any word length. The IDM2902 generates the look-ahead (anticipated carry) across a group of four ALUs and, in addition, other carry look-ahead circuits may be employed to anticipate carry across sections of four look-ahead packages up to n bits. The method of cascading circuits to perform multi-level look-ahead is illustrated under typical application data.

Carry input and output of the ALUs are in their true form, and the carry propagate (P) and carry generate (G) are in negated form; therefore, the carry functions (inputs, outputs, generate, and propagate) of the look-
ahead generators are implemented in the compatible forms for direct connection to the ALU. Reinterpretations of carry functions, as explained on the IDM2901A data sheet, are also applicable to and compatible with the look-ahead generator. Positive logic equations for the 2902 parts are:

$$
\begin{aligned}
C_{n+x} & =G_{0}+P_{0} C_{n} \\
C_{n+y} & =G_{1}+P_{1} G_{0}+P_{1} P_{0} C_{n} \\
C_{n+z} & =G_{2}+P_{2} G_{1}+P_{2} P_{1} G_{0}+P_{2} P_{1} P_{0} C_{n} \\
G & =G_{3}\left(P_{3}+G_{2}\right)\left(P_{3}+P_{2}+G_{1}\right)\left(P_{3}+P_{2}+P_{1}+G_{0}\right) \\
P & =P_{3} P_{2} P_{1} P_{0}
\end{aligned}
$$

## Features and Benefits

| Type | Typical <br> Propagation <br> Delay Time | Typical Power <br> Dissipation |
| :---: | :---: | :---: |
| IDM2902 | 7 ns | 260 mW |

Typical Delay Time Dissipation

260 mW

Logic and Connection Diagram


Connection Diagram


Pin Designations

| Designation | Pin Nos. | Function |
| :--- | :--- | :--- |
| $G_{0}, G_{1}, G_{2}, G_{3}$ | $3,1,14,5$ | Active Low <br> Carry Generate Inputs |
| $P_{0}, P_{1}, P_{2}, P_{3}$ | $4,2,15,6$ | Active Low <br> Carry Propagate Inputs |
| $C_{n}$ | 13 | Carry Input |
| $C_{n+x}, C_{n+y}$ <br> $C_{n+2}$ | $12,11,9$ | Carry Outputs |
| $G$ | 10 | Active Low <br> Carry Generate Output |
| $P$ | 7 | Active Low <br> Carry Propagate Output |
| $V_{C C}$ | 16 | Supply Voltage |
| $G N D$ | 8 | Ground |

## Absolute Maximum Ratings

Storage Temperature
Temperature (Ambient) Under Bias Supply Voltage to Ground Potential DC Voltage Applied to Outputs for High Output State
DC Input Voltage
DC Output Current, into Outputs
DC Input Current
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ -0.5 V to +6.3 V
-0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ max -0.5 V to +5.5 V 30 mA -30 mA to +5.0 mA

Operating Range

| P/N | Ambient Temperature | Vcc |
| :---: | :---: | :---: |
| IDM2902JC, NC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 4.75 V to 5.25 V |
| IDM2902JM, JM/883 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4.50 V to 5.50 V |

Electrical Characteristics Over Operating Temperature Range (unless otherwise noted)

| Commercial Military | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & V_{C C}=5.0 V \pm 5 \% \\ & V_{C C}=5.0 V \pm 10 \% \end{aligned}$ | $\begin{aligned} & \mathrm{MIN}=4.75 \mathrm{~V} \\ & \mathrm{MIN}=4.50 \mathrm{~V} \end{aligned}$ | $\begin{aligned} \text { MAX } & =5.25 \mathrm{~V} \\ \text { MAX } & =5.50 \mathrm{~V} \end{aligned}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Test Conditions (Note 1) |  | Min. | Typ. (Note 2) | Max. | Units |
| VOH | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N, I_{O H}=-0.8 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  | 2.7 | 3.4 |  | V |
| VOL | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N, I O L=16 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  | 0.5 | V |
| V IH | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 | $\therefore$ |  | V |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | V |
| $v_{1}$ | Input Clamp Voltage | $\mathrm{V}_{C C}=\mathrm{MIN}, \mathrm{I} \mathrm{N}=-12 \mathrm{~mA}$ |  |  |  | -1.5 | V |
| $\begin{aligned} & \mathrm{ll} \\ & \text { (Note 3) } \end{aligned}$ | Input LOW Current | $V_{C C}=M A X, V_{I N}=0.5 \mathrm{~V}$ | $\mathrm{C}_{n}$ |  |  | -2 | mA |
|  |  |  | $\mathrm{P}_{3}$ |  |  | -4 |  |
|  |  |  | $\mathrm{P}_{2}$. |  |  | -6 |  |
|  |  |  | $\mathrm{P}_{0}, \mathrm{P}_{1}, \mathrm{G}_{3}$ |  |  | -8.0 |  |
|  |  |  | $\mathrm{G}_{0}, \mathrm{G}_{2}$ |  |  | -14 |  |
|  |  |  | $\mathrm{G}_{1}$ |  |  | -16 |  |
| $\begin{aligned} & \mathrm{l} 1 \mathrm{H} \\ & \text { (Note 3) } \end{aligned}$ | Input HIGH Current | $V_{C C}=M A X, V_{I N}=2.7 V$ | $\mathrm{C}_{\mathrm{n}}$ |  |  | 50 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{P}_{3}$ |  |  | 100 |  |
|  |  |  | $\mathrm{P}_{2}$ |  |  | 150 |  |
|  |  |  | $\mathrm{P}_{0}, \mathrm{P}_{1}, \mathrm{G}_{3}$ |  |  | 200 |  |
|  |  |  | $\mathrm{G}_{0}, \mathrm{G}_{2}$ |  |  | 350 |  |
|  |  |  | $\mathrm{G}_{1}$ |  |  | 400 |  |
| 11 | Input HIGH Current | $V_{C C}=$ MAX, $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| Isc | Output Short Circuit (Note 4) | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  | -40 |  | -100 | mA |
| ${ }^{\text {I C }}$ | Power Supply Current | $V_{C C}=M A X$ <br> All Outputs LOW | MIL |  | 62 | 99 | mA |
|  |  |  | COM ${ }^{\text {L }}$ |  | 58 | 94 |  |
|  |  | $V_{C C}=M A X$ <br> All Outputs HIGH | MIL |  | 37 |  | mA |
|  |  |  | COM ${ }^{\prime}$ |  | 35 |  |  |

## Notes:

1. For conditions shown as MIN or MAX, use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents = Unit Load Current times Input Load Factor (see Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

Switching Characteristics $V_{C C}=5.0 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=400 \Omega$

| Parameter | From (Input) | To (Output) | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | $\mathrm{C}_{n}$ | $\mathrm{C}_{\mathrm{n}+\mathrm{j}}$ | $\begin{aligned} & P_{0}=P_{1}=P_{2}=0 \mathrm{~V} \\ & G_{0}=G_{1}=G_{2}=4.5 \mathrm{~V} \end{aligned}$ |  | 9.0 | 12 | ns |
| tPHL |  |  |  |  | 9.0 | 12 |  |
| tPLH | $\mathrm{P}_{\mathrm{i}}$ | $\mathrm{C}_{\mathrm{n}+\mathrm{j}}$ | $\begin{aligned} & P_{i}=0 V(j>i) \\ & C_{n}=G_{0}=G_{1}=G_{2}=4.5 \mathrm{~V} \end{aligned}$ |  | 6.0 | 8.0 | ns |
| tPHL |  |  |  |  | 6.0 | 8.0 |  |
| tPLH | $\mathrm{G}_{\mathrm{i}}$ | $\mathrm{C}_{\mathrm{n}+\mathrm{j}}$ | $\begin{aligned} & G_{i}=0 V(j>i) \\ & C_{n}=P_{0}=P_{1}=P_{2}=4.5 \mathrm{~V} \end{aligned}$ |  | 7.0 | 10 | ns |
| tPHL |  |  |  |  | 7.0 | 10 |  |
| tPLH | $\mathrm{P}_{\mathrm{i}}$ | G or P | $\begin{aligned} & P_{i}=0 V(j>i) \\ & C_{n}=G_{0}=G_{1}=G_{2}=4.5 \mathrm{~V} \end{aligned}$ |  | 6.0 | 10 | ns |
| tPHL |  |  |  |  | 6.0 | 10 |  |
| tPLH | $\mathrm{G}_{\mathrm{i}}$ | G or P | $\begin{aligned} & G_{i}=0 V(j>i) \\ & C_{n}=P_{0}=P_{1}=P_{2}=4.5 \mathrm{~V} \end{aligned}$ |  | 7.0 | 10 | ns |
| tPHL |  |  |  |  | 7.0 | 10 |  |

## Typical Application

## 64-Bit ALU with Full Look-Ahead Carry in Three Levels



## Ordering Information

Package Type

Molded DIP
Hermetic DIP
Hermetic DIP
Hermetic DIP

Package Number N16A
J16A (D16C)
J1EA (D16C) J16A (D16C)

Temperature
Range
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

Order
Number
IDM2902NC/DM74S182N
IDM2902JC/DM74S182J
IDM2902JM/DM54S182J
IDM2902JM/883/DM54S182J/883

## IDM2909A/11A

 Microprogram Sequencer
## General Description

The IDM2909A is a 4 -bit wide address controller that is used to sequence through a series of microinstructions contained in ROM or PROM. Two devices can be interconnected to generate an 8 -bit address ( 256 words), three devices for a 12 -bit address ( 4 k words), and so on. For a given device, the 4 -bit address field can originate from any one of four sources. These are: (1) direct " $D$ " inputs from an external source, (2) external data from an internal register " $R$," (3) a push/pop stack that is 4 words deep, and (4) a program counter, which usually contains the last address incremented by " 1. ." Control of the push/pop stack is such that the stack can efficiently execute nested subroutine linkages. Moreover, each of the four TRI-STATE outputs can be ORed with an external input to implement conditional skips or branch instructions; a separate line is used to force the outputs to an "all-zero" state. As shown in the block diagram, the IDM2911A is identical to the IDM2909A, except the four OR inputs are removed and the " $D$ " and " $R$ " inputs are connected. The IDM2909A is housed in a 28 -pin dual-in-line package, whereas the IDM2911A is a 20 -pin device.

## Simplified Block Diagram



## Features and Benefits

- 4-bit cascadable slice - any number of microwords can be generated.
- Internal address register - provides four address sources.
- Branch input for N -way branches - where " N " is any word in the microcode.
- Cascadable 4-bit microprogram counter.
- $4 \times 4$ file with stack pointer and push/pop control four microsubroutines can be nested.
" Zero input for returning to microcode word "zero."
- Individual OR input for each bit to branch to higher microinstruction (IDM2909A only).
- TRI-STATE outputs.
- All internal registers change state on Low-to-High transition of clock pulse.

Connection Diagrams


## Absolute Maximum Ratings

$\begin{array}{lr}\text { Storage Temperature } & -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\ \text { Temperature (Ambient) Under Bias } & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \text { Supply Voltage to Ground Potential Continuous } & -0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V} \\ \text { DC Voltage Applied to Outputs for } & -0.5 \mathrm{~V} \text { to }+\mathrm{V} \mathrm{CC} \text { max } \\ \quad \text { High Output State } & \\ \text { DC Input Voltage } & -0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V} \\ \text { DC Output Current into Outputs } & 30 \mathrm{~mA} \\ \text { DC Input Current } & -30 \mathrm{~mA} \text { to }+5.0 \mathrm{~mA}\end{array}$

## Operating Range

| P/N | Ambient <br> Temperature | VCC |
| :--- | :---: | :---: |
| IDM2909ANC, JC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 4.75 V to 5.25 V |
| IDM2911ANC, JC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 4.75 V to 5.25 V |
| IDM2909AJM, JM $/ 883$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4.50 V to 5.50 V |
| IDM2911AJM, JM $/ 883$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4.50 V to 5.50 V |

## Electrical Characteristics

Commercial $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to 5.25 V
Military $\quad T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.50 \mathrm{~V}$ to 5.50 V

| Parameter | Description | Test Conditions (Note 1) |  |  | Min. | Typ. (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\begin{aligned} & V_{C C}=\min , \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | Mil | $\mathrm{I}^{\mathrm{OH}}=-1.0 \mathrm{~mA}$ | 2.4 |  |  | V |
|  |  |  | Com'I | $\mathrm{I} \mathrm{OH}=-2.6 \mathrm{~mA}$ | 2.4 |  |  |  |
| VOL | Output Low Voltage | $\begin{aligned} & V_{C C}=\min \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{IOL}=4.0 \mathrm{~mA}$ |  |  |  | 0.4 | V |
|  |  |  | $\mathrm{IOL}=8.0 \mathrm{~mA}$ |  |  |  | 0.45 |  |
|  |  |  | $\mathrm{IOL}=16 \mathrm{~mA}$ (Note 5) |  |  |  | 0.5 |  |
| VIH | Input High Level | Guaranteed input logical high voltage for all inputs |  |  | 2.0 |  |  | V |
| VIL | Input Low Level | Guaranteed input logical low voltage for all inputs |  |  |  |  | 0.8 | V |
| $V_{1}$ | Input Clamp Voltage | $V_{C C}=\min , 1 / \mathrm{N}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | V |
| IIL | Input Low Current | $\mathrm{V}_{\text {CC }}=\max , \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  |  | -0.36 | mA |
| 1 H | Input High Current | $\mathrm{V}_{\text {CC }}=\max , \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| 11 | Input High Current | $\mathrm{V}_{\mathrm{CC}}=\max , \mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |  |  |  |  | 0.1 | mA |
| IOS | Output Short Circuit Current (Note 3) | $V_{C C}=\max$ |  |  | -40 |  | -100 | mA |
| ${ }^{\text {I CC }}$ | Power Supply Current | $\mathrm{V}_{\text {CC }}=\max ($ Note 4) |  |  |  | 80 | 130 | mA |
| IOZL | Output Off Current | $\begin{aligned} & V_{C C}=\max , \\ & O E=2.7 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}$ |  |  |  | -20 | $\mu \mathrm{A}$ |
| IOZH |  |  | $\mathrm{V}_{\text {OUT }}=2.7 \mathrm{~V}$ |  |  |  | 20 |  |

## Notes:

1. For conditions shown as MIN or MAX, use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. Apply GND to $C_{n}, R_{0}, R_{1}, R_{2}, R_{3}, O R_{0}, O R_{1}, O R_{2}, O R_{3}, D_{0}, D_{1}, D_{2}$, and $D_{3}$. Other inputs open. All outputs open. Measured after a LOW-to-HIGH clock transition.
5. The 16 mA guarantee applies only to $Y_{0}, Y_{1}, Y_{2}$, and $Y_{3}$.

Standard Screening (Conforms to MIL-STD-883 for Class C Parts)

| Step | MIL-STD-883 Method | Conditions | Level |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | IDM2909A/2911A NC, JC | IDM2909A/2911A JM |
| Pre-Seal Visual Inspection | 2010 | B | 100\% | 100\% |
| Stabilization Bake | 1008 | C 24 -hour, $150^{\circ} \mathrm{C}$ | 100\% | 100\% |
| Temperature Cycle | 1010 | $\begin{aligned} & \mathrm{C}-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\ & 10 \text { cycles } \end{aligned}$ | 100\% | 100\% |
| Centrifuge | 2001 | B $10,000 \mathrm{G}$ | 100\%* | 100\% |
| Fine Leak | 1014 | A $5 \times 10^{-8} \mathrm{~atm}-\mathrm{cc} / \mathrm{cm}^{3}$ | 100\%* | 100\% |
| Gross Leak | 1014 | C Fluorocarbon | 100\%* | 100\% |
| Electrical Test <br> Subgroups 1, 7, and 9 | 5004 | See below for definitions of'subgroups | 100\% | 100\% |
| Insert Additional Screening here for Class B Parts |  |  |  |  |
| Group A Sample Tests <br> Subgroup 1 <br> Subgroup 2 <br> Subgroup 3 <br> Subgroup 7 <br> Subgroup 8 <br> Subgroup 9 | 5005 | See below for definitions of subgroups | $\begin{aligned} & \text { LTPD }=5 \\ & \text { LTPD }=7 \\ & \text { LTPD }=7 \\ & \text { LTPD }=7 \\ & \text { LTPD }=7 \\ & \text { LTPD }=7 \end{aligned}$ | $\begin{aligned} & \text { LTPD }=5 \\ & \text { LTPD }=7 \\ & \text { LTPD }=7 \\ & \text { LTPD }=5 \\ & \text { LTPD }=7 \\ & \text { LTPD }=5 \end{aligned}$ |

*Not applicable to IDM2909ANC or IDM2911ANC.

Group A Subgroups
(as defined in MIL-STD-883, Method 5005)

| Subgroup | Parameter | Temperature |
| :---: | :--- | :--- |
| 1 | DC | $25^{\circ} \mathrm{C}$ |
| 2 | DC | Maximum Rated Temperature |
| 3 | DC | Minimum Rated Temperature |
| 7 | Function | $25^{\circ} \mathrm{C}$ |
| 8 | Function | Maximum and Minimum |
|  |  | Rated Temperature |
| 9 | Switching | $25^{\circ} \mathrm{C}$ |
| 10 | Switching | Maximum Rated Temperature |
| 11 | Switching | Minimum Rated Temperature |

Additional Screening for Class B Parts

| Step | MIL-STD-883 <br> Method | Conditions | LDM2909A/11A JM/883 |
| :---: | :---: | :---: | :---: |
|  | 1015 | D $125^{\circ} \mathrm{C}$ |  |
| 160 hours min. | $100 \%$ |  |  |
| Burn-In | 5004 |  | $100 \%$ |
| Electrical Test |  |  | $100 \%$ |
| Subgroup 1 |  |  |  |
| Subgroup 2 |  |  | $100 \%$ |
| Subgroup 3 |  | $100 \%$ |  |
| Subgroup 7 |  | $100 \%$ |  |
| Subgroup 9 |  |  |  |
| Return to Group A Tests in Standard Screening |  |  |  |

## Switching Characteristics Over Operating Range

All parameters are guaranteed worst case over the operating voltage and temperature range for the device type.
IDM2909A/11A JC, NC $\quad T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to 5.25 V
IDM2909A/11A JM, JM/883 $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V )

Table 1. Minimum Clock Requirements

| Minimum Clock Low Time | 30 |
| :---: | :---: |
| Minimum Clock High Time | 30 |

Table 2.
Maximum Combinatorial Propagation Delays

| Inputs | Outputs |  |
| :--- | :---: | :---: |
|  | $\mathrm{Y}_{\mathbf{i}}$ | $\mathrm{C}_{\boldsymbol{n}+4}$ |
| $\overline{\mathrm{OE}}$ | 25 | - |
| $\overline{\mathrm{ZERO}}$ | 30 | 35 |
| $\mathrm{OR}_{\mathrm{i}}$ | 20 | 30 |
| $\mathrm{~S}_{0}, \mathrm{~S}_{1}$ | 30 | 35 |
| $\mathrm{D}_{\mathrm{i}}$ | 20 | 30 |
| $\mathrm{C}_{\mathrm{n}}$ | - | 18 |

Table 3. Maximum Delays from Clock to Outputs

| Functional <br> Path | Grade | Clock <br> to $Y_{i}$ | Clock <br> to $C_{n+4}$ |
| :--- | :---: | :---: | :---: |
| Register <br> $\left(S_{1} S_{0}=L H\right)$ | C | 40 | 45 |
| $\mu$ <br> Program Counter $^{\left(S_{1} S_{0}=L L\right)}$ | C | 50 | 55 |
|  | $M$ | 50 | 45 |
| File <br> $\left(S_{1} S_{0}=H L\right)$ | $C$ | 45 | 50 |
|  | $M$ | 55 | 60 |

$C_{L} \leqslant 50 p F$
(except output disable tests)

Table 4.
Setup and Hold Time Requirements

| External <br> Inputs | $\mathrm{t}_{\mathbf{s}}$ | $\mathbf{t}_{\mathbf{h}}$ |
| :--- | :---: | :---: |
| $\overline{\mathrm{RE}}$ | 20 | 0 |
| $\mathrm{R}_{\mathrm{i}}$ | 15 | 0 |
| $\mathrm{PUSH} / \mathrm{POP}$ | 20 | 0 |
| $\overline{\mathrm{FE}}$ | 20 | 0 |
| $\mathrm{C}_{\mathrm{n}}$ | 15 | 0 |
| $\mathrm{D}_{\mathrm{i}}$ | 20 | 0 |
| $\mathrm{OR}_{\mathrm{i}}$ | 20 | 0 |
| $\mathrm{~S}_{0}, \mathrm{~S}_{1}$ | 30 | 0 |
| $\overline{\mathrm{ZERO}}$ | 30 | 0 |



Figure 1. Switching Waveforms (refer to preceding tables for specific values)

## Architecture of <br> Microprogram Sequencer

A 4-input multiplexer selects one of four sources for the address of the next microinstruction address; these sources are: the address register, the microprogram counter, direct inputs, and the memory file. The multiplexer is controlled by the $\mathrm{S}_{0} / \mathrm{S}_{1}$ inputs. As shown in figure 2, the address register consists of four D-type edge-triggered flip-flops with a common clock enable. When the REGISTER ENABLE signal is low, new data is entered on the low-to-high transition of the clock. The " $Q$ " outputs of the address register are available at the input of the multiplexer as a source for the next microinstruction address. The direct inputs ( $\mathrm{D}_{0}-\mathrm{D}_{3}$ ) can likewise be selected as an address input to the multiplexer.
Both the IDM2909A and the IDM2911A are bipolar microprogram sequencers designed for use in high-speed
microprocessors, high-performance computer control units, and other applications where overlap fetch of the microinstruction is required. Each device is cascadable in 4-bit increments such that two devices can address up to 256 words of microprogram memory, three devices up to 4 k of memory, and so on. A detailed block diagram of the microprogram sequencer is shown in figure 2.

In the IDM2911A, the 4-bit direct field is also used as an input to the address register, that is, $R_{0}$ and $D_{0}$ are connected, $R_{1}$ and $D_{1}$ are connected, and so on. With the " $R$ " and " $D$ " connections made and the OR inputs removed, the IDM2911A can perform an $N$-way branch, where " $N$ " is any word in the microcode.

## Test Output Load Configurations for IDM2909A/2911A

## A. Three-State Outputs

B. Normal Outputs

$$
\mathrm{R} 1=\frac{5.0-\mathrm{V}_{\mathrm{BE}}-\mathrm{V}_{\mathrm{OL}}}{\mathrm{I}_{\mathrm{OL}}+\mathrm{V}_{\mathrm{OL}} / 1 \mathrm{k}}
$$




$$
\mathrm{R} 2=\frac{2.4 \mathrm{~V}}{1 \mathrm{OH}}
$$

$$
\mathrm{R} 1=\frac{5.0-\mathrm{V}_{\mathrm{BE}}-\mathrm{V}_{\mathrm{OL}}}{\mathrm{IOL}+\mathrm{V}_{\mathrm{OL}} / \mathrm{R} 2}
$$

Note 1: $C_{L}=50 \mathrm{pF}$ includes scope probe, wiring and stray capacitances without device in test fixture.
Note 2: S1, S2; S3 are closed during function tests and all AC tests except output enable tests.
Note 3: S1 and S3 are closed while S2 is open for $\mathrm{t}_{\mathrm{P}} \mathrm{SH}$ test.
S1 and S2 are closed while S3 is open for tPZL test.
Note 4: $C_{L}=5.0 \mathrm{pF}$ for output disable tests.

## Test Output Loads

| Pin \# <br> (DIP) | Pin Label | Test <br> Circuit | IDM2909 |  | IDM2909A |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | R1 | R2 | R1 | R2 |
| $18-21$ | $Y_{0-3}$ | A | 300 | 1 k | 220 | 1 k |
| 24 | $\mathrm{C}_{\mathrm{n}+4}$ | B | 470 | 2.4 k | 220 | 2.4 k |


| Pin \# <br> (DIP) | Pin Label | Test <br> Circuit | IDM2911 |  | IDM2911A |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | R2 | R1 | R2 |  |
| $12-15$ | $\mathrm{Y}_{0-3}$ | A | 300 | 1 k | 220 | 1 k |
| 18 | $\mathrm{C}_{\mathrm{n}+4}$ | B | 470 | 2.4 k | 220 | 2.4 k |

Notes:
Max ICC $=200 \mathrm{~mA}$
$\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$
Resistors $= \pm 5 \%$
$R 1=390 \Omega$
$R 2=560 \Omega$
$\mathrm{R} 3=1 \mathrm{k} \Omega$
$\mathrm{f}_{\mathrm{IN}}=100 \mathrm{kHz}, 50 \%$ duty cycle, 0V-3V
From clock buffer on each board:
$V_{C C} \min =5.0 \mathrm{~V}$
$V_{C C}$ max $=5.1 \mathrm{~V}$
Burn-in Circuit for IDM2911A



The microprogram counter consists of a 4 -bit incrementer followed by a 4 -bit register. The carry-in ( $\mathrm{C}_{n}$ ) and carry-out $\left(\mathrm{C}_{\mathrm{n}}+4\right)$ features of the incrementer make cascading to larger word lengths easy and straightforward. The microprogram counter can be used in either of two ways. When the least significant bit of $\mathrm{C}_{\mathrm{n}}$ is high, the microprogram register ( $\mu \mathrm{PC}$ ) is loaded on the next clock cycle with the current output word ( $\mathrm{Y}_{0}-\mathrm{Y}_{3}$ ) plus 1 , that is, $\mathrm{Y}+1 \rightarrow \mu \mathrm{PC}$; thus, sequential microinstructions are executed. When $C_{n}$ is low, the " $Y$ " outputs are not incremented; accordingly, the same microinstruction can be repeatedly executed. The last address source available at the input of the multiplexer is the 4 -bit/4-word stack file; when executing subroutines, the file provides return address linkage. The 4 -by -4 memory matrix contains a stack pointer (SP) that always points to the last word written in the file; thus, stack reference operations (looping) can be performed without a push or pop. The stack pointer operates as an up/down counter with separate PUSH/POP and FILE ENABLE inputs. When the enable signal is low and the other signal is high, the "push" operation is enabled. Under these conditions, the stack pointer is incremented and the file is written with the required return linkage, that is, the next microinstruction address following the subroutine jump that initiated the "push." If both input signals (PUSH/POP and FILE ENABLE) are low, a "pop" operation is implemented. During this clock cycle, the return linkage is used to return from the subroutine; the next low-tohigh transition of the clock pulse decrements the stack pointer.
When the FILE ENABLE signal is high, the stack pointer is not incremented or decremented, regardless of whether the PUSH/POP signal is high or low. Linkage of the stack pointer is such that any combination of pushes, pops, or stack references can be implemented; one microinstruction subroutine can be performed. Since the stack is 4 words deep, up to four microsubroutines can be nested. The ZERO input is used to force all four outputs ( $\mathrm{Y}_{0}-\mathrm{Y}_{3}$ ) of the multiplexer to the zero (logic 0 ) state. When the zero input is low, all Y -outputs are low, unless overridden by the OUTPUT ENABLE ( $\overline{O E}$ ) signal. Also, each bit of the Y -output word can be ORed at the input such that conditional logic can be enforced; this allows execution of microinstructions to occur in any programmed sequence.

## Definition of

## Terms and Symbols (Figure 2)

## Inputs to IDM2909A/11A:

| $\mathrm{S}_{0} / \mathrm{S}_{1}$ | Control lines for address-source selection |
| :---: | :---: |
| $\overline{F E} / \mathrm{PUP}$ | Control lines for push/pop stack |
| $\overline{R E}$ | Enable signal for internal address register |
| ORi | Logic OR input for each address output line |
| ZERO | Logic AND input for all output lines |
| $\overline{O E}$ | Output Enable; when $\overline{\mathrm{OE}}$ is high, the Y-outputs are TRI-STATE (high impedance) |
| $C_{n}$ | Carry-in to incrementer |
| $\mathrm{R}_{\mathrm{i}}$ | Inputs to the internal address register |
| $\mathrm{D}_{\mathrm{i}}$ | Direct inputs to the multiplexer |
| CP | Clock inputs |

Outputs from the IDM2909A/11A:

| $\mathrm{Y}_{\mathrm{i}}$ | Address outputs; address inputs to <br> control memory |
| :--- | :--- |
| $\mathrm{C}_{\mathrm{n}}+4$ | Carry-out from the incrementer <br> $\mu$ PC |
| REG | Contents of the microprogram counter <br> Contents of the internal register |
| STK0/STK3Contents of the push/pop stack. By <br> definition, the word addressed by the <br> stack pointer in the 4-by-4 file is STK0. <br> Data is pushed onto the stack at STK0 <br> and is subsequently pushed to STK1, |  |
| STK2, and finally to STK3. When the <br> stack is popped, data is removed in the <br> following order: STK3 STK STK $\rightarrow$ |  |
| STK1, and then to STKO. When a push <br> or pop occurs, only the stack pointer <br> changes - the data is not physically <br> shifted within the stack. |  |
| Contents of the stack pointer |  |

Terms and symbols external to the IDM2909A/11A:
A Control memory address
I(A) Instruction in control memory at address " A "
$\mu \mathrm{WR} \quad$ Contents of microword register at output of control memory; this register contains the instruction currently being executed
$T_{n} \quad$ Period of timing cycle

## Operation of the IDM2909A/11A

Select codes for the multiplexer and the truth tables for output control/stack control are shown in figure 3. The two bits ( $\mathrm{S}_{0} / \mathrm{S}_{1}$ ) from the microword register (plus additional branching logic) determine the data source for the next microinstruction address. The selected data source appears on the Y -outputs of the multiplexer.
A state table for $S_{0}, S_{1}, \overrightarrow{F E}$, and PUP is shown in figure 4; these signals define not only the address specified by the Y -outputs, but also the state of all internal registers, following the low-to-high transition of the clock pulse. In figure 4, it is assumed that the microprogram counter initially contains some word "J," word " $K$ " is in the address register, and words $R_{a}$ through $R_{d}$ are contained in the 4-word push/pop stack.
The sequence for executing a subroutine using the IDM2909A is illustrated in figure 5. For any given clock cycle, the instruction being executed is contained in the microword register ( $\mu \mathrm{WR}$ ); the contents of this register also directly (or indirectly) control $\mathrm{S}_{0}, \mathrm{~S}_{1}, \overline{\mathrm{FE}}$, and PUP. At the appropriate time, the starting address of the subroutine is applied to the " $D$ " inputs of the sequencer. The three left-hand columns of figure 5 show the execution sequence of the instructions and the designated execution cycles. At address " $\mathrm{J}+2$," the sequencecontrol part of the microinstruction contains the command "Jump To Subroutine A." At time t2, the " $\mathrm{J}+2$ " instruction resides in the $\mu \mathrm{WR}$ and the inputs of the sequencer are set up to execute the "jump," and to save the return address. Address bits for subroutine " A " are taken from the microword register and applied to the D-inputs of the multiplexer; the output appears at the Y-port of the multiplexer.

$X=$ Don't Care, $0=$ Low, $1=$ High, Assume $C_{n}=$ High
Note: STKO is the location addressed by the stack pointer.
Figure 4. Output and Internal Next-Cycle Register States for IDM2909A/11A

## Control Memory

| Execute Cycle | Microprogram |  |
| :---: | :---: | :---: |
|  | Address | Sequencer Instruction |
|  | J-1 | - |
| to | J | - |
| $\mathrm{t}_{1}$ | J+1 | - |
| t2 | J+2 | JSR A |
| t6 | J+3 | - |
| t7 | J+4 | - |
|  | - | - |
|  | - | - |
|  | - | - |
|  | - | - |
|  | - | - |
| 13 | A | I(A) |
| t4 | A+1 | - |
| t5 | A+2 | RTS |
|  | - | - |
|  | - | - |
|  | - | - |
|  | - | - |
|  | - | - |
|  | - | - |
|  | - | - |


| Execute Cycle |  | to | ${ }^{1} 1$ | t2 | ${ }^{4}$ | 4 | $t 5$ | ${ }^{1} 6$ | 77 | t8 | t9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock <br> Signals |  | $\checkmark$ | T |  |  |  |  |  |  |  |  |
| IDM2909A Inputs (from $\mu W R)$ | $\begin{aligned} & S_{1}, S_{0} \\ & F E \\ & P U P \\ & D \end{aligned}$ | $\begin{array}{\|l} \hline 0 \\ H \\ X \\ X \end{array}$ | $\begin{aligned} & \hline 0 \\ & H \\ & X \\ & X \end{aligned}$ | $\begin{aligned} & 3 \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \mathrm{O} \\ & \mathrm{H} \\ & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & H \\ & X \\ & X \end{aligned}$ | $\begin{aligned} & 2 \\ & L \\ & L \\ & L \\ & X \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & H \\ & X \\ & X \end{aligned}$ | $\begin{array}{\|l} \hline 0 \\ H \\ X \\ X \end{array}$ |  |  |
| Internal Registers | $\mu$ PC <br> STKO <br> STK1 <br> STK2 <br> STK3 | $\left[\begin{array}{l} \mathrm{J}+1 \\ - \\ - \\ - \\ - \end{array}\right.$ | $\left\lvert\, \begin{aligned} & \mathrm{J}+2 \\ & - \\ & - \\ & - \\ & - \end{aligned}\right.$ | $\left.\right\|_{\mathrm{J}+3}$ | $\left.\right\|_{A+1} ^{A+3} \begin{aligned} & \mathrm{J}+3 \\ & - \\ & - \\ & - \end{aligned}$ | $\left\lvert\, \begin{aligned} & A+2 \\ & J+3 \\ & - \\ & - \\ & - \end{aligned}\right.$ | $\begin{aligned} & A+3 \\ & \mathrm{~J}+3 \\ & - \\ & - \\ & - \end{aligned}$ | $\left\lvert\, \begin{aligned} & \mathrm{J}+4 \\ & - \\ & - \\ & - \\ & - \end{aligned}\right.$ | $\left.\right\|_{\mathrm{J}+5} ^{-}$ |  |  |
| IDM2909A Output | $Y$ | J+1 | J+2 | A | A+1 | A+2 | J+3 | J+4 | J+5 |  |  |
| ROM Output | (Y) | $1(J+1)$ | JSR A | 1(A) | $1(A+1)$ | RTS | $1(J+3)$ | $1(\mathrm{~J}+4)$ | $1(\mathrm{~d}+5)$ |  |  |
| Contents of $\mu \mathrm{WR}$ (Instruction being executed) | $\mu \mathrm{WR}$ | I(J) | 1(J+1) | JSR A | 1(A) | $1(A+1)$ | RTS | $1(J+3)$ | $1(\mathrm{~J}+4)$ |  |  |

Figure 5. Execution of Subroutine

Subsequently, the first instruction "Il $A$ )" of the subroutine is accessed and input to $\mu \mathrm{WR}$. On the next low-tohigh transition of the clock, $l(A)$ is loaded into $\mu W R$ for execution and the return address $(\mathrm{J}+3$ ) is pushed onto
the stack. At $\mathrm{t}_{5}$, the return instruction is executed. Figure 6 shows a similar instruction sequence where one subroutine is linked to another - the second subroutine consists of only one microinstruction.

Control Memory

| Execute Cycle | Microprogram |  |
| :---: | :---: | :---: |
|  | Address | Sequencer Instruction |
|  | J-1 | - |
| to | J | - |
| t1 | J+1 | - |
| t2 | $J+2$ | JSR A |
| t9 | J+3 | - |
|  | - | - |
|  | - | - |
| , | - | - |
|  | - | - |
| 13 | A | - |
| 4 | A+1 | - |
| t5 | A+2 | JSR B |
| 17 | A+3 | - |
| t8 | A+4 | RTS |
|  | - | - |
|  | - | - |
|  | - | - |
|  | - | - |
| $\mathrm{t}_{6}$ | B | RTS |
|  | - | - |
|  | - | - |



Figure 6. Two Nested Subroutines

## Applications Example



Figure 7. Typical Use of an IDM2909A as a Microprogram Sequencer in a Computer Control Unit

## IDM2910A Microprogram Controller

## General Description

The IDM2910A Microprogram Controller is a 12 -bit wide address controller packaged in a standard 40-pin dual-in-line package. The IDM2910A features. TRI-STATE outputs and is fabricated using SCL (Schottky ECL) technology. The IDM2910A is a microprogram memory address controller that controls the execution sequence of microinstructions. In addition to being able to sequentially access memory, the IDM2910A is also able to conditionally branch to any microinstruction within the 4096 microinstruction range. A five-level last-in, first-out (LIFO) stack provides microsubroutine return linkage. An internal loop counter is included to provide the repeating instructions or perform up to 4096 loop iterations.

As each microinstruction is executed, the IDM2910A selects a 12 -bit address from one of four sources:

1. The Microprogram Address Register which usually contains the increment address of the previous microinstruction.
2. The external Direct Input lines.
3. The Register/Counter which contains an address or data loaded during a previous microinstruction.
4. The LIFO Stack.

## Features and Benefits

- Twelve-bit wide address - controls up to 4096 words of microcode with one device
- Internal register/counter - a 12 -bit down-counter that may be used to count loop iterations
- Four address sources - the next microprogram address selected from the microprogram address/ register data input lines, LIFO stack, or register counter
- Sixteen powerful microinstructions - executes 16 sequence control instructions
- Output enables for three branch address sources - replaces either external decoder or additional bit of microcode
- Positive-edge triggering for all internal registers
- Fast condition-code control - typically a 19 ns delay from a condition-code input to an address output
■ SCL technology - provides ECL speeds while maintaining low-power Schottky power consumption
- $100 \%$ reliability testing in compliance with MIL-STD-883.


## IDM2910A Block Diagram



| Absolute Maximum Ratings |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Storage Temperature $\quad-65^{\circ} \mathrm{C}$ to +1 |  | . | - |  |
| Temperature (Ambient) Under Bias $\quad-55^{\circ} \mathrm{C}$ to +1 |  |  |  |  |
| Supply Voltage to Ground Potential $\quad-0.5 \mathrm{~V}$ to +6.3 V |  |  |  |  |
| DC Voltage Applied to Outputs |  |  |  |  |
| DC Input Voltage $\quad-0.5 \mathrm{~V}$ to +5.5 V | -0.5 V to +5.5 V |  |  |  |
| DC Output Current, into Outputs 30 mA |  |  |  |  |
| DC Input Current | -30 mA to +5.0 mA |  |  |  |
| Operating Range |  |  |  |  |
| Part NumberAmbient <br> Temperature |  | $\mathrm{V}_{\mathrm{Cc}}$ |  |  |
| IDM2910A JC, NC $\quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad 4.75 \mathrm{~V}$ to 5.25 V |  |  |  |  |
| IDM2910A JM, JM/883-55 ${ }^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad 4.50 \mathrm{~V}$ to 5.5 |  |  |  |  |
| Standard Screening (Conforms to MIL-STD-883 for Class C parts) |  |  |  |  |
| Step | MILSTD. 883 Method | Conditions | Level |  |
|  |  |  | DC, NC | DM |
| Pre-Seal Visual Inspection | 2010 | B | 100\% | 100\% |
| Stabilization Bake | 1008 | C: 24 -hour $150^{\circ} \mathrm{C}$ | 100\% | 100\% |
| Temperature Cycle | 1010 | C: $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ 10 cycles | 100\% | 100\% |
| Centrifuge | 2001 | B: $10,000 \mathrm{G}$ | 100\%* | 100\% |
| Fine Leak | 1014 | A: $5 \times 10^{-8} \mathrm{~atm}-\mathrm{cc}^{\text {c }} \mathrm{cm}^{3}$ | 100\% * | 100\% |
| Gross Leak | 1014 | C2: Fluorocarbon | 100\%** | 100\% |
| Electrical Test Subgroups 1, 7, and 9 | 5004 | See below for definitions of subgroups | 100\% | 100\% |
| Insert Additional Screening here for Class B parts |  |  |  |  |
| Group A Sample Tests | 5005 | See below for definitions of subgroups |  |  |
| Subgroup 1 |  |  | LTPD $=5$ | LTPD $=5$ |
| Subgroup 2 |  |  | LTPD $=7$ | LTPD $=7$ |
| Subgroup 3 |  |  | LTPD $=7$ | LTPD $=7$ |
| Subgroup 7 |  |  | LTPD $=7$ | LTPD $=5$ |
| Subgroup 8 |  |  | LTPD $=7$ | LTPD $=7$ |
| Subgroup 9 |  |  | LTPD $=7$ | LTPD $=5$ |

- Not applicable to IDM2910ANC.


## Additional Screening for Class B Parts

| Step | MIL-STD.883 <br> Method | Conditions | Level <br> DM/883 |
| :---: | :---: | :---: | :---: |
| Burn-In | 1015 | D: $125^{\circ} \mathrm{C}, 160$ hours $\min$ | $100 \%$ |
| Electrical Test | 5004 |  |  |
| Subgroup 1 |  |  | $100 \%$ |
| Subgroup 2 |  |  | $100 \%$ |
| Subgroup 3 |  |  | $100 \%$ |
| Subgroup 7 |  |  | $100 \%$ |
| Subgroup 9 |  |  |  |
| Return to Group A Tests in Standard Screening |  |  |  |

Group A Subgroups
(as defined in MILSTD-883, method 5005)

| Subgroup | Parameter | Temperature |
| :---: | :---: | :---: |
| 1 | DC | $25^{\circ} \mathrm{C}$ |
| 2 | DC | Maxımum rated temperature |
| 3 | DC | Minımum rated temperature |
| 7 | Function | $25^{\circ} \mathrm{C}$ |
| 8 | Function | Maximum and minimum rated |
| 9 | Switching | $25^{\circ} \mathrm{C}$ |
| 10 | Switching | Maximum rated temperature |
| 11 | Switching | Minımum rated temperature |

## Electrical Characteristics

The following conditions apply unless otherwise specified:
Comm'l $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \quad \min =4.75 \mathrm{~V} \quad \max =5.25 \mathrm{~V}$
Mil $\quad \mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \quad \min =4.50 \mathrm{~V} \quad \max =5.50 \mathrm{~V}$

## DC Characteristics over Operating Range

| Symbol | Description | Test Conditions (Note 1) | Min | $\begin{gathered} \text { Typ } \\ \text { (Note 2) } \\ \hline \end{gathered}$ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\min , \mathrm{I}_{\mathrm{OH}}=-5 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\min , \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$, <br> $\mathrm{Y}_{0-11} \mathrm{l}_{\mathrm{OL}}=12 \mathrm{~mA}$ (Comm') <br> $\mathrm{Y}_{0-11} \mathrm{IOL}=12 \mathrm{~mA}$ (Mil) <br> PL, VECT, MAP, FULL <br> $\mathrm{l}_{\mathrm{LL}}=8 \mathrm{~mA}$ |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level (Note 4) | guaranteed input logical HIGH voltage for all inputs | 2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level (Note 4) | guaranteed input logical LOW voltage for all inputs |  |  | 0.8 | V |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\min , \mathrm{I}_{\mathbb{N}}=-18 \mathrm{~mA}$ |  |  | -1.5 | V |
| $1 / 12$ | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\max , \mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ |  |  | -0.36 | mA |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{max}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |  |  | 30 | $\mu \mathrm{A}$ |
| 1 | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\max , \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| Isc | Output Short Circuit Current (Note 3) | $V_{\text {cc }}=$ max | -20 |  | -85 | mA |
| lozl | Output OFF Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\max , \overline{\mathrm{OE}}=2.4 \mathrm{~V}, \\ & \mathrm{~V}_{\text {OUT }}=0.5 \mathrm{~V} \end{aligned}$ |  |  | -50 | $\mu \mathrm{A}$ |
| Iozh | Output OFF Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\max , \circ \mathrm{OE}=2.4 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{OUT}}=2.4 \mathrm{~V} \end{aligned}$ |  |  | 50 | $\mu \mathrm{A}$ |
| $I_{\text {cc }}$ | Power Supply Current | $\mathrm{V}_{C C}=\max \quad \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 160 | 245 | mA |
|  | IDM2910A DC, NC | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |  | 260 | mA |
|  |  | $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  |  | 220 | mA |
|  | IDM2910A DM, DM/883 | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  | 275 | mA |
|  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ |  |  | 185 | mA |

## Notes:

1. For conditions shown as min or max, use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. These input levels provide no guaranteed noise immunity and should be tested only in a static- and noise-free environment.


## Switching Characteristics

(Refer to Figure 1.)
IDM2910A switching characteristics for the typical, commercial and military operating ranges available are given in Tables $A, B$, and $C$ on this page and the following page.

Table A contains setup and hold times with respect to the clock low-to-high transition. Table B contains combinational delays from input to output. Table C contains the clock requirements.

All measurements are made at 1.5 V with input levels at V or 3 V . All times are in nanoseconds.

## Typical Room Temperature Characteristics

$\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\right.$ )
A. Setup and Hold Times

| Input | $t_{\mathbf{3}}$ | $\mathbf{t}_{\mathbf{h}}$ |
| :---: | :---: | :---: |
| $\mathrm{D}_{\mathrm{i}} \rightarrow \mathrm{R}$ | 11 | 6 |
| $\mathrm{D}_{1} \rightarrow \mathrm{AR}$ | 15 | 6 |
| $\mathrm{I}_{0}-\mathrm{I}_{3}$ | 35 | 6 |
| $\overline{\mathrm{CC}}$ | 22 | 6 |
| $\overline{\mathrm{CCEN}}$ | 21 | 6 |
| $\mathrm{C}_{n}$ | 19 | 6 |
| $\overline{\mathrm{RLD}}$ | 21 | 6 |

B. Combinational Delays

| Input | $Y$ | $\overline{\text { PL, }} \overline{\text { VECT, }} \overline{\text { MAP }}$ | $\overline{\text { FULL }}$ |
| :---: | :---: | :---: | :---: |
| $\mathrm{D}_{0}-\mathrm{D}_{11}$ | 14 | - | - |
| $\mathrm{I}_{0}-\mathrm{I}_{3}$ | 24 | 20 | - |
| $\overline{\mathrm{CC}}$ | 21 | - | - |
| $\overline{\mathrm{CCEN}}$ | 21 | - | - |
| CP <br> $I=8,9,15$ | 28 | - | - |
| CP (Note) <br> $I=8,9,15$ | 28 | - | - |
| CP <br> All Other 1 | 24 | - | 28 |
| $\overline{\mathrm{OE}}$ | $15 / 15$ | - | - |

Note: If the instruction prior to the clock was 4 or 12 or $\overline{\mathrm{RLD}}$ was ow, delays are as listed
C. Clock Requirements

| Minimum Clock LOW Time | 25 | ns |
| :---: | :---: | :---: |
| Minimum Clock HIGH Time | 25 | ns |
| Minimum Clock Period, I $=8,9,15$ | 50 | ns |
| Minimum Clock Period, $1=14$ | 50 | ns |

Clock periods for other instructions are determined by external conditions.

## Guaranteed Characteristics over

Commercial Operating Range
IDM2910A DC, NC
( $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ )
A. Setup and Hold Times

| Input | $t_{\mathbf{3}}$ | $t_{h}$ |
| :---: | :---: | :---: |
| $D_{1} \rightarrow R$ | 14 | 0 |
| $D_{1} \rightarrow A R$ | 25 | 0 |
| $I_{0}-I_{3}$ | 35 | 0 |
| $\overline{C C}$ | 35 | 0 |
| $\overline{C C E N}$ | 35 | 0 |
| $C_{n}$ | 30 | 0 |
| $\overline{R L D}$ | 25 | 0 |

B. Combinational Delays

| Input | Y | PL, VECT, MAP | FULL |
| :---: | :---: | :---: | :---: |
| $\mathrm{D}_{0}-\mathrm{D}_{11}$ | 20 | - | - |
| $\mathrm{I}_{0}-\mathrm{I}_{3}$ | 35 | 30 | - |
| $\overline{\text { CC }}$ | 35 | - | - |
| CCEN | 35 | - | - |
| $\begin{gathered} C P \\ I=8,9,15 \end{gathered}$ | 45 | - | - |
| $\begin{aligned} & \text { CP (Note) } \\ & \mathrm{I}=8,9,15 \end{aligned}$ | 45 | - | - |
| $\begin{gathered} \text { CP } \\ \text { All Other I } \end{gathered}$ | 35 | - | 30 |
| $\overline{\mathrm{OE}}$ | 25/25 | - | - |

Note: If the instruction prior to the clock was 4 or 12 or $\overline{\operatorname{RLD}}$ was ow, delays are as listed

## C. Clock Requirements

| Minimum Clock LOW Time | 30 | ns |
| :---: | :---: | :---: |
| Minimum Clock HIGH Time | 30 | ns |
| Minimum Clock Period, I $=8,9,15$ | 60 | ns |
| Minimum Clock Period, $\mathrm{I}=14$ | 60 | ns |

Clock periods for other instructions are determined by external conditions.

## Guaranteed Characteristics over <br> Military Operating Range <br> IDM2910A DM, DM/883

( $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ )

## A. Setup and Hold Times

| Input | $t_{3}$ | $t_{h}$ |
| :---: | :---: | :---: |
| $D_{1} \rightarrow R$ | 17 | 0 |
| $D_{1} \rightarrow A R$ | 30 | 0 |
| $I_{0}-I_{3}$ | 40 | 0 |
| $\overline{C C}$ | 40 | 0 |
| $\overline{C C E N}$ | 40 | 0 |
| $C_{n}$ | 35 | 0 |
| $\overline{\text { BLD }}$ | 30 | 0 |

B. Combinational Delays

| Input | Y | $\overline{\text { PL, }} \overline{\mathrm{VECT}}, \overline{\text { MAP }}$ | FULL |
| :---: | :---: | :---: | :---: |
| $\mathrm{D}_{0}-\mathrm{D}_{11}$ | 25 | - | - |
| $\mathrm{I}_{0}-\mathrm{I}_{3}$ | 40 | 35 | - |
| $\overline{\mathrm{CC}}$ | 40 | - | - |
| CCEN | 40 | - | - |
| $\begin{gathered} C P \\ I=8,9,15 \end{gathered}$ | 55 | - | - |
| $\begin{aligned} & C P \text { (Note) } \\ & \mathrm{I}=8,9,15 \end{aligned}$ | 55 | - | - |
| $\begin{gathered} \text { CP } \\ \text { All Other I } \end{gathered}$ | 40 | - | 35 |
| $\overline{\mathrm{OE}}$ | 25/25 | - | - |

Note: If the instruction prior to the clock was 4 or 12 or $\overline{\text { RLD }}$ was low, delays are as listed.

## C. Clock Requirements

| Minimum Clock LOW Time | 35 | ns |
| :---: | :---: | :---: |
| Minimum Clock HIGH Time | 35 | ns |
| Minimum Clock Period, $1=8,9,15$ | 70 | ns |
| Minimum Clock Period, $1=14$ | 70 | ns |

[^66]

Figure 2. Pin Connection Diagram

Table 1. IDM2910A Pinout Descriptions

| Abbreviation | Name | Function |
| :---: | :---: | :---: |
| $D_{i}, \mathrm{i}=0$ to 11 | Direct Inputs | 12 direct input lines carrying data into the register/counter or a jump address to be used by the multiplexer. $D_{0}$ is LSB. |
| $\mathrm{l}_{\mathrm{i}}, \mathrm{i}=0$ to 3 | Instruction Lines | Four instruction lines. Select one-of-sixteen control instructions for the IDM2910A. |
| $\overline{\mathrm{CC}}$ | Condition Code | The outcome of a test is input through this line into the IDM2910A so that it may be used in conditional control instructions. A low on CC is interpreted as PASS test. |
| CCEN | Condition Code Enable | Conditional control based on the $\overline{\mathrm{CC}}$ input is enabled as long as CCEN is low. A high on CCEN overrides the CC input and the IDM2910A will operate as if $\overline{\mathrm{CC}}$ were low. |
| $\mathrm{C}_{\mathrm{n}}$ | Carry In | The carry input to the address register incrementer. |
| $\overline{\text { RLD }}$ | Register Load | When LOW, will force a load of the register/counter on the next rising edge of the clock. Loading will be performed regardless of instruction or condition. |
| $\overline{O E}$ | Output Enable | The TRI-STATE ${ }^{\circ}$ control of $Y_{i}$ outputs. |
| CP | Clock Pulse | All internal state changes are triggered by the rising edge of the clock. |
| $\mathrm{v}_{\text {cc }}$ | +5 Volts |  |
| GND | Ground |  |
| $Y_{i}, i=0$ to 11 | Address Outputs | 12 address output lines to be used by the microprogram memory in accessing the next microword. $\mathrm{Y}_{0}$ is LSB. |
| $\overline{\text { FULL }}$ | Full Stack | This output will go low one microcycle after the stack becomes full. |
| $\overline{\text { PL }}$ | Pipeline Address Enable | May be used to enable the first of three sources (usually pipeline register) onto the branch address bus connected to the $D_{i}$ inputs. |
| $\overline{M A P}$ | Map Address Enable | May be used to enable the second of three sources (mapping ROM, PROM or RAM) onto the branch address bus connected to the $D_{i}$ inputs. |
| $\overline{\text { VECT }}$ | Vector Address Enable | May be used to enable the third of three sources (usually interrupt starting address) onto the branch address bus connected to the $D_{i}$ inputs. |

## Test Output Load Configurations for IDM2910A

A. Three-State Outputs

B. Normal Outputs

$\mathrm{R} 2=\frac{2.4 \mathrm{~V}}{\mathrm{IOH}}$
$\mathrm{R} 1=\frac{5.0-\mathrm{V}_{\mathrm{BE}}-\mathrm{V}_{\mathrm{OL}}}{1 \mathrm{OL}+\mathrm{V}_{\mathrm{OL}} / \mathrm{R} 2}$

Note 1: $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ includes scope probe, wiring and stray capacitances without device in test fixture.
Note 2: S1, S2, S3 are closed during function tests and all AC tests except output enable tests.
Note 3: S1 and S3 are closed while S2 is open for ${ }^{t}$ PZH test. S 1 and S 2 are closed while S3 is open for tPZL test.
Note 4: $C_{L}=5.0 \mathrm{pF}$ for output disable tests.

## Test Output Loads for IDM2901A

| Pin \# <br> (DIP) | Pin Label | Test <br> Circuit | R1 | R2 |
| :---: | :---: | :---: | :---: | :---: |
| - | $\mathrm{Y}_{0-11}$ | A | 300 | 1 k |
| 5 | $\overline{\mathrm{VECT}}$ | B | 470 | 1.5 k |
| 6 | $\overline{\mathrm{PL}}$ | $B$ | 470 | 1.5 k |
| 7 | $\overline{\mathrm{MAP}}$ | B | 470 | 1.5 k |
| 16 | $\overline{\mathrm{FULL}}$ | B | 470 | 1.5 k |

## The IDM2910A Microinstruction Set

The IDM2910A executes sixteen control instructions. These instructions perform specific functions in addition to the selection of the next microcode word to be executed.

Four of the control instructions are unconditional - the function performed is specified only by the instruction itself.

Ten of the control instructions are conditional branches - based upon the state of an external data-dependent test. Since test results may be forced by suitable circuitry, it follows that the ten control instructions may also be used as unconditionals.

Three of the instructions allow conditional sequencing based upon the contents of the internal register/counter.

The IDM2910A instruction control set is shown in Table 2. One of the conditional branch control instructions is dependent on the external data test and the contents of the internal register/counter.
For the following discussion it is assumed that $\mathrm{C}_{\mathrm{n}}$ is tied high.

For the ten conditional control instructions, the results of data dependent tests are applied to the condition code input, $\overline{\mathrm{CC}}$. If the input to $\overline{\mathrm{CC}}$ is low, the test is considered passed and the action specified under "PASS" (Table 2) will be taken. If the input to $\overline{\mathrm{CC}}$ is high, the test is considered failed and the alternate action is taken. In many cases, the alternate action is the selection of the sequentially incremented address. By setting $\overline{C C E N}$ high for any specific microinstruction, $\overline{C C}$ testing will be disabled and a "PASS" will be forced. Other suggestions for using CCEN to save one bit of microcode are:

- If there is no data-dependent microcode, $\overline{\text { CCEN }}$ can be tied high.
- If data-dependent control instructions are never forced unconditionally, CCEN can be tied low.
- If CCEN is tied to the source of the IDM2910A instruction bit $\mathrm{I}_{0}$, control instructions 4, 6, and 10 are left as data-dependent, and the others are made unconditional.

Several of the IDM2910A inputs may be used to modify instruction execution. For 10 of the 16 instructions, the combination of $\overline{\mathrm{CC}}$ high and $\overline{\mathrm{CCEN}}$ low is used as a test. When $\overline{R L D}$ is low, the direct inputs are loaded into the register/counter overriding any HOLD or DECREMENT (DEC) operation specified in the microinstruction. The OE input, normally low, may be driven high to place the Y outputs in the TRI-STATE ${ }^{\oplus}$ condition.
The LIFO stack contains a 5 -word, 12 -bit file memory and a stack pointer which addresses the value presently at the top of the stack. Actual control over the stack pointer is possible when using microinstruction 0 (JUMP ZERO or RESET). This microinstruction clears the stack by resetting the stack pointer to zero. The contents at the top of the stack will remain undefined following execution of microinstruction 0 , or whenever the stack becomes empty. Any pops performed while the stack is empty will place an undefined address at the $F$ inputs to the multiplexer and the stack pointer will remain at zero.

If five more pushes than pops have occurred since the stack was last empty, the stack will become full. Once the stack is full, the FULL output will go low. FULL will go low on the first microcycle following the fifth push. If any additional push operations are performed on a full stack, the stack becomes overwritten and any previous information is lost.

Note 1: If $\overline{\mathrm{CCEN}}=$ LOW and $\overline{\mathrm{CC}}=$ HIGH, hold; else load. $\mathrm{X}=$ Don't Care.

## IDM2910A Architecture

The IDM2910A Bipolar Microprogram Controller is intended for use in very high-speed microprocessor applications. Up to 4096 microwords may be addressed using the IDM2910A.

A multiplexer within the IDM2910A selects one of four inputs as the source of the next microinstruction address. The four sources are:

1. the microprogram address register ( $\mu \mathrm{AR}$ )
2. the register/counter
3. the direct input lines
4. the LIFO stack
5. The Microprogram Address Register contains a twelve-bit incrementer followed by a twelve-bit register. Two uses for the microprogram address register are:
a. When carry-in $\left(\mathrm{C}_{n}\right)$ is high, the current microprogram address plus one $\left(Y_{i}+1\right)$ is loaded into the address register on the next positive clock transition. Therefore, microprogram words are accessed sequentially.
b. When carry-in $\left(C_{n}\right)$ is low, the current microprogram address is passed through the incrementer and loaded into the address register on the next position clock transition. Thus, the same microinstruction may be repeated as often as is required.
6. The register/counter contains twelve D-type edgetriggered flip-flops with a common clock enable. When the register load control (RLD) is low, addresses from the direct input bus are loaded into the register on the next positive-going clock. Some sequence control instructions include a load operation. For most microcomputer systems, these instructions will be sufficient, thereby simplifying the microcode.
7. The Direct Input lines are a direct input source which may be used for microprogram branching.
8. The LIFO stack is a 5 -word by 12 -bit stack used to provide return address linkage when executing microsubroutines or loops. The stack incorporates a
$5 \times 12$ file (RAM) and a stack pointer that always points to the last entry into the file. Stack reference operations (microprogram looping) may be executed without popping the stack.
The stack pointer is an up/down counter that is incremented whenever a push operation is performed (microinstructions 1,4 , and 5 ). Once the pointer is incremented, the return address is written into the location indicated by the stack pointer on the positive-going clock following the push.
The stack pointer is decremented whenever the pop operation is performed (microinstructions $8,10,11,13$, and 15). The stack pointer is decremented on the positive-going clock following a pop, effectively removing the return address from the top of the stack. Stack pointer linkage is such that any combination of pushes, pops, or stack references may be performed. For control instruction 0 (JUMP ZERO or RESET), the stack pointer is reset. For each push operation, the microsubroutine nesting depth is increased by one; for each pop operation, the depth decreases by one. The maximum nesting depth is five. Once the stack becomes full, FULL goes low and the stack pointer can no longer be incremented. Further pushes will write over the preceding address at the top of the stack. A pop from an empty stack (stack pointer at zero) will place a meaningless address on the Y outputs, and the stack pointer will remain at zero. A stack pointer at zero remains unchanged by any number of additional pops.

The register/counter operates as a twelve-bit downcounter during microinstructions 8,9 , and 15 , with register contents zero as a branch condition. This branch condition provides efficient repetition of microinstructions. The internal arrangement of the register/ counter is such that if a number N is loaded into it and the register is used as a loop termination counter, the sequence' will be executed $N+1$ times. A three-way branch condition is available (control instruction 15) under control of both the register/counter and the condition code input ( $\overline{C C}$ ).

The $Y$ output lines are TRI-STATE, allowing the $Y$ outputs to be disabled. When disabled (via $\overline{O E}$ ), the address lines can be externally driven, allowing automatic checkout of the microcomputer system.

## Architectures Using the IDM2910A

Shading illustrates paths which can limit speed.


Figure 3a. Single-Level Pipeline Based Architecture
A one-level pipeline provides for better speed than most other architectures. The IDM2910A array and the microprogram memory are in parallel speed paths, rather than in series. This architecture is recommended for IDM2910A designs.


Figure 3b. Typical Timing Waveform for Single-Level Pipeline Based Architecture


Figure 4. Instruction Based Architecture
The microinstruction being executed is in the register at the microprogram memory output. The IDM2910A and the microprogram memory are in series. Any conditional branches are executed on the same cycle as the ALU operation generating the condition.


Figure 5. Address Based Architecture
The address of the microinstruction being executed is in the register at the IDM2910A output. The IDM2910A and the microprogram memory are in the critical path. This architecture operates at approximately the same speed as the instruction based architecture, but requires fewer register bits because only the address (typically 10 to 12 bits) is stored instead of the instruction (typically 40 to 60 bits).


Figure 6. Data Based Architecture
The status register provides for conditional branch control based upon the results of the previous ALU cycle. The IDM2910A and the microprogram memory are in the critical path.


Figure 7. Two-Level Pipeline Architecture
The two level pipeline provides the maximum possible speed. but is more difficult to program because the selection of a microinstruction occurs two microinstructions ahead of its execution.

## IDM2910A Operation

The results of each instruction in determining the $Y$ outputs, and the controlling of the three enable signals ( $\overline{\mathrm{PL}}, \overline{\mathrm{MAP}}, \overline{\mathrm{VECT}}$ ) are given in Table 2. Also shown is the effect of the microinstructions on the register/counter and the stack after the next positive-going clock. The multiplexer determines which of the internal sources drive the $Y$ output lines. Depending upon the condition of $C_{n}$, the address loaded into the microprogram address register will be identical to the Y outputs, or will be one greater. For each microinstruction, only one of the three enable outputs ( $\overline{\mathrm{PL}}, \overline{\mathrm{MAP}}$, or $\overline{\mathrm{VECT}}$ ) is low. These three enable signals may be used to control the TRI-STATE ${ }^{\circ}$ outputs of three external sources of microprogram address to allow them to drive the direct input bus $\left(D_{i}\right)$ without additional logic. The external sources are:

1. A source of microprogram jumps (usually part of a pipeline register).
2. A PROM which maps machine language to a microinstruction starting location (entry point).
3. An optional third source of microinstructions (often a vector from a DMA or interrupt source).
The function performed by three of the control instructions depends upon the contents of the registerl counter. The counter is decremented if it contains a non-zero value. If the value in the counter is zero, it is held and a different microprogram next-address is selected. These types of instructions are useful for executing a microinstruction loop a known number of times. The three-way branch control instruction (number 15 ) is affected by both the external condition code $\overline{\mathrm{CC}}$ and the contents of the register/counter.
The following paragraphs describe each of the IDM2910A control instructions. Included with each of the descriptions is an execution flowchart showing typical microprogram flow.

Each of the examples is intended to show a typical microprogram flow as various microprogram control instructions are executed. The typical circuit of Figure 3 is assumed.

The microprogram addresses in the illustrations were chosen arbitrarily and have no significance other than
to illustrate microprogram flow, the only exception being control instruction 0, JZ (JUMP ZERO or RESET), which always selects the next address to be zero.

Execution flowcharts should be interpreted as follows:
Each dot relates to one microcycle. While this microcycle is going on the IDM2910A control instruction will be supplied by the microprogram memory word presently in the pipeline register.

A dot surrounded by a circle refers to the control instruction under discussion. Dashed lines refer to conditional actions. Solid lines refer to unconditional actions or to the outcome of $=$ Test Failed $=$ in conditional control instructions.

Dashed arrows refer to conditional branches (address changes other than sequential flow), which will be selected if the test is passed (CC = LOW). Solid arrows refer to unconditional branches or to the outcome of $=$ Test Failed $=$ in conditional control instructions.

Parentheses () should be read "contents of," e.g., $\left(D_{i}\right)=$ contents of $D_{i}$.

## Control Instruction 0

JZ (Jump Zero or Reset) - This control instruction clears the stack pointer and specifies unconditionally that the next address is zero. This control instruction is useful for power-up sequences if the initialization routines start at microprogram memory location zero.


Figure 8. JUMP ZERO (JZ)

## Control Instruction 1

CJS (Conditional Jump-to-Subroutine) - This control instruction executes a conditional jump to a subroutine located at the address found in the pipeline register. Referring to Figure 9, the unconditional microprogram flow is from address 50 through address 52. When the contents of address 52 are in the pipeline register, the next address control instruction is CJS. If the conditional test is passed, address 53 will be pushed onto the stack and the next instruction executed will be at address 90 . The address pushed onto the stack provides a return link once the microsubroutine starting at address 90 is completed. For example, a Return-from Subroutine (CRTN, control instruction 10) was executed at address 93. If the conditional test fails, the Jump-toSubroutine will not be executed and the contents at address 53 will be executed. In this manner, the CJS control instruction at address 52 will cause the microprogram word at either address 90 or address 53 to be executed.


Figure 9. COND JSB PL (CJS)

## Control Instruction 2

JMAP (Jump-Map) - This is an unconditional jump control instruction. When JMAP is executed, the MAP output is enabled and the next microinstruction address is taken from the mapping PROMs. The JMAP control instruction is normally used towards the end of an instruction-fetch sequence for the microcomputer. At that time the next instruction to be executed should be valid, allowing it to be mapped into the corresponding entry point.
For the example shown, the microinstructions at addresses 50 through 53 would be the fetch sequence, with 53 being the sequence completion. The JMAP control instruction would be contained in the pipeline register with the mapping PROM generating an address 90. Address 90 would be selected by the IDM2910A as the next address to be presented to microprogram memory.


Figure 10. JUMP MAP (JMAP)

## Control Instruction 3

CJP (Conditional Jump Pipeline) - This control instruction derives its branch address from the pipeline register branch address field ( $\mathrm{BR}_{0}$ through $\mathrm{BR}_{11}$ ). See the typical microcomputer system, Figure 11. A technique is thus provided for branching to various microprogram sequences depending upon the state of the condition code inputs ( $\overline{C C E N}$ and $\overline{C C}$ ). Statemachines may be designed to execute tests on various inputs and to wait for the condition to go true. When the condition does go true, the system branches and performs a specific function. When the branch occurs, the particular input is usually reset until some point in the future. With CCEN high, this control instruction is the one to use for unconditional jumps.

The example illustrates a conditional jump via the address value defined by the microprogram word located at address 52 . When the contents of address 52 are in the pipeline register, the next address passed through the IDM2910A will be either address 53 or address 30 , depending upon the state of the condition code input. If the test passes, the address value in the pipeline register (address 30 ) will be selected by the IDM2910A. If the test fails, the next sequential address (address 53) contained in the micro address register ( $\mu A R$ ) will be selected.


Figure 11. COND JUMP PL (CJP)

## Control Instruction 4

PUSH (Unconditional Push/Conditional Load Counter) - This control instruction is primarily used to set up microprogram loops in the microprogram. As shown in Figure 12, when microcode word 52 is in the pipeline register, a push operation is performed on the stack and depending upon the condition code inputs, the register/ counter is loaded. A push operation causes the next sequential address (address 53) to be pushed onto the stack. If the condition code test fails, the register/ counter is not loaded. If the condition code test passes, the register/counter is loaded with the address value in the pipeline register branch address field. In this manner, a single control instruction can set up a microprogram loop to be executed a specific number of times. While setup is being performed the IDM2910A will unconditionally select the next sequential address contained in the micro address register to be presented to the memory. Control instruction 8 (RFCT) describes the use of the pushed value and the register/counter contents for looping.


Figure 12. PUSH, COND LD CNTR (PUSH)

## Control Instruction 5

JSRP (Conditional Jump-to-Subroutine) - This control instruction is a conditional jump to a subroutine via either the contents of the register/counter or the pipeline register.

As shown in Figure 13, a push operation is always performed and one of two microsubroutines is executed. For this example, either the microsubroutine at address 80 or the microsubroutine at location 90 will be executed. A Return-from-Subroutine (CRTN, control instruction 10) at the end of the microsubroutine will pop the return address (location 55) from the stack. In order for this microinstruction control sequence to operate correctly, the next address fields of both microinstructions 53 and 54 must contain the proper address value. As an example, the next address field of microinstruction 53 must contain address value 90 and microinstruction 54 must contain address value 80 . Microinstruction 53 must be loaded into the register/counter while microinstruction 54 is in the pipeline register. If a JSRP is executed at address 54 and the condition code test fails, the contents of the register/counter will be passed through the IDM2910A as the address (address 90 ) of the next microinstruction. If the condition code test passes, the address value in the pipeline register will be passed through the IDM2910A as the address (address 80 ) of the next microinstruction. Therefore, this control instruction (JSRP) has the capability of selecting one of two microsubroutines, based upon the results of a condition code test.


Figure 13. COND JSB R/PL (JSRP)

## Control Instruction 6

CJV (Conditional Jump Vector) - This is a conditional jump control instruction. When CJV is executed, the VECT output is enabled and the next microinstruction address is taken from an address generator. The VECT line must control the TRI-STATE ${ }^{\circ}$ enable line of a register, a buffer, or a PROM, containing the next microprogram address. This instruction provides one technique for performing interrupt type branching at the microprogram level. Since CJV is a conditional control instruction, passing the condition code inputs will allow the vector source address to pass through the IDM2910A. If the condition code test fails the next sequential address will be taken from the address register.

As shown in Figure 14, if CJV is at location 52, and the condition code test passes, microprogram execution will jump to vector address 20 and continue. If the condition code test fails, microprogram execution will continue at address 53.


Figure 14. COND JUMP VECTOR (CJV)

## Control Instruction 7

JRP (Conditional Jump) - This control instruction is a conditional jump to another routine via the contents of either the register/counter or the pipeline register. JRP is similar to JSRP (control instruction 5), except that no push onto the stack is performed for JRP.

The example shown in Figure 15 shows JRP as a branch to one of two addresses, depending upon the results of the condition code test. Assume the pipeline register contains an address value of 70 when the contents of address 52 are being executed. As the contents of address 53 are clocked into the pipeline register, the address value of 70 is loaded into the register/counter. If the address value of 80 is available when the contents of address 53 are in the pipeline register, either address 70 or address 80 will be passed through the IDM2910A, depending upon the results of the condition code test.


Figure 15. COND JUMP R/PL (JRP)

## Control Instruction 8

RFCT (Repeat Loop, Counter Not Equal to Zero) - This control instruction uses the decrementing ability of the register/counter to loop on one or more microinstructions. A preceding instruction, such as PUSH, must have loaded a count value into the register/counter while pushing the next address onto the stack. RFCT tests the register/counter for a non-zero value. If the counter is non-zero, the register/counter is decremented by one and the address of the next instruction is taken from the top of the stack. This sequence will repeat until the register/counter equals zero (the exit condition has
been met), causing the next sequential address to be selected ( $Y_{i}=\mu \mathrm{AR}$ ). The stack is popped since looping back is not required anymore.
As shown in Figure 16, a PUSH control instruction would most likely be at address 50 . The PUSH will cause address 51 to be pushed onto the stack and will load the register/counter with the count value contained in the pipeline register branch address field.

For this example, the loop test is made at the end of the loop routine (address 54 ), so the value loaded into the register/counter must be one less than the desired number of passes through the loop. Using the method in the example, a loop may be executed from 1 to 4096 times.
The ability to perform single-microinstruction loops is an efficient way to execute the same microinstruction a specified number of times. Examples are fixed rotates, byte swap, fixed point multiply, and fixed point divide.


Figure 16. REPEAT LOOP, CNTR $\neq 0$ (RFCT)

## Control Instruction 9

RPCT (Repeat Pipeline Register, Counter Not Equal to Zero) - This control instruction uses the decrementing ability of the register/counter to loop on one or more microinstructions. . RPCT is similar to control instruction RFCT (control instruction 8) except the branch address is taken from the pipeline register whereas RFCT takes it from the file. As long as the register/counter is not zero, RPCT will decrement the value in the register/counter and branch to the address taken from the pipeline register through the $D_{i}$ inputs. Once the register/counter equals zero, the next address will be selected $\left(Y_{i}=\mu A R\right)$. For some cases, this control instruction can be considered to be a one-word extension of the stack. By using RPCT, a microprogram loop using the register/counter can be executed, even though the stack may be completely full. A preceding control instruction must have loaded a count value into the register/counter. RPCT does not perform a pop operation because the stack is not being used.

As shown in Figure 17, microinstruction 51 could be Load Counter and Continue (LDCT, control instruction 12). RPCT is the control instruction at 52 and is shown as a single microinstruction loop. The address in the
pipeline register would be 52 . Although a single microinstruction loop is shown, by changing the address in the pipeline register, multi-instruction loops may be performed for a fixed number of times.


Figure 17. REPEAT PL, CNTR $\neq 0$ (RPCT)

## Control Instruction 10

CRTN (Conditional Return-from-Subroutine) - This control instruction is used to return from a microsubroutine to the control instruction immediately following the microsubroutine call. CRTN is a conditional return, with the return occurring only if the condition code test passes. If the condition code test fails, the next sequential microinstruction will be executed.
As shown in Figure 18, the use of CRTN is illustrated for both the conditional and the unconditional modes. A Jump-to-Subroutine control instruction is executed at address 52, pushing return address 53 onto the stack and transferring control to address 90. A CRTN is executed at address 93 . If the condition code test passes, the microprogram returns to address 53 and the stack is popped. If the condition code test fails, execution continues through to address 97 , where the microsubroutine is considered complete. CRTN must now be executed unconditionally. The microinstruction at address 97 is programmed to force CCEN high, disabling the condition code test, with the forced pass causing an unconditional return.


Figure 18. COND RETURN (CRTN)

## Control Instruction 11

CJPP (Conditional Jump Pipeline Register Address and Pop Stack - This control instruction provides another method of loop termination and stack maintenance. CJPP is a conditional jump, with the jump occurring only if the condition code test passes. A stack pop will also occur since this jump terminates the loop (whose branch address is located in the stack top).

As shown in Figure 19, a return address is pushed onto the stack and is followed by a short loop. The microinstructions at addresses 52, 53, and 54 are all CJPP control instructions. At address 52, if the condition code test passes, a branch to address 70 and a stack pop will occur. If the condition code test fails, the next sequential address (address 53) will be selected. The same conditions exist for the microinstructions at addresses 53 and 54 , with 53 pointing to either address 90 or address 54 , and 54 pointing to either address 80 or address 55 . Used in this sort of loop, the CJPP control instruction is very useful when several inputs require testing before proceeding to other instructions. This provides the powerful jump-table programming technique at the microprogram level.


Figure 19. COND JUMP PL \& POP (CJPP)

## Control Instruction 12

LDCT (Load Counter and Continue) - This control instruction enables the register/counter to be loaded with the value present on the direct input lines. The direct input lines are normally connected to the pipeline register branch address field. For the architecture discussed here, the microinstruction under execution will supply either a branch address or a count value to the register/counter.

There are three methods for loading the register/counter:

1. The conditional load using the PUSH control instruction (number 4).
2. The use of the $\overline{R L D}$ input in conjunction with any of the control instructions.
3. The explicit load using LDCT.

When using $\overline{\mathrm{RLD}}$ in conjunction with any other control instruction, any counting or decrementing called for is overridden and a load into the register/counter occurs. The $\overline{R L D}$ input provides additional microinstruction power at the expense of one bit of microinstruction width. LDCT is the exact equivalent of using $\overline{\operatorname{RLD}}$ with control microinstruction 14 (CONT). LDCT provides the ability to load the register/counter for those systems in which RLD is not under microprogram control.


Figure 20. LD CNTR \& CONTINUE (LDCT)

## Control Instruction 13

LOOP (Test-End-of-Loop) - This control instruction provides a way of conditionally exiting a loop from the bottom. Prior to entering the loop, a branch address must be pushed onto the stack. LOOP will continue to branch back to the address contained on the top of the stack as long as the condition code test fails. When the condition code test passes, the next sequential address is selected $\left(Y_{i}=\mu A R\right)$ and the stack is popped.

As shown in Figure 21, the branch address is pushed onto the stack and then the microprogram enters the loop. LOOP is located at address 56 . If the condition code test fails, the branch address 52 will be taken from the stack and the program loops to address 52 . If the condition code test passes, the loop will terminate and the microinstruction at the next sequential address (taken from the address register) will be executed. Address 52 is popped from the stack once the condition code test passes, thereby performing the required stack maintanance.


Figure 21. TEST END LOOP (LOOP)

## Control Instruction 14

CONT (Continue) - This control instruction increments the address register so the next sequential microinstruction can be executed. CONT should be the default control instruction requested by the firmware when no other control instruction needs performing.


Figure 22. CONTINUE (CONT)

## Control Instruction 15

TWB (Three-Way Branch) - This control instruction is the most complex of the 16 IDM2910A control instructions. TWB is a conditional control instruction that can test either the condition code input or the register/ counter contents to determine the next branch address.

A preceding control instruction, such as a PUSH, must have loaded a count value into the register/counter while pushing the loop branch address onto the stack. As long as the condition code test fails, and the register/counter is not zero, the branch will be to the address on the top of the stack and the register/counter will be decremented. If the register/counter reaches zero, the next branch address is taken from the pipeline register (via the direct input lines). If at any time during the execution of TWB the condition code passes, no branch will occur and the next sequential address will be selected $\left(Y_{i}=\mu A R\right)$. Once the loop is exited, for either reason, the stack is popped.

The three-way branch can enhance system performance in a number of ways. Some examples are:

1. Performing a memory search that is terminated either by finding the desired value or by reaching the search limit.
2. Terminating a variable-field-length arithmetic operation upon finding that the contents of the unprocessed portion of the field are all zeros.
3. Performing a key search in a disc controller that is processing variable-length records.
4. Normalizing a floating-point number.

An example of a memory search operation is shown in Figure 23. A PUSH is executed at address 63 to push the return address 64 onto the stack, and to load a count value into the register/counter. The count value must be one less than the number of memory locations to be searched prior to exiting the loop. Address 64 contains a microinstruction that fetches a value from the next memory area to be searched, and compares it with the search key. A test for the results of the search comparison is at address 65. Address 65 also contains TWB for microprogram control. If matching does not occur, the condition code test fails and the microprogram loops back to address 64 to obtain the next search address. Once the register/counter equals zero, the microprogram will branch using the branch address (address 72) taken from the pipeline register. If a match is found during the search, the condition code test will pass during the TWB control instruction and the next sequential address will be taken from the address register. Regardless of which method of exiting the loop is used, the stack will be popped and the loop branch address removed from the top of the stack.


Figure 23. THREE-WAY BRANCH (TWB)

Ordering Information

| Package <br> Type | Package <br> Number | Temperature <br> Range | Order <br> Number |
| :--- | :---: | :--- | :--- |
| Molded DIP | N40A | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | IDM2910ANC |
| Hermetic DIP | D40C | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | IDM2910AJC |
| Hermetic DIP | D40C | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | IDM2910AJM |
| Hermetic DIP | D40C | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | IDM2910AJM/883 |

## IDM29803 16-Way Branch Controller

## General Description

When used in conjunction with the IDM2909A address controller, the IDM29803 provides 16 -way branch control. Four different inputs can be tested simultaneously by the 16 instructions of the IDM29803; thus, the four OR inputs of the IDM2909A can be driven by the four outputs of the IDM29803 and a branch can be made to any one of the 16 addresses.

If one test ( $T$ ) input is being tested, the device will select one of two possible addresses; if two inputs are being tested, the device will select one of four possible addresses and, if three inputs are being tested, one of eight addresses will be selected. If all four inputs are tested, one of sixteen addresses is selected as the field used to drive the OR inputs of the IDM2909A. The "zero" instruction serves as a test inhibit function.

## Features and Benefits

- 16 separate instructions - 2-, 4-, 8-, or 16-way branch in one microprogram execution cycle
- Four discrete test inputs
- Four discrete outputs for driving the four OR inputs of the IDM2909A address controller
- Provides a maximum branching capability in a microprogram control unit using the IDM2909A
- Uses low-power Schottky technology
- Meets all requirements of MIL-STD-883


## Logic Diagram



Connection Diagram



## Absolute Maximum Ratings (Note 1)

Operating Range

Storage Temperature
Temperature (Ambient) Under Bias Supply Voltage to Ground Potential DC Voltage Applied to Outputs for High Output State
DC Input Voltage
DC Output Current, into Outputs
DC Input Current
$-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ -0.5 V to +7.0 V
-0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ max -0.5 V to +5.5 V 30 mA
-30 mA to +5.0 mA

Ambient
Temperature $\quad$ VCC
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad 4.75 \mathrm{~V}$ to 5.25 V
Com'l
IDM29803DC, NC
Mil
IDM29803DM, DM/883 $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad 4.50 \mathrm{~V}$ to $5: 50 \mathrm{~V}$

DC Electrical Characteristics (Note 2)

| PARAMETER |  | CONDITIONS | Com'l |  |  | Mil |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{I}_{\mathrm{F}}$ | Input Load Current, All Inputs |  | $V_{C C}=M a x, V_{F}=0.45 \mathrm{~V}$ |  | -80 | -250 |  | -80 | -250 | $\mu \mathrm{A}$ |
| $I_{R}$ | Input Leakage Current, All Inputs | $V_{C C}=$ Max, $V_{R}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
| IRB | Input Leakage Current, All Inputs | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{RB}}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| VOL | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l} \mathrm{OL}=16 \mathrm{~mA}$ |  | 0.35 | 0.45 |  | 0.35 | 0.5 | V |
| $V_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| ICEX | Output Leakage Current (Open-Collector Only) | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {CEX }}=2.4 \mathrm{~V}$ |  |  | 50 |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {CEX }}=5.5 \mathrm{~V}$ |  |  | 100 |  |  | 100 | $\mu \mathrm{A}$ |
| Vc | Input Clamp Voltage | $V_{C C}=M i n, I_{1 N}=-18 \mathrm{~mA}$ |  | -0.8 | -1.2 |  | -0.8 | -1.2 | V |
| $\mathrm{CIN}^{\text {I }}$ | Input Capacitance | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, V_{I N}=2 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}, \\ & 1 \mathrm{MHZ} \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| $\mathrm{c}_{0}$ | Output Capacitance | $V_{C C}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> 1 MHz , Output "OFF" |  | 6.0 |  |  | 6.0 |  | pF |
| 'cc | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max, All Inputs Grounded. <br> All Outputs Open |  | 80 | 130 |  | 80 | 130 | mA |
| TRI-STATE PARAMETERS |  |  |  |  |  |  |  |  |  |
| Isc | Output Short Circuit Current | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=$ Max, ( Note 3) | -30 | -60 | -100 | -30 | -60 | -100 | mA |
| IHz | Output Leakage (TRI•STATE) | $\begin{aligned} & V_{C C}=\text { Max, } V_{\mathrm{O}}=0.45 \text { to } 2.4 \mathrm{~V} \text {, } \\ & \text { Chip Disabled } \end{aligned}$ |  |  | $\pm 50$ |  |  | $\pm 50$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage High | $1 \mathrm{OH}=-2 \mathrm{~mA}$ |  |  |  | 2.4 | 3.2 |  | V |
|  |  | $\mathrm{I}^{\mathrm{OH}}=-6.5 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |  |  | V |

AC Electrical Characteristics (With standard load)

| PARAMETER |  | CONDITIONS | Com'l |  |  | Mil |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| ${ }^{\text {ta }}$ A | Address Access Time |  | (Figure 1) | 10 | 35 | 50 | 10 | 35 | 60 | ns |
| tea | Enable Access Time | (Figure 2) | 5 | 15 | 25 | 5 | 15 | 30 | ns |
| ter | Enable Recovery Time | (Figure 2) | 5 | 15 | 25 | 5 | 15 | 30 | ns |

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.
Note 2: These limits apply over the entire operating range unless stated otherwise. All typical values are for $V_{C C}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: During ISC measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

## Switching Characteristics Over Operating Range

|  |  |  | Com'l | Mil |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Description | Test Conditions | Min Max | Min Max | Units |
| tPLH | $\mathrm{I}_{\mathrm{i}}$ to $\mathrm{OR}_{\mathrm{i}}$ | $\begin{aligned} & C_{L}=15 \mathrm{pF} \\ & R_{L}=2.0 \mathrm{k} \Omega \end{aligned}$ | 50 | 60 | ns |
| tPHL |  |  |  |  |  |
| tPLH | $\mathrm{T}_{\mathrm{i}}$ to $\mathrm{OR}_{\mathrm{i}}$ |  | 50 | 60 | ns |
| tPHL |  |  |  |  |  |
| t ZH | $O E_{i}$ to $O R_{i}$ |  | 25 | 30 | ns |
| tZL |  |  |  |  |  |
| thz | $O E_{i}$ to $O R_{i}$ |  | 25 | 30 | ns |
| t L Z |  |  |  |  |  |

## Definition of Functional Terms

$10,1,12,13$
The four instruction inputs to the device
$T_{0}, T_{1}, T_{2}, T_{3}$
The four test inputs for the device
$\mathrm{OR}_{0}, \mathrm{OR}_{1}, \mathrm{OR}_{2}, \mathrm{OR}_{3}$ The four outputs of the device that are connected to the four OR inputs of the IDM2909A $\overline{O E}_{1}, \overline{O E}_{2}$ Output Enable. When either $\overline{\mathrm{OE}}$ input is High, the OR; outputs are in the high impedance state. When both the $\overline{\mathrm{OE}}_{1}$ and $\overline{\mathrm{OE}}_{2}$ inputs are Low, the OR outputs are enabled and the . selected data will be present.

## Standard Test Load


${ }^{*} \mathrm{C}_{\mathrm{L}}$. includes probe and jig capacitance

- Input waveforms are supplied by a pulse generator having the following characteristics: $P R R=1 \mathrm{MHz}$, $Z_{\text {OUT }}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leqslant 2.5 \mathrm{~ns}$ and $\mathrm{t}_{\mathrm{f}} \leqslant 2.5 \mathrm{~ns}$ (between 1.0 V and 2.0 V ).
- tAA is measured with both enable inputs at a steady low level.
- tEA and tER are measured from the 1.5 V on inputs and outputs with all address inputs at a steady level and with the unused enable input at a steady low level.


## Switching Time Waveforms



Figure 1. Address Access Time


Figure 2. Enable Access Time and Recovery Time

## Guaranteed Loading Rules Over Operating Range (In Unit Loads)

A Low-Power Schottky TTL Unit Load is defined as $20 \mu \mathrm{~A}$ measured at 2.7V High and -0.36 mA measured at 0.4 V Low.

| Pin <br> Nos. | Input/ <br> Output | Input <br> Load | Output <br> High | Output <br> Low |
| :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{I}_{2}$ | 0.5 | - | - |
| 2 | $\mathrm{I}_{1}$ | 0.5 | - | - |
| 3 | $\mathrm{I}_{0}$ | 0.5 | - | - |
| 4 | $\mathrm{~T}_{3}$ | 0.5 | - | - |
| 5 | $\mathrm{~T}_{0}$ | 0.5 | - | - |
| 6 | $\mathrm{~T}_{1}$ | 0.5 | - | - |
| 7 | $\mathrm{~T}_{2}$ | 0.5 | - | - |
| 8 | GND | - | - | - |
| 9 | $\mathrm{OR}_{3}$ | - | 100 | 44 |
| 10 | $\mathrm{OR}_{2}$ | - | 100 | 44 |
| 11 | $\mathrm{OR}_{1}$ | - | 100 | 44 |
| 12 | $\mathrm{OR}_{0}$ | - | 100 | 44 |
| 13 | $\mathrm{OE}_{1}$ | 0.5 | - | - |
| 14 | $\mathrm{OE}_{2}$ | 0.5 | - | - |
| 15 | $\mathrm{I}_{3}$ | 0.5 | - | - |
| 16 | $\mathrm{~V}_{\mathrm{CC}}$ | - | - | - |

## Applications Example



Note: The least significant microprogram sequencer is an IDM2909A and the more significant sequencers are IDM2911 A's.

Function Table

| Function | 13 | 12 | 11 | 10 | T3 | T2 | T1 | T0 | $\mathrm{OR}_{3}$ | $\mathrm{OR}_{2}$ | $\mathrm{OR}_{1}$ | $\mathrm{OR}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| No Test | L | L | L | L | X | $x$ | X | X | L | L | L | L |
| Test $\mathrm{T}_{0}$ | L | L | L | H | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\frac{L}{L}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ |
| Test $\mathrm{T}_{1}$ | L | L | H | L | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\frac{L}{L}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{gathered} \mathrm{L} \\ \mathrm{~L} \end{gathered}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ |
| Test $T_{0}$ \& $T_{1}$ | L | L | H | H | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & x \\ & x \\ & x \\ & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & L \\ & H \\ & L \\ & H \end{aligned}$ |
| Test $\mathrm{T}_{2}$ | L | H | L | L | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & x \\ & x \\ & x \end{aligned}$ | $L$ | $L$ | $L$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ |
| Test $T_{0}$ \& $T_{2}$ | L | H | L | H | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & L \\ & H \\ & H \\ & H \end{aligned}$ |
| Test $T_{1} \& T_{2}$ | L | H | H | L' | $\begin{aligned} & x \\ & x \\ & x \\ & x \\ & x \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & L \\ & H \\ & L \\ & H \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | $L$ $L$ $L$ $L$ | $L$ $L$ $H$ $H$ | L H L H |
| Test $T_{0}, T_{1}, \& T_{2}$ | L | H | H | H | $x$ <br> $x$ <br> X <br> $x$ <br> x <br> X <br> $x$ <br> $\times$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \\ & H \\ & H \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & H \\ & H \\ & L \\ & L \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & L \\ & H \\ & L \\ & H \\ & L \\ & H \\ & L \\ & H \end{aligned}$ | $L$ $L$ $L$ $L$ $L$ $L$ | $L$ $L$ $L$ $L$ $H$ $H$ $H$ $H$ | $L$ $L$ $L$ $H$ $H$ $L$ $L$ $H$ $H$ | $L$ $L$ $H$ $H$ $H$ $H$ $H$ $H$ |
| Test T3 | H | L | L | L | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\bar{L}$ | $\begin{aligned} & L \\ & L \end{aligned}$ | $\bar{L}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ |
| Test $T_{0}$ \& $T_{3}$ | H | L | L | H | $\begin{aligned} & L \\ & L \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & L \\ & H \\ & L \\ & H \end{aligned}$ | $L$ $L$ $L$ $L$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & L \\ & H \\ & H \\ & H \end{aligned}$ |
| Test $T_{1} \& T_{3}$ | H | L | H | L | L L H H | $\begin{aligned} & x \\ & x \\ & x \\ & x \\ & x \end{aligned}$ | $\begin{aligned} & L \\ & H \\ & L \\ & H \end{aligned}$ | $\begin{aligned} & x \\ & x \\ & x \\ & x \\ & x \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | L L H H | $\begin{aligned} & L \\ & H \\ & L \\ & H \end{aligned}$ |
| Test $T_{0}, T_{1}, \& T_{3}$ | H | L | H | H | L | $\begin{aligned} & x \\ & x \\ & x \\ & x \\ & x \\ & x \\ & x \\ & x \\ & x \\ & x \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & H \\ & H \\ & L \\ & L \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & L \\ & H \\ & L \\ & H \\ & L \\ & H \\ & L \\ & H \end{aligned}$ | $L$ $L$ $L$ $L$ $L$ $L$ | $L$ $L$ $L$ $L$ $H$ $H$ $H$ $H$ | $L$ $L$ $L$ $H$ $H$ $L$ $L$ $H$ $H$ | $\begin{gathered} L \\ H \\ L \\ H \\ C \\ H \\ L \\ H \end{gathered}$ |
| Test $T_{2}$ \& $T_{3}$ | H | H | L | L | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & L \\ & H \\ & L \\ & H \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & \text { L } \\ & L \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ |
| Test $T_{0}, T_{2}, \& T_{3}$ | H | H | L | H | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $L$ $L$ $H$ $H$ $L$ $L$ $H$ $H$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & L \\ & H \\ & L \\ & H \\ & L \\ & H \\ & L \\ & H \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \\ & L \\ & L \\ & L \end{aligned}$ | $L$ $L$ $L$ $L$ $L$ $H$ $H$ $H$ $H$ | L $L$ $H$ $H$ $L$ $L$ $H$ $H$ | L $H$ $L$ $H$ $L$ $H$ $L$ $H$ |
| Test $T_{1}, T_{2}, \& T_{3}$ | H | H | H | L | $\begin{aligned} & L \\ & L \\ & L \\ & L \\ & H \\ & H \\ & H \\ & H \end{aligned}$ | $L$ $L$ $H$ $H$ $L$ $L$ $H$ $H$ | L $H$ $L$ $H$ $L$ $H$ $L$ $H$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \\ & L \\ & L \\ & L \end{aligned}$ | $L$ $L$ $L$ $L$ $L$ $H$ $H$ $H$ $H$ | $L$ $L$ $H$ $H$ $L$ $L$ $H$ $H$ | L $H$ $L$ $H$ $L$ $H$ $L$ $H$ |
| Test $T_{0}, T_{1}, T_{2}, \& T_{3}$ | H | H | H | H | $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \\ & H \\ & H \\ & H \\ & H \\ & L \\ & L \\ & L \\ & L \\ & H \\ & H \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & H \\ & H \\ & L \\ & L \\ & H \\ & H \\ & L \\ & L \\ & H \\ & H \\ & L \\ & L \\ & H \\ & H \end{aligned}$ | L $H$ $L$ $H$ $L$ $H$ $L$ $H$ $L$ $H$ $L$ $H$ L $H$ L $H$ | $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \\ & H \\ & H \\ & H \\ & H \\ & L \\ & L \\ & L \\ & L \\ & H \\ & H \\ & H \\ & H \end{aligned}$ | $L$ $L$ $H$ $H$ $L$ $L$ $L$ $H$ $H$ $L$ $L$ $H$ $H$ $L$ $L$ $H$ | $\begin{aligned} & \text { L } \\ & H \\ & L \\ & H \\ & H \\ & H \\ & H \\ & H \\ & H \\ & H \\ & L \\ & H \\ & L \\ & H \\ & L \\ & H \end{aligned}$ |

## Ordering Information

| Package <br> Type | Package <br> Number | Temperature <br> Range | Order <br> Number |
| :--- | :--- | :--- | :--- |
| Molded DIP | N16A | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | IDM29803NC |
| Hermetic DIP | $\mathrm{J} 16 \mathrm{~A}(\mathrm{D} 16 \mathrm{C})$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | IDM29803JC |
| Hermetic DIP | $\mathrm{J} 16 \mathrm{~A}(\mathrm{D} 16 \mathrm{C})$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | IDM29803JM |
| Hermetic DIP | $\mathrm{J} 16 \mathrm{~A}(\mathrm{D} 16 \mathrm{C})$ | $-55^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | IDM29803JM/883 |

## IDM29811 Next-Address Controller

## General Description

The IDM29811 next-address control unit is specifically designed for next address control of the IDM2911A sequencer. The device can be used in high-performance computer control systems, structured state machine designs, or in other applications that utilize microprogramming techniques.
A 4-bit instruction field ( $I_{3}-10$ ) provides sixteen instructions; also, a test input is available for conditional instructions. Among the conditional instructions that can be executed are: conditional jumps, conditional jump to subroutine, conditional return from subroutine, conditional repeat loops, conditional branch to starting address, and so on.

A single IDM29811 can be used to control any number of IDM2911A sequencers. Using one IDM29811 and
three IDM2911As, a sequencer capable of controlling 4 k of microprogram memory can be easily implemented.

## Features and Benefits

- 16 next-address instructions
- Test input for conditional instructions
- Separate outputs to control the IDM2911A, an independent event counter, and a mapping PROM/branch address interface
- Uses low-power Schottky technology
- Meets all requirements of MIL-STD-883


## Logic Diagram



Connection Diagram


## Logic Symbol



## Absolute Maximum Ratings <br> (Note 1)

Storage Temperature
Temperature (Ambient) Under Bias
Supply Voltage to Ground Potential
DC Voltage Applied to Outputs for High Output State
DC Input Voltage
DC Output Current, into Outputs DC Input Current
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
-0.5 V to +6.3 V
-0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ max
-0.5 V to +5.5 V 30 mA -30 mA to +5.0 mA

## Operating Range

| P/N | Ambient Temperature | VCC |
| :---: | :---: | :---: |
| Com'l IDM29811JC, NC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 4.75 V to 5.25 V |
| Mil IDM29811 JM, JM/883 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4.50 V to 5.50 V |

## DC Electrical Characteristics (Note 2)

| PARAMETER |  | CONDITIONS | Com'l |  |  | Mil |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| IIL | Input Load Current, All Inputs |  | $V_{C C}=$ Max, $V_{\text {IN }}=0.45 \mathrm{~V}$ |  | -80 | -250 |  | -80 | -250 | $\mu \mathrm{A}$ |
| I/H | Input Leakage Current, All Inputs | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
| 11 | Input Leakage Current, All Inputs | $V_{C C}=$ Max, $V_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| VOL | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{IOL}=16 \mathrm{~mA}$ |  | 0.35 | 0.5 |  | 0.35 | 0.5 | V |
| $V_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $V_{C C}=$ Min, $I_{1 N}=-18 \mathrm{~mA}$ |  | -0.8 | -1.2 |  | -0.8 | -1.2 | V |
| CIN | Input Capacitance | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, \mathrm{~V}_{I N}=2 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}, \\ & 1 \mathrm{MHZ} \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| $\mathrm{C}_{0}$ | Output Capacitance | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V}, \mathrm{~T}_{A}=25^{\prime \prime} \mathrm{C}, \\ & 1 \mathrm{MHz}, \text { Output "OFF'" } \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| ICC | Power Supply Current | $V_{C C}=$ Max, All Inputs Grounded, All Outputs Open |  | 70 | 110 |  | 70 | 110 | mA |
| TRI-STATE PARAMETERS |  |  |  |  |  |  |  |  |  |
| ISC | Output Short Circuit Current | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=\mathrm{Max},($ Note 3) | -20 | -45 | -70 | -20 | -45 | -70 | mA |
| ${ }^{\mathrm{Hz}}$ | Output Leakage (TRI-STATE) | $V_{C C}=M a x, V_{O}=0.45 \text { to } 2.4 \mathrm{~V}$ <br> Chip Disabled |  |  | $\pm 50$ |  |  | $\pm 50$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage High, | $1 \mathrm{OH}=-2 \mathrm{~mA}$ |  |  |  | 2.4 | 3.2 |  | V |
|  |  | $1 \mathrm{OH}=-6.5 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |  |  | V |

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.
Note 2: These limits apply over the entire operating range unless stated otherwise. All typical values are for $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: During ISC measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

## Switching Characteristics Over Operating Temperature

|  |  |  | Com'1 |  | Mil |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Description | Test Conditions | Min. | Max. | Min. | Max. | Units |
| tPLH | I i to Any Output | $\begin{aligned} & C_{L}=15 \mathrm{pF} \\ & R_{L}=2.0 \mathrm{k} \Omega \end{aligned}$ |  | 30 |  | 40 | ns |
| tPHL |  |  |  |  |  |  |  |
| telth | Test to Any Output |  |  | 30 |  | 40 | ns |
| tPHL |  |  |  |  |  |  |  |
| ${ }^{\text {t }} \mathrm{ZH}$ | OE to Any Output |  |  | 20 |  | 30 | ns |
| tZL |  |  |  |  |  |  |  |
| ${ }^{\text {t }} \mathrm{HZ}$ | OE to Any Output |  |  | 20 |  | 30 | ns |
| thz |  |  |  |  |  |  |  |

## Pinout Descriptions

$I_{3} / I_{2} / I_{1} / I_{0}$
Test

Four instruction inputs
Condition-code input. When test input is low, the device assumes test has failed; when input is high, the test is assumed to have passed. In either case, a branch is made to one of the conditional-code instructions; refer to the tables which follow.

Counter Load An output used to drive the parallel load input of an up/down counter.
Counter Enable An output used to drive the enable input of an up/down counter.
Map Enable , An output that controls the threestate outputs of the mapping PROM or PLA used to provide the initial starting address for each machine instruction.
Pipeline Enable An output used to control the three-state output of the pipeline register which contains the branch address of the computer control unit.

FE File Enable An output used to drive the file enable input of the IDM2911A. When this output is low, a stack operation will take place.
PUP An output used to drive the push/ pop input of the IDM2911A address controller. When the PUP output is high, a push will take place if the file is enabled. When the PUP output is low, a pop will take place if the file is enabled.

These outputs are used to drive the $\mathrm{S}_{0} / \mathrm{S}_{1}$ inputs of the IDM2911A address controller. These outputs control whether the direct input, the register, the microprogram counter, or the stack is selected as the source of the next address for the microprogram memory.

## Instruction Table

| Mnemonic | 13 | 12 | 11 | 10 | Instruction. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| JZ | L | L | L | L | Jump to Address Zero |
| CJS | L | L | L | H | Conditional Jump-to-Subroutine with Jump Address in Pipeline Register |
| JMAP | L | $L$ | H | L | Jump to Address at Mapping PROM Output |
| CJP | L | L | H | H | Conditional Jump to Address in Pipeline Register |
| PUSH | L | H | L | L | Push Stack and Conditionally Load Counter |
| JSRP | L | H | L | H | Jump-to-Subroutine with Starting Address Conditionally Selected from IDM2911A Register or Pipeline Register |
| CJV | L. | H | H | L | Conditional Jump to Vector Address |
| JRP | L | H | H | H | Jump to Address Conditionally Selected from IDM2911A R-Register or Pipeline Register |
| RFCT | H | L | L | L | Repeat Loop if Counter is Not Equal to Zero |
| RPCT | H | L | L | H | Repeat Pipeline Address if Counter is Not Equal to Zero |
| CRTN | H | L | H | L | Conditional Return-from-Subroutine |
| CJPP | H | L | H | H | Conditional Jump to Pipeline Address and Pop Stack |
| LDCT | H | H | L | L | Load Counter and Continue |
| LOOP | H | H | L | H | Test End of Loop |
| CONT | H | H | H | L | Continue to Next Address |
| JP | H | H | H | H | Jump to Pipeline Register Address |

Function Table

| Mnemonic | Inputs |  |  |  |  |  | Outputs |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Instruc } \\ & I_{3} \quad I_{2} \quad 1 \end{aligned}$ |  |  |  | Function | Test Input | Next ADDR Source | File | Counter | MAP E | PLE |
| JZ | L L | L | L |  | JUMP ZERO | K | D | HOLD | LL* | H | L |
| CJS | L L | L | H |  | COND JSB PL | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{PC} \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & \text { HOLD } \\ & \text { PUSH } \end{aligned}$ | $\begin{aligned} & \text { HOLD } \\ & \text { HOLD } \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & L \\ & L \end{aligned}$ |
| JMAP | L L | H | L |  | JUMP MAP | X | D | HOLD | HOLD | L | H |
| CJP | L L | H | H |  | COND JUMP PL | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{PC} \\ & \mathrm{D} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { HOLD } \\ & \text { HOLD } \end{aligned}$ | $\begin{aligned} & \text { HOLD } \\ & \text { HOLD } \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ |
| PUSH | L H | L | L |  | PUSH/COND LD CNTR | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \text { PC } \\ & \text { PC } \end{aligned}$ | $\begin{aligned} & \text { PUSH } \\ & \text { PUSH } \end{aligned}$ | $\begin{aligned} & \text { HOLD } \\ & \text { LOAD } \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & L \\ & L \end{aligned}$ |
| JSRP | L H | L | H |  | COND JSB R/PL | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & R \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & \text { PUSH } \\ & \text { PUSH } \end{aligned}$ | $\begin{aligned} & \text { HOLD } \\ & \text { HOLD } \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & L \\ & L \end{aligned}$ |
| CJV | L H | H | L |  | COND JUMP VECTOR | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{PC} \\ & \mathrm{D} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { HOLD } \\ & \text { HOLD } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { HOLD } \\ & \text { HOLD } \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ |
| JRP | L H |  | H |  | COND JUMP R/PL | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{R} \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & \text { HOLD } \\ & \text { HOLD } \end{aligned}$ | HOLD HOLD | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & L \\ & L \end{aligned}$ |
| RFCT | H L | L | $L$ |  | REPEAT LOOP, CNTR $\neq 0$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & F \\ & P C \end{aligned}$ | $\begin{aligned} & \text { HOLD } \\ & \text { POP } \end{aligned}$ | $\begin{aligned} & \text { DEC } \\ & \text { HOLD } \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ |
| RPCT | H L | L | H |  | REPEAT PL, CNTR $\neq 0$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{PC} \end{aligned}$ | HOLD HOLD | DEC HOLD | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\stackrel{L}{L}$ |
| CRTN | H L | H | L |  | COND RTN. | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{PC} \\ & \mathrm{~F} \end{aligned}$ | $\begin{aligned} & \text { HOLD } \\ & \text { POP } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { HOLD } \\ & \text { HOLD } \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & L \\ & L \end{aligned}$ |
| CJPP | H L | H | H |  | COND JUMP PL \& POP | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{PC} \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & \text { HOLD } \\ & \text { POP } \end{aligned}$ | $\begin{aligned} & \text { HOLD } \\ & \text { HOLD } \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ |
| LDCT | H H | L | L |  | LOAD CNTR \& CONTINUE | X | PC | HOLD | LOAD | H | L |
| LOOP | H H | L | H |  | TEST END LOOP | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{F} \\ & \mathrm{PC} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { HOLD } \\ & \text { POP } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { HOLD } \\ & \text { HOLD } \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | $\begin{aligned} & L \\ & L \end{aligned}$ |
| CONT | H H | H | L |  | CONTINUE | X | PC | HOLD | HOLD | H | L |
| JP | H H | H | H |  | JUMP PL | X | D | HOLD | HOLD | H | L |
| $\begin{array}{ll} L=\text { Low } \quad D E C=\text { Decrement } \\ H=\text { High } & \text { "LL }=\text { Special Case } \\ X=\text { Don't Care } \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |



## DM10900 8-Bit Parity ALU Slice

## General Description

The DM10900 8-Bit Microprocessor slice is a cascadable device designed for use in high performance central processing units, microprogrammable controllers, and other applications where hardware/software flexibility, ease of expansion, and ECL 10k compatibility are system requirements. The building block architecture and microinstruction format of the DM10900 permits efficient emulation of most digital systems.

As shown in the block diagram below, the DM10900 consists of a parallel 8-bit adder accessed by two latched input ports. In addition, various logic operations can also be performed on the input data. Shifting circuits and parity detect circuits implemented with ECL, oxideisolated technology, allow the device to function as a very powerful, high performance ALU.

## Features

- Manufactured from high performance, oxideisolated ECL macrocell array.
- Performs all necessary logic and arithmetic operations.
- Dual port architecture-two 8-bit, latched input ports; one 8-bit, latched output port.
- Internal look-ahead carry with propagate/generate outputs.
- Internal parity detect circuit with parity error output.
- Expandable in 4- or 8-bit increments to form larger word sizes.

Block Diagram

## DM10900



TL/L5014

## Test Temperature

| Symbol | $0^{\circ} \mathrm{C}$ | $+\mathbf{2 5}{ }^{\circ} \mathrm{C}$ | $+\mathbf{7 0} 0^{\circ} \mathrm{C}$ |
| :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH max }}$ | -0.840 | -0.810 | -0.730 |
| $\mathrm{~V}_{\text {IHA } \text { min }}$ | -1.145 | -1.105 | -1.050 |
| $\mathrm{~V}_{\text {IL min }}$ | -1.95 | -1.95 | -1.95 |
| $\mathrm{~V}_{\text {ILA max }}$ | -1.490 | -1.475 | -1.450 |
| $\mathrm{~V}_{\text {EE }}$ | -5.2 | -5.2 | -5.2 |

(A) indicates the most positive value.

## Electrical Characteristics

Each ECL 10,000 series circuit has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse ai flow greater than 1000 linear fpm is maintained. Outputs are terminated through a $50 \Omega$ resistor to -2.0 V . Test procedures are shown for only one input, or for one set of input conditions. Other inputs are tested in the same manner.

| Symbol | Parameters | $\begin{aligned} & \text { Pin } \\ & \text { Under } \end{aligned}$Test | DM10900 Test Limits |  |  |  |  |  |  |  | Voltage Applied to Pins Listed Below: |  |  |  |  | ( $\mathrm{V}_{\mathrm{CCO}}$ ) ( $\mathrm{V}_{\mathrm{CL}}$ ) Gnd |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $0^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  |  | $+70^{\circ} \mathrm{C}$ |  | Unit |  |  |  |  |  |  |
|  |  |  | Min. | Max. | Min. | Typ. | Max. | Min. | Max. |  | $\mathrm{V}_{1 \mathrm{H} \text { max }}$ | $\mathrm{V}_{\mathrm{IL} \text { min }}$ | $\mathrm{V}_{\text {IHA } \text { min }}$ | $V_{\text {ILA max }}$ | $\mathrm{v}_{\mathrm{EE}}$ |  |
| ${ }^{\prime} \mathrm{EE}$ | Power Supply Drain Current | 9,43 | 514 | 855 | 514 | 685 | 855 | 514 | 855 | mADC | - | - | - | - | 9,43 | $\begin{gathered} 3,15,20 \\ 26,60,68 \end{gathered}$ |
| $\begin{aligned} & \mathrm{I}_{\mathrm{NH}} \\ & \mathrm{I}_{\mathrm{NL}} \end{aligned}$ | $\begin{array}{\|l} \text { Input Current } \\ \text { CD61, } \overline{\mathrm{XL}}, \mathrm{YL}, \mathrm{ZL}, \\ \overline{\mathrm{C}_{I N}}, \mathrm{OPA} \\ \text { All Others } \end{array}$ | $\begin{aligned} & 55 \\ & 50 \\ & 50 \end{aligned}$ | $\begin{gathered} - \\ - \\ 0.5 \end{gathered}$ | $\begin{gathered} 600 \\ 250 \\ - \end{gathered}$ | $\frac{-}{-}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\begin{gathered} 600 \\ 250 \\ - \end{gathered}$ | $\begin{gathered} - \\ - \\ 0.5 \end{gathered}$ | $\begin{gathered} 600 \\ 250 \\ - \end{gathered}$ | ${ }^{\mu} A_{\text {DC }}$ | $\begin{aligned} & - \\ & 50 \\ & - \end{aligned}$ | $\frac{-}{50}$ | - | - |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Logic High Output Voltage | 4 | -1.000 | -0.840 | -0.960 | - | -0.810 | -0.905 | -0.730 | $V_{\text {DC }}$ | 50, 55, 24 | 31, 56, 54 |  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Logic Low Output Voltage | 4 | -1.95 | -1.665 | -1.95 | - | -1.650 | -1.95 | -1.625 | $\mathrm{V}_{\text {DC }}$ | 55, 24 | $\begin{aligned} & 50,31, \\ & 56,54 \end{aligned}$ | - | - |  |  |
| $\mathrm{V}_{\text {OHA }}$ | Logic High Threshold Voltage | 4 | -1.02 | - | -0.980 | - | - | -0.925 | - | $\mathrm{V}_{\mathrm{DC}}$ | 55, 24 | 31, 56, 54 | 50 | - |  |  |
| $v_{\text {OLA }}$ | Logic Low Threshold Voltage | 4 | - | -1.645 | - | - | -1.630 | - | -1.605 | $\mathrm{V}_{\mathrm{DC}}$ | 24, 55 | 31, 54, 56 | - | 50 |  |  |



FIGURE 1. Input/Output Diagram
DM10900 Grid Array Package Drawing Not Available at This Time

Table 1. Pin Assignments

| Pin Description | Pin Number | Description |
| :---: | :---: | :---: |
| X0 | 50 | Input Bus - LSB Input |
| X1 | 48 | Input Bus |
| X2 | 46 | Input Bus |
| X3 | 44 | Input Bus |
| X4 | 41 | Input Bus |
| X5 | 39 | Input Bus |
| X6 | 37 | Input Bus |
| X7 | 35 | Input Bus - MSB Input |
| X8 | 62 | Shift Interconnect - MSB |
| $\overline{X L}$ | 31 | X Latch Control Bit |
| XP | 32 | X Input Parity Bit |
| XIN | 63 | Shift Interconnect - LSB |
| YO | 51 | Input Bus - LSB Input |
| Y1 | 49 | Input Bus |
| Y2 | 47 | Input Bus |
| Y3 | 45 | Input Bus |
| Y4 | 42 | Input Bus |
| Y5 | 40 | Input Bus |
| Y6 | 38 | Input Bus |
| Y7 | 36 | Input Bus - MSB Input |
| YL | 52 | Y Latch Control Bit |
| YP | 34 | Y Input Parity Bit |
| $\overline{C_{\text {IN }}}$ | 25 | Carry Input |
| $\mathrm{C}_{\text {OUT }}$ | 17 | Carry Output |
| $\overline{\mathrm{PG}}$ | 18 | Group Propagate Output |
| GG | 13 | Group Generate Output |
| $\overline{\mathrm{C}^{3}}$ | 7 | Detect System Overflow |
| $\overline{\mathrm{C}_{\mathrm{n}}{ }^{7}}$ | 8 | Detect System Overflow |
| SR0 | 27 | Shift Right Input to Z4 |
| SR1 | 29 | Shift Right Input to $\mathbf{Z 5}$ |
| SR2 | 28 | Shift Right Input to $\mathrm{Z6}$ |
| SR3 | 30 | Shift Right Input to Z7 |
| SL4 | 53 | Shift Left Input to Z0 |
| SL5 | 33 | Shift Left Input to Z1 |


| Pin Description | Pin Number | Description |
| :---: | :---: | :---: |
| SL6 | 59 | Shift Left Input to Z2 |
| SL7 | 58 | Shift Left input to Z3 |
| Z0 | 4 | Output Bus - LSB Output |
| Z1 | 2 | Output Bus |
| Z2 | 1 | Output Bus |
| Z3 | 68 | Output Bus |
| Z4 | 19 | Output Bus |
| Z5 | 5 | Output Bus |
| Z6 | 10 | Output Bus |
| Z7 | 21 | Output Bus - MSB Output |
| $\overline{\text { ZD3 }}$ | 14 | Zero Detect |
| ZD7 | 16 | Zero Detect |
| ZP | 6 | Parity Detect Output |
| ZL | 24 | Z Latch Control Bit |
| $\mathrm{Z}_{\text {Err }}$ | 11 | Bus Error Detect Output |
| TErr | 12 | Test Error Input |
| Comp | 57 | Control Input Complement |
| CD60 | 56 | Control Input |
| CD61 | 55 | Control Input |
| CD62 | 54 | Control Input |
| HSC | 65 | Half Sum Check Output |
| OPA | 64 | Control Input |
| OPB | 61 | Control Input |
| $V_{\text {EE }}$ | 9 | -5.2 Volt Supply |
| $\mathrm{V}_{\mathrm{EE}}$ | 43 | -5.2 Volt Supply |
| $\mathrm{V}_{\mathrm{CC}}$ | 26 | Ground |
| $\mathrm{V}_{\mathrm{CC}}$ | 60 | Ground |
| $V_{\text {cco }}$ | 3 | Ground |
| $V_{\text {cco }}$ | 15 | Ground |
| $V_{\text {cco }}$ | 20 | Ground |
| $V_{\text {cco }}$ | 66 | Ground |
| CL | 22 | Carry Latch Enable |
| NC | 23 | Not Used |
| TD | 67 | Test Diode |

## Operation

The basic data input ports to the DM10900 are the X bus and $Y$ bus, each capable of accepting eight data bits. To expand the word size of a DM10900 system, single-bit data paths $\mathrm{C}_{\mathrm{IN}}, \mathrm{C}_{\mathrm{OUT}}, \mathrm{X}_{\mathrm{IN}}$, and $\mathrm{X8}$ along with 4 -bit paths SL and SR are provided. In addition, group propagate and group generate outputs can be used with external carry lookahead logic in an expanded system for faster operation.

The DM10900 outputs data on the $Z$ bus and provides zero detect signals $\overline{Z D 7}$ for outputs $\mathrm{Z7}-\mathrm{Z4}$ and $\overline{\mathrm{ZD3}}$ for outputs Z3-Z0. In addition, carry signals $\overline{\mathrm{CN} 3}$ and $\overline{\mathrm{CN} 7}$ are generated within the adder for determining overflow conditions. Parity circuitry continuously monitors data flow within the ALU slice and provides two error signals.

Each input and output port consists of eight data bits and one odd parity bit. The two input ports are latched and routed to four logic networks which generate a 1 -bit shift right or left of $X$, a complement of $Y$, a logic $O R$ of $X$ and $Y$, and a logic AND of $X$ and $Y$. The shift and complement circuits input to the adder network which provides the arithmetic sum and the logic exclusive-OR. Two 1-of-4 multiplexers select the data path to the $Z$ output bus.

## Pin Descriptions

1. X Input Bus. These eight data input pins serve as data paths to an internal latch in the ALU. Data is passed through the latch when Latch Control bit, $\overline{X L}$, is brought low and latched when $\overline{X L}$ is brought high. $X 7$ is the most significant bit (MSB) of the $X$ input bus.
2. Y Input Bus. These eight data input pins operate identically to the $X$ input bus described above. $\overline{Y L}$ is the latch control signal for the $Y$ input bus.
3. Parity Inputs, XP and YP. To utilize the parity detect circuitry of the DM10900, parity for $X$ input data and $Y$ input data should be entered on the XP and YPinputs respectively. These bits are used in determining the $Z$ parity output, ZP, and parity error signals, HSC and $Z_{\text {Err }}$.
4. Shift Interconnects. Shift interconnect signals $X_{I N}$, X8, SL and SR are provided to facilitate shift operations in cascaded slice systems.
For a single-bit shift left, $\mathrm{X}_{\mathrm{IN}}$ is shifted into the X0 position and for a single-bit shift right, X8 is shifted into the $X 7$ position. SL and SR are used for 4 -bit shifts. For a shift left, SL7-SL4 are shifted into Z3-Z0 respectively, while the results of the OR circuit, $(\mathrm{X}+\mathrm{Y})_{3}-$ $(X+Y)_{0}$ are shifted into $Z 7-Z 4$, respectively. For a shift right, SR3-SR0 are shifted into $Z 7-Z 4$, respectively, while the OR circuit outputs $(X+Y)_{7}-(X+Y)_{4}$ are shifted into Z3-Z0, respectively.
5. Half Sum Check. HSC is a parity check of the $X$ bus and $Y$ bus along with an error check of the half sum adder network. HSC will detect a single-bit error or any combination of odd number of errors. Half sums are derived from the bit-by-bit Exclusive-OR of the two busses. The half sum bits, along with the input parity bits XP and YP, determine HSC as follows:
```
HSC = HS7 }\oplus\textrm{GS}6\oplusHS5\oplusHS4\oplusHS3
HS2\oplusHS1\oplusHS0\oplusXP\oplusYP\oplus}\oplus\textrm{Shift PAR
```

6. Carry Signals. System overflow can be detected by the carry signals $\overline{\mathrm{CN} 3}$ and $\overline{\mathrm{CN} 7}$. Overflow occurs when the maximum system word or byte value has been exceeded. Only the overflow from the most significant 8 -bit slice is used in a typical system.
Overflow is detected by the exclusive-OR of the carry out and carry in of the most significant bit in a system. In an 8 -bit increment system ( $8,16,24$, etc.) overflow can be generated by the exclusive-OR of $\overline{C_{\text {OUT }}}$ and $\overline{\mathrm{CN} 7}$. In a 4 -bit increment system ( $4,12,16$, etc.) overflow can be generated by the Exclusive-
 the carry out of the 8 -bit slice operating in a 4 -bit slice mode.
Carry in, $\overline{\mathrm{C}_{\text {IN }}}$, is used to interconnect 8 -bit slices in a system. In a ripple carry mode, $\overline{\mathrm{C}_{I N}}$ is connected to the carry out, $\overline{\mathrm{C}_{\text {OUT }}}$, of the previous slice. $\overline{\mathrm{C}_{\text {OUT }}}$ occurs when the calculated value within the ALU exceeds the maximum capacity, a binary count over 255. $\overline{\mathrm{C}_{\text {OUT }}}$ is generated by look-ahead carry logic in the 8 -bit ALU.
7. Output $Z$ Bus. These eight data output pins connect the output data latch to the external system. Data passes through the latch to the Z bus when ZL is high. $\mathrm{Z7}$ is the most significant output bit.
8. Zero Detect. $\overline{\mathrm{ZD7}}$ and $\overline{\mathrm{ZD3}}$ indicate all lows on output latch $\mathrm{Z7}-\mathrm{Z4}$ and $\mathrm{Z} 3-\mathrm{Z0}$, respectively. These outputs go low when their corresponding output bits are all low.
9. Z Bus Error. $\mathrm{Z}_{\mathrm{Err}}$ indicates a single-bit error (or odd number of multiple errors) in data flowing through the multiplexers or output latch. The output parity bit, ZP, is compared with the parity of the $Z$ bus output generating a logic high on $Z_{E r r}$ if an error exists.
$\mathrm{Z}_{\mathrm{Err}}$ can be tested with the test error input, $\mathrm{T}_{\text {Err }}$, when an arithmetic operation is performed. When enabled, a logic high on $T_{\text {Err }}$ will result in an incorrect parity of the arithmetic operation output Sum. This will be detected by the Z bus error logic as shown in the block diagram.
10. Parity Output. ZP is used to output the parity of the $Z$ bus. It is generated independently of the $Z$ bus, which adds another level of system error check.

ZP is the Exclusive-OR of the selected function before multiplexing onto the $Z$ bus. For example, if the ALU were performing an AND operation, ZP would be:

$$
Z P=X Y 7 \oplus X Y 6 \oplus X Y 5 \oplus \ldots \oplus X Y 0
$$

11. Group Propagate/Generate. Group propagate, $\overline{\mathrm{PG}}$, and group generate, $\overline{\mathrm{GG}}$, are used as inputs to external look-ahead carry logic for carry in signals that can be obtained with faster ripple techniques. The propagate output goes low when the maximum value occurs on the ALU outputs (255). Group generate occurs with a value of 256 or greater. These signals are useful only with arithmetic operations.
12. Test Diode. A test diode, TD, is connected to Pin 67 for use in measuring junction temperature. Pin 66 is the diode anode; Pin 67 the diode cathode.

## Select Line Operation

One-Bit Shift Select

Control inputs CD60, CD61, and CD62 are used to give the ECL 8-bit slice a 1-bit shift left or a 1-bit shift right. A logic L on CD62 results in a 1 -bit shift left whereas a logic $H$ results in a 1-bit shift right operation. When CD60 is held at a logic L or CD61 is held at a logic H , no shift operation is performed. Table 2 illustrates the 1 -bit shift operation.

Table 2

| Operation | CD60 | CD61 | CD62 |
| :--- | :---: | :---: | :---: |
| No Shift | L | X | X |
| No Shift | X | H | X |
| 1-Bit Shift Left | H | L | L |
| 1-Bit Shift Right | H | L | H |

## Mux B Select

Control inputs CD60, CD61, and CD62 are used to select the data path to the ALU output latch. When CD61 is held at a logic $H$, Mux $B$ is enabled. CD60 and CD62 select ALU functions pass $X$, pass $Y$, shift left four bits or shift right four bits. (See Table 3.)

Table 3

| Function | ZP | CD61 | CD60 | CD62 |
| :--- | :--- | :---: | :---: | :---: |
| Not Enabled | See Table 4 | L | X | X |
| Pass X | XP | H | L | L |
| Pass Y | YP | H | L | H |
| Shift Left 4 Bits | SL4 PAR | H | H | L |
| Shift Right 4 Bits | SR4 PAR | H | H | H |

$$
\begin{aligned}
\text { SL4 PAR }= & {[\mathrm{SL} 4 \oplus \mathrm{SL} 5 \mathrm{SL} 6 \oplus \mathrm{SL} 7] \oplus } \\
& {[(\mathrm{X} 0+\mathrm{Y} 0) \oplus(\mathrm{X} 1+\mathrm{Y} 1) \oplus(\mathrm{X} 2+\mathrm{Y} 2) \oplus(\mathrm{X} 3+\mathrm{Y} 3)] } \\
\text { SR4 PAR }= & {[\mathrm{SR} 0 \oplus \mathrm{SR} 1 \oplus \mathrm{SR} 2 \oplus \mathrm{SR} 3] \oplus } \\
& {[(\mathrm{X} 4+\mathrm{Y} 4) \oplus(\mathrm{X} 5+\mathrm{Y} 5) \oplus(\mathrm{X} 6+\mathrm{Y} 6) \oplus(\mathrm{X} 7+\mathrm{Y} 7)] }
\end{aligned}
$$

## Mux A Select

Control inputs OPA, OPB, and CD61 are used to select the data path to the ALU output latch. When CD61 is held at a logic $L$, Mux $A$ is enabled, OPA and OPB select ALU functions Sum, $\mathrm{XOR}, \mathrm{X}+\mathrm{Y}$, or $\mathrm{X} \bullet \mathrm{Y}$ (see Figure 11). See Table 4.

## Table 4

| Function | ZP | CD61 | OPA | OPB |
| :--- | :--- | :---: | :---: | :---: |
| Not Enabled | See Table 3 | H | X | X |
| Sum | Sum PAR | L | L | L |
| XOR | XOR PAR | L | L | H |
| X•Y | AND PAR | L | H | L |
| X + Y | OR PAR | L | H | H |

XOR PAR $=($ Shịt PAR $) \bar{\oplus}[X P \oplus Y P]$ where
Shift PAR $=\left[X 7 \oplus X_{1 N}\right) \cdot \overline{\mathrm{CD62}}+(\mathrm{X} 8 \oplus \mathrm{X} 0) \cdot$ CD62] • CD60 • CD61
AND PAR $=[(X 0 \cdot Y 0) \oplus(X 1 \cdot Y 1) \oplus(X 2 \cdot Y 2) \oplus$

$$
(X 3 \bullet Y 3)] \oplus[(X 4 \bullet Y 4) \oplus(X 5 \bullet Y 5) \oplus
$$

$$
(X 6 \bullet Y 6) \oplus(X 7 \bullet Y 7)]
$$

OR PAR $=($ AND PAR $) \bar{\oplus}(X O R$ PAR $)$
Sum $P A R=C_{I N} \oplus C 1 \oplus C 2 \oplus C 3 \oplus C 4 \oplus C 5 \oplus$

$$
\mathrm{C} 6 \oplus \mathrm{C} 7 \oplus \mathrm{~T}_{\mathrm{Err}} \oplus(\mathrm{XOR} \text { PAR })
$$

where $C_{I N}$ is the carry-in for generating bit $Z_{I}$ for $I=1$ to 7 .

## Complement Y Select

Control input Comp inhibits or enables the complement operation. When Comp is at a logic $L, Y$ data is passed. When Comp is at a logic $\mathrm{H}, \mathrm{Y}$ is complemented.

## Table 5

| Operation | Comp |
| :--- | :---: |
| Pass $Y$ | L |
| Complement $Y$ | H |

Table 6

| Function | ZP | CD61 | CD60 | CD62 | OPA | OPB | Comp |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $X+Y+C_{\text {IN }}$ | Sum PAR | L | L | X | L | L | L |
| $X+\bar{Y} \oplus \mathrm{C}_{\text {IN }}$ | Sum PAR | L | L | X | L | L | H |
| $X \oplus Y$ | XOR PAR | L | L | X | L | H | L |
| $X \oplus \bar{Y}$ | XOR PAR | L | L | X | L | H | H |
| $X S L+Y+C_{\text {IN }}$ | Sum PAR | L | H | L | L | L | L |
| $X S L+\bar{Y}+C_{\text {IN }}$ | Sum PAR | L | H | L | L | L | H |
| $X S L \oplus Y$ | XOR PAR | L | H | L | L | H | L |
| XSL $\oplus \bar{Y}$ | XOR PAR | L | H | L | L | H | H |
| $X S R+Y+C_{\text {IN }}$ | Sum PAR | L | H | H | L | L | L |
| $X S R+\bar{Y}+C_{\text {IN }}$ | Sum PAR | L | H | H | L | L | H |
| $X S R \oplus Y$ | XOR PAR | L | H | H | L | H | L |
| $X S R \oplus \bar{Y}$ | XOR PAR | L | H | H | L | H | H |
| $X \bullet Y$ | AND PAR | L | X | X | H | L | X |
| $X+Y$ | OR PAR | L | X | X | H | H | X |
| $X$ | XP | H | L | L | X | X | X |
| Y | YP | H | L | H | X | X | X |
| Shift Left Four Bits ${ }^{1}$ | SL4 PAR | H | H | L | X | X | X |
| Shift Right Four Bits ${ }^{2}$ | SR4 PAR | H | H | H | X | X | X |

1. The least significant four bits of $X$ or $Y$ are shifted into the most significant four bits. The four least significant bits are replaced with SL7-SL4 inputs.
2. The most significant four bits of $X$ or $Y$ are shifted into the least significant four bits. The four most significant bits are replaced with SR3-SRO inputs. + Logic Inclusive-OR. - Logical AND. $\oplus$ Logical Exclusive-OR.

Switching Waveforms
Propagation Delays


Setup and Hold

$\overline{\mathrm{XL}} \mathrm{OR} \overline{\mathrm{YL}}$


## Setup and Hold

Test Procedure:
a. Establish setup time with long $t_{\text {hold }}$.
b. Keeping the leading edge of the input constant ( $\mathrm{t}_{\text {setup }}$ ), vary the trailing edge of the input to determine $t_{\text {hold }}$.

Switching Time Test Circuit
$V_{C C O}=V_{C C}=+2.0 V_{D C}$

$50 \Omega$ termination to ground location in each scope channel input.

All input and output cables to the scope are equal lengths of $50 \Omega$ coaxial cable. Wire length should be $<1 / 4$ inch from $\mathrm{TP}_{\text {IN }}$ to output pin and TPOUT to output pin.

Setup and Hold Times (Nanoseconds) 0 to $+70^{\circ} \mathrm{C} \mathrm{T}_{\mathrm{A}}\left(\mathrm{T}_{\mathrm{J}}\right.$ not to exceed $+115^{\circ} \mathrm{C}$ )

| Input | Clock (Ref. Edge) | Output | Setup (Min.) | Hold (Min.) |
| :---: | :---: | :---: | :---: | :---: |
| $X$ Bus, XP | $\overline{X L}(L \rightarrow H)$ | All | 1.6 | +1 |
| Y Bus, YP | $\overline{Y L}(L \rightarrow H)$ | All | 1.6 | +1 |
| X Bus, Y Bus, Comp. | $\mathrm{ZL}(\mathrm{H} \rightarrow \mathrm{L})$ | Z Bus | 17.8 | 0. |
|  |  | ZP | 19.2 | 0 |
|  | $C L(H \rightarrow L)$ | $\overline{\mathrm{CN}}$, $\overline{\mathrm{CN}} 7$ | 14.5 | 0 |
| XP, YP | $\mathrm{ZL}(\mathrm{H} \rightarrow \mathrm{L})$ | ZP | 11.7 | 0 |
| $\overline{\mathrm{C}_{\text {IN }}}$ | $\mathrm{ZL}(\mathrm{H} \rightarrow \mathrm{L})$ | Z Bus | 12 | -1 |
|  |  | ZP | 14.3 | -1 |
|  | $\mathrm{CL}(\mathrm{HB} \rightarrow \mathrm{L})$ | $\overline{\mathrm{CN}}$, $\overline{\mathrm{CN}} 7$ | 8.6 | -1 |
| SL, SR | $\mathrm{ZL}(\mathrm{H} \rightarrow \mathrm{L})$ | Z Bus | 6.1 | +0.5 |
|  |  | ZP | 12 | 0 |
| X8, $\mathrm{XIN}_{\text {IN }}$ | $\mathrm{ZL}(\mathrm{H} \rightarrow \mathrm{L})$ | Z Bus | 15.5 | -1 |
|  |  | ZP | 17.2 | -1 |
|  | $\mathrm{CL}(\mathrm{H} \rightarrow \mathrm{L})$ | $\overline{\mathrm{CN}}$, $\overline{\mathrm{CN}} 7$ | 12.1 | -1 |
| OPA, OPB | $\mathrm{ZL}(\mathrm{H} \rightarrow \mathrm{L})$ | Z Bus, ZP | 10.6 | +0.5 |
| CD60, CD61, CD62 | $\mathrm{ZL}(\mathrm{H} \rightarrow \mathrm{L})$ | Z Bus | 24.2 | +0.5 |
|  |  | ZP | 26.1 | 0 |
|  | $\mathrm{CL}(\mathrm{H} \rightarrow \mathrm{L})$ | CN3, $\overline{\mathrm{CN}} 7$ | 21.1 | -1 |
| $\overline{\mathrm{XL}}, \overline{\mathrm{YL}}(\mathrm{H} \rightarrow \mathrm{L}$ Edge$)$ | $\mathrm{ZL}(\mathrm{H} \rightarrow \mathrm{L})$ | Z Bus | 18.9 | -0.5 |
|  |  | ZP | 20.4 | -1 |
|  | $\mathrm{CL}(\mathrm{H} \rightarrow \mathrm{L})$ | CN3, $\overline{\mathrm{CN} 7}$ | 15.5 | -1 |
| TErr | $\mathrm{ZL}(\mathrm{H} \rightarrow \mathrm{L})$ | ZP | 7 | 0 |

Propagation Delay (Nanoseconds)

| Input | Path |  | - Output | 0 to $70^{\circ} \mathrm{C} \mathrm{T}_{A}\left(\mathrm{~T}_{J}\right.$ not to exceed $115^{\circ}$ ) |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Via | Mode |  | Typical | Maximum |
| $X$ Bus Y Bus Comp | Adder Adder Mux B | XOR Arith. Logical | $\begin{aligned} & Z \text { Bus } \\ & Z \text { Bus } \\ & Z \text { Bus } \end{aligned}$ | $\begin{array}{r} 7.9 \\ 11.6 \\ 6.8 \end{array}$ | $\begin{aligned} & 12.2 \\ & 17.8 \\ & 10.8 \end{aligned}$ |
|  | Adder | Arith. | ZP $\frac{\mathrm{C}_{\text {OUT }}}{\mathrm{CN3}}$, $\frac{\mathrm{CN7}}{\mathrm{ZD7}, \mathrm{ZD3}}$ HSC $\frac{\mathrm{Z}_{\mathrm{Er}}}{}$ $\frac{\mathrm{PG}}{\mathrm{GG}}$ | $\begin{array}{r} 12.5 \\ 7.5 \\ 9.4 \\ 13.9 \\ 9.8 \\ 16.7 \\ 7.5 \\ 7.4 \end{array}$ | $\begin{aligned} & \hline 19.2 \\ & 11.5 \\ & 14.4 \\ & 20.7 \\ & 15.1 \\ & 25.7 \\ & 11.5 \\ & 11.3 \end{aligned}$ |
| $\begin{aligned} & \mathrm{XP} \\ & \mathrm{YP} \end{aligned}$ |  |  | $\begin{aligned} & \hline \mathrm{ZP} \\ & \mathrm{HSC} \\ & \mathrm{Z}_{\mathrm{Err}} \end{aligned}$ | $\begin{array}{r} 7.6 \\ 6.8 \\ 10.5 \end{array}$ | $\begin{aligned} & 11.7 \\ & 10.4 \\ & 16.2 \end{aligned}$ |
| $\mathrm{C}_{\text {IN }}$ | Adder | Arith | $\begin{aligned} & \hline \mathrm{Z} \mathrm{Bus} \\ & \mathrm{ZP} \\ & \hline \frac{\mathrm{Cout}}{} \\ & \hline \mathrm{CN3}, \mathrm{CN7} \\ & \mathrm{ZD7}, \mathrm{ZD3} \\ & \mathrm{Z}_{\mathrm{Err}} \\ & \hline \end{aligned}$ | $\begin{gathered} 7.8 \\ 9.3 \\ 2.8 \\ 5.5 \\ 10 \\ 12.3 \\ \hline \end{gathered}$ | $\begin{array}{r} 12 \\ 14.3 \\ 4.3 \\ 8.5 \\ 15.3 \\ 18.9 \end{array}$ |
| $\begin{aligned} & \mathrm{SL} \\ & \mathrm{SR} \end{aligned}$ | MuxB | Shift 4 Bits | $\begin{aligned} & \text { Z Bus } \\ & \frac{\mathrm{ZP}}{\mathrm{ZD7}, \overline{\mathrm{ZD} 3}} \end{aligned}$ | $\begin{gathered} 4 \\ 7.8 \\ 6.3 \\ \hline \end{gathered}$ | $\begin{aligned} & 6.1 \\ & 12 \\ & 9.7 \end{aligned}$ |
| $\begin{aligned} & \mathrm{X} 8 \\ & \mathrm{X}_{1 \mathrm{~N}} \end{aligned}$ | Adder | Shift 1 Bit | $Z$ Bus <br> ZP <br> $\overline{C_{O U T}}$ <br> $\overline{C N 3}, \overline{C N 7}$ <br> $\overline{Z D 7}, \overline{Z D 3}$ <br> $\overline{P G}$ <br> $\overline{G G}$ <br> HSC <br> $Z_{E r r}$ | 10.1 11.2 6 7.8 12.3 6 5.8 8.6 85.5 | $\begin{array}{r} 15.5 \\ 17.2 \\ 9.2 \\ 12 \\ 18.9 \\ 9.2 \\ 8.9 \\ 13.2 \\ 23.8 \\ \hline \end{array}$ |
| TErr |  | Z Parity Error Check | $\begin{aligned} & \mathrm{ZP} \\ & \mathrm{Z}_{\mathrm{Err}} \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 7.5 \end{aligned}$ | $\begin{gathered} 7 \\ 11.5 \end{gathered}$ |
| $\overline{\overline{\mathrm{XL}}} \overline{\mathrm{YL}}$ | Latch | Latch X, Y |  | $\begin{array}{r} 12.3 \\ 13.3 \\ 8.3 \\ 10 \\ 14.5 \\ 10.5 \\ 17.4 \\ 8.2 \\ 8.1 \\ \hline \end{array}$ | $\begin{gathered} \hline 18.9 \\ 20.4 \\ 12.7 \\ 15.4 \\ 22 \\ 16.2 \\ 26.8 \\ 12.6 \\ 12.4 \end{gathered}$ |
| $\begin{aligned} & \hline \text { OPA } \\ & \text { OPB } \end{aligned}$ | Mux A | Select | Z Bus ZP $\frac{\mathrm{ZD7}}{} \overline{\mathrm{ZD} 3}$ $\mathrm{Z}_{\mathrm{Err}}$ | $\begin{array}{r} 6.9 \\ 5.9 \\ 9.4 \\ 11.4 \\ \hline \end{array}$ | $\begin{array}{r} \hline 10.6 \\ 9.1 \\ 14.4 \\ 17.5 \\ \hline \end{array}$ |
| $\begin{aligned} & \text { CD60 } \\ & \text { CD61 } \\ & \text { CD62 } \end{aligned}$ | Adder | Shift 1 Bit |  | $\begin{gathered} \hline 15.7 \\ 17 \\ 11.6 \\ 13.7 \\ 18 \\ 14.4 \\ 21.3 \\ 12 \\ 11.9 \end{gathered}$ | $\begin{gathered} \hline 24.2 \\ 26.1 \\ 17.9 \\ 21 . \\ 27.7 \\ 22.1 \\ 32.7 \\ 18.5 \\ 18.3 \\ \hline \end{gathered}$ |
| ZL | Latch | 'Latch Z | $\begin{aligned} & \frac{\mathrm{ZBus}, \mathrm{ZP}}{\mathrm{ZDT}}, \frac{\mathrm{ZDO}}{\mathrm{Z}_{\mathrm{Er}}} \end{aligned}$ | $\begin{gathered} 3.3 \\ 5.5 \\ 7 \end{gathered}$ | $\begin{array}{r} 5 \\ 8.7 \\ 11.6 \end{array}$ |
| CL | Latch | Arith | CN3, ${ }^{\text {CN7 }}$ | 2.8 | 4.3 |



FIGURE 2. 24-Bit ALU Expansion Example

## Applications

## IDM2900 Family Applications Information

## SYSTEM ARCHITECTURE OF THE IDM2901A

The IDM2901 is designed for use in microprogrammed systems; figure 1 illustrates a typical configuration for such a system. All devices use a common clock while two registers provide control signals and data inputs to the CPU. One of the registers serves as a direct-data input to the device, whereas the other register provides a communications link between the 2901, the microprogram sequencer, and the microprogram storage device (RAM, ROM or PROM). The "memory store" device contains microinstruction sequences, typically 28 to 60 bits wide. When selected, these microinstructions control the IDM2901 and other circuits in order to execute the chosen operation. Address lines of the "store" device are driven by the microprogram sequencer. The sequencer can store an address, incre-
ment an address, jump to any address, and link subroutines. Control bits for the "next instruction" originate in the "microprogram store." This arrangement plus the fact that the control register is between the storage device and the 2901 means that the instruction can be accessed on one cycle and executed on the next cycle. In summary, as one instruction is executed, the next instruction is being read from microprogram memory. In such a configuration, system speed is improved because "access time" and "execution time" occur in parallel; without the "pipeline instruction register," these two operations would be implemented in serial order. Other speed-enhancement techniques are detailed later under "Speed Enhancement of Bipolar Bit-Slice Microprocessor Systems."


Figure 1. Microprogrammed System Using the IDM2901

## EXPANDING THE IDM2901 BIT-SLICE MICROPROCESSOR

The IDM2901 is a 4 -bit slice microprocessor; thus, any number of devices can be interconnected to produce, in 4 -bit increments. CPUs of $8,12,16,24,36$, or more bits. Figure 2 shows how three devices can be connected to form a 12 -bit CPU using ripple carry; figure 3 shows a 16 -bit CPU using carry look-ahead, and figure 4 shows the general carry look-ahead scheme for long words.

With exception of the carry interconnections, all expansion schemes are the same. The $\mathrm{O}_{3}$ and $\mathrm{RAM}_{3}$ pins provide bidirectional left/right functions for the most
significant bit. Except for the last device in the string, the $\mathrm{Q}_{3}$ and RAM $\mathrm{RA}_{3}$ lines connect, respectively, to the $\mathrm{Q}_{0}$ and RAM $M_{0}$ lines of the next device. These connections permit the " $Q$ " register of each device to be shifted left or right as a contiguous $n$-bit register; also, it allows output data from the ALU to be shifted left or right as a contiguous $n$-bit word prior to storage in RAM. As shown in the single-slice configuration (see figure 5), the shift lines at the LSB and MSB could be connected to the TRI-STATE multiplexer; the multiplexer can then be controlled by microcode to select appropriate shiftinput signals.



Figure 3. 16-Bit CPU Using Carry Lookahead


Figure 4. 48-Bit CPU Using Multiple Carry Lookahead


Figure 5. Typical Input/Output Shifting at End of Array

All " $\mathrm{F}=0$ " outputs are connected together through a pull-up resistor; this line is high only if the ALU contains all zeroes. Most systems use the " $\mathrm{F}=0$ " line as a " 0 " flag input to the processor status word. The overflow and $\mathrm{F}_{3}$ pins are meaningful only when twos complement signed arithmetic is used. The overflow ( V ) output is high when the result of an arithmetic operation is a number requiring more bits than are available, causing the sign bit to be erroneous. The $F_{3}$ (MSB of ALU output) is the sign of the result in twos complement notation and indicates the negative ( N ) bit, of the processor status word. The carry (C) bit of the status word is taken from the most significant processor ( $\mathrm{D}_{12}-\mathrm{D}_{15}$, figure 3 ) in the string; carry interconnections between devices can use either ripple carry or carry look-ahead. For ripple carry, the carry-out ( $\mathrm{C}_{\mathrm{n}}+4$ ) of each device is connected to the carry-in $\left(\mathrm{C}_{n}\right)$ of the next most significant device; for example, $C_{n+4}$ of device $D_{0}-D_{3}$ connects to $C_{n}$ of $D_{4}-D_{7}, C_{n+4}$ of $D_{4}-D_{7}$ connects to $C_{n}$ of $D_{8}-D_{11}$, and so on for all interconnected devices.

As shown in figure 5 , during shifting, TRI-STATE multiplexers are used to select new input information for the " $Q$ " register and RAM; the left/right shift data is transferred between devices over bidirectional lines. Figure 5 shows how two dual 4 -input multiplexers can be connected to provide four shift modes; in this case, I7 (from the IDM2901A) is used to select the up-shift or down-
shift multiplexer. In this example, the four shift modes are defined below; these are followed by a table that provides an operating summary.

Zero On a down-shift, the MSB of RAM is set low (logic 0 ); if the Q register is also shifted, the MSB of this register is likewise set low. For an up-shift, the LSB of the affected register(s) is set low.

One Same as preceding description for "zero," except the MSB or LSB is set high (logic 1) rather than low (logic 0).
Rotate Single precision rotate - MSB of RAM shifts into LSB on a right shift; LSB shifts into MSB on a left shift. If shifted, the Q register bits are shifted in the same manner.

Arithmetic Double-length arithmetic shift provided the Q register is also shifted. On an up-shift, a "zero" is loaded into the LSB of the Q register and the MSB of the Q register is loaded into the LSB of RAM. On a downshift, the LSB of RAM is loaded into the MSB of the Q register and the MSB ( $\mathrm{F}_{\mathrm{n}}=$ sign bit) of the ALU output is loaded into the MSB of RAM. (The same bit will also appear in the next least significant RAM bit.)

| Code | Source of New Data |  |  |  | Shift | Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{llll} \\ 7 & S_{1} & S_{0}\end{array}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{\mathrm{n}}$ | RAM 0 | $\mathrm{RAM}_{\mathrm{n}}$ |  |  |
| H L.L | 0 | $\mathrm{Q}_{\mathrm{n}-1}$ | 0 | $F_{n-1}$ | Up | Zero |
| H L H | 1 | $\mathrm{Q}_{\mathrm{n}-1}$ | 1 | $F_{n-1}$ | (Right) | One |
| H H L | $\mathrm{a}_{\mathrm{n}}$ | $\mathrm{Q}_{n-1}$ | $\mathrm{F}_{\mathrm{n}}$ | $F_{n-1}$ |  | Rotate |
| H H H | 0 | $\mathrm{Q}_{\mathrm{n}-1}$ | $\mathrm{a}_{\mathrm{n}}$ | $F_{n-1}$ |  | Arithmetic |
| L L L | $\mathrm{a}_{1}$ | 0 | $\mathrm{F}_{1}$ | 0 | Down | Zero |
| $L \quad L \quad H$ | $\mathrm{a}_{1}$ | 1 | $\mathrm{F}_{1}$ | 1 | (Left) | One |
| L H L | $\mathrm{a}_{1}$ | $\mathrm{O}_{0}$ | $\mathrm{F}_{1}$ | $\mathrm{F}_{0}$ |  | Rotate |
| L H H | $\mathrm{a}_{1}$ | $\mathrm{F}_{0}$ | $\mathrm{F}_{1}$ | $R A M_{n}=R A M_{n-1}=F_{n}$ |  | Arithmetic |

## HARDWARE MULTIPLICATION

In its simplest form, interconnection for an 8-bit by 8 -bit multiplication is shown in figure 6. This configuration can be easily expanded to 12 bits, 16 bits, or more by simply making the proper connections at the LSB and MSB of each device in the chain. The scheme shown in figure 6 uses the "add-and-shift" technique; thus, one clock cycle is required for each bit of the multiplier. For each clock cycle, the LSB of the multiplier is examined; if the bit is high (logical 1), the multiplicand is added to the partial product to generate'a new partial product. The "new" partial product (or multiplicand) is then shifted one position towards the LSB and the multiplier is shifted in the same manner. The "old" LSB of the multiplier is discarded and the cycle is repeated until each bit of the multiplicand is used to generate a partial product. After each bit-operation is completed, the "new" LSB of the multiplier is available at $\mathrm{O}_{0}$.

The multiplier is retained in the Q register of the IDM2901 and the multiplicand is held in one of the file registers ( $R_{a}$ ); the partial product is developed in yet another file register $\left(R_{b}\right)$. The $A$-address field inputs (figure 1) are used to address the multiplicand in $R_{a}$; the B -address field is used to address the partial product, which resides in $\mathrm{R}_{\mathrm{b}}$. On each cycle, the contents of $\mathrm{R}_{\mathrm{a}}$ are conditionally added to the contents of $R_{b}$ and, depending on the LSB of the Q register as read from the $\mathrm{Q}_{0}$ output, both the Q -register and the ALU result are shifted one position left. The microinstruction lines for each cycle of the operation are as indicated.
$I_{8} / I_{7} / I_{6}=4$ (left-shift register file input and $Q$ register) $I_{5} / I_{4} / I_{3}=0 \quad$ (add)
$I_{2} / I_{1} / I_{0}=1$ or 3 (select $A / B$ or $0 / B$ as ALU sources)


Figure 6. Using Two IDM2901s for 8-bit by 8-Bit Multiply

The circled numbers in figure 6 refer to steps in the multiplication summary that follows.

1. Input and output pins of the $Q$ register and RAM are connected such that the Q register of each 2901 device can be left or right shifted in unison. Likewise, an 8 -bit (or $n$-bit) ALU can be shifted as one integral unit prior to storage in the register file.
2. Source operands of the ALU are determined by the LSB output of the O register; these operands are: $A / B$ (add multiplicand to partial product) or $0 / B$ (add nothing to partial product). Microinstruction bit $I_{1}$ can select between the operands ( $A / B$ or $0 / B$ ); bit $l_{1}$ can be directly driven from the LSB-complement of the multiplier.
3. When the "new" partial product appears at the input of the register file, it is shifted left by the RAM shifter. The LSB of this "new" product is complete and is not affected by future operations; accordingly, it is output at $\mathrm{RAM}_{0}$, where it is then input to the MSB of the Q register. As each cycle is completed, the LSB of the product is input to the MSB of the

Q register; thus, when the operation is completed, the Q register contains the least significant half of the resulting product.
4. As the ALU output is down-shifted for each clock cycle, the sign bit of the new partial product is input to the MSB of the RAM shifter. If overflow has not occurred, the $\mathrm{F}_{3}$ flag will correctly designate the sign. If an overflow has occurred, the overflow (OVR) output is set high and, in this case, the correct sign is the complement of $\mathrm{F}_{3}$, that is, $\bar{F}_{3}$. In summary, the correct sign bit to be shifted into the MSB of the partial product is $\mathrm{F}_{3}$ (no overflow) or $\bar{F}_{3}$ (with overflow). On the last cycle, when the MSB of the multiplier is examined, a conditional subtraction is performed - this is because the sign bit of the multiplier carries negative rather than positive arithmetic weight:

$$
\left(Y=-Y_{i} 2^{i}+Y_{i-1} 2^{i-1}+\ldots+Y_{0} 2^{0}\right)
$$

The foregoing scheme will correctly produce a twos complement product for all multiplicands and multipliers in twos complement notation. Figure 7 shows the input states of the IDM2901s for each step of a signed, twos complement multiplication.

Initial Register States
R

| 0 | Multiplier |
| :---: | :--- |
| 1 | Multiplicand |
| 2 | $X$ |
| 3 | $X$ |

Final Register States
R



Figure 7. Twos Complement Multiplication

## BYTE SWAPPING

Sometimes it is expedient or necessary to swap the two halves of a 16 -bit word - interchange $D_{0-7}$ with $D_{8-15}$ and vice versa. A fast method of implementing the swap is to rotate the word in RAM, shifting 2 bits at a time only four shift cycles are required. The same file register is selected at both $A$ and $B$ ports; these two values are added together with carry-in connected to carry-out, producing a single position shift to the right. The ALU is then shifted to the right one more position prior to storage in RAM. For example, the byte swap of $\mathrm{R}_{0}$ would be implemented by repeating the following set of conditions four times:

$$
A=B=0 ; I=701 ; R A M_{0}=R_{A M} 15 ; C_{I N}=C_{O U T}
$$

## INSTRUCTION FETCH CYCLE

Generally, execution of a microinstruction begins with an instruction fetch cycle. The address of the instruction to be fetched (and executed) is held in the program counter (PC) and, as the first step, this address must be put in the memory address register. Next, the PC is incremented to point to the next instruction. The instruction obtained from memory is loaded into the program sequencer, which causes a jump to the microcode that executes that particular instruction. The PC can be read out and incremented in one cycle by using destination code " 2 " and addressing the PC with both the $A$ and $B$ fields. The current value of PC will appear on the Y outputs and (PC+1) will be returned to the register. For example, if PC is in register 15:

$$
A=B=15 ; I=203 ; \text { Carry-in }=1 .
$$

The PC contents will appear at the $Y$ outputs via the $A$ port of RAM. On the low-to-high transition of the clock pulse, the program counter will be incremented and the $Y$ outputs will be loaded into the memory address register. During the next clock cycle, memory is read and, on the succeeding low-to-high transition of the
clock, the instruction is put into the instruction register of the program sequencer. Only two microcycles are required to complete the instruction fetch.

## FILE EXPANSION

In certain applications, the sixteen registers contained within the IDM2901 are insufficient; thus, the number of registers must be expanded. The expansion is easily implemented via the IDM29903 addressable D register file. As shown in the IDM29903 data sheet, the device consists of sixteen 4 -bit words; each word can be read asynchronously or written into on the next clock transition. Figure 8 shows the IDM2901 and the IDM29903 connected together to provide a file that is 32 words deep. As shown by the "file enable" logic and the "expansion interface" connections, it is easy to see how further expansion can be achieved. There are several possibilities which could be used for address decode of this 32 -word file. The most versatile decoding system is simply to implement separate addresses for each file, that is, discrete $A$ and $B$ address fields for the IDM2901 and a separate address input for the IDM29903. As shown in the following sequence, extending the number of file registers allows round-robin shifting of information from one device to the other; thus, interfile data management is easily accomplished.

Assume the following file location:
$\mathrm{R}_{0}$ through $\mathrm{R}_{15}$ are in IDM2901
$\mathrm{R}_{16}$ through $\mathrm{R}_{31}$ are in IDM29903

## Then:

1. $\mathrm{R}_{0.15}+\mathrm{B}_{0-15} \rightarrow \mathrm{~B}_{0.15}$
2. $\mathrm{R}_{0.15}+\mathrm{B}_{0.15} \rightarrow \mathrm{~B}_{16-31}$
3. $\mathrm{R}_{16-31}+\mathrm{B}_{0-15} \rightarrow \mathrm{~B}_{0-15}$
4. $R_{16-31}+B_{0-15} \rightarrow B_{16-31}$
5. $\mathrm{R}_{16-31}+\mathrm{R}_{0-15} \rightarrow \mathrm{O}$

In the configuration shown in figure 8, single-cycle shifts do not work, except that $R_{0-15}$ can be right-shifted or left-shifted. Other shifts can be performed by making a transfer to the Q register, shifting, and then transferring back to the $R_{15-31}$ registers.

If system requirements prohibit the use of separate address decodes, common address decoding (figure 9) can be used; in this case, two 5 -bit address fields are obtained via the IDM29751 and a 2-to-1 multiplexer is used to control the $A / B$ address fields of the 2901.


Figure 8. File Expansion Using Separate Address Fields for Each 16-Word File


Figure 9. File Expansion Using Common Address Decoding

## USING THE IDM2909A/11A IN A COMPUTER CONTROL UNIT

## Introduction

In any digital computing system, the Micro Control Unit (MCU) is almost always the most complicated subsystem. The MCU controls and supervises all bus activity, synchronizes internal and external events, and grants or denies access to peripherals and other external systems. Because of these many and varied duties, the MCU is complicated in concept, design, and implementation. The IDM2909A/ 11A Microprogram Sequencer provides an excellent tool for overall simplification of these parameters.

## Computer Architecture

Typically, the architecture of most modern-day computers is as shown in figure 10. A common data bus is used; instructions, address operands, data, and other information is sent over this bus under the direction of a microprogram. The series of instructions within each microprogram selects the source of data and also the destination. Although only one data bus is shown in figure 10, a complicated system may contain several busses - each under control of the MCU.

The address bus in figure 10 is used to select a memory word for some internal function, or to select an input/ output port for an external subsystem or peripheral. Data sources for the address bus can be the program counter, the memory address register, a direct memory address controller, an interface controller, or other; these functions are also under control of a microprogram command.

The arithmetic/logic unit (ALU) is that part of the processor that does the computational work. With a complex ALU, a large number of arithmetic and logical functions can be performed. As a minimum, the ALU must perform the arithmetic functions " $A+B$," " $A-B$," and " $B-A$ "; usually, these functions can be performed in both fixed point and twos complement binary form. The minimum logical functions performed by the ALU are: "A OR B," "A AND B," and "A EXCLUSIVE-OR B." The arithmetic and logical functions are both implemented by the same circuit configurations - the difference being in gating. Besides the arithmetic and


Figure 10. Generalized Computer Architecture
logic capabilities of the ALU, shift and rotate functions are also implemented as part of the basic instruction set. When an arithmetic or logical operation is performed by the ALU, a set of condition codes result. These condition codes include such variables as carry out, $A=B$, the sign bit, result equals zero, and so on. Along with other status information, these condition codes are stored in a register for later use by the programmer or micro control unit.

Third-generation processors also provide for a generalpurpose register set that is available to the programmer to be used to hold variables that are used often - passing arguments to subroutines, referencing memory indirectly, and so on. Depending on the architecture of the machine, the general-purpose registers may be selected directly from the operands in the instruction register, from an address in the microprogram store, or one of the two sources as determined by a bit in the microprogram store.

The program counter and the memory address register are the two main sources of input to the address bus. The program counter contains the address of the next instruction or instruction operand that is to be fetched from main memory, and the memory address register contains instruction address operands that are necessary to fetch the data required for the execution of the current instruction. When exiting a subroutine, a subroutine address stack is provided to allow for easy handling of the return address linkage. The address stack is a last-in/first-out stack that is controlled by a jump-tosubroutine, PUSH, or a return-from-subroutine, POP, instruction from the MCU microprogram word.

In micro- and mini-computer systems, main memory consists of RAMs, ROMs, or more generally a combination of both. Typically, random access memories (RAMs) are slower than the micro control unit and the arithmetic logic unit. On the other hand, read only memories (ROMs) may be much faster than circuits within the MCU. Peripheral devices and multiprocessing systems present the same type of speed-interface problems; also the MCU must contend with synchronizing events that occur asynchronously.

## Control Sequence

The MCU contains an instruction register, micro-program storage, and usually a microprogram register. The initial ization, fetch, and execute phases for a typical micro control unit are shown in figure 11. Regardless of system size and complexity, an initialization sequence is required to put control and storage elements in a known state such that control functions can be implemented in an orderly manner. For example, registers, condition codes, flags, and carry/link flip-flops are preset to a logic 1 or cleared to a logic 0 . Likewise, it is sometimes necessary to initialize stack registers and/or main memory. The initialization process must be closely supervised to prevent alteration or damage to peripheral interfaces; furthermore, clock pulses must be withheld from the system until the initialization process is complete.

Usually, the initialization phase (1, figure 11) is started in one of three ways: (1) application of system power, (2) a "master reset" that is programmed or implemented by the operator, and (3) a detected error that cannot be corrected by the program. In a power-up generated initialization sequence, care must be given to the circuits
that detect the event and generate the timed reset signal; the operating sequence should not start until the entire power system is stable. Furthermore, since some equipment and components may be damaged if they require multiple voltages that are not applied in the proper order, the MCU is often used to sequence the enabling of power supplies

In state 2 of figure 11, an instruction is fetched from the specified memory location and loaded into the instruc tion register. During state 3, the program counter is incremented and the previously fetch instruction is decoded. If another operand is required for the current instruction, state 3 is repeated and the various operands are loaded into the appropriate register. This process continues until the requirements of the instruction have been met.

In state 4, the macroinstruction is executed. As in all of the other states, the instruction execution state may require one or more microinstruction cycles. After completing state 4 , the MCU returns to the fetch phase and continues to fetch-and-execute the programmed microcode.


Figure 11. Initialization, Fetch, \& Execute Phases tor a Typica Microcomputer

## Architecture of the Micro Control Unit

Basic components of the MCU are functionally shown in figure 12. The instruction register receives the instruction from main memory via the data bus; to minimize system overhead, the registers, main memory, and data bus are all of the same width. An instruction is broken down into two or more fields: the "Op Code". and one or more operands. The Op Code (Operation Code) is the instruction, whereas the operands are data used by the micro control unit in the execution of the instruction For example, an operand might be the number of a selected register, a variable to be compared to the
accumulator, the address of an input/output port, and so on. Because the operand may be used as data, it must be presented to the data bus via an open-collector or TRI-STATE device; the Op Code and its subfields must also be distributed to the ALU and various other registers.
Usually, a macroinstruction contains more than one microinstruction; also, different classes of macroinstructions almost always require a different number of microprogram steps. In figure 12, some hardware can be eliminated by using the Op Code as the starting address of the microprogram ROM. This technique is not recommended simply because it is wasteful and inflexible; also, the entire system is affected by changes in the instruction set or the microprogram. To avoid these problems, a mapping ROM can be used.

To allow a greater range of starting addresses for the microprogram ROM, the output of the mapping ROM could be wider than the Op Code field that is used as the address input. Because ROM/PROM field widths are typically 4 bits or 8 bits wide, a reasonable choice for an 8 -bit Op Code is a mapping ROM that is 12 bits wide. The starting address, as specified by the mapping ROM, is loaded into the microprogrammer counter which points to the first microinstruction in the microprogram ROM. When the output of the microprogram ROM stabilizes, it is loaded into the microprogram register.

The use of the microprogram register in this manner is called pipelining. The pipeline technique improves the overall machine speed by allowing the address of the
microprogram ROM to be changed and its output to settle while the current microinstruction is being executed. The microprogram sequence controller in figure 18 performs two basic functions: (1) synchronizes external events, and (2) uses the output of the test condition multiplexer to determine whether or not microprogram branches, jumps-to-subroutine, and returns-from-subroutine are to be made.

External signals of the microprogram sequence controller can be grouped into five categories: supervisory, condition codes, initialization, synchronization, and interrupts/clocks. The supervisory signals include "Run," "Halt," and "Pause." "Run" is a latched signal that enables the clock to the entire system. "Halt" disables the system clock and is only recognized during the instruction fetch microcycle; this is a latched signal. "Pause" is a level provided to the controller from an outside processor to temporarily suspend MCU control so that the external processor has uncontested access to resources of the computer.

Condition codes are stored in the program status word register and presented to the test condition multiplexer, where any of the codes may be selected by one of the microprogram fields in the microprogram register. If the condition code is true (logical 1), the output of the test condition multiplexer will enable a branch instruction in the microprogram. The condition codes are loaded into the program status word register after every ALU operation or interrupt request.


Figure 12. Basic Components of Micro Control Unit

Initialization lines include "Power-Up Reset" and "Master Reset" - these signals have been previously described. Synchronization lines include "Operation Request" and "Operation Acknowledge" - OPREO and OPACK. These signals are used to synchronize external events whose speed is slower than that of the MCU. For example, when the MCU issues a memory reference instruction, an OPREQ signal is generated and, although the system clock continues to run, it is effectively disconnected from the micro control unit. Once the addressed memory has accessed the data and performed the read or write operation, it generates the OPACK signal; thus, the system clock is enabled to the MCU. When the memory or input/output cycle times are known and can be controlled, the MCU clock period can be adjusted to preclude the requirement for synchronizing signals.

An interrupt may occur at any time; however, it is normally recognized only during an instruction fetch. When the interrupt is recognized, the priority encoded interrupt vector is put into the program status word register and the microprogram ROM is updated with the address of the interrupt service routine. When the interrupt has been serviced, a return to the resident program is made via the previous program counter value.

## MCU Instructions

There are two types of instructions recognized within the MCU - machine language or macroinstructions, and random logic replacement or microinstructions. Macroinstructions reside in main memory, are fetched and loaded into the instruction register, and then are decoded into microinstructions which directly control
resources of the computer. Two different types of macroinstructions are shown in figure 13. The register-to-register instruction consists of an 8 -bit Op Code and two 4 -bit operand fields; the branch-on instruction also consists of an 8 -bit Op Code but the eight least significant bits define an 8 -bit displacement address. In the register-to-register instruction, the operand defines the source and destination registers ( $A$ and $B$ ), that is, the result of an arithmetic/logic function using registers $A$ and $B$ will be stored in register $B$. In the branch-on instruction, the condition of the branch is implicit in the Op Code; the sum of the current program counter address and the displacement address will be stored in the program counter if the selected condition is logically true.

The word format for a typical microinstruction is shown in figure 13. The four least significant bits ( $\mathrm{B}_{0}-3$ ) define the type of microinstruction (SEQUENCER FUNCTION) that is being executed. The second 4 -bit field selects the "BRANCH CONDITION" (if the microinstruction is a branch instruction); two 1 -bit fields may enable the interrupt and pause functions if the microinstruction is an instruction fetch command and disables the interrupts at all other times. The third microinstruction field is composed of two 3 -bit subfields which are used to define the source and the destination of data (DATA BUS CONTROL). Depending upon the microinstruction function, the remaining 12 -bit field is defined either as an arithmetic logic unit control field or as a microprogram branch address field (ALU \& BRANCH ADDRESS BITS). There are various methods of mapping microinstruction control fields; however, for implementation of these fields in the examples that follow, the "ALU and Branch Address" is used.

## Register-to-Register



## Branch On Condition

| 15 | 14 | 13 | 12 | 11 | 10 |  |  |  |  |  |  | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Op Code |  |  |  |  |  |  |  |  | Displacement |  |  |  |  |  |  |  |


| ALU \& Branch Address Bits |  |  |  |  |  |  |  |  |  |  |  | Data Bus Control |  |  |  |  |  | Synchronization Logic |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Function |  |  | Source |  |  | Destination |  |  | External Gating |  |  | Source |  |  | Destination |  |  | 苞 | $\underset{\underline{\sim}}{\underset{\sim}{2}}$ | Branch Condition |  |  |  | Sequencer Function |  |  |  |
| 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Figure 13. Macro- and Micro-Instruction Fields

## Implementing an MCU Using an IDM2909A

The IDM2909A address controller permits the designer to use the very latest in microprogramming techniques microbranching, microsubroutines, and repetitive microinstruction execution. Instead of using sequential circuits which must be parallel loaded and sequentially incremented with separate clock pulses, the IDM2909A uses a combinational incrementer whose output is transferred to the microprogram counter on the rising edge of the clock pulse. As indicated in the data sheet (Part 1 of this manual), the primary function of the IDM2909A is to present an address to the microprogram ROM such that a microinstruction may be fetched and executed. The address information is available from any of four sources - an Address Register, a Microprogram Counter Reqister, a Direct or Branch Input, and a Subroutine Stack. The address source (figure 14) is chosen by using the one-of-four address multiplexer select lines, $S_{0}$ and $S_{1}$. The selected address can then be modified by the OR input lines or forced to zero before it is presented at the $Y$ address output lines through a TRI-STATE buffer.

The OR input lines can be used in either of two ways. Selected OR inputs can be set to a logical 1; this will provide the logical OR of the selected address source and the OR input lines at the Y output - in this configuration the address can be "masked." If a microprogram instruction of the SKIP or BRANCH classes is being executed and the microinstruction is aligned on an even address microprogram ROM word (the least significant address bit equals 0 ), then the least significant $O R$ input
may be controlled by an external test condition multiplexer. If the result of the conditional test is logically false (logical 0), then the least significant bit can be modified to avoid the execution of the BRANCH or SKIP instruction. For such functions, all unused OR inputs must be tied to ground; similarly, if the $2,3,4$, or $n$ least significant bits of the selected address are 0 , the associated OR input lines can be modified for an éxtended address range skip capability.

It is often desirable to get to a predefined state, or address. For instance, if the machine has just been turned on and it is necessary to perform an initialization sequence or a realtime event occurs where the processor control is required but the ongoing process information may not be destroyed, such as an interrupt, the OR inputs may be used. All of the OR inputs must be connected to the output of a positive logic gate so that when the event occurs the output of the gate goes to a logical 1, as do the Y output address lines. The ZERO input provides a similar capability, but it must normally be held at a logical 1 and only "pulled down" to 0 when the event occurs - causing all of the address output lines to go to 0 .

For automatic testing of the memory and register system, the TRI-STATE output buffer that drives the Y lines can be used. That is, if the buffer output control (OE) is disabled, the $Y$ lines are set to the high-impedance state which allows output lines of the automatic tester to be connected directly across the outputs.


Figure 14. Functional Architecture of IDM2909A

The address register (as well as other storage devices of the IDM2909A) is parallel loaded from the $R$ inputs when the register enable line ( $R E$ ) is low on a positivegoing clock transition. When entering the starting address of a microprogram, this is the ideal register to use because its contents are not only presented to the Y outputs, but also to the incrementer. The incrementer is an adder provided.with an off-chip carry-in signal ( $\mathrm{C}_{\mathrm{n}}$ ) and an off-chip carry-out signal (COUT); accordingly, several IDM2909A devices can be used in a cascade arrangement. The output from the incrementer is connected to a parallel load input on the microprogram counter register where it is loaded on the rising edge of the next clock pulse. If the microprogram counter is selected as the source address by subsequent microinstructions, it will be incremented by each succeeding clock pulse, thereby stepping through the microprogram.

As previously indicated, it is sometimes necessary (and often desirable) to provide a branch instruction and a branch address in a microprogram instruction. In such cases, data lines from the branch address field in the microinstruction can be feedback-connected to the datadirect (D) inputs of the IDM2909A; the source address
multiplexer can then select the branch input as the next microinstruction address. On the next clock pulse, the address is incremented and stored in the microprogram counter register.

The push/pop, or last-in/first-out (LIFO) stack, provides the microprogrammer with the same flexibility in subroutine execution that machine language programmers have. A 4 -by- 4 file whose address is controlled by a 2 -bit up/down counter allows 4 -deep nesting of microsubroutines. A push/pop control signal (PUP) determines whether the function being performed is a jump-tosubroutine (PUSH) or a return-from-subroutine (POP). When the file enable control line (FE) is low, the push/ pop command is executed on the rising edge of the next clock pulse. After the subroutine is completed, a return to the address immediately following the jump-tosubroutine instruction is accomplished by selecting the stack as the source address and simultaneously executing a POP command.

One method of implementing the hardware shown in figure 12 is a configuration such as that in figure 15. Two IDM29901 octal edge-triggered flip-flops with


Figure 15. Using the IDM2909A to Implement a Computer Control Unit

TRI-STATE outputs (designated $U_{1}$ through $U_{4}$ ) make up the 16 -bit instruction register. The most significant $\left(U_{1} / U_{2}\right)$ registers contain the Op Code, whereas the least significant $\left(U_{3} / U_{4}\right)$ registers contain the operand field. The TRI-STATE outputs from the Op Code register are connected to the address input of the mapping ROM. If, as shown, the output enable (OE) is held low by pulling up an inverter, troubleshooting and automatic testing of the system can be simplified because the tester has control of the memory system. The buffered output for the operand field is fed back to the eight least significant bits of the data bus for other register-modification purposes. In some applications, the Operand field for ALU functions will be used as two 4-bit subfields to specify a source register ( $\mathrm{R}_{\mathrm{A}}$ ) and a source/destination register ( $R_{B}$ ). In fact, this arrangement works extremely well if the IDM2901A microprocessor is used. The active TSL outputs are used for $\mathrm{R}_{\mathrm{A}}$ and $\mathrm{R}_{\mathrm{B}}$ data.

The two mapping ROMs are connected with common inputs but separate outputs. This memory configuration produces 256 words and a possible unique 16 -bit address for each Op Code. There is considerable design flexibility and it is also easy to add additional instructions at a later time. The outputs of the mapping ROMs (or PROMs) connect to the register address inputs of the IDM2909A (or IDM2911A) microsequencers; in turn, the outputs of the sequencers specify address data for the microprogram ROMs. A recommended part type is shown for the region described as the microprogram storage. Since the 2909A or 2911A sequencer solution contains 12 addressing output bits, the size of this storage can grow to 4096 words before the microcontrol design must be modified. Almost any number of PROMs may be used for a system design since the application will dictate the number of words and the width of the word to be used in the microprogram.

As shown in figure 15, the microprogram register is split - one ROM (or PROM) providing special-function control, bus control, and ALU control, while the left
side provides next state control and the possible next state jump address or ALU control. In this configuration, the starting address from the mapping ROM is loaded into the internal register of the sequencer at some time before it is needed. Alternately, the direct inputs of the sequencer can be used; this method permits a singlecycle branch to the starting address.

The control bit fields for the ALU supervise all external gating and bit manipulation, whereas the other control fields provide source/destination bus control. Whenever the processor is running, the TRI-STATE output enable lines are held low, enabling the output.

If a "Pause" is implemented (a DMA function as an example), the outputs are disabled so that an external or peripheral processor can gain access to the control line.

Depending upon the application, the sync and enable logic can be relatively simple or it can be very complex. On the one hand, these circuits must satisfy the control requirements of the IDM2909A sequencer and the IDM2901, and on the other hand, they must provide the proper interface with externally-generated control signals. For the most part, internal control (within the MCU) is handled by decoding of the functions shown in figure 16.

The ability to execute the same microinstruction a number of times was mentioned earlier; technically, the value of this capability lies outside the micro control unit. For example, consider the macroinstruction format for a register-to-register instruction as shown in figure 19. If the Op Code is a Shift or Rotate instruction, it is desirable for the programmer to move the data word' over a range of 1 to 16 bit positions with a single instruction rather than multiple execution of the same instruction. If the two operand subfields ( $\mathrm{R}_{\mathrm{A}}$ and $\mathrm{R}_{\mathrm{B}}$ ) are defined as $R_{A}$ equals the number of bit positions the data is to be moved and $R_{B}$ as the affected register, it is easy to see how this function can be implemented. (Additional hardware requirements are shown in figure 17.)

*Value of this bit depends on logic implementation.
Figure 16. Function Table for IDM2909 (or IDM2911) Microprogram Sequencer


Figure 17. Example of Interactive Microinstruction Control

## SPEED ENHANCEMENT OF BIPOLAR BIT-SLICE MICROPROCESSOR SYSTEMS

## Review of Critical Timing Paths

In order to identify potential areas for speed improvement, it is helpful to review the critical timing paths in a typical bipolar microprocessor. First, consider the simple system organization shown in figure 18. In this system, the address register is clocked at the beginning of the microcycle. When the microinstruction is valid at the ROM output, two basic paths must be considered. One path consists of accessing data from the registers, propagation through the ALU, and storing the result in a data register and a status register. The other path involves the test condition multiplexer and sequence
controller. Typical timing for such a system is shown in figure 19. After the microinstruction is valid, the two paths are indicated by arrows. In a typical system design, the minimum microcycle period is limited by the delay path through the registers and ALU - shown as "ALU Results May Be Clocked" in figure 19.

If the path delays are such that the sequencer output is valid before the path through the registers and ALU has stabilized, a modification to the system shown in figure


Figure 18. Simplified Block of Microprogrammed Processor


Figure 19. Typical Timing Diagram for Microprogrammed System Shown in figure 18

18 can provide improved performance. Such a modified system with typical timing is shown in figure 20 - this is frequently called a pipelined organization. The name results from the fact that while one microinstruction is being executed, another microinstruction is simultaneously being accessed. A register is added to the output of the ROM and the address register which was used to hold the output of the sequencer logic is not
used. The clock causes the next microinstruction to appear at the output of the microprogram register. The sequencer output is allowed to access the microprogram ROM to fetch the next microinstruction while the data is propagating through the registers and ALU. In this way, the access time of the ROM may be overlapped with the execution of the microinstruction by the registers and ALU.


Figure 20. Pipelined Organization with Typical Timing

## Predicting Test Condition Results for Higher Performance

In order for the pipelined organization of figure 20 to provide a performance advantage over the simple system shown in figure 18, the delay path through the sequencer and microprogram ROM must be faster than the path through the registers and ALU. In the timing diagram of figure 20, the sequencer output is valid early enough for the total access time of the ROM to be overlapped, that is, the ROM access time does not influence the required duration of the microcycle period. To satisfy this condition, the sequencer logic must be relatively high speed, and most importantly, the test condition multiplexer inputs must be valid at an early point in the microcycle. The latter requirement is quite unfortunate, since it implies that test conditions based upon the result of

ALU operations in the current microcycle may not be used. This forces the user to either provide more status register bits (the status register outputs contain the results of operations performed on earlier microcycles) and/or execute an additional microinstruction in order to perform an operation and test the result. Thus the consequences of not permitting test conditions based upon the result of the current ALU operation cost the user both additional hardware and execution time.

An effective solution to this problem is to design the system so that the sequencer logic is conditioned on the basis of a predicted value for the test condition multiplexer output, and the ROM is accessed on this assump-
tion. After the ALU result is stable and has propagated through the test condition multiplexer, the predicted value of the multiplexer output is compared with the actual value of its output. If the predicted value was correct, the next microinstruction in sequence (i.e., the one which was being accessed) is executed. On the other hand, if the predicted value of the test condition multiplexer is different from the actual value, the conditioning of the sequencer logic is modified correspondingly, and the time duration of the microcycle is extended in order to allow time for the modification to propagate through the sequence controller logic and access the ROM. Since the microprogrammer can frequently predict the results of test conditions with a frequency of success that is much better than $50 \%$, a relatively small fraction of the microcycles must be extended. Two examples that illustrate where the programmer can, with a high degree of success, predict results of a test condition are:

- Testing for a stack overflow condition. The stack pointer (contained in an internal register) is compared with a boundary value (contained in another register). It is of course extremely infrequent that the result of this test indicates an overflow condition in normal circumstances.
- Test of a loop counter. In a microprogrammed multiply or divide algorithm, a loop counter must be tested on each pass through the loop. For a 16 -bit machine, the test would typically be performed 16 times but the result could be accurately predicted 15/16 of the time.


## Variable Microcycle Period

As was discussed earlier, the delay through the registers and ALU is typically the path which limits system performance. The magnitude of this delay can vary considerably depending upon which micro-operation is being performed. Table 1 lists a variety of operations together with the microcycle period requirements for a pipelined system which was designed to use the recently announced IDM2901. Note that the longest operation requires about $75 \%$ more execution time than the shortest operation (this percentage difference is even greater for a system using the first generation version of the 2901).

Table 1. Microcycle Period Requirements for Various Operations Using a Pipelined System

| Operation Performed | Microcycle Time (ns) |
| :--- | :---: |
| Logic operation; status regis- <br> ter not modified; no test of <br> result | 98 |
| Arithmetic operation; status <br> register not modified; no <br> test of result | 133 |
| Add and shift; status register <br> not modified; no test of <br> result | 172 |
| Multiply cycle; Qo used to <br> determine I1 of 2901 |  |
| Arithmetic operation; status <br> register modified; no test of <br> result | 172 |
| Arithmetic operation; status <br> register not modified; result <br> used as test condition (no <br> extend caused by incorrect <br> prediction) | 169 |

The most straightforward design approach is to simply calculate the worst case time period, and design the clock generator circuit to provide that time for all operations. It is evident that a speed improvement would be obtained if the clock generator could be programmed to modify the microcycle period in accordance with the requirements of the operation which is to be performed. If the operations which establish the worst case time period are performed relatively infrequently, then the system performance improvement which can be achieved by programming the microcycle period is greater than might first be imagined.

## Examples of Performance with Various System Configurations

In order to illustrate the performance which results from the various system organizations described above, it is helpful to present numerical values which were obtained from a design study. Five system organizations were considered. The systems were evaluated based upon the time required to execute a variety of instructions typical of those used by a minicomputer. These results are useful for gaining an insight into the performance which may be obtained for a particular type of system organization. Obviously, the results of these studies are dependent upon component specifications - ROMs, registers, gates, and LSI devices. Thus, when choosing an organization for a new system design, the designer should perform a similar analysis using specifications of available components in order to make realistic decisions of cost versus performance.

System 1: This system was equivalent to that shown in figure 18. It was a non-pipelined organization and test conditions were based upon results of operations performed on the previous microcycle. A fixed microcycle period of 225 nanoseconds was used; this period was necessitated by the multiply instruction.

System 2: This evaluation was based on a "pipelined" system organization similar to that shown in figure 20. Test conditions were based upon results of previous microcycles and a fixed microcycle time of 172 nanoseconds was used. The pipelined organization allows the microcycle period to be reduced by 48 nanoseconds less than the cycle time for System 1.
System 3: This system was the same as System 2 except that test conditions based upon results of the current microcycle were used and the technique of predicting test condition results was utilized. The microcycle period was fixed at 172 nanoseconds. The time necessary for the result of the current operation to propagate through the test condition multiplexer and determine whether an extended cycle was needed did not require a longer period than the 172 nanoseconds established by the operation needed by the multiply instruction. An extended cycle adds 86 nanoseconds (one half microcycle) to the normal microcycle period.
System 4: This system was the same as System 2 except that a variable microcycle period was used. Test conditions were based upon the results from the current microcycle; however, no prediction of test conditions with an extended cycle for incorrect prediction was performed. Instead, those microinstructions which required more time to allow for propagation of the result through the test condition multiplexer and sequence controller were simply programmed to be of
longer duration. Microcycle periods of either 103, 137, 172, or 206 nanoseconds could be used depending upon the needs of each microinstruction. A conditional branch based upon the result of an arithmetic operation requires 235 nanoseconds with this system organization. This time exceeds the period of the longest available microcycle ( 206 nanoseconds). However, the conditional branch may be executed with adequate time margin by repeating the arithmetic operation on two successive microcycles: one of 130 nanoseconds followed by one of 137 nanoseconds - a total of 240 nanoseconds. Although this approach of repeating the arithmetic operation may require more microcode locations, it does offer even greater flexibility in tailoring the microcycle period to the needs of the operation being performed.

System 5: This system combines the techniques used in Systems 3 and 4. Variable length microcycles (103, 137, 172 , or 206 nanoseconds) could be used. The technique of predicting test condition results was used and, when the cycle was extended due to an incorrect prediction, an additional 86 nanoseconds were added.
Table 2 shows the instructions typically used in a minicomputer that is configured in one of the foregoing system organizations. The execution times specified in table 2 for each instruction type were derived by using the execution time of System 1 as a baseline reference. The relative execution speed for each of the five systems can best be appreciated by examining the data given in table 3.

The instructions (described below) were chosen for a variety of reasons:

1. LD, JMP, and ST (Load, Jump, and Store) were chosen because they are among the most frequently used instructions, and thus are ones for which execution time optimization is quite important. Since these instructions do not involve test conditions based upon results of ALU operations, note that the technique of prediction does not improve the execution time.
2. JSR and BOC (Jump to Subroutine and Branch on Condition) are frequently used instructions. They were chosen in order to illustrate the advantages of prediction of test condition results. For JSR, it was assumed that the test condition result was always predicted correctly (i.e., no stack out of bounds occurs). For BOC, it was assumed that the test condition result was predicted correctly $50 \%$ of the time. The two values given for BOC correspond to the cases where: (a) there is no branch and (b) the branch occurs.
3. ADD and MOVE were chosen primarily because they are used by some as a figure-of-merit for machine performance. The figure shown for MOVE is the time needed for each pass through the loop which reads data from one location in memory and stores it in a second location. The advantage of the technique of prediction of current test conditions from previous microcycles does not show up in the figures shown by JSR and MOVE. This is because it was possible to

Table 2. Instruction Execution Time (ns) with Various System Organizations

| System Organization | Instruction Type |  |  |  | Loop for MOVE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { LD, } \\ & \text { \&MP, } \\ & \text { \& ST } \end{aligned}$ | JSR | BOC | ADD |  |
| System 1 - non-pipelined; test condition from previous $\mu$ cycle | 920 | 1610 | $\begin{aligned} & 920 \text { or } \\ & 1150 \end{aligned}$ | 920 | 920 N |
| System 2 - pipelined; no prediction; test condition from previous $\mu$ cycle | 688 | 1204 | $\begin{aligned} & 688 \text { or } \\ & 860 \end{aligned}$ | 688 | 688N |
| System 3 - pipelined with prediction; test condition from current $\mu$ cycle | 688 | 1204 | $\begin{aligned} & 559 \text { or } \\ & 731 \end{aligned}$ | 688 | 688N |
| System 4 - pipelined; no prediction; variable length $\mu$ cycle; test condition from current $\mu$ cycle | 480 | 960 | $\begin{aligned} & 482 \text { or } \\ & 619 \end{aligned}$ | 549 | 617 |
| System 5 - pipelined with prediction and variable $\mu \mathrm{cycle}$ length | 480 | 892 | $\begin{aligned} & 412 \text { or } \\ & 549 \end{aligned}$ | 549 | 549 N |

Note: The reason JSR \& Loop for MOVE don't improve with System 3 is that a way was found to write a code without an extra cycle.

Table 3. Relative Instruction Execution Rate with Various System Organizations (Execution speed as a speed improvement factor of System I)

|  System Organization          Instruction Type <br>  LD <br> JMP, <br> \& ST JSR BOC         | ADD | Loop for <br> MOVE |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | 1.0 | 1.0 | 1.0 or <br> 1.0 | 1.0 | 1.0 |
| System 2 - pipelined; no prediction; <br> test condition from previous $\mu$ cycle | 1.34 | 1.34 | 1.34 or <br> 1.34 | 1.34 | 1.34 |
| System 3 - pipelined with prediction; <br> test condition from current $\mu$ cycle | 1.34 | 1.34 | 1.64 or <br> 1.57 | 1.34 | 1.34 |
| System 4 - pipelined; no prediction; <br> variable length $\mu$ cycle; <br> test condition from current $\mu$ cycle | 1.91 | 1.67 | 1.91 or <br> 1.85 | 1.67 | 1.49 |
| System 5 - pipelined with <br> prediction and variable $\mu$ cycle length | 1.91 | 1.80 | 2.23 or <br> 2.09 | 1.67 | 1.67 |

write the microprogram with the same number of microinstructions for both systems. This was not the case with BOC, where an additional microinstruction was needed in order to conform to the requirement that test conditions be based upon results of the previous microcycle with System 1 and System 2.

## Conclusions

Execution time calculations were made for a system where the macro-level instructions and data are stored in a (main) memory with very fast access time. Thus, it is assumed that it is not necessary to extend the clock cycle when reading from main memory. Although this is frequently not a valid assumption, it was necessary in order to simplify the presentation of results. If the memory access time is significant (say, greater than 200 nanoseconds), the relative improvement which can be obtained with the system organizations described here is somewhat less impressive. This is because the main memory access time may be overlapped to a greater extent with the system organizations having longer microcycle times. The overlapping is particularly important for those instructions which make multiple memory references, that is, LD and ST instructions require two memory reads, whereas the JMP instruction requires only one memory read. Conclusions may be drawn based upon a study of the results presented in table 3. Observe that the technique of using a variable microcycle period provides an impressive improvement in performance. Of course, this is a direct result of the fairly wide range of time intervals required for the various micro-operations presented in table 1. When the micro-operations which are performed most frequently can use the short execution cycle, the performance
gained from the variable microcycle period has the most impact on overall throughput of the machine. When designing a machine with variable microcycle periods, the clever designer will concentrate his efforts toward speed optimization for the most frequently performed micro-operations. It may be possible to save hardware costs by allowing the microcycle time required for the infrequently performed operations to be longer. Thus, the variable-length microcycle approach to design offers design freedom which can possibly reduce costs as well as improve performance.

## Timing Generator Design Example

A timing generator which has been designed to meet the general objectives discussed in the preceding paragraphs is shown in figure 21. This circuit generates one of two clock intervals (oscillator period $\times 4$ or $\times 6$ ) under microprogram control. A variation of this basic idea but providing a choice of four clock periods $(4,5,6$, or 7 times the basic oscillator period) is shown in figure 22. The circuit also provides for comparing the output of the test condition multiplexer with a predicted value (from the microprogram ROM). If the actual test multiplexer output does not match the predicted value, the clock period is extended (by 3 oscillator periods) and an alternate set of inputs to the sequencer logic is provided.

The key element of the circuit is a 74S195 shift register. Use of Schottky circuits allows operation at an oscillator frequency up to 33 MHz . This permits the generation of a microcycle period of 120 ns with programmable increments of 30 ns (for the clock generator which provides four programmable clock intervals, this would allow clock periods of 120, 150, 180, and 210 nanoseconds).


Figure 21. Two-Interval Programmable Timing Generator


Figure 22. Four-Interval Programmable Timing Generator

The operation of the timing generator is best understood by reference to the state diagram shown in figure 23. Transitions from one state to another are made on each rising edge of OSC. The state of the shift register $\left(Q_{A} Q_{B} Q_{C} Q_{D}\right)$ along with the state of CLK (the system clock) is specified in the state diagram. Assume that the clock (CLK) has just made a 0 -to-1 transition indicating the start of a new microcycle ( 1110, CLK $=1$ ). EXTEND is a logic 0 . The new outputs of the microprogram register then become valid resulting in the new values for Cycle Select (CS). (CS is a 1 -bit value for the 2 -interval circuit and a 2 -bit value for the 4 -interval circuit.) Cycle Select (CS) determines the state transition after CLK has been high for almost two OSC periods and thereby programs the duration of CLK. Thiṣ is achieved by parallel loading the shift register with the desired value. State transitions then occur as determined by shifting the DM74S195. The clock input to the flip-flop which generates CLK is provided by the $Q_{D}$ output of the DM74S195. CLK goes low when the DM74S195
reaches the 1010 state. On the next negative-going transition of $Q_{D}$, after CLK has been low for almost two OSC periods, the SETCLK output of the DM74S158 2:1 multiplexer determines whether CLK is set (the case when TMUX, the output of the test condition multiplexer is the same as PTMUX, the predicted value of TMUX) or CLK remains reset (corresponding to the case where TMUX is different from PTMUX). If CLK is set at this time, the sequence which was described above repeats in the same fashion. On the other hand, if TMUX was not predicted correctly, CLK will remain reset, and EXTEND will go to a logic 1 . This causes the DM74S158 multiplexer to select the alternate set of inputs to the micro-sequencer logic ( $\mathrm{S}_{0}, \mathrm{~S}_{1}$, and FE ) and causes SET CLK to go to a logic 1. After EXTEND has been active for three OSC periods (thus providing time to allow for propagation through the sequencer logic and microprogram ROM access), $Q_{D}$ will make another negative-going transition, and CLK will be set, which in turn causes EXTEND to return to its logic 0 condition.


Figure 23. State Diagram for Four-Interval Programmable Timing Generator

## Bit-Slice Microprocessor Design Takes a Giant Step Forward with "Schottky-Coupled-Logic" Circuits

A new four-bit slice "Schottky-coupled-logic" design combines the flexibility of the industry standard 2900 microprocessor architecture with advanced LSI processing. It implements low-power Schottky TTL circuitry on the same devices as a proprietary TRISTATETM* emitter coupled logic design to achieve a 30 to 50 percent improvement in speed with no Increase in power dissipation. It also allows the use of advanced "pipeline prediction" techniques in microprogram control design to significantly reduce microcycle times.

In most computer applications, cost, speed, power consumption and utility are the key factors. In some applications cost is the dominant consideration. In others it is speed or power consumption.

In bipolar four-bit slice microprocessor-based systems, this is particularly true. To date, however, designers have had to make a choice between the high speed of emitter coupled logic or the low power consumption and low cost of low power Schottky TTL four-bit designs such as the industry standard 2900 series.

But with current approaches it has not been very practical to have both.
If the designer chose an ECL design, he paid a price for the high speed with higher power consumption and loss of board design flexibility. If one of the LS bipolar 2900 designs currently available was chosen, low power could be achieved, but only at the price of considerably reduced system throughput.
Now, however, computer system designers can have both ECL-type speeds and LS bipolar power consumption. Using a new advanced "Schottky-coupledlogic" technique that combines low power Schottky circuitry on the same die as proprietary low power TRI-STATE ECL circuitry, the IDM 2900 series of fourbit slice microprocessor components has been developed by National Semiconductor Corporation.
With this patented "SCL" technique, devices have been fabricated which are 30 to 50 percent faster than comparable 2900 designs now available. At the same time power consumption is slightly less than that for present LS bipolar designs and one third of that required for ECL-based designs.
The substantially increased system throughput made possible by this new series of SCL implemented IDM2900 parts means a number of advanced computer designs can be considered which were not possible before. For example, advanced "pipeline prediction" techniques in microprogram control design can be used to significantly reduce microcycle times.

An interesting byproduct of this approach is that this is the first ECL-based four-bit slice family to meet the military requirements over the military temperature range. Indeed, the new series shows even less performance degradation over the military temperature range than some of the standard LS bipolar parts now available.

## A 60 Nanosecond Slice

The process and circuit improvement that have been achieved are the most apparent in the IDM2901, which boasts an average microcycle time of only 60 to 70 nanoseconds, a $100 \%$ improvement over existing LS bipolar designs. Power consumption, however, is about the same, only 800 milliwatts for the entire device. Also available is an even faster version - the IDM2901A.1 - with a microcycle time of only 50 to 60 ns , and no increase in power consumption.
As with other implementations of the 2900 architecture, the IDM2901 is the key element in this high speed family of four-bit slice components. Designed as a high speed cascadable element intended for use in CPUs, peripheral controllers, programmable microprocessors and numerous other applications, the IDM2901 consists of a 16 -word by 4 -bit two-port random access memory, a high speed arithmetic logic unit and the associated shifting, decoding, and multiplexing circuitry. (See figure 1.)

Indeed, except for that most important parameter speed - the IDM2901 is plug compatible with any LS'bipolar implementation of the same architecture now on the market. But plug in replacement and raw speed improvements are just part of the story. As can be seen from tables 1 and 2, the IDM2901, for example, has improved significantly almost every timing parameter possible. The read/modify/write cycle is 42 percent less, the maximum clock frequency 68 percent greater. Execution time for a typical operation, such as an add and shift (multiply) is 95 ns maximum and 60 ns typical, a significant gain over previous 2900 implementations. (See table 3.) Used in a typical design, system microcycle time is in the 100 to 150 ns range, about one half to two thirds that of previous LS bit slice implementations.

These circuit and process improvements have been implemented in many of the standard components needed to build a system based on the 2900 bit slice architecture. In addition to the IDM2901, nine other standard parts have already been introduced. These will allow system designers to take advantage of the increased speed.
*A trademark of National Semiconductor Corporation.


Figure 1. Block Diagram

Using some of the standard parts in the IDM2900 family, a typical 16 -bit controller function can be implemented with a system microcycle time of about 140 ns . This represents about a 30 percent improvement over that achieved with LS bipolar devices. Using the high speed IDM2901A-1, system throughput can be reduced to about 120 ns. Using the proprietary parts added to the family, the same functions can be done in even less time, about 120 and 100 ns , respectively.

Figure 2 shows a very simple, very fast state sequencing controller designed using IDM2900 family parts. It has no arithmetic capability, but 80 ns clock intervals can be used. A less complex controller is shown in figure 3. It utilizes the IDM2901 for its data storage and arithmetic or logic generation. The IDM2911A is used as the state sequencer for this controller since its speed and subroutine stack can be used to advantage in the application.

$$
\mathrm{LS}+\mathrm{ECL}=\mathrm{SCL}
$$

To achieve this combination of ECL speeds and LS bipolar power consumption, several techniques are used. One is to use low power Schottky circuitry in the periphery of the chip for input/output and interfacing to external TTL levels and the ECL internally - a technique commonly used in some bipolar memories. (See figure 4.)

Traditionally, ECL to TTL translators are slow unless considerable power is applied. In the IDM2900 family, however, the ECL speeds are retained, but at no cost in additional power, thanks to a TRI-STATE translator circuit technique that transforms the 0.7 volt ECL levels to 5 volt Schottky levels. This technique eliminates the slow and power consuming buffer transistors that usually do the job, and the translators can drop off to one third their active power with no loss in speed. Using this TRI-STATE translator technique, the extra 60 to 65 percent in power that would have been consumed is pumped instead into the portions of the device that require it; specifically, the ECL core circuitry.

Table 1. Percentage Improvement In Cycle Time and Clock Characteristics

| Time | IDM2901A |
| :--- | :---: |
| Read-Modify-Write Cycle | $40 \%$ less |
| Maximum Clock Frequency | $6 \%$ |
| Minimum Clock Low Time | same |
| Minimum Clock High Time | same |
| Minimum Clock Period | $40 \%$ less |

Table 2.
Percentage Improvement
in Maximum Combinational Propagation belays for IDM2901A and IDM2901A-1*

|  | $Y$ | $F_{3}$ | $C_{n+4}$ | $\overline{\mathrm{G}} / \overline{\mathrm{P}}$ | $\begin{aligned} F & =0 \\ R_{L} & =470 \end{aligned}$ | OVR | Shift Output |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  | RAM ${ }_{0}$ RAM $_{3}$ | $\begin{aligned} & \mathrm{O}_{0} \\ & \mathrm{O}_{3} \end{aligned}$ |
| A, B | 19 (38) | 19 (38) | 13 (33) | 8 (31) | 22 (50) | 24 (30) | 26 (42) |  |
| D (arith mode) | 11 (29) | 11 (29) | 11 (29) | - 0 (14) | 8 (47) | 18 (27) | 23 (46) |  |
| $D(1=x 37)$ | 0 (20) | 0 (20) |  |  | 0 (42) |  | 17 (36) |  |
| $\mathrm{C}_{\mathrm{n}}$ | 0 (17) | 0 (27) | 0 (20) |  | 20 (40) | 0 (17) | 30 (30) |  |
| $\mathrm{I}_{2,1,0}$ | 0 (27) | 9 (55) | 0 (30) | 0 (33) | 14 (43) | 23 (62) | 20 (40) |  |
| $\mathrm{I}_{5,4,3}$ | 9 (30) | 9 (30) | $9(30)$ | 10 (36) | 21 (43) | 23 (31) | 33 (40) |  |
| $\mathrm{I}_{8,7,6}$ | 0 (17) |  |  |  |  |  | 0 (0) | 0 (0) |
| $\overline{O E}$ Enable/Disable | 14/0 (43/20) |  |  |  |  |  |  |  |
| A Bypassing ALU $(1=2 x x)$ | 11 (11) |  |  |  |  |  |  |  |
| Clock $\rightarrow$ - | 0 (17) | 0 (25) | 0 (25) | 0 (20) | 20 (33) | 27 (27) | 25 (31) | 0 (0) |

*2901A-1 in parentheses.

The output translators use both linear and digital techniques. Differential ECL signals are translated using a differential current amplifier where the differential output voltage is changed to a differential current and then back to an output voltage. This drives a phase splitting transistor used to, in turn, drive the output circuitry in the periphery. Key to the operation of these translators is the use of an improved TRI-STATE logic buffer circuit characterized by a current mirror transistor having its base and emitter, respectively, connected to the base and emitter of the phase splitter transistor, and its collector connected to the voltage supply terminal. (See figure 5.) The emitter size on the current mirror transistor is about twice that of the emitter size of the phase splitter transistor.

The current mirror transistor supplements the drive current that is provided by the phase splitter transistor to the pull-down output transistor. This permits a higher resistance to be connected between the voltage supply terminal and the collector of the phase splitte transistor without diminishing the drive current to the pull-down output transistor. By connecting a higher resistance, the power for the circuit is reduced when the output is in its disabled state.

An additional advantage realized as a result of the current mirror transistor base and emitter connected, respectively, to the base and emitter of the phase splitter, and its collector to the supply voltage terminal, is a faster dynamic response in the conduction state of the pull-down output transistor to a change in the level of the digital data input signal. This occurs due to the selective use of the Miller feedback effect to cause a beneficial ratio change in the current mirror pair during a dynamic transition. Miller feedback occurs on the phase
splitter transistor because its collector is coupled to the voltage supply through a resistance, and is absent on the current mirror transistor because its collector is directly connected to the voltage supply terminal. As a result, with the onset of the transition in the digital data input signal, as received from the collector of the input transistor, the current ratio between the current mirror and phase splitter transistors is even greater than the ratio of the respective emitter sizes.

Internally, the ECL logic has level translators on each input. This necessary circuitry achieves not only the level translation, but also has a very desirable input level sensitivity. As can be seen in figure 6, the translator is similar to a differential amplifier whose internal reference is stable. The result is very abrupt transfer characteristics on all input signals, and, thus, very fast switching speeds.

## Improved Computer Design

The substantially increased system throughput made possible by this new series of SCL-implemented IDM2900 components means a number of improved bit slice processor designs can be considered which were not possible before.

Compared to simple control applications, there are a number of other factors to be considered when using IDM2900 series devices in more complex processor systems. The general changes which take place relate to special handling of data and address outputs and data inputs. The IDM2901 's register and ALU elements are no longer sufficient, especially when data and address word lengths grow from 8 to 16 bits or greater. Special functional elements are generally added, and include: input and output data or addressing registers, sign extend of

Table 3.
Maximum Throughput Comparisons for Add and Shift

| Function | IDM <br> 2901A-1 | 29M | AMD | AMD |
| :--- | :---: | :---: | :---: | :---: |
|  | 2901A | 2901 |  |  |
| A or $B \rightarrow \overline{\mathrm{G}}$ or $\bar{P}$ | 45 | 60 | 65 | 80 |
| 74 S 182 Delay | 10.5 | 10.5 | 10.5 | 10.5 |
| $\mathrm{C}_{\mathrm{IN}} \rightarrow$ RAM 0 | 35 | 35 | 50 | 55 |
| RAM Setup Time | 15 | 20 | 25 | 55 |
| Total | 105.5 | 125.5 | 150.5 | 175.5 |
| Percent Change | $40 \%$ | $28 \%$ | $14 \%$ | $0 \%$ |

data, and instruction decode, as well as shift and rotate control, and multiply functions. Also, special processor status registers are quite often added, as well as the unique controls for these elements.
Some special thought applied to these areas can reduce the parts count considerably and improve processor performance when using IDM2900 components.

The sign extend function is a good example of what can be done. Sign extension of a data word can be accomplished in a number of ways. But what the designer of the processor would prefer is to implement the function with the fewest possible parts and at the fastest data inputs. The first solution that comes to mind is the use of multiplexers, as shown in figure 7, which allows data to be fed through the multiplexer to $D$ inputs of the IDM2901' s. The control function which steers the data to the $D$ input representing the bit which needs to be extended normally comes from the microprogram store. The added delay using this path is 12 ns or more if parts slower than the DM74S157 are used. For each 4 bits of data to be modified an additional component is required; 2 parts for 8 bits, 3 parts for 12 bits and 4 parts for 16 bits.

The IDM2900 family, however, allows consideration of a number of other ways to do sign extension that require fewer parts and are less expensive and faster.

One is to use the carry input to accomplish a sign extend. But to use this input one must subtract " 1 " from " 0 " conditionally if the sign bit is a " 1 " and the opposite if it is a " 0 ." But the problem arises as to how to obtain a value " 0 " in a register, an impossibility.
But the same effect can be achieved if the same address location is placed upon both the A and B address inputs. The source code is then used to select $A$ and $B$ and the function code for subtract. Now, if a carry input is a " 1 " the result is a " 0 " and if the carry input is a " 0 " the result is an all " $1 s$ " sign extend result. This technique can propagate for as many packages as necessary since the carry logic is necessary for other functions and is already included.

An easy method of inserting the conditional carry with the IDM2901 is to use the IDM2902 in a manner that is different from standard LS bipolar designs. Instead of connecting the carry input of the 2902 to the microcontrol carry from ROM, it is connected to the carry out of the least significant IDM2901 package. Note that this is just as fast as the previously suggested connections since the $G$ and $P$ are only slightly faster than the carry out of the least significant IDM2901. Doing this allows one free G and $P$ input to be available at the second level, as indicated in figure 8.

It is only necessary to connect an AND gate to the' input and sign extend is accomplished. The lower bits which want to be entered without modification need only be applied to the D inputs and a source code selected to perform a D minus 0 transferred to $B$. The most significant package group produces $A$ minus $B$ where $A$ and $B$ are as described before. An all-1s or all-0s result is obtained dependent upon the value of the data bit to be extended. The result is a sign extension with three fourths of a package for any sign extend, achieved at no loss in normal cycle time. This is because a carry input change can occur later in a cycle than a change of $D$.

## Performing a Multiply

Most of the time the name of the game in computer processor design is speed. Nowhere is this more true than when it is necessary to perform a multiply. This is because the multiply determines the longest cycle time if performed in the normal manner. This is because more than one path through the 2901 is utilized. Passage through several external components is usually required and this must also be added to the solution time. However, with the use of high speed components in the IDM2900 family it is possible to circumvent and shorten this path, and thus shorten the multiply cycle time.

How this is done is clearly understood only by referring to a specific example. Let's assume the problem is to perform a multiply of two signed 16-bit values.



Figure 3. Small High Speed 8-Bit Controller with One Level of Subroutine Capability. This solution can run at 100 ns cycles.

Figure 8 is the circuit as implemented using IDM2900 devices with the two multiplexers (74S253) and a D flip-flop (74S74). Using IDM2900 components and this technique, the multiply is performed 30 to 70 nanoseconds faster per cycle than with standard LS bipolar bit slice parts. This is a total speed improvement of 480 to $1,120 \mathrm{~ns}$.

An additional significance to the design is that special multiply cycle time intervals are not required. This operation, therefore, makes possible a processor or controller with a less complicated clock control circuit.

Note that in figure 8 there is an extra stage of register storage in the $Q$ register ( $D$ type flip-flop), compared to traditional designs. It is therefore necessary to shift $Q$ one time without shifting the file register.

Since it is necessary to clear the partial product register, the Q register is shifted the first time so as to get the least significant bit into the extra storage location.

After this, the $A$ and $B$ register file addresses do not change and therefore do not enter into the timing equations. The much faster response time of an added $D$ flip-flop saves a great deal of time in each microcycle of the multiply add and shift operation.

Since the $A$ and $B$ inputs do not change the critical path is from the $D$ register output into the $\mathrm{l}_{012}$ inputs and through the IDM2901As in a normal add and shift operation. Using the Q flip-flop, 20 ns is saved, and using the $\mathrm{I}_{012}$ input, 10 ns is saved in each of the 16 cycles of the 16 -by- 16 multiply. This is all that is necessary for a positive signed multiplicand. But if a negative result is required, an additional path must be added.

The two possible paths in the most significant IDM2901A package are from $C_{n}$ to RAM $_{0}$ output or from $\mathrm{C}_{\mathrm{n}}$ to Overflow or $\mathrm{F}_{3}$ and through the additional exclusive-OR gate and multiplexer input to the RAM ${ }_{3}$ input. The maximum time delay path is 20 ns from overflow and $F_{3}$ outputs back to the RAM $_{3}$ input for the most significant 2901A package.

Using standard techniques common to previous 2900 designs, only 15 conditional adds, followed by a shift and one conditional subtract and then a shift, are required to do a signed multiply in 2 s complement notation. The resultant data paths required for this solution are as follows:


But if the circuit described in figure 8 is used, and the $A$ and $B$ address lines are set up one cycle ahead of the multiply sequence, the following timing comparison, using IDM2901A-1s instead of IDM2901As, prevails:


A net savings of 32 ns per microcycle is thus achieved with this change. It can now be seen that sometimes it pays to add a flip-flop in certain locations to achieve higher performance so as to achieve a simpler solution in other areas. Here, a 20 percent reduction in cycle time was achieved.

## Improving Microcycle Times with Pipeline Prediction

Perhaps the most important aspect of National's IDM2900 family of high speed, low power SCL components is the impact on how microprogram state sequencing is implemented in bit slice designs. The ultimate result will be further improvements in microcycle times beyond anything now possible with present 2900 bit slice families.


Figure 4.


Figure 5.

In the very earliest use of state sequencing - in minicomputers and larger systems - operations were performed in series, one after the other, and the microcycle was defined as the sum of the operations. (See figure 9.) Still in use in some designs today, in this approach a state sequencer increments to the next state or branches to a next state depending on the logic level of the test input. In this solution the controller timing is from the clock edge of the controller register/counter through microcontrol storage (ROM) and the processing elements (2901s), then back through the next state decision tree to the controller-register counter.
The second approach is called "pipeline microcoding," and is an approach commonly used in bit slice systems such as the standard LS bipolar 2900 family. (See figure 10.) In this solution the microcontroller loop timing is operating in parallel with the execution of the processing component section.


Figure 6.


Figure 7. Sign Extend Using Multiplexers

During the time an arithmetic operation is being performed, the next microcontrol word is being set up for use by the microcode. The microcode for the present register/ALU operation occurs during the previous operation. The use of the register between the output of the microcontrol store and the 2901s allows the two sections to function with overlapped timing. The result of this type of micro-sequence control is a faster machine cycle time than used in the totally serial mode of operation.

Also required in this mode of operation is the absolute knowledge of the next state control one cycle before the execution of the 2901 cycle. It is therefore difficult to implement a number of successive conditional next state decisions. This type of microcontroller is said to be operating in a "pipeline" mode in that the next state microcontrol is being obtained during the time the previous one is being executed.

Using SCL-implemented IDM2900 components instead of LS bipolar bit slice devices in this approach results in a 65 to 75 percent reduction in the register/ ALU portion of the microcycle. In spite of this, total microcycle time may be reduced only 40 to 50 percent. This is because the microcycle time is determined by the length of the longest operation, which in this case can be the delay in the microcode portion.

To get the full benefit of the high speeds inherent in National's SCL family therefore means abandoning the traditional approach to plpelining used in previous 2900 bit slice designs. What can be used instead is a different technique - pipeline prediction - which allows a reduction in the microcode portion of the microcycle so that it is equal to or less than the register/ALU setup time. The relative timing comparisons between these four approaches are shown in figures 11A through 11D.
The "pipeline prediction" controller functions in much the same way as the standard pipeline configuration except that it can also accept any number of successive conditional next state decisions in a row. This microcontroller "pipelines" microcontrol sequences in much the same manner as the previous design and for the same reasons. But shorter microcycles can be obtained due to the fact that during any microcycle the most predictable next cycle is being set up. But should the test of the next state decision be different from the one predicted, then the alternate state is conditioned and the microcontroller and the data system pass through a correction interval.
This design makes next state decisions within the same cycle as microcontrol of the IDM2901. Figure 12 shows a "pipeline prediction" technique where the next state is a choice between two states. This means one state is predicted, and if incorrect the second choice is used. The microcycle is either delayed or an additional cycle is inserted.
There is no real reason why the design must be limited only to two next state conditons. Any number may exist. It is only necessary to predict the most probable next state and correct it if necessary. Most next state decisions are known to a high probability of occurrence. The additional cycle time added for the few times an incorrect prediction is made is extremely small compared to the total microcycie time saved. Additional speed is obtained with this technique since it minimizes the number of states through a control sequence.
Finally, pipeline prediction requires no increase in the number of components to achieve these increases.


Figure 8. 16-Bit Register/ALU Design


Figure 9. The Simple Microcontroller


Figure 10. Microprogrammed Architecture Around IDM2901s


Figure 11. History of the Microcycle

## Future Trends

By using higher speed parts such as the IDM2901A-1, greater improvements in throughput are possible.

And in the future there is the possibility of even further improvements, particularly on the chip processing level. The present components in

National's IDM2900 SCL family have been designed with exceedingly liberal design rules. In spite of that, the chip area on the IDM2901, for example, is equal to or less than that of some of its LS bipolar counterparts.

What this means is that there is inherent in the SCL technique the possibility of further improvements in density and integration - combining of many bit slice functions onto fewer and fewer chips - while maintaining speed.

It's not unreasonable to expect speeds on SCL-type bit slice 2901A parts to be in the 40 to 50 ns range by the end of the decade and system throughput figures to be in the 80 to 90 ns range. Even though SCL microcycle times at the component level may not match pure ECL-implemented parts, the system improvements allowed by the lower power may ultimately result in the design of systems with throughputs far in excess of what is possible with emitter coupled logic - at much lower power and cost.


Figure 12. Microsequencer Controller for Pipeline Prediction

National Semiconductor
Application Note 217
May 1979

## High-Speed Bit Slice Microsequencing Design

exhaustive. Their purpose is to serve as an example for the designer; a starting point from which new designs can be developed.

## MICROCONTROL AND THE MICROCYCLE

The object of the microcontrol portion of a processor or controller is to access the next control word to be used by the register/arithmetic-logic unit. The microcontrol portion includes a microstore of control words and a next state sequencer. Control words are fetched from microstore addresses as selected by the next state sequencer. Microstore addresses may be generated by incrementing, branching, etc., the next state sequencer being directed by a portion of the control word and by the logic level of a test input.

The microcontrol portion has to set up the next control word as quickly as possible, but otherwise stay out of the way, allowing the register/ALU portion to run at its maximum speed.

Today, this is not as easy as it was in the past. With LSI register/ALU units, such as the IDM2901A-1 or the IDM2901, capable of speeds in the 100 to 125 nanosecond range, even the most complicated operations, such as multiply and devide, are fast enough to push most present day microcontroller designs approaches to their limits. Therefore other, higher speed approaches must be considered to take full advantage of the higher speed register/ALU's.

The first approach to microprogrammed system design - the very earliest use of state sequencing was utilized in early minicomputers and even some larger systems. Operations were performed in series, one after another (Figure 1 Phase I), with the microcycle being defined as the sum of the separate sequencer and register/ALU operations.


Figure 1. History of the $\mu \mathrm{Cycle}$

With the advent of higher speed versions of the industry standard 2900 bit slice microprocessor family, numerous options are now available to the system designer.

Using traditional approaches to bit slice system design, even the simple replacement of low speed, low power Schottky devices with a higher speed part, such as the IDM2901A-1, means an improvement in system throughput of $30 \%$ to $50 \%$ (Tables 1A and 1B). More importantly, these high speed parts mean a number of advanced computer designs can be considered, resulting in greater flexibility in making design tradeoffs between speed and parts count.

Table 1a. Maximum Cycle Time to STATUS Outputs*

| Function | IDM2901A-1 | IDM2901A |
| :--- | :---: | :---: |
| 2901A A or B to $\overline{\mathrm{G}}$ or $\overline{\mathrm{P}}$ <br> 74S182 $\overline{\mathrm{G}}$ or $\overline{\mathrm{P}}$ to <br> Carry Out <br> 2901A C to F0, F3, C4 <br> or OVR <br> Total | 7 ns | 60 ns |

*Add applicable pipeline register timing.

Table 1b. Maximum Dedicated Signed Multiple Cycle (Conditional Signed Add and Shift)

| Function | IDM2901A-1 | IDM2901A |
| :---: | :---: | :---: |
| 74 S 74 Clock to Out* | 9 ns | 9 ns |
| 2901A 11 to $\overline{\mathrm{G}}$ or $\overline{\mathrm{P}}$ | 30 ns | 45 ns |
| 74 S 182 G or $\overline{\mathrm{P}}$ to C Out | 7 ns | 7 ns |
| $2901 \mathrm{~A} \mathrm{C}_{\text {in }}$ to F3 or OVR | 25 ns | 30 ns |
| 74586 Propagation Delay | 10.5 ns | 10.5 ns |
| 2901A RAM Setup | 15 ns | 20 ns |
| Total | 96.5 ns | 121.5 ns |

*Use a 74S74 as Q0 output, then connect inverted 74 S 74 output to 11 to realize a 19 ns saving.

To take advantage of these high speed parts, an equally fast microcontrol loop is required, so that this portion of the system is a help and not a hindrance in increasing total throughput.

A number of microcontroller loop circuit configurations have been developed to take full advantage of these high speed parts. The choices are by no means

This solution, still in use today in some designs, routed controller timing from the clock edge of the controller register/counter through microcontrol storage, through the processing elements, then back through the next state decision tree to the controller register/counter.

The second approach, called pipeline microcoding, is an approach commonly used in bit slice systems. In this solution the microcontroller loop timing operates in parallel with the execution of the processing component section (Figure 1 Phase II). During the time an arithmetic/logic operation is performed, the next microcontrol word is being accessed. The microcontrol word for the present register/ALU operation had been selected and accessed during the previous microcycle, and is currently held in a pipeline register.

This type of microsequence control results in a faster machine cycle than is achievable in the totally serial mode employed in the first approach. It may not however, achieve machine cycle times consistent with the register/ALU cycle times available with today's higher speed register/ALU elements. For example, using highspeed components, such as the IDM2900 family, results in a 65 to 70 percent improvement in the register/ALU path. In spite of this, the resultant total microcycle time may be reduced only 30 to 50 percent because the microcycle is determined by the duration of the longest operation, which, in this case, is the delay required by the microcontrol portion (Figure 1 Phase III). Circuits optimized to approach the register/ALU cycle time (Figure 1 Phase IV) are required.

Another problem associated with pipelining is that it also requires absolute knowledge of the next state control one cycle before the execution of the current register/ALU cycle. Therefore, it is difficult to implement successive conditional next state decisions which require a test of current register/ALU results. This problem will also be considered.

As will be shown, different circuits may be configured to minimize microcontrol delay while retaining the benefits of bit slice use. While the pipelining approach will be used throughout, the circuits will differ in the manner in which conditional branch control is achieved. Speed and parts count are traded off, while retaining the same microsequencing instruction set.

Three modes of executing conditional branches are covered:

1. Overlapping the conditional branch propagation with the execution of a next unconditional microinstruction and using a NOP microcycle whenever useful work cannot be done in parallel (a NOP is a No OPeration microcycle during which the register/ALU is prevented from changing its contents). Conditional and unconditional microcycle times are equal.
2. Using the same sequences as above but employing different microcycle durations; a shorter one for unconditional microinstructions and a longer one to allow for the propagation of conditionals.
3. The pipelining prediction mode, where the conditional branch test is overlapped with the propagation of its statistically most likely outcome. Should this prediction prove to be true, the sequence continues; if false, a "pipeflushing" (NOP) one-cycle
time delay is employed, during which the correct control word is allowed to propagate to the microcontrol output.

## BASIC CIRCUIT ASSUMPTIONS

In all cases it is assumed that the machine has a 16 -bit register/ALU and a 12 -bit microaddress. Changing these parameters may increase or decrease the relative value of a given circuit.

The following constant time delays will be assumed in all circuits:

## 1. Microstore Time Delays

A microstore access time of 50 ns and a pipeline register setup time of 5 ns are assumed. (This is the minimum time required between microaddress validation and clocking the pipeline register).

## 2. Microsequencer Time Delays

The "select address" propagation time of the microsequencer is the time interval begining when the select lines become valid and ending when the desired microaddress is available at the microsequencer's outputs. Using the high speed IDM2909/11A, a select time of 30 ns is guaranteed along with a 45 ns clock to output (from file) time.

Thus, the longest total path for the microstore plus the microsequencer is:

$$
50+5+45=100 \mathrm{~ns}
$$

This delay represents the calculated limit of the minimum time required to perform any unconditional sequence.

The setup time required by the microsequencer's internal registers is easily met in a 12 -bit configuration, since it calls for a delay time of

$$
\left(S_{0} S_{1} \text { to } C_{n+4}\right)+\left(C_{n} \text { to } C_{n+4}\right)+\left(C_{n} \text { setup }\right)=68 \mathrm{~ns}
$$

which is overlapped by the delay required between $S_{0} S_{1}$ and the next system clock.

The condition-test time delay is circuit dependent and will determine how fast, or how slow, the circuit will go.

This delay includes: 1 . the time required for the pipeline register to become valid from clock; 2 . the selection or propagation of the status bit under test; 3. the negation or assertion of its polarity, and; 4. the translation of the test result and conditional branch data to code compatible with driving the microsequencer.

Since the choices in selecting fast microsequencers and microstores are severely limited, the condition-test circuitry becomes the prime candidate for user optimized logic designs, because it is simple and inexpensive, etc. The following circuits attempt to minimize, in different ways, the "delay" overhead caused by the next state decision. To gain a measure of their relative speeds, the delays are compared to the calculated minimum for unconditional sequencing,
which is 100 ns . A figure of merit is derived by dividing the total time delay by 100 ns minimum (Table 2).

Table 2. Microcontrol Circuits Comparison

| Circuit | Dynamic <br> Performance | Figure of <br> Merit | Parts <br> Count | Relative <br> Cost |
| :---: | :---: | :---: | :---: | :---: |
| I | 158 ns | $58 \%$ | $61 / 4$ | 1.00 |
| II | (Note 1) | $($ Note 1) | $31 / 4$ | 1.72 |
| III | $1 i 7 / 166 \mathrm{~ns}$ | $17 \% / 66 \%$ | $71 / 4$ | 1.12 |
| IV | $114 / 135 \mathrm{~ns}$ | $14 \% / 35 \%$ | $71 / 4$ | 1.10 |
| V | 133 ns | $33 \%$ | $72 / 3$ | 0.96 |
| VI | 108 ns | $8 \%$ | $53 / 4$ | 0.90 |
| VII | 108 ns | $8 \%$ | $61 / 4$ | 0.97 |
| VIII | 108 ns | $8 \%$ | 7 | 1.06 |

Note 1: The presently (October 1978) available 2910 has a published guarantee of 100 ns from clock to Y output on instructions 8, 9 and 15.

The longest data path has not been released. It occurs where prior instructions were 4 or 12 or RLD was low.
The currently available 2910 will need a 207 ns cycle when used in Circuit II in order to accommodate its longest data path (using calculated guarantees based on lab measurements performed on a number of parts). The corresponding figure of merit is $107 \%$.
National Semiconductor's IDM2910A will need a 133 ns cycle in the same circuit for its longest data path. The figure of merit will be $33 \%$.
The IDM2910A will become available during the third quarter of 1983.

## CIRCUIT I

This circuit is the traditional approach to the implementation of the microcontrol loop in a pipelined
configuration. Status outputs of the last register/ALU operation determine the micro-control word to be used for the next register/ALU operation.

An IDM29811A next address controller is used to apply next address control to the IDM2911A four-bit microprogram sequencers. The IDM29811A is controlled by four pipeline register bits and one test input. The line to be tested is selected by a 74 S 151 eight-bit MUX as determined by the pipeline register. The pipeline register also determines whether negation or assertion should be performed by the 74586 XOR gate to make it compatible with 29811 logical requirements.

The lines to be tested (inputs to the MUX) may be the results of a varity of functions internal or external to the controller. One line is generally tied to a permanent logic " 1 " or " 0 " so that by selecting it, the pipeline register may generate unconditional control of the 2911A. Some of the tested lines may carry data generated towards the end of the microcycle, such as ALU status. These data are stored in a 74 S 374 TRISTATE ${ }^{\ominus}$ octal D type flip-flop since it has to be used in the next microcycle.
Conditional microcycles may be either overlapped with useful work (microprogram permitting) or may be waited out by means of a NOP. Total microcycle length required by this microsequencer is 158 ns and the figure of merit is

$$
\frac{158-100}{100}=58 \%
$$

A comparison between this microcycle time ( 158 ns ) and the register/ALU loop time of 125 ns or 105 ns for the IDM2901 or IDM2901A-1, respectively, reveals that the machine's speed is limited by the microcontrol circuit. In short, even though the fastest microsequencer component (IDM2911A) was used, this traditional approach to microsequencer design is not compatible with higher speed, state-of-the-art ALUs.


## CIRCUIT II

One immediate "solution" to the problem outlined above, that has been suggested by some manufacturers, is going to a higher level of device integration, such as the 2910, which is a 12 -bit microprogram sequencer designed to replace the 2911A and 29811A.

Conditional microprogramming is achieved here in the same way as in Circuit I and the parts count is reduced by $50 \%$. However, the longest delay path is the one from the clock through the register/counter load to output a guaranteed value of about 100 ns . Microcycle time of this circuit is 207 ns ,* its figure of merit is $107 \%$ which is worse than the circuit it was designed to replace. The reduction in parts count, however, may be beneficial in those applications where operating speed is less important.

## CIRCUIT III

This circuit utilizes two different clock cycle periods: a short one for unconditional sequencing and a longer one for conditional sequencing. A 74S157 quad two to one MUX and one additional pipeline register bit are used in order to provide faster, unconditional next address control for the 2911As. When conditional control is required, the path selected by the 74S157 will go through the 29811A. The four pipeline register lines will switch from carrying 2911A code (unconditional) to carrying code needed for the 29811A. Conditional microcycles need to be achieved by a clock extended microcycle which can either be overlapped with useful work or waited out with a NOP.

Total unconditional microcycle time is 117 ns and the figure of merit is $17 \%$. For the conditional microcycle mode, total time is 166 ns and the figure of merit is $66 \%$.
The overall figure of merit can be determined by weighting the calculated percentages according to the relative dynamic frequency of conditionals.

## CIRCUIT IV

Similar to Circuit III, this circuit differs only in the replacement of the 29811A and the 74S157 with two 74 S158 quad two line to one line multiplexers. Inverting outputs have been chosen to gain speed.

Two 4-bit pipeline register fields are supplied to the condition selected 74S158, one of which is used in unconditional microsequencing by the 74S158 that drives the 2911A.

This solution produces cycle times of 114 ns and 146 ns and figures of merit of $14 \%$ and $46 \%$ respectively, for the unconditional and conditional next state cycles.

Now, by positioning the contents of the two 4-bit pipeline fields according to the logic level expected on the line under test, it is possible to remove the 74S86, eliminate one pipeline register bit to save 11 ns on the conditional next state cycle. This reduces the time to 135 ns and the conditional figure of merit to $35 \%$. The unconditional figure of merit is unchanged ( $14 \%$ ). Microprogramming is similar to that of Circuit III.

Another variation of this circuit is possible by removing the 74S158 driving the 2911A and connecting the outputs of the remaining 74 S 158 to the 2911A. The 74 S 86 may also be removed since the two, 4 -bit pipeline register fields can be positioned to anticipate the desired result. Unconditional microcontrol is achieved by placing the same data on both sides of the 74S158. Total microcycle time is 129 ns for both conditionals and unconditionals and the figure of merit is $29 \%$ (Compare this to the constant-microcycle time Circuit I and II). Microprogramming is the same as in Circuit I.

## CIRCUIT V

This circuit illustrates in yet another way the flexibility and advantages obtained by mixing MSI and SSI, in this case replacing the 74S158's used in previous circuits with 74S151's. Total timing needed is 133 ns with a figure of merit of $33 \%$.
This circuit is included to demonstrate a principle: sometimes a faster dynamic performance can be obtained by not using more complex circuits, in this case PROMs (29811A) and multiplexers. This occurs because less complex circuits allow greater freedom of design as well as being faster. Complex circuits may be slower and they frequently "force" design solutions to fit their own logical structure. Compare this circuit to Circuits, I, II and III.


Note: Calculated guarantee based on lab measurements performed on a number of presently (October 1978) available parts. National Semiconductor's IDM2910A will show a significant speed improvement. (See Table 2.)



Microcontroller, Circuit IV


23

## CIRCUIT VI

This circuit represents a conceptual departure from the previous circuits. Although it functions in the same manner as the other circuits, here register/ALU performance is traded off in favor of the microcontroller loop. In other words, certain control loop time delays have been shifted over to the register/ALU loop. The status line to be tested is selected on the same microcycle that originated the status. One 74S74 edge triggered FF is used instead of the 74S374's which appear in the previous circuits.

In effect, the status register is now only one Flip-Flop of a faster varity than the 74S374's and less expensive relative to package count. If unconditionals are performed by setting the two 4 -bit pipeline register fields to be identical to each other; the 74S86 may be removed as in Circuit IV.

Microcycle time is 108 ns and the figure of merit is $8 \%$ for both conditional and unconditional sequences. It should be remembered, however, that 15 ns has been inserted into the register/ALU loop. Using the 2901A-1, this 15 ns must be added to the status valid time for a 16 -bit addition of 82 ns plus a 9 ns clock-to-output pipeline register on the file addresses. This gives a total register/ALU microcycle time of:

$$
82+9+15=106 \mathrm{~ns}
$$

which is compatible with the 108 ns required for the microcontroller portion.

If the overall solution can be improved by moving time from one loop to another, the designer should do it.

Microprogramming this circuit is slightly different than the previous circuits since status generation and selection must be made during the same microcycle. Overlapping conditionals with useful work can be accomplished, or NOPs could be employed.

## CIRCUIT VII

This circuit employs pipeline prediction to enhance speed in performing conditional microsequences.

Since in the other circuits outlined, the results of a register/ALU operation cannot be used to direct the operation immediately following it, it becomes necessary to insert fill-in words or NOPs. Pipeline prediction will minimize the number of NOPs required.

The term "prediction" refers to selecting and propagating the statistically most likely outcome. Should this prediction come true, the machine will continue at the unconditional microinstruction speed. If, however, the prediction turns out to be wrong, the predicted microcycle is converted to a NOP while waiting for propagation of the correct conditional outcome. During this waiting period the system will ignore the false microcontrol output word.

In this circuit, the prediction (and its correction, if necessary) are controlled by a 74S114 J-K edge triggered flip-flop. A logical zero result at the 74 S 86 output leaves the 74S114 in the "predict" position; a logical "one" causes the device to toggle and to apply to the 2911A the other choice of control code. This code is found in the 74S374, which is used as a one
microcycle delay in order to preserve the initial code during NOP execution. Microcode forces a zero logic level at the output of the 74S86 whenever unconditional microinstructions are used. This logic level, in turn, causes the 74S114 to remain in its "predict" state, which is also used to generate unconditionals.

With this design, it is possible to stack any number of conditional states next to one another without confusing the controller. If all the predictions are correct, the machine operates in half the number of cycle times than with the previous technique. If all the first choices were incorrect, the design still breaks even with the previous solutions.

Generally, a net savings of cycles will result, having the same effect as an additional microcycle time speedup. This, together with the employed single length clock, makes this a very attractive circuit.

Microprogramming this circuit resembles Circuit VI, except that a jump (JMP) may not be predicted if the other choice is a continue (CONT). Such a prediction would cause an irreversible change in the microprogram counter/register. Other changes that may occur in the 2911A stack or address register can be inhibited by using the "one" logic level at the 74S86 output as a means to inhibit the RE and FE lines.

Total microcontroller cycle time is 108 ns and the figure of merit is $8 \%$.

## CIRCUIT VIII

This circuit is essentially the equivalent of Circuit VII. Two 74S251 TRI-STATE ${ }^{\left({ }^{( }\right)}$multiplexers have been used to decrease the propagation delay on the register/ALU side by eliminating the 74S86. Total time and overhead are unchanged ( 108 ns and $8 \%$ ).

## CONCLUSION

In less than two years, the 2900 bit-slice family has improved microcomputer speeds by $50 \%$ to $70 \%$. The IDM2901A-1, the fastest part available, allows controlling and number-crunching CPU designs demanding less than 100 ns per microcycle.

Faster microcontrol loops are required in order to take full advantage of ALU bit-slices like the IDM2901A and the IDM2901A-1.

A few fast microcontrol loop designs have been explored, using the versatile IDM2909A/2911A microsequencer. These circuits are offered as basic suggestions, and as starting points for specific designs. Since, among other things, the data word width, the instruction repertoire and microstore size of a CPU will strongly influence the choice of which microcontrol loop design is best suited to yield the desired speed, price, microprogramming features, etc., the final choice must be made by the designer of a specific system


## Fine Tuning the ALU Carry Path

Most applications information for the IDM2902 LookAhead Carry Generator Family show three standard connections for 16-, 32-, and 64-bit Arithmetic Logic Units (ALUs). The three methods are shown in Figure 1.

With ALU cycle times in the 200 ns area, the standard connections shown in Figure 1 weré quite adequate. A 5 to 10 ns overall savings did not warrant the time spent to examine alternative look-ahead carry
methods. However, with the introduction in 1978 of the IDM2901A-1, cycle times began to approach 100 ns . This was further reduced to less than 80 ns (for a 16-bit ALU) with the introduction of the IDM2901A-2 in 1979. Now, obviously, a 5 to 10 ns savings is significant and well worth a new look at look-ahead carry techniques. The purpose of this application note is to do just that and, as will be shown, some of the results do not favor the standard approaches.


Figure 1(a). Conventional 16-Bit


Figure 1(b). Conventional 32-Bit


Figure 1(c). Conventional 64-Bit

## BASIC METHODS

The basic methods examined in this application note can be divided into four categories:

1. Ripple Carry
2. Conventional Single Level
3. Multi-Level
4. Shifted

Ripple carry is generally considered to be slow, but at 8 bits it turns out to be the fastest method. Also, it will be shown that ripple carry can be used in combination with other methods to eliminate parts while adding very little to system cycle time. In most cases, the various methods will result in tradeoffs between parts count and system speed. It will be shown that some solutions, however, generate the highest performance with the fewest parts!

Single-level will be used to describe a system with a single layer of look-ahead carry even though technically this is a multi-level solution since the ALU itself looks across four bits. An example of a single-level approach is the 16 -bit solution of Figure 1(a).

The conventional 32-bit connection [Figure 1(b)] is an example of multi-level look-ahead. In this approach, the carry-in is connected to two IDM2902s.

The least well known of the four methods is the shifted approach shown in Figure 2. Although this results in a slightly slower method in the 16 -bit solution shown, there are word sizes where it can be the fastest method. Furthermore, freeing a set of G, P pins on the IDM2902 can have advantages in certain applications where signextension is required. (See Reference 1.)

As alluded to above, the various methods can be combined in a number of ways. The following is a list of the various combinations that were examined in this study. Almost all were applied to ALU sizes from 4 to 64 bits to identify the advantages and disadvantages of each. These will be summarized later.

## Table I. Look-Ahead Carry Methods

1. Ripple
2. $C_{n}$
3. Shifted
4. Chained
5. Shifted Chain
6. Two Level
7. Two Level with Helpers
8. Shifted Two Level
9. Shifted Two Level with Helpers
10. Double Shifted Two Level
11. Double Shifted Two Level with Helpers
12. Three Level
13. Shifted Three Level
14. Double Shifted Three Level

## FACTORS AFFECTING CHOICE

Before applying the look-ahead carry methods to the various word length ALUs, it may be worthwhile to look at some of the factors - other than raw speed - that could affect the choice of method. Some of these are:

1. parts count
2. board-to-board considerations
3. board space
4. sign extend
5. sequencer cycle time
6. board layout
7. word length expansion
8. different system architectures
9. current spiking

While parts count, board space, and board layout are more or less obvious considerations, the others deserve a brief comment:
A. Board-to-board considerations refer to those systems where half of the ALU is on one board and half is on another. Obviously all methods would not be readily adaptable to this situation if a sufficient number of connector pins is not available.
B. Sign-extend requirements may favor the method that frees a G, P input on one of the look-ahead carry circuits. This is explained more fully in Reference 1.
C. Sequencer cycle time, in a pipelined system, may be the limiting factor in overall system speed. Thus, saving a few nanoseconds in the ALU may not be worthwhile.
D. Future word length expansion is a consideration if several models of the same basic system are required. For example, 16 bits of address can address 64 K words; twenty bits can address 1 M words. If the ALU is used to compute addresses, the carry method optimized for 20 bits may be desirable.
E. The architecture that was assumed for this study will not be used in every system. Thus, the availability and timing of input signals, worst-case delay paths, and added components will affect the results shown in the following section. Thus, each design could require a separate study to achieve optimized results.
F. Current spiking is a consideration when one method causes several ALUs to change output states within a few nanoseconds of each other. If this causes system noise problems, perhaps an alternate method would be desirable.

## APPLYING THE VARIOUS METHODS

In the following discussion, the IDM2901A-1 timing is used for the register-ALU elements. Because several different choices of pipeline register are available, the times shown do not include the clock-to-register output delay. Finally, the comparisons are based on the time required to add two registers and obtain a valid output, i.e., $A+B \rightarrow Y$.

4, 8 Bits: Ripple carry is clearly the best from all considerations and thus no further discussion is necessary. Register-to-register add time for 8 bits is 75 ns .

12 Bits: At present, the conventional single-level method is best ( 77 ns ). However, if future bit-slices feature $A, B \rightarrow C_{n+4}$ as fast as $A, B \rightarrow \bar{G}, \bar{P}$ and $C_{n} \rightarrow C_{n+4}$ as fast as the IDM2902's $\bar{G}, \bar{P} \rightarrow C_{n+y}$, ripple carry can be just as fast. (This illustrates the need for designers to continually rethink the problem as new parts become available.)

16 Bits: Without considering sign extend, the conventional approach [Figure 1(a)] is optimum ( 75 ns ). The shifted method (Figure 2) is 8.5 ns slower under the assumptions made above, but if sign extend is required,
it may well be as fast, in addition to eliminating multiplexers. (See Reference 1.) (This illustrates the fact that two parts of a system optimized independently may result in an overall slower system.)
20 Bits: As word width increases above 16 bits, some of the less conventional approaches begin to have some advantage. First, consider the more obvious approaches; the single level and chained approaches are shown in Figures 3(a) and 3(b). Another solution can be obtained by deleting parts from the conventional 32-bit solution of Figure 1(b). This is shown in Figure 3(c).

Note: In the figures that follow, connecting lines are simplified and terminal labels are eliminated for clarity.


Figure 2. 16-Bit Shifted Look-Ahead


Figure 3(a). 20-Bit, Single-Level Method


Figure 3(b). 20-Bit, Chained


Figure 3(c). 20-Bit, Two-Level

From a timing standpoint, (b) and (c) of Figure 4 are both 87.5 ns compared to 93 ns for (a). The single-level method [Figure 3(a)] is superior from a parts count standpoint, requiring a single look-ahead carry rather than two. A closer look at Figure 3(c), however, reveals that only a small portion of the second look-ahead carry circuit is used. Furthermore, this portion can be replaced by a circuit consisting of $1 / 6$ of a 74 S 04 and $1 / 2$ of a 74 S 51 as shown in Figure 4. In addition to a lower power, lower cost solution, the replacement of the second look-ahead carry circuit actually saves 1.5 ns !

Even more surprising is the fact that the shifted method shown in Figure 5 not only has the fewest parts, but also runs faster ( 85.5 ns ) than the other methods shown. Here is a situation where the speed-cost tradeoffs BOTH favor the same solution!

24, 28 Bits: Using the conventional 32 -bit solution (deleting one or two ALUs) yields identical times (98ns) for both 24 and 28 bits. The shifted chain (Figure 6), however, uses fewer parts and is faster ( 96 ns ). With the same parts count, the chained and two-level methods yield the fastest times $(87.5 \mathrm{~ns})$ for both 24 - and 28 -bit ALUs.

32 Bits: The conventional approach for 32 bits shown in Figure 1(b) is an example of the two-level with helpers method. For 32 bits, the register-to-register add time is 98 ns for this method. This is a faster approach than the chained and two-level methods ( 103.5 ns ) that were optimum for 24 and 28 bits. Another method - the
shifted two-level - again uses fewer parts and is considerably faster than the conventional approach ( 87.5 ns ). This is illustrated in Figure 7.

36,40,44 Bits: A 98 ns solution can be obtained for 36 -bit ALUs by simply deleting parts from the 64 -bit solution of Figure 1 (c). A word of caution: this is not the path to the most significant slice (MSS). It turns out that this path is only 87.5 ns . The 98 ns path is to the output of the second MSS. The shifted two-level with helper method (Figure 8) will also produce a 98 ns result, but if the "helper" is replaced by the circuit of Figure 4, the result is 96.5 ns .

Another solution, requiring only two parts, is shown in Figure 9. This solution - the double shifted two-level method - turns out to be the best two-part solution for all word sizes from 36 to 64 bits. Speed for this method is 101.5 ns .

The shifted two-level with helper and double-shifted two-level methods turn out to be the optimum three-part and two-part solutions for 40 - and 44 -bit ALUs also.

48 Bits: As mentioned above, the double shifted twolevel method shown in Figure 9 is also the optimum twopart solution for 48 bits. Three-part solutions are shown in Figure 10. The shifted three-level solution of Figure 10(a) results in a 114 ns system. The double shifted three-level solution is 101.5 ns . Note how the worst-case path varies between the two solutions. This points out the fact that several paths must be evaluated to ensure that the longest one has been found.


Figure 4. Partial Look-Ahead Carry Circuit
Figure 5. 20-Bit, Shifted


Figure 6. 24-, 28-Bit, Shifted Chain


Figure 7. 32-Bit, Shifted Two-Level


Figure 8. 36-Bit, Shifted Two-Level with Helper


Figure 9. 36-Bit, Double-Shifted, Two-Level


Figure 10(a). 48-Bit, Shifted, Three-Level


Figure 10(b). 48-Bit, Double Shifted, Three-Level

The four-part system of Figure 11 improves performance slightly ( 98 ns ) and may not be worth the additional expense. It is, however, the best four-part choice from 48 to 60 bits. This method is referred to as shifted two-level with helpers.

52 Bits: Not a particularly popular ALU size, the 52 -bit system nevertheless provides an opportunity to demonstrate another look-ahead carry method - the doubleshifted, two-level with helpers. This also turns out to be the fastest three-part method for word widths from 52 to 64 bits. This method, illustrated in Figure 12, results in 117.5 ns for 52 -bit systems.

56 Bits: ALUs of 56 bits are becoming common in floating point systems using 56 bits of mantissa and 8
bits of exponent. Deleting components from the conventional 64-bit approach [Figure 1(c)] results in a 98 ns solution. This same speed, however, can be achieved with four parts using the shifted two-level with helper method of Figure 13.

60 Bits: The fastest 60 -bit solution is the conventional approach for 64 bits [Figure 1(c)] with one alu deleted. This results in a 98 ns solution. The shifted two-level with helper method (Figures 11 and 13) is a four-part solution that results in 103.5 ns .

64 Bits: Again, the fastest 64 -bit solution ( 98 ns ) is the conventional approach of Figure 1(c). The fastest fourpart solution is a double-shifted two-level with helper method ( 117.5 ns ) illustrated in Figure 14.


Figure 11. 48-Bit, Shifted Two-Level with Helpers


Figure 12. 52-Bit, Double-Shifted, Two-Level with Helpers


Figure 13. 56-Bit, Shifted, Two-Level with Helper


Figure 14. 64-Bit, Double Shifted, Two-Level with Helper

Table II is a summary of the data generated from this study. It lists, for each word size, the fastest solution for look-ahead carry parts count from 0 to 5 . The number
under the "Method" column corresponds to the numbered list of Table I. The fastest solution for each word size is shaded.

Table II. Optimum Speed for 4-64-Bit ALUs

| Word Size | Number of IDM2902s |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 |  | 1 |  | 2 |  | 3 |  | 4 |  | 5 |  |
|  | Method | Time | Method | Time | Method | Time | Method | Time | Method | Time | Method | Time |
| 4 | 1. | 50 |  |  |  |  |  |  |  |  |  |  |
| 8 | 1 | 75. |  |  |  |  |  |  |  |  |  |  |
| 12 | 1 | 91 | 2 | 77 |  |  |  |  |  |  |  |  |
| 16 | 1 | 107 | 2 | 77 |  |  |  |  |  |  |  |  |
| 20 | 1 | 123 | 3 | 85.5 | 4 | 87.5 |  |  |  |  |  |  |
| 24 | 1 | 139 | 3 | 101.5 | 4,6,8 | 87.5 | 7 | 98 |  |  |  |  |
| 28 | 1 | 155 | 3 | 117.5 | 4,6,8 | 87.5 | 9 | 98 |  |  |  |  |
| 32 | 1 | 171 | 3 | 133.5 | 8 | 87.5 | 9 | 98 |  |  |  |  |
| 36 | 1 | 187 | 3 | 149.5 | 10 | 101.5 | 7, 9, 12 | 98 |  |  |  |  |
| 40 | 1 | 203 | 3 | 165.5 | 10 | 117.5 | $\begin{aligned} & 4,7 \\ & 9,12 \end{aligned}$ | 98 |  |  |  |  |
| 44 | 1 | 219 | 3 | 181.5 | 10 | 133.5 | 9, 13 | 98 |  |  |  |  |
| 48 | 1 | 235 | 3 | 197.5 | 10 | 149.5 | 14 | 101.5 | 7,9 | 98 |  |  |
| 52 | 1 | 251 | 3 | 213.5 | 10 | 165.5 | 11 | 117.5 | 7,9. | 98 |  |  |
| 56 | 1 | 267 | 3 | 229.5 | 10 | 181.5 | 11 | 133.5 | 9,13 | 98 | 7 | $98^{-}$ |
| 60 | 1 | 283 | 3 | 245.5 | 10 | 197.5 | 11 | 149.5 | 9 | 103.5 | 7,9 | 98 |
| 64 | 1 | 299 | 3 | 261.5 | 10 | 213.5 | 11 | 165.5 | 11 | 117.5 | 7,9 | 98 |

## CONCLUSIONS

It may appear that a lot of time was spent investigating alternate look-ahead carry schemes that save "a few nanoseconds" in overall speed. While this is certainly true for systems with ALU cycle times in the 200 ns range, it has been shown that with the more recent 2900 components from National Semiconductor, ALU cycle times in the 100 ns region are certainly feasible, and here those same few nanoseconds could become significant. This will be even more apparent with the introduction of the IDM2901A-2, which will improve the register/ALU times listed in Table III by another 20-25\%.

It has also been shown that no one solution is "best" for all applications. Even the "fastest" solution may not be optimum for a specific system when parts count, system wiring, board space, etc., are considered.

Table III. Delay Times Used to Calculate Cycle Time

IDM2901A-1:
$A B \rightarrow Y \ldots . . . . . . . .50 n s$
$\mathrm{AB} \rightarrow \overline{\mathrm{G}}, \overline{\mathrm{P}} \ldots . . . . . .45 \mathrm{~ns}$
$A B \rightarrow C_{n+4} \ldots \ldots .50 n s$
$C_{n} \rightarrow C_{n+4} \ldots \ldots . .16 \mathrm{~ns}$


IDM2902:
$\overline{\mathrm{G}}, \overline{\mathrm{P}} \rightarrow \overline{\mathrm{G}}, \overline{\mathrm{P}} \ldots \ldots .10 .5 \mathrm{~ns}$
$C_{n} \rightarrow C_{n+x, y, z} \ldots .10 .5 n s$
$\overline{\mathrm{G}}, \overline{\mathrm{P}} \rightarrow \mathrm{C}_{\mathrm{n}+\mathrm{x}, \mathrm{y}, \mathrm{z}} \ldots . .7 .0 \mathrm{~ns}$

Finally, the entire study will soon be obsolete as new components with different (albeit faster) specifications are introduced. Therefore, the only conclusion that seems legitimate is that each application should be considered individually with the requirements of the system, the devices available, and sound engineering judgement determining the optimum solution. It is hoped that the information contained in this application note will provide some guidelines for finding that solution.

## REFERENCES

1. AN-203, Bit-Slice Microprocessor Design Takes a Giant Step Forward with "Schottky-Coupled-Logic" Circuits.
2. AN-217, High Speed Bit-Slice Microsequencing Design.

## Section 24 Programmable Logic

## DESCRIPTION

PAGE NUMBER

Introduction and General Description 24-3
The PAL-A New Extension of Fusible-Link Technology 24-4
Comparison (PROMs, PALs, and FPLAs) 24-6
PALs For Every Task (Family Description) 24-10
PAL Part Numbers 24-13
PAL Logic Symbols 24-13
Data Sheets 24-18
Programmable Array Logic (PAL) Series 20/20A Description 24-18
Programmable Array Logic Family Series $24 \quad$ 24-27
PAL Design 24-32
Selecting the Right PAL 24-32
PAL Logic Diagrams 24-107
Designing the PAL; Manual Method 24-35
Designing the PAL; PALASM 24-41
PALASM Flow Chart 24-47
PALASM Source Code for 20 Series 24-48
PALASM Source Code for 24 Series $\quad 24-79$
PAL Logic Diagrams and Programming Format Coding Sheets 24-132
Application Suggestions 24-164
Basic Gates 24-164
6-Bit Shift Register 24-170
Control Store Sequencer 24-176
Memory Mapped I/O 24-185
8080 Control Logic for CPU Board 24-189
Hexadecimal Decoder/Lamp Driver 24-195
Hex Keyboard Scanner 24-200
Micro Floppy Control Logic (Mini-Diskette) 24-204
Between Limits Comparator/Register 24-208
Priority Encoder with Registers 24-215
Quad 3-line/1-line Data Selector Multiplexer 24-217
4-Bit Counter with Multiplexing 24-219
4-Bit Up/Down Counter with Shift 24-221
ALU Accumulator 24-223

National

## Introduction And General Description

## What is a PAL?

A PAL is a user-programmable array of logic gates which allows the equivalent of a number of SSI and MSI (small- and medium-scale integration) packages to be implemented on a single chip. NSC's PAL series are Schottky TTL (transistor-transistor logic) components, and hence offer both speed and easy interfacing. Combinations of registers, flip-flops, and random logic are all easily implemented using PALs.

## Why Should You Use A PAL?

## Reduced board space

PALs typically implement the equivalent of from 4 to 12 SSI and MSI packages in a single 20-pin DIP. If the amount of space on your PCB is insufficient for your needs, you should seriously consider using PALs in your design.

## Cost Effectiveness

The total manufacturing cost of a circuit implemented with PALs is frequently less than that of standard ICs. Only 25 to 50 per cent of the cost of utilizing an SSI or MSI chip is normally its purchase price; the remaining 50 to 75 per cent is tied up in the cost of the PCB area, assembly, and testing associated with that chip. Hence, as the PAL replaces more and more chips, its usage quickly becomes justified on a cost basis alone.

## Fast System Design

Because of PALs' programmability and flexibility, the time needed to design and implement a system can be cut in half. Breadboards can be built quickly to test out new ideas without long waiting.

## Design Flexibility

PALs offer the design engineer greater flexibility than standard, off-the-shelf parts. If a desired function is not readily available with standard components, an awkward assortment of chips may be needed to implement the function. With PALs, the engineer simply chooses what he wants instead of taking what he can get.

## Easy Design Changes

PALs offer the designer the ability to reprogram an IC instead of redesigning other hardware and laying out a new PCB when the function of the card changes.

## High Speed

PALs are built using Schottky technology. Register PALs clock at 40 MHz , with faster parts on the way.

## Easy Field Programming

Unlike gate arrays and other approaches to custom logic design, the PAL is userprogrammable, which minimizes turnaround time. The PAL can be programmed quickly and easily using standard PROM programmers with appropriate personality cards. Conversion of logic functions into the PAL format is accomplished quickly and easily using a software tool called PALASM ${ }^{\text {TM }}$

## Small Inventory

The PAL family can be used to replace up to 90 per cent of TTL components with just 15 different parts. This considerably lowers inventory costs.

## What is The Impact Of PAL On Logic Design?

Logic designers are noticing an apparent "complexity gap" between TTL and LSI. Products designed using discrete TTL devices would consume unacceptable amounts of physical space and electrical power. Software programmable LSI devices (microprocessors) offer high density and need relatively little power to do almost anything imaginable, but the designer pays a high price in software development and still has to use discretes to interface them to the outside world. Until recently, there has been no device that provides a really effective way of bridging this gap. National Semiconductor Company has seen this need, and now offers the designer a family of PAL (Programmable Array Logic) devices to fill it. PALs offer powerful capabilities for
creating cost-effective new products or for improving the effectiveness of existing logic designs. PAL devices save time and money by solving many of the system partitioning and interface problems not otherwise effectively solved by today's semiconductor device technology.

LSI (Large scale integration) offers many advantages, but advances have been made at the expense of either device flexibility or software complexity. LSI technology has been and still is leading to larger and larger standard logic functions. LSI offers high functional density and low power consumption; single ICs now perform functions that formerly required complete circuit cards. However, most LSI devices don't interface with user systems without large numbers of support devices. Designers are still forced to turn to random logic for many applications. LSI is slow, and it is rigidly partitioned. For all its capability to perform varied and complex tasks, the microprocessor is a slow and expensive way of doing simple, repetitive tasks when the necessary interface and other support devices are added, and when the time, money, and memory required for software development are considered.

TTL provides speed, and you could say its flexibility is infinite, but its price is high power consumption, large parts count, and low space utilization.

Custom IC's can be effective design solutions if the product is of low-to-medium complexity, its logic function is well defined, and its market is high volume. Its design cycle is typically long, and its cost can be prohibitive. This tends to discourage its use.

Fuse-programmable devices of various kinds have been invented to try to overcome the above-mentioned disadvantages. All but PAL require external interface logic, and all but PAL have disadvantages, to wit:

PROM: Requires careful design to avoid undesirable data transitions. Also limited on the number of input variables it can accommodate.

FPLA: Is expensive, difficult to program, and hard to understand.

FPGA: Isn't widely available, and lacks flexibility.

PMUX: Is available in only a few types.

## The PAL-A New Extension of Fusible-Link Technology

The diode matrix was the first programmable integrated-circuit logic device, introduced in
the early 1960's. This device contained only a diode-logic OR matrix, each crosspoint of which had a fusible link.

The programmable read-only memory (PROM) extended the programmable logic concept considerably by allowing input variables to be encoded, by reducing the number of pins required per input variable, and by providing TTL compatibility. The PROM is an AND-OR logic element with fixed AND matrix and programmable OR.

One advantage of using PROMS is that they are produced in high volume because they are used in many applications. Also, the PROM is a universal logic solution; in other words, all the product terms of the input variables are generated, making it possible to implement any AND-OR function of these variables.

The Field-Programmable Logic Array (FPLA) has a second fuse matrix (an AND matrix), so allows the designer to select and program only those product terms used in each specific function. These product terms are then combined in the OR fuse array to form an AND-OR logic equation. More about these later.

## How It Works (See Figure 1-1.)

In the PAL concept, an AND fuse array allows the designer to specify the product terms required, and connect them to an OR matrix chosen to perform the required combination of AND-OR logic functions. PALs are offered in a number of different part types that vary the ORgate configuration. Specifying the OR-gate connection therefore becomes a task of device selection rather than of programming, as with the FPLA. With this approach, PALs eliminate the need for a second fuse matrix with little loss in overall flexibility. Figure 1 is a schematic diagram that shows how a typical PAL circuit processes a two-input, one-output logic segment. The general logic equation for this segment is:

$$
\begin{aligned}
\text { Output }= & \left(I_{1} \bullet f_{1}+I f_{1}\right)\left(I_{1} \bullet f_{2}+I f_{2}\right)\left(I_{2} \bullet f_{3}+\right. \\
& \left.I f_{3}\right)\left(I I_{2} \bullet f_{4}+I f_{4}\right)+\left(I_{1} \bullet f_{5}+I f_{5}\right) \\
& \left(I_{1} \bullet f_{6}+I f_{6}\right)\left(I_{2} \bullet f_{7}+I f_{7}+I f_{7}\right)\left(I_{2}\right. \\
& \left.\bullet f_{8}+I f_{8}\right)
\end{aligned}
$$

where the " $f$ " terms represent the states of the fuse links in the PAL's AND array. In the above equation, an intact fuse is represented by $\mathrm{f}=$ 1 , and a blown fuse by $f=0$.

Although logic equations are convenient for simple functions, they become progressively less tractable as the functions become more complex. In large systems, the logic diagram, or schematic, and the truth table are the methods more commonly used to describe
logic networks. For simplicity, PAL logic is described in this book using the symbolic notation shown at right in Figure 1-2. The conventional, combinational logic diagram of the same expression is shown at left. In the figure, an $X$ represents an intact fuse which, in conjunction with the series diode (not shown schematically), performs the logical AND function.

The two-input, one-output example shown in Figure 1-1, redrawn using the new logic notation, is depicted in Figure 1-3.

Figure $1-4$ is the normal combinational logic diagram of an example whose transfer function is as follows:

$$
\text { Output }=I_{1} \cdot\left\|_{2}+\right\|_{1} \cdot I_{2}
$$



FIGURE 1-1. Partial Logic Diagram of a PAL ${ }^{\left({ }^{(1)}\right)}$


FIGURE 1.2. Conventional and PAL Logic Notation.


FIGURE 1-3. Two-input, One-output PALCircuit, Unprogrammed.


FIGURE 1.4. Logic Diagram of the Expression Shown Above

As can be seen from the expression and diagram,' this is a two-input, one-output circuit; hence, the circuit of Figure 1-3 appears to be a good candidate to solve this problem. Removing the Xs from the junctions that do not represent terms of the example Boolean expression results in the diagram shown in Figure 1-5, which is the same PAL circuit shown in Figure $1-3$, except that the appropriate fuses are blown.
Using the symbology described here not only displays the attributes of a logic diagram, but also those of the truth table for the same expression diagrammed. With this technique, it is possible to compare the structure of the PAL with those of the familiar PROM and PLA.

## Comparison

To illustrate the differences among the three field-programmable logic concepts, each of the approaches is shown as an AND matrix, followed by an OR matrix. The basic logic implemented by the PROM is AND-OR, with the AND gates all preconnected on the chip, making this portion fixed, while the OR matrix is implemented with diode-fuse interconnections, making it programmable. Thus, the PROM is an AND-OR logic element with fixed AND matrix and programmable OR. The PROM solution in Figure 1-6 requires a 64 -fuse matrix. There are many advantages to using PROMs as logic devices. One is that because they are used in many applications, they are produced in high volume. Also, the PROM is a universal logic solution; in other words, all the product terms of the input variables are generated, making it possible to implement any AND-OR function of these variables. However, PROMs cannot accommodate large numbers of variables; the maximum number of input variables currently being realized is 11 .

The Field-Programmable Logic Array (FPLA) has a second fuse matrix (an AND matrix), allowing the designer to select and program only those product terms used in each specific function. (See Figure 1-7.) These product terms are then combined in the OR fuse array to form an AND-OR logic equation.
The typical FPLA implementation has less than $2^{n}$ terms available (with $n$ as the number of input variables). This allows the FPLA to accommodate larger values of $n$, i.e., more inputs, in contrast with the PROM, where the number of product terms is always equal to $2^{n}$. Although the FPLA usually requires fewer fuses to implement a given logic function, additional circuitry is required to select and program these fuses-circuitry that is not used in the final logic solution, but which is paid for in die area. This "chip overhead" cost becomes significant for simple applications that leave logic unused.
The basic logic structure of the PAL, consisting of a programmable AND array whose outputs feed a fixed OR array, is shown in Figure $1-8$. The PAL is low in cost and easy to program, like the PROM, but also is more flexible, like the FPLA. Table $1-1$ lists the characteristics of the three principal families of devices described here, and also others, for comparison.

Table 1-1.
Programmable Logic Device Summary

| Device | AND | OR | Output Options |
| :--- | :--- | :---: | :--- |
| PROM | Fixed | Prog | TS,OC |
| FPLA | Prog | Prog | TS,OC,Fusible Polarity |
| FPGA | Prog | None | TS,OC,Fusible Polarity |
| PMUX | Fix/Prog | Fixed | TS |
| PAL | Prog | Fixed | TS,Registers,Feedback,I/O |



FIGURE 1-5. Blown Junctions Make the PAL Useful.


FIGURE 1-6. PROM Having 16 Words $\times 4$ Bits.


FIGURE 1-7. FPLA Having 4 Inputs, 4 Outputs, and 16 Products.


TABLE 1-2. THE PROGRAMMABLE ARRAY LOGIC (PAL ${ }^{\oplus}$ ) FAMILY

| $\begin{gathered} \text { Std } \\ (35 \mathrm{~ns}) \end{gathered}$ | High Speed (25 ns) | $\begin{aligned} & \text { Pkg } \\ & \text { Pin } \end{aligned}$ | Description |
| :---: | :---: | :---: | :---: |
| $10 \mathrm{H8}$ | 10H8A | 20 | 10 input, 8 output AND-OR array |
| $12 \mathrm{H6}$ | $12 \mathrm{H6A}$ | 20 | 12 input, 6 output AND-OR array |
| 14 H 4 | 14H4A | 20 | 14 input, 4 output AND-OR array |
| 16 H 2 | 16H2A | 20 | 16 input, 2 output AND-OR array |
| 10L8 | 10L8A | 20 | 10 input, 8 output AND-OR array |
| $12 \mathrm{L6}$ | 12L6A | 20 | 12 input, 6 output AND-OR array |
| 14L4 | 14L4A | 20 | 14 input, 4 output AND-OR array |
| 16L2 | 16L2A | 20 | 16 input, 2 output AND-OR array |
| 16C1 | 16C1A | 20 | 16 input, 1 output AND-OR/NOR array |
| 16 L 8 | 16L8A | 20 | 16 input, 8 output AND-OR-invert array |
| 16R8 | 16R8A | 20 | 16 input, 8 output AND-OR-register array |
| 16R6 | 16R6A | 20 | 16 input, 6 output AND-OR-register array |
| 16R4 | 16R4A | 20 | 16 input, 4 output AND-OR-register array |
| 16X4 |  | 20 | 16 input, 4 output AND-OR-XOR-register array |
| 16A4 |  | 20 | 16 input, 4 output AND-CARRY-OR-XOR register |
| 12 L 10 |  | 24 | 12 input, 10 output AND-OR invert array |
| 14 L 8 |  | 24 | 14 input, 8 output AND-OR-invert array |
| 16 L 6 |  | 24 | 16 input, 6 output AND-OR-invert array |
| 18L4 |  | 24 | 18 input, 4 output AND-OR-invert array |
| 20 L 2 |  | 24 | 20 input, 2 output AND-OR-invert array |
| $20 \mathrm{C1}$ |  | 24 | 20 input, 1 output AND-OR/NOR array |
| 20 L 10 |  | 24 | 20 input, 10 output AND-OR-invert array |
| 20×10 |  | 24 | 20 input, 10 output AND-OR-XOR-register array |
| $20 \times 8$ |  | 24 | 20 input, 8 output AND-OR-XOR-register array |
| 20×4 |  | 24 | 20 input, 4 output AND-OR-XOR-register array |

## PALs For Every Task

The members of the PAL family are listed in Table 1-2. They are designed to cover the spectrum of logic functions at lower cost and lower package count. This allows you to select the PAL that best fits your application. PALs come in four basic configurations:

- Gates
- Register Outputs With Feedback
- Programmable I/O
- Arithmetic Functions


## Gates

For 20/20A series, PALs are available in sizes from $10 \times 8$ ( 10 inputs 8 outputs) to $16 \times 2$, with either active-high or active-low output configurations. For 24 series, PALs are available in sizes from $12 \times 10$ to $20 \times 2$ with active-low output configurations. One part has complementary outputs with both series. This wide variety of input/output formats allows the PAL to replace many different-sized blocks of combinational logic with single packages.

## Register Outputs With Feedback

High-end members of the PAL family feature latched data outputs with register feedback. Each sum or product term is stored in a D flip. flop on the rising edge of the system clock. (See Figure 1-9.) The Q output of the flip-flop can then be gated to the output pin by enabling the active-low TRI-STATE* buffer.
In addition to being available for transmission, the Q output is also fed back into the PAL array as an input term. This feedback allows the PAL to "remember" its prior state, and it can alter its function based upon that state. This allows you to configure the PAL as a state machine that can be programmed to execute elementary functions such as count up, count down, skip, shift, and branch.


FIGURE 1.9. PAL Output Register Circuit, Simplified Logic Diagram.

## Programmable I/O

Another feature of the high-end members of the PAL family is programmable input/output. This allows the product terms to directly control the outputs of the PAL. (See Figure 1-10.) One product term is used to enable the TRISTATE ${ }^{\circ}$ buffer, which in turn gates the summation term to the output pin. The output is also fed back into the PAL array as an input. Thus, the PAL drives the I/O pin when the TRISTATE" gate is enabled; the I/O pin is an input to the PAL array when the TRISTATE" gate is disabled. This feature can be used to allocate available pins for I/O functions or to provide bidirectional output pins for operations such as shifting and rotating serial data.

## Arithmetic Functions

The aithmetic functions add, subtract, greater than, and less than are implemented by two additional features of the register PAL. (See Figure 1-11.) Fjrst, the sums that are XORed at the input of a D flip-flop. This allows carries from previous operations to be XORed with current sums generated by the PAL array. Second, the Q output of the flip-flop is ORed with an input to form the terms $1+Q, I+\mid Q, I$ $+Q$, and $I I+/ Q$, which are then fed back into the PAL matrix. This option provides for versatile operations on two variables and facilitates the parallel generation of carries necessary for fast arithmetic operations. Figure $1-12$ shows a PAL array, programmed to combine the available terms to form 16 logical products in an ALU or controller application.

## Technology

National Semiconductor PALs are manufactured using the same high-volume technology used in the manufacture of PROMs. This includes state-of-the-art Schottky processing, dual-layer metal, and highly reliable titaniumtungsten fuses. NPN emitter followers make up the programmable AND array. The inputs are PNP transistors whose input impedance imposes a current drain of not more than 0.25 mA on the source. All outputs are standard TTL drivers with internal active-pullup transistors. Typical PAL propagation delay is 25 ns for the standard version.

## Packaging

All PAL versions are supplied in the spacesaving 20 and $24-$ pin, 0.3 -in. "thin-dip" package. This package offers one of the best pin-count-to-area ratios available.

PALS also utilize National's copper-lead-frame plastic package design that combines the low cost of plastic with the thermal characteristics of CERDIP to provide highly reliable, cost-effective components.
Programming PALs are designed to be programmed using standard, commercially available PROM programmers with the addition of the proper personality module and socket adapters. Some programmers with PAL programming capability are listed in the PAL Design section.


FIGURE 1-10. PAL Bidirectional Circuit, Logic Diagram.


FIGURE 1-11. Logic Structure of an Arithmetic PAL.


FIGURE 1-12. PAL Coding to Perform Typical ALU Functions.

## PAL Part Numbers

The PAL part number reveals the logic operation the part performs. (See Figure 1-13.) The example shown, the DMPAL16L2NC, is a device that accommodates 16 input terms and
generates 2 active-low output terms, is contained in a 20 -pin plastic dual-inline package, and meets commercial temperature-range specifications.


FIGURE 1-13. Meaning of PAL Part Number Code

## PAL Logic Symbols

The logic symbols for each of the individual PAL devices gives a concise functional description of that device. Figure $1-14$ shows a typical logic symbol, that of the 10 H 8 gate array.


FIGURE 1-14. Logic Symbol, DMPAL10H8.

PAL Logic Symbols - Series 20




DMPAL16A4


PAL Logic Symbols - Series 24

PAL12L10


PAL18L4


PAL14L8


PAL20L2


PAL16L6


PAL20C1



PAL20X10


PAL20X4


## 7 <br> National Semiconductor DATA SHEETS Programmable Array Logic (PAL ${ }^{\circledR}$ ) Series 20/20A

## Description

The PAL® family utilizes National Semiconductor's Schottky TTL process and bipolar PROM fusible-link technology to provide user-programmable logic to replace conventional SSI/MSI gates and flip-flops. Typical chip count reduction gained by using PALs is greater than 4:1.
The family lets the systems engineer customize his chip by opening fusible links to configure AND and OR gates to perform his desired logic functions. Complex interconnections that previously required timeconsuming layout are thus transferred from PC board to silicon where they can be easily modified during prototype checkout or production.
The PAL transfer function is the familiar sum of products with a single array of fusible links. Unlike the PROM, the PAL is a programmable AND array driving a fixed OR array. (The PROM is a fixed AND array driving a programmable OR array.) In addition, the PAL family offers these options:

- Variable input/output in ratio.
- Programmable TRISTATE ${ }^{\circledR}$ outputs.
- Registers and feedback.

Table 2-1. Part Types

| Part <br> Number | Description |
| :---: | :---: |
| PAL10H8 | OCTAL 10 INPUT AND-OR GATE ARRAY |
| PAL $12 \mathrm{H6}$ | HEX 12 InPUT AND-OR GATE ARRAY |
| PAL 14H4 | QUAD 14 INPUT AND.OR GATE ARRAY |
| PAL 16H2 | DUAL 16 INPUT AND.OR GATE ARRAY |
| PAL 16C1 | 16 INPUT AND-OR/AND-OR-INVERT GATE ARRAY |
| PAL 10 L 8 | OCTAL 10 INPUT AND-OR.INVERT GATE ARRAY |
| PAL 12 L 6 | HEX 12 InPUT AND-OR-INVERT GATE ARRAY |
| PAL 1414 | QUAD 14 INPUT AND-OR-INVERT GATE ARRAY |
| PAL 16 L 2 | DUAL 16 INPUT AND.OR.INVERT GATE ARRAY |
| PAL 1618 | OCTAL 16 INPUT AND-OR-INVERT GATE ARRAY |
| PAL 16R8 | OCTAL 16 INPUT REGISTERED AND.OR GATE ARRAY |
| PAL 16R6 | HEX 16 INPUT REGISTERED AND.OR GATE ARRAY |
| PAL 16R4 | QUAD 16 INPUT REGISTERED AND-OR GATE ARRAY |
| PAL. $16 \times 4$ | QUAD 16 INPUT REGISTERED AND.OR-XOR GATE ARRAY |
| PAL 16A4 | QUAD 16 INPUT REGISTERED ANO-CARRY-OR-XOR GATE ARRAY |

## Programmable Logic

Unused inputs are tied directly to $\mathrm{V}_{\mathrm{CC}}$ or GND. Product terms with all fuses blown assume the logical high state, and product terms connected to both true and complement of any single input assume the logical low state. Registers consist of D type flip-flops that are loaded on the low-to-high transition of the clock. PAL logic diagrams are shown with all fuses blown, enabling the designer to use the diagrams as coding sheets.
The entire PAL family is programmed on conventional PROM programmers with appropriate personality and socket adapter cards. Once the PAL is programmed and verified, two additional fuses may be blown to make verification difficult. This feature gives the user a proprietary circuit that is very difficult to copy.

## Features

- Programmable replacement for conventional TTL logic.
- Simplifies prototyping and board layout.
- Thin DIP packages.
- Reliable titanium-tungsten fuses.
- Available in standard and high speed versions.
- 25 ns max propagation delay for high speed versions (20A series)

| Part <br> Number | Description |
| :--- | :--- |
| PAL10H8A | OCTAL 10 INPUT AND-OR GATE ARRAY |
| PAL12H6A | HEX 12 INPUT AND-OR GATE ARRAY |
| PAL14H4A | QUAD 14 INPUT AND-OR GATE ARRAY |
| PAL16H2A | DUAL 16 INPUT AND-OR GATE ARRAY |
| PAL16C1A | 16 INPUT AND-OR/AND-OR-INVERT GATE ARRAY |
| PAL10L8A | OCTAL 10 INPUT AND-OR INVERT GATE ARRAY |
| PALL12L6A | HEX 12 INPUT AND-OR-INVERT GATE ARRAY |
| PAL14L4A | QUAD 14 INPUT AND-OR-INVERT GATE ARRAY |
| PAL16L2A | OUAL 16 INPUT AND-OR-INVERT GATE ARRAY |
| PAL16L8A | OCTAL 16 INPUT AND-OR-INVERT GATE ARRAY |
| PAL16R8A | OCTAL 16 INPUT REGISTERED AND-OR GATE ARRAY |
| PAL16R6A | HEX 16 INPUT REGISTERED AND-OR GATE ARRAY |
| PAL16R4A | QUAD 16 INPUT REGISTERED AND-OR GATE ARRAY |

## Absolute Maximum Ratings

Operating
Programming

| Input voltage <br> Off-state output voltage <br> Storage temperature range <br> 10H8, 12H6, 14H4, 16'H2, i6Ci, iûL8, 12L6, 14 Electrical Characteristics |  |
| :---: | :---: |
|  |  |
|  |  |
|  |  |

Electrical Characteristics
Over Recommended Operating Temperature Range

| Symbol | Parameter | Test Conditions | Min | Typ | Max |
| :---: | :--- | :--- | :--- | :--- | :--- | Unit

Recommended Operating Conditions

| Symbol | Parameter | Military |  |  | Commercial |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max | Min | Nom | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.5 | 5.0 | 5.5 | 4.75 | 5.00 | 5.25 | V |
| ${ }^{1} \mathrm{OH}$ | High-level output current |  |  | -2.0 |  |  | -3.2 | mA |
| ${ }^{1} \mathrm{OL}$ | Low-level output current |  |  | 8 |  |  | 8 | mA |
| $T_{A}$ | Operating free air temperature | -55 |  | 125 | 0 |  | 75 | ${ }^{\circ} \mathrm{C}$ |

## Switching Characteristics

Over Recommended Ranges of Temperature and $V_{C C}$

| Symbol | Parameter | $\begin{gathered} \text { Test Conditions } \dagger \dagger \\ \text { R1 }=560 \Omega \\ \text { R2 }=1.1 \mathrm{k} \Omega \end{gathered}$ | Military $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-55^{\circ} \text { to }+125^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \\ & \text { Min } \quad \text { Typ } \quad \text { Max } \end{aligned}$ | Commercial $\begin{gathered} T_{A}=0^{\circ} \text { to } 75^{\circ} \mathrm{C} \\ V_{C C}=5.0 \mathrm{~V} \pm 5 \% \\ \text { Min } \quad T_{y p} \quad \text { Max } \end{gathered}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{1} P D$ | From any input to any output | $C_{L}=15 p F$ | $25 \quad 45$ | $25 \quad 35$ | ns |

16L8, 16R8, 16R6, 16R4, 16X4, 16A4
Electrical Characteristics
Over Recommended Operating Temperature Range


Recommended Operating Conditions

| Symbol | Parameter | Military |  |  | Commercial |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max | Min | Nom | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.5 | 5.0 | 5.5 | 4.75 | 5.00 | 5.25 | V |
| ${ }^{1} \mathrm{OH}$ | High-level output current |  |  | -2.0 |  |  | -3.2 | mA |
| ${ }^{\prime} \mathrm{OL}$ | Low-level output current |  |  | 12 |  |  | 24 | mA |
| $T_{\text {A }}$ | Operating free air temperature | -55 |  | 125* | 0 |  | 75 | ${ }^{\circ} \mathrm{C}$ |

*Operating Case Temperature only, $\mathrm{T}_{\mathrm{C}}=125^{\circ} \mathrm{C}$

## Switching Characteristics

Over Recommended Ranges of Temperature and $\mathrm{V}_{\mathrm{CC}}$

$\dagger \dagger$ See Standard Test Load and Definition of Waveforms

## Standard Test Load



Test Waveforms


Note $A: C_{L}$ includes probe and jig capacitance.
Note B: $V_{T}=1.5 \mathrm{~V}$.
Note C: In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
Note D: All input pulses are supplied by generators having the following characteristics: $\operatorname{PRR}=1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{OUT}}=50 \Omega$.

## Absolute Maximum Ratings

|  | Operating | Programming |
| :--- | :---: | :---: |
| Supply Voltage, $\mathrm{V}_{\mathrm{cc}}$ | 7 V | 12 V |
| Input Voltage | 5.5 V | 12 V |
| Off-State Output Voltage | 5.5 V | 12 V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |

10H8A, 12H6A, 14H4A, 16H2A, 16C1A, 10L8A, 12L6A, 14L4A, 16L2A

## Recommended Operating Conditions

| Symbol | Parameter | Milltary |  |  | Commercial |  |  | Unlt |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $V_{\text {cc }}$ | Supply Voltage | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| $\mathrm{IOH}^{\text {ret }}$ | High Level Output Current |  |  | -2 |  |  | -3.2 | mA |
| lOL | Low Level Output Current |  |  | 12 |  |  | 24 | mA |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Free-Air Temperature |  |  |  | 0 |  | 75 | ${ }^{\circ} \mathrm{C}$ |

Electrical Characteristics Over Recommended Operating Temperature Range

| Symbol | Parameter | Test Conditions | Min. | Typ. | Hax. | Unilt |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage | - | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.8 | V |
| VIC | Input Clamp Voltage | $\mathrm{V}_{C C}=$ Min., $I_{\text {l }}=-18 \mathrm{~mA}$ |  |  | -1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}{ }^{\prime}$ | High Level Output Voltage | $\begin{aligned} & V_{C C}=\operatorname{Min} ., V_{I H}=2 \mathrm{~V} \\ & V_{I L}=0.8 \mathrm{~V}, \mathrm{IOH}_{\mathrm{OH}}=\mathrm{Max} . \end{aligned}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\begin{aligned} & V_{C C}=\text { Min., } V_{I H}=2 V \\ & V_{I L}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=\text { Max. } \end{aligned}$ |  |  | 0.5 | V |
| 1 | Input Current at Maximum Input Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  | 1 | mA |
| $\mathrm{IIH}^{\text {H}}$ | High Level Input Current | $V_{C C}=M a x ., V_{1}=2.4 \mathrm{~V}$ |  |  | 25 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Low Level Input Current | $\mathrm{V}_{\text {CC }}^{\prime}=\mathrm{Max}^{\text {, }} \mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.25 | $\mu \mathrm{A}$ |
| los | Short Circuit Output Current | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | -30 |  | -130 | mA |
| Icc | Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$. | 55 |  | 90 | mA |

## Switching Characteristics

Over Recommended Ranges of Temperature and $\mathrm{V}_{\mathrm{CC}}$
Military: $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ Commercial: $\mathrm{T}_{\mathrm{A}}=0$ to $75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$

|  | Parameter | Test Conditions | Military |  |  | Commercial |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $t_{\text {PD }}$ | From any Input to any Output | $C_{L}=15 \mathrm{pF}$ |  | 15 | 30 |  | 15 | 25 | ns |

|6L8A, 16R8A, 16R6A, 16R4A, 16X4A, 16A4A
Recommended Operating Conditions

| Symbol | Parameter |  | Military |  |  | Commercial |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage |  | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
|  | Width of Clock | Low | 20 | 10 |  | 15 | 10 |  | ns |
|  |  | High | 20 | 10 |  | 15 | 10 |  |  |
| $t_{\text {su }}$ | Setup Time from Input or Feedback to Clock | 16R8A, 16R6A, 16R4A | 30 | 16 |  | 25 | 16 |  | ns |
| $t_{h}$ | Hold Time |  | 0 | -10 |  | 0 | -10 |  | ns |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Free-Air Temperature |  | -55 |  |  | 0 | 25 | 75 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{C}}$ | Operating Case Temperature |  |  |  | 125 |  |  |  | ${ }^{\circ} \mathrm{C}$ |

Electrical Characteristics Over Recommended Operating Temperature Range

| Symbol | Parameter | Test Conditions |  |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  | , |  |  |  | 0.8 | V |
| $\mathrm{V}_{1 \mathrm{C}}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  |  | -0.8 | -1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} .$ | $\mathrm{IOH}=-2 \mathrm{~mA}$ | MIL | 2.4 | 2.8 |  | V |
|  |  | $V_{I H}=2 \mathrm{~V}$ | $\mathrm{IOH}=-3.2 \mathrm{~mA}$ | COM |  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IH}}=2 \mathrm{~V} \end{aligned}$ | $\mathrm{l}_{\mathrm{OL}}=12 \mathrm{~mA}$ |  |  | 0.3 | 0.5 | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} * * *$ | COM |  |  |  |  |
| lozh | Off-state Output Current | $\begin{aligned} & V_{C C}=\operatorname{Max} . \\ & V_{\mathrm{IL}}=0.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IH}}=2 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  |  | 100 | $\mu \mathrm{A}$ |
| lozz |  |  | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  |  | -100 | $\mu \mathrm{A}$ |
| 1 | Maximum Input Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  |  |  | 1 | mA |
| $\mathrm{I}_{\mathrm{H}}$ | High Level Input Current | $\mathrm{V}_{C C}=$ Max., $\mathrm{V}_{1}=2.4 \mathrm{~V}$ |  |  |  |  | 25 | $\mu \mathrm{A}$ |
| IIL | Low Level Input Current | $\mathrm{V}_{C C}=$ Max., $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  |  | -0.02 | -0.25 | mA |
| los | Output Short-Circuit Current** | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ |  | -30 | -70 | -130 | mA |
| Icc | Supply Current $\dagger$ | $V_{C C}=$ Max. |  |  |  | 120 | 180 | mA |

Switching Characteristics Over Recommended Ranges of Temperature and $V_{c c}$
Military: $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}^{*}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$
Commercial: $\mathrm{T}_{\mathrm{A}}=0$ to $75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Test Conditions $\dagger \dagger$ R1, R2 | Military |  |  | Commercial |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $t_{\text {PD }}$ | Input or Feedback to Output | $\mathrm{CL}=50 \mathrm{pF}$ |  | 15. | 30 |  | 15 | 25 | ns |
| $t_{\text {clk }}$ | Clock to Output or Feedback |  |  | 10 | 20 |  | 10 | 15 | ns |
| $t_{\text {PZX }}$ | Pin 11 to Output Enable |  |  | 10 | 25 |  | 10 | 20 | ns |
| $t_{\text {PXZ }}$ | Pin 11 to Output Disable | $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |  | 11 | 25 |  | 11 | 20 | ns |
| $t_{\text {PZX }}$ | Input to Output Enable | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 10 | 30 |  | 10 | 25 | ns |
| $t_{\text {PXZ }}$ | Input to Output Disable | $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |  | 13 | 30 |  | 13 | 25 | ns |
| $f_{\text {MAX }}$ | Maximum Frequency |  | 20 | 30 |  | 25 | 30 |  | ns |

$\dagger^{\mathrm{I}} \mathrm{CC}=$ Max. at minimum temperature.
$\dagger \dagger$ See Waveforms, Test Load on pg. 24-21.

Table 2-2. $\mathrm{TA}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Min | Limits <br> Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IHH }}$ | Program-level input voltage |  | 11.5 | 11.75 | 12.0 | V |
| IIHH | Program-level input current | Output Program Pulse |  |  | 50 | $\mathrm{mA}$ |
|  |  | OD,L/R |  |  | 25 |  |
|  |  | All Other Inputs |  |  | 5 |  |
| ${ }^{1} \mathrm{CCH}$ | Program Supply Current |  |  |  | 400 | mA |
| $T_{p}$ | Program Pulse Width |  | 10 |  | 50 | $\mu \mathrm{S}$ |
| $t_{d}$ | Delay time |  | 100 |  | , | ns |
|  | Program Pulse duty cycle |  |  |  | 25 | \% |
| $V_{P}$ | Program/Verify-Protect-input voltage $5.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V}$ |  | 18 | 18.5 | 19 | V |
| IP | Program/Verify-Protect-input current |  |  |  | . 400 | mA |
| $t_{d v}$ | - Delay Time to Verify |  | 100 |  |  | $\mu \mathrm{S}$ |

## Programming

PAL fuses are programmed using a lowvoltage linear-select procedure which is common to all 15 PAL types. The array is divided into two groups, products 0 through 31 and products 32 through 63, for which pin identifications are shown in Figure 2-2. To program a particular fuse, both an input line and a product line are selected according to the following procedure:

1. Raise Output Disable, $O D$, to $\mathrm{V}_{\mathrm{IH}}$.
2. Select an input line by specifying $I_{0}, I_{1}, I_{2}$, $I_{3}, I_{4}, I_{5}, I_{6}, I_{7}$, and $L / R$ as shown in Table 12.

3 . Select a product line by specifying $A_{0}, A_{1}$, and $A_{2}$ one-of-eight select as shown in Table 2-10.
4. Raise $\mathrm{V}_{\mathrm{CC}}(\mathrm{pin} 20)$ to $\mathrm{V}_{1 \mathrm{HH}}$.
5. Program the fuse by pulsing the output pins $\mathrm{O}_{\mathrm{n}}$ of the selected product group to $V_{P H}$ as shown in Table 2-4.
7. Pulse the CLOCK pin and verify output pins $O_{n}$ to be Low for active Low PAL types or High for active High PAL types.
8. Lower $\mathrm{V}_{\mathrm{CC}}(\mathrm{pin} 20)$ to 4.5 V and repeat step 7.
9. Should the output not verify, repeat steps 1 through 8 up to five (5) times.
Repeat this procedure for all fuses to be blown. (See Figure 2-3.)
To prevent further verification, two last fuses may be blown by raising pin 1 and pin 11 to 18.5 volts for $10 \mathrm{~ms}-1 \mathrm{sec}$. with $V_{\mathrm{CC}}$ at 6.0 volts.

## Voltage Legend

$\mathrm{L}=$ Low-level input voltage, $\mathrm{V}_{\mathrm{IL}}$
$H=$ High-level input voltage, $\mathrm{V}_{I H}$
$\mathrm{HH}=$ High-level program voltage, $\mathrm{V}_{\mathrm{IH}}$
$\mathrm{Z}=10 \mathrm{k}$ Ohms to 5.0 V .

6 . Lower $\mathrm{V}_{\mathrm{CC}}(\mathrm{pin} 20)$ to 6.0 V .

Table 2-3. Input Line Select

| Input | Pin Identification |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Number | 17 | $I_{6}$ | $l_{5}$ | $\mathrm{I}_{4}$ | $\mathrm{I}_{3}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{1}$ | $I_{0}$ | L/R |
| 0 | HH | HH | HH | HH | HH | HH | HH | L | z |
| 1 | HH | HH | HH | HH | HH | HH | HH | H | Z |
| 2 | HH | HH | HH | HH | HH | HH | HH | L | HH |
| 3 | HH | HH | HH | HH | HH | HH | HH | H | HH |
| 4 | HH | HH | HH | HH | HH | HH | L | HH | Z |
| 5 | HH | HH | HH | HH | HH | HH | H | HH | Z |
| 6 | HH | HH | HH | HH | HH | HH | L | HH | HH |
| 7 | HH | HH | HH | HH | HH | HH | H | HH | HH |
| 8 | HH | HH | HH | HH | HH | L | HH | HH | Z |
| 9 | HH | HH | HH | HH | HH | H | HH | HH | Z |
| 10 | HH | HH | HH | HH | HH | L | HH | HH | HH |
| 11 | HH | HH | HH | HH | HH | H | HH | HH | HH |
| 12 | HH | HH | HH | HH | L | HH | HH | HH | Z |
| 13 | HH | HH | HH | HH | H | HH | HH | HH | Z |
| 14 | HH | HH | HH | HH | L | HH | HH | HH | HH |
| 15 | HH | HH | HH | HH | H | HH | HH | HH | HH |
| 16 | HH | HH | HH | L | HH | HH | HH | HH | Z |
| 17 | HH | HH | HH | H | HH | HH | HH | HH | Z |
| 18 | HH | HH | HH | L | HH | HH | HH | HH | HH |
| 19 | HH | HH | HH | H | HH | HH | HH | HH | HH |
| 20 | HH | HH | L | HH | HH | HH | HH | HH | Z |
| 21 | HH | HH | H | HH | HH | HH. | HH | HH | Z |
| 22 | HH | HH | L | HH | HH | HH | HH | HH | HH |
| 23 | HH | HH | H | HH | HH | HH | HH | HH | HH |
| 24 | HH | L | HH | HH | HH | HH | HH | HH | R |
| 25 | HH | H | HH | HH | HH | HH | HH | HH | R |
| 26 | HH | L | HH | HH | HH | HH | HH | HH | HH |
| 27 | HH | H | HH | HH | HH | HH | HH | HH | HH |
| 28 | L | HH | HH | HH | HH | HH | HH | HH | 2 |
| 29 | H | HH | HH | HH | HH | HH | HH | HH | Z |
| 30 | L | HH | HH | HH | HH | HH | HH | HH | HH |
| 31 | H | HH | HH | HH | HH | HH | HH | HH | HH |

Table 2-4. Product Line Select

|  | Pin Identification |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{O}_{3}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{0}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ |
| 0,32 | Z | Z | Z | HH | Z | Z | Z |
| 1,33 | z | z | Z | HH | z | Z | HH |
| 2,34 | z | z | z | HH | z | HH | Z |
| 3,35 | z | z | z | HH | Z | HH | HH |
| 4,36 | Z | Z | Z | HH | HH | Z | Z |
| 5,37 | Z | z | Z | HH | HH | Z | HH |
| 6,38 | Z | z | Z | HH | HH | HH | Z |
| 7,39 | Z | z | z | HH | HH | HH | HH |
| 8,40 | Z | Z | HH | Z | Z | Z | Z |
| 9,41 | z | Z | HH | z | z | Z | HH |
| 10,42 | Z | z | HH | z | z | HH | Z |
| 11,43 | Z | Z | HH | z | Z | HH | HH |
| 12,44 | z | z | HH | z | HH | Z | Z |
| 13,45 | Z | z | HH | z | HH | Z | HH |
| 14,46 | Z | Z | HH | Z | HH | HH | Z |
| 15,47 | z | z | HH | Z | HH | HH | HH |
| 16,48 | Z | HH | Z | Z | Z | Z | Z |
| 17,49 | Z | HH | z | z | Z | Z | HH |
| 18,50 | Z | HH | Z | Z | Z | HH | Z |
| 19,51 | Z | HH | z | Z | Z | HH | HH |
| 20,52 | Z | HH | Z | Z | HH | Z | Z |
| 21,53 | Z | HH | Z | Z | HH | Z | HH |
| 22,54 | Z | HH | z | Z | HH | HH | Z |
| 23,55 | Z | HH | Z | Z | HH | HH | HH |
| 24,56 | HH | Z | z | Z | Z | Z | Z |
| 25,57 | HH | z | z | Z | Z | Z | HH |
| 26,58 | HH | z | z | Z | Z | HH | Z |
| 27,59 | HH | Z | Z | Z | Z | HH | HH |
| 28,60 | HH | z | z | Z | HH | Z | Z |
| 29,61 | HH | z | z | Z | HH | Z | HH |
| 30,62 | HH | Z | z | Z | HH | HH | Z |
| 31,63 | HH | Z | z | Z | HH | HH | HH |



FIGURE 2.2. Pin Identification


FIGURE 2-3. Programming Waveforms

National Semiconductor

## Programmable Array Logic Series 24

## General Description

The PAL® Series 24 family compliments the PAL Series 20 family by providing two additional inputs and two additional outputs, allowing more complex functions in a single package. This new family is made feasible by the new 300 Mil-wide, 24 -pin package.
In addition to providing more logic functions per chip, 24 pins allow for many natural functions which were previously unavailable in 20 -pin packages. Examples include:

- 8-bit parallel-in parallel-out counters
- 8-bit parallel-in parallel-out shift registers
- 16-Line-to-1-Line Multiplexers
- Dual 8-Line-to-1-Line Multiplexers
- Quad 4-Line-to-1-Line Multiplexers

These natural functions provide twice the density of traditional 16-pin packages.
The PAL family utilizes an advanced Schottky TTL process and the Bipolar PROM fusible link technology to provide user programmable logic for replacing conventional SSI/MSI gates and flip-flops at reduced chip count.
The family lets the systems engineer "design his own chip" by blowing fusible links to configure AND and OR gates to perform his desired logic function. Complex interconnections which previously required timeconsuming layout are thus "lifted" from PC board etch and placed on silicon where they can be easily modified during prototype check-out or production. This often simplifies not only the PC board layout, but also the board itself.
The PAL transfer function is the familiar sum of products. Like the PROM, the PAL has a single array of fusible links. Unlike the PROM, the PAL is a programmable AND array driving a fixed OR array (the PROM is a fixed AND array driving a programmable OR array). In addition the PAL provides these options:

- Variable input/output pin ratio
- Programmable three-state outpuis
- Registers with feedback

Unused inputs are tied directly to $\mathrm{V}_{\mathrm{CC}}$ or GND. Product terms with all fuses blown assume the logical high state, and product terms connected to both true and complement of any single input assume the logical low state. Registers consist of D type flip-flops which are loaded on the low to high transition of the clock. PAL Logic Diagrams are shown with all fuses blown, enabling the designer use of the diagrams as coding sheets.
The entire PAL family is programmed on inexpensive conventional PROM programmers with appropriate personality cards and socket adapters. Once the PAL is programmed and verified, two additional fuses may be blown to defeat verification. This feature gives the user a proprietary circuit which is very difficult to copy.

## Features

- Programmable replacement for conventional TTL logic.
- Reduces IC inventories substantially and simplifies their control.
- Reduces chip count by 5 to 1, typically.
- Expedites and simplifies prototyping and board layout.
- Saves space with 300 Mil -wide, 24-pin DIP packages.
- Programmed on standard PROM programmers.
- Programmable three-state outputs.
- Last fuse reduces possibility of copying by competitors.

PAL is a registered trademark of and used under license with Monolithic Memories, Inc.

## Table 2-5. Part Types

| Part <br> Number | Description |  |
| :--- | :--- | :--- |
| DMPAL12L10 | DECA | 12 Input AND-OR-INVERT Gate Array |
| DMPAL14L8 | OCTAL | 14 Input AND-OR-INVERT Gate Array |
| DMPAL16L6 | HEX | 16 Input AND-OR-INVERT Gate Array |
| DMPAL18L4 | QUAD | 18 input AND-OR-INVERT Gate Array |
| DMPAL20L10 | DECA | 20 Input AND-OR-Invert Gate Array |
| DMPAL20X10 | DECA | 20 Input Registered AND-OR-XOR Gate Array |
| DMPAL20X8 | OCTAL | 20 Input Registered AND-OR-XOR Gate Array |
| DMPAL20X4 | QUAD | 20 Input Registered AND-OR-XOR Gate Array |
| DMPAL20L2 | DUAL | 20 Input AND-OR-INVERT Array |
| DMPAL20C1 | SINGLE 20 Input AND-OR-INVERT Array |  |

# Absolute Maximum Ratings 

Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ Input Voltage<br>Off-state Output Voltage<br>Storage Temperature Operating

## Programming

12 V
$12 \mathrm{~V}^{*}$
12 V
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

## Operating Conditions

| Symbol | Parameter | Military |  |  | Commercial |  |  | Uniit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $V_{C C}$ | Supply Voltage | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Free-air Temperature |  |  |  | 0 |  | 75 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{C}}$ | Operating Case Temperature | -55 |  | 125 |  |  |  | ${ }^{\circ} \mathrm{C}$ |

Electrical Characteristics Over Operating Conditions

$\dagger \quad \mathrm{I} / \mathrm{O}$ pin leakage is the worst case of $\mathrm{I}_{\mathrm{OZX}}$ or $\mathrm{I}_{\mathrm{IX}}$, e.g. $\mathrm{I}_{\mathrm{IL}}$ and $\mathrm{I}_{\mathrm{OZH}}$.

* Pins 1 and 13 may be raised to 22 V max.
* Only one output shorted at a time.

Switching Characteristics Over Operating Conditions

| Symbol | Parameter |  | Test Conditions R1, R2 | Military |  |  | Commercial |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $t_{\text {PD }}$ | Input or Feedback to Output |  |  | $\begin{aligned} & 20 \mathrm{~L} 10,20 \times 10 \\ & 20 \times 8,20 \times 4 \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | 35 | 60 |  | 35 | 50 | ns |
| $t_{\text {PD }}$ | Input or Feedback to Output |  | $\begin{aligned} & \text { 12L10, 14L8, 16L6 } \\ & \text { 18L4, 20L2, 20C1 } \\ & C_{L}=50 \mathrm{pF} \end{aligned}$ |  | 25 | 45 |  | 25 | 40 | ns |
| $\mathrm{t}_{\text {CLK }}$ | Clock to Output or Feedback |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 20 | 40 |  | 20 | 30 | ns |
| $\mathrm{t}_{\mathrm{PZX}}$ | Pin 13 to Output Enable |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 20 | 45 |  | 20 | 35 | ns |
| $t_{\text {PXZ }}$ | Pin 13 to Output Disable |  | $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |  | 20 | 45 |  | 20 | 35 | ns |
| $t_{\text {PZX }}$ | Input to Output Enable |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 35 | 55 |  | 35 | 45 | ns |
| $t_{\text {PXZ }}$ | Input to Output Disable |  | $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |  | 35 | 55 |  | 35 | 45 | ns |
| $t_{W}$ | Width of Clock | Low |  | 30 |  |  | 25 |  |  | ns |
|  |  | High | . | 40 |  |  | 35 |  |  | ns |
| $\mathrm{t}_{\text {SU }}$ | Set-Up Time from Input or Feedback |  |  | 60 |  |  | 50 |  |  | ns |
| $t_{\text {h }}$ | Hold Time |  |  | 0 | -15 |  | 0 | -15 |  | ns |
| $f_{\text {MAX }}$ | Maximum Frequency |  | . | 10.0 |  |  | 12.5 |  |  | MHz |

## Test Load



## Test Waveforms

## Set-Up and Hold



Propagation Delay


Note A: $C_{L}$ includes probe and jig capacitance.
Note B: $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$.
Note C: In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
Note D: All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR}=1 \mathrm{MHz}, \mathrm{Z}$ OUT $=50 \Omega$.

Schematic of Inputs and Outputs


Pulse Width


Enable and Disable


## Programming

PAL fuses are programmed using a low-voltage linearselect procedure which is common to all PAL types. The array is divided into two groups, products 0 thru 39 and products 40 thru 79 , for which pin identifications are shown in Pin Configurations below. To program a particular fuse, both an input line and a product line are selected according to the following procedure:

Step 1 Raise Output Disable, OD, to $\mathrm{V}_{\mathrm{IHH}}$.
Step 2 Select an input line by specifying $I_{0}, I_{1}, I_{2}, I_{3}, I_{4}, I_{5}$, $I_{6}, I_{7}, I_{8}, I_{9}$ and $L / R$ as shown in Table 2-6.
Step 3 Select a product line by specifying $A_{0}$ and $A_{1}$ one-of-four select as shown in Table 2-7.
Step 4 Raise $\mathrm{V}_{\mathrm{CC}}$ (pin 24) to $\mathrm{V}_{\mathrm{IHH}}$.
Step 5 Program the fuse by pulsing the output pins, O, of the selected product group to $\mathrm{V}_{\mathrm{IHH}}$ as shown in Programming Waveform.

Step 6 Lower $\mathrm{V}_{\mathrm{Cc}}$ (pin 24) to 6.0 V .
Step 7 Pulse the CLOCK pin and verify the output pin, O, to be Low for active Low PAL types or High for active High PAL types.
Step 8 Lower $V_{C c}$ (pin 24) to 4.5 V and repeat Step 7.
Step 9 Should the output not verify, repeat steps 1 thru 8 up to five (5) times.
This procedure is repeated for all fuses to be blown (see Programming Waveforms).

To prevent further verification, two last fuses may be blown by raising pin 1 and pin 13 to 18.5 volts with $\mathrm{V}_{\mathrm{CC}}$ at 6.0 volts.

## Voltage Legend

$\mathrm{L}=$ Low Level Input Voltage, $\mathrm{V}_{\mathrm{IL}}$
$H=$ High Level Input Voltage, $\mathrm{V}_{1 H}$

HH = High Level Program Voltage, $\mathrm{V}_{\mathrm{HH}}$
Z $=$ High Impedance (e.g. $10 \mathrm{k} \Omega$ to 5.0 V )

Table 2-6. Input Line Select


Table 2-7. Product Line Select

| Product Line Number | Pin Identification |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{O}_{4}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{0}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ |
| 0, 40 | Z | Z | Z | Z | HH | Z | Z | Z |
| 1,41 | Z | Z | Z | Z | HH | Z | Z | HH |
| 2, 42 | Z | Z | Z | Z | HH | Z | HH | Z |
| 3, 43 | z | z | Z | Z | HH | Z | HH | HH |
| 8,48 | z | z | Z | HH | z | z | z | Z |
| 9, 49 | Z | z | Z | HH | z | z | Z | HH |
| 10, 50 | Z | Z | Z | HH | Z | z | HH | Z |
| 11, 51 | z | z | Z | HH | z | Z | HH | HH |
| 16, 56 | Z | Z | HH | Z | Z | Z | Z | Z |
| 17, 57 | z | z | HH | z | Z | Z | Z | HH |
| 18, 58 | Z | Z | HH | Z | Z | Z | HH | Z |
| 19, 59 | Z | Z | HH | z | z | z | HH | HH |
| 24, 64 | Z | HH | Z | Z | Z | z | Z | Z |
| 25, 65 | Z | HH | Z | Z | Z | Z | Z | HH |
| 26, 66 | Z | HH | Z | Z | Z | z | HH | Z |
| 27, 67 | Z | HH | Z | z | Z | Z | HH | HH |
| 32, 72 | HH | Z | z | Z | Z | z | z | Z |
| 33, 73 | HH | Z | Z | Z | Z | Z | Z | HH |
| 34, 74 | HH | z | Z | Z | z | Z | HH | Z |
| 35, 75 | HH | Z | Z | Z | Z | Z | HH | HH |
| 36, 76 | HH | z | z | z | z | HH | Z | Z |
| 37, 77 | HH | Z | Z | Z | Z | HH | Z | HH |
| 38, 78 | HH | Z | Z | Z | z | HH | HH | Z |
| 39, 79 | HH | Z | Z | Z | Z | HH | HH | HH |

## Pin Configurations



## Programming Parameters $T_{A}=25^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\mathrm{IHH}}$ | Program-level Input Voltage |  | 11.5 | 11.75 | 12.0 | V |
| $\mathrm{I}_{\mathbf{H H}}$ | Program-level Input Current | Output Program Pulse |  |  | 50 | mA |
|  |  | OD, UR |  |  | 50 |  |
|  |  | All Other Inputs |  |  | 5 |  |
| $\mathrm{l}_{\mathrm{CCH}}$ | Program Supply Current |  |  |  | 400 | mA |
| $\mathrm{T}_{\mathrm{p}}$ | Program Pulse Width |  | 10 |  | 50 | $\mu \mathrm{S}$ |
| $t_{D}$ | Delay Time |  | 100 |  |  | ns |
| $t_{\text {dV }}$ | Delay Time to Verify |  | 100 |  |  | $\mu \mathrm{S}$ |
|  | Program Pulse Duty Cycle |  |  |  | 25 | \% |
| $V_{P}$ | Verify-Protect input Voltage $5.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.0 \mathrm{~V}$ |  | 18 | 18.5 | 19 | V |
| Ip | Verify-Protect Input Current |  |  |  | 400 | mA |
| $\mathrm{T}_{\mathrm{PP}}$ | Verify-Protect Pulse Width |  | 20 |  | 50 | ms |

## Programming Waveforms



## Programmable Logic

## PAL Design <br> Selecting the Right PAL

PAL part types come in small, medium, and large sizes, offering a wide range of complexities. The small PALs are also referred to as combinational because they just do logic functions. Four of these small PALs have ac-tive-high outputs (the " H " series), and four have active-low outputs (the " $L$ " series), with a variety of input/output pin ratios. The one small PAL left over is the 16C1, which has complementary outputs. The small PAL types can replace random SSI gate functions at about a 4-to-1 chip-count reduction. This group is designed to provide low-power Schottky (LS) fan-out and fan-in characteristics of 8 mA output sink ( ${ }_{\mathrm{OL}}$ ) for totem-pole outputs and 0.25 mA input loading (liL).

The simplest medium PAL, the 16 L 8 , is logically the same as the 10L8, with six added inputs that are shared with output pins. The 16 in its type number thus refers to the number of input variables to its AND matrix. Its unique logic is shown in Figure 3-2. Its TRI-STATE ${ }^{\oplus}$ outputs are controlled by lines from the AND matrix, so can be acted upon by input variables. These pins therefore serve as I/O in a bus-oriented environment.

Other medium PALs are the $R$ (Register) devices. Figure $3-3$ is a simplified diagram showing the logic embodied in the $R$ series. The unique feature of the Register PAL is the D-type register element following each OR gate. A common clock input latches data into all register elements simultaneously on the rising edge of the clock pulse. The register outputs are connected to TRI-STATE buffers, controlled by a common enable input.


FIGURE 3-1. Typical Combinational Logic Application.



FIGURE 3-3. Logic of the R Series PAL®

A significant feature of the register PALs is the register feedback path to the AND matrix. This feedback path allows the PALs to be used in state-machine applications in which the feedback loops are all on-chip. These devices are especially useful in the design of custom registers, shifters, and counters.

The three register PALs are the 16R8, 16R6, and 16R4, which have eight, six, and four register elements, respectively. Each has eight outputs; those not serving the register elements are of the I/O variety, like those on the 16L8, above. Their outputs are bus drivers that will deliver the standard LS output sink of $24 \mathrm{~mA}\left(\mathrm{I}_{\mathrm{OL}}\right)$.

Two members of the PAL family ( $16 \times 4$ and 16A4) are referred to as large PALs. These two devices facilitate the arithmetic functions, add, subtract, greater than, and less than, by means
of the two additional features shown in Figure $3-4$. The sum of the products (OR outputs) is segmented into two, which are then XOR'd to the D flip-flop input. This allows carries from previous operations to be XOR'd with the two variable sums generated by the AND array.

A second feature is the gating of the register feedback path and inputs, forming the terms $I+Q, I+/ Q, I+Q$, and $I I+/ Q$. This provides versatile operations on two variables and facilitates the parallel generation of carries. These two parts also have bus-driver outputs. You can expect "compression ratios" (package count reductions) of up to $12: 1$ by comparison with existing combinations of MSI and discretes. You can also invent new and unique LSI functions with these parts, and implement them without having to spend huge sums on masks or tooling.

PAL Design


FIGURE 3-4. Logic of the Large PAL©

Designing the PAL Once a particular PAL device is selected, it is time to generate the PAL design. This can be done either manually or through the use of a software tool called PALASM ${ }^{\top M}$, described on page 24-41.

The coding conventions adopted to describe PAL programming are described in Figure $3-20$. The arbitrary circuit of Figure $3-21$ is used as a design example for selecting and
coding a PAL. Since no registers are called for, the device to implement this function may be selected from among the H, L, and C types. Since the lower part of the diagram displays AND-OR-INVERT functions, the $L$ series is most likely.


FIGURE 3-20. Coding Conventions.


FIGURE 3-21. Design Example, Logic Diagram.

The next step: the number of inputs (10) and the number of outputs (6) indicates that a 10L8, 12L6, or 16 LB could accommodate the entire circuit. Since the 10L8 and 12L6 are "small" PALs and hence less costly than the 16 L 8 "medium" device, the choice should be made between these two if possible. A review of the 10L8's logic diagram shows that all of its NOR gates are two-input gates, and the design example requires a three-input gate. On the other hand, the 12 L 6 has two 4 -input gates which will accommodate the three-input requirement. It, therefore, is selected. Having chosen an inverting type of PAL, you apply DeMorgan's theorem to handle the inversion at the NOR gates feeding all of its outputs. Demorgan's theorem can be used to convert any logic form to the AND-OR/AND-NOR PAL format. This has been done in the equations below; the PAL ANDNOR format shown on the right.

$$
\begin{aligned}
& O_{1}=I_{1} \quad \cong \quad 1 O_{1}=I_{1}(1) \\
& O_{2}=I_{1} \cdot I_{2} \quad \cong \quad 1 O_{2}=I_{1}+I_{2}(2) \\
& O_{3}=I_{1}+I_{3} \quad \cong \quad 1 O_{3}=I_{1} \cdot I_{3}(3) \\
& \mathrm{O}_{4}=I\left(I_{3} \cdot I_{4}\right) \quad \cong \quad I O_{4}=I_{3} \cdot I_{4}(4) \\
& O_{5}=I\left(I I_{3} \cdot I_{5} \cdot I_{6}+I_{7}+I_{8} \cdot I_{9}\right) \\
& \text { } \\
& I_{5}=I_{3} \cdot I_{5} \cdot I_{6}+I_{7}+I_{8} \cdot \lg (5) \\
& \mathrm{O}_{6}=/\left(\left.I_{8}{ }^{\bullet}\right|_{\mathrm{a}}+\|\left._{3} \bullet I_{7} \cdot I^{\circ} \cdot\right|_{10}\right) \\
& \cong \\
& I_{6}=I_{8} \cdot I_{9}+I_{3} \cdot I_{7} \cdot I_{9} \cdot I_{10}(6)
\end{aligned}
$$

Assuming that there are no board layout constraints, input $I_{1}$ through $I_{10}$ may be assigned to pins 1 through 11. (Pin 10 is ground.) The only constraint on output pin assignment is that $\mathrm{O}_{5}$ must be assigned to pin 13 or 18 to take advantage of one of the 4 -input NOR gates.
$\mathrm{O}_{1}$ is assigned to pin 18. To make this output the inverse of $I_{1}$, leave input line 2 connected (not blown) to product line 8 and blow all the remaining fuses on that product line. This is indicated by the $X$ on the intersection of input line 2 and product line 8 in Figure 3-24.


$$
O_{2}=T_{1} \cdot I_{2}
$$

FIGURE 3-22. The Logic Diagram and Expression for Output 2.


FIGURE 3-23. The Logic Diagram and Expres. sion for Output 5.

As the other three inputs to NOR gate 1 are not used, they are forced to zero by leaving all fuses intact on product lines 9,10, and 11. (As shown in Figure 3-20, instead of confusing the diagram with many $X s$, the unused inputs are indicated by $X$ s in the small AND symbols at the NOR gate inputs.)

The next output, $\mathrm{O}_{2}$, is the AND function of $\|_{1}$ and $I_{2}$ (Figure 3-22). In the $L$ series, the AND gates cannot be brought to outputs without inversion, but by DeMorgan's theorem, the equivalent function can be constructed by taking the complements of the two inputs, ORing them, and inverting the result. Equation (2), on Page $24-36$ shows the form that can be coded directly into the 12L6. The coding of this expression, using pin 1 and the complement of pin 2 as inputs 1 and 2, respectively, and pin 17 as output 2, is marked with X s on product lines 1 and 2 in Figure 3-24.

Output $\mathrm{O}_{3}$ is the OR of $\mathrm{I}_{1}$ and $\mathrm{I}_{3}$. Again, the output inversion of the $L$ series suggests the double-inversion application of DeMorgan's theorem, as shown in Equation (3). To do this, connect input lines $3\left(I_{1}\right)$ and $5\left(I_{3}\right)$ to product line 24. Since no other input is needed to NOR gate 3, its other input is forced low by leaving all its fuses intact. The $X$ at the unused gate input shows this on the diagram.

Output $\mathrm{O}_{4}$ is the NAND function of $I_{3}$ and $\mathrm{I}_{4}$. This is accomplished by ANDing input line 5 $\left(/ I_{3}\right)$ and input line $8\left(I_{4}\right)$ on product line 32, which produces $/\left(/ I_{3} \bullet I_{4}\right)$ at the output of NOR gate 4, with its unused input tied to 0 (all fuses intact).

Output $\mathrm{O}_{5}$ is generated by ANDing $\|_{3}, I_{5}$, and $I_{6}$ on product line 48 , ANDing $I_{8}$ and $I_{9}$ on line 50 , connecting $l_{7}$ to product line 49 , and leaving unused line 51 grounded. (See Figures 3-23 and 3-24.)

Output $\mathrm{O}_{6}$ is generated by ANDing $\mathrm{I}_{8}$ and $\mathrm{I}_{9}$ on product line 40 and $I_{3}, I_{7}, I_{9}$, and $I_{10}$ on product line 41, which, inverted by NOR gate 5 , results in $/ 0_{6}$. [See Equation (6).]

The coding for a completed PAL design must be transformed into a format more readily interpreted for execution on commercially available PROM programming devices. A form for doing this is shown in Figure $3-25$. The numbers along the top of the figure correspond with the input line numbers that appear across the top of the logic diagram (Figure 3-24). The product term line numbers along the left side of these two illustrations correspond also.

Note that some of the boxes in Figure 3-25 are filled in with Gothic L's. These represent phantom fuses, which are fuse locations not accessible in the given device type but which must be accounted for to provide the programmer with the proper data for verification. For the present, these entries can be ignored. To fill in the remaining boxes, begin with the first $X$ marked on the logic diagram, Figure 3-24. It is located at the intersection of input line 2 and product term 8 . Since this is an intact fuse, an $L$ (for Low) is entered in the corresponding box of Figure 3-25, as detailed below.


FIGURE 3-24. Logic Diagram of the National Type 12L6 PAL®


## NOTE

Script L's ( $\mathcal{L}$ ) are used to differentiate entries being programmed and entries already on the form. In practice, this is not necessary.

Next L's are entered in all of the blank spaces for product term 9 on the form (Fig. 3-25), since this is an unused line, as indicated by the $X$ at the input to the NOR gate for this product term on the logic diagram. Similarly, complete lines of L's are entered for product terms 10 and 11. Every $X$ on the logic diagram must be entered on the PAL programming form as an $L$ or, in the case of the unused gate inputs, as a row of L's. Figure 3-25 is shown with all the necessary L's filled in.

Since all of the remaining fuses are to be blown, H's must be written into the remaining blanks. For clarity, this is not done in Figure $3-25$, but a portion of the completed programming format is shown below.

Once the programming format is complete, the input line and product term numbers can be forgotten. What the format sheet does is translate these into their equivalent hexadecimal input words and outputs, in the form

acceptable by a device that programs $512 \times 4$ PROMs. Thus, to program the example currently under discussion, insert the 12L6 PAL into the socket of a suitably configured programmer and enter the following:

| Word | Output |
| :---: | :---: |
| No. | $\mathrm{O}_{4} \mathrm{O}_{3} \mathrm{O}_{2} \mathrm{O}_{1}$ |
| 0 | H H H L |
| 1 | HHHL |
| 2 | H L L L |
| 3 | L H H L |
| 4 | H. H H L |
| 5 | L H H L |
| 6 | H H H L |
| - |  |
| - | - |
| 1 F | HHHL |
| 20 | L HLL |
| 21 | L L L L |
| 22 | L H L L |
| - |  |
| $\stackrel{\bullet}{\circ}$ |  |
| 1FF | L L L L |

After the PAL is programmed and verified, it must be tested logically in the PAL mode to eliminate defects which cannot be tested at the factory prior to programming.

| WORD | $10^{0} 1{ }^{1}$ |  |  |  |  |  |  |  |  | － | ${ }^{13} 14$ | （15） 116 | $17^{18}$ | 1819 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{0} 24$ |  |  |  |  |  |  |  | ${ }^{\mathrm{H}} \mathrm{H}$ |  |  |  |  |  |  |  |  |  |
| $0^{3} 16$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{array}{ll} \\ 0 & 8 \\ 0 & 8 \\ 0 & 8 \\ 0 & 0\end{array}$ |  |  |  |  |  |  |  |  |  | H |  |  |  |  |  |  |  |
|  |  |  |  |  | 2 A | $2{ }^{28}$ |  | ${ }^{E}$ | ， | ， |  | 36 | 37 |  |  |  |  |
| $0_{0} 25$ | 大2xz |  | － |  |  |  | ＜ 2 | H | Hz | ${ }^{\text {H }}$ |  | ＜ H | $\mathrm{H}^{2}$ | ＜$\times$ | ＜8 | zx |  |
| $0_{3} 17$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0^{0} 9$ | $\underline{8}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | L |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Woro |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{4}{ }^{26}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | y |  | L |  |  |  | 1 | H | \％ | － | ${ }^{\text {H }}$ | L | H |  |  |  |  |
| － |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | 606162 |  | 566 |  | 6 A | 68 |  | $6{ }^{\text {L }}$ |  | 12 |  | L6 | ， |  |  |  |  |
| ${ }_{0}{ }^{27}$ |  |  |  |  |  |  |  |  |  |  |  | L |  |  |  |  |  |
| $\mathrm{O}_{3} 19$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{2} 11$ | 12 |  | $\geq 2$ |  |  |  | 又 | H H |  | $\mathrm{H}^{\mathrm{H}}$ | ， | － | － | c | － |  |  |
|  | $L^{2}$ |  | ${ }^{\text {L }}$ L ${ }^{\text {c }}$ | ${ }^{\text {L }}$ | L ${ }^{\text {L }}$ L | $L_{88}$ | － |  | L | L | L L | L | L L |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{3} 20$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{0} 12$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{0} 0_{1}{ }^{2}$ |  |  | ${ }^{\text {a }}$ |  | AA | ${ }^{\text {AB }}$ | ${ }^{\text {ac ac }}$ | c |  | 81 | 83 | ${ }^{85} 86$ | 硐 |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{array}{ll} \\ & 0_{3} \\ & \\ 0_{2} & 13\end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{0} 0$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| woro |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }_{4}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\left.\begin{array}{lll} 0_{3} & 2 \\ 0_{2} & 14 \end{array} \right\rvert\,$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0,6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {cosen }}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{array}{ll}\mathrm{O}_{3} & 23 \\ 0_{2} & 15\end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Wors |  |  |  |  |  |  |  |  |  | 112 |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  | L | L |  |  |  |
| $0_{3}$ $0_{2}$ 0 |  |  |  |  | H |  |  | H |  | H |  |  |  |  |  |  |  |
| －${ }^{2}$ |  |  |  |  |  |  |  | ${ }_{\text {H }}^{\text {H }}$ |  |  |  |  |  |  |  |  |  |
|  | ${ }^{120} 11^{121122123}$ |  | ${ }^{1266^{12}}$ |  | 129124 | 128 | $2 C^{120}$ | ${ }^{122}$ | ${ }^{2+130}$ | $0{ }^{131} 13213$ | 33134 |  | 1371138 |  |  |  |  |
| $\begin{array}{ll} 0_{4} & 57 \\ 0 & 50 \end{array}$ | LL |  |  |  |  |  |  |  |  |  | \％ |  | L | L |  |  |  |
| － |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| － | $\times 1 \times 1$ |  |  |  |  |  |  |  |  |  |  | 天 |  |  |  |  |  |
| Woro |  |  |  |  |  |  |  |  |  |  |  | 4， 1551156115 | 157115 |  |  |  |  |
| ${ }^{0} 0_{4} 58$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{0_{3}} 50$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| － |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | 16011611621163 | ， 64 | 5 |  | 16 A |  | 6 |  |  | ， | ， | 5 | ， | 硡 |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ［10 | ¢ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0235 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | $0^{1818182183}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD |  |  | 51A610 |  | ${ }^{1} 1 \times A$ | ${ }^{1 a A} 1{ }^{\text {a }}$ | Lactiod | Otia | ， | ， | 迷 | $4{ }^{185}$［186 18 | 187 |  |  |  |  |
| ${ }_{0}{ }^{6} 61$ | L |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{3} 53$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| \％Woro | $1{ }^{100101102}$ |  | ${ }^{126} 110$ |  | IC9， |  | cotico |  | － | O 10 | 23104 | $\underline{05106}$ | 10710 | 明10910 |  | Iocilio |  |
| $0_{6} 62$ | L |  |  |  |  |  |  | L |  |  |  | L L |  |  |  |  |  |
| $0^{1} 54$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD |  |  |  |  | legieal |  | 化碞 | O1Etile | 积 1 | 㖪 1 | ${ }^{15312}$ | 4175 | 1f7 | F81的 |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{array}{ll}0_{3} & 5 \\ 0_{2} & 4 \\ 0\end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | L L L L L | L |  |  |  |  | L | L L | L | L L L | ， |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

FIGURE 3－25．Programming Format Sheet for National Type 12L6 PAL．TM

Executing this sequence programs a Type 12 L 6 PAL to implement the logic function shown in Figure 3-21. Programming format sheets and logic diagrams that show all fuse locations for all 15 of the PAL devices are shown later in this section.

## Phantom Fuses

Phantom fuse locations are those locations where a fuse does not exist. These are revealed as missing outputs, missing product terms, or missing input lines in the logic diagrams, Figures 3-5 through 3-19. PALs with phantom fuse locations appear the same to the programming device as partially programmed $512 \times 4$ PROMs. As the programmer expects to verify all 2048 locations, the PAL programming format must provide the expected pattern for verifying nonexistent fuse nodes. When filling out the programming format, refer to Figure 3-26, the key to phantom fuse locations in the complete logic schematics that follow.

## PALASM TM

Manual PAL coding, while practical for one or two designs, is far too tedious and error-prone for continual use. What is needed is a com-puter-aided design technique that automates the design process to the highest degree possible. One such design aid is a FOR-TRAN-IV-based software package called PALASM. This design aid allows PALs to be
designed by writing logic equations to represent the desired logic function. The output of PALASM is a programming tape that can be used as a data input by most PROM programmers that have PAL personality cards. Its output format can be BHLF, BPNF, or Hexadecimal.

The simplest way to describe PALASM is with a design example. The same arbitrary sample function that is described on the previous pages is "designed" using PALASM in the discussion that follows. The logic diagram is shown in Figure 3-21. Figure 3-27 shows the logic operators recognized by the assembler. Figure $3-28$ is the input to PALASM that is compiled by the program and generates the code for the programming device.

$$
\begin{array}{cl}
= & \text { Equal } \\
:= & \text { Replaced by, following clock } \\
/ & \text { Complement } \\
\star & \text { AND, PRODUCT } \\
+ & \text { OR, SUM } \\
:+: & \text { XOR } \\
: \star: & \text { XNOR } \\
() & \text { Conditional TRI-STATE IF } \\
& \text { statement, arithmetic }
\end{array}
$$

FIGURE 3-27. PALASM Operators

|  | Active High Logic |  | Active Low Logic |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\begin{array}{r} (\mathrm{PAL} 10 \mathrm{H} 8, \\ 14 \mathrm{H} 4, \end{array}$ | EGEND | $\begin{array}{r} \text { (PAL } 10 \mathrm{~L} 8 \\ 14 \mathrm{~L} 4 \end{array}$ | LEGEND |
| 1) Missing Output | $H(P, 1)$ | - | $L(N, O)$ | - |
| 2) Missing product | $\mathrm{L}(\mathrm{N}, \mathrm{O})$ | - | $L(N, O)$ | - |
| 3) Missing input lines | $H(P, 1)$ | - | $H(P, 1)$ | - |

Note 1: Missing product term overrides missing input line.
Note 2: For PAL 16C1, first half of the array (product terms 0-31) acts as active high logic and the second half of the array (product terms $32-63$ ) acts as active low logic device.

FIGURE 3-26. PAL Phantom Fuse Symbology.

The PALASM program is instructed to generate code with which to program the 12L6 by keying the sequence shown in Figure 3-28 into its host computer as follows:

Line 1: At the left margin, the PAL device is specified. For this example, the 12L6 remains the best solution. "PAL DESIGN SPECIFICATION" is entered at the right.

Line 2: A unique pattern number for this PAL design is entered at the left margin on line 2, followed by designer's name and date.

Line 3: The name or description of the device or function is entered. If this runs over one line, Line 4 may be used to complete it.

Line 4: If not used to complete line 3, this line is skipped.

Line 5, 6, and 7: These lines are used for pin assignments. All 20 of the pins on the PAL are assigned symbolic names, usually corresponding to the symbols used on the logic diagram. (Note that GND and $V_{\text {cc }}$ must be included.) Assignment starts at pin 1 and proceeds sequentially, through pin 20. (See Figure 3-24 for sample pinouts.)

Line 8: Beginning on line 8, the logic equations that describe the required functions are written using the symbols defined in lines 5,6 , and 7 , in the format applicable to the PAL selected. For example, the output of the 12L6 is low for the selected product term; therefore, the logic equations must be of the form $10_{x}=f\left(l_{1}, l_{2}, \ldots\right)$. The symbology used must be that shown in Figure 3-27.

Line 1 PAL 12 L 6 PAL Design Specification
Line 2 PAT 1476 Bob Jones 5/10/81
Line 3 PAL Design Example
Line 4
Line $5 \quad I_{1} l_{2} l_{3} I_{4} l_{5} I_{6} I_{7} I_{8} I_{9}$ GND $I_{10} \mathrm{NCO}_{5}$
Line $6 \quad \mathrm{O}_{6} \mathrm{O}_{4} \mathrm{O}_{3} \mathrm{O}_{2} \mathrm{O}_{1} \mathrm{NCV} \mathrm{V}_{\text {cc. }}$
Line 7
Line $8 \quad / O_{1}=I_{1}$
Line $9 \quad / O_{2}=I_{1}+I_{2}$
Line $10 \quad / O_{3}=I_{1} * I_{3}$
Line $11 \quad 1 O_{4}=I_{3}{ }^{*} I_{4}$
Line $12 \quad O_{6}=I_{8} * I_{9}+I_{9}+I_{3} * I_{7} * I_{9}{ }^{*} I_{10}$
Line $13 \quad I_{5}=I_{3}{ }^{*} I_{5}{ }^{*} I_{6}+I_{7}+I_{8}{ }^{*} I_{9}$
Line 14
Line 15 Description
Line 16
Line 17 This program is a design example describing
Line 18 the use of PALASM as a PAL design aid.

An additional design example using PALASM is shown on page 24-46. This is followed by the complete PALASM listing.

FIGURE 3-28. Example of PALASM (TM) Program Input

## PAL Programming Procedure

 generate the logic equations and function table and then, using PALASM, to create bit pattern and compare logic equations with the function table. The third step is to load the bit pattern into a PAL programmer* to program and verify the fuse matrix. The fourth step is functionally testing the PAL with test vectors on a functional tester. The last step, blowing the protect verify fuse, is optional.

[^67]PAL Programmers

| Manufacturer | Basic Equipment | PAL-Modul | Adapters | PAL DesignSoftware Included | Performs Logic Simulation | Storage Media for |  | Programs |  | Blows Security Fuses |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | Bit Pattern | Test <br> Vectors | 20. <br> Pin | 24. <br> Pin |  |
| Data 1/O | Model 17, 19, 29A or 100A | 1427 | $\begin{array}{r} 1428-1 \\ -2 \\ -3 \end{array}$ | no | no | Master PAL | - | yes | no | no |
| Digelec | $\mu \mathrm{P} 803$ | FAM 51 | $20+24$ <br> pin socket | yes | no | Master PAL | - | yes | yes | yes |
| Kontron | EPP 80 or MPP 80S | MOD 21 | $\begin{aligned} & \text { SA } 27+ \\ & \text { SA } 27-1 \end{aligned}$ | no | no | Master PAL | - | yes | yes | yes |
| Prolog | $\begin{aligned} & \text { Progr. } 910 \text { or } \\ & 980 \text { or } \\ & \text { NSC Starplex }{ }^{\text {TM }} \end{aligned}$ | PM9068 | $\begin{array}{r} \mathrm{S} 1 \\ 2 \\ 3 \end{array}$ | no | no | Master PAL | - | yes | no | yes |
| Stag | PPX | PM $202+$ BRAL | $\begin{gathered} \text { AM10H8 } \\ \bullet \\ \bullet \\ \text { AM16C1 } \end{gathered}$ | yes | no | Master PAL | - | yes | no | yes |

All these systems program and verify the PALs in the PROM mode, they do not perform a logıc simulation in the PAL mode 1 . Additional (external) circuitry for logic simulation should be used if PALs go into volume production-otherwise a small percentage of the PALs will show failures when testing the complete PC board! OK for prototype-making.

PAL Development Systems

| Manufacturer | Basic Equipment | PAL-Modul | Adapters | PAL Design. Software Included | $\begin{array}{\|c} \hline \text { Performs } \\ \text { Logic } \\ \text { Simulation } \end{array}$ | Storage Media for |  | Programs |  | Blows Security Fuses |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | Bit Pattern | Test Vectors |  | $\begin{aligned} & 24- \\ & \text { Pin } \end{aligned}$ |  |
| Data 1/O | Model 17, 19, 29A or 100 and any terminal | Logic-Pack | Design ad. and Progr. ad | yes | Yes, automatic or manual generation of test vectors | Master PAL | external | yes | yes | yes |
| Digelec | $\mu \mathrm{P} 803$ | FAM 52 | 20 and 24pin adapter | yes | Yes, automatic or manual generation of test vectors | Master PAL | external | yes | yes | yes |
| Stag | - | ZL 30 | - | yes | Yes, automatic or manual generation of test vectors | Master PAL | external | yes | yes | yes |
| Structured Design | any terminal | SD20/24 | - | yes | Yes, manual generation of test vectors | Master PAL or on w | external or internal tape | yes | yes | no |

All these systems allow software supported PAL design. They perform a fuse-verify in the PROM mode and can do a logic simulation in the PAL mode! All 5 programmers and 4 development systems can be connected with a host computer to run more sophisticated design software and/or for storage use.

## PAL Legend

## Constants

| LOW (L) | NEGATIVE (N) | ZERO (0) | GND | FALSE | $\times$ | $\cdots$ | FUSE NOT BLOWN |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| HIGH (H) | POSITIVE (P) | ONE (1) | $V_{C C}$ | TRUE | - |  |  | FUSE BLOWN |


| Operators | $=$ EQUAL |
| ---: | :--- |
|  | $:=$ REPLACED BY FOLLOWING CLOCK |
|  | $/$ COMPLEMENT |
|  | $\star$ AND, PRODUCT |
|  | + OR, SUM |
|  | $:+:$ XOR |
|  | $: \star:$ XNOR |
|  | $($,$) CONDITIONAL THREE STATE, IF STATEMENT, ARITHMETIC$ |

Equations

| Standard | $Q_{1}=I_{1} \Gamma_{2}+\Gamma_{1} I_{2}$ |
| :--- | :--- |
| PALASM | $O 1=I 1 * / I 2+/ I 1 * I 2$ |

Conventional Symbology


PAL Symbology


## PAL Logic Diagram



## Sample PAL Design Specification



PIN1 PIN2 $\quad 7 \quad 8 \quad 9 \quad 1213141516171819$


FIGURE 3-30. Sample PAL Design Specification.


## Listing 1. PALASM Source Code for 20 Series

FILE: PAL20 FORTRAN A VSC TIME SiARING SERVICES VM/SP RELEASE 2.0

C

| $C$ | $P$ | $A$ | $L$ | $A$ | $S$ | $M$ | 2 | 0 | - |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $C$ |  |  |  |  |  |  |  |  |  |

OUTEUZ: ECHO, SIMULATION, ANO FUSE PATTERN ARE ASSIGNED TO PUP(b). AER AND d ANARY phogramming formars are ASSIGNED TO PUF (6). PdOAPTS AND PALOO140 EKROA MESSAGES ARE ASSIGNEU TO PALOO150


PAAT NUYBER: [HE PAL PART NUMBEA NUST APFEAR PALOOI8'J
IN COLUMN ONE Of LINE ONE. PALOO19O
PALOO200
pIn iLSI: 20 SYMBOLIC PIN NAMES MUST APPEAR PaLOU210
STARTING ON LINE FIVE. PALOU220
PALOOL36
EQUATIONS: Stahting first line after the palo0240
PIN LLST IN THE FOLLUNING FURMS: PALOO250
PALOO260
PAL00<70
PALOO280
PAL00290
PALOO300
palo
PAL00320
PALOO330
pal 00340
all characteas polluning ';' afe paloo 350
IUNOAED UNTIL THE NEXT LINE. PAL00360
PALOO370
PALOO38U
PALOO390
OPERATCGS: ( IN HEEKAFCHY OF EVALUALION) PAL00400
PALOO410
PALOO420
PALOO430
EALOO440
PAL00450
2ALOO460
PALOO470
8ALOU480
PALOO490
PAL00500
Palo0510
PALOO520

FIXEDSYMBOLS
FOR PAL16X4
AND PALIOA4

PAL00540
PALOO550


```
C MAIN PROGRAM
    IMPLICIT INTEGER (A-Z)
    INIEGER IPAL(4),REST(73), PATNUM(00), PI'LLE(80), COMP(80).
    I ISYM ( 8, 20),1BUF(8,20)
    LOGICAL LJLANK,LLEFT,LAND,LOR,LSLASH,LEQUAL,LEIGHT,LKOR, LXNOR,
    l LFIX,LFIRST,LMATCH,LFUSES(32,64),LPHASE(20),LBUF(20),
    2 LPKOD(80),LSAKE,LACT,LOPEGR,LINP,LPRD,LERR,LSAII,LSAOI
    INTEGER BEL
    COMmON LBLANK,LLEFP,LAAC,LOR,LSLASH,LEQUAL,LRIGHT,LXOR,LXNOR
    COMMON /PGE/ IPASE (30, 200)
    common /lfuSES/lruses
    COMHON/LUNIT/ PMS,POE,PEF
    COMMON /ETEST/ IFUNCT,IDESC,IEND
```




```
    2 J/'J'/
    DATA BB/'B'/,CC/'CI/,DD/'D'/,EE/'EI/,FF/'F'/,II/'I'/.JJ/'J'/.
    1 NN/'NM/,00/'OM/,PP/'PM/,RR/'Rリ/,SS/ISM/,TT/'TM/,UU/'U'ノ
    OAZA BEL/ZO7000000%/
C
    ASSIGMxEST OF DATA SET REFERENCES
    RPO - PAL DESIGN SPECIFICATION (INPUT)
    ROC - OPERETION CODE (INPOT)
    POF - EChO, PINUUT, IESI, AND PLOT (OUTPUT)
    PDF - HEX AMD BINARY FORMAT PROGRAM TAPES (OUTPUT)
    PMS - PROMPRS AND ERROR MESSAGES (OUTPUT)
    WRITE (6,3)
    3 FOBMat(/,' palasm version 1.5')
    HRITE(6,1)
    1 FORMAT(/,' nHAT IS THE LOGICAL UNIT NUMBER FOK OUTPUT(6)?: ')
    READ(5,2) LUN
    2 Foamat(I4)
    RPD=1
    ROC=S
    POF=6
    PDF=6
    PMS =10
    IFUNCT=0
    IDESC=0
C INIIIALILE LSAAE AND lACT to falSE (ACTIVE AIGH/LOW ERROR)
    LSAME=.FALSE.
    LACT=.FALSE.
C INITIALILOC LOPERA TU EALSE (OUTPUT PIN ERROR)
    LOPERR=.FALSE.
C INITIALIZE LINP TO FALSE (INPUT PIN ERROR)
    LIHP=.FALSE.
C INITIALIZE LPRD TO FALSE (PRODUCI LINE ERRUR)
    LPRD=,FALSE.
C READ IN FIRST 4 LINES OE THE PAL DESIGN SPECIFICARION
    READ(RPD,10) IPAL,INOAI,IOT,INOO, REST,PATNUM,TITLE,COMP
    10 FORMAT(4A1,A1,A1,A1,73A1,/,80A1,/,80A1,/,80A1)
C READ IN PIN LIST (LINE 5) THROUGH THE END OF THE zAL DESIGN
C
    SPECIFICATION
```

PALO1110
PALOI120
paloliso
Palo 1140
PALOI150
PALO1160
PALO1170
PALOI18C
PALO1190
PALO1200
PALO 1210
palol220
PALOI230
PALO $1240^{\circ}$
PALO1250
palol260
PALO1270
Palol200
PALO1290
PALO1300
palol310
palol 1320
PALOI 330
PALOI 340
PALOI350
palo 1360
PALO1370
PALO1380
PALOI390
palol400
PALO1410
PALO1420
PALO1430
pALO1440
PALO1450
PALO1460
palo 1470
PALOI400
PALO1490
PALOISOU
palolsto
PALO1520
PALOI530
PALO1540
palo 1550
PALO 1560
PALO 1570
palol580
palo 1590
PALOI600
palo 1610
PALO1620
palo1630
PALO1640
PALO1650

DO $15 \mathrm{~J}=1,200$ EALOL660

11 PutMat（dUA1）
C Chëck fur ffuncifun rablé add save dis line numaza


LPAGE $(4, \mathcal{J})$ ．EQ，CC．ANU．IPAGE $(5, J)$ ．EQ．TT．AND．



Check fun＇descerelion＇ane save tis line numder






15 CONTINCB
sare the lát liak numbef of zié pal design specificalion
16 IEND＝J－1

iL $Z=1 L+1$
C Paint ernor messaid foa invalio pal pant type
If（ITYRE．NE．O）GO TO 17
WKITE（PAS，IG）LEAL，INOAI，IUT，INOO

sive
GE： 20 PLA NAMES
17 LO $20 \mathrm{~J}=1,20$
20 CALL GETSYM（LYBASE，ISYM，J，IC，IL，LFIA）
IF（．MOT．（LEQUAL．UH．LLEFT．OA．LANO．OK．LOK．OA．LKIGHT））GO TO 24 wilte（xMj， 2 3）
23 furmar（／，＇basitian＜u pin names in pin list＇） ふごき
24 ILE＝IL
C
BYPASS FUSE PLUX GSAEBBLY LF HAL（H IN CULUMN I，LINE 1）
1F（ iPAL（1）．EQ．H ）GJ fo 108
25 Call Gersym（lbue，ióuf，I，IC，IL，iffa）
28 If（．NOT．LEQUAL） 30 TO 2 b
counr＝u
ILL＝IL
CALL GATCH（IMATCH，IBUF，IJYM）
IF（MATCH．EQ．U）GO IJ 100
IPAD＝IMATCit
c
cifec ror valiu polakity
LSAME $=($（ LPGASO（IAATCH））AND．（ LSUF（I））．OR． （．Nut．lphase（IMATCH））．and．（．NOT．LBUF（1）））
IF（ $\mathcal{I O T}$（EQ．A．ANU．（．NOT．LSAME））LACT＝．TKUE．
IF（（．NOT．（IOT．EQ．H．OK．IOT．EQ．C））．AND．（LSAME））LACT＝．TRUE．
CHECi FOR VALIL UUCZUT PIN
IF（（ITYPE．EQ．I．UK．ITYPE．Eर．S．OR．ITYPE．EE．G）．AND．IOI．NE．A．
1 AND．（IMATCH．LT． 12.0 ．IMATCH．GT．1才））LORERK＝．TKUE．
If（ ITMPE．E\＆．2．ANJ．（IMATCH．LT．13．JE．IMATCH．GT．1る）） LOPERK＝．TRUE．
IF（ITYPE．EQ．3．AND．（IMATCH．LT．14．0A．IMATCH．GT．IT））
palo 167 o
PALO168
PALO1690
palo 1700
palolitu
ealolizo
PALO1730
EALO1740
palul7á
palol760
PALO177U
Paic 1780
PALO1790
PALO130J
PALOIBIC
PALO1820
palolisio
PALOI84．
palula 10
PALO1860
PALO1870
PALO 1880
PALO1890
PALO1900
PALOI910
PALO192U
PALO1930
PALO1940
PALU1950
PALO1960
PALO 1970
PALO1980
PALO1990
PALO2000
PALO2010
PALO2020
PALO2030
PALO2040
PALO2050
palo 2060
palo207u
PALO2080
PALO2090
Paloz 100
PALO2110
PALO2120
PALO2130
PALO2140
PALO215 J
PALO2160
PALO2170
PALO2180
PALO2190
PALO2200
file: pal2o fortean a nsc time sharing services va/sprelease 2.0

1

1
$c$
c


PALO2210
PALO2220
palo 2230
PALO2240
PALO2250
PALO2260
PALO2270
PALO2280
palo 2290
palo 2300 PALO2310 PALO2320 PALO2330 PALO2340 PALO2350 PAL02360 PALO2370 PALO2380 PALO2390 rALO 2400 PALO2410 PALO2420 PALO 2430 PALO2440 PALO2450 PALO2460 PALO2470 palo 2480 PALO249U PALO2500 PALO2510 PALO2520 PALO2530 PALO2540 PALO2550 PALO2560 PALO2570 PALO2580 PALO2590 PALO2600 PALO2610 PALO2620 palo 0630 PALO2640 PALO2650 palo 0660 PALO2670 PALO2680 palo 0690 PALO2700 PaLOZ71U
PALO2720
PALO2730
PALO2740
PALO2750

```
    IF(ILMRU'I.WE.j) GU TO bu
    Iblun = IBiUN- - 
    lfuSES(ILNPJr,ir*̃OD) = false.
```



```
                                LPスUN,IUP,iBLUN,IPC(2K)
    Gu To oú
    CALL EIKSyM(LUUZ,IBUF,IC,IL,LEIKSA,LfUSES,IBLON,
                            [^\hbar0), LfIX)
    iF(LANO) UO IO J
        LE(.NOT.LHEGA:) GO ro ou
            CALL iNC&(IL,IL,LFIX)
            LF(.Nur.lę̉jaL) GO TO b́o
            if( .XUR.(LUK.UK.LEzUNL) ) ju 50 74
            CONPINUE
                ILL=iL
```



```
                If(LLEE゙「.OK.LEQJAL) GU TO <o
```



```
C PRINT AN ERROA YESSASE IE UNRECOGMILADLEZ SYyBOL
            ILEスR=「LL+4
```





```
    lu1 fuamat(/,' ERRUA SYABUL = ',GAI,' IN LiNE wUMBER ',[3,
    l /,' ',jual)
C PRINM AS ERHO& GESSASE FOR ACTIVE HLGH/LON PART
            IF( (LACCl).AND.( LSAME).ANO.(.NOT.LOPERR) )
    | NAITE(PMS, 1) j) IEAL,INOAI, LUT,INOU
    103 fORMar(' OURPUE AUSZ BE INVE3TED SINCE ',4AI,AI,AI,AI,
    1 ' is as aCTIVE LOW JEVICE')
            Lf( (LaCZ).AND.(.NUT.LSAME).&ND.(.NOT.LOPERE) )
            1. WHIEE{PMS,\J9) IPAL,INOKI,IOT,INOU
```



```
            1 , iS in acIIVE HIGA vEVICE')
```



```
            IF( (LOPEKR).AND.EMARCL.AE.U)
                WN[IE(PAS, lJל) IMATCA,IPAL, LNONI,IUT, INOO
    luS fowmaz(' taij pin suabeia ',il,' IS as invalio output pis',
            | ' EUK ',听1,A1,A1,a1)
```





```
    | U GOR 1,4a1,A1,A1,A1)
```



```
116 5LERR=:LL+4
    IF(LPAD) wPIIE(PMS,|Oj)
    | (ISY:A (I,IERD), I= 1, d), IPKN, iLENR,(IPAGE(I,ILL), I= I, &U)
```



```
    | /,' 1INZERM EN LINE NUMBER ',I3,/,' ',OUA1)
    IF( L\mp@code{is.ANS.COUNT.LI.J )}
    | WHITE(PMS,llo) IRYOD,IPAL,IMOAI,IOT,INJJ
```



```
    1 (roz 1,4A1,A1, A1,A1)
    IF( LPRD.ANU.COUNI,NT.a)
    | NRIPR(PMJ,117) EPAL, ENOAI,LOT,INOO
```

palo 2760 PALO277U PAL0 2780 PALO2790 2ALOZ80 2ALO2010 PALO2820 PALO283 PALO2840 PALO285＇ Palo2 060 PALO287年 PALO2880 PALO2890 PALO2500 Palo 2310
yalu 292 u PALO293u EALO2940
PALO2350
PALO2960
PALO297\％
PALO2980
PALU2990
EALO 3000
PALO 3010
palo3020
Palo303
palo． 304 J
PALO 305 V
PALO3060
palo 3070
palo 30 ou
palo 3090
PAL0310U
palo311J
PAL 3120
PALOS130
5ALU314v
2ALOJ150
PAL． 0316 c
PALO3170
PAL03180
PAL03190
PALO3200
PALOJ210
PALU3220
palu 3230
PALO3240
2ALO3250
palú3260
PALO3270
PALO 3280
PALO329U
PALO3300
C

```
    117 FORMAT(' aAXIUM UF ḃ PRODUCT LINES ARE VALID FOR ',4A1,A1,A1,Al,
    1 /,' TOO MANY aINTERMS AaE SPECIfIED IN THIS EQUATION')
        STOP
    102 IF(ITYPE.LE.4) CALL TWEEK(ITYPE,IUT,LFUSES)
    108 WRITE(b,lúb)
    106 FOEMAT(/,' OPERATION CODES:')
        WRITE (6,107)
    107 FORMAT(/,' E=ECHO INPUT O=PINOUT T=SIMULATE P=PLOT B=BEIEF',
        1 /,' H=HEX S=SHORT L=BHLE N=BNPF C=CATALOG Q=QUIT',
        2 /,' F=FAULT TESTING J=JEDEC FONMAT')
        WRITE(6,|lu)
    |lo format(/,' entek CPERation CODE: ')
        READ(ROC,120) IOP
    120 FONMAT(AI)
C CALL IONC2
    IF(POF.NE.G) WRITE(POF,12b)
    125 Fuamat('1')
        IF(IOP,EX.E) CALL ECHO(IPAL,INOAI,IOT,INOO,REST,PATAUM, IITLE,
    I
                                    COM()
        If(IOP.EX.O) CALL PINOUT(IPAL,INUAI,IOT, INOO,TITLE)
        If(IOP.EQ.T) CALL TEST(LPHASE,LBUF,TITLE,IC,IL,ILE,ISYM,IBUF,
                                ITYPE,INOO,LFIA, IPCTR, LERR,ISAF,IPCTRI,
                            .FALSE.o.taLSE.)
C INITIALIZING TAE tOTAL FAULTS. CALLING for SAI/SaO test
        IJAE=0
        IF(IOP.Z̈थ.F) GO TO 200
        IF(IOP.EQ.JJ) CALL ELOTF
    135 If(IOP.E&,P) CALl PLOT(LBUE,IGUF,LfUSES,IPROD,TITLE,.TRUE.,ItYPE,
    1 LPRUD,IOP,IBLOW,IPCTRU)
```



```
    I LPROD,IOP,IBLOW,IPCTZO)
    If(IO@.E&.H) CALL HEX(LFUSZS,H)
    IF(IOP,E<.S).CALL HEX(LFUSES,S)
    IF(IOP.EQ.L) CALL BINK(LFUSES.H,L)
    IF(IOP.EL.N) CALL BINL(LFUSES,P,N)
    IF(IOP.EZ.C) CALL CAT
C CALL IODC4
    IF(IOP.NE.Q) GO TO 108
    STOP
C
    200 IPCTR=0
    CALL TEST(LPHASE,LBUF,TITLE,IC,IL,ILE,ISYM,IBUF,ITYPE,
    | INOO,IFIX,IPCTR,L_RR,ISAF,IPCIRI,.FALSE.,.FALSE.)
        IPCTRO=IPCTR
C LOOPING FOR SAI TEST
            DO 210 IPCTRI=1,IPCTRO
            LSAll=.TKUE.
            CALL TEST(LPGASE,LBUF,TITLE,IC,IL,ILE,ISYM,IbuF,ITYPE,
        I INOO,IFIX,IECCTK,LERR,ISAF,IPCTRI,LSAII,.FALSE.)
    210 CONTINUE
    ISA1=ISAF
C LOOPING FOR SAO TEST
    DO 215 IPCTKI=1, IFCTRO
    LSAOI=.TRUE.
    PALO3310
    PALO3320
    palo3330
PAl03340
PAL03350
PALO3360
PALO3370
PALC3380
pAl03390
pal03400
PALO3410
PALO3420
PALO3430
PAL03440
PALO3450
pALO3460
PALO3470
PALO3480
pALO3490
PALO3500
PAL0.3510
PALO3520
PALO3530
PALO3540
PALO3550
PALO3560
pal03570
    I
                                    LPRUD, IOP,IBLON,IPCTRU) PALO3590
    IF(1ORME,H) CALL HEX(LFUSES,H)
C
C SETtING thE PARAMETERS for SAl/SAO TESTS
pAl03580
PALO3600
PAL03610
PALO3620
PALO3630
PALO3640
PALO3650
2AL33660
PAL03670
PALO3680
PALO3690
PALO3700
PALO3710
PAL03720
PALO3730
PAL03740
PALO3750
pALO3760
PALO3770
PALO3780
PALO3790
pALOS800
PALO3810
pALO3820
PALO3830
PAL03840
PALO3850
```



PALO 386 u 1 INOU，IFIX，IPCTK，LERR，ISAF，EPCZKI，FALSE．，LSACI）
215 CONIINUE
IS 40＝ISAf－ISAI
IFAULT＝（iJAF＊100）／（IRCTRO＊2）
WRIIE（POZ，2 20）ISAI

HRITE（POF，225）ISAU
 hayte（POF，230）IGAULT
 －（J） 135

ESO
C

C ThE FOLLOHING SUBRUUIINE GIVES JEJEC FORNATTED OUYPUZ FOA
C Programming compatibility mitit uata i／O raogrammeas
SUBHOUTIME PlOTE
IMPLICIA IAPEGEB（A－Z̃）
LOGECAL LEUSES（52．04）
INTEGEA iPBUF（32），允ERU，ONZ
INiEGEK iJuM（4），íaja，STX，ETX，IUEC（4），IRT，IINP，J $1, J 2$
INTEGEK IUECIO（4），ESUXV（4），ISUMLC（4），BUFIO（3Z）
COAMON／LUNIT／PKS，POF，PDE
COMMON／IPT／IPT
COMMON／LfuSES／LTUSES
COMMON／SUM／ISUM，ADEC，IPBUF，BUFLO
data zero／ic＇／，ONE／IIノ

STX＝2
ETX＝3
İUK（2）＝
ISUM（4）$=\angle 3 U$
WRITE（PDE，10） 3 TX
10 format（＇＇，di，afote）
DO $300 \mathrm{IPI}=1,64$
DO bO IINP $=1,32$
If（LfUSez（IINP，IPT））ipsui（IINe）＝ONE
IF（．NUL．（LFUSEد（EISP，IPT）））IPBUE（IINP）＝2ERO
bO CONIINUE
IF（LFUSES（1，ipr））GO iv lou
If（．NOT．LFUSES（2，IES））GO TU Z勺心
$100 \operatorname{IDEC}(4)=$ iADS
DO $150 \mathrm{~J}=1,3$
$\mathrm{JI}=5-\mathrm{J}$
$\mathrm{J} 2=4-\mathrm{J}$
$\operatorname{IDEC}(\mathrm{J} 2)=\operatorname{IUEC}(\mathrm{J} 1) / 10$

$\operatorname{IDECLO}(\mathrm{J} 1)=\operatorname{ICONV}(1 \mathrm{DEC}(\mathrm{J} \mathrm{I}))$
150 cuntinue
IDECIO（1）＝ICONV（ILEC（1））
CALL SUMCGA
WRITE（RDE，2U1）IDECIO，ipaUf
201 furmar（＇L＇，4A1，＇＇，J（4A1，＇＇），＇＊＇）
PALO3870
PALO388
PALO3890
EALO3900
Palo3910
PALO392
palC 3930
PALO3940
PALO3950
PALO3960
PALO3970
palo3980
PALO 3990
PALO 4000
PaLC4010 PALO4020
pal04030
PALO4040
PALO4050
PALU406J
PALO407J PALO4080
PALO4090
palo 400
PALOL110
P4LO412C
2ALO4130
2hlo4140
PALO4 150
PALO4160
PALO4 170
palutigu
Palo4190
Palo 4200
PALOU 210
PALO4220
PALO4230 Pal． 04240
PALO4250
PALO4260
PALO4270
PALO4Z8）
PALO4290
PALO4300
EALO431J
PAiO4320
PALO433
PALO4340
PALO4350
PALO4360
PALO4370
PALO4380
PALO439
PALO4400


```
    250 IADR=YADR+32 EALO4410
    300 CONTINUE
        ISUMIO(1)=ICONV(ISUM(2)/16)
        ISUM(2)=MOD(ISUM(2),16)
        ISUMIO(2)=ICONY(ISUM(<))
        ISUMIO(3)=ICONV(ISUM(4)/16)
        ISUST(4)=MOU(ISUM (4), 16)
        ISUMIO(4)=ICONV(ISUM(4))
        WRITE(PDE,400) ETX,ISUMIO
    400 FORGAT('*!,A1,4A1,'#',/)
    RETUHN
    END
C
```



```
C
C This subrourine CalCUlates the sumCheck
    SUBROUTINE SUMCHK
        IMPLICIT INTEGER (A-Z)
        LOGICAL LFUSES(32,64)
        INTEGER IPBUE(32), EUSIO(32)
        INTEGEA ISUA(4), IDEC(4)
        COMMON/IPT/IET
        COMmON /LfuSES/ LfuSES
        COMMON/SUM/ ISUR,IDEC,IPBUF,BUFIO
    DO 50 J=1,32
    IF(LFUSES(J,IPT)) SUFIO(J)=49
    IF(.NOR.LFUSES(J,IFT)) BUFIO(J)=48
    ISUM(4)=ISUM(4) BUFIO(J)
    IF(ISUM(4).GE.256) LSUM(2)={SUN(2)+1
    ISUM(4)=MOD(ISUM (4).256)
    50 CONTINUE
    DO 100 J=1.4
    ISUM(4)=ISUN(4)+IEEC(J)+4 %
    IF(ISUN(4).GE,256) ISUM(2)=ISUM(2)+1
    ISUM (4) =MOD(ISUM (4),256)
    100 continue
    ISUM(4)=ISUM(4)+173
    ISUM(2)={SUM(2)+1
    IF(ISUM(4).GE.256) ISUN(2)=ISUM(2)+1
    ISUM(4)=MOD(ISUN(4),256)
    feturn
    END
```



```
C
C
    Integer functiun ICONv(k)
    IMPLICIT INTEGER (A-Z)
```



```
    DATA I/'8'/,J/'9'/,X/'A'/,L/'B'/,M/'C'/,N/'D'/,O/'E'/,P/'F'/
    IF(K.EQ.O) ICONV=A
    IF(K,EQ,I) ICONV=B
    IF(K, EX.2) ICONV=C
    IF(K.EQ.3) ICONV=U
    IF(K,EQ.4) ICONV=E
    IF(K.EQ.5) ICONV=F
PALO4420
PALO4430
PALO4440
PALO4450
PALO4460
PALO4470
PALO4480
pal04490
PALO4500
PALO4510
PALO4520
PALO4530
PALO454U
PALO4550
PALO456U
pal04570
PALO450J
PAL04590
PAL0460C
PALO4610
PALO4620
PALO4630
PAL04640
PAL04650
PALO4660
PAL04670
PAL04680
PAL04690
PAlO4700
PALO4710
fal04720
PALO4730
PALO4740
PALO4750
PALU4760
PAL.04770
PAL04780
PAL04790
PAL04800
PAL04810
pal04820
PAL04830
PAL04840
PALO4850
PAL0486U
PAL04870
PAL04880
PALO4890
PAL04900
PalO4910
PALO4920
pal04930
PALO4940
PAL04950
```


C
SUBRUUEINZ INIELZ(INOAI, IOI, INOO, ITYPE, LFUSES,IC,IL,IBLON, LFIY,
1
1 LPCTis)
THIS SUBGOUTINE INITLaLiZES VARIABLES AND MATCheS PAL part
C
NUMBEA NITH ITYPE
IMPLICIT INTEGEA (A-L)
LOGICAL LBLANK, LEEF, LAND, LUR, LSLASH, LECUAL, LEIGHT, LXOR, LXNOR,
1 LFIX,LFUJES $(32,64)$
COMMON LJLANK, LLEF「,LANL, LOR, LSLASH, LĚUAL, LRIGHT,LXOR, LXNOK
COMMON/PGE/ IPAGE( 80,200$)$


C INITIALILE LFUSES ARHAY (FUSE ARNAY)
DO $20 \quad J=1,64$
Lu $20 \quad i=1,32$
20 iTUSES $(I, J)=, ~ F A i S E$.
C INLTIALIZE IBLON (NUADEA OF EUSES BLUNA)
I 3LON=
C INITIALILE IPCIR (NUMBER OE PRODUCT TERAS)
IPCTR=0
C INITIALIZE IC AND IL (CULUMM AND LINE POLMTERS)
IC゙= こ
$I L=1$
C INITIALIZ ITYPZ̈ (PAL PART IYEE)
ITYPE=0
ITYPE IS ASJIGNED THE FOLLOWING VALUES FOR THESE PAL TYPES:
アALIUHÉ, PALIOLO ITYPE=1
PAL12H6, PAL12L6 ITYPE=2
PAL14 it, PAL14L4 ITYME=3
PAL1OHL, PAL16L2, PAL16C1
PaL16Lo
PALIGR4, PAL16KO, KAL16R8, PAL16X4, PAL16A4 ITYPE=6
DETEニ̈MNE I「YPL
IE(INOAI.ER.IU)
IF (INOAI.EQ.I2)
IE( INOAI.ËQ.i4)
IE( (IMOAI.EQ.IÓ)
If ( (INOAI.EQ. $\mathrm{L} G$ ).AND. (INOO.Ex.IB) )

IF(.NOI. (IOT.EQ.A.OR.LOT.EQ.L.OK.IOT.E゙Q.C
ITYPE=4
I「YPE=5
ITYPE=1
ITYEE=2
ITYPE $=3$
I IYPE=4
ITYPR=5
PALO4960
PALO4970
PALO4980
PALO4990
PALOS000
PALO5010
PAL05020
PALO5030
PALO5040
-ALO5050
PALC5060
ENO
PALOSO70
PAL05080
PAL05090
PALOS110
PALO5120
PALO5130
PAL05140
PNLJ5150
PALOS160
PALOS 170
PAL05180
PALOS190
PALO5200
PALOS210
PALO 2220
PALO5230
PALO5240
PALO5250
PALO5260
PALO5270
PALO5280
PALO529C
PAL05300
PALO5310
PALO5320
PALO5330
RALO5340
PALOS350
PALOS360
PALOS370
PALO5380
PALO5390
PALOS400
PAL05410
PALO5420
PALO5430
PALO5440
PALO5450
PALOS460
PALO5470
2ALO548C
PALOS490
PALOS50u

$$
\begin{aligned}
& \text { IF (K, Eq. 6) LCONV=G } \\
& \text { IE(K.EQ.7) ICONV=H } \\
& \text { IF (K, EQ,U) ICONV=I } \\
& \text { IF (K.E2.3) LCONV=J } \\
& \text { If(K. } \mathrm{Ex}, 10) I \operatorname{CON} V=x \\
& \text { IF (K.E2.11) } 5 C O N V=L \\
& \text { If(K.Ex. 12) ICONV=M } \\
& \text { IF(K.EQ. Ij)ICONV=A } \\
& \text { If (K.Ex. } 14 \text { ) ICONV=C } \\
& \text { IF (K.Eマ. } 1 \text { ) } \operatorname{ICON}=\mathrm{C} \\
& \text { RETURN }
\end{aligned}
$$

FILE: PAL20 FORIRAN A NSC TIME SHARING SERVICES VM/SP RELEASE 2. O

1 .OR.IOT.EQ.K.OR.IOT.EQ.X.OK.IOT.EQ.A) I ITYPE=O PALOS510
CRLL INCR (IC,IL,LFIX)
RETURN
ENO
C
pal05520
paloss 30
PALO5540

C
SUBROUTINE GETSYM(LPHASE, ISYM,J, IC, IL, LFIX)
C this subroutine gets tie pin name, / if complement logic, and
C THE FOLLOWING OPEKATION SYMBOL IF ANY
InPLICIT INTEGER (a-Z)
Integer ISym $(8,20)$
LOGICAL LBLANK, LLEFT, LAND, LOR, LSLASH, LEQUAL, LiAGHT, LXOR, LXNOR.
1 LEIX, LPHASE(2U)
COMMON LBLANK, LLEFI, LAND,LOR,LSLASH, LEQUAL,LRIGHT,LXOR, LXNOR COMMON /PGE/ IPaGE 80,200 )
data iblank/' $/$
LFIX=. FALSE.
If(. HOT. (LLEFT.OF.LAND.OR.LOR.OR.LEQUAL.OR.LRIGHT) ) GO TO 10
CALL INCR (IC,IL,LFIX)
IF(LLEEZT) GO TO 60
10 LPHASE $(J)=($.NOT.LSLASi $)$
IF(LPHASE(J)) GO ro ib
Call Inca(IC,IL, lifX)
15 DO $\angle 0 \mathrm{I}=1,8$
ISYM $(I, J)=$ IBLANK
DO $30 \quad i=1,7$
LSYM (I, J) =ISYM (I+I,J)
$\operatorname{ISYM}(B, J)=\operatorname{IPAGE}(I C, I L)$
Call INCR(IC, IL, Lfix)
IF (LLEFT.OH.LBLANK.OK.LANO.OR.LOR.OR.LRIGHF.OR.LEQUAL ( RETURN GO TO 25
60 LFIX=.TRUE.
RETURN
END
C

SUBROUTINE INCK(IC,IL,LEIX)
C THIS SUBKOUTINE INCREMENTS COLUMN AND LINE POINTERS
C blanks and chafactexs after ';' áa ignored
IMPLICIT INTEGER (A-Z)
LOGICAL LBLANK, LLEFT, LAND, LOR, LSLASH, LEQUAL, LRIGHT, LXOR, iXNOR,
1 LRIX,LXI
COMKON LBLANK, LLEFT, LAND, LOR, LSLASH,LEQUAL, LRIGHT, LXOR, LXNOR
COMMON /PGE/ IPAGE $(80,200)$
COHMON /LUNIT/ PMS.ROF,PDF

1 ISLASH/'/'/.IEQUAL/'=1/, IRIGHT/')'/, ICOLON/':'/
LBLANK=.FALSE.
LXOR=.FALSE.
LXNOR=.FALSE.
LXI=.FALSE.
LRIGHT=.FALSE.
$10 I C=I C+1$
pal05570
PALOS580
2AL05590
PAL05600
paloj610
palos620
pal05630
PAL05640
PALOS650
Pal. 05660
PAL05670
2AL0568u
pal. 05690
PALO5700
palo5710
PALOS720
palos 730
PAL05740
PALO5750
Pal05760
PAL05770
PALOS780
PALOS790
PAL05800
palo5810
PAL05820
PAL05830
PALOSB40
PALO5850
PAL05860
pal05870
PAL05880
PAL05890
PALOS90U
PAL05910
PALO5920
pal05930
PAL05940
palos950
PAL05960
PAL05970
PAL05980
PAL05990
PAL06000
PAL06010
palo6020
PAL06030
Pal0604J
pal. 06050

```
    IO(IC,LE.79, AND. IPAGE(IC,IL).NE,COMEMT) GO TO 30
    PAL0606O
    IL=IL+I
    IE(IL.LE.2UU) GO IO 20
        WRITE (PMS.15)
    15 FORMAT(/." SOURCEFILE EXCEEOS 200 LINES OR MISSING'.
    I STOP DESCRIEIION OK FUNCTION TABLE KEY WOKD')
    STOP (DESCRIEIION OK FUNCTION TABLE KEY WOKD')
    20 IC=0
    GO TO 10
    30 IF(IPAGE(IC,IL).EQ.ICOLON.AND.(LFIX) , RETURN
    IF(IYAGE(IC,IL).NE.IBLANK) GO TO 31
        LELANK=.THUE.
        GO TO ló
    31 IF( IEAGE(IC,IL).NE.ICOLON) GO FO 32
    IF( (LXOR).OR,(LXNOK) ) GOTUU}3
    LXI=.TRUL.
    GO TU 10
33IF(iXOR) LOR=,TRUE.
    IF(LXNOR) LANJ=,TRUE.
    RETUSN
32IE(.NOL,(LXI,ANU.(IPAGE(IC,IL).EX,IOK,OR,IPAGE(IC,IL).ER.IAND)) )PALOG2GO
    I Gu IO 34
    IF(LGASE(IC,IL).EQ.IOK ) LXOR=.NRUE.
    IF(IQAGE(IC,IL).EX.IAND) LXNUR=.TRUE.
    GO TO 10
    34 LLEFT = (IPAGE(IC,LL).E{̌.ILEFT )
    LAND =( IPAUE(IC,IL).EQ.IAND)
    LO: = (IPAÖE(IC,IL).Ev.LU|, )
    LSLASH=( IPAGE(IC,IL).Ė&.LSLASH)
    LE2UAL=(IFAGE(IC,IL).EQ&IZUUHL)
    LE2UAL=(IFAGE(IC,IL).EQ.IZUUHL)
    RETURN
    END
C
```



```
C
SUdROUTINEシ MATCA(IMATCH,IBUF,ISYA)
PALOOG41U
    PALO6420
C THLS SUBROUTINE FINUS A MATCA UETNEEN THE PIN NAME IN IHE EQUATIONPALOGLJU
```



```
    IMPLICIT INTEGER (&-L)
    INTEGEa IBUF(9,20), ISYM (8,20)
    LOGICAL GMAICH
    DAZAC/'C'/,A/'A'/,R/'K'/, Y/'&'/
    INATCH=U
    DO 20 J=1,20
        LMATCi=.TRUE.
        DO 10 I=1.S
    10 LMATCH=LMATCH.ANO.(IBUF(I,I).Ë己.ISYM(I,J))
    IF(LGATCH) IMATCH=J
    20 CONTINUE
    MAECH CAERY WHICH IS FOUND IN FHEE PALIGA4
    IF( IBUE(3,1),EQ,C.ANS.IRUF(4,1),EQ.A,ANU,IBUE(S,I).EQ.R.AND.
    I IBUF(O,1),EQ,K,AND,IUUF(7,1).EZ.Y) IMATCH=99
    KETURN
    END
    HALO6450
    PALO6460
    PAL06470
PALO6480
PALO6490
PALO6500
PALO6510
PALO6520
PALO6530
PALO6540
PALO6550
C
    *ALO606
    PAL0607v
    PALO608O
    9AL0609:
    PALO6100
    PALO611U
    PALO6120
2ALO513u
PALO614u
PALOG150
PALO616
#ALO617 ט
PALOG18v
PALOG19J
MALOO200
PALO621j
PAL0622j
PALO6230
PALO6240
pALUO250
    GG FO 34 PALOO27U
PAL0B270
PALO628号
PALO6290
    PALO6300
    paL06310
PAL0632u
    PALO6330
    PALO6340
    P PALO635J
PALO636 J
PAL06370
PALOG380
O
PALO6340
C
    PALO6560
    PAL05570
    PALO6580
    PALOG590
    PALO6600
```

FILE: PALZU foatran a nsc TIME SHARING SERVICES VM/SP RELEASE 2.0

```
C PAL06610
```



```
C
    SUBROUTINE IXLATE(IINPUR, IMATCH,LPHASE,LBUF,ITYPE)
    PAL06630
    PAL06640
C THIS SUBROUTINE FINDS A MATCH BETHEEN THEINPUT PIN NUMBEA AND
    PaL06650
    THE INPUT LINE NUMBEK rOR A SPECIFIC PAL. ADD I TO THE INPUT
    line NuMber If ti& pin IS a complement
    IMPLICIT INTEGER (A-Z)
    INTEGER ITABLE (20,6)
    LOGICAL LPEASE(2J), LJUF(<U)
    DATA ITABLE/
    1 3, 1, 5, 9, 13,17,21,25,29,-10,31,-1,-1,-1,-1,-1,-1,-1,-1,-20,
    2 3, 1, 5, 9,13,17,21,25,29,-10,31,27,-1,-1,-1,-1,-1,-1, 7,-20,
    3 3, 1, 5, 9,13,17,21,25,29,-10,31,27,23,-1,-1,-1, -1,11, 7, -20,
    4 3,1,5,9,13,17,21,25,29,-10,31,27,23,19,-1,-1,15,11, 7, -20,
        3,1, 3, 9,13,17,21,25,29,-10,31,-1,27,23,19,1,11, 7,-1,-20,
    -1, 1, 5, 9,13,17,21,25,29,-10,-1,31,27,23,19,15,11, 7, 3,-20/
        IINPUT=0
        IBUBL=0
    If((( LPHASE(IMATCH)).AND.(.NOF.LBUF(1))).OR.
    1 ((.NOT.LPHASE(IMATCH)).ANJ.( LGUY(1)))) IBU&L=1
    If( ITABLEZ(IMATCH, ITYPE).GT.O ) IINPUT=ITABLE(IMATCH, ITYPE) +IBUBL
    RETURN
    EN0
C
C#####################################################################################PAL.06860
C
    SUBROUTINE FIXSYM(LBUF,LbUF,iC,IL,LFIKST,LFUSES,IBLON,IPAOD,LFIX)
    tHIS SUBROUIINE EVALUATES TGE FIXED SYMBOLS FOUND IN THE
        PALIGX4 AND PAL16A4
        IMPLICIT INTEGER (A-Z)
        LOGICAL LSUF(2G), LFUSES(32,04), LFIRST, LMATCH,lfiX
        InTEGER IBUF(8,20),FixXUF(8),TABLE(J,14)
        COMMON /PGE/ IPAGE(80,200)
        DAIA A/'A'/, b/'B'/,ISLASH/'/'/,IOR/'+'/,IBLANK/' '/, IRIGHT/')'/,
                LAND/'m'/,N/'M'/.Q/'Q'/.NO/'U'/,N1/'1'/.N2/'2'/,N3/'3'/,
        ICOLON/':'/.
```







```
    IINPUT=0
    00 <0 I=1,6
        IBUF(I,I)=[BLANK
    20 FIXBUF(I)= IBLANK
    1 CALL INCB(IC,IL,LFIX)
    I=IPAGE(IC,IL)
    IF(I.Ev.IRIGAT) GO TO 40
    IF(I,EQ.NJ) IINPUT=8
    IF(I.EQ.N1) IINPUR=12
    IE(I,EQ.N2) IINPUT=15
    IF(I,EQ.N3) IINPUT=2J
    DO 24 J=1,7
24 IBUF(J,1)=IBUE(J+1,1)
PALO7030
PAL07040
PALO70SO
PAL07060
PALU7070
PAL07080
PALO7090
palo710.
PaLO7110
PALOT120
PALOT130
PALOT140
PALOT150
```

```
FILE: PALZO FOFIRAN A NSC TIME SHARING SERVICES VM/SP RELEASE L.O
```

```
    Isuf(d, l) = I
```



```
    | .UR.(I.EQ.LAND).OR.(I.EQ.ICOLON) ) ) GOTO 21
    DO 30 I=1,4
    30 FIX3UF(I)=FEXBUF(i+1)
    FIXBUF(5)=IPAGE(IC,IL)
    GO TO 21
    40 IMATCH=0
    DO 00 J=1,14
        LMAZ゙C:i=. INUE.
        DO %O 1=1,5
    so LMATCH=LMATCH , AND. ( EIXAUE(I).Ex.TABLE(I,J) )
    <0 IF(LMATCH) IGATCH=J
    IF(IMALC:I, Ex.O) GO RO 100
    IF(.NOT.LFIAST) GO TO 35
        LFIHSI=.FALSE.
        DO g0 I=1,32
                LFUSES(I, LPROD) =.TRUE.
                IBLON = IELON + 1
    3O DO 90 i=1,4
        IE((IMATCit-7).Le.0) 60 T0 yu
        IsumI=LLNPuT+I
        LfuSES(iSUAl,ifRuE)=.FALSE.
        IBLON = [BLOH - I
        14土TCd=IMAICA-s
        f0 IMaTCa=IGATCarIMAACH
        LGUF(1)=. FKU&.
```



```
        I LPROU,IOP,IBLUW,IPCTR)
    100 LFIX=.FALSE.
        CALl INCa(IC,IL,lfIX)
        REIURN
        ENO
C
c
    SUBGOURINE ECHO(IPAL,INOAI,IOT, INOO,REST, FATNUM,TICLE,CUNP)
C this jusRuUTINE pRIMTS THE pAL DESIGN SEECIfication input file
    IMPLICIT INREGER (A-L)
    INGEGEA LPAL(4), RESf(73), BatNuG(66),TITLE(%O), COME(80)
    COMMON /PGE/ [PAGE(BO,<OO)
    COMHON /LUNIT/ PMS,PJF,PEF
    COM,MON/EIEST/ ifUNCP,IDESC,IE|DO
    dara ialank/' 1/
    WrIte(POF,5) IPAL,INOAI,IOT,INOU,REST,PATNUM, IIILE,COMP
```



```
        DO 20 iL=1, IEND
        IC=31
        10 IC=&゙-1
        Ir( IPAGE(IC,IL).Eq.ItLANK,AND.IC.GT.I ) GO TO lu
        wRITE(POF, lj) (IPAGE(I,IL),i=1,iC)
        FURMAT(' ', BOAI)
    conetnue
        aETUAN
    ENu
    pal0770
PAL07160 EALOT17U PALOT18G palU 7190 PALOT200
PALU721U
palo 0220 palot 230 PALOT240 PALOT25C PALOT26G 2ALO7270 PALO7280 pALOT2才0
palot300
PALOT310
PALOT320
PaLOT330
PALO 734 C
PALO1350
PALO1360
PALO 7370
PALOT38
PALO739C
PAL0740U
palo 0410 PALOT420 FALOT43 PALOT440 PALO7450 PALO7460 さALO7470 PALOT480 2ALO7490
```



``` C
SUBGOURINE ECHO（LPAL，iNOAL，IOT，iNOO，REST，FATNUM，TIfLE，CUAP）
PAL07510
PALO 7520
C this jubruutine prints the pal design seecification inpui file
IMPLICIT INEEGER（A－L）
```



```
COMMON／PGE／TPAGE（ 80,200 ）
COMHON／LUNIT／PMS，PJF，PLE
（Enion／EESE／ifunct，IDESC，IEHO
WrITE（POF，5）IPAL，INOAL，IOT，INOU，REST，PATNUM，IITLE，COAP
```



``` DO \(20 \mathrm{iL}=1\) ，IEND
IC＝31
10 IC＝ \(1 C-1\)
```



``` wRITE（POF，lj）（IPAGE（I，IL），i＝1，iC）
furata（＇＇，BCOAI）
15 constnue
aETUBN
PALO 7530
PALOT540
PALO 7550
PALU 7500
PAL07570
PALO7580
PALO \(7590^{\circ}\)
PAL07600
EALOT610
PALO 7620
PAL07630
PaL07640
PALOT65
PALO7660
PALO7670
ENU
07680
PALO7690
PaLOT700
```

 C PALO7730
subroutine cat
C THIS SUBROUTINE PRINTS THE PALASM CATOLOG PAL07740

IMPLICIT INTEGER (A-Z)
COMMON /LUNIT/ PMS,POF, PDF
HaITE(PMS, 10)
 PROGKAMMING OF THE', $/$ ' S $^{\prime}$ SERIES 20 PAL FAMILY. THE',

| 2 |  |
| :--- | :--- |
| 3 | / FULLONING OPTIUNS AKE PROVIDED:', |
| 4 | ECHO (E) | palo 0750

PALO7760
PALOT770
PAL0778U
PaLO 779 u
PALO 7800 PALO7810
//.: ECHO (E) - PRINTS THE PALDESIGN', PALOT820
SPECIEICATIUN',
//,' PINOUT ( 0 ( - PiINTS THE PINOUT OF THEPAL', PALO7830 PALOT840
//' S SMULATE (T) - EXERCISES THE FUNCTION TABLE'.
PALO 7850
VECTORS IN THE LOGIC',/.' PALO7860 EQUATICNS AND GENERATES TEST VECTORS', PALO7870
//, PLOT (P) - PRINTS THE ENTIRE fUSE PLOT')
WRITE (PMS, 20)
20 format (/, 3 3RIEf (B) - PRINTS ONLY the USED PRODUCT LINES'. 1 - OF THE FUSEPLOT',/, RHANTOM'. - fuSES are omettso'.
//, $\quad$ IEX (H) - GENERATES HEX PEOGAAMMING FORMAT' PALO7930
//:' SHORT (S) - GENERATES HEX PROGRAMMING FORMAT',
PALO 7940

| $1 /$. | 3HLE (L) - GENEKATES |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |

//, ${ }^{\prime}$ (ANPE (N) - GENERATES BNPE PROGRAMMING FORMAT'.
//.' Catalog (C) - phints the palasm catalog',
//." रUIT (2) - EXIT PALASM'. YALO79EO
//, JEDEC (Y) - JEUEC FORMAT FOR DATA I/O PROGRAGMER'PALOT990
a //, FAULT (F) - FAULT TESTING ${ }^{\prime}$ (F) palogooo
RETURN
END
Pal. 08010
PAL08020
C
PAL08030

$c$
SUBZOUTINE PINUUT(IPAL, INOAI, IOT, INOO, TITLE)
$C$ this sughoutine prints the pinout of tae pal
IMPLICIT INTEGER (A-Z)
INTEGER LPAL(4), TITLE (80), PIN $(12,20)$, IIN $(7,2)$
COMMON /PGE/ IPAGE (80,200)
COMMON/LUNIT/ EMS,PUF,PCE
DAFA LBLANK/' $1 /$, LSTAR/'*!
DO $10 \mathrm{~J}=1,20$
DO $5 I=1,12$
5 PIN(I,J) =IBLANK
10 continue
15 DO $25 \mathrm{~J}=1,2$ DO $20 \quad \mathrm{I}=1,7$
$20 \operatorname{IIM}(I, J)=$ IBLANK
25 CONTINUE
$\operatorname{IIN}(2,1)=\operatorname{IPAL}(1)$
$\operatorname{IIN}(4,1)=\operatorname{IPAL}(2)$
$\operatorname{IIN}(6,1)=\operatorname{IPAL}(3)$
$\operatorname{IIN}(1,2)=\operatorname{IPAL}(4)$
PALO8050
PALOBC60
PAL08070
PALOB080
PAL08090
PALO8100
zaloz110
PALOB120
PALOB130
PALO8140
PALO8 150
Palos 160
PALOB170
PAL0818u
PAL08190
PALO8200
PALO8210
PALOB220
PALO8230
PALO8240
$\operatorname{IIN}(3,2)=\operatorname{INOAI}$
PALO 250

```
    IIN(5,2)=IOM
    IIN(7,2) = INOO
    J=u
    IL=0
30 IC=0
    IL=IL+1
35 IC=IC+1
40 IF( IC.GT.0U ) 50 TU 30
    If( IPAGE(IC,IL).eq.ighatik) Gu {0 ib
    J=J+1
    IF(J.Gr.20) 60 IO 60
    co 55 [=1,12
        PIS(I,J) =IPAGi.(IC,IL)
        IC=IC+1
        IF(IC.GT.&U) GO IO 40
        IF(IYAGE(IC,IL).EQ.IBLANK) GO TO 4O
55 continue
6O DO 75 J=1,10
        LI=0
05 II=II+I
        If(II.E&.13) GO TO 75
        IF( PiN(II,J).NE,I\DeltaLANK) GU:LU bj
        L=13
        I= i-1
        II=I I-1
        PIN(I,J)=P[N(II,J)
        PIN(iI,J) = IBLaNk
        IF(II,NE.I) GC %O 70
    75 CONTINUE
        WRETE(POF,70) TITLE
    76 Foamar(/,' 1,b0A1)
        WRITE(POF,70) ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,
        I ISTAR,ISTAK,ISTAK,ISTAK,ISIAR,ISTAK,ISTAK,ISTAR,
    2 LSIAR,ISIAR,ISTAR,ISTAR,ISTAK,ISTAR,ISTAK,ISIAR,
    3 ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,ISTAR
```



```
    I /,' ',Idx,A1,13x,A1, |x,A I, 13x,A1)
        JJ=2i
        DO 83 J=1,iv
        WRITE(PUF,OO) ISTAR,ISTAR,ISTAG,ISTAK,ISTAR,ISTAR,ISTAR,ISTAR
30 EJRMAT(1, 1, 15 X,4A1, 29X,4AI)
        WRITE(POF,Ul) (PIN(I,J),I=1,12),ISTAR,J,ISTAR,
    1 (IIN (I, 1),I=1,7), [STAG,JJ,ISTAE,(EIN(I,JJ),I=1,12)
```



```
        HRIAE(POF,O2) ISTAR,ISIAG,ISTAR, ISTAR, ISTAK,ISTAR,ISTAR,ISTAE
        FORMAT(' ',15x,4A1, <9X,4AI)
        migTE(POF,04) ISTai, (IIN(I, 2), I= 1,7), ISTAR
        fORMat(' ', 18x,A1, 1|x,7A1,11x,A|)
        DO *O II=1,2
            vO 35 I=1,7
                        IIN(I,II)=IBLANK
        CONTINUZ
        JJ=JJー1
    CONTINUE
    WRITE(2OF,90) ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,
    sALO&260
    pALO8270
    PALO8280
    palo8290
    2ALOB30'
    PALO8310
    pALOB32C
    PALOB330
    PALOB340
    PALOA350
    PALOd360
    palod370
    palos380
    PALO8390
    PALOO400
    PALO8410
    PALO8420
    PALO8430
    PALOO440
    PALOO450
    EAL08460
    Palu8470
    PALO8480
    PALO8490
    PALOB500
    FAL0Bj10
    PAL08520
    PALO&53C
    palo8540
    PALOd550
    PAL08560
    PALOS570
    PALO&580
    pALOBSyO
    PAL03600
    PALOB610
    pALOO620
    pALOB630
    PAL08640
    PAL0865C
    PALOB66O
    PaL0d670
    pALO8600
    pAL08650
    pAL08700
    PAL08710
    pALOO}72
    PALO8730
    PALOd740
    EALO&750
    palo&760
    pALO&770
    PAL08780
pAL08790
PALO8800
```

flle: palzo fortran a nsc tige sharing services visfr release 2.0

```
                    ISTAR,ISTAE,ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,
                    ISTAK,ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,
                    ISTAR,ISTAR,ISTAK,ISTAR,ISTAR,ISTAR,ISTAR
    30 FORAAT(' ',1甘X,31A1)
        HEIURN
        END
C
```



```
C
        SUBROUTINE FLOT(LBUF, IBUF,LFUSES,IPROD,TITLE,LDUMP,ITYPE,
        I LPROD,IOP,IBLON,IPCTRO)
C thIS taIS SUBROUTINE PRODUCES THE fUSE plot
        IMPLICIT INTEGER (A-Z)
        INTEGER LBUE(8,20),IOUT(64),ISAVE(64,32),TITLE(80)
        LOGICAL LBUF(2U), LFUSES(32.64), LOUMP,LPROD(80)
        COMMON /LUNIT/ PMS,POF,PDF
        DATA LSAVE/2O4U*' '/,IANC/'*'/, LOR/'H'/, KSLASH/'/'/,
        1 IDASH/'-'/, X/'X'/,IBLANK/' '/, P/'P'/, E/'B'/,
        2 MIFANT/'0'/
        IF(LUUMP) GO TO 6U
    If(ISAVE(IPROD,1).NE.IBLANK) BETURN
    IF(LBUE(1) ) GO TO 5
    DO 30 J=1,31
    30 ISAVE(IPROD,J)=ISAVE(IPROD,J+I)
    ISAVE(IPROD, 32) = ISLASH
        5 DO 20 I= 1, %
            IF( LSAVE(IPGOD, 1).NE.IULANK) RETUGM
                If( IBUF(I,1).EQ.IBLANK) GO TO 20
                00 10 J=1,31
                    ISAVE(IPROO,J)=ISAVE(IPROU,J+1)
                ISAVE(IPROD,32)=IBUF(I,1)
                CONTINUE
    If(isave(IPGOD, 1).NE.IBLANK) &ETURN
    40 DO 50 J=1.31
    SO ISAVE(IPROD,J)=ISAVE(IPROD,J+I)
        ISAYE(IPROD,32)= LAND
        RETURN
C PRINT FUSE PLOI
    00 HRITE(POF,62) TITle
    62 FOGMaL(/,' 1.8UAI,//,
    1' 11 1111 1111 2222 2222 2233'./,
    2, 01234567 8901 2345 6789 01234567 8901'./)
    DO 100 I&४PKO=1,57,8
        DO 94 IGPRO=1,G
            IPROD=IBAP&O+IBRKO-1
                IJAVE(IPROD,32)=IBLANK
                0) 70 I=1.32
                        If( ISAVE(IPROD,1).NE.IBLANK) GO TO ?0
                        vo 65 J=1.31
                        ISAVE(IPROD,J) =ISAVE(IPROD,J+I)
                        CONTINUE
                            ISAVE(IPROD, 32) = IBLANK
    70 CONTINUE
        DO 30 I=1,32
                        IOUR(I)=X
```

PAL0881J
PALOB82U
PALOB830
PALO8840
PALOB850
PALO8860 PAL08870

C SUBZOUTINE FLOT(LBUE, IBUF,LFUSES,IPROD,TITLE,LDUMP, ITYPE,
$C$ THIS THIS SUBROUTINE PRODUCES THE FUSE PLOT
IMPLICIT INTEGER (A-Z)
INTEGER LBUE ( 8,20 ), IOUT (64), ISAVE(64, 32), TITLE(80)
LOGLCAL LBUF ( 2 U), LFUSES $(32,64)$, LDUMP,LPROD ( 80 )
COMMON /LUNIT/ PMS,POF,PDE

IDASH/'-'/, X/'X'/,Iblank/' $/$ /, P/'P'/.E/'B'/.
alfant/'0'/
rf(LUUMP) GO TO GU
If(ISAVE(IPROD, 1) ine.IbLANK) BETURN
If (lbue(I) ) GO TO 5
$J=1.3$

ISAVE(IPROD, 32) =ISLASH
5 DO $20 \mathrm{I}=1$, B
If ( LSave (Iprod, i) ine.inlank) retukm
If ( IBUF(I, 1), EQQ.IBLANK) GO TO 20 $0010 \mathrm{~J}=1,31$

ISAVE(IPROD, J) =ISAVE (IPROU, J+1)
ISAVE(IHROD, 32) =IBUF(I, 1) CONTINUE
If(isaye (IPGOD, 1) . Ne. Iblank) return
40 DO $50 \mathrm{~J}=1.31$
SO ISAVE(IPROD,J)=ISAVE(IPROD,J+1)
RETURN
C PRINT FUSE PLOL
00 HRITE (POF,62) TITLE
62 Fokmal (/.' $1,80 \mathrm{Bl}, / /$,
$21012345673901234567890123456789011,1)$
DO
IPROD=IBAPEO+IBRKO-1
13AV(1PROD,32) IBLANK
If ( ISAVE (IPROD, 1) .NE. IBLANK) GO TO ? 0
vo $65 \mathrm{~J}=1.31$ ISAVE (IPROD, J) = ISAVE(IPROD, J + I)
CONTINUE
ISAVE(IPROD, 32) =IBLANK
70 CONTINUE DO $30 \quad I=1,32$

IOUT $(I)=x$

PALO8890 paloz900 paloz910 PAL0892u PALO8930 PALO8940 PALO8950 PALO8960 PALO8970 PaL08980 palos990 PAL09000 PAL09010 PAL09020 PALO9030 PAL09040 PAL09050 PALO9060 paL09070 PAL09080 PAL09090 PALO9100 PALO9110 PALOF120 PALO9130 PALO9140 PALO9 150 PALO916u PALO9170 PALO9180 palo9190 pALO9200 PALOT210 palo9220 PALOS230 PALO 9240 PALO9250 PALO9260 PALO9270 PALO9280 PALO9290 PALO9300
PALO9310
PALO9320
pal. 09330
PALO9340
PALO9350

```
                    IF( LEUSES(I,IRROD) ) IOUT(I)=IDASH PALOJ36U
                    IOUT(1+32)=ISAVE(IPAOU,1) PALOG37U
    * 
                cunrINJE
                If(ITYiE.LE.4) CALL FiATCM(ITYEE,IOUT,IMROD,IBEAO)
                IPEOD=IPKOU-1
                0) ठे J=1,32
                IF( IOC.Ez.S.AND.IOUT(J).EQ.HIFANT) IOUT(J)=ISLANK
    ab
                cuniINGE
```



```
                HRITE(YOR,yO) IPhUO,IOUR
    yO FURMari(' ',iL,0(' ',4A1),' ',32A1)
    94 CuNTINUE
            *aIIE(POF,#5)
                FOHMAT(1X)
    96 FORMAT(1X)
    100 CUNZINUZ
    110 FOGMAE(/,
```


I
j0 FURMnr(' ',iz,o(' ',4Al),' ',32A1)
94 CuNTINUE
PALO9430
PaLO344
PalO745j
pAl09460
PALO9470
PalO94HJ
PALOG490
PalO3500
MALOH5IU
paluyb20

```


```

```
    111 FuRMAT(
```

```
    111 FuRMAT(
        \prime' J : PHANTJA FUSE (L,N,0) O : phanIOM FUSE (H,P,1)'')
        \prime' J : PHANTJA FUSE (L,N,0) O : phanIOM FUSE (H,P,1)'')
        hrite(PUE, 112) Iblon
        hrite(PUE, 112) Iblon
    |\2 FOAGAI(/,' NUMSER UE FUSES DLONN= ',I4)
    |\2 FOAGAI(/,' NUMSER UE FUSES DLONN= ',I4)
        REEUKN
        REEUKN
        ENJ
        ENJ
C
```

```
C
```

```


```

```
C
```

```
C
SUbrOUTIAE HEX(LfUSES,IOR)
SUbrOUTIAE HEX(LfUSES,IOR)
C this subuuuatme ginerates mex phugrammimg formats
C this subuuuatme ginerates mex phugrammimg formats
        IMPLICIT INZEGER (A-L)
```

```
        IMPLICIT INZEGER (A-L)
```

```


```

```
        LOGICAL LEUSES (32,64)
```

```
        LOGICAL LEUSES (32,64)
        INIEGER SOH,STX,ETX,BEL
        INIEGER SOH,STX,ETX,BEL
        CuMmON /LUNIT/ PMS,?UF,Pur
        CuMmON /LUNIT/ PMS,?UF,Pur
        JA&A H/'d'/,S/'S'/,IBLA組/'//,
```

```
        JA&A H/'d'/,S/'S'/,IBLA組/'//,
```

```




```

```
        DATA SOK/201000000/, STX/202000000/,
```

```
        DATA SOK/201000000/, STX/202000000/,
    * ETX/Z03000000/ , BEL /207J00000/
    * ETX/Z03000000/ , BEL /207J00000/
        csun=0
        csun=0
        IF(IOP.EX.G) WEITE(PUF,10)
        IF(IOP.EX.G) WEITE(PUF,10)
    10 FORMAT(//,' .'.//)
    10 FORMAT(//,' .'.//)
C***** NUTE: JOME PROM PRJGLAMME{S NEEL A START CHARACTER.
C***** NUTE: JOME PROM PRJGLAMME{S NEEL A START CHARACTER.
C##%** IGIS PROGRAM OUTPUTS 4N STX FOK THE DATA I/O MOUEL G
C##%** IGIS PROGRAM OUTPUTS 4N STX FOK THE DATA I/O MOUEL G
C*#####%) (JSE SOH FOK mODCL j)
C*#####%) (JSE SOH FOK mODCL j)
        WAITE(PDO',5) BEL,EEL, BEL,BEL,EEL, BEL,GEL,STX,SOH
        WAITE(PDO',5) BEL,EEL, BEL,BEL,EEL, BEL,GEL,STX,SOH
    5 Format'(' ',9Al)
    5 Format'(' ',9Al)
        DO 40 I= 1,33,32
        DO 40 I= 1,33,32
        INC=I-1
        INC=I-1
        00 4J IPROD=1,7,2
        00 4J IPROD=1,7,2
            DO 20 J=1,2
            DO 20 J=1,2
                UO <O IINFUT=1,32
                UO <O IINFUT=1,32
                1HEX=0
                1HEX=0
                ISUM2=IPROD + J-1 + INC PALO9900
                ISUM2=IPROD + J-1 + INC PALO9900
    PAL09630
    PAL09630
    PAL09640
    PAL09640
    8AL0э650
    8AL0э650
    pal09660
    pal09660
    PAL09670
    PAL09670
    PALO968U
    PALO968U
    FALO'3670
    FALO'3670
    PAL07700
    PAL07700
    PALOэ71v
    PALOэ71v
    PALO9720
    PALO9720
    PAL09730
    PAL09730
    PAL09740
    PAL09740
    PALO)750
    PALO)750
    PaL09760
    PaL09760
    PalOO770
    PalOO770
    2ALO3780
    2ALO3780
    Pal09790
    Pal09790
    PAL0980C
    PAL0980C
    PALO9810
    PALO9810
    pALOTO}2
    pALOTO}2
    PALO9830
    PALO9830
    PALU9840
    PALU9840
    PAL09850
    PAL09850
PAL09800
PAL09800
PALOT870
PALOT870
    PALO9880
    PALO9880
PAL09890
PAL09890
                ISUM2=IPROD + J-1 + INC PALO9900
                ISUM2=IPROD + J-1 + INC PALO9900
```

PALO9530

```
PALO9530
HALO3550
HALO3550
HALOH56U
HALOH56U
8alOy%70
8alOy%70
PALCY580
PALCY580
    PALOj55:
    PALOj55:
PAL0Y600
PAL0Y600
PAL09610
```

PAL09610

```


12

14 If(IIYYE.GE, 2) GO ru lo نU 16 IPaOi=1,57,0 LFUSES (IIAPUT, IPROD 2 ) = , FALSE. LEUSES (IINPUT, IPKODP3) =. FALSE.
16
18 COntinae

DO Y9 IINPUT \(=1,32\) DO 30 IPROD \(=1,8\) LFUSES (IINPUT, IPRUDH 0 ) \(=\) (IUT,NE.L)
If (IUR,NE,C) LFUSES (IINPUT, LPKOU + SE ) = (IOT,NE,L)
IF(ITYPE.LE.2) 6O TO 99
DO to IPROJ=1, 甘
LFUJES (IIMRUZ, LYROD' 8 ) \(=(\) IOT,NE,L)
IF (IOR.NE,C) LFUSES(ILMPUT,IPROD+4B) = (IOT.NE.i.)
IF (ATYPE.LE.3) GO TO 99
DO SJ IPROJ=1, B
LFUSES (IINPUT,IPROD+16) \(=(\) IOT,NE.L)
IF (IOT.NE.C) LFUSES (IINPUT, IPROD+4O) \(=(\) IOI.NE.L)
50
99
9
return
END
c
 C

SUdHUUTINE BINR(LFUSES, H, i)
C this jubruutine generates binaky paughamaing formats
IMPLICIT integer ( \(A-Z\) )
Integeir Ifemp \((4\), a)
LOGICAL LfUSES \((32,04)\)
COMMON/LUNIT/ PMS,POF, PDF
hrItie (PUE, 10)
10 fuemar (//,
DO \(20 \quad[=1,33,32\)
INC=I-1
DO 20 1 PROD \(=1\), 0
DO \(20 \mathrm{~J}=1,25\), 0
DO \(15 \mathrm{~K}=1,8\)
IINPUT=J+K-1
\(\operatorname{ITEMP}(1, K)=1\)
\(\operatorname{ITEMP}(2, K)=L\)
\(\operatorname{Itene}(J, K)=L\) \(\operatorname{ITEMP}(4, K)=L\) ISU:13=IRROD+INC IF(LFUSES(IINPUT, ISUM3 3 ( ) ) ITEMP \((4, K)=H\) If(LEUSES(IINPUT, ISUM3 * S) \(\operatorname{ITEMP}(3, K)=\) H If(LFUSES(IINPUT,ISUM3 +16 )) \(\operatorname{ITEMP}(2, K)=a\) If(LfUSES(IINPUT,ISUM \(3+24\) )) \(\operatorname{ITEMP}(1, K)=H\)
15 CONTINU

LFUSES (IINPUT, LPROD +5) =. FALSE.
PaL10400

PAL 10500
PAL10510
Pallos20
paliv530
palio540
Pal 10550
PAL10560
PAL 10570
PALIU586
PAL 10590
PAL 1000
PAL10610
PAL10620
PAL10630
PALIC640
PALIU650
PALI 10660
PAL10670
PAL10680
PAL 10690
PAL10700
子AL10710
PAL10720
PAL 10730
PALLO740
pal. 10750
PALIO 160
PAL10770
PALIO780
PALIO 790
PAL10800
palio810
PAL 10820
PAL 10830
PALIO840
PAL10850
PALIO860
PAL10870
PAL10880
PALIU890
PAL 10900
PAL 10910
PAL 10920
PAL 10930
PAL 10940
PALI 10950
PAL10960
PAL 10970
PAL 10980
pallog90
PAL 11000
```

    20 HRITE(PDF,30) Itemp
                            FORMAT(' ', %('B',4A1,'F'))
    30 FOBMAT(', \& ('B',4A1, 'F'))

```

PAL 11010
PALI 1020
WRITE(PDF, 10)
RETURN
END
C
PALII030
PALI1040
PALIIO50
PALIIO60

C
SUBROUTINE SLIP(LFUSES, I88PRO, INOAI, IOT, INOO, IBLOK)
PALIIO80
PALII090
C THIS SUBROUTINE fill blow the entire conditional three-state
PALI1100
C PRODUCT LINE WHEN 'IF(VCC)' CONDITION IS USED FOR TAE
PALII110
C CORRESPONDING OUTPUT PIN
IHPLICIT INTEGER (A-Z)
LOGICAL LFUSES \((32,64)\)

IF ( (INOAT,NE.IG) .OR. (INOO.EQ.I1) .OR. (INOO.EQ.I2) .OR.
1 ( (IOT.EQ.K).AND. (INOO.EQ.I8) ) .OR.
PAL 1112 U
PALII13
PALI1140
palil150
PAL 11160
PAL11170
2 ( (I88PAO.GE, 9).AND. (I8هPRO.LE.49).AND. (INOO.EQ.I6) ) .OR. PAL11180
3 ( (IB8PRO.GE.17).AND.(I88PBO.LE.41).AND.(INOO.EQ.I4)) ) RETURNPALI1190
DO \(10 \quad I=1,32\)
PAL1:200 IBLOW = IALOW + 1
10 LEUSES (I, I8BPRO) = .TRUE.
IB8PRO = I8BPRC + 1
RETURS
END
C
PAL11210
PALII220
PALI:230
PALI1240
PALII250
PAL11260

C
SUBROUTINE FANTOM (ITYPE,IOUT, IPROD,IBERO)
C ThIS SUBiguUtine updates IOUT (THE PRINTED fUSE PLOT)
C FOR HIGH AND LOW PHANTOM FUSES
IAPLICIT INTEGER (A-Z)
INTEGER IOUT(64)

DO \(10 \quad I=1,32\)
IF (IOUT (I).EQ.IDASH) IOUT(I) = HIFANT
IF (IOUT (I).EE.X) IOUT(I) =LOFANT
10 continue
IF ((ITYPE.EQ.4).AND. ((IPROD.LE.24).OR. (IPROD.GE.41))) RETURN IF ( (ITYPE.EQ.3).AND. ((IPROD.LE. (6).OR. (IPROD.GE.4S))) RETUKN IF ( (ITYPE.ER.2).AND. ((IPROD.LE. 8).OR. (IPROD.GE.53))) RETURN IF ((ITYPE.LE. 3). AND. (IBPRO.GE.5)) RETURN
IF ( (ITYPE.LE. 2) .AND. (IPROD.GE.19).AND. (IPROD.LE.48) .AND.
1 (IdPRO.GE.3)) FETURA
IF ((ITYPE.EQ.1).AND. (I8PRO.GE. 3)) RETURN
DO \(50 \quad 1=1,32\)
IF (( (I.EQ. 15).OR. (I.EQ.16).OR. (1.EQ.19).OR. (I, EQ. 20)) .AND.
1 (ITYPE.LE.3)) GO TO 50
IF (( (I.EQ. 11).OR.(I.EQ.12).OR.(I.EQ.23).OR.(I.EQ.24)).AND.
1 (ITYPE.LE.2)) GO TO 50

1 (ITYPE.LE.1)) GO TO 50
IF ( IOUT(I).EQ.HIFANT) LOUT(I) =IDASH
If( IOUT (I) EQQ.LOFANT ) IOUT (I) \(=\mathrm{X}\)
50 CONTINUE
PAL11280
PALI1290
PALII300
PALI1310
PALII320
PAL11330
PAL 11340
PALI1350
PALI1360
PALI1370
PALI1380
pazill390
PAL11400
PALI1410
PAL11420
PAL11430
PAL 11440
PAL 11450
PAL 11460
PAL11470
PALI1480
PAL11490
PALII500
PAL 11510
PALI1520
PAL 11530
PALII 1540
PALII550

file: palz fortran a nsc ithe sharing services viosp release 2.0
\(1 \quad\) ( SIMULATION')
RETURN
C PRINT TITLE
3 IF ((.NOT.LSA11).AND. (, NOT.LSAOI)) WRITE (POF,4) TITLE
4 Foralt (/,' ', bOA1, /)
C INITIALIZE LERR (FUNCTION TABLE ERRUR FLAG) TO NO ERROR LERR=.FALSE.
C - IXITIALIZE NERR (NUMBER OE FUNCTION TABLE ERRORS) TO NO ERRORS NERR=0
C INITIALIZE ITRST (ThREE-State ENABLE function table pin number) ITRST=0
C SET THE STARTING pOINT OF THE FUNCTION TABLE TO COLUMN \(O\)
C AND IfUNCT 1
IC=0
IL=IFUNCT + 1
C Inttialize sal/sao parameters
1PCTR 3=0
IEQN=0
IPCTR \(=0\)
C
C. MAKE A DUMMY CALL TO INCR

CALL INCR(IC,IL,LFIX)
C GET THE function table pin lisf (up to ly)
C GO ONE MORE THAN MAX TO LOOK FOK DASHED LINE
DO \(10 \mathrm{I}=1,19\)
CALl GETSY日(LPhaSI, ISYMI, I, IC, IL, Lfix)
DO \(5 J=1,8\)
\(5 \operatorname{IBUF}(\mathrm{~J}, 1)=\operatorname{ISXMI}(\mathrm{J}, \mathrm{I})\)
IF(IBUP(B, 1).EQ.ILASH) GO TO 12
CALL MATCH (IMATCH, IBUF, ISYM)
IF (IMATCH.NE.O) GO TO 7
WRITE (PMS,6) (IBUF (J, 1), J=1,8)
6 FORMAT(/,' FUNCTION TABLE PIN LIST ERROR AT', 8A1) RETURN
7 LOUT (I) =. FALSE.
ISTATT(I) \(=\mathrm{X}\)
IVECTP \((I)=X\)
C. IF APPROPIATE PAL TYPE, REMEMBER LOCATION OF CLOCK AND THAEE-STATEPAL12480

C ENALLE PIN IN FUNCTION TABLE PIN LIST PALI2490
IF (ITYPE,NE,G) GO TO 10
IF (IMATCH, EQ. 1) ICLOCK=I
IF(IMATCH.EQ.11) IRRST=I
\(10 \operatorname{IPIN}(\mathrm{I})=\) IMATCH
C all signal names for the functional test have been aead in ADJUST COUNT
12 IMAX=I-1
NVECT \(=0\)
C
C****\#START OF MAIN LOOP FOR SIMULATION*****
C
C
C INITIALLy there afe no faults. ipctio is the pointer for
C total nuaber of product teris. IEqn is equation count.
C IPCTR3 IS THE PRODUCT TERA POINTER IN A PARTICULAR EQN. 90 IPCTR2=0

PALI211
PALI2120
PALI2130
PALI2140
PAL. 12150
PAL 12160
PALI2170
PAL 12180
PAL12190
PAL12<00
palil2210
PAL 12220
PAL12230
PAL 1224 J
PALI2250
PAL 12260
PAL 12270
PALI2280
PAL. 12290
PAL 12300
PAL12310
PAL12320
PALI2330
PAL 12340
PAL12350
PAL 12360
PAL 12370
PAL 12360
PAL 12390
PAL 12400
PAL 12410
PAL 12420
PAL12430
PAL 12440
PAL12450
PAL12460
PAL12470

PAL12500
PALI2510
PAL 12520
PAL 12530
PAL1254 J
PAL 12550
PAL 12560
PAL 12570
PAL 12580
PAL 12590
PAL12600
PALI 12610
PAL. 12620
PALI2630
PALI2640
PAL12650

FILE: PAL20 FORTRAN A NSC TLME SHARING SERVICES VM/SP RELEASE 2.O
\[
I E Q N=0
\]

PAL 12660
IPCTR3=0
LSA12=.FALSE.
LSAO2=. FALSE.
    IL=IL+1
    GO TO 23
    24 CONTINUE
    Gets vecturs fron function table
    DO \(20 I=1\), IMAX
        IF (IPAGE (IC, IL). EQ. IBLANK) GO TO 21
        GO TU 22
    \(21 \quad[\mathrm{C}=\mathrm{IC}+1\)
        If(IfAGE(IC,IL).EQ.IBLANK) GO TO 21
    22 IVECT(I) =IPAGE(IC,IL)
        \(I C=I C+1\)
    20 CONTINUE
    ADVANCE LINE COUNT TO SKIP FUNCTEON TABLE COMAENTS
    \(I L=I L+1\)
    IC=1
    IF(IVECT(I).EQ.IDASH) GO TO 95
C CHECK FOR VALIN FUNCTION TABLE VALUES (L, H, X,Z,C)
    jo \(11 \mathrm{I}=1\), IKAX
        IFI IVECT(I).E\&.L.OR.IVECT(I).EX.H.OR.IVECT(I).EQ.X.UR.
    1. IVECT(I).EQ.Z.OR.IVECT(i).EQ.C) GOTOII
    8 WAITE(PAS, ठ) IVECT(I), YVECT

    nvectanvectal
    IC \(1=J\)
    LLI=ILE
    go pasSed comment lines
    PAL12670
    PALI2680
    PALI2690
    PALI2700
    PALI2710
    PAL127:0
    PAL12730
    PAL12740
    PALI 2750
    PALI2760
    pali2770
    PALI2780
    PALI2790
    PALI2 800
    pali2yio
    PAL12 22 J
    PAL12830
    PAL12840
    PAL12850
    PAL128bし
PALI 2870
PALI2880
palil2d90
PAL12900
PAL12910
PALI 2920
PAL12930
PALI2940
PAL12950
PALI2960
pall2970
PAL 12980
pali2990
    11 continue
PALI3000
PALI301U
PALL13020
PAL1303J
PAL1304J
PALI3050
13 LENABL \((I)=\).TKUE.
C INITIALIZENREG (NOT REGISIEEED OURPUT) TO FALSE
    NREG=.FALSE.
C INITIALIZE IState arkay 10 all Xes
    DO is \(I=1,20\)
    15 ISTATE (I) \(=x\)
    CHECK If THIS PAL TYPE HAS REGISTERS
    IF (ITYPE.NE.6) GO TO 25
C Check clock and chaee-state enable pins and changeflag te needed
    IF(IVECT (ICLOCK).EQ.C) LCLOCK*.TRUE.
    If(ITRST.EQ.O) GO TO \(<5\)
    LSAME=( (LPHASE (II)).AND.( LPHASI(ITEST)).OR.
    1 (.NOT.LPHASE(II)).ANJ. (.NOT.LPHASI (ITRSI)) )
    If( IVECT (ITKST).EQ.L.AND. (.NOT.LSAME).OR.
    1 IVECT(ITRST).EQ,H,AND.( LSATE) LPTRST=,FALSE.
PAL 13060
PALI3070
PALI3080
PALI 3090
PALI 3090
PAL 13100
PAL 13110
    1 -INVECTOK 1, I3)
        RETURN
    Inftialize cluck and ehaez-state enable flass
    LCLOCK=.FALSE.
    LCLOCK=. FALSE.
LCTEST=.THUE.
    LPTKST=, TRUE.
    DO 13 I=1, IMAX
C
PALI 13110
PALLI 120
PAL13130
PALI3140
PALI3150
PALI3160
PAL13170
PALI3180
PALI3180
PALI 130
PALI;200
```

        IF(LPTAST) GO TO 25
    C DISABLE REGISTEREE OURPUTS LF APPHOPRIATE
DO 46 I= I, IMAX
J=IPIN(I)
IF(J.EQ.14.OR.J.EQ.IS.OR.J.EQ.16.OR.J.EQ.I7)
IF( INOO.EQ.IG.AND.(J.EQ.I3.OK.J.EQ.18) )
IF(INOO.EQ.IB.AND.(J.EQ.12.OR.J.EQ.I3
1 .OR.J.EQ.IB.OR.J.EQ.19) )
46 CONTINUE
C
C****\#SCAN THROUGH THE LOGIC EQJATIONS*****
C
make a dugay Call to INC\&
25 CALL INCR(ICI,ILI,LEIX)
26 CALL GETSYM(LBUE,IBUF,1,ICI,ILI,LFIX)
IE(LLEFT) GO TO 29
27 IF(.NOT.LEQUAL) GO TO 26
IF(LEQUAL) IEQN=IEQN+1
C
evaluate conditional three-state product line
29 IF(LEQUAL) GO TO 35
MREG=.TRUE.
33 CALL GETSYM(LBUE,IBUF,1,ICI,ILI,LFIX)
Call Match(IINP,IBUF,ISMMI)
C ChECK FOR GND, VCC, /GND, OR /VCC IN CONDITIONAL THREE-State
C
PRODUCT LINE
IF(IINE.NE.O) GO TO }3
CALl match(IMATCH,ibur,isym)
ILL= [LI
IF(IINP.EQ.O.AND.IMATCH.NE.IO.AND.IMATCH.NE. 2O ) GO TO 100
IF( IAATCH.EQ.10.AND.(LJUF(1)).OR.
1 IMAICH.EQ.2O.AND.(.NOT.LBUE(1)) ) LCTRST=.FALSE.
GO TO }3
32 ITEST=IVECT(IINP)
IF( ITEST.EQ.L.ANO.( LPAASI(IINP)).AND.( LBUF(1))
1.OR. ITEST.EQ.d.AND.( LPHASI(IINP)).AND.(.NOT.LBUE(I))
2.OR. ITESI.EQ.H.AND.(.NOT.LPHASI(IINP)).AND.( LBUF(I))
3.OR. ITEST.EQ.L.AND.(.NOT.LPHASI(IINP)).AND.(.NOT,LEUF(I))
4 ) LCTRST=.FALSE.
IF(ITEST.EQ.X,OR.ITEST.EQ.Z) LCTEST=.FALSE.
34 IF(LAND) GO TO }3
GO TO 27
C
evaluate rhe logic equation
find the pin number of the output vectors
35 IPCTR3=0
CALL Match(IOUTP,IBUF,ISYMI)
C Elag unregisteezd outruts
CALL MATCH(IOUT,IBUF,ISYM)
IF(ITYPE.LE.5) NREG=,TRUE.
IF((INOO.EQ.I4:OR.INOO,EQ.IG).AND.(IOUT.EQ.12.OR.IOUT.EQ.19))

```

PAL13210
PAL13220
PAL13230
PALI3240
PAL13250
PAL13260
PAL 13270
PAL13280
pal 13290
PAL13300
PAL13310
PALI3320
PALI 13330
PAL. 13340
PALI3350
PALI 13360
PAL13370
PALI3380
PALI 3390
PAL13400
PAL13410
PAL13420
PAL13430
PALI3440
PAL13450
PAL13460
PAL 13470
PALI 1480
PAL13490
PAL13500
PALI 13510
PAL13520
PAL13530
PAL13540
PAL13550
PAL13560
PAL13570
PAL13580
PAL13590
PALI3600
PAL13610
PALI3620
PALI 13630
PAL13640
PAL13650
PAL13660
PAL13670
PAL13680
PAL13690
PAL13700
PALI3710
PAL13720
PAL. 13730
PAL13740
pall 13750
```

    1 NREG=.TRUE.
    IF( (INOO.EQ.[4).AND.(IULT.ER.I3.OR.IOUL.EQ.IB) ) NREG=.TAUE.
    ILL=ILI
    If(IOUTP.ËU.O) GO TO 100
    IF(NREG) LENABL(IOUTP)=LCTKSI
    LOUT(IOUTP)=.TKUE.
    IF( .NOT.LCTRSI ) LOUT(IOUZ̈P) =.FALSE.
    LCTBST=.TRUE.
    LOUTP(LOUZP)=LBUF(1)
    C DETEKMINE PRODUCT LEAM AND EVENTLALLY SUM FOR OUTPUT KEEPING
C TRACK [J JEE EF AN XOR (EXCLUSIVE OK) HAS BEEN FUUND
XORSUM=त
XOKEND=.FALSE.
ISUM=L
C
28 IPCTR2=1PCTK2+1
IPCTR 3=IPCTA3+1
C
IPCTR=IPCTE+1
IPROD =H
3C ILL=1L)
Call Gensim(lbur,imuf, 1,ICI,ILI,lfix)
If(,NOT.LFIX) GO TJ 3'
C EVALUATE IHE FIXED SYMBOLS FOUND IN THE PALIOXL AND PALIOAL
LFIX=.FALSE.
Call fi人tSI(LEMASl, LEUE,ICI,ILI,ISYM, ISYMI, IBUF,
IVECT,IVECTP,ITESP,LCLOCK,NREG,LFIX)
IF(IrnOD.EQ.H) IP\&OD=ITEST
GO %O 30
39 CALL MATCH(IINP,IGUF,ISYMI)
IF(IINP.AE.O) GO TO 47
CALL MATCH(IMATCH,IBUK,ISYM)
IF(IMARCH.NE.10.AND.IMATCH.NE.20) GO TO 100
C :TWEEK FOK GND AND VCC IN PKODUCT LINE
IF(IMATCH.EQ.|v) ITESE=L
IF(IMARCH.Ev.20) ITESI=H
IINP=19
LPHASI(19) =.TRUE.
GO TO 37
47 ITEST=IVECT(IINY)
GET 氏EGISIERED EEED BACK VALUES
IF(NREG) GO TO 37
CALL MATCH(IIFB,IbUF,ISXM)
IF( (INOO.EX.IU.OR.INOO.EY.IE.OR.INOO.EQ.I8).AND.
i (IIFG.EQ.14.OR.IIFB.EE.15.OR.IIFB.EQ.16.OR.IIFB.EQ.17) )
2 ITEST=IVECTP(IINP)
IF((INOO.EQ.IU.OR.INUO.EQ.IB).AND.(IIFB.EQ.I3.OR.IIFB.EQ.IB) )
1 ITEST=IVECTP(IINP)
IF( INOO.EQ.IÓ.ANJ.(IIFE.EQ.12.OA.IIFB.EQ.19) )
I ITEST=IVECTP(IINP)
37 IF( ITEST.EX.X.OR.ITEST.EQ.Z ) ITEST=L
IF( ITEST.EQ.L.AND.( LPHASI(IINP)).AND.( LBUF(1))
I.OR. ITEST.EX.H.AND.( LPHASI(IINP)).AND.(.NOT.LBUF(1))
2.OR. ITEST.EL\&.H.AND.(.NOT.LPHASI(IINP)).AND.( LBUF(I))
3.OK. ITEST.EQ.L.ANO.(.NOT.LPHASI(IINP)).AND.(.NOM.LBUF(I))

```

PALI3760 PAL13770 PAL13780 PAL13790
PAL13800
PAL13810
PAL1382~
PAL13030
PALI3840
PALI3850
Palis860
PAL13070
PAL13880
PAL13890
PALI3900
PAL13910
PAL13920
PALI3930
PALI3940
FALI 13950
PAL13960
PALI 13970
PAL13980
PAL13990 PAL14000 PAL14010
PAL 14020
PAL 14030
PAL14040
PALI4050
PAL 14060
PAL 14070
PALI4080
PAL 14090
PAL 14100
PAL. 14110
PAL 14120
PAL14130
PALI 14140
PAL 14150
PAL14160
PAL 14170
PAL14180
Pal14190
PAL 14200
PAL 14210
PAL14220
PAL 14230
PAL 14240
PAL 14250
PAL 14260
PAL 14270
PAL 14280
PAL 14290
PALI4300
fILE: PAL20 fORTRAN A NSC TIME SHARING SERVICES VM/SP RELEASE 2.0
```

4) IPROD=L
```
121 IF(ISUM, EQ.L.AND.IPROD, EQ.X) LSU日*X
        IF ( (ISUM,NE,H) , AND. IPROD,EQ. H ) LSUM=H
C Check for xor (ExClusive ur) and save interaediate value
        IF(.NOT.LKOR) GO TO 31
        XORSUM=I3UM
        XORFND=.TRUE.
        ISUM=L
        GO TO 28
    31 IF (LOA) GO TO 20
        IPCTH3=0
    IF END OF EqUATION HAS bEEN FOUND, DETENALAE PLNAL SUA AND SAVE I
    IF (. HOT. XORFND) ISTATT (IOUTP) =ISUM
    IF ( (XORFND).AND. ((ISUM, EQ,L,AND, XORSUM, EQ, L).OA.
    1 (ISCA.EQ.H.AND.XOSSUM.EQ.H)) ISTATT(LOUTP) =L
        IF ( (XORFND).AND. (ISUK, ER.A. AND, XORSUM.EQ,L).OR.
    1 (ISUM,E\&,L.AND,XOHSUM,EQ,H)) I ISTATT(IOUTP)EH
        IF ( (XOREMD), AND. (ISUH.EQ,X,OR. XORSUM.EQ,X) ) ISTATT(IOUTP)=X
C
    IF ( (LCLOCK).OR. (AREG) ) GO rO 36
    LSAME \(=(\) ( LOUTP(IOUTP)).AND. ( LPHASI(IOUTP)).OR.
    1 (.NOT.LOUTP(IOUTP)).AND.(.NOT.LPHASI(IOOTP)) )
        IF (IVECTP(LOUTP).EQ.L.AND.( LSAME) ) ISTATT(IOUTP)=L
    IF (IVECTR (IOUIP), EQ.H.ANO.( LSANE) ) ISTATT(IOUTP)=H
    IF (IVECTR (IOUTP).EQ.L.AND. (. NOT.LSAHE) ) ISTATT(LOUTP) =it

    36 NREG=.FALSE.
    Check If all equations have geen processed by conparing curkert
    LINE NUMBER WITH FUNCTION TABLE LINE NUMBER
    IFIIDESC,NE, O, ANE, ILI,LT,IEJNCT, AND.ILI,LT.IDESC.OR.
    1 IDESC. 2 Q.O.ANO.ILI.LT.IFUNCT) GO TO 27
    deteraine outrut lugic values
        COMPARE JUTPUTS TO SEE IE VECTOR AGREES WITH RESULTS
    DO \(50 \mathrm{I}=1,1 \mathrm{MAX}\)
    IF(.NOT.LOUT(I) ) GO TO 50
    IF (ISTATT(I).EQ, X, AND.IVECT(I).EQ.X) GO TO 50
    LSAKE \(=(\) ( LOUTP(I)).AND. ( LPHASI (I)) ©OR.
    1 (.NOT.LOUZTY(L)).AND.(.NOT.LPHASI (I)) )
    IMESS \(=40\)

    IF(ISTATT(I).EQ.H.ASO.IVECT (I).EQ.H.AND. (.NOT.LSAME)) IMESS=42
    IF (ISTATT (I).EZ.L.AND.IVECT(I).EQ.H.AND. ( LSAME) I IKESS=42
    If(ISTATT(I).E\&GH.AND,IVECT(I).EQ.L.AND.( LSAME) IMESS=4I
    IF( (LENABL(I)).AND.IVECT(I).EQ.Z) IMESS=43
    IF ( (.NOT.LENABL (I)), AND. (LOUT(I)).AND.IYECT(I). XE.Z) THESS=44

LF(.NOT. XORFND) ISTATT(IOUTR) =ISUM
IF( (XORFND).AND. ((ISUM,EQ.L.AND,XORSUM,EQ.L).OR.

IF ( (XOREMD).AND. (ISUM,EQ,X,OR. XORSUM.EQ,X) ISTATT (IOUTP) =X
begister does not chance state if no clock pulse is recerveu
If ( (LCLOCK).OR. (NREG) ) GO PO 36

IF(IVECTP(LOUTP).EQ.L.AND.( LSAME) ) ISTATT(IOUTP)=L
IF (IVECTP (IOULP), EQ.H.AND. ( LSACE) ) ISTATT(IOUTP) =H
If (IVECTE(LOUTP).EV.A,ANU. (,NOT.LSAME) ) ISTATT(IOUTP)=i
36 NREG=.FALSE.
c
c
LINE NUMBER WITH EUNCTION table LINE NUMBER
IF (IDESC,NE,O,ANE, ILI,LT,IFUNCT,AND.ILI,LT.IDESC.OR.
DETERAXNE OUTPUT LUGIC VALUES
COMPARE UUTPUTS TO SEE IE VECTOR AGREES WITH RESULTS
DO \(50 \mathrm{I}=1,1 \mathrm{MAX}\)
IF(.NOT.LOUT(I) ) GO TO 50
IF (ISTATT(I).EQ.K.AND.IVECT(I).EQ.X) GOTO 50

IMESS \(=40\)

IF (ISTATT(L).EQ.H.ANO.IVECT (I).EQ.H.AND. (.NOT.LSAME)) IMESS=42
IF(ISTATT(I).EQ, H.AND,IVECT(I).EQ.L.AND.( LJAME) IMESS=4I
IE( ( LENABL(I)).AND.IVECT(I).EQ.Z )


PAL14310
PAL14.320
PAL14330
PAL14340
PAL14350
PAL14360
PAL14370
PALI4380
PAL 14390
PAL14400
PAL14410
PAL14420
PAL14430
PAL14440
PAL14450
PAL1446U
PAL14470
PAL14480
PAL14490
PAL14500
PAL14510

PAL 14520
PAL14530
PAL 14540
PAL14550
PAL 14560
PAL14570
PAL14580
PAL 14590
PAL 14600
PAL 14610
PAL14620
PAL 14630
PAL14640
PAL 14650
PAL14660
PAL14670
PAL14680
PAL 14690
PAL14700
PAL14710
PAL14720
PAL14730
PAL14740
PALI4750
PAL14760
PAL14770
PAL 14780
PAL 14790
PAL 14800
PAL 14810
PAL14820
PALI4830
PAL14840
PAL14850

PAL14860
PAL1487
PALIt 880「~ん 14890
PAL14900
PAL14910
PAL 14920
PALI4930
PAL 14940
PAL 14950
PAL 14960
2AL 14970
PAL14980
PAL14990
PAL 15000
2AL 15010
PAL15020
FAL15030
PALI5040
palisosu
EAL 15060
PAL 15070
PAL 15080
PALIj090
PAL 15100
PAL1511U
PALISI2U
PAL15130
PAL 15140
PAL 15150
PAL 15160
PAL1517U
PAL15180
PAL15190
PAL 15200
PAL15210
PAL 15220
pal 15230
Pal 15240
Pal 15230
PAL 15260
PAL 15270
PAL 15280
PAL 15290
PAL 15300
pal 15310
PAL 15320
PAL15330
PAL. 15340
PAL 15350
PAL15300
PAL 15370
PAL15380
PAL15390
PAL1540U
```

FIfe: pal20 fortfan a msC time Sharing services vm/SP reiease 2.0
C If ClOCK pULSE AND NOT 2 (HI-Z IS ASYNCHRONOUS)
65 IF( (LCLOCK).AND,IVECT(J).NE.Z ) IVECTP(J)=IVECT(J)
C ASSIGN X IO GROUND PIN AND I TO VCC PIN
ISTATE(10)=X
IOTATE(20)=N1
C PRINT TESI VECIORS
IF((.NOT.LSA11).AND.(.NOT.LSAUI))WEITE(POF,60)
I NVEC[,(LSTATE(I), I=1,20)
60 fuRMAT(' ',I3,' ',2UA1)
go ro go
C terminate simulafion
C
95 LF((.NOT.LERR).AND.(LSAII))WHITE(POF,150) IPCTRG,IEQNI
ISO format(' ',' pruduct: ',i3,' OF ','EQUatION.',I3.'
I unTESTED(SA1)FAULT')
IE((.NOT.LERR).AND,(LSAJI)) WRITE(POE,155) IPCTB4,IEQN1
155 fogmat(' ',' PaOLUCT: ',I3,' OF ','EQUATION.', I 3,'
1 UNTESIEU(SAO)fAULT')
C
If((,NOT,LERR),ANC.((.NOT,LSAII).AND.(.NOL.LSAOI))) WRIEE(POF,G7)
67 FOAMAT(/,' PASS SIMULATIOA')
IPCTR=IPCTR/(NJECT-I)
ff(( LEMB).AND.((.MOT.LSAII).AND.(.NOT.LSAOI)))
IWRITE(POF,O\&) NERR
@8 FOKMAT(/,' NUMDER OF FUNCTION TAELE LRRURS =', I3)
RETUNA
C bRINi AN ERGOR MESSAGi fCR AN uNUEFINEJ piN NAME
10U ILERR=ILL+4

```

```

    101 format(/,' EkEOR Symbul= ',GA1,' IN LINE NUMBER',il,
        \prime /.' ',BUAI,/.' THIS PIN NAME IS NOT DEFINED IN THE',
        Z&ETUKN (FUNCTION TABLE HINLIST')
    C
ThE Product Term ls pulled high and the product numbea
AND EQN NUMBER is REMEHBEREU
1.10 IPROD=4
LSA12=.TRUE.
IEQNI=IEQN
IPCTR4=IPCTE3
GO TO 38
C
C
C
THE PRODGCT TERA IS fESTED gOR SAO fAULT AND ALSO HEMEMBERED
120 IPROD=L
LSAOL=.TRUE.
IEQNI=IEQN
IPCTR4=IPCTE }
GO TO 121
c
C
C If NO faUlit then next product tekm
115 ISAF=ISAFP1

```

PAL15410
PAL15420
PAL15430
PAL 15440
PAL 15450
PAL15460
PAL 15470
2AL15480
PALI5490
2AL15500
PAL 15510
PAL 15520
PAL 15530
PAL1554v
pal 1555 C
PAL15560
PAL 15570
EAL15SOU
PALI5590
pal 15600
PAL1561J
PAL15620
PALi5630
PAL 15640
EAL 15650
PAL 15660
PAL 1567 C
YAL1368U
PAL 15690
PAL1 700
PAL15710
FAL 15720
PAL 15730
PAL15740
palis750
PAL 15760
PAL15770
PAL15780
pall 15790
PALL 15800
PAL15810
PAL 15820
PAL 15830
pal 15840
PAL15850
PAL 15860
PAL15870
PAL15880
PAL15890
PAL 15900
PAL15910
PAL15920
PAL15930
PAL. 15940
PAL 15950

file: falzo fortain -n nsc time shaning sahvices va/se ieiease 2.0


\section*{Listing 2. PALASM Source Code for 24 Series}
fILE: PALZ4 FOKTRAN A NSC TIME SHARING SERVICES VM/SP RELEASE 2.O




17 DO \(20 \mathrm{~J}=1,24\)
20 CALL GETSYM(LPHASE, ISYM, J,IC,IL) IF (.NOT. (LEQUAL,OR.LLEFT.OR.LAND.OR, LOR.OR,LRIGHT)) GO TO 24 WRITE (2MS,23)
format (/, LeSS tian 24 PIN names IN RIN LIST') STUP
24 ILE=IL
C
BYPASS FUSE PLUT ASSEMBLY If HAL (H IN LINE 1, COLUMX I) IF ( IPAL(1).EQ.H) GO TO 100
25 CALL GETSYM(LBUE,IBUF,I,IC,IL)
28 IE(.NOT.LEXUAL) GO TO 25
1Lb=1L
CALL MATCi (IMATCH, IBUF, ISXH)
IF( IMAICH.EQ.O ) GO TO 100
C CHECK FOA VALfu polablty (active low)
1
c
29 IF (ITYPE.EQ.I.OA.ITYPE.EQ.7.OR.IRXPE.ER.J.OK.ITYPE.EQ.9.OR. ITYPE,EQ.1 \()\).AND. (LMATCH.LT. I4, OR.IMATCH.GT. 23) ) LORERR=, THUE.
IF( (ITYPE.EQ.2.OR.ITYPE.EQ.11.OR.ITYPE.EQ.I2.OR.ITYPE.EQ. 13
 GOYERGF.TRUE,
IF (ITYPE.EQ.3.AND. (IMATCH.LT. 1G.OR. IMATCH.GT.21)) LOPERRF.TAUE.
IF ( ITYPE.EQ. H.AND. (IMATCH.LT. 17.OR.IMATCH.GT.20) ) LOYERK=.TRUE.
IE ( (ITYPE,EQ.5.OR.ITYEZ.EQ.6).AND. (IMATCH.LT.18.0A.IMATCH,GT.IY) LOPERRF.THUE.
IF ( (LACT).OH. (LOPERR) ) GO TU lUU
IBdPRO=(23-IMATCA)*8+1
C

30
IF(INAME(3), EU,C) I88PEO=33
IC=0
CALL INC: (IC,IL)
EE(, NOT. (LEQUAL.OR.LLEFT) ) 30 TO 30
」PROD (IB\&PRO) =.TRUE.
IF(, NOT.LLEET) CALL SLIP(LFUSES,IBBPRO, ITYPE,IELON)
3070 I8PRO \(=1.16\) IF ( (LXOR).AND, L8PRO.NE. 3 ) GO TQ 70 IPROD \(=18\) IPRO + IBPRO - 1 LRROU (IFROD) =.TRUE. LFIRST=.TRUE. ILi=1L CALL GETSYM(LBUP, IBUE, I, IC, IL) CALL MATCH(IMATCH, IBUF, ISYM)
CHECK FOR INVALID INPUT PIN
 LINE=, TEUE.
IF (ITYPE.EQ, 2, AND. (IMATCH.GE. 15.AND.IMATCH.LE. 22) ) LINP=.TRUE. IE( ITYEE,EQ. 3.AND. (IMAFCH.GE. 16.AMD.IMATCH.LE.21) ) IINP=,TRUE.

PALOI660 PALO1670 PALO 1680 PALO1690
PALOI700
palo 1710
PALOI720
EALO1730
PALOI740
PALO 1750
PALO1760
PALO1770
PALO1780
Palol790
PALOIBOU
PALOİ10
palo 182 c
palóosj
palo 1840
palul85u
pal01860
PALO1870
PALO1880 PALO1890 PALU1900
PALO1910
PALO 1920
PALOI 030
PALO 1940
yALO 1950
PALO1960
PALO1970
PALO 1980
PALO1990
9ALO2000
Pal. 02010
PALO2020
PAL. 02030
PALO2040
PALO2050
PALO2060
PAL02070
PALO2080
PALO2090
PALO2100
PALO2110
PALO2120
palo21Jó
PALOL140
PALO2150
BALO2160
PALO2170
PALO2180
BALO2190
PALO2200
```

            IF( ITYPE.EQ.4.AND.(IMATCA.GE.IT.AND.IMATCK.LE.20) ) PALOZ2IO
                LINP=.TRUE.
            IE( ITYRE.EQ.S.ANO.(IMATCH.EQ.I&.OR.IMATCH.EQ.IG) )
            LINE=.TEUE.
            IF( ITYEE.EQ.G.AND.(IMAICH,EQ.18.UR.IMATCH.EQ.19) )
                LINP=.TEUL.
            IE( LTYPE.Ez.T.AND.(IMATCH.EQ.14.OK.IMATCH.EZ.23) )
                LINE=.THUE.
            IF( ITYPE,E&.G..AND.(IMATCH.Ex.I.OK.IMARCA.,EQ.I3) )
                LINE=.TKUE.
                            IF( ITYPE.E&.G.,AND.(INATCH,EX.I,OZ.IMATCH.EQ.I3) )
                LTNE=.TFUE.
            If( ITYEE.Ex.IO..AND.(IMARCH.EQ.I.OR.IMATCH.EQ.Ij) )
                LisP=.FKUE.
    ```

```

                LINF=.TKUE.
            IE( LSYPE.GL.12.ANO.(IMATCA.EQ.I.UK.IAATCH.EQ.13) )
                LINP=.TRUE.
            ILi=IL
            IF(LiNiz) (u) TO 100
            If(IMATCH.zx.0) ⿺U TO lo'0
            IE(IMATCA.EX. 12) GO TO 64
            IF(.NOR.LFIEST) GO TO 5o
                LFIEST=.FALSE.
                DO 56 I=1,40
                    IBLON = IBLON + I
                            &FUSES(I,IPROU)=.TKUE.
                            CALL IXLATE(IINPUT,LPAASE,IMATCH,ibUF,ITYPE)
            If(I_NLUR.Le.U) GO IO 60
            IBLOn = IBLOW - I
            LFUSZS (IINPUT,IPROD)=, FALSE.
    ```

```

                    LPAOE,IOP,IBLUW)
                            If(LAND) GO [U 50
                    If(.NOT,LKIGER) GO TU bo
                    CALL INCE(IC,IL)
                            If(.NOI'LE&UAL) GO.TO 6b
                    ZF(.NUT.(LOK.OR.LEQUAL) ) GO TO 74
                    CONTINUE
            ILL=IL
            CALl GETjYM(LBUE,MbUF, l,ic,il)
            IF(LLEFE.OR.LEरUAL) GO TO 28
                            100 IF( ILL.EX.IFUNCT.OR.ILL.EQ.IEESC.OR.ILL.EQ.IEND )GO TO 1JZ
    64
    6
        68
                            7 0
        7 4
    PGINE AN ERROAR MESSAGE TCZ AN UNRECUUNIZABLE SYMBOL
    ILEKR=ILL+4
    WKITE(PMJ,9y) bEL
    9 9 \text { Fohmat(' 1, Al)}
            WRITci(PMS,101) (IBUF(I,I),I=1,8),ILERR,(IPAGE(I,ILE),I=1,00)
    ```

```

            1 /.1 1.,OOAI)
            C print as error messaje fcr active hlgh/lon eriors
            IF( (LACT).AND.(.NOT.LOPERK) ) WRITE(PAS,103) IPAL,INAME
    103 format(' OUTPU' MUST be INVERTEO SINCE ',3Al,bal,
    1 I IS an active low device'j
    C
1
I
l
I
I
I
I
l
I
PGINT AN ERROR MESSAGE TCR AN INVALID OUTPUT PIN

```
palu2210
palu2220
PALO2230
PALO2240
PALO2250
PALO \(2 \angle 6\)
PALO2270
palo 2280
PALOZ290
PALO2300
PALO2310
PALO2320
PALO2330
PALO2340
PALO2350
PALOL360
PALU2370
PALOL3BO
PALO2390
PALD240
PALO2410
PALO2420
PALO2430
PALO 2440
PALO2450
PALOL460
PALO2470
PALO248J
PaLO2490
PALO2500
PALO2510
PALO2520
palo 2530
PALO2540
PALO2550
PALO2560
PALO2570
PALO2580
EALO2590
PALO2600
PALO2610
palo 2620
PALO2630
PALO 0640
PALO2650
PALO2660
PALO 2670
PALO 2680
PALO2690
PALO2700
Paloz710
PALO2720
palo 02730
PaL.O2740
PALO275U
```

FILE: PAL24 FORTRAN A NSC TIME SHARING SERVICES VA/SP RELEASE 2.0

```
```

    IF( (LOPERR).AND.,MATCH.NE.J ) WKITE(PMS,105) IMATCH, IPAL,IMAME
    105 FURMAT(' THIS PIN, NUMBER ',I2,' LS AN INVALIDD OUTPUT PIN'.
        1 'FOK ,,3A1,5AI)
    C PRINT IN ERROR MESSAGE FOG AN INVALID INPUT PIN
IF(LINP) WAITE(PMS,115) IMATCH,IPAL,INAME

```

```

    1 POR 1,3A1,5A1)
    STOP
    10.2 CALL TWEEK(ITYPE,LFUSES)
    108 WRITE(5,106)
    106 FORAAT(/,' OEERATIUN CODES:')
        WRITE(6,107)
    107 FORMAT(/,' E=ECHO INPUT O=PINOUT T=SIMULATE P=PLOT B=SRIEF',
    1 /,' C=CATALOG H=HEX S=SHORT L=BHLE N=BNPF'.
        2 /,' Q=QUIT f=FAULT TËSTING J=JEDEC FOAMAT')
        WRITE(0,110)
    110 FORMAT(/;' ENTEE OPERATION CODE: ')
        READ (KOC,120) IOF
    120 FOGMAT(AI)
    C CALL IOUCZ
If(POE.Ns.6) WiITE(POE,125)
125 FOamat('1')
IF(IOP,EQ.E) CALL ECHO(IPAL,INAGE,REST,PATNUK,NITLE,COMP)
If(IOP.E\.0) CALL PiNOUT(IPAL, INAME,TITLe')
IF(IOP.E\&.T) CALL TEST(LPHASE,LBUF,TITLE,IC,IL, ILE,TSYM,IBUF,
I ITYPE,IPCTR,LERK,ISAF,IPCIKI,.FALSE.,.FALSE.)
IF(IOP.EQ.JJ) CALL PLOTE
c
ISAF=0
IF(IOP.EX.E) GU TU 200
C
135 If(IUP.EQ.P) CALL PLOT(LLEUE,IBUF,LEUSES,IPROD,TITLE,,TAJE.,ITYPE,
1 LPROD,IOP;IBLOW, IPCTRO)
LEUF,I\&UF,LfUSES,IPKOU,TITLE,.TEUE.,ITYPE,
IF(IOP.EX.B) CALL PLOT(LEUF,IBUF,LFUSES,IPKOU,
IE(IOP,EQ.H) CALL NEX(LFUSES,H)
If(IOP.EQ.S) CALL HEX(LfUSES,S)
If(IOR.EQ.L) CALL BINA(LFUSEB,H,L)
If(IOP.E\&.N) CALL BLNa(lfuSES,p,N)
IF(IUR.EQ.C) CALL CAI
C CALL IODC4
IF(IOP,NE.Q ) GO TO 10%
STUP
C
C SETTING LIE PAKAMETEAS FOR THE SAO/SAI PESTS
200 IPCTR=0
CALL TEST(LPHASE,LBUP,TITLE,IC,IL,ILE,ISYM,IBUE,ITYPE,IPCTG,
| LEGR,ISAF,IECTRI, (FALSE...fiLSE.)
IPCTA0= [PCTR
C. LOOPING FOR SAI TEST
DJ 210 IPCTR1=1,IECTRO
LSAll=.TAJE.
CALl Test(LfaASE,LBUF,TITLE,IC,IL,ILE,ISYM,IbUf,ITYPE,IPCTR,
l LERR,ISAF,IPCTR1,LJA11,.fALSE.)
210 CONTINUE

```

PALO2760
PALO2770
palo2780
PALO2790
PALO2800
PAL02810
palo2820
PALO2830
Pal02840
PALO2850
PALO286U
PALO2870
PAL02880
PALO2890
pal. 02900
palo 2910
PALO2920
palo2930
pALO2940
PALO2930
2ALO2960
palo 2970
PALO2980
PALO2990
PALO 3000
PAL03010
PALO 3020
PALO 3030
PALO 3040
PALOSOSO
PALO3060
PAL03070
PALO3080
palo 3090
2ALO3100
PALOB114
PALO 3120
palo313u
PAL03140
PALO3150
PALO3100
palo3i70
palo3ibu
PALO 3190
PALO3200
PALO3210
palo3220
PALO3236
PALO3240
PALO3250
PALO3260
PALO3270
PALO3280
PALO3290
PALO 3300
```

file: Palz4 fortran a nsc time sharing services vm/sp release 2.0

```
```

    LSAI=ISAF PAL03310
    C LOOPING FOR SAO TEST
DO 215 LPCTRI=1, IPCTRO
LSAOI=.TKUE.
CALL TESI(LPHASE, LBUF,TITILE,IC,IL,ILE,ISYM,IBUF,ITYPE,IPCTR,
1 LERR,ISAF,IPCTHI,.FALSE.,LSAOI)
215 CONTINUE
ISAU=ISAF-ISA1
IFAULT=(15AF*100)/(2*IPCTR0)
HRITE(POF,220) ISAI
220 FORMAT(/,' NUMBER OF STUCK AT ONE (SAI) FAULTS ARE = ', [3)
WRITE(POT,2\&5) ISAO
225 FONMAT(/,' NUMBEE OF STUCK AT ZERO (SAO) FAULTS AXE =', IS)
WRITE(POE,23U)IFAULT
230 FORMAT(/,' QKOUUCT TE\&M COVEFAGE =' F3,'%',//)
GO TO 13%
C
END
C

```

```

C
C This jubroutine generates jecec formatteu output for intekfacing
C WITH DATA I/O PROGRAMMER
SUBROUTINE PLOTF
IMPLICIT INREGER (A-Z)
LOGICAL LFUSES (40,80)
INTEGEA IPGUF(40), ZERO;GNE
INTEGEiä ISUM(4),IANR,STX,ETX,IDEC(4),IPT,IINP,J1,J2
INTEGEA IDECIO(4),ISUMV (4), ISUMIO(4), BUFIO(4C)
COMMON/LURIT/PMS,POF,PDE
COMHON/IPT/IPR
COMMON /ifUSES/lFUSES
COMMON/SUM/ISUM,IDEC,IPBUF,BUFIO
DATA CERO/'O'/,ONE/'I'/
IADR=0
STX=2
ETX=3
ISUM (2) = U
ISUM(4)=230
WRITE(PDF,10) STX
10 FORMAT(' ', A1,'\#FO*')
DO 300 IPT=1,80
DO 50 IINP=1,40
IF(LFUSES(IINP,IPT)) IPBUF(IINP)=ONE
IF(.NOT.(LFUSES(IINP,IPT))) IRBUF(IINP) = ZERO
50 CONTINUE
IF(LFUSES(1,IPT)) GO TO 10U
IF(.NOT.LFUSES(2,IPT)) GO TO 250
190 IDEC(4)=IADS
DO 150 J=1,3
J 1=5-J
J2=4-J
IDEC(J2)=IDEC(J I)/10
IDEC(J1)=IDEC(J1)-10*IDEC(J2)
PALO3320
PALO3330
Pal.03340
PALO3350
PALO3360
pal03370
palO3300
PALO3390
2ALO3400
Palo3410
palo3420
PALO3430
PALO3440
palo3450
PALO3460
PALO3470
PALO3480
PaLO3440
PAL03510
PALO3520
PALO3530
EALO3540
PALO3550
PALO3560
pal03570
PAL03580
Pal03590
EAL03600
PAL03610
PALOSE20
PALO3630
PALO3640
PAL03650
PALO3660
PALO3670
PAL03680
PALO3690
PALO3700
PALO3710
PALO3720
PALO3730
PALO3740
FALO3750
PAL03760
PALO3770
PALO3780
PAL.03790
PALO 3800
PALO 3810
pALO3820
PAL03830
PAL03840
PAL03850

```
\(\operatorname{IDECIO}(\mathrm{J} 1)=\operatorname{ICONV}(\operatorname{IDEC}(\mathrm{J} 1))\)
150 CONTINUE
IDECIO(1)=ICONV(ICEC(1))
CALL SUMCHK
WRITE(PDF,201) IUECTO, TPEUF

250 IADR=IADR+40
300 COMTINUE
Isumio (1) =ICONV(ISUa (2)/10)
ISUM (2) \(=\) MOD (ISUM (2), 16 )
ISUMIO (2) =ICONV(ISUM(2))
Isumio (3) =ICONV (ISUa (4)/16)

ISUHIO (4) \(=1\) CONV ( 2 SUM (4) )
WRITE (PDF, 400) ETX, ISUMIO
400 FOKMAT(4*', A1,4A1,'*', /)
RETUEN
END
\(C\)
\(c\)
C
SUEROUTINE SUMCHK
IMPLICIT INIEGER (A-2)
LOGICAL LFUSES ( 40.80\()\)
INTEGER IPBUF(40), BUFIO(4U)
IHEEGER ISUM(4), IDEC(4)
COMMON /IPT/IPT
common/levies/ leuses
COMMON/SUM/ ISUM, IDEC, IPBUF, BUFIO
DO \(50 \mathrm{~J}=1,40\)
IF(LFUSES(J,IPT)) BUFTO(J) \(=49\)
IF(.NOL.LFUSES (J,IPT)) BUFIO(J)=40
ISUM (4) =ISUM(4) + BUFIU(J)
\(\operatorname{IF}(\operatorname{ISUM}(4) . G E \cdot 256) \operatorname{ISUA}(2)=\operatorname{ISUA}(2)+1\)
\(\operatorname{ISUM}(4)=\) MOD (ISUM (4). 256)
50 continue
DO \(100 \mathrm{~J}=1,4\)
\(\operatorname{ISUM}(4)=15 U M(4)+1 D E C(J)+40\)
\(\operatorname{IF}(\operatorname{ISUM}(4), G E,(50) \quad \operatorname{ISUM}(2)=\operatorname{ISUM}(2)+i\)
\(\operatorname{ISUM}(4)=\operatorname{MOD}(\operatorname{ISUM}(4), 250\) )
100 CONTINUE
\(\operatorname{ISUM}(4)=\operatorname{LSUR}(4)+173\)
\(\operatorname{ISUM}(2)=\operatorname{ISUM}(2)+1\)
\(\operatorname{IF}(\operatorname{ISUM}(4), G E, 256) \operatorname{ISUM}(2)=\operatorname{ISUM}(2)+1\)
\(\operatorname{ISUM}(4)=\operatorname{MOD}(\operatorname{SOM}(4), 236)\)
RETURN
END

c
INTEGER EUNCTION ICONV (K)
IMPLICIT INTEGER (A-Z)


IF (K.EQ.O) ICONV=A
IF(K, EQ.I) ZCONV=E
palo 3860
PALO 0870
PALO3886
PALO389U
PALO3900
PALOS91U
FALO 3920
palo3930
PALO3940
PAL03950
PALO3960
palO3y7c
palo3980
PALOS990
PALO4000
PALO4010
pal04020
palo4030
PALO4040
PALO405 pal04060
PAL04070
PALO4080
PALO4090
PALOL100
palo4110
PALO4120
PALO4130
PALO4140
PALO4150
PALO4160
PALO4 170
2ALO4180
PALO4 190
PALO4 200
PALOL2 10
PALO4220
PALO4 230
PALO4240
PALO4250
PALO4260
PALO4270
PAL04280
PALO4290
PALO4300
PALO4310
PALO4320
PALO4330
PALO4340
PALO4350
PAL04360
Pal04370
PALJ4380
PAL.04390
PALO4400
\begin{tabular}{|c|c|}
\hline & \\
\hline IF (K, E2, 3) & ICONV \(=1\) \\
\hline IF (K, EQ.4) & I \\
\hline  & ICON \\
\hline IF ( \(K . E Q, 6\) ) & ICO \\
\hline IF (K.EQ.7) & ICON \\
\hline IE (K.EQ.8) & ic \\
\hline If (K.EQ.J) & ICON \\
\hline IF (K.EQ.10) & C \\
\hline IF(K.EQ. 11\()\) & ICO \\
\hline IF(K.EQ.12) & - \\
\hline If (K.EQ.13) & IC \\
\hline IF (K.EQ. 14) & C \\
\hline IF(K.ËQ.15) & \\
\hline \&iUA & \\
\hline
\end{tabular}

PALO4410 PALO4420
PALO4430
PALO4440
PALO4450
PALO4460
PALO4470
PALO4480
PALO4490
PALC4500
PALO4510
PALO4520
PALO4S30
PALO4540
PALO4550
PAL04560
PAL04570
PALO4580
PALO4590
PALO4600
PALO4610
pal. 046 L
PALO4630
PALO4640
PALO4650 PAL04660
PALO4670
PALO4680
PALO4690
PA104700
PALO4710
PALO4720
PALO4730
PALO4740
PALO4750
PALO4760
PAL04770
PAL04780
PALO4790
PALO4800
PALO4810
PAL04820
EALO4830
C INITIALIZE LEUSES ARAAY (FUSE AREAY)
DO \(20 \mathrm{~J}=1,00\)
PALO4840
PAL04850 DO \(20 I=1,4 \mathrm{~J}\)

PALO4860
PALO4870
20 LFUSES (I, J) ※.FALSE. Pal04880
pALO4890
PALO4900
PALO4910
PALO4920
PAL04930
PAL04940
PALO4950


LBLANK＝．FALSE．
PAL05510
LXOR＝．FALSE．
LXORI＝．FALSE．
10 IC＝Iによ

IL＝IL＋1
IF（IL．LE． 200 ）\(G 0\) IO 20 watce（PMS，15）
15 FJixami（／，＇SOURCE FiLE EXCEELS zOU LIAES OR MISSING＇． siu？
20 IC＝0
GO 2010


go iu 心
31 If（Ifage（IC，IL）．NE．ICOLON）GO 2O 32
If（LXOn） GO TO 33
LKOK1＝．THUE．
GO \(10 \quad 10\)
33 LOR＝．TAUE． BETUR
32 If（ ．NJT，（IPAGA（IC，Li）．EX．IUR．AND．（LXORI）））GO TO 34
LXOR＝．IRLE゙．
GO IJ 10
\(34 \mathrm{LEEFE}=(\)（IPAGE（IC，IL）．EQ．ILEFT）
LAND \(=(I P A G E(I C, I L)\) EX．IAND）

LSLASH＝（IPAGE（IC，IK）！Ex．ISLASG）


REDU大N
ENU
C

C
SUBROUGINE Match（InATCA，IBUf，iSYM） PAL0586J
PAL05870
C THIS SUBROUYINE FINDS A MATCH BETNEEN THE PIN NAME IN TAE EQUATIONPALOSB80
C AND IHE PIN NAME IN TAE PIN LIST OR FUNCTION ZABLE PIN LIST FALOSYGO
IMPLICIT INEEGEA（a－2）
INTESER LBUE（ 8,24 ），ISYM（ 6,24 ）PALO5910
LOGICAL LBATCH
：1ATCH
marcilo
DO \(20 \mathrm{~J}=1,24\) LHATCH＝．THUE． DU \(10 \quad i=1,0\)
 IF（imatch）IMatch＝J continue

PAL05920
paloby 30
2AL05940
2AL05950
pal． 05960
PALO5970
PAL05980
PAL05990
PAL06000
RETURN
E：D
C

c
SUERUUTIAE XXLATE（IINPUT，LPHASE，IMATCH，LBUE，ITYPE）
PAL06050

FILE: PAL24 Fuatran a
```

C this subquUTINE FINDS A matci b\&TWEEN INPUT PIN NUMBEA AND
G THE INBUT LINE NUNBER FOH A SOECIFIC PAL. ADÜ I TO THE INEUT
LINE NUABER LE IHE PIN IS A COMELEMENL
LNPLICIT INIEGER (A-B)
INIEGER ITABLE(24,14)
LOGICAL LPHASE(24),LBUF(24)
DATA ITABLE/
PAL06060
c
PAL.06070
1,3,1,5,9,13,17,21,25,29,33,37,0,34,0,0,0,0,0,0,0, 3, 0,0,0,8alo6130
2 3,1,3,9,13,17,21,25,23,33,37,0,39,35,0,0,0,0,0, 0, 0, 0,7,0,palo6140
3.3,1,5,9,13,17,21,25,23,33,37,0,33,35,31, 0, 0, 0, 0, 0, 0, 11,7,0,PALOG150
4,3,1,3,9,13,17,21,25,29,33,37,0,37,35,31,27,0,0, 0, 0,15,11,7,0,PaL06160
5 3,1,3,4,13,17,21,25,29,33,31,0,33,33,31,27,23,0,0,19,15,11,7,0,22L06170
6 3,1,5,5,13,17,21,25,27,33,37,0,34,35,31,27,23, 0, 0,19,15,11,7,0,PAL06180
7 3,1,3,9,13,17,21,25,29,33,37,0,3y, 4, 35,31,27,23,19,15,11, 7,0,0,PAL06190
8 0,1,5,7,13,17,21,<5,24,33,37,0,0,39,33,31,27,23,14,15,11, 7,3,0,PALQ6200
90,1,5,9,13,17,21,25,23,33,37,0,0,33,35,31,27,23,19,15,11, 7, 3,0,PAL06210
A 0, 1, 3, y, 13,17,21,45,29,33,37,0,0,39,35,31,27,23,19,15,11, 7, 3,0, PALO6220
3 3,1,3,3,13,17,21,25,24,33,37,0,3),35, 0,31,27,23,19,15,11, 0,7,0,8AL06230
C 0,1,5,9,13,17,21,25,29,33,37,0, 0,3y,34,31,27,23,14,15,11, 1,3,0,PAL0624C
D J,1,5,9,13,17,21,25,29,33,37,0, 0,39,35,31,21,23,19,15,11, 7,3,0, Palob250
E.0,1,5,9,13,17,21,23,29,33,37,0, U,34,3b,31,27,23,14,15,11, 7, 3,0/paL06260
IBUBL=U PSOLO270
If(() LYHASE(IMAFG(i)).NNO.(.NOL.LBUF(I))).OR.
PALOG280
I_((.NOR,LPHGSE(IMALCH)).ANE,(

```

```

        BETUAN
    

```
C
    SUBROUTINE ECHO(IPAL, LNAME,REST,PATNUM,TIELE,CONP)
C THIS SUBROUIINE 2RINTS THE PAL DESIGN SPECIFICAPION INPUT EILE
    IHPLICIT INTEGER (A-Z)
    INTEGER IPAL(3),IAAME(5),REST(72), PATNUN(BC),TITLE(OO), COMP(OO)
    COMMON /PGE/ LPAGE(O0,200)
    COMMON /LUNLI/ RMS,ROE,RCE
    COMAON/FREST/ IEONGT.IDESG,IEND
    DATA IHLANK/' 1/
    HRITE(POF,5) EPA&,INAME,REST,FATNUM,TITLE,COMP
```



```
        DO'20 IL=1,IEND
            IC=81
    10 IC=IC-1 
    10 IC=IG-I IE(IPAGE(IC,IL).EQ.IBLANK.AND.IC.GT.I) GO TO 10
        WRITE(POF,15) (IPAGE(I,IL),IFI,IC)
    15 gormat(' 1,80ai)
    15 CONTINUE
    * RETURN
    END
C
pALOÓ550
PAL06350
PAL06360
PaL06370
Pinf06380
                                    LEUF(1)j), IEUGL=1
                                    PAL06290
PALO6300
    M, PALQG32S
```

```
                            PAL06310
```

```
    END
```

```
```

    END
    ```
```

```
C PALDG330
```

C PALDG330
10
PALOGO8O
PAL06090
PAL06100
2AK06110
2AL06120
8ALO6390
PAL06400
PALO6410
PAL064:20
PALO6430
PALO6440
PALO6450
PAL06460
PAL06470
10 IC=IC-1 IE(IPAGE(IC,IL).EQ.IBLANK.ANO.IC.GT.I) GO TO 10
PAL06480
PALO6490
PAL06500
PAL06510
PAl06520
PALOGS30
PAL06540

```

```

C
PA406570
SUBROUTIAR CAT
PALOG580
C THIS SU\&ROUTINE PRINZS THE PALASH CATALOG
PAL06590
IMPLICIT INIEGER (A-Z)
PAL06600

```
-
```

        COnMON /LUNIT/ PMS,POF,PDF
        kRITE(PMj, lo)
    10 foamaz(/,' tals palasm alus the uSER IN the design and',
                progámmlig Of the',/,' SERIES 24 zal famILy, TKE',
                FOLLOWING ORTIONS ARE PRUVIDEU:',
                        ECHO (E) - paINTS THE PAL DESIGN'.
                SgECIEICNTION',
            //.' PINOUI (O) - PNINES THE YINOUT OF THE PAL',
            //,' SEMULA\GammaE (T) - ExEGCISES fHE fuNCTION TABLE',
                VECTOKS in THE LOGIC',/,'
                EQUATIONS ANU GENERATES TES[ vecrors',
                QLOL (P) - PaIMTS THE ENTIEE FUSE PLOT')
            HRITE(PMS,20)
    <u formaf(/,' BNEEF (b) - firints only the used product ifines',
1
UFIME FUSE PLOT',/''' PHANFOM'
RUS\&S A,E UNITRED'.
//.' Jevec (J) - generaies fuSe outzut for data y/o',
yrogrammeas'.
//,' riEX (H) - gemerates hex progiamming pormat',
//.'SHOAT (S) - GEMERATES HEX PROG\&AMMING FURMAT'.
//'' JHLE (L) - GENERATES bHLF proGramyING format',
//,' . SNPE (:G) - GENERATES BNPF PROGRAMMING FORMAT',
//.' CATAlOG (に) - PHINTS THE pALASM CATALOG'.
//.' रUIT (Q) - ExIT Palasm',
- Eaulitrestiag')
RETUA:
END
//.' FAULT (F) - EAULT TESTING')
- puInts the entike fuSe plot')
PALO6610 PAL06620 pAL06030
PAL06640
2AL06650
PALO6660
PAL06670
PAL0668C
PALOO690
PALO6700
PAL06710
PALO6720
FALO6730
PALO6740
PALO6 750
PAL06760
PAL06770
PALU670
PAL06790
PALO6800
PALO6810
PALOG820
PAL06830
PAL06840
PALOS850
PAL06860
PALO6870
C
PAL06880

```

```

C
SUBiUUTINE PINOUT (IPAL, INAME, TITLE)
PALO6900
PAL06910
C THIS SUBROUTINE PAINTS THE PINOUT OE THE PRL
PALO6920
IMPLICIT INTEGEX (n-Z)
PALOO930
INIEGEXIPAL(3), INAGE(5),TITLE(BC), PIN(12,24),IIN(8,2) PAL06940

```

```

pALU6950
COMMON /LUNIT/ PMS,POF,PCF
PAL06960
data Iblank/' $1 /$ ISSAK/'*!
PALO6970
$2010 \mathrm{~J}=1,24$
DO $; 1=1,12$
palo69a
$5 \quad \operatorname{iLN}(I, J)=$ IBLASK
PALO6990
10 CONTINUE
15 DO $25 \mathrm{~J}=1,2$
DO $20 \quad 1=1,8$
$20 \operatorname{CONTINE} \operatorname{IIN}(I, J)=I E L A N K$
PALO 7000
PAL07010
palot020
PALO703C
PALO 7040
25 Cuntinut
$\operatorname{IIN}(2,1)=\operatorname{IPAL}(1)$
PALO7050
$\operatorname{IIN}(4,1)=r \operatorname{PaL}(2)$
PALO7060
$\operatorname{IIN}(0,1)=$ IPAL (3)
PALOT070
$\operatorname{IIN}(1,2)=$ INAME ( 1 )
IIN $(3,2)=$ INAME (2)
$\operatorname{IIN}(5,2)=\operatorname{IHAME}(3)$
$\operatorname{IIN}(7,2)=\operatorname{INAME}(4)$
$\operatorname{IIN}(8,2)=\operatorname{INAME}(5)$
$J=0$
$I L=0$
pal07080
PALO709:
palu 1100
pal. 07110
PALOT120
PALO7130
Pal07140
PALOT150

```
```

30 IC=0
IL=IL+1
35 IC=IC+1
40 IF(IC.GT.\forallU) GO TO 30
IF( IPAGE(IC,IL).EQ.IBLANK) GO TO 35
J=J+1
IF(J.GI.24) GO TO 60
DO 55 [=1,12
PIN(L,J)=IPAGE(IC,IL)
IC=IC+1
IF( IC.GT.80) SO TO 40
IF( IPAGE(IC,IL).EQ.IBLANK) GO TO 40
55 DO CONIINUL
II=0
65. II=Ii+1
IF(II.EQ:13) GO TO 75
IF( PIN(II,J).NE.IBLANK) GO TOGS
I=13
I=I-1
II=II-1
PIN(I,J)=PiN(II,J)
PIN(II,J)=IBLANK
IF(II,NE.1) GO TO 70
CONTINUE
WRITE(POF, 76) TITLE
76 FORMAT(/,: 1,80A1)
WRITE(POF,78) ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,ISTAK,
1 ISTAR,ISTAK,ISTAB,ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,
2 ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,
3 ISTAR,ISTAR,ISTAR,ISTAK,ISTAR,ISTAR,ISTAR,ISTAR
78 FORMAT(/,: ,18X,14A1, 3x,14A1,
1/,',10X,A1,13X,A1,1X,A1, 13X,A1)
JJ= <4
DO }88\textrm{J}=1,1
WRITE(POF,BO) ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,ISTAR
FORMAT(1 1,15X,4A1,29X,4A1)
WHITE(POF,B1) (PIN(I,J), I= 1, 12), ISTAR,J,ISTAN,
(IIN(I,I),I=1,8), ISIAH,JJ,ISTAR,(PIN(I,JJ),I=1, 12)
\&1, rORMAT(', I2AI, 3X,AI,I2,A1, IIX,BA1, IOX,A1,I2,A1, 3X,12A1)
WRITE(POF,O2) ISTAK,ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,ISTAR
82 FORMAZ(1:,15X,4A1,29x,4AI)
WAITE(POE,84) ISTAR,(IIN(I, 2),I=1,8), ISTAR
FOAGAT(' ',1dx,A1,11x,8a1,10x,Al)
DO Bó II=1,2
DO }85\quad1=1,
IIN (I,IL) = IBLANK
continue
JJ=JJ-1
88 CONTINUE
WRITE(POF,90) ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,
I ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,
2 ISTAR,ISTAK,ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,ISTAR,
3 ISTAR,ISTAR,ISTAK,ISTAR,ISTAR,ISTAR,ISTAR
90 FORMAT(' ',18X,31A1)

```
pALOT160
PALOT170
PALOT180
PALOT190
PALOT 200
PALO7210
PALOT220
palol 230
PALO \(7<40\)
PALO7250
PALO7260
PAL07270
PALOT280
PALO 7290
PALO7300
palo 7310
palot 320
PALOT330
PALO7340
palo 7350
palo 0360
palo 0730
PALO7380
pal 07390
PALO 7400
PALOT410
PALO 7420
PALO7430
PALO 7440
PALO7450
PAL07460
PALO7470
palo 0480
PALO7490
PAL07500
PAL07510
PALO 7520
PALO 7530
PAL07540
PAL07550
PALO756U
PALO 7570
PALO7580
PALO7590
PAL07600
PALO7610
PALO7620
PALO7630
PALO7640
PALO7650
PALO7660
PAL07670
pal07680
pal07690
palo7700

RETURN
PaLO7710
END
C

C
SUBROUTINE PLOT（LBUE，IBUF，LFUSES，iPROD，TITLE，LDUMP，ITYPE，LPROD， 1 IOP，IBLOW）
C this subrourine phoduces the fuse plot
ImpiICIT INTEGEA（A－Z）－

LOGICAL LBUF（24），LFUSES \((40,80)\) ，LCUMP，LPAOD（80）
INTEGER STX，ETX
COMMUN／LUNII／PMS，PUF，PDE


2 D／＇D＇／，ZEKO／＇O＇／，ONE／＇ノ／，FX／＇J＇／，FIDASH／＇O＇／
DATA STX／ZO2000000／，ETX／ZO3000000／
If（LUUMP）GO TO 50
If（ISAVE（IPKOD，I）．NE．íblanki）GETURN
IF（LBUE（1））GO TO j
DO \(30 \mathrm{~J}=1,3 \mathrm{~J}\)
30 ISAVE（IPROD，J）＝LSAVE（IPROD，J＋1）
ISAVE（IPKOD，40）＝ISLASH
5 DO \(20 I=1\) ， 0
If（ Lsave（Iproc，I）．ne．iblank ）actuan
If（ IBUF（I，I）．Eと．IBLANK）GO TO ZC DO \(10 \mathrm{~J}=1,39\)

ISAVE（IRROD，J）＝ISAVE（IPROD，J＋1）
ISAVE（IPROU，40）\(=\operatorname{IBUE}(1,1)\)
CONTINUE
If（IJAVE（IPROD，I），NE．LBLARK）GETURN
40 DO \(50 \mathrm{~J}=1,3\) ）
50 ISAVE（IRROD，J）＝ISAVE（IPROD，J＋I）
ISAVE（IPROL，40）＝IAND
RETURN
c PaINT FUSE PLOT
58 IF（IOP．Ex．D）GU TO \(\quad\) ©
nRITE（POE，61）TITlE
G1 EJRMAT \((/, 1\), ，OUA1．／／．
\(111111111122222222 \quad 223313333333^{\prime} .1\),
\(2101234567390123456789012345578901234567891,1)\)
GO TO 64
Cあ\＃\＃\＃\＃STX DETERMIVES THE STARTING CHAEACTER FOR DATA I／O EURMAT
62 घRITE（PUF，63）STX
63 FOKMAT（1 1，A1，＇\＆ \(100001 /)\)
b4 DO 10018 GPRO \(=1,73,8\)
DO 94 I \(\partial \mathrm{PRO}=1,8\)
IPROD＝I8日PRORI8PKU－1
ISAVE（IPRCD，40）＝IBLANK
DO \(70 \quad \mathrm{I}=1,40\)
IF（ ISAVE（IPKOD，1）．NE，IGLANK）GO TO 70 DO o5 \(\mathrm{J}=1,39\)
65
70 continue
palo 0720
PALOT730
Palo7740
PALO7750
PALO7760
PAL0 0770
PALO 7780
palo 7190
PALO7800
Pal07810
PALO7820
PALO7830
PAL07840
pal07850
PAL07860
palo7870
palo \(0780^{\circ}\)
palo 07890
PAL07900
PAL07910
PAL． 07920
PALO7930
PALO 7940
PAL07950
PAL07960
PALO7970
PAL07980
PALO7990
PALOBOOC
palo 0010
PALO 8020
pal． 08030
palo 0040
pal0 8050
PAL08060
PAL08070
PAL08080
palod090
PALO8100
PALOX110
palos 120
PALO8130
PALOE140
PALO8150
PAL08160
PAL08170
palo 8180
PALOB190
Pal． 0820 C
PALO 021 C
PALOB220
PALO8230
PALOB240
paloy 250

```

            IOUT (I+40)=ISAVE (IPROD,I) PAL08270
            75 CONTINUE PAL08280
    75 CONTINUE IF(ISAVE(IPROD,25).NE.IBLANK) IOUT(64)=IDASH
        iv aO I=1,40
        IOUT(I)=X
                        IF(LFUSES(I,IPSOD)) IOUT(I)=IDASH
                CONTINUE
                CALL FANTOM(ITYPE,IOP,IOUT,IPROD,I8PRO)
                    IF(IOP.NE.D) GO TU &5
                    K=0
    81 VO B2I=1.40
    ME((IOUT(L),E&,FX),OR.(IOUT(I),EQ.FIDASH)) GO TO 82
    MF((IOUT(L),E&,FX),OK.(IOUT(I),EQ.FIDASH)) GO TO 82
            IF(IOUT(I).EQ.K) IDATA(K)= ZERO
            IF(IOUT(I).EQ.IUASH) IDATA(K)=ONE
        CONTINUE 
        CONTINUE 
        CONTINUE 
        CONTINUE 
                    GO TO 34
    86 FORTE(PDF,34) IDATA
    86 FORITE(PDF,34) IDATA
                    SO TO 94
                    IPROD=IPROD-1
                    IF((IOP,EQ,P),OR.(IOP.EQ.B,AND.(LPROD(IPRODHI))))
        IF(IIOR,EQ,P),UR,(IOPGEQ
                    FOITE(EOF,9U) IPROD,IOUT
                    contINUE
        CONTINUE
            FORMAT(IX)
    100 CONTINUE
        IF(IOP.NE.D) GO TO 105
    HRITE(PDF,101) ETX
    101 Format(' ',Al)
    RETURN
    105 WRETE(POR,110)
    110 FORMAT(/.
    ```

```

        IF(IOP.EQ.P) HRITE(POF,111) PAL08650
    111FORMAT( I' O : PHANTOM FUSE (L,N,O) O: PHANTOM FUSE (H,P,1)',)

```

        112 FOKMAT(/,' NUMBER OF FUSES BLOW = ',I4)
        HRITE(POF,113)
113 format(//)
    RETURN
    END
```



```
SUBROUIINE HEX(LFUSES,IOE)
C tHIS SUOROUTINE GENERATES AEX PROGRAMMING FORMATS PALOB780
    IMPLICIT INTEGER (A-Z)
    INTEGER ITEMP(80), ZTABL1(32), LTABL2(16), ZCSUM(4)
        pal08290
PAL08300
                            PAL08310
PAL08320
        80
PALO8330
PALO834U
PAL08350
    pAL08360
    8 1
    83
                            PAL0837J
                            PAL.0838v
        PAL08390
        PALO8400
    PAL08410
    8
                                PALO8420

                                PALO8420
    86
PALO8450
PAL08460
    34 FORGAL(,40(A1,' '))
    PAL08470
    #
    85
    I
    90
    94
    96
    100
        1).'.,
                        1)
                                PALO8480
            )
                                PALO8490
        IF(IOUT(I).EQ.X)
        IDATA (K)=ZERO
            O
        PAL08440
    PALO&500
    PAL08510
    PALO8520
    PAL08530
    PALO8540
PALO8550
PAL08560
PAL0B570
PAL03580
PAL08590
PAL08600
PAL08610
PAL086<0
PAL03630
)PAL08640
PAL08660
```

```
```

    HRITE(POF,1:2) IGLOW
    ```
```

    HRITE(POF,1:2) IGLOW
    ```
2AL0B670
PAL0860U
PAL0860U
PAL0B690
pALO8700
PALO8710
PALOO720
PAL08730
PAL08740
PALO8760
PALO8770
PAL08780
PALO8800
```

C
C

LOGICAL LTUSES（40．80）
INTEGER SOH，STX，ETX，BEL
COMHON／LUNIT／PMS，POE，PDE
DATA H／＇H＇／，S／＇S＇／，IBLANK／＇$/$／，



1 18＇，＇19＇，＇1A＇，＇IE＇，＇IC＇，＇10＇，IE＇，＇IF＇ノ。


DATA $50 h / Z 01000000 /$ ，STX／ZO200000U／．
ETX／Z03000000／，BEL／207000000／
CSUM＝0
IF（IOP，EQ．H）WKITE（EDF，10）
10 Fohmat（／／．80（1＇）／／／）
C\＃\＃\＃あ＊NOTE：SOME PROM PROSRAMEEKS NEED A START CHARACTER．
C＊＊＊＊＊THIS PROGRAH OUTPUTS AN STX FOK THE DATA L／O HODEL g

（USE SOH FOR MOLEL＇5）
WRITE（PDF，S）BEL，BEL，BEL，BEL，BEL，BEL，BEL，STX，SOH
5 Format（1 1．9A1）
DO $40 I=1,41,40$
INC＝I－1
DO 40 LPROD $=1,7,2$
DO $20 \mathrm{~J}=1,2$
DO 20 IINEUTE 1,40
IHEX＝0
LSUM2＝IPROD＊J－I I INC
IE（LYUSES（IINPUT，ISUM2＊ 0 ））IHEX＝IHEXPI LE（LFUSES（IINPUT，ISUM2．＊）IHEX＝IHEX＋2 If（LFUSES（ILNPUT，ISUR2＊16））IHEX＝IHEX＋4 If（LFUSES（ILNPUT，ISUM2＋24））IHEX＝IHEX＋ If（LIUSES（IINPUT，ISUM2＊ 32 ））IHEX＝IHEXP16 CSUA＝CSUMAIHEX ISUBX＝IINPUT＋（40＊（J－1）） ITAMP（ISUKX）＝とTABLI（IHEXP1）
IF（IOP．EQ，h）WRLTE（PDF，6O）ITEMP

IF（IOP．EQ．S）WRITE（PDF，GI）ITEMP
FORMAS（4（＇，，20A2，＇，＇，1））
IF（IOP，EQ，H）KRETE（PDR，70）
70 Furmat（／／．80（＇＇）．／／）
WRITE（PDF，BO）ETX
80 Format（＇，A1）
c
CONVERT DECIMAL CHECK SUA INTO HEX CHECK SUA
DO $85 I=1,4$
2TEMP＝CSUM－16＊（CSUA／16）
$\operatorname{zcsum}(5-1)=2 \operatorname{TABL} 2(2 T E A P+1)$
CSUM＝CSUM／16
－ 5 CONTINUE
If（2CSUM（1）E EQ，ZTABL2（1）） $\operatorname{LCSUM}(1)=$ IBLAAK
WRITE（PMS，90） $\operatorname{ZCSUK}(1), \operatorname{ZCSOH}(2), \mathrm{ZCSUM}(3), 2 \operatorname{CSUA}(4)$
90 FOKMAT（／．＇HEX CHECK SUM $=$ ．4A1）
RETURN
END
C

PAL00810 PAL08820 PALO8830 PAL08840 PAL08850 PALO8860 PAL0887U
PAL08880
PAL08890
PALO8900
PAL03910
PAL03920
PAL08930
PALO8940
PALO8950
PALO8960
PAL08970
PALO8980
PALO8990
PALO9000
PAL09010
PALO9020
PAL09030
EALO9040
PAL09050
PAL09060
PAL09070
PAL09080
PALO9090
PALC9100
PALOG110
PALOF120
PALOF130
PAL09140
2ALO9150
PALOF160
PAL09170
PALO9180
PALO9190
PALO9200
PALOS210
PALO9220
PALOY 230
PALO9240
paloy250
PALO9260
PAL09270
PAL09280
PAL09290
PALO9300
PAL09310
pal 09320
pal09330
PALO9340
PALOY350

FILE: PAL24 FORTRAN A NSC TIME Sharing SERVICES VM/SP RELEASE 2.0


```
C
    PALO9370
    PALO9380
        blUCK DATA
        IMPLICII INTEGER (A-2)
        COGMON/BLK/ PRBX10(10,14), PRODB(0,11),PRODLN(40,7)
        data pa8x10/
            4,4,4,4,4,4,4,4,4,4,
            3, 0, 5, 5, 5, 5, 5,'5, 6, 3.
            3, 3, 7, 7, 8, 3, 7, 7, 3, 3,
            3,3,3, 9,10,10, 9, 3, 3, 3,
            3, 3, 3, 3, 1, 1, 3, 3, 3, 3,
            2, 2, 2, 2, 1, 1, 3, 3, 3, 3,
            11,11,11,11,11,11,11,11,11,11.
            11,11,11,11,11,11,11,11,11,11,
            11,11,11,11,11,11,11,11,11,11,
            11,11,11,11,11,11,11,11,11,11,
                3,1,1,1,1,1,1,1,1,3,
                3,1,1,1,1,1, 1, 1, 1, 3,
                3,1,1, 1, 1, 1, 1, 1, 1; 3,
                3,1,1,1,1,1,1,1,1,3/
    DATA PRODG/
            1,1,1,1,1,1,1,1,
            2,2,2,2,2,2,2,2,
            3,3,3,3,3,3,3,3,
            4,4,3,3,3,3,3,3,
            5,5,3,3,3,3,3,3,
            5,5,5,5,3,3,3,3,
            6,0,6,6,3,3,3,3,
            6,6,3,3,3,3,3,3,
            7,7,7,7,7,7,3,3,
            7,7,7,7,3,3,3,3,
            1,1,1,1,3,3,3,3%
            DATA PRODLN/
            40*1dx,
            40*1HP.,
            40%1HN,
            6*1Hx,2*1HP,2*1HX,2*1HP, 2*1HX,2*1HP, 2*1HX,
            2*1HP,2*1HX,2*1HE,2*1HX,2*1HP,2*1HX,2*1AP,
            2*1HX,2*1HP,4*1HX,
            10*1HX, <* IHP,2*IHX,2*IHP,2*1HX, 2*1HP, 2*IHX,
            2*1HP,2*1HX, <& 1HP, 2*1HX,2*1H2,f*1HX,
            14*1HX,2*1HP, 2*1*X,2*1HP,2*1HX,2*1HP,2*1HX,
            2*1HP,12*1HX,
            18*1HX,2*1HP,2*1HX,2*1HP,16*1HX/
    END
C PAL09810
PALO9800
```



```
C
    SUBROUTINE TWEEK(ITYPE,LfUSES)
C THIS SUBROUTINE TNEEKS LFUSES (THE PROGRAMMING FUSE PLOT) PALO985O
C FOR HIGH AND LON PHANTOM FUSES
    IMPLICIT INTEGEX (A-Z)
    lOGICAL LFUSES(40,8U), LBLANK,LLEET,LANO,LOR, LSLASH,
    I LEQUAL,LRIGHT,IXOR
    I LEQUAL,LRIGHT,IXOR
    COMMON LBLANK,LlEFE,LAND,LOR,LSLASH,LEQUAL,LEIGHT,l保
PALO9840
    PAL09860
PALO988U
PALO9890
PALO9900
```

```
        COMMON /BLK/ PB8X10(10,14),PKOD8(8,11),PRODLN(40,7) PALO9910
        DATA P/'P'/,N/'N'/
        FUSPTR=1
        DO 30 OGTPUT=1,10
        GRTYPE=PROX10 (OUTPUT,ITYPC)
        DO 30 PRLINE=1,8
            LNTYPE=PRODU(KRLINE,GRTYPE)
            DO 20 COL=1,40
                    IF(PRODLN(COL,LNTYPE),EQ,P)
                        LFUSES(COL,FUSPTR)=.TRUE.
                    IF(PRODLN(COL,LNTYPE).EQ,N)
                        LFUSES(COL,FUSPTR)=, FALSE.
            coniminue
            FUSPTR=FUSPTR+1
    30 CONTINUE
        RETURN
    END
C
```



```
C
    SUBEOUTINE BINR(LFUSES,H,L)
C thIS SUBROUTINE GENERATES bINARY PhoGRAMMING FORMATS
    IMPLICIT INTEGEK (A-Z)
    INTEGER ITEMP(5,10)
    logICAL LfUSES (40,80)
    COMMON /LUNIT/ PMS,POF,PDF
        WRITE(PDI,10)
        10 FO:AMAT(//,': .'.//)
            DO 20 I= 1,41,40
            INC=I-1
            UO 20 LPROD=1, B
                00 20 J=1.31,10
                    vo 15 K=1,10
                    IINPUT=J+K-1
                        ITEMP(1,K)=L
                        ITEMP (2,K)=1
                        ITEMP (3,K)=2
                        I'EMP (4,K)=L
                        ITEMP (5,K)=L
                        ISUA3=IPROD+INC
                        IF(LFUSES(IINPUT,ISUM3* O)) ITEMP(5,K)=H
                                IF(LFUSES(IINPUT,ISUM3 * & )) ITEMP (4,K)=H
                                If(LfuSes(IINPUT,ISUM3 + 16 )) ITEMP(3,K)=h
                        IF(LFUSES(IINPUT,ISUM3 + 24)) ITEMP(2,K)=H
                        IF(LFUSES(IINPUT,ISUM3 + 32)) ITEMP(1,K)=H
                    CONTINUE
                    HRITE(PDF,30) ITEMP
                    FORMAT(' ', 10('D',5A1,'E '))
        WRITE(PDF,10)
        RETUAN
        EMD
                                PAL10400
                            PAL10420
C
```



```
C
    SUBROUTINE SLIE(LFUSES,I88PRO,ITYPE,IBLOW)
PAL10440
PAL.10450
```

```
C THIS SUBROUTINE WILL BLOW THE ENTIRE CONDITIONAL THREE-State
    PRODUCT LINE WHEN 'If(VCC)' CONDITION IS USED FOR THE
    CORRESPUNDING OUTPUT PIN
    IMELICIT INTEGER (A-Z)
    INTEGER LENABL(10,14)
    LOGLCAL LFUSES (40,80)
C I=ENAGLED OUTPUZ. J=ANYTHING ELSE FOR THAT OUTPUT
    data IENagl/
    l 0,0,0,0,0,0,0,0,0,0.
    0,0,0,0,0,0,0,0,0,0.
        0,0,0,0,0,0,0,0,0,0.
        0,0.0,0,0,0,0,0,0,0.
        0,0,0,0,0,0,0,0,0,0.
        0,0,0,0,0,0,0,0,0,0,
        1,1,1,1,1,1,1,1,1,1,
        0,0,0,0,0,0,0,0,0,0.
        1,0,0,0,0,0, C,0,0,1,
                1,1,1,0,0,0,0,1,1,1.
                0,1,1,1,1,1,1,1,1,0.
                0,0,0,0,0,0,0,0,0,0.
                0,1,0,0,0,0,0,0,1,0.
                0,1,1,0,0,0,0,1,1,0,
        IOUT=(I&&゙PRO-1)/o+1
        IE(IENABL(IOUT,ITYPE).EQ.O) RETUEN
        DO 10 I= 1.40
        IBLOW = [BLOW. 1
        10 LFUSES(I,I甘APRO) =.TAUE.
        I88PRO = I8\trianglePRO + 1
        RETUAN
        END
C
```



```
C
    SUGROUTINE FANIUM(ITYPE,IOP,IOUT,IPROD,IBPRO)
C THIS SUBAOUIINE UPUATES IOUT (THE PRINTED FUSE PLOT)
C FOR HIGH ANJ LUN PAANTOM FUSES
        IMPLICIT INTEGER (A-Z)
        INTEGER IOUG(64)
        LOGICAL LBLANK,LLEFT, LAND,LOR,LSLASH,LEQUAL,LRIGHT,LXOR
        COMMON LBLANK,LLEFT,LAND,LOR,LSLASH,LEQUAL,LRIGHT,LXOR
        COMMON /BLK/ Pa8x10(10,14),PROD8(8,11),PRODLN(40,7)
        DATA B/'B'/,N/'N'/, E/'g'/,LOFANT/'O'/,HIFANT/'O'/.IBLANK/' '/
C GET OUTPUT GROURING
        OUTPUT=(IPGOD-1)/d+1
        GRTYPE=P&3X10(OUTEJT, ITYPE)
        LNTYPË=PRUDO(I&EKU,GRTYPE)
        DO 10 COL=1,40
            IF( PRODLN(COL,LNTYPE).EQ.P.AND.IOP.EQ.P ) IOUT(COL) =HIPANT
            IF( PRODLN(COL,LNTYPE).EQ.P.AND.IOP,EQ.B) IOUT(COL) = LBLANK
            IF( PRODLN(COL,LNTYPE).EQ,N ) IOUT(COL)=LOFANT
        10 CONTINUE
        RETURN
        END
C
```



C
SUBROUTINE IODC2
C*みあ** THIS ROUTINE IS OPTIONAL, IT MAY BE USED TO TURN PERIPHEAALS ON
IMPLICIT INTEGER (A-Z)
INTEGEKK BEL,DC2
COMMON /LUNTT/ PMS, POF,PDF
Data BEL/207000000/,DC2/222000000/
WaITE(PDE, 10) DC2,BEL
10 FORMAT(1, 2A1)
RETUKN
END
C
PAL11020
PAL 11030
PALI1040
PAL 11050
PAL 11060
PALI1070
PAL 11080
PAL. 11090
PAL 11100
PAL 11110

C
SUBROUTINE IODC4
PALI1140

IMPLICIT INTEGER (A-L)
INTEGER BEL,DC3,DC4
DATA BEL/Z07000000/, DC 3/223000000/,DC4/224000000/
WaITE(PDF, 10) EEL,DC3,DC4
PALI1150
10 FORMAT(' ',3AI)
aETUBN
END
C
PALI 11160
PAL11170
PAL 11180
PALL1190
PAL!|200
PAL 11210
PAL 11220
PALII230
C PAL11240

C
SUbroutine test (lphase, lbuf, title, ic, il, ile, isym, ibuf, itype,
1
IPCTR, LEAR, ISAF, iPCTRI, LSAll,LSAOI)
C THIS SUBROUTINE PERFURMS THE FUNCTION TABLE SIMULATION
C And Generates test vectors
IMPLICIT INTEGER (A-Z)
INTEGER ISYM $(8,24)$, $\operatorname{ISYM1}(4,24), \operatorname{IBUF}(8,24)$, IVECT $(24), \operatorname{IVECZP}(24)$.
1 ISTATE(24), ISTATT(24),IPIN(24),TITLE(80), IPCTR
LOGICAL LBLANK, LLEFT, LAND, LOR,LSLASH, LEQUAL, LRIGHT, LXOR, LSAME,
$\begin{array}{ll}1 & \text { KORFND,LEAR,LPHASE (24),LPHASI(24), LBUF (24), LOUT (24). } \\ 2 & \text { LOUTP(24), LCLOCK,LPTRST, LCTRST,LENABL (24), NREG, }\end{array}$
1
2 $\quad$ LOREND,LERR,LPHASE (24),LPHASI(24), LBUF (24), LOUT
$\begin{array}{ll}2 & \text { LOUTP(24),LCLOCK,LPTRST } \\ 3 & \text { LSAII,LSAI2,LSAOI,LSAO2 }\end{array}$
Integer bel
COMMON LBLANK, LLEET, LAND, LOR, LSLASh, LEQUAL, Litght, LXOR
COMMON /PGE/ LPAGE (dU, 200)
COMMON /LUNIT/ PMS,POF,PDE
COMMON /FTEST/ LEUNCT, IDESC, iEND

1 NI/'I'/, EaR/'?'/, IBLABK/' / ,COMENT/';'/
DATA bEL/Z07000000/
C PRINT AN ERROR MESSAGE If NO fUNCTION TABLE IS SUPPLIED
If(IfuNCT.NE.0) GO TO 3
WRITE (PMS, 2)
2 format (/,' function table must be supplied in order to perform'.
1 'SIMULATION')
1 ' SIMULATION')
BETURN
C PRINT ITTLE
3 IE((.NOT.LSAII).AND.(.NOT.LSAOI)) WRITE(POF,4) TITLE
4 Fugmat (/, 1,80 Al, / )
C INITIALIZE LERR (EUNCTION TABLE ERROR FLAG) TO NO ERROR.
PALII260
PAL11270
palil280
PAL 11290
PAL 11300
PAL11310
PAL11320
PAL 11330
PAL 11340
PAL11350
PAL11360
PAL 11370
PALII380
PAL11390
PAL 11400
PAL11410
PAL11420
PAL11430
PAL 11440
PAL 11450
PAL 11460
PAL 11470
PAL11480
PAL 11490
PALI1500
PAL 11510
PAL 11520
PAL 11530
PAL11540
PALI1550
file: palzu fortran a nsc time sharing services vm/sp release 2.0

```
    LERK=.FALSE.
    PAL11560
C INITIALILE NERR (NUMBER OF FUNCTION TABLE ERRORS) TO NO ERROR PALII570
    NERR=0
C SET THE STARTING POINT OF IHE FUNCTION TABLE TO COLUMN O
        ANO SFUNCI+1
    IC=0
    IL=IFUNCT + 1
INITIALISE SAI/SAO pARAMETERS
    IPCTR3=0
    IEEN=0
    IPCTR=0
```



```
    ITRSP=v
C MAKE A DUMMY CALL TO INCR
    CALL INCR(IC,IL)
C GET THE EUNCTION TABLE PIN LIST (UP TO 22)
C GO ONE MORE THAN MAX TO LOOK FOR DASHED LINE
    DO 10 I=1,23
    CALL GETSYM(LPHASI,ISYMI,I,IC,IL)
            DO ל J=1,8
        5 IBUF(J,I)=ISYMI(J,I)
            If(IBUE(B,1).Eq.IDASH) GO TO 12
            CALL MATCH(IMATCH, LBUE,ISYM)
            If(IMATCH.NE.O) GO TO 7
            waITE(PaS,6) (IBUE(J, I), J=1,8)
        6 FORMAT(/,' fuNCTION 'ABLE PIN LIST ERROR AT', BA1)
        REIURN
        7 LOUT(I) =.FALSE.
            ISTATT(I) = X
            IVECTP(I) = X
C If APPGOPIATE PAL TYPE, RENEMBEK LOCATION OF CLOCK AND THAEE-STATEPALIIBGO
    IF( .NUT.(ITYPE.EQ,Z.OK.ITYPE.EQ.G.OK.ITYPE,EQ.10.OR.
    1 ITYPE.EQ. 12.OR.ITYPE.EQ.13.OR.ITYPE.EQ.14), GO TO 10
        IF(IMATCH.EQ.I) LCLOCK=1
        IF(IMATCH.EQ.13) ITRST=I
    10 IPIN(I)=IMATCH
C ALl SIGNAL NAMES fO& THE fuNCTIONAL TEST HAVE BEEN READ IN
C ADJUSI COUNT
    12 InAX= I-1
    NVECP=u
C
C*####START OF MALN LOOP FOR SIMULATION**###
C
C
    90 IPCTR 2=0
        IEQN=0
        IPCTR 3=0
        LSA12=.FALSE.
    LSAO2=.FALSE.
C
    NVECT=NVACT+1
    IC 1=0
    ILI=ILE
C GO PASSED COMMENT LINES
```

PALI1570
PAL 11580
PAL11590
gALil600
PAL 11610
PAL 11620
PALI1630
PAL 11640
PALI1650
PAL 11660
PAL 11670
PALI 1680
PALII690
PALII 700
PAL 11710
PALI1720
PALII 130
PALI1740
PAL 11750
PALI 1760
PALI:770
PAL11780
PALI1790
PALII800
PAL11810
PALII820
PALII830
PAL11840
PALII850
C If APPGOPIATE PAL TYPE, REMEMEEK LOCATION OF CLOCK AND THAEE-STATEPALII8GO

```
C ENABLE PIN IN FUNCTION TABLE PIN LIST
```

C ENABLE PIN IN FUNCTION TABLE PIN LIST
ENABLEPINIMPUKCTOK TABLE
pAL 11870

```

PALII880
PAL 11890
PALI 1900
PAL11910
PALI1920
PAL11930
PALI1940
pal 11950
PAL 11960
pall1970
PAL 11980
PALII990
PAL 12000
PAL12010
PALE 12020
PAL 12030
PALI2040
PALI2050
PAL 12060
PAL 12070
PAL 12080
EAL 12090
PAL12100
```

    23 IF(IPAGE(1,IL).NE.COMENT) GO TO 24
    IL=ILL+1
    GO TO 23
    24 COATINUEO
    C Gets vectors fium function table
DO 20 I= 1, IMAX
If(iPAGE(IC,+L).Ev.IELaNK) Go to 21
go ro 22
21 IC=IC+1
If(IPAGE(IC,iL).E४.iblaNK) GO TU 21
22 IVECT(I)=IPASE(IC,IL)
IC=IC+I
2U CONIINUE
AUVANCE lINE COUNT TO sKIP fUNCTION TABLE COMMENTS
IL=IL+I
IC=1
IF(IVECT(I).EQ.IDASi) GO TO 95
C CHECK FUG VALID FUNCEION TABLE VALU:S (L,H,X,Z,C)
DO 11 I=1, LMAX
IF(IVECT(I).EQ.L.OR.IVECT(I).EQ.H.OK.IVECT(I).EQ.X.OR.
IVECT(I).E\&.\&.OA.IVECT(I).EQ,C) GO TO 1I
warte(pus,8) IVECI(I),NVECT
B FOhMAF(/,'',dl,' İ NOT AN ALlunEd function table entiy'.
I
BEIURN
11 continue
INItIALIZ\& Clock dND ThaEe-state enable flags
LCLOCK=.FALSE.
LCTHST=.IRUL.
LPTaST=.TRUE.
DU 13 I= 1,IMAX
13 LENABL(I)=.TRUE.
C INEmIALIZENRES (NOTT REGISIERED OUTPUT) FO FALSE
NGEG=.FALSE.
C INITIALIZEISTAIE ARAAY TO alL X'S
DO 15 i=1,24
15 ISTATC(I) =x
CHECK If THIS PAL TYPE HAS aEGISTERS
IF(.NOT.(ITYPE.E४.O.OR.ITYPE.EQ.G.OR.ITYPE.E\&.IJ.OR.
| ITYPE.EQ.12.OA.ITYPE.EQ.13.OA.ITYPE.EZ.14) ) GO TO 25
C Check clock anj fhree-state enable pins and change flac if needed
IF(IVECT(ICLOCK).EQ.C) LCLOCK=.TGUE'.
If(ITRSI.EQ.0) GO TO 25
LSAME=(( LPHASE(13)).AND.( LPHASI(ITRST)).OR.
1 (.NUT.LPGASE(13)).AND.(.NOT.LPHASI(ITRST)) )
IE( IVECT(IFRST).EQ.L.AND.(.NOT.LSAME).OR.
I IVECT(ITRST).EL.H.GND.( LSANE) ) LPTHST=,FALSE.
IF(LPTABi) GO HO 25
DISABLE REGISTERED OURPUTS IF APPROQRIATE
DO 40 I= I,I.AAX

```

```

        IF(J.EQ.17.OR.J.EQ.18.OR.J.EG.19.OR.J.EQ.2O) LENAOLL(I)=.FALSE.
        IF( (ITYPE.EQ.O.OX.ITYPE.EQ.Y.OR.ITYPE.EQ.12.OK.
    l
                ITYPE.EQ.13).ANU.(J.EQ.16.OR.J.EQ.2I) ) LENABL(I)=,FALSE.
        IE((ITYPE.EQ.G.OR.ITYPE.EQ.9.OR.ITYEE.EQ.I2).AND.
    ```
pali2110
PAL12120
PAL12130
PAL 12140
PAL12150 PAL12160
PAL 12170
PAL12180
PAL1219J
PAL 12200
PAL. 12210
PAL 12220
PAL 12230
PAL 12240
PAL 12250
PAL 12260
PAL 12270
PAL 12280
PAL 12290
PAL 12300
PAL12310
PAL 12320
PALI2330
PAL12340
PAL 12350
PAL 12360
PALI \(2370^{\circ}\)
PAL12380
PALI2390
PAL12400
PAL 12410
PAL12420
PAL 12430
QAL 12440
PAL 12450
PAL 12460
PAL 12470
PAL12480
PAL. 12490
PAL12500
PAL 12510
PAL 12520
PALI2530
PAL12540
PAL 12550
PAL12560
PAL 12570
PAL 12580
PAL 12590
PAL 12600
PAL12610
PAL 12620
PALI2630
PAL 12640
PAL 12650
\(c\)
```

FILE: PAL24 FORTAAN A NSC TIME SHARING SERVICES VM/SP RELEASE 2.O

```
    I (J.EX.15.OK.J.EQ.22) LENABL(I) =.FALSE. PALI26GU
        IF (ITYPE.EQ. G.AND.(J.EX.14.OR.J.EQ.23) ) LENABL(I)=.FALSE. PAL12670
    46 CONTINUE
C
Cあ\#\#\#\#SCan IHROUGH TAE LOGIC EqUATIONS*****
C
C MaKE a dummy CALL to ince
    25 CALL INCE(IC1, ILI)
    26 CALL GETSYM(LBUF,ISUF, I,ICI,LLI)
    IF(LLEFT) GO \(202 y\)
    27 If(.NOT.LEQUAL) dO TJ 26
c
    IF (LEQUAL) IEQN=IEUN+I
C
C evaluate conditional trieee-state product line
    29 If (LZQUAL) GO 2035
    NREG=.TRUE.
    33 Call Getsya (Lbuf, ibut, I, IC1, ILI)
    CALL MATCH (IINP, IBUE, ISY: I)
C Check Foh GND, VCC, /GND, OR /VCC IN Conoitional three-state
C PRUDUCT LINE
    IF (IINP.NE.O) GO TO 32
    CALl MATCH (IMATC:i, L BUF, iSYM)
    ILL=ILI
    IF ( IAAMCA.EV. \(12, A N D .(L B U F(1)) . O K\).
    1 IMATCA.Eर. \(14 . A N O\). (.NOT.LBUF(1)) LCTEST=.FALSE.
        IF ( IINP.EQ.O.AND.INATCK.NE. 12.AND. LMATCH.NE. 24 ) GO TO 100
        GO TO 34
    32 ITEST=IVECT (IINP)
        IF ( ITEST.EQ.L.AND. ( LPAASI(IINE)).AMD. ( LBUF(1))
        1.OR. ITESI.EQ.H.AND. (LPHASI(IINP)).AND. (.NOT.LBUF(I))
        2.OR. ITEST.EQ.H.ANU.(.NOT.LPHASI (IINP)).ANO. ( LBUF(I))
        3.OR. ITEST.EQ.L.AND. (.NOT.LPHASI(IINP)).AND. (.NOT.LBUE(I))
        4 ) LCTAST=.FALSE.
            IF(ITEST.EQ.X.OR.ITEST.E甘.Z) LCTKST=.FALSE.
    34 If (LAND) GO TO 33
    GO TO 27
c
C Evaluaterte lugic equation
C
    find pin number of the output vectors
    35 IPCTR \(3=0\)
C
    CALL Match(IOUTP,IBUF, ISYMI)
C FLAG FOK UNREGISTERED OUTPJTS
    CALL MATCII (IOUT, IBUF,ISYM)
    IF (ITYPE.LE. 7.OR.ITYPE.EQ.11) NREG=.TKUE.
    IF ( (ITYPE.EQ.9.OR.ITYPE.EQ.10).AND. (IOUT.EQ.14.OR.IOUT.EQ.23) )
    1 NAEG=.TRUE.
    IF ( (IIYPE.EQ. 10.0 . ITYPE.EQ. 13.OR.ITYPE.EQ. 14).AND.
    1 (IOUR,EQ.15.Of. IOUT.EQ.22) ) NREG=.TRUE.
    IF ( (ITYPE.EQ.10.UR.ITYPE.EQ.14).AND. (IUUT.Eथ̂.16.OK.IOUR.EQ.21) )
    1 NREG=.TAUE.
    ILL=IL 1

PALI2680
PAL12690
PAL12700
PAL12710
PAL12720
EAL12730
pal. 12740
pal 12750
PAL 12760
PAL12770
PAL1278J
PALI2790
PAL12800
PAL12810
PAL12820
PAL 1283 J
PALI284
PALI2850
PAL12860
PAL12870
PALI2880
PAL12890
PALI2900
PAL12910
PAL12920
pall2930
PAL12940
PAL 12950
PAL12960
PAL12970
PAL12980
PAL12990
PALI3000
PAL1301u
PAL 13020
PAL13030
PALI3040
PALI 3050
PALI3060
PAL13070
PAL 13080
PALI3090
PAL13100
PAL13110
Pali3120
PAL13130
PAL13140
PAL13150
PALI3160
PAL13170
PALI3180
PALI3190
PAL13200
```

    IF(IOUTP.EQ.O) GO TO 100 2AL13210
    IF(NREG) LENABL(IOUTP)=LCTRSI
    LOUT(IOUTP)=.TKUE.
    LE( .NOT.LCTRST ) LOUT(ICUTP)=.FALSE.
    LCTAST=.TAUE.
    LOUTP(IOUTP)=LBUF(I)
    DETERMLNE PHODUCT [ERM AND EVENTUALLY SUM FOR OUTPUT KEEPING
        TKACK TU SEE LF AN XUR (EXCLUSIVE UK) HAS BEEN FOUND
    xORSUM=H
    XOKFND=.fALSE.
    ISUM=1
    C
28 IPCTR2=IPCTK2+1
IPCTR3=1PCTA3+1
IPCIR=IPCTK+1
C
30 ILL=ILI
CALL GETSYM(LBUF,IBUF,I,ICI,ILI)
CALL MaICd(IINP,IBUF,ISYMI)
IF(IINP.NE.U) GO TO 47
CALL MaTCri(IMAZCH,IBUE,ISYM)
If(IMAZCH.NE.I2.AMD.IHATCH.NE.24) GO TO lOU
C THEEK TOR GND AND VCC IN YRODUCT LINE
IF(IMATCH.EQ.12) ITEST=L
IF(IAATCH.EQ.24) LTEST= (
IINP=<3
LPHAS1(23)=.TRUE.
GO ro 37
47 ITEST=IVECT(IINR)
C
GET {EGISTERED FEED aACK VALUES
IF(NREG) GO TO 37
CALL GATCH(IIFB,IEUE,ISYM) , YALI3530
IF( (ITYPE,EQ.U.OR.ITYPE.EV.9.OR.ITYPE,EQ.IJ.OR.ITYPE.EQ.12.OR. PALIJ54O
I ITYPE.EQ.I3.OR.ITYPE.Z\&゙.14).AND.(IIFB,EY.I7.OK.IIFB.EQ.18.OR,PALIJ55O
2 IIFB.EQ.19.OR.IIFB.EQ.20) ) ITEST=IVECTP(IINP) PALI3560
IF( (ITYPE.EQ.O.OK.IFYPE.EQ.9.OA.ITYPE.EQ.12.OR.ITYPE.EQ.13).AND. PALI3570
| (IIFB.EQ.10.OK.IIEB.EX.2I) ) ITEST=IVECTP(IINP) PALI3580
IF( (ITYPE.EQ.8.OK.ITYPE.ZQ.Y.OR.ITYPE.EQ.12).AND. PALI35YO
I (IIFB.E\hat{E}15.OK.IIFE.EQ.22) ) ITEST=IVECTP(IINP)
IF(, ITYPE.EQ.O.AND.(IIFG.EQ.14.OR.IIFB.EQ.23) )
ITEST=IVECTP(IINP)
37 IE(ITESI.EQ.X.OR.ITESI.EQ.Z) ITEST=\&
IF( ITEST.EQ.L.AND.( LPHASI(IINP)).AND.( LBUE(I))
I.OK. ITESR.EQ.H.AMD.( LPGASI(IINP)).AND.(.NOT.LBUF(I))
Z.OK. ITESI.E\&.H.AND.(.NOT.LPHASI(ILNP)).AND.( LBUE(I))
3.OR. ITEST,EQ.L.AND.(.NOT.IPNASI(IINP)).AND.(.NOT.LBUF(I))
4) IPRUD=L
IF((IPCTR2.EQ.IPCTRI).AND.(LSAII)) SO TO 110
38 IF(LAND) GO TO 30
IF ((IPCTR2.EQ.IPCRKI).AND.(LSAOl)) GO IO 120

```
fILE：PAL24 EURTHAN A NSC TIME SHARING SERVICES VM／SP HELEASE 2.0
```

    121 IE(ISUM.EQ.L.AND.IPROD.EQ.X) ISUM=X
    IF( (ISUM,NE,H),AND,IPROL,E\,H ) ISUM=H
    C CHECK FOK XOR (EXClUSIVE Oi) AND SAvE INTEKMEDIATE value
IF(.NOT.LXOR) GO TO 31
XOKSUM=1SUM
XORFND=.TGUE.
ISUM=L.
GO TO 28
31 IF(LOR) GO TO 28
IPCTR 3=0
C
IF END OF EQUATION GAS OEEN FOUND, DETERMINE FINAL SUM ANO SAVE ITPALI38GO
IF(.NOT.XUKEND) ISTATI (IOUTP)=ISUM
IF( (XORFND).AND.((ISUM.EX.L.AND.KORSUK.EQ.L).OR.
I
IF( (XORFND),AND.((ISUM.EQ,H.AND.XORSUM,EQ.L).OR.
1 (ISUM.EQ.L.AND.XOHSUM.EX.H)) , [STATT(IOUTP)=H
IF( (XORFND).AND. (ISUM,EQ.X.OR. XORSUM.EQ.X) ) ISTATT(IUUTP) = X
hegISTER JOES NOT CHANGE STATE If NO CLOCK pULSE IS fECEIVED
IF( (LCLOCK).On.(NREG) ) GO ro 36
LSAME = ( ( LCUTP(LOUTP)).ANC.( LPHASI(IOUTP)).ON.
1 (.NOR.LOUTP(IOUTP)).AND.(.NOT.LPHASI(IOUTP)) )
IF( IVECTP(IOUTP).EQ.L.AND.( LSAME) ) ISTATT(IOUTE)=L
If( IVECTP(IOUTP).E义.H.AND.( LSAME) ) ISTATT(IOUTP)=H
If( IVECTH(IOUTP).EQ.L.AND.(.NOT.LSAME) ) ISTATT(IOUTR)=A
IF( IVECTP(IOUTP).EQ.H.AND.(.NOT.LSAME) ) ISTATT(IOUTP)=L
36 NREG=.FALSE.
CHECK If ALl EQUATIUNS HAVE BEEN PROCESSED BY COAPANING CUKRENT
LINE NUMbEG WITH FUNCTION TABLE LINE NUMBER
IF(IUESC,NE.O.AND.ILI.LT,IFUNCT,AND.ILI.LT.IDESC.OK.
I IDESC,EQ,O.ANU.ILI,LT,IEUNCT) GO TO 27
DETERMINE OUTPUT LOGIC VALUES
COMPARE OUTPUTS to seE If vector aufees with hesulis
DO 50 i=1, IMAX
IF(.NOT. LOUT(I)) GO TO bO
1F(ISTATT(I).EQ.X.AND.IVECT(I).EQ.X) GO TO 5u
LSAME = ( ( LOUTP(i)).AND.( LEHASI(I)).OR.
| (.NOL.LOUTP(I)).AND.(.NOT.LPHASI(I)),
IMESS=4v
IF(ISTATT(i).EQ.L.ANO.IVECT(I).E\&.L.ANU.(.NOT.LSAME)) IMESS=4I
IF(ISTATT(I).EY.H.ANU.IVECT(I).EQ.H.AND.(.NOT.LSAME)) LMESS=42
IF(ISTATR(I).EQ.L.ANJ.IVECI(I).EQ.H.ANO.( LSAME)) IMESS=42
IF(ISTATE(I).EQ.H.AND.IVECT(1).EQ.L.AND.( LSAME)) LMESS=41
IF( (LENABL(I)).ANJ.IVECT(I).EQ.Z) IAESS=43
IF((.NOT.LENABL(I)).AND.(LOUT(I)).ANU.IVECT(I).NE.Z ) IMESS=44
IF(IMESS,NE.4O) LERZ=.「HUC.
IF((,NOT,LERR),AND.((LSAlI).OR.(LSAJI))) GO TO 50
If((LEKR),AND.((LSAII).OR.(LSAOI))) GO TO IIS
`
If(IMESS, 2Q.41) WHITE(PAS,41) NVECT, (ISYM1(J,I),J=1,8)
41 FORMAT(/.' EUNCTION TABLE ERROR IN V\&CIOR',I3,' PIN=',8AI,
1 EXPECT = H ACTUAL = (')
IE(IMESS.E\&.42) WRITE(PMS,42) aVECT,(ISYM1(J,I),J=1,8)
42 FOHMAT(/,' FUNCTION TABLE ERROR IN VECTOR'.I3,' PIN = ',BA1.
1 ( EXPECT = L ACTUAL = H')
YAL13760
pail 13770
PAL13780
PAL13790
PALI3800
PAL13810
PAL13820
PALI3830
PAL13840
PAL 13850
C IF END OF EUUATION GAS BEEN FOUND，DETEKMINE FINAL SUM AND SAVE TTPALI38GO IF（．NOT，XUKEND）ISTATI（IOUTP）＝ISUN
IF（（XORFND）．AND．（（ISUM．EX．L，ANO．XORSUM．EQ．L）．OR．
（ISUA，EQ．H．AND．XORSUM．EQ．H）））LSTATT（IOUTP）＝L
IF（（XORFND）．AND．（（ISUM．EQ．H．AND．XORSUM．EQ．L）．OR．
（ISUM．EQ．L．AND．XOHSUM．EX．H）））［STATT（IOUTP）$=$ H
REGISTER JOES NOT CHANGE STATE If NO CLOCK pULSE IS FECEIVED
IF（（LCLOCK）．Oñ．（NREG）） 60 ro 36
1 （．NOR．LOUTP（IUUTP））．AND．（．NOT．LPHASI（IOUTP）））
If（ IVECTP（IOUTP）．EQ．L．AND．（ LSAME））ISTATT（IOUTE）＝L
IF（IVECTY（IUUTP）．EQ，L，AND．（，NOT．LSAME），ISTATT（IOUTE）$=\mathrm{A}$
If（ IVECTP（IOUTP）．EQ． H ．AND．（．NOT．LSAME））ISTATT（LOUTP）$=\mathrm{L}$
36 NREG＝．FALSE．
Check if all equatiuns have aeen processed by coapaninc cukrent
IF（IUESC，NE．O．AND．iLI．LT．IFUNCT．AND．ILI．LT．IDESC．OK．
1 IDESC．EQ，O．ANU．ILI．LT．IEUNCT）GO TO 27
determine output logic values
COMPARE OUTPUTS tO SEE IF VECTOR AGREES wITH hesulis
DO $50 \mathrm{~L}=1$ ，IMAX
GO－TO 0
If（ISTATT（I）．EQ．X．AND．IVECT（I）．EQ．X）GO TO 50
1 （．NOL．LOUTP（I））．AND．（．NOT．LPHASI（I）））
IMESS $=4 \mathrm{U}$
If（ISTATT（i）．EZ．L．ABD．IVECT（I）．EE．L，ANU．（．NOT．LSAME）
IMESS＝41
If（ISTATE（I）．EQ．L．AND．IVECI（I）．EQ．H．AND．（ LSAME）

```

```

IF（（．NOT．LENABL（I））．AND．（LOUT（I））．ANU．IVECT（I）．NE．L）IMESS＝44
IF（IMESS，NE．4O ）LEAR＝．FRUE．
IF（（，NOT．LERR）AND．（（LSAll）．OR．（LSAJI）））GO TO 50
If（（LEKR）．AND．（（LSA 11）．OR．（LSAOI）））GO TO 115
If（IMESS，2义，41）WHITE（PAS，41）NVECT，（ISYM1（J，I），J＝1，8）
41 FOAMAT（／．＇EUNCTION TABLE ERROK IN V\＆CTOR＇，L3，＇PIN＝＇，8AI，
IE（IMESS．E\＆，42）WRITE（PMS，42）aVECT，（ISYM1（J，I），J＝1，8）

```

```

1 （EXEECT＝L ACTUAL＝$H^{\prime}$ ）

```

PAL1367
PALi388
PALI3890
PALI3900
PAL． 13910
PAL13920
PAL1393u
PAL1394U
PAL13950
PALLI3960
PAL13970
PALIS980
PAL13990
PAL14000
PALI4010
PAL 14020
PAL14030
PAL14040
PAL 14050
PAL 14060
PAL 14070
PAL14080
Pall 14090
PAL 14100
PAL14110 PAL 14120 PALI＋130
PAL1414J PALI \(1+150\)
Palitila
PAL14170
PAL14180
PAL 14190
PAL 14200
PAL14210
PAL 14260
PAL 14230
PAL 14240
PAL 14250
PAL 14260
PAL14270
PAL1428J
PAL 14290
BAL 14300
```

    If(IMESS.ËQ.43) wilIE(YMS,43) NVECT,(İYMI(J,I),J=1,8)
    43 FURMAT(/,' FUNCTION FABLE EAROK IN VECTOR',I3,' PIN =',OAI,
            /,' EXPECT = OUTPUT ENABLE ACTUAL = 2')
    If(IGESS.EQ.44) WinIEE(PMS,44) NVECT,(ISIMI(J,I),J=1,8),IVECT(I)
    44 FONMA:(/,' EUNC'ION L'BLE EREOA IN VECTOR',IJ,' PIN =',BAI,
    1 (EAEECC = 公 ACIUAL = ', &l)
    If( (1MESJ.NE.40).AND.(PMS.ZQ.0) ) NAITE(PMS.45) HEL
    4う FJRMaI(' ',Al)
    IF(IMESS.NE.40) IVECT(I)=ERK
    If(IMESS.NE.40) NEXA=NEN&+1
    50 CONTINUE
    CHANGE FHE ORDER U' VECZORS GGUM THE ORWEZ OF APPEARANCE IN THE
    FUNCTION i'ABLE IO zHat Of ZHE 子LA LISE AND I'fEEK FOR OUCPUT
    DO }65I=1,2
        DO 55 J=1, I:AX
        IF(IPIN(J).NE.D) GU IO Sb
        IE( IVECE(J).E廿̛.L.JR.IVECT(J).EQ.H) GO IO 5I
        ISTAIE(I) =IVECI(J)
        GO 20 65
    ```

```

                        (.NOL.LPHASE(I)).dNJ.(.NJT.LEAASI(J)) )
        IE(IIMPE.EY.D.dNJ.(I.Eん.lo.OK.I.EQ.I#) ) LOUT(J)=,TROE.
        IT( (.NUR.LUUT(J)).A:BD.( LSAME).AND.
                IVECT(J).EY.L )
        Lf( (.NCT.LOUT(j)).ANL.( LSA.EE).AND.
                            IVECI(J).E&.n)
                            Istate(I)=NI
        if( (,NOT,LOLI(J)).AND.(.NOT.LSAME).AAD.
                            IVECI(J).E.&.L )
                            ISTaTE(I)=N1
        LE( (.NOT.LOUT(J)).AND.(.NOT.LSAME),AND.
                IVECT(J).EQ.i )
        EE(( LUUT(J)).AND.( LSAME).AND.
        EE(( LUUT(J)).AND.( LSAME).AND.
                        IVECÍ(J).EQ.L.ANO.( LENABL(J)) ) ISTATE(I)=L
        IE( ( LOUT(J)).A:D.1 LSAME).inNo.
            ivecz(J).E&.H.AgD.( LESABL(J)) ) ISTate(I)=a
        LE( (LOUN(J)).ANL.(.NOL.LSAME).AND.
    I IVECT(J).E义.L.AND.( LENABL(J)) ) ISTATE(L)=\
        If( ( LUUR(J)).AND.(.NOE.LSAME).AND.
                        IVECT(J).Ez.r.and.( LENABL(J)) ) ISTATE(I)=L
    ```

```

        GO ro 05
    55 CONTINUE
    SAVE PAESENT VECTCRS FOR EEED BACK USED WIFA NEXT SET OF VECRORS
        IF CLUCK PULSE GNO NOI Z (HI-Z IS ASYNCHROYOUS)
    55 IF( (LCLUCK).AND.IVECT(J).NE.Z ) IVECTP(J)=IVECT(J)
    ```

```

    IsTate(12) =x
    ISIATE(24)=||
    C PRINT TESI VECTORS
IF((,NOT.LSAlI).ANU.(.NOT.LSAOI))WRIEE(POP,60)
I
NVECT,(ISTATE(I),I=1,24)
60 Fusmat(' ', [3,' ',24A1)
GO IU GO
teaminateg sigulation


PAL14310 PAL 14320 PAL14330 PAL14340 PAL 14350 PALIL360 PAL14370 PAL 14360 PAL14390 PAL 14400 PAL14410 PAL 14420 PAL14430 PAL14440 PAL 14450 PAL14460 PAL 14470 PAL 14400 PAL14450 PAL 1450 N PAL14510 PAL 14520 PAL 14530 PAL 14540 PAL14550 PAL14560 PAL 14570 PAL14580 PAL 14590 PAL 14600 PAL 14610 PAL14620 PAi 14630 PAL 14640 PAL 14650 PAL1460J PAL 14670 PAL 14680 PAL 14690 PAL 14700 PAL 14710 PAL14720 PAL 14730 PAL 14740 PAL 14750 PAL 14760 PAL14770 PAL 14780 PAL 14790 PAL 14800 PAL14810 PAL14020 PAL14830 PAL14840 \＆AL14850

FILE：PALZ4 FOKTZAN

```
    150 fORMAT(' ',' PKODUCT: ',I 3,' OF ','EQUATION', I 3,'
    I U&TESTEJ(SAl) FAULT')
        LF((,NOT, LERR),AND,(LSAOUI)) WHITE(POF,155) IPCTRU,IEQN1
    ljs FOkmat(' ',' EROUUCT: ',I3,' CF ','EQUATION',I3,'
    1 unTESEEC(SAO) FAULI')
    IF((.NOT.LERA).ANC.((.NOT.LSAII).AND.(.NOT.LSAOI))) NAITE(POF,G7)
```

$c$
67 FO《MAS(/,' PASS SIMCLATION')
LPCTK=IPCIE/(NVECT-1)
LF( ( LEEK).AND. ((.NOT.LSAII).AND. (.NUT.LSAOI)))
IWPITE(POF,GB) AERR
60 FORMAT (/,' NUMBER OE FUNCTION TAELE ERSORS = 1,13 )
RETUKN
C RRINT AM bRROR MESSAGE fOK AN UNDEFINED PIN MAME
100 1LEEK=1LLF 4
WRITE(PMS, 101 ) (IEJE(I, 1), $i=1,8)$, ILERA, (IPAGE (I, ILL), $I=1, \infty 0$ )



merusin
C
110 1P:AOU=:
Lられ12=.โ甘UE.
IExN1=Lexi
IPCTR4=IPCTE 3
GO TU 30
$c$
C
120 IPSOD=1
LSACL=. TAOE.
IEQNI=IEQN
IPCTR4=IPCTA 3
GO TO 121
$c$
$C$
$C$
115 ISAF=ISASt1
LERE=.FALSE.
aETURN
C
END

PAL 14860
PALI 14870
Pall 14880
PAL14890
PAL 14900
PALI4910
PAL 14920
PAL 14930
EAL 14940
PAL 14950
8AL 14900
PAL1497J
PAL14900
CAL 14990
PAL15000
PAL 15010
？AL 15020
Pal 15030
PAL 1 د040
PAL 15050
PAL15060
PAL15070
PAL 15080
PALIj09J
Palis 100
PAL1511 PAL1） 120 PAL15130 PAL15140 FAL 15150 PAL 15160 PAL 15170 KAL1＇j180 PALIJ190 palis200 PaL15210 PAL15220 PaL 15230 PAL $15240^{\circ}$ PALL5250 PAL 15260 PAL15270







INPUTS (0-31)






Logic Diagram PAL16A4


Inputs (0-39)



Logic Diagram
DMPAL18L4
Inputs (0-39)





Inputs (0-39)



Logic Diagram

Inputs (0-39)




# PAL LOGIC DIAGRAMS AND <br> PROGRAMMING FORMAT CODING SHEETS <br> FOR PAL 20 SERIES 

INPUTS (0-31)


FIGURE 3-32. Logic Diagram, PAL10H8.
PATTERN:

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 |  | 26 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WORD | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | c | D | E | F | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1 A | 18 | 1 C | 10 | $1 E$ | 1 F |
| $0_{0} 224$ |  |  |  |  |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  |  |  |
| $0_{3} 16$ |  |  |  |  |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  |  |  |
| $\mathrm{O}_{2} 8$ |  |  |  |  |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  |  |  |
| $0_{1} 0$ |  |  |  |  |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  |  |  |
| WORD | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2A | 2B | 2 C | 20 | 2 E | 2 F | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 3A | 38 | 3 C | 30 | 3 E | 3F |
| $0_{4} \quad 25$ |  |  |  |  |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  |  |  |
| $0_{3} 17$ |  |  |  |  |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  |  |  |
| $\mathrm{O}_{2} \quad 9$ |  |  |  |  |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  |  |  |
| $0_{1} 1$ |  |  |  |  |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  |  |  |
| WORD | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 4A | 4 B | 4 C | 40 | 4 E | 4F | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 5A | 58 | 5C | 50 | 5 E | 5 F |
| $\mathrm{O}_{4} 26$ | L | 1 | L |  | L | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{3} 18$ |  |  |  |  |  | L |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{2} 10$ |  |  |  |  |  | 6 |  |  |  |  |  |  | L |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | L |  |  |  |
| $00_{1} 2$ | L | L |  | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L L | L | L | L | L L |  | L | L | L | L | L | L | L | L |  |
| WORD | 60 | 61 | 62 | 63 | 64 | 65 | 66 | 67 | 68 | 69 | 6A | 6 B | 6 C | 6 D | 6 E | 6 | 70 | 71 | 72 | 73 | 74 | 75 | 76 | 77 | 78 | 79 | 7A | 78 | 7 C | 70 | 7 E | F |
| $0_{4} 27$ | L | L | 1 | L | L | 1 | L | 1 | I | 1 | L | L | L | L | - |  | L | 1 | 1 |  | L | L | L | L | L | 1 |  | L | 6 | L | L |  |
| $0_{3} 19$ |  | L | L | L | L | L | L | L | L | L | L L | L | L | L | L |  | L | L | L | L | L | L | L | L | L | L |  | L | L | L | L | L |
| $0_{2} 11$ |  | L |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | L |  |  |  |
| $0_{1} \quad 3$ | L | L | L | L | L | L | L | L | L | L |  | L | L | L | L | L | L | L | L | L | L | L L | L | L | L | L | L | L | L | L |  |  |
| WORD | 80 | 81 | 182 | 83 | 84 | 85 | 86 | 87 | 88 | 89 | BA | 㫜 | 8 C | 80 | BE | 8 F | 90 | 91 | 92 | 93 | 94 | 95 | 96 | 97 | 98 | 99 | 9A | 98 | 9 C | 90 | 9E | 9 F |
| $0_{4} 28$ | L | 1 | 1 | 1 | 1 | L | L |  | 1 | - | 1 | L | 1 |  | 1 | L |  | 1 | 1 | L | L | 1 | 1 | L | L | 1 | 1 | L | 1 | L | 1 | 1 |
| $0_{3} 20$ | L | L | $L$ | L | L | $L$ | $L$ | L | $L$ | $L$ |  | $L$ | $L$ | $L$ | L | 6 | L | $L$ | 1 | $L$ | $L$ | L | $L$ | $L$ | $L$ | $\underline{L}$ | $L$ | $L$ | L | L | $L$ | - |
| $\mathrm{O}_{2} 12$ | L | L | L | $L$ | $L$ | $L$ | $L$ | $L$ | 6 | L |  | 1 | $\underline{L}$ | $\underline{L}$ | 1 | 1 | L | L | 1 | 1 |  | L | 1 | L | L | 1 | $L$ | $L$ | $L$ | 1 | $L$ | L- |
| $0_{1} 4$ | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | 1 | 1 | L | 1 | $L$ | $L$ | L | 1 | L | 1 | 1 | 1 | 1 | 1 |
| WORD | AD | A1 | 1 A 2 | A3 | A4 | A5 | A6 | A7 | A8 | A9 | AA | AB | AC | AC | AE | AF | B0 | B1 | B2 | B3 | B4 | 85 | B6 | B7 | B8 | B9 | BA | BB | BC | BD | BE | BF |
| $0_{4} 29$ | 1 |  | , | 1 | L | L | , | 6 | L | L | L | L | L | $\underline{L}$ |  | , | - | - | 1 | L | , | L | 1 | L | , | , |  | L | L | I | 1 |  |
| $0_{3} 21$ | L | L | $L$ | $L$ | L | $L$ | 6 | $L$ | L | 1 | L | L | $\ldots$ | L | $L$ | $L$ | L | L |  | $L$ | $L$ | $L$ | L |  | $L$ |  |  | L | $L$ | L | $\underline{L}$ |  |
| $\mathrm{O}_{2} 13$ |  | $L$ | 1 | $L$ | $L$ | $L$ | $L$ | $L$ | $L$ | $L$ | L | $L$ | $L$ |  |  | $L$ |  | $L$ | $L$ |  |  | L | $L$ | $L$ |  |  |  | $L$ | $L$ | L | L | L |
| $0_{1} 5$ | L | $\frac{1}{L}$ | $L$ | L | $L$ | L | 1 | $L$ | L | 1 |  | L | L | L | $\underline{L}$ | L | L | L | $\frac{1}{2}$ | L | L | L | 1 | $\frac{1}{L}$ | $L$ | L | $L$ | 1 | $L$ | $L$ | $L$ | . |
| WORD | CO | C1 | 1 C 2 | C3 | C4 | C5 | C6 | C7 | C8 | C9 | CA | CB | CC | CD | CE | CF | D0 | D1 | 02 | D3 | D4 | D5 | 06 | D7 | -8 | D9 | DA | DB | OC | D0 | DE | DF |
| $0_{4} \quad 30$ | $\underline{L}$ | 1 | $L$ | 1 | $L$ | L | $L$ | L | L | $L$ | $L$ | $\underline{L}$ | 1 | 1 | $\underline{L}$ | L | L | 1 | $L$ | 1 | 1 | L | $L$ | $L$ | L | 1 | L | $L$ | $L$ | 1 | $L$ |  |
| $0_{3} 22$ | L | $L$ | $L$ | $L$ | $L$ | L | $L$ | $L$ | $L$ | 1 | $L$ | $L$ | $L$ | $\frac{1}{2}$ | $L$ | $L$ | $L$ | $\underline{L}$ | $\underline{L}$ | $L$ | L | L | $L$ | $L$ | L | 1 | , | $L$ | $L$ | $L$ | $L$ | L |
| $0_{2} 14$ |  | $L$ | L | $L$ | $L$ | $L$ | $L$ | $L$ | L | $L$ |  | $L$ | 1 | $L$ | 1 | $L$ | L | $L$ | L | $L$ |  | $L$ | $L$ | L | L |  |  | $L$ | $L$ | $L$ |  | $\underline{L}$ |
| $0_{1} 6$ | 1 | $L$ | L | L | L | $L$ | L | L | L | L | L | L | L | L | L | L | $L$ | L | L | $L$ | L | $\underline{L}$ | L | $\llcorner$ | 1 | L | L | L | L | $L$ | L | L |
| WORD | EO | E1 | 1 E2 | E3 | E4 | E5 | E6 | E7 | EB | E9 | EA | EB | EC | ED | EE | EF | F0 | F1 | F2 | F3 | F4 | F5 | F6 | F7 | F8 | F9 | FA | FB | FC | FD | FE | FF |
| $0_{4} 31$ |  |  | L | L | L | L | L | L | L | L |  | L | L | L. | L | L | L | L | L | L | L |  | L | 1 | L | 1 | 1 |  | 1 | $L$ | L | L |
| $0_{3} 23$ | L | L | L | L | L |  | L | $L$ | L | L | L | L | L | L | L | L | L | L | $L$ | L | L |  | L | L | L |  | $L$ | L | $L$ | $L$ | $L$ |  |
| $\mathrm{O}_{2} 15$ | L |  |  | L |  |  | L | L |  |  |  |  |  | $L$ | 6 |  | 1 |  |  |  |  |  |  | $L$ |  | $L$ | $L$ | L |  | $L$ | L |  |
| $0_{1} \quad 7$ | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L |
| WORD | 100 | 101 | 1102 | 103 | 104 | 105 | 106 | 107 | 108 | 1091 |  |  | 10C | 100 | 10E | 10F | 110 | 1111 | 112 | 113 | 114 | 1151 | 116 | 117 | 118 | 119 | 114 | 118 | 11 C | 110 | 11 E | 15 |
|  |  |  |  |  |  |  | H | H |  |  |  | H |  |  |  | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  |  |  |
| $0_{3} 48$ |  |  |  |  |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  |  |  |
| $\mathrm{O}_{2} 40$ |  |  |  |  |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  |  |  |
| 0, 32 |  |  |  |  |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  |  |  |
| WORD | 120 | 121 | 1122 | 123 | 24 | 125 | 126 | 127 | 128 | 1291 | 12 A 1 | 128 | 12 C | 120 | 12E | 12F | 130 | 1311 | 132 | 133 | 134 | 1351 | 136 | 137 | 138 | 139 | 13 A | 138 | 13 C | 130 | 13 F | $13 F$ |
| $0_{4} 57$ |  |  |  |  |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  |  |  |
| $0_{3} 49$ |  |  |  |  |  |  |  | H |  |  |  | H |  |  |  | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  |  |  |
| $0_{2} 41$ |  |  |  |  |  |  | H | H |  |  | H | H |  |  |  | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  |  |  |
| $0_{1} 33$ |  |  |  |  |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  |  |  |
| WORD | 140 | 141 | 1142 | 143 | 144 | 145 | 146 | 147 | 1481 | 1491 | 14 A 1 | 148 | 14 C | 140 | 14 E | 145 | 1501 | 151 | 152 | 153 | 154 | 155 | 156 | 157 | 158 | 159 | 15A | 158 | 15 C | 150 |  | 5 |
| $\mathrm{O}_{4} 58$ | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L |
| $0_{3} 50$ | L | L | L L | $L$ | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L |
| $\mathrm{O}_{2} 42$ |  |  |  |  |  |  | L |  | L |  |  | L | L | L | L | L |  | L | L | L | L | L | L | L | L | L | L | L | L |  |  | L |
| $0_{1} 34$ |  |  |  |  | L | L | L | L | L |  |  |  |  | L | $\frac{1}{L}$ | L |  |  |  |  |  |  |  | L | 1 |  |  | $L$ | $L$ | 1 | L |  |
| WORD | 160 |  | 1162 | 163 | 164 | 165 | 66 | 167 | 168 | 1691 | 16 A 1 | 168 | 16 C | 160 | 16E | 16 F | 170 | 1711 | 172 |  | 174 | 175 | 176 | 177 | 178 | 179 | 17A | 178 | 17 C |  |  |  |
| $\begin{array}{lll}0_{4} & 59\end{array}$ | L | , | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L |  | L | L | L | L | L | L | L |  |  |
| $0_{3} 51$ |  |  |  |  |  | $L$ |  |  |  |  |  | L | $L$ | $L$ | $L$ |  |  |  |  |  |  |  |  |  |  |  |  |  | L |  |  |  |
| $\mathrm{O}_{2} 43$ | L | L | L | L | L | $L$ |  |  | L | L |  |  | L |  | L |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{1} \quad 35$ | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L |  |  | L | L | L |  | L | L |  |  | L. | L | L | L | L | L |
| WORD | 180 | 181 | 1182 | 183 |  | 185 | 186 | 187 | 188 | 1891 | 1891 |  | 18 C | 180 | 185 | 18F | 190 | 191 | 192 | 193 | 194 | 195 | 196 | 197 | 198 | 199 | 19 A | 198 | 19 C | 19 D | $19 E$ |  |
| $\mathrm{O}_{4} 60$ | 1 | 1 | L L | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | L | 1 | - |  |  | , |  |  | - | L |  | , | 1 |  | 1 | , | L | , |  |  |
| $\mathrm{O}_{3} 52$ | L | L | $L$ | $L$ |  | $L$ | $L$ |  | 1 | $L$ |  | $L$ | L | $L$ | $L$ |  |  |  |  |  |  |  |  |  |  |  | L |  | L | L |  | L |
| $\mathrm{O}_{2} 44$ |  | 1 |  | L |  |  |  |  |  |  |  |  | L |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{1} 36$ | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | $L$ | L |
| WORD | 1 AO | 1A1 | 11 A2 | 1143 | IA4 | 1145 |  | 147 |  |  |  |  |  |  |  | 1AF |  | 181 | 182 | 183 | 184 | 185 | 186 | 187 | 188 | 189 | 18A | 188 | 18 C | 180 | BE | BF |
| $\mathrm{O}_{4} 61$ | 1 | $L$ | 1 L | $L$ | $L$ | $L$ | 1 | 1 | $L$ | 6 | $L$ | L | L | L | L | L | $L$ | $L$ | $L$ | L | L | $L$ | 1 | 1 | L | 1 | - | L | L | L | L | - |
| $0_{3} 53$ | L | L | L L | $L$ | $L$ | $L$ | $L$ | $L$ | $L$ | L | 1 | L | L | L | L | L | 1 | L |  | L | L | L |  | L | L | L | L | L | L | L |  |  |
| $\mathrm{O}_{2} 45$ | L | L | L |  | $L$ | $L$ |  | $L$ | L | L |  | L | L | $L$ |  | L | $L$ | L |  | $L$ |  |  | $L$ | L | $L$ |  |  | $L$ | L |  |  |  |
| $0{ }_{0} \quad 37$ | L | $L$ | 6 | 1 | L | L | 1 | L | $b$ | L | L | L | L | L | L | L | $L$ | L | L | 1 | L | $L$ | $L$ | 1. | L | L | 1 | L | L | L | L | 1 |
| WORD | 1 C | 1 C | 1162 | 112 | 1 C 4 | 165 | 1 C 6 | 167 | $1{ }^{\text {c }}$ | 1 Cg | 1 CA 1 | 1 CB | ICC | 1 CD | 1CE | ICF | 100 | 1011 | 102 | 103 | 104 | 105 | 106 | 107 | 108 | 109 | 10 A | 108 | 10 C | 100 | 10 L | DF |
| $\mathrm{O}_{4} 62$ | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L |
| $0_{3} 54$ | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L |
| $\mathrm{O}_{2} 46$ | L | L | L L | L | L | L |  | $L$ | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L |  |
| $0_{1} 38$ |  | L | , | 1 | 1 | 1 |  | 1 | 1 | 1 | $L$ | 1 | L | L | 1 | 1 | , | L | L | L | 1 | L | 1 | L | 1 | 1 | 1 | L | 1 | 1 | 1 | $\underline{1}$ |
| WORD | 1E0 | 1 L | 1 1E2 | 1 E 3 | 1 E 4 | 125 | 1 EE | 127 | 128 | 1 129 | 1EA | 1 EB | 1EC | 1 ED | 1 EE | 1EF | 1F0 | 1F1 | 1 2 | 1 F 3 | 1 F 4 | 1F5 | 1 F | 1 17 | $1 F 8$ | 1 Fg | 1FA | 1 FB | 1 FC | 1 FD | 1 FE | FF |
| $0_{4} 63$ | L | L | 1 | $L$ | - | 1 | 1 | $L$ | $L$ | $L$ | $L$ | L | L | L | L | L | L | $L$ | L | $L$ | $L$ | $L$ | $L$ | 1 | L | $L$ | L. | 1 | $L$ | L | 1 |  |
| $\mathrm{O}_{3} 55$ |  | L | C | L | $\frac{1}{L}$ |  |  | 1 | 1 | 1 |  | L | 1 | L |  |  |  | L |  |  | L |  |  | $L$ |  |  |  |  | L | L | $L$ |  |
| $\mathrm{O}_{2} 47$ | L | L | L L | L | L | L | $L$ | $L$ | L | L | L | L | L | L | $L$ | L | L | L | L | $L$ | L | L | $L$ | L | L | L | L | L | L | L | L | $L$ |
| 0139 | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L. | L | L | 1 | 1. | L | L | L | L | 1. | L | L | 1 |
|  | L | 1 | 2 | 3 | 4 | 5 | 6 | 7. | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 |  |  |  |

FIGURE 3-33. Programming Format Sheet, PAL10H8.

INPUTS (0-31)


FIGURE 3-34. Logic Diagram, PAL12H6.

## INPUTS (0-31)

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WORD | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | 6 | D | E | F | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A | 18 | 1C | 10 | 1 E | 1F |
| $\mathrm{O}_{4} \quad 24$ |  |  |  |  |  |  |  |  |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{3} 16$ |  |  |  |  |  |  |  |  |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{2} 8$ |  |  |  |  |  |  |  |  |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  |  |  |  |  |  |  |
| $0_{1} 0$ | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | $\mathrm{H}^{1}$ |
| WORD | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2A | 2 B | 2 C | 2 D | 2E | 2 F | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 3A | 3B | 3 C | 3 D | 3 E | 3F |
| $0_{4} \quad 25$ |  |  |  |  |  |  |  |  |  |  | H | H |  |  | H |  |  |  | H | H |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{3} 17$ |  |  |  |  |  |  |  |  |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  |  |  |  |  |  |  |
| $0_{2} \quad 9$ |  |  |  |  |  |  |  |  |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  |  |  |  |  |  |  |
| $0_{1} 1$ | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
| WORD | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 4A | 4B | 4 C | 40 | 4 E | 4 F | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 5 A | 58 | 5 C | 50 | 5E | 5 F |
| $\mathrm{O}_{4} 26$ |  |  |  |  |  |  |  |  |  |  |  |  | L |  | L |  | L | 1. | 1 | L |  | 6 | - | 6 | I | - | L | - | $L$ | 1 |  |  |
| $\mathrm{O}_{3} 18$ | L | L | L | L | L | L | L |  | L | L | L |  | L | L | L | 난 | L | L | L |  | L | $L$ | L | L | L | $L$ | L | L | L | L | L | L- |
| $\mathrm{O}_{2} \quad 10$ |  |  |  |  |  |  |  |  |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  |  |  |  |  |  |  |
| $0_{1} \quad 2$ | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
| WORD | 60 | 61 | 62 | 63 | 64 | 65 | 66 | 67 | 68 | 69 | 6 A | 6 B | 6C | 60 | 6 E | 6 F | 70 | 71 | 72 | 73 | 74 | 75 | 76 | 77 | 78 | 79 | 7A | 78 | 7 C | 7D | 7 E | 7 F |
| $\mathrm{O}_{4} \quad 27$ |  | - | L | L | L |  |  |  | $L$ | L | L | L | , |  | L | 1 | , | L | 1 | $L$ | L | $L$ | L | $L$ | 1 | - | , | , | L | $L$ | - | L |
| $\begin{array}{ll}0_{3} & 19\end{array}$ | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L |  | L | L | L | L | L | L | L | L | L | L | L | L | L |
| $0_{2} 111$ |  |  |  |  |  |  |  |  |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  |  |  |  |  |  |  |
| $0_{1} \quad 3$ | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
| WORD | 80 | 81 | 82 | 83 | 84 | 85 | 86 | 87 | 88 | 89 | 8A. | 8 B | 8 C | 8D | 8 E | 8F | 90 | 91 | 92 | 93 | 94 | 95 | 96 | 97 | 98 | 99 | 9A | 9B | 9 C | 9D | 9E | 9F |
| $0_{4} \quad 28$ |  |  |  |  |  |  |  |  | $L$ |  |  | L |  |  | 6 |  |  |  |  | L |  | - |  |  | $L$ |  |  |  |  |  |  |  |
| $0_{3} 20$ |  |  | - | L | $\square$ | L | L | L | L | L | L | $L$ | L | L | L | L | L | L | $L$ | $L$ | L | L | $L$ | L | L | L | L | L | L | L | L | L |
| $\mathrm{O}_{2} 12$ |  |  | L | L | L | L | L | L | L | L | L | L | L |  | L | L | L |  |  | L | L | L | $L$ | L | L | L | L | L | L | L | L | L |
| $0_{1} \quad 4$ | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
| WORD | AO | A1 | A2 | A3 | A4 | A5 | A6 | A7 | AB | A9 | AA | AB | AC | AC | AE | AF | B0 | B1 | B2 | B3 | B4 | B5 | B6 | B7 | B8 | B9 | BA | BB | BC | BD | BE | BF |
| $0_{4} 29$ |  |  |  |  |  |  |  |  |  |  | L |  | L |  | L |  | L |  | L |  | L | L | 上 | L | L | 1 |  |  | L |  |  |  |
| $0_{3} 21$ | L | $L$ | L | L | L | - | L | L | L |  | $L$ | L | L | L | - | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | $\square$ |
| $\mathrm{O}_{2} 13$ | L | L | L | L |  |  | L | L | L |  | L |  | L |  | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L |
| $0_{1} 5$ | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
| WORD | CO | $\mathrm{Cl}_{1}$ | C2 | C3 | C4 | C5 | C6 | C7 | CB | C9 | CA | CB | CC | CD | CE | CF | DO | D1 | D2 | D3 | D4 | D5 | D6 | 07 | D8 | D9 | DA | DB | DC | DD | DE | DF |
| $0_{4} \quad 30$ | L |  | $L_{L}$ |  | L |  | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | $L$ |  |
| $0_{3} 22$ | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | $L$ | L | L | L | L | L | L | L | $L$ |
| $0_{2} 14$ | L | L | L | L |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | L | L | L | L |  | L | L | L | L | L |  |
| $0_{1} 6$ | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
| WORD | E0 | E1 | E2 | E3 | E4 | E5 | E6 | E7 | E8 | E9 | EA | EB | EC | ED | EE | EF | FO | F1 | F2 | F3 | F4 | F5 | F6 | F7 | F8 | Fg | FA | FB | FC | FD | FE | FF |
| $0_{4}{ }^{41}$ | L | L | L | L | L | L |  |  | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L |
| $0_{3} 23$ | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | $L$ | L | $L$ | L | $L$ | $L$ | L | $L$ | $L$ | L | L | $L$ |
| $0_{2} 15$ | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L |
| $0_{1} 7$ | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
| WORD | 100 | 101 | 102 | 103 | 104 | 105 | 106 | 107 | 108 | 109 | 10A | 10B | 10 C | 100 | 10E | 105 | 110 | 111 | 112 | 113 | 114 | 115 | 116 | 117 | 118 | 119 | 11A | 118 | 11C | 110 | 11E | 117 |
| $\mathrm{O}_{4} 56$ | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
| $0_{3} 48$ |  |  |  |  |  |  |  |  |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  |  |  |  |  |  |  |
| $0_{2} 40$ |  |  |  |  |  |  |  |  |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{1} 32$ |  |  |  |  |  |  |  |  |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  |  |  |  |  |  |  |
| WORD | 120 | 121 | 122 | 123 | 124 | 125 | 126 | 127 | 128 | 129 | 12A | 128 | 12C | 12D | 12 E | 12F | 130 | 131 | 132 | 133 | 134 | 135 | 136 | 137 | 138 | 139 | 13A | 138 | 13C | 130 | 13 E | 13F |
| $\mathrm{O}_{4} \quad 57$ | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
| $\mathrm{O}_{3} 49$ |  |  |  |  |  |  |  |  |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  |  |  |  |  |  |  |
| $0_{2} 41$ |  |  |  |  |  |  |  |  |  |  | H | H |  |  | H | H |  |  | H | H |  |  | H | H |  |  |  |  |  |  |  |  |
| $0_{1} 33$ |  |  |  |  |  |  |  |  |  |  | H | H |  |  |  | H |  |  | H | H |  |  |  | H |  |  |  |  |  |  |  |  |




\section*{| $0_{3}$ |
| :--- |
| $0_{2}$ |
| $0_{1}$ |
| $w$ |
| $0_{4}$ |
| $0_{3}$ |
| $0_{2}$ |
| $0_{1}$ |
| $w$ |
| $0_{4}$ |
| $0_{3}$ |
| $0_{2}$ |
| $0_{1}$ |
| $w$ |
| $0_{4}$ |
| $0_{3}$ |
| $0_{2}$ |
| $0_{1}$ |
| $w$ |
| $0_{4}$ |
| $0_{3}$ |
| $0_{2}$ |
| $0_{1}$ |
| $w$ |
| $0_{4}$ |
| $0_{3}$ |
| $0_{2}$ |
| $0_{1}$ |}




 $\left.\begin{array}{ll|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|}0_{4} & 60 & H & H & H & H & H & H & H & H & H & H & H & H & H & H & H & H & H & H & H & H & H & H & H & H & H & H & H & H & H\end{array}\right)$


| $0_{4} 61$ |  | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |  | H | H | H | H | H | H | H | H | H | H | H |  | H |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{O}_{3} 53$ | L | L | L | L | L | , | - | L | L | L | L | L | L |  | L | L | L |  |  | L |  | 1 | L | L |  | L | L | L |  |  |  |  |
| $0_{2} 45$ | L | L | L |  |  |  | L | L | L | L | L | L | L |  | L | L | L |  |  | L |  |  |  | L | L |  |  |  | L |  |  | L |
| 0, 37 | L | L | L | L | L |  |  | L | L | L | L | L | L | L | L | L | L |  |  |  |  | L |  | L | L | L | L | L | L | L | L |  |
| WORD | ICO | 161 | 1 C 2 | 1 C 3 | 1 C 4 | 1C5 | 1C6 | 107 | 1 CB | 1 C 9 | ICA | 1 CB | ICC | 1CD | 1CE | 1CF | 100 | 101 | 102 | 103 | 104 | 105 | 106 | 107 | 108 | 109 | 10 A | 108 | 10 C | 100 | 10 E | DF |
| $0_{4} 62$ | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
| $0_{3} 54$ | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L |
| $0_{2} 46$ | L | L | L | L | L | L | L | L |  | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L |  | L | L | L | L | L |  |  |
| 0138 | L | L | L | L |  | L | L | L |  | L | L | L | L | L | L | L | L | L | L | L | $L$ | L | L | L |  | L | L | L | L | L | L |  |
| WORD | 120 | 121 | 1 E 2 | $1{ }^{\text {E }}$ | 1 E | 1 1 5 | 1E6 1 | 1E7 | 1 E | 1 E9 | EA | $1 E B$ | EC | 1 ED | 1EE | 1 1EF | 1 F | 1 1 | $1 F 2$ | 173 | 184 | 15 | 176 | 1 F 7 | 1 FB | 1 F | 1FA | 1FB | IFC | 1 ID |  | Fr |
| $0_{4} 63$ | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
| $0_{3} 55$ |  |  |  |  | L |  | L |  |  | L |  | L |  | L |  |  | L |  | L | L |  | L | L |  |  |  |  |  | L | L | L |  |
| $0_{2} 47$ | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L. | L | L | L | L | L | L | L | L | L | L |
| $0_{1} 39$ | L | L | L | L | L | L | L | L | L | L | L | L | L | 1 | L | L | L | L | L | L | L | L. | L | L | L | L | L | L | L | L | L | L |
|  | 0 | 1 | 2 | L | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 4 | 15 | 16 | 17 | 18 | 19 |  |  |  |  |  |  |  |  |  |  |  |  |

FIGURE 3-35. Programming Format Sheet, PAL12H6.


FIGURE 3-36. Logic Diagram, PAL14H4.


FIGURE 3-37. Programming Format Sheet, PAL14H4.

INPUTS (0-31)


FIGURE 3-38. Logic Diagram, PAL16H2.

## INPUTS (0-31)



FIGURE 3-39. Programming Format Sheet, PAL16H2.


FIGURE 3-40. Logic Diagram, PAL16C1.

## INPUTS (0-31)

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 |  | 31 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WORD | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | 8 | C | 0 | E | F | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1 A | 18 | 1 C | 10 | 1 E | $1 F$ |
| $0_{4} 24$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{3} 16$ | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
| $\mathrm{O}_{2} 8$ | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |  | H | H | H | H | H | H | H |
| $\mathrm{O}_{1} 0$ | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
| WORD <br> $00_{4} 25$ | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2A | 28 | 2 C | 20 | 2 E | $2 F$ | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 3A | 3B | 3C | 30 | 3 E | 3F |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{array}{rr} \mathrm{O}_{3} & 17 \\ \mathrm{O}_{2} & 9 \\ \mathrm{O}_{1} & 1 \\ \hline \end{array}$ | H | H | H | H | H | H | H | H | H | H | H | , | H | H | H | H | H | H | H | H | H | H | H | H | , | H | H | H | H | H | H | - |
|  | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
|  | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
| WORD | 40 | 41 | 42 | 43 | 44 | 45 | 45 | 47 | 48 | 49 | 4A | 4B | 4 C | 4 D | $4 E$ | 4 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 5A | 5B | 5 C | 5D | 5 E | 5 F |
| $\begin{array}{lr} 0_{4} & 26 \\ 0_{3} & 8 \\ 0_{2} & 10 \\ 0_{1} & 2 \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
|  | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
|  | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
|  | 60 | 61 | 62 | 63 | 64 | 65 | 66 | 67 | 68 | 69 | 6A | 68 | 6 C | 6D | 6 E | 6 F | 70 | 71 | 72 | 73 | 74 | 75 | 76 | 77 | 78 | 79 | 7A | 78 | 7C | 70 | $7 E$ | F |
| $0_{4} 0_{4} \quad 27$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{3} \quad 19$ | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
|  | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | 1 | H |
| $\begin{array}{rr} 0_{2} & 11 \\ 0_{1} & 3 \\ \hline \end{array}$ | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
| $\begin{array}{rr} 0_{1} & 3 \\ \hline W O R D \\ \hline \end{array}$ | 80 | 81 | 82 | 83 | 84 | 85 | 86 | 87 | 88 | 89 | 8 A | 88 | 8 C | 8 D | 8 E | 8 F | 90 | 91 | 92 | 93 | 94 | 95 | 96 | 97 | 98 | 99 | 9A | 98 | 3C | 90 | 9 E | 9F |
| WORD <br> $00_{4} 28$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{array}{ll}\mathrm{O}_{3} & 20 \\ \mathrm{O}_{2} & 12\end{array}$ | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | n | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
|  | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
| $\begin{array}{rrr} 0_{2} & 12 \\ 0_{1} & 4 \\ \hline \end{array}$ | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
| WORD | AO | A1 | A2 | A3 | A4 | A5 | A6 | A7 | A8 | A9 | AA | AB | AC | $A C$ | AE | AF | 80 | B1 | B2 | B3 | B4 | B5 | B6 | B7 | 88 | B9 | BA | B8 | BC | BD | BE | BF |
| ${ }^{1} 0_{4} 29$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{3} \quad 21$ | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
| $\begin{array}{rr} 0_{3} & 27 \\ 0_{2} & 13 \\ 0_{1} & 5 \\ \hline \end{array}$ | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
|  | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
|  | CO | C1 | C2 | C3 | C4 | C5 | C6 | C7 | C8 | C9 | CA | CB | CC | CD | CE | CF | 00 | D1 | 02 | D3 | D4 | D5 | 06 | 07 | D8 | D9 | DA | DB | DC | D0 | DE | DF |
| WORD <br> $00_{4} 30$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{array}{ll}0 \\ 0 & 3 \\ 0\end{array}$ | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
| $0_{2}$ 14 <br> $0_{1}$ 6 <br> $W$  | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | ${ }^{\text {H }}$ |
|  | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
| WORD | ED | E1 | E2 | E3 | E4 | E5 | E6 | E7 | E8 | E9 | EA | EB | EC | ED | EE | EF | FO | F1 | F2 | F3 | F4 | F5 | F6 | F7 | F8 | F9 | FA | FB | FC | FD | FE | F |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{3} \quad 23$ | H | H | H | H | H | H | H | H |  | H | H | , | H | H | H | H | H |  | H |  |  | H | H | H | H |  |  | H | H | H | H | + |
| $\begin{array}{ll}0_{2} & 15 \\ 0 & 7\end{array}$ | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |  | 1 | H |
| $\begin{array}{r}0 \\ 0 \\ \hline\end{array}$ | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | 1 |
| WORD | 100 | 101 | 102 | 103 | 104 | 105 | 106 | 107 | 108 | 1091 | 10A 1 | 108 | 10C | 100 | 10E | 10F | 110 | 1111 | 112 | 113 | 114. | 115 | 116 | 117 | 118 | 119 | 11A 1 | 118 | 11C | 110 | $11 E$ |  |
| $\begin{array}{ll} 0_{4} & 56 \\ 0_{3} & 48 \\ 0_{2} & 40 \\ 0_{1} & 32 \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  | L | L |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | 120 | 121 | 122 | 123 | 24 | 125 | 26 | 127 | 128 | 129 | 2A | 128 | 2 C | 2 D | 2 E | 2 | 30 | 31 | 132 | 133 | 134 | 35 | 136 | 137 | 138 | 139 | 13A | 38 | 13C | 13D | 3 E |  |
| $\begin{array}{ll} 0_{3} & 49 \\ 0_{2} & 41 \\ 0_{1} & 33 \\ \hline \end{array}$ | L | L |  |  |  |  |  |  |  |  |  |  |  |  |  |  | L |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  | L |  |  |  |  |  |  |  |  |  |  | L | L |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | L | L | L | L | L | L | - | L | - | L | L | - | L | L | L | - | L | L |  | - | L | L | - | $L$ | L |  | L |  | L | - | L | - |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | 140 | 141 | 142 | 143 | 144 | 145 | 146 | 147 | 148 | 149 | 4A 1 | 148 | 14 C | 14D | 14E | 4F | 150 | 151 | 152 | 153 | 154 | 155 | 156 | 157 | 158 | 159 | 15A | 158 | 15 C | 150 |  | 5 F |
| $\begin{array}{ll} 0_{4} & 58 \\ 0_{3} & 50 \\ 0_{2} & 42 \\ 0_{1} & 34 \\ \hline \end{array}$ | L |  | L | L | L | L | L | 1 | L | L | L |  | L | L | L |  | L | L | L | L | L | L | L | L | L | L | L | L | L | L |  |  |
|  | L | L | L | - | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L |
|  |  |  |  |  |  | L | L |  |  | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | L | , |  | L | - |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | 160 | 161 | 162 | 163 | 164 | 165 | 166 | 167 | 168 | 169 | 16 A | 168 | $16 C$ | 16D | 16E | 16F | 170 | 171 | 172 | 173 | 1741 | 175 | 176 | 177 | 178 | 179 | 17A 1 | 178 | 17C | 170 | 17E | 75 |
| $\begin{array}{ll} \mathbf{0}_{4} & 59 \\ 0_{3} & 51 \\ 0_{2} & 43 \\ 0_{1} & 35 \\ \hline \end{array}$ | L | L | L | L | L | L | L | 1 |  | L | L | L | L | L | L |  | L | L | L | L | L |  | L | L | L | L | L | L | L | L | L | - |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  | L | L |  |  |  |  | L |  | L | , |  |  | L |  | L |  |  | L |  |  | L |  |  | L |  |  | L |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | 180 | 181 | 182 | 183 | 184 | 185 | 186 | 187 | 188 | 189 | 18A1 | 188 | 18C | 8 D | 18E | 18F | 190 | 191 | 192 | 193 | 194 | 195 | 196 | 197 | 198 | 199 | 19A | 198 | 19 C | 190 | 19 E | $9 F$ |
| $\mathrm{O}_{4}$ 60 <br> $0_{3}$ 52 <br> $0_{2}$ 44 <br> $0_{1}$ 36 |  | L | L | L | L |  | L | L | L | L | L |  | L | L | L | L | L | L | L | L |  |  |  |  | L | L | $\square$ | L | L | L |  |  |
|  |  | L | L |  | L |  | $L$ |  | L | L | L |  | L | L |  | L |  | $L$ |  |  |  |  |  |  |  |  | L |  | - |  |  |  |
|  | . | L |  | L |  |  |  |  |  |  | $L$ |  |  |  | - |  |  |  |  |  |  |  |  | , |  |  |  |  |  | L |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | 1 AO | 1 A 1 | 1 A 2 | 143 | 1A4 | 145 | 146 | 147 | 148 | 149 | IAA 1 | 1AB | IAC | IAD | IAE | 1 AF | 180 | 181 | 182 | 183 | 1B4 | 185 | 186 | 187 | 188 | 189 | 18A | BB | 1 BC | 18 D | BE | BF |
| $\begin{array}{ll} 0_{4} & 61 \\ 0_{3} & 53 \\ 0_{2} & 45 \\ 0_{1} & 37 \\ \hline \end{array}$ | L | 6 |  |  | L |  |  |  |  |  |  |  |  | L | L | L | L | L | L | L |  | L | L | L |  | L |  |  | L. | L. |  |  |
|  | L |  | L |  | L |  | 6 | L | L |  |  | L |  | L | L | L | L | L | L | L |  |  | L | L |  | L |  |  | $L$ |  |  | - |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | 1 CO | 1 C 1 | 1 C 2 | 1 C 3 | 1 C 4 | 1 C 5 | 1C6 | 1 C 7 | ICB | 1 Cg | ICA | 1CB | ICC | 100 | ICE | ICF | 10 | 101 | 1 D 2 | 103 | 104 | 105 | 106 | 107 | 108 | 109 | DA | 1 DB | 10C | D | DE | DF |
| $\begin{array}{ll} \hline \mathrm{O}_{4} & 62 \\ \mathrm{O}_{3} & 54 \\ \mathrm{O}_{2} & 46 \\ \mathrm{O}_{1} & 38 \\ \hline \end{array}$ | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | $L$ | L | L | L | L | L | L | L | L | L | - | L | L | L | L | L | - |
|  | L | L | L | L | L | L | $L$ | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | - |
|  | L | L | L | L | L | L | 6 | L | L | $L$ | L | 1 | $L$ | $L$ | L. | 1 | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | 1 EO | 1 E | 1 E 2 | 1 E 3 | 1 E | 1 E | 1E6 | $1 E 7$ | 1 E 8 | 1 E9 | IEA | 1 EB | 1 CC | 1ED | 1EE | 1 16F | 1 F0 | 1 F 1 | 172 | $1 F 3$ | 1 F4 | 1 F5 | 1 F 6 | 1 17 | 178 | 179 | 1 FA | 1 FB | 1 FC | 1FD | 1FE | IFF |
| $\begin{array}{ll} 0_{4} & 63 \\ 0_{3} & 55 \\ 0_{2} & 47 \\ 0_{1} & 39 \end{array}$ | L |  | L |  | L |  |  | L | T | L |  |  | L |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | L | L |  | L |  |  |  |  |  |  |  | L |  |  |  |  | - |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | $L$ | L | L | L |  | L |  | L |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |  | 10 | 11 |  |  | 14 | 15 | 16 | 17 | 18 | 19 |  |  |  |  |  |  |  |  |  |  |  |  |

FIGURE 3-41. Programming Format Sheet, PAL16C1.

INPUTS (0-31)


FIGURE 3-42. Logic Diagram, PAL10L8.


INPUTS (0.31)


FIGURE 3-44. Logic Diagram, PAL12L6.

## INPUTS (0-31)



FIGURE 3-45. Programming Format Sheet, PAL12L6.

INPUTS (0.31)


FIGURE 3-46. Logic Diagram, PAL14L4.


INPUTS (0.31)


FIGURE 3-48. Logic Diagram, PAL16L2.

INPUTS (0.31)


FIGURE 3-49. Programming Format Sheet, PAL16L2.

INPUTS (0.31)


FIGURE 3-50. Logic Diagram, PAL16L8.
$\square$

## INPUTS (0-31)

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |  | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WORD | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |  | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1 A | 18 | 1C | 10 | IE | IF |
| $0_{4} 24$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{3} 16$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{2} 8$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{1} 0$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 23 | 2A | 2B | 2 C | 20 | 2E | 2 |  | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 3A | 38 | 3 C | 3 D | 3E | 3 F |
| $\mathrm{O}_{4} 25$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{3} 17$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{2} \quad 9$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{1} 1$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 4A | 48 | 4 C | 4D | 4E | 4 |  | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 5A | 5 B | 5 C | 50 | 5 E | 5 F |
| $\mathrm{O}_{4} 26$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{3} 18$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{2} 10$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{1} \quad 2$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | 60 | 61 | 62 | 63 | 64 | 65 | 66 | 67 | 68 | 69 | 6A | 6B | 6C | 6D | GE | GF |  | 70 | 71 | 72 | 73 | 74 | 75 | 76 | 77 | 78 | 79 | 7A | 78 | 7 C | 70 | 7 E | 7 F |
| $\mathrm{O}_{4} 27$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{3} 19$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{2} 11$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | , |  |  |  |  |  |  |  |  |  |
| $0_{1} 3$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | 80 | 81 | 82 | 83 | 84 | 85 | 86 | 87 | 88 | 89 | 8A | 8 B | 8 C | 80 | 8 E | 8 F |  | 90 | 91 | 92 | 93 | 94 | 95 | 96 | 97 | 98 | 99 | 9A | 9B | 9 C | 90 | 9E | 9F |
| $\mathrm{O}_{4} 28$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{array}{ll}0_{3} & 20\end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{array}{ll}\mathrm{O}_{2} & 12\end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{1} \quad 4$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | AD | A1 | A2 | A3 | A4 | A5 | A6 | A7 | A8 | A9 | AA | AB | AC | AC | AE | AF | F | 80 | B1 | B2 | B3 | B4 | B5 | B6 | B7 | 88 | B9 | BA | BB | 8 C | BD | BE | BF |
| $\mathrm{O}_{4} 29$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{3} 21$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{array}{ll}0_{2} & 13\end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{1} 5$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | CO | C1 | C2 | C3 | C4 | C5 | C6 | C7 | C8 | C9 | CA | CB | CC | CD | CE | CF | F | DD | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | D9 | DA | DB | DC | D0 | DE | DF |
| $\mathrm{O}_{4} 30$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{3} 22$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{2} 14$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{1} 6$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | ED | E1 | E2 | E3 | E4 | E5 | E6 | E7 | E8 | E9 | EA | EB | EC | ED | EE | EF | F | FO | F1 | F2 | F3 | F4 | F5 | F6 | F7 | F8 | F9 | FA | FB | FC | FD | FE | FF |
| $\mathrm{O}_{4} \quad 31$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{array}{ll}\mathrm{O}_{3} & 23\end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{array}{ll}0_{2} & 15\end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{1} 7$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | 100 | 101 | 102 | 103 | 104 | 105 | 106 | 107 | 108 | 109 | 10 A | 10B | 10C | 10D | 10 E | 110 | OF | 110 | 111 | 112 | 113 | 114 | 115 | 116 | 117 | 118 | 119 | 11 A | 118 | 11C | 110 | 11 E | 11 F |
| $\mathrm{O}_{4} 56$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{3} 48$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{array}{ll}\mathrm{O}_{2} & 40 \\ \mathrm{O}_{1} & 32\end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{1} \quad 32$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | 120 | 121 | 122 | 123 | 124 | 125 | 126 | 127 | 128 | 129 | 12A | 128 | 12 C | 120 | 12E | ] 12 | 2 F | 130 | 131 | 132 | 133 | 134 | 135 | 136 | 137 | 138 | 139 | 13A | 138 | 13C | 13D | 13 E | 13F |
| $0_{4} 57$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{array}{ll}0_{3} & 49\end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{2} 41$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{1} 33$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |



FIGURE 3-51. Programming Format Sheet, PAL16L8.


FIGURE 3-52. Logic Diagram, PAL16R8.

## INPUTS (0.31)

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |  |  |  |  | 16 | 17 |  |  | 20 | 21 | 22 | 23 | 24 |  | 26 |  |  |  | ) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WORD | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1 A | 18 | 1 C | 10 | $1 E$ | 1 F |
| ${ }^{0} 424$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{3} 16$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{2} 8$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 010 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2A | 2 B | 2 C | 20 | 2 E | 2 F | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 3A | 3 B | 3 C | 3 D | 3 E | 3 F |
| $0_{4} 25$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{3} 17$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{2} \quad 9$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0{ }_{1} 1$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 4 A | 48 | 4 C | 4 D | 4E | 4 F | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 5A | 58 | $5 C$ | 50 | $5 E$ | 5 F |
| ${ }^{1} 0_{4} 26$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{3} 18$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{2} 10$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{1} 0^{2}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | 60 | 61 | 62 | 63 | 64 | 65 | 66 | 67 | 68 | 69 | 6 A | 68 | 6 C | 60 | $6 E$ | 6 F | 70 | 71 | 72 | 73 | 74 | 75 | 76 | 77 | 78 | 79 | 7 A | 78 | 7 C | 70 | 7 E | 7 |
| $\begin{array}{ll}0_{4} & 27\end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{3} 19$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{2} 11$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{1}{ }^{2} 3$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | 80 | 81 | 82 | 83 | 84 | 85 | 86 | 87 | 88 | 89 | 8 A | 88 | 8 C | 80 | 8 E | BF | 90 | 91 | 92 | 93 | 94 | 95 | 96 | 97 | 98 | 99 | 9A | 98 | 9 C | 9D | $9 E$ | F |
| $0_{4} \quad 28$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{3} 20$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{2} \quad 12$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0  <br> 0 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | AO | A1 | A2 | A3 | A4 | A5 | A6 | 47 | A8 | A9 | AA | AB | AC | AC | AE | AF | B0 | B1 | 82 | B3 | B4 | B5 | B6 | 87 | B8 | 89 | BA | 88 | BC | BD | BE | B |
| $\mathrm{O}_{4} 29$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{3} 21$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{2} 13$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{1} 5$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | CO | C1 | C2 | c3 | C4 | C5 | C6 | C7 | C8 | C9 | CA | CB | CC | CD | CE | CF | D0 | 01 | D2 | 03 | D4 | D5 | 06 | 07 | D8 | D9 | DA | DB | OC | DD | DE | DF |
| $\mathrm{O}_{4} 30$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{3} 22$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{2} 14$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0{ }^{0} 6$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | EO | E1 | E2 | E3 | E4 | E5 | E | E7 | E8 | E9 | EA | EB | EC | ED | EE | EF | F0 | F1 | F2 | F3 | F4 | F5 | F6 | F7 | F8 | F9 | FA | FB | FC | FD | FE | FF |
| $0_{4} \quad 31$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{3} \quad 23$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{2} 15$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{array}{ll}0 \\ 0 & 7\end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | 100 | 101 | 102 | 103 | 104 | 105 | 1061 | 1071 | 1081 | 1091 | 1091 | 1081 | 10 C | 1001 | 10 E | 10 F 1 | 1101 | 1111 | 1121 | 113 | 114 | 1151 | 1161 | 117 | 118 | 119 | 11 A 1 | 118 | 11 C | 110 | 11 E | 17 |
| $\mathrm{O}_{4} 56$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{3} 48$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{2} 40$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{1} \quad 32$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | 120 | 121 | 122 | 123 | 124 | 125 | 1261 | 1271 | 128 | 1291 | 12A 1 | 12812 | 12 C | 20.1 | 12 E | 12 F | 1301 | 1311 | 1321 | 133 | 1341 | 135 | 136 | 137 | 138 | 139 | 13A | 138 | 13 C | 130 | 13 E | 137 |
| $0_{4} \quad 57$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{3} 49$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{2} 41$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $00_{1} 33$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | 140 | 141 | 142 | 143 | 144 | 145 | 1461 | 1471 | 1481 | 1491 | 14A 1 | 1481 | 14C 1 | 140 1 | 14 E | 14F1 | 1501 | 1511 | 1521 | 153 | 154 | 155 | 156 | 157 | 158 | 159 | 15A 1 | 158 | 15 C | 150 | $15 E$ | 155 |
| $0_{4} 58$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{3} 50$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{2} 42$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{1} \quad 34$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | 160 | 161 | 162 | 163 | 164 | 165 | 1661 | 167 | 1681 | 1691 | 16A 1 | 168 1 | 16 C 1 | 160) 1 | 16E1 | 1651 | 1701 | 1711 | 172.1 | 173 | 174 | 1751 | 1761 | 177 | 1781 | 179 | 17A1 | 178 | 17 C | 170 | 17 E | 75 |
| $\mathrm{O}_{4} 59$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{3} 51$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{2} 43$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{1} \quad 35$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | 180 | 181 | 182 | 183 | 184 | 185 | 186 | 1871 | 1881 | 1891 | 18A 1 | 188 | 18C1 | 180 1 | 1851 | 189 | 1901 | 1911 | 192 | 193 | 194 | 195 | 196. | 197 | 1981 | 1991 | 19A | 198 | 19C | 190 | 19 E | 97 |
| $\mathrm{O}_{4} 60$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{3} 52$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{2} 44$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | . |  |  |  |
| 0, 36 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | 1 AO | 1 A1 | 1 122 | 143 | 144 | 1A5 | 1461 | 1471 | 1A8 1 | 1A9 1 | 1AA 1 |  | 1AC 1 | AD 1 | AE 1 | 1AF 1 | 180 | 1811 | 182 | 183 | 1841 | 185 | 1861 | 187 | 188 | 189 | 1BA | 188 | 1BC | 180 | 1BE | 1BF |
| $\mathrm{O}_{4} 61$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{3} 53$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{2} 45$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0, 37 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | 1C0 | 1C1 | 1 C 2 | 1 C 3 | 1 C 4 | 1 C 5 | 1C6 1 | 177 | 128 | 1091 | ICA 1 | 1CB 1 | 1CC. 1 | COI 1 | ICE 1 | ICF | 1001 | 1011 | 1021 | 103 | 104 | 1051 | 106 | 107 | 1081 | 109 | 10a | 108 | 10 C | 100 | 10E | 107 |
| $0_{4} 62$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{3} 54$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{2} 46$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{0} 0_{1} 38$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | 1 E | 1 E 1 | 1 E 2 | 1 123 | 1 E | 1 E 5 | 1E6 1 | 1 E 7 | 1E8 1 | 1 E9 1 | 1EA 1 | 1 18 1 | 1EC 1 | IED 1 | 1EE 1 | 1EF 1 | 1 F 01 | $1 F 11$ | 1F2 1 | 153 | 154 | $1 F 5$ | 1F6 | 1 17 | 1F8 | 1 F9 | 1FA | 1 F8 | 1 FC | 1 FD | 1 FE | 1FF |
| $\mathrm{O}_{4} 63$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{3} 55$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{2} 47$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{1} \quad 39$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 2 |  | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 1 | 14 | 15 | 16 | 1 | 18 |  | 20 | 21 | 22 | 23 | 4 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |

FIGURE 3-53. Programming Format Sheet, PAL16R8.


FIGURE 3-54. Logic Diagram, PAL16R6.
INPUTS (0.31)

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WORD | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1 A | 18 | 1C | 1D | 1 E | 1F |
| $\mathrm{O}_{4} 24$ |  |  |  |  |  |  |  |  |  |  | - |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{3} 16$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{2} 8$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{1} 0$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2A | 2B | 2C | 2D | 2E | 2 F | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 3A | 3B | 3C | 30 | $3 E$ | 3F |
| $\mathrm{O}_{4} 25$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{array}{ll}\mathrm{O}_{3} & 17\end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{2} 9$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0,1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 4A | 4B | 4C | 4 D | 4E | 4F | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 5A | 58 | 5 C | 50 | 5 E | 5 F |
| $0_{4} 26$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{3} 18$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{2} 10$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{1} 2$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | 60 | 61 | 62 | 63 | 64 | 65 | 66 | 67 | 68 | 69 | 6A | 68 | 6C | 6 D | 6 E | 6 F | 70 | 71 | 72 | 73 | 74 | 75 | 76 | 77 | 78 | 79 | 7A | 78 | 7C | 7D | $7 E$ | 7F |
| $0_{4} \quad 27$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{array}{ll}0_{3} & 19\end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{2} 11$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{1} 3$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |




FIGURE 3́-56. Logic Diagram, PAL16R4.
Programming Format

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WORD | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | 8 | C | D | E | F | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1 A | 1B | 1C | 10 | 1E | $1 F$ |
| $\mathrm{O}_{4} \quad 24$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{3} 16$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{2} 8$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{1} 0$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2A | 2B | 2 C | 2 D | $2 E$ | 2 F | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 3A | 3B | 3 C | 3D | 3 E | $3 F$ |
| $\mathrm{O}_{4} \quad 25$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{3} 17$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | - |
| $\mathrm{O}_{2} 9$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 011 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 4A | 4B | 4 C | 4D | 4E | 4 F | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 5 A | 58 | 5 C | 50 | 5 E | 5 F |
| $\mathrm{O}_{4} 26$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{3} 18$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{2} 10$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{1} \quad 2$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | 60 | 61 | 62 | 63 | 64 | 65 | 66 | 67 | 68 | 69 | 6A | 6 B | 6 C | 6D | 6 E | $6 F$ | 70 | 71 | 72 | 73 | 74 | 75 | 76 | 77 | 78 | 79 | 7A | 7B | 7 C | 70 | 7E | 7 F |
| $0_{4} 27$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{3} 19$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{2} 11$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{1} 3$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | 80 | 81 | 82 | 83 | 84 | 85 | 86 | 87 | 88 | 89 | 8A | 8B | 8 C | 8 D | 8E | 8 F | 90 | 91 | 92 | 93 | 94 | 95 | 96 | 97 | 98 | 99 | 9 A | 9B | 9 C | 9D | 9E | 9F |
| $\mathrm{O}_{4} \quad 28$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{array}{ll}0_{3} & 20\end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{2} 12$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{1} 4$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | AO. | A1 | A2 | A3 | A4 | A5 | A6 | A7 | A8 | A9 | AA | AB | AC | AC | AE | AF | B0 | B1 | B2 | B3 | B4 | B5 | B6 | B7 | B8 | B9 | BA | BB | BC | 80 | 日E | BF |
| $\mathrm{O}_{4} 29$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{3} 21$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{2} 13$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{1} 5$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | CO | C1 | C2 | C3 | C4 | C5 | C6 | 67 | C8 | C9 | CA | CB | CC | CD | CE | CF | DO | D1 | D2 | D3 | D4 | D5. | D6 | D7 | D8 | D9 | DA | DB | DC | DD | DE | DF |
| $\mathrm{O}_{4} 30$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{3} 22$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{2} 14$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0{ }_{1} 6$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | E0 | E1 | E2 | E3 | E4 | E5 | E6 | E7 | E8 | E9 | EA | EB | EC | ED | EE | EF | F0 | F1 | F2 | F3 | F4 | F5 | F6 | F7 | F8 | F9 | FA | FB | FC | FD | FE | FF |
| $0_{4} \quad 31$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{3} \quad 23$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{array}{ll}\mathrm{O}_{2} & 15\end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{1}$ 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | , |  |  |  |  |  |  |  |  |  |
| WORD | 100 | 101 | 102 | 103 | 104 | 105 | 106 | 107 | 108 | 109 | 10 A | 10B | 100 | 100 | 10 E | 10F | 110 | 111 | 112 | 113 | 114 | 115 | 116 | 117 | 118 | 119 | 11A | 118 | 11 C | 110 | $11 E$ | 117 |
| $0_{4} 56$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{3} 48$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{2}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{1} \quad 32$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD | 120 | 121 | 122 | 123 | 124 | 125 | 126 | 127 | 128 | 129 | 12A | 12B | 12C | 12D | 12E | 12F | 130 | 131 | 132 | 133 | 134 | 135 | 136 | 137 | 138 | 139 | 13A | 13B | 13C | 130 | 13E | 137 |
| $\begin{array}{ll}0.4 & 57\end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{array}{ll}\mathrm{O}_{3} & 49\end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{O}_{2} 41$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0_{1} 33$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |



FIGURE 3-57. Programming Format Sheet, PAL16R4.




## Application Suggestions

Using PALs, you may not only replace conventional logic in existing products but also optimize the design of new products. The other chapters of the book discuss the PAL concept and provide information on the advantages gained and the techniques used when designing with PALs. This section shows practical applications that range from simple logic gate replacements to complex control sequencers.

Each example is presented as a complete PAL design, carried through step by step, from the selection of the best PAL to solve the problem to the writing of the logic equations in PALASM notation. In most cases, manual coding is shown as well. This makes the examples complete enough for you to incorporate into your own system designs.

Here is a list of the design ideas you'll find in the ensuing pages:

| Example 1-Basic Gates | PAL12H6 |
| :---: | :---: |
| Example 2-6-Bit Shift Register | PAL16R6 |
| Control store sequencer | $\begin{gathered} \text { PAL16R4, } \\ \text { 16R6 } \end{gathered}$ |
| Memory-mapped I/O | PAL16L2 |
| 8080 Control Logic for CPU Board | PAL16L8 |
| Hexadecimal Decoder \& Lamp Driver. | PAL16L8 |
| Hex Keyboard Scanner | PAL16R4 |
| Micro Floppy Control Logic. | PAL14H4 |
| Between-Limits Comparator | $\begin{gathered} \text { PAL } 16 \times 4, \\ 16 \mathrm{C} 1 \end{gathered}$ |
| Priority Encoder with Register | PAL16R4 |
| Quad 3-line/1-line Data Selector | PAL14H4 |
| 4-Bit Counter with Multiplexing | PAL16R4 |
| 4-Bit Up/Down Counter with Shift | PAL16X4 |
| ALU Accumulator | PAL16X4 |

The uses to which PALS can be put are virtually limitless. Let your imagination run wild!

This example demonstrates how fusable logic can implement the basic inverter, AND, OR, NAND, NOR, and exclusive-OR functions. Note the one to one correspondence between conventional logic symbology and PAL logic symbology. The PAL12H6 is selected because it has 12 inputs and 6 outputs. For this this example, the fuse pattern is generated using
a) PALASM
b) Manual Programming Format (BHLF) Manual Coding

EXAMPLE 1:
BASIC GATES



## Manual Coding Basic Gates



PAL1 2H6
P0055A
BASIC GATES EXAMPLE
S.V. CA

C DFGMN PQI GND JKLROHE B A VCC
$B=/ A$
$\mathrm{E}=\mathrm{C} * \mathrm{D}$
$\mathrm{H}=\mathrm{F}+\mathrm{G}$
$\mathrm{O}=/ \mathrm{M} * / \mathrm{N}$
$\mathrm{R}=\mathrm{P} * / \mathrm{Q}+/ \mathrm{P} * \mathrm{Q}$
$\mathrm{L}=/ \mathrm{I}+/ \mathrm{J}+/ \mathrm{K}$
DESCRIPTION: THIS EXAMPLE ILLUSTRATES THE USE OF FUSIBLE LOGIC TO IMPLEMENT THE BASIC GATES.

NUMBER OF FUSES BLOWN $=306$

PALASM Output
hex format

|  | F |  |  |  |  |  | $F$ |  |  |  |  |  |  |  | F | F |  |  |  | F |  |  |  |  | F |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 9 | 9 | 9 | 9 | 9 | 99 | 9 | 1 | 9 | F | F | 9 | 9 | F | 9 | 9 | $F$ | F | 9 | F | F |  |  |  |  | 9 |  | $9$ |
|  | 1 | 1 | 1 | 1 | 11 | 1 | 1 | 1 | 3 | 3 | 1 |  |  | 1 | 1 | 3 | 3 |  | 3 | 3 |  |  |  |  |  |  |  |
|  | 1 | 1 | 1 | 1 | 11 | 1 | 1 | 1 | 3 | 3 | 1 | 1 | 3 | 1 | 1 | 3 | 3 | 1 | 3 | 3 | 1 | 1 |  |  | 1 |  |  |
|  | 1 | 1 | 1 | 1 |  |  | 1 |  |  |  |  |  |  | 1 | 1 | 1 | 1. |  | 1 | 1 |  |  |  |  | 1 |  |  |
|  | 1 | 1 | 1 | 1 | 11 | 1 | 1 | 1 | 1 |  | 1 |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |  |  | 1 |  |  |
|  | 1 | 1 | 1 | 1 |  |  | 1 |  |  |  |  |  |  | ] | 1 | 1 |  |  | 1 | 1 |  |  |  |  | 1 |  |  |
|  | 1 | 1 | 1 | 1 | 11 | 1 | 1 | 1 |  |  |  |  |  | 1 | 1 | 1 | 1 | ] | 1 | 1 |  |  |  |  | 1 |  |  |
| $F$ | F | F | F | F | F F | F | F | F | F | F |  |  |  | F | E | F | F | F | F | F | F | F | F | F | B | $F$ | $F$ |
|  | E | E | E | E | E E | E | E | E | F | F |  |  |  | E | E | F |  | C | F | F | C |  |  |  | E | E |  |
|  | C | C | C | C |  |  | C |  |  |  |  |  |  | C | C | C |  |  | C | C |  | C | $8$ |  |  |  |  |
|  | 8 | 8 | 8 | 8 | 88 | 8 | 8 | 8 | C | C | 8 |  |  | 8 | 8 | C | C | 8 | C | C | 8 | 8 | 8 |  | 8 |  | $8$ |
|  | 8 | 8 | 8 | 8 | 88 | 88 | 8 | 8 | 8 | 8 | 8 | 8 |  | 8 | 8 | 8 | 8 | 8 | 8 | 8 | 8 | 8 |  | $8$ | 8 | $8$ | $8$ |
|  | 8 | 8 | 8 | 8 | 88 | 8 | 8 | 8 | 8 | 8 | 8 | 8 |  | 8 | 8 | 8 | 88 |  | 8 | 8 | 8 | 8 |  | $8$ | 8 | $8$ |  |
|  | 8 | 8 | 8 | 8 | 8 | 8 | 8 | 8 | 8 | 8 | 8 |  |  |  | 8 | 8 | 8 | 88 |  | 8 | 8 |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

BHLHHF BHHHHF BHLHHF BHHHHF BLHHHF BHHHHF BHHHHF BHHLHF BHHHHF BHHHHF BHHHHF BHHHHF BHHHHF BHHHHF BHHHHF BHHHHF BHHHHF BHHHHF BHHHHF BHHHHF BHHHHF BHHHHF BHHHHF BHHHHF BHHHHF BHHHHF BHHHHF BHHHHF BHHHHF BHHHHF BHHHHF BHHHHF BHLLHF BHLLHF BHLLHF BHLLHF BHLLHF BHLLHF BHLLHF BHLLHF BLLLHF BHLLHF BHHHHF BHHHHF BHLLHF BHLLHF BHHHHF BHHHHF BHLLHF BHLLHF BHHHHF BHHHHF BHLLHF BHLLHF BHHHHF BHHHHF BHLLHF BHLLHF BHLLHF BHLLHF BHLLHF BHLLHF BHLLHF BHLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLHHF BLLHHF BLLLHF BLLLHF BLLHHF BLLHHF BLLLHF BLLLHF BLLHHF BLLHHF BLLLHF BLLLHF BLLHHF BLLHHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLHHF BLLHHF BLLLHF BLLLHF BLLHHF BLLHHF BLLLHF BLLLHF BLLHHF BLLHHF BLLLHF BLLLHF BLLHHF BLLHHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BLLLHF BHHHHF BHHHHF BHHHHF BHHHHF BHHHHF BHHHHF BHHHHF BHHHHF BHHHHF BHHHHF BHHHHF BHHHHF BHHHHF BHHHLF BHHHHF BHHHHF BHHHHF BHHHLF BHHHHF BHHHHF BHHLHF BHHHHF BHHHHF BHHHHF BHHHHF BHHLHF BHHHHF BHHHHF BHHHHF BHLHHF BHHHHF BHHHHF BHHHLF BHHHLF BHHHLF BHHHLF BHHHLF BHHHLF BHHHLF BHHHLF BHHHLF BHHHLF BHHHHF BHHHHF BHHHLF BHHHLF BHHHHF BHHHHF BHHHLF BHHHLF BHHHHF BHHHHF BHHHLF BHHLLF BHHHHF BHHHHF BHHLLF BHHHLF BHHHLF BHHHLF BHHHLF BHHHLF BHHHLF BHLHLF BHHLLF BHHLLF BHHLLF BHHLLF BHHLLF BHHLLF BHHLLF BHHLLF BHHLLF BHHLLF BHHLLF BHHLLF BHHLLF BHHLLF BHHLLF BHHLLF BHHLLF BHHLLF BHHLLF. BHHLLF BHHLLF BHHLLF BHHLLF BHHLLF BHHLLF BHHLLF BHHLLF BHLLLF BHHLLF BHHLLF BHHLLF BHHLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHHLLF BHHLLF BHLLLF BHLLLF BHHLLF BHHLLF BHLLLF BHLLLF BHHLLF BHHLLF BHLLLF BHLLLF BHHLLF BHHLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF BHLLLF

|  |  |  | 11 | 1111 | 1111 | 2222 | 2222 | 2233 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0123 | 4567 | 8901 | 2345 | 6789 | 0123 | 4567 | 8901 |
| 0 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 1 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 2 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 3 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 4 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 5 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 6 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 7 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 8 |  |  | --00 | --00 | --00 | --00 |  |  |
| 9 | XXXX | xxxx | $\mathrm{x} \times 00$ | $\mathrm{x} \times 00$ | $\mathrm{x} \times 00$ | $\times \times 00$ | XXXX | xxxx |
| 10 | XXXX | xxxx | XXOO | XXOO | XXOO | XXOO | XXXX | Xxxx |
| 11 | XXXX | XXXX | XXOO | XXOO | X $\times 00$ | XXOO | XXXX | XXXX |
| 12 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 13 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 14 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 15 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |


| 16 | $\mathrm{x}-\mathrm{x}-$ |  | --00 | --00 | --00 | 00 |  |  | C*D |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 17 | XXXX | XXXX | $\times \times 00$ | $\times \times 00$ | XXOO | X $\times 00$ | xxxx | xxxx |  |
| 18 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |  |
| 19 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |  |
| 20 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |  |
| 21 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |  |
| 22 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |  |
| 23 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |  |
| 24 |  | X--- | --00 | --00 | --00 | --00 |  |  | F |
| 25 |  |  | X-00 | --00 | --00 | --00 |  |  | G |
| 26 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |  |
| 27 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |  |
| 28 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |  |
| 29 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |  |
| 30 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |  |
| 31 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |  |


| 32 |  |  | --00 | -X00 | -x00 | --00 |  |  | /M*/N |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 33 | XXXX | xxxx | X $\times 00$ | $\times \times 00$ | XXOO | XX00 | xXXX | xxxx |  |
| 34 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |  |
| 35 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |  |
| 36 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |  |
| 37 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |  |
| 38 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |  |
| 39 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |  |


4200000000000000000000000000000000430000000000000000000000000000440000000000000000000000000000000045000000000000000000000000000000004600000000000000000000000000000000
4700000000000000000000000000000000


51 xxxx xxxx xxoo xxoo xxoo xxoo xxxx xxxx 5200000000000000000000000000000000 5300000000000000000000000000000000 5400000000000000000000000000000000 5500000000000000000000000000000000

5600000000000000000000000000000000 5700000000000000000000000000000000 5800000000000000000000000000000000 5900000000000000000000000000000000 6000000000000000000000000000000000 6100000000000000000000000000000000 6200000000000000000000000000000000 6300000000000000000000000000000000

## EXAMPLE 2: <br> 6-BIT SHIFT REGISTER WITH THREE-STATE OUTPUTS




Manual Coding: 6-Bit Shift Register with Three-State Outputs

INPUTS (0-31)



## NUMBER OF FUSES BLOWN $=818$

## PALASM Output

HEX FORMAT

|  |  | $F$ | F | F | F | $F$ | D | F |  | F |  | F | F | F | 7 | F | F | F |  |  |  |  | F |  | F | F |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | F | F | F | F | F | $F$ | E | $F$ | F | F | D | F | F | F | B | F | F | F | 7 | F | F | F | F | F | F | F | F |  |  |  |
| E | 0 | E | C | E | E | E | A | E | E | E | 6 | E | E | E | E | E | E | E | E | E | E | E | E | E | E | E | E |  |  |  |
| 0 | E | E | E | E | C | E | E | E | A | E | E | E | 6 | E | E | E | E | E | E | E | E | E | E | E | E | E | E |  |  | E |
| 0 | 0 | 0 | 0 | 0 | 0 |  |  | - | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |
| 0 | 0 | 0 | 0 |  |  |  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |
| F | 0 | F | $F$ | $F$ | F | F | F | F | F | F | F | F | F | F | F | F | F | F | E | F | F | F | D | F | F | F | B |  |  |  |
| 8 | F | F | F | F | F | $F$ | F | F | $F$ | F | $F$ | F | F | F | F | F | F | F | F | F | F | F | E | F | F | F | 5 |  |  |  |
|  | 0 | 7 | 7 | 7 |  |  |  |  |  | 7 |  | 7 | 7 | 7 | 6 | 7 | 7 | 75 |  |  |  | 7 | 3 | 7 | 7 | 7 | 7 |  |  |  |
| 0 | 7 | 7 | 7 | 7 | 7 | 7 | 7 | 7 | 7 | 7 | 7 | 7 | 7 | 7 | 7 | 7 | 6 | 7 | 7 | 7 | 5 | 7 | 7 | 7 | 3 | 7 | 7 |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 |  |  |  |  | 0 | 0 |  | 0 |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


|  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  | BLLLL |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  | BLL |  |  | BLLLLF |  |  |  |
|  |  |  |  |  |  |  |  |
|  | BLL | BLLLLF |  | BL |  | BLLLL |  |
|  |  |  |  |  |  |  |  |
|  | BL |  |  |  |  | BLLLL |  |
|  | BLLLLF | BLLLLF | BLLLLF |  |  |  |  |
|  | BL | BL |  | B | BL | BLLLLF |  |
|  | BLLLLF | BLLLL | BLLLLF | BLLLL | BLLLL |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |


| 0 | X |  |  |  |  |  |  | -X-- | SR*/SL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 |  | X |  |  |  |  |  | --- | 100 |
| 2 | XXXX | XXXX | XXXX | XXXX | XXXX | XXXX | XXXX | Xxxx |  |
| 3 | XXXX | XXXX | Xxxx | XXXX | Xxxx | XXXX | XXXX | XXXX |  |
| 4 | XXXX | xxxx | XXXX | xxxx | XXXX | XXXX | xxxx | $x \times x x$ |  |
| 5 | XXXX | Xxxx | XXXX | XXXX | XXXX | XXXX | XXXX | XXXX |  |
| 6 | XXXX | xxxx | XXXX | Xxxx | Xxxx | XXXX | XXXX | xxxx |  |
| ? | xxxx | xxxx | xxxx | XxxX | XXXX | XxxX | XXXX | xxxx |  |

8
8
9
9
10

| 16 | -X-- |  | --X |  |  |  |  | -X- |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 17 |  |  |  | --X |  |  |  | -x-- |
| 18 | -x-- | X |  |  |  |  |  |  |
| 19 | X- |  | -X |  |  |  |  | X--- |
| 20 | XXXX | XXXX | XXXX | xxxx | xxxx | XXXX | XxxX | XXXX |
| 21 | XXXX | XXXX | XXXX | XXXX | $x \times x$ | XXXX | XXXX | XXXX |
| 22 | xXxX | xxxx | XXXX | XXXX | XXXX | XXXX | XXXX | XXXX |
| 23 | XXXX | XXXX | XXXX | XXXX | XXXX | XXXX | XXXX | XXXX |

## /SR*/SL*/Q1


-X-- ---X ---- ---- ---- ---- --- X--- /SR*SL*/Q0
x--- ---- -x-- --.- --.- --.- --.- X--- SR*SL*/D]
XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX
XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX
XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX

| 24 | -X-- |  |  | X |  |  |  | -X | /SR*/SL*/Q2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 25 |  |  |  |  | X |  |  | -X-- | SR*/SL*/Q3 |
| 26 | -X-- |  |  |  |  |  | --.- | X-- | /SR*SL*/Q1 |
| 27 | X |  |  | -x |  |  |  | x | SR*SL*/D2 |
| 28 | XXXX | XXXX | XXXX | XXXX | XxXX | XXXX | XXXX | XXXX |  |
| 29 | XXXX | xxxx | XXXX | XXXX | xxxx | xxxx | Xxxx | xxxx |  |
| 30 | XXXX | XXXX | XXXX | XXXX | xxxx | XXXX | XXXX | XXXX | , |
| 31 | XXXX | XXXX | XXXX | XXXX | XXXX | XXXX | XXXX | XXXX |  |



4 -X-- ---- --. ---X ---- ---- ---- X--- /SR*SL*/Q2
X--- --- --.- -.-- -X-- --.- --.- X--- SR*SL*/D3
6 XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX
xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx
8 XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX
XXXX XXXX XXXX XXXX XXXX XXX XXXXXXX

| 40 | -x-- |  |  |  |  | X |  | -X | /SR*/SL*/Q4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 41 |  |  |  |  |  |  |  | -X | SR*/SL*/Q5 |
| 42 | -X |  |  |  | X |  |  |  | /SR*SL*/Q3 |
| 43 |  |  |  |  |  | -X |  |  | SR*SL*/D4 |
| 44 | xxxx | XXXX | XXXX | xxxx | XXXX | xxxx | XXXX | xxxx |  |
| 45 | XXXX | xxxx | XXXX | XXXX | XxxX | XxXX | XxXX | xxxx |  |
| 46 | XXXX | xxxx | Xxxx | XXXX | XXXX | xxxx | XXXX | xxxx |  |
| 47 | XXXX | XXXX | XXXX | $X X X X$ | XXXX | xxXx | XXXX | XXXX |  |
| 48 | -x- |  |  |  |  |  | -X | -X-- | /SR*/SL*/Q5 |
| 49 |  |  |  |  |  |  |  | -X-X | SR*/SL*/RILO |
| 50 | -X-- | ---- | --- | ---- | ---- | - | ---- | x | $/ \mathrm{SR}^{*} \mathrm{SL}^{*} / \mathrm{Q} 4$ |
| 51 | X- |  |  |  |  |  | -x-- | x--- | SR*SL*/D5 |
| 52 | XXXX | XXXX | xxxx | Xxxx | XXXX | x $x \times x$ | xxxx | XXXX |  |
| 53 | XXXX | XXXX | Xxxx | XXXX | XXXX | XXXX | XXXX | XXXX |  |
| 54 | XXXX | x $\times \times x$ | xxxx | xxxx | XXXX | XXXX | XxXx | XXXX |  |
| 55 | XXXX | Xxxx | XXXX | XXXX | XXXX | XXXX | XXXX | XXXX |  |


| 56 | -X-- |  |  |  |  |  |  |  | /SR*SL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 57 |  |  |  |  |  |  |  |  | /Q5 |
| 58 | XXXX | XXXX | XxxX | xxxx | XXXX | xxxx | xxxx | XXXX |  |
| 59 | xxxx | xxxx | $x \times x \times$ | xxxx | xxxx | xxxx | xxxx | xxxx |  |
| 60 | xXxX | xxxx | XXXX | xxXx | XxxX | XXXX | xxxx | XXXX |  |
| 61 | XXXX | XXXX | XXXX | XXXX | XXXX | XXXX | XXXX | XXXX |  |
| 62 | XXXX | $x \times x \times$ | $x \times x$ x | xxxx | XXXX | XxXX | xxxx | Xxx |  |
| 63 | XXXX | XXXX | XXXX | XXXX | XXXX | Xxxx | xxxx | XXXX |  |

LEGEND: $x: \operatorname{FUSE}$ NOT BLOWN $(L, N, 0)$ - : FUSE BLOWN ( $\mathrm{H}, \mathrm{P}, 1$ )

## CONTROL STORE SEQUENCER

Solutions to control store sequencing are as varied as the problems that are solved by microprogrammed hardware. The traditional approach tends to be horizontally structured,
whereas the application described here is designed for use with a vertical control store structure. The vertical control store has narrow control fields and may share field functions to increase efficiency. It is fast.


Control Store Sequencer Logic Schematic.

## How It Works

This control store sequencer is designed to use a minimum of control bits while providing sufficient sequencing flexibility. Only three bits are required for the basic sequencer control. They make three things happen:

$$
\begin{array}{ll}
\text { CSA }=\text { CSA }+1 & \text { Increment control store address } \\
\text { CSA }=\text { CSA }+2 & \text { A sort of branch instruction } \\
\text { CSA }=\mathrm{BA} & \text { Load a branch address }
\end{array}
$$

The three control bits are SKIP, COND, and TF.
Skip defines whether the sequencer will skip or load.

Cond is the condition that is tested to see if the sequencer executed the operation defined by Skip.

TF defines whether Cond is tested true or false.

Table below lists all of the states the sequencer can assume.

Sequencer States

| Skip | Cond | TF | Operation |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Load |
| 0 | 0 | 1 | Increment |
| 0 | 1 | 0 | Increment |
| 0 | 1 | 1 | Load |
| 1 | 0 | 0 | Skip |
| 1 | 0 | 1 | Increment |
| 1 | 1 | 0 | Increment |
| 1 | 1 | 1 | Skip |

There are two additional control bits, whose use is left to your discretion. They are /SET and ITSEN.

ISet is a synchronous preset that is usually used as a power-on reset; however, it may also be used as a one-bit vector to the last addressable location during normal operation.

ITsen is the enable for the TRI-STATETM outputs. This has several possible uses, one of which might be testing the hardware by the method of disabling the outputs, then supplying a test address from an external source.

The sequencer generates ten bits, which are divided into two parts. The least-significant four bits are constructed from a PAL16R4, and control the skip operation. During a skip, the state of the LSB is maintained and the next three bits function as a three-bit binary counter. During an increment, all four
least-significant bits function as a binary counter. Carry out (/CO) is generated during skip when CSA $_{1}$ through $\operatorname{CSA}_{3}=1$, and during increment when $\mathrm{CSA}_{0}$ through $\mathrm{CSA}_{3}=1$. Load (ILD) is also generated by the least-significant part, as a function of COND and TF. (See table below.)
/LD States

| TF | Cond | ILD |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

The most-significant six bits are constructed using a PAL16R6, functioning as a six-bit binary counter with carry-in (CI), synchronous load (/LD), and synchronous set (/SET). There is an extra pin that can te used to generate carry-out if you need more than ten bits.

## System Integration

One of the first features that is desirable from a system standpoint is the expansion of the COND input to accommodate more than one condition for testing. The can be done nicely by using a 16 C 1 as a multiplexer. In this scheme, four terms are used as input selects. This leaves 12 terms to be used as condition inputs. This might seem wasteful at first, as 4 select terms could decode 16 inputs. Using the PAL, however, it is only a superficial waste, and the trade-off is the greater design flexibility you have by comparison with a standard multiplexer.

One COND output should be either true or false in order to generate unconditional increments, skips, or branches. The true or false state needs only to be a function of the four select terms, and doesn't require a condition input to be grounded or pulled up. Other functions, such as AND, OR, or XOR, can be performed on the condition inputs internally, too--functions a multiplexer would force you to design in external logic.

The following Figure shows how the sequencer design described here can be integrated into a system that provides subroutine capability. In the figure, the same control-store field is used to generate literals and branch addresses. Subroutining is accomplished by loading the return address into the register file before the subroutine jump is taken and then reading the return address out of the file when the subroutine's return executes.

## Application Suggestions



System Implementation of Sequencer

## Control Store Sequencer,

GOHTFDL STAFE EDUENIEEF, LEHST EIGHIFIEAHT STHE
ELF NK TF EIF SET EHO EH1 EHE EAE BHI TSEN ED LII





+ SET $\rightarrow$ IITHI - SKIF © EHE



+ SET•ICDHI*SKIF EFG


+ TF EDNI•EKIF-SH1ヵEHEDSHE
IF IG IEDHI = TF\&DMI + TF\& CDHI
IF WCO LI = TF GDH SKIF + TF EONI SKIF
IIESIGFIFTIDN: SEE TE\&T

PAL16R4


Logic Symbol
Control Store Sequencer, Least Significant Stage, Design Specification.


Control Store Sequencer, Least Significant Stage, Fuse Pattern.


Control Store Sequencer, Least Significant State, Logic Diagram.

```
FFLIERE
FHTGOEG
EDHTFQL STOFE SEDUEHEEF, MOST SIEHIFIGANT STHGE
CLK SET EAA EAS ERE EAT EAG EHG LII DHI TSEN HE ESAG ESAG ISAT ESHE
MEAS ISA4 EI YCL
GEA := EET*ES4*EI*LI + GSH4*EI*LI* SET + SET LII* EH4
GHS:= SET*SH4*ISHSEI*LII + SET*LSHS*EI*LI
    + SET* ESH4*ISHS*LI + SET LI *EFE
CSG := SET*LSH*LSHELSHE&I*LI + SET*ESAE*EI* LI
    + ESH4 C-GHE LI SET + SET RESFS CSHE*LI
    + SET*LI * EHE
GSAT := SET*ISH4*LSFS*LSHE*ISHP*EI* LI
    + SET LEHF*EI*LII + SET ILEH4* IEFT* LI
    + SET *ESH5 GSHF*LII + SET*ISHE*LSHT*LII
    + LI* EHT * SET
```



```
    + SET &ESHE EI*LII + SET*ESH4* GSHE* LI
    + SET NGNE ESHE* LI + SET *ESHE* ISAE* LII
    + SET*ESHP*LSHE*LI + SET LI * EHE
```



```
    + SET *VSG EI & LI + SET - ESH *GSHG* LI
    + SET &GSHS &LSHG LII + SET \LSHE *LSHG *LI
    + SET LSNF*ISHE LII + SET &SNE* ISHG* LII
    + SET*LI * EHG
```


## IIESEEIFTIDK:

THE G-EIT IOUHTEF IHEFEMENTS WHEN THE LII LIHE IS.HIGH IF CHFF't AHI SET. THE DUTPUTS FRE EMAELEI MHEN TSEN IS LOW.


Control Store Sequencer, Most Significant Stage, Design Specification.



EこF4・にI•LI•SET
EET•LD•触




Control Store Sequencer，Most Significant Stage，Fuse Pattern．

Application Suggestions

## Control Store Sequencer, Most Significant Stage

CLK-D


MEMORY-MAPPED I/O
Memory-mapped I/O is an interface technique that treats I/O devices' physical addresses as undifferentiated from memory address space. That is, no Memory-l/O decoding is required. Furthermore, most computers have more instructions to manipulate the contents of memory than they have. I/O instructions. Therefore, the use of memory mapping can make I/O control much more flexible. PALs can be used to make memory-mapped I/O implementation easy, even if changes in memory addresses are required.

Functional Description
The figure below shows a circuit that is typical of those found in memory-mapped I/O applications. The inputs to the decode logic are the system memory address lines, $A_{0}-A_{F}$. The logic shown compares the address on the memory bus with the programmed comparison address. When an address on the bus matches, the corresponding I/O port enable signal is set. In conjunction with other system control signals, this enable can be used to transfer data to and from the system data bus.


## PAL Design

One PAL16L2 can be used to monitor a 16-bit address bus, fully decode addresses, and furnish enables to two ports, each of which could be anywhere within 64 K of address space. Partial decoding for a larger number of ports could be done using other members of the PAL family.

Typical logic equations for the memory-mapped I/O logic are as follows:

| Port $0=$ | $\|A B 0 \bullet\| A B 1 \bullet \mid A B 2 \cdot A B 3 \bullet A B 4 \bullet$ |
| ---: | :--- |
|  | $A B 5 \cdot A B 6 \cdot A B 7 \bullet A B 8 \cdot A B 9 \bullet$ | $=A B A \bullet A B B \bullet A B C \bullet \mid A B D \bullet / A B E \bullet / A B F \cdot$ [Note: source data incorrect]

```
Port 1 = AB0 • IAB1 \bullet IAB2 • AB3 - AB4 - 
    AB5 - AB6 - IAB7 • AB8 - AB9 - ABA
    -ABB • ABC • /ABD • IABE - 
IABF*
```

The above example shows address decoding for memory locations 1 F 78 H and 1 F 79 H . The equation terms could be changed to accommodate any 16-bit address.

## Memory Mapped I/O

Design Specification PAL16L2

```
FHL1ELE* FAI. IE:TGH FFEIFIGHTIEH
FAT ODNE
MEMDF'G NAFFEI IVD
```



```
FOFT1 FOFTO HEL HEE HEF YLE
```



```
    HEI* HEE*HEF
```



```
    AEL* FEE* HEF
IESEFIFTIDT:
THE FAL IEEGIES THE SFEIIFIEI MENOFG AIIFESS MOFI TO FFOIMIGE F FGFT
EHHELE FDF FGFTO FHE FGFT1 HZ FOLLDOC:
```

PAL16L2 Memory-mapped I/O Decoder Design Specification.

|  | $\cdots$ | $\cdots$ | \％ | Q®Q | $\cdots \times$ | W9\％ | \％\％\％ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| － | $\therefore$ 为 | $\cdots$ | \％\％e | $\cdots \times$ | \％Q9 | $\triangle \otimes$ | Wश\％ |
| － | 为象呠 | 人\％ | 人\％ | 人\％\％ | 以2\％ | 人xS | XQ9 |
|  | \％ | $\cdots$ | －．．．．． | 禺㤩 | \％s\％ | S\％ | $\cdots \times \%$ |
|  |  | S\％ |  | $\cdots$ | ล\％ | $\cdots \times$ | WQ |
| \％．：\％ | 人 | $\cdots$ | XX | 人s\％ | 人x |  | ツ\％ |
| $\because$ | $\cdots$ | 勺n |  | $\because$ | $\cdots \square$ | 曲里 | \％ |
| $\cdots$ | －••••• | －$\cdot$－ | जo： | anow | Sos： | い\％ | WQer |
|  |  |  |  | ．．．．． | 人\％ | － | ．．．．．．． |
|  | ¢\％ | $\because \bigcirc$ | －\％ | － | 以 | \％es | 人\％ |
| 为为为 | \％\％ | － | $\cdots$ | $\cdots$ | $\cdots$ | －${ }^{\text {an }}$ | 勺口区 |
| －．．．． | SY\％ | YY | so | 人\％ | $\cdots$ | － | 勺\％ |
| $\cdots$ | $\times \cdots$ | $\cdots$ | $\cdots \cdots$ | 为 | $\because \%$ | \％\％ | $\therefore$ \％ |
|  | ®曲 | $\because$ U－ | ： |  | \％ | 以及 | \％\％\％ |
| $\cdots$ | －\％ | $\bigcirc$ | Ow\％ | －6 | 人\％ | 人） | Sos |
| $\cdots$ | い\％ | \％\％：＂： | $\cdots$ | as， | B\％ | ON－ | Qx |
| － | 人凶\％ | SY\％ | NSY | 人\％ | $\therefore$ S | \％ | 人\％ |
| \％\％\％ | $\therefore \cdots \%$ | \％\％ | $\cdots$ | $\cdots$ | $\cdots$ | $\cdots \times$ | $\cdots \infty$ |
| 勺os | $\because \because \because$ | O以 | $\therefore$ 吅曲 | $\cdots$ | ：\％ | O\％ | ？se |
| $\because \%$ | O－ | ¢－ | \％－ | 为象 | $\cdots$ | 为： | 人 |
| ：$\because \sim$ | $\bigcirc$ | 且 | \％ow | So | $\because$ | $\because 6$ | 人\％ |
| $\therefore \because$ | 为： | $\cdots \cdots$ |  | \％ | ： $3 . \cdots$ | 勺\％ | \％\％ |
|  | －\％： | $\because$ |  | ：$\because \cdot \cdots$ | ： | \％\％ | W\％ |
|  | ：$\sim_{0}$ |  | \％ | $\therefore \therefore$ | $\cdots$ | $\cdots$ | 人\％ |



## Application Suggestions



PAL16L2 Memory-mapped I/O Decoder Logic Diagram.

## CONTROL LOGIC FOR 8080 CPU BOARD

The 8080 is one of the most widely-used of all current microprocessor designs. However, using it in a system requires that you decode and supply a fairly complex set of control signals.

With the rapid decline in 8080 prices, the logic required to perform this control decoding has become more expensive than the 8080 itself. This application note shows how a PAL can be used to eliminate much of this costly support logic on an 8080 CPU board.


```
IESGEIFTIDN:
    FOFTIDH OF LDGII FFOM EnE| EFII EDHFIN
```

```
FAL1ELE
F'AT001E
```




```
IFMOL:MH=SD*FH + OD*IE
IF:OE: LF = SH + IIO
IF:VIN:ES=S1+FI+EH
IF:OG:HA=SI+FH}+SH+EA+EE
IFGT, ES=FII + ED + EH
```



PAL16L8 Control Logic for 8080 CPU Board, Design Specification.
Application Suggestions


PAL16L8 Control Logic for 8080 CPU Board, Fuse Pattern.


FHL 1 EHE
FHTO013
FUFTIDH DF FAHIIM EDHTFOL LDGIE FDF EOEO EFU EDAFH

$\mathrm{MH}=\mathrm{SD}+\mathrm{FH} \mathrm{IE}$
$\mathrm{LH}=\mathrm{BH} \mathrm{IL}$
$5=S 1 * T \cdot T H$
$H H=S 1 * F \cdot S H * E H * E 1$
$\therefore=F I+E D * E A$
$\mathrm{HH}=\mathrm{FI} \cdot \mathrm{EH}$

DESEFIFTIDH:
FDFTIDH DF LDEIG FFOM EOEO GFU EQAFTI
HOTE: THIS IIESIGH IS IMFFQUED QYEF THE FREWIDUS ESMMFLE AS WE MEFE AFLE TO IMFLEMENT THE SAME EDIATIDHE IH A MALLEF FHL. THIS MAS
 FFOIMIS FEF: DUTFUIT TO A MANIMM DF THO.

PAL12H6 Control Logic for 8080 CPU Board, Design Specification.


PAL12H6 Control Logic for 8080 CPU Board, Combinatorial Logic Diagram.

## Portion of Random Control Logic for 8080 CPU Board (Improved Design)





PAL12H6 Control Logic for 8080 CPU Board, Coded PAL Logic Diagram.

## HEXADECIMAL DECODER/LAMP DRIVER

The increasing use of microcomputers has led to an increased need to display numbers in hexadecimal format (0-9, A-F). Standard drivers for this function are not available, so most applications are forced to use several packages to decode each digit of the display. Since 6 to 12 digits are often being displayed, this approach can become very expensive. This example demonstrates how the hexadecimal display format can be both decoded and the LED indicators driven using a single PAL for each digit of the display.

## Functional Description

A hex decoder/lamp driver accepts a four-bit hex digit, converts it to its corresponding seven-segment display code, and activates the appropriate segments on the display. These drivers can be used in both direct-drive and multiplexed display applications. A single PAL can provide both the basic decode/drive functions, and additional useful features as well.

## Circuit Description

The figure shows three digits of a display system that uses three PALs to implement the complete decoding and display-driving functions. The inputs to each section are a hex code on pins $D_{0}-D_{3}$, a ripple blanking signal, an intensity control signal, and a lamp test signal.

The hex codes are decoded to form the sevensegment patterns shown in the figure. The input codes, digit. represented, and segments driven are as follows:

| $\mathrm{D}_{\mathbf{3}}$ | $\mathrm{D}_{\mathbf{2}}$ | $\mathrm{D}_{\mathbf{1}}$ | $\mathrm{D}_{\mathbf{0}}$ | Digit | Segments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | ABCDEF |
| 0 | 0 | 0 | 1 | 1 | BC |
| 0 | 0 | 1 | 0 | 2 | ABDEG |
| 0 | 0 | 1 | 1 | 3 | ABCDG |
| 0 | 1 | 0 | 0 | 4 | BCFG |
| 0 | 1 | 0 | 1 | 5 | ACDF |
| 0 | 1 | 1 | 0 | 6 | ACDEF |
| 0 | 1 | 1 | 1 | 7 | ABC |
| 1 | 0 | 0 | 0 | 8 | ABCDEFG |
| 1 | 0 | 0 | 1 | 9 | ABCFG |
| 1 | 0 | 1 | 0 | A | ABCEFG |
| 1 | 0 | 1 | 1 | B | CDEFG |
| 1 | 1 | 0 | 0 | C | ADEF |
| 1 | 1 | 0 | 1 | D | BCDEG |
| 1 | 1 | 1 | 0 | E | ADEFG |
| 1 | 1 | 1 | 1 | F | AEFG |

Ripple-blanking input RBI is used to suppress leading zeroes in the display. The signal is propagated from the most significant digit to the least significant digit. If the digit input is zero and RBI is low (indicating that the previous digit is also zero), all segments are left blank and this digit position's ripple-blanking output RBO is set low.

Intensity control signal IC controls the duty cycle of the display driver. When IC is high, all segment drivers are turned off. Pulsing this pin with a duty-cycled signal allows the adjustment of the display's apparent brightness.

Lamp test signal LT lets you check to see if all LED segments are energized.

## PAL Implementation

The PAL16L8 has both the required I/O pins and the drive current capability to perform as the complete display decoder-driver circuit with seven inputs and eight outputs. The logic equations for this circuits are shown in the listing. One PAL drives each digit; they may be cascaded without limit. With minor changes, the same logical structure could be used with multiplexer logic to allow a single PAL to decode and drive multiple digits.


Hex Display Decoder-Driver, Combinatorial Logic Diagram.




```
```

FEO*I||I|*IO + F:EO\&IO* Il|*IO + LT

```
```

```
```

FEO*I||I|*IO + F:EO\&IO* Il|*IO + LT

```
```










```
```

                        F:EO~[II~IS + LT
    ```
```

```
```

                        F:EO~[II~IS + LT
    ```
```










```
    HO&IM&II + FFFO*II| IE*IIE + LT
```

```
    HO&IM&II + FFFO*II| IE*IIE + LT
```

THE HENF DEEIMAL IEEQIEFF?-SEGMEHT IFEIVEF FERTURES RISTUE LOU DUTFUTS FOF: TFFIUIHG IIISFLHY IIFESTLY. IF IATA IHFUT IS ZEFD HHI FIFFLE ELAHEIHE INFUT GEEI IS LOW THAT IISIT MILL EE ELAHEEI HHI FIFFLE ELAHKIHE DUTFUT WILL EE LDU.

FOF: THE HEXT LEAST SIGHIFIGHT STABE. IT FFQWIDES A LDU IF REI IS LDM AHII THE LIHTA IH IS ZEFO.

WHEH HISH THE IHTEHEITY EDHTROL ©IE WILL TURH DFF THE EHTIFE IISFLHY. IG MA' EE FULSEI TD UHF' THE IHTEHEITY DF THE IISFLH'


Hex Display Decoder-Driver, Design Specification.
LIESEFIFTIOH:

THEH HIGH THE LRMF TEST ITFIT R T




Hex Display Decoder-Driver, Fuse Return


## HEXADECIMAL KEYBOARD SCANNER

The popularity of pocket calculators and home computers has created a large market for lowcost keyboards. The logic required to scan small keyboards is typically implemented either in SSI/MSI logic or in a computergenerated software scan. In the first case, the
logic may be rather expensive; in the second case, if the microcomputer system is a busy one, the software scan may be unacceptably slow. A single PAL and just a few inexpensive parts can do the task.

Hex Keyboard Scanner
Logic Diagram PAL16L8


Hex Keyboard Scanner, Combinatorial Logic Diagram.

FHL $1 E F 4$

```
IF %%G: %H=O
```



$\because A 4 *$ 可


```
00:= 00FF+N0
```







## [IESEFIF TIDH:




 SHITH EDUNE TD SETTLE DUT. AT THE EHI DF THE TIME DELAY GIMS, KE'GRESSEII WILL ED LDW. THE GUTFUTS WILL THEN GIVE THE EINAFY GOIE FDE THE SUITGH ELEETEI. WHEH THE SHITIGH IG FELEASEI, KEYFFESSEI HILL GD HIGH, AHI
 SEAHEF SWITGHES TO THE DTHEF ROW HHI EDHTIHES SEANHIG.

THE EXTEFHAL ELDCK SHOULI FUHA IH THE RHNGE DF 10 kHZ
 CDHEETEI USIHG A FROM.

PAL16R4


Logic Symbol

Hex Keyboard Scanner, Design Specification.


Hex Keyboard Scanner, Fuse Return


MINIDISKETTE CONTROL LOGIC
The flexible diskette (floppy), and its smaller brother, the minidiskette, are very popular as mass storage on small systems. Most of these small systems are destined for high-volume applications, so all possible production
economies should be explored. The disk controller is the most complicated (and expensive) part of the disk subsystem; this example shows how a PAL can reduce the size and cost of the controller for a minidiskette-drive controller.


Minidiskette Control Logic Diagram.

## Portion of Micro Floppy Control Logic

FOFTIDN DF MIGFD FLDFF\% EDHTFGL LDEIE





IESERIFTIGM:
FOFTION DF FLDFF'Y IISE EOHTFOL LDGIE

Minidiskette Control Logic Design Specification.



Minidiskette Control Logic, 14H4 Fuse Pattern.


## BETWEEN LIMITS COMPARATOR/ REGISTER

It is often needed to keep data between limits as it is processed, or to halt a process when limits are reached. This may be done for system security, or as a means of selfchecking. The checker described here might
search for a specific value, search for missing values: values either in or out of a certain range. The sample circuit shown monitors a 16 -bit bus, using two PAL types, and latches a complementary pair of BTWL status signals into its output registers.


Limit Checker Combinatorial Logic Diagram.



IF, $\because!i \quad G T=$









IF: IFIFTIDI:

 THAT E I ETEATEF THAH H. LT IHTIEATES THAT E IS LESE THHH H. EQ JIHIGHTE: THHT H IS EOHHL TO E. THE UHLUE DF FEEISTEF A

 I: LDA DOA THE LDH TC HIEH TFFH: ITIDH DF THE ELDEF.


PAL16X4 Limit Checker Design Specification.


PAL16X4 Limit Checker Fuse Pattern.

Between Limits Comparator/Register


PAL16X4 Limit Checker Coded Logic Diagram.
BETWEEN LIMITS COMPARATOR / LOGIC
EQ1U LT1 EQ1L GTE EQEU LTE EQEL GTE EQSU EMI
LTS EQSL ME NE ME ETWL GTO LTO IGTI VCE

$L T 3+L T E * E Q S L+L T 1 * E Q S L * E Q Z L+L T 0 * E Q 3 L * E Q Z L * E Q 1 L$
DESCRIPTIDN:

THE BETWEEN LIMITS LDGIC IETERMINES THE BTUL STATUS RS A FUNETIDN DF THE GT, LT AHII EQ STATUS FROM THE CDMPRRATOR REGISTERS.


## Logic Symbol

PAL16C1 Limit Checker Design Specification.



PAL16C1 Limit Checker Coded Logic Diagram.

## 8-BIT I/O PRIORITY INTERRUPT ENCODER WITH REGISTERS

IESEFIFTIDH:
THE I $\square$ FFIDFIT' IHTEFFIIFT EHIDIEF FFIDFITIZE: I I LIHE


 HHII GOE LDH hUHEH FHY DF THE $B$ I $\square$ IHFIITE G[I HIGH. THE FFJUFITi IHTEFFIIFT EHEDEF FEGISTEFG AFE IIFIATEI DH THE FISIHI EIGE [IF THE



```
TFOIITH THELE
    * I I I I I I I I O. O
ETFES
---------------------------------
    \because
```

Eight-Bit Priority Interrupt Encoder with Registers, Designs Specification.

Application Suggestions

```
8 Bit I/O Priority Interrupt Encoder with Registers
```



PAL16R4 Eight-Bit Priority Interrupt Encoder with Registers, Coded Logic Diagram.

## QUADRUPLE 3-LINE/1-LINE

## IIESEFIFTIDR:

A 4-EIT WOFI IS SELEITEI FFOM DHE DF THFEE SOIFIGES RHI IS FOUTEI TQ THE FDUF DUTFUITE. TFUIE IIATA IS FEESEHTEI HT THE DUTFUTS. IF IHVEFTEI IHTA IS IIESIFEI, ISE THE SAME EDUATIDMS WITH THE FHLIALA.


Quad 3-to-1 Data Selector-Multiplexer, Design Specification.


PAL14H4 Quad 3-to-1 Data Selector Multiplexer, Coded Logic Diagram

## 4－BIT COUNTER WITH 2 INPUT MUX

FHL 1 GF： 4
FAT OGE4
4－EIT EDUHTEF ，IITH E IHFUIT MU甘



$I 1+I 01+I+1+60+I 1+I 0101+10$


I 1 - I 回 I H 国


## IIESERIFTIDH：

THE 4－EIT EDUHTEF LDAIS A DF E FFOM THE MUN，DF EDIHTE LIF． THE THEEE STHTE DITFUITS AFE AETIVE MHEH E IS LDO．



Four－Bit Counter with Two－Input Multiplex，Design Specification．


PAL16R4 Four-bit Counter with Two-Input Multiplex, Coded Logic Diagram.

## 4-BIT UP/DOWN COUNTER WITH SHIFT AND THREE-STATE OUTPUTS

FHLIE:-4
FHTGOE




:+: FID-IE* I1*I0 +
FID•IE゙・I1*I $1+$
FID*IE*I1*IO + LLEHF:

: +: CAOCIE $11+10+$

$\therefore$ AD-FIID*IEャI1*IO + ELEFF


$\because$ A1. HO + FID $1 E+I 1 * I 0+$








IESGEIFTIDH:

 IMSTFUCTIDH, I. SHIFT I D, GAFEY AHI EDRREI, SHAFE THE SAME I D LIMES
 LDU. HOTE: THE IMFLIEI ESCLUSIVE OF, :+: , MUST EE FLACEI EETUEEN THE FDIIRTH RHI FIFTH FROIUIG TERMS.


Four-Bit Up/Down Counter with Shift and TRI-STATE (R) Outputs, Design Specification.


```
FHL 1EM4
    FHL IEEISH =FELIFIGHTIDH
FFTOME゙
HLI_HEGBINILFTOF
```






































IE SEFIFTIDIt:





ALU Accumulator, Design Specification.
:--
----














ALU Accumulator, PAL16A4 Fuse Pattern.
clock $->$


PAL16A4 ALU Accumulator, Coded Logic Diagram.

## PACKAGES

## Dual-In-Line Packages

( $N$ ) Devices ordered with " $N$ " suffix are supplied in plastic molded dual-in-line packages. Molding material is a highly reliable compound suitable for military as well as commercial temperature range applications. Leadmaterial is copper or alloy 42 with a hot solder dipped surface to allow ease of solderability.
(J) Devices ordered with the " J " suffix are supplied in a CERDIP package (ceramic lid and base sealed with high temperature vitreous glass). Lead material is solder dipped alloy 42.
(D) Devices ordered with the " $D$ " suffix are supplied in side brazed, multi-layer, ceramic dual-in-line packages. The leads are Kovar or alloy 42 and either tin-plated, gold-plated, or solder-plated.
(Q) Devices ordered with the " $Q$ " suffix are supplied in either a " $D$ " or " $J$ " package, but with a UV window.

## Metal Can Packages

(H) Devices ordered with the " H " suffix are supplied in a metal can package. The cap is nickel finish and the leads are goldplated Kovar. Gold free construction using epoxy D/A is also available, with a tin-plated finish.

## Flat Packages

(F) Devices ordered with the "F" suffix are supplied in a multi-layer, ceramic bottom brazed flat package. The lid is plated alloy 42, and leads are gold-plated, tin-plated, or solder-plated alloy 42 or Kovar.
(W) Devices ordered with the "W" suffix are supplied in a low-temperature ceramic flat package.

D16A package is replaced by D16C package.


NS Package D16C
16-Lead Cavity DIP (D)



NS Package D48A 48-Lead Cavity DIP (D)


Fise (REV G)

NS Package F16B
16-Lead Flat Package (F)

G12C package is replaced by H12C package.




NS Package J08A 8-Lead Cavity DIP (J)


NS Package J14A 14-Lead Cavity DIP (J)


NS Package J16A
16-Lead Cavity DIP (J)


J18A(REV J)

## NS Package J18A 18-Lead Cavity DIP (J)



NS Package J20A 20-Lead Cavity DIP (J)


NS Package J24A
24-Lead Cavity DIP (J)

J24C package is replaced by J24A package.


NS Package J24E
24-Lead Cavity DIP (J) 24-Lead Cavity DIP (J)


NS Package J24F
24-Lead Cavity DIP (J)


NS Package J28A
28-Lead Cavity DIP (J)

## N08A package is replaced by N08E package.



NOSE (REV C)

## NS Package N08E

8-Lead Molded DIP (N)


NS Package N14A
14-Lead Molded DIP (N)


NS Package N16A
16-Lead Molded DIP (N) (N16E may be substituted)


NS Package N16E 16-Lead Molded DIP (N)
(Substitute for N16A)


NS Package N18A
18-Lead Molded DIP (N)


NS Package N20A 20-Lead Molded DIP (N)


NS Package N22A
22-Lead Molded DIP (N)


NS Package N24A
24-Lead Molded DIP (N)

## N28A package is replaced by N28B package.



NS Package N28B
28-Lead Molded DIP (N) (


NadA (REVC)

NS Package N40A 40-Lead Molded DIP (N)


NS Package N48A 48-Lead Molded DIP (N)

W14B(REV D)
NS Package W14B
14-Lead Flat Package (W)

National Semiconductor Corporation
2900 Semiconductor Drive
Santa Clara, California 95051
Tel: (408) 721-5000
TWX: (910) 339.9240

## Electronica NSC de Mexico SA

Hegel No. 153-204
Mexico 5 D.F. Mexico
Tel: (905) 531-1689, 531-0569, 531-8204
Telex: 017-73559

## National Semiconductores

Do Brasil Ltda.
Avda Brigadeiro Faria Lima 830
8 ANDAR
01452 Sao Paulo, Brasil
Tel: 212.1181
Telex: 1131931 NSBR

## National Semiconductor GmbH

Furstenriederstrasse Nr. 5
D. 8000 Munchen 21

West Germany
Tel: (089) 560 12.0
Telex: 522772
National Semiconductor (UK) Ltd.
301 Harpur Centre
Horne Lane
Bedford MK40 1TR
United Kingdom
Tel: 0234-47147
Telex: 826209
s
National Semiconductor Benelux
Ave. Charles Quint 545
B. 1080 Bruxelles

Belgium
Tel: (02) 4661807
Telex: 61007
National Semiconductor (UK) Ltd.
1, Bianco Lunos Alle
DK-1868 Copenhagen V
Denmark
Tel: (01) 213211
Telex: 15179
National Semiconductor
Expansion 10000
28. Rue de la Redoute

F-92 260 Fontenay-aux-Roses
France
Tel: (01) 660.8140
Telex: 250956
National Semiconductor S.p.A.
Via Solferino 19
20121 Milano
Italy
Tel: (02) 345-2046/7/8/9
Telex: 332835

## National Semiconductor AB

Box 2016
Stensätravägen $4 / 11$ TR
S-12702 Skaerhoimen
Sweden
Tel: (08) 970190
Telex: 10731
National Semiconductor
Calle Nunez Morgado 9
(Esc. Dcha. 1-A).
E-Madrid 16
Spain
Tel: (01) 733-2954/733-2958
Telex: 46133
National Semiconductor Switzerland
Alte Winterhurerstrasse 53
Postfach 567
CH-8304 Wallisellen-Zurich
Tel: (01) 830-2727
Telex: 59000

## National Semiconductor

Pasilanraitio 6C
SF-00240 Helsinki 24
Finland
Tel: (90) 140344
Telex: 124854
NS Japan K.K.
POB 4152 Shinjuku Center Building
1-25-1 Nishishinjuku, Shinjuku-ku
Tokyo 160, Japan
Tel: (03) 349-0811
Telex: 232-2015 NSCJ.J

## National Semiconductor (Hong Kong) Ltd.

1st Floor
Cheung Kong Electronic Bldg
4 Hing Yip Street
Kwun Tong
Kowloon, Hong Kong
Tel: 3-899235
Telex: 43866 NSEHK HX
Cable: NATSEMI HX
NS Electronics Pty. Ltd.
Cnr. Stud Rd. \& Mtn. Highway
Bayswater, Victoria 3153
Australia
Tel: 03-729.6333
Telex: 320096
National Semiconductor (PTE) Ltd.
10th Floor
Pub Building, Devonshire Wing
Somerset Road
Singapore 0923
Tel: 652700047
Telex: NAT SEMI RS 21402
National Semiconductor (Far East) Ltd.
Taiwan Branch
P.O. Box 68-332 Taipei

3rd FIr. Apollo Bldg. No. 281-7
Chung HSIAO E. Rd., Sec. 4
Taipei, Taiwan R.O.C.
Tel: 7310393-4, 7310465-6
Telex: 22837 NSTW
Cable: NSTW TAIPEI
National Semiconductor (HK) Ltd.
Korea Liaison Office
6 th Floor, Kunwon Bidg.
2.1 GA Mookjung-Dong

Choong-Ku, Seoul
C.P.O. Box 7941 Seoul

Tel: 267-9473
Telex: K24942


[^0]:    All physical dimensions appear at the end of the databook.

[^1]:    *Also available screened in accordance with MIL-STD-883 Class B. Refer to National Semiconductor's "The Reliability Handbook".

[^2]:    Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
    Note 2. Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ temperature range for the DS1489 and DS1489A.
    Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
    Note 4: These specifications apply for response control pin = open.

[^3]:    $L=$ Low logic state
    $H=$ High logic state
    $X=$ Irrelevant
    $Z=$ TRI-STATE (high impedance)

[^4]:    Note 1: Differential input is +100 mV to -100 mV pulse. Delays read from 0 mV on input to 1.5 V on output.

[^5]:    $L=$ Low Logic State
    $H=$ High Logic State
    Open = TRI-STATE
    $X=$ Indeterminate State

[^6]:    ${ }^{*}$ Data for temperatures below $0^{\circ} \mathrm{C}$ and above $70^{\circ} \mathrm{C}$ and for supply voltages below 4.75 V and above 5.25 V are applicable to DS 55113 circuits only. These parameters were measured with the active pull-up connected to the sink output.

[^7]:    Resistor values shown are typical and in ohms

[^8]:    *Data for temperatures below $0^{\circ} \mathrm{C}$ and above $70^{\circ} \mathrm{C}$ and for supply voltages below 4.75 V and above 5.25 V are applicable to DS55114 circuits only. These parameters were measured with the active pull-up connected to the sink output.

[^9]:    Note 1: The pulse generators have the following characteristics:
    $Z_{\text {Out }} \approx 50 s 2, t_{w}=200$ ns, duty cycle $=50 \%, t_{r}=t_{1}=5.0$ as .
    Note 2: $\boldsymbol{C}_{\mathbf{L}}$ includes probe and jig capactance.

[^10]:    Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
    Note 2: For operation above $25^{\circ} \mathrm{C}$ free-air temperature, refer to Thermal Ratings for ICs, Section 12 , Interface Databook.
    Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
    Note 4: Only one output should be shorted at a time.

[^11]:    Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
    Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS78C20 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS88C20. All typical values are for $T_{A}=25^{\circ} \mathrm{C}, V_{C C}=5 \mathrm{~V}$ and $V_{C M}=0 \mathrm{~V}$.
    Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or $\min$ on absolute value basis.
    Note 4: Only one output at a time should be shorted.

[^12]:    X = Don't Care

[^13]:    *J. Kalb, "Design Considerations for a TTL Gate, ''National Semiconductor TP-6, May, 1968.

[^14]:    * Modulation rate $=$ reciprocal of minimum pulsewidth (i.e., 20 ms pulse $=50$ baud)

[^15]:    ${ }^{( }$Registered trademark of Digital Equipment Corp.

[^16]:    "Also available screened in accordance with MIL-STD-883 Class B. Refer to National Semiconductor's "The Reliability Handbook".

[^17]:    *This is not an intended logic condition and may cause oscillations.

[^18]:    *This is not an intended logic condition and may cause oscillations.

[^19]:    TRI-STATE ${ }^{\text {© }}$ is a registered trademark of National Semiconductor Corp.

[^20]:    Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
    Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS 7641 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8641. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
    Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
    Note 4: Only one output at a time should be shorted.
    Note 5: $91 \Omega$ from bus pin to $V_{C C}$ and $200 \Omega$ from bus pin to ground. $C_{\text {LOAD }}=15 \mathrm{pF}$ total. Measured from $V_{I N}=1.5 \mathrm{~V}$ to $V_{B U S}=1.5 \mathrm{~V}$, $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ to 3 V pulse.
    Note 6: Fan-out of 10 load, $C_{\text {LOAD }}=15 \mathrm{pF}$ total. Measured from $\mathrm{V}_{\mathrm{IN}}=1.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{OUT}}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ to 3 V pulse.
    Note 7: The following apply for $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$ unless otherwise specified.

[^21]:    "Also available screened in accordance with MIL-STD-883 Class B. Refer to National Semiconductor's "The Reliability Handbook".

[^22]:    $\mathrm{H}=\mathrm{High}$ state
    L= Low state
    $Z=$ High impedance state

[^23]:    * L1, L2, L3, L4 are the windings of a bifilar stepping motor.
    ** $V_{\text {MOTOR }}$ is the supply voltage of the motor.

[^24]:    Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range", they are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
    Note 2: Unless otherwise specified, the min/max limits of the table of "Electrical Characteristics" apply within the range of the table of "Operating Conditions". All typical values are given for $\mathrm{V}_{\mathrm{EE}}{ }^{-}=52 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
    Note 3: All current into device pins shown as positive, out of the device as negative. All voltages are referenced to ground unless otherwise noted.

[^25]:    Logic "0" output "ON"

[^26]:    *Also available screened in accordance with MIL-STD-883 Class B. Refer to National Semiconductor's "The Reliability Handbook".

[^27]:    TRI-STATE ${ }^{\text {© }}$ is a registered trademark of National Semiconductor Corp.

[^28]:    Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
    Note 2: Unless otherwise specified, min/max limits apply across the $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ambient temperature range in still air and across the specified supply variations. All typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal supply.
    Note 3: All currents into device pins are shown as positive; all currents out of device pins are shown as negative. All voltages are referenced to ground, unless otherwise specified.
    Note 4: When DC testing $I_{1 D}$ or $I_{O D}$ a $15 \Omega$ resistor should be in series with the output. Only one output should be tested at a time.
    Note 5: Unless otherwise specified, all AC measurements are referenced from the $50 \%$ level of the ECL input to the 0.8 V level on negative transitions or the 2.4V level on positive transitions of the output. ECL input rise and fall times are $0.7 \mathrm{~ns} \pm 0.1 \mathrm{~ns}$ from $20 \%$ to $80 \%$.

[^29]:    Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
    Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS 1630 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3630. All typicals are given for $\mathrm{V}_{\mathrm{C}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
    Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

[^30]:    *The majority of the software written for the Hazeltine 1500 will run with no modification. However, there are differences.

[^31]:    ${ }^{\dagger}$ Note that 1 indicates a control key entry.
    ${ }^{\dagger \dagger}$ Lead-in code: $7 E$.

[^32]:    *     * Includes the ASCII characters A-Q, a-q, space and DEL.

[^33]:    Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
    Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ for the DS 8666 . All typicals are given for V CC $=8.4 \mathrm{~V}$ and $T_{A}=25^{\circ} \mathrm{C}$.
    Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or $\min$ on absolute value basis.

[^34]:    ＂ 0 ＂＝Segment ON
    ＂ 1 ＂＝Segment OFF

[^35]:    Note. Refer to Application Note 76 for additional information on clock drivers.

[^36]:    $H$ = high level
    $L$ = low level
    $X=$ don't care
    $\mathrm{Z}=$ high impedance (off)

[^37]:    $X=$ don't care

[^38]:    Mike Evans, Applications Manager, Logic Group Charles Carinalli, Design Manager, Interface Circuits

[^39]:    1. With a 9 -bit output bus suitable for interfacing with the largest dynamic RAMs ( $\mathbf{2 5 6} \mathbf{k}$ ), National Semiconductor's DP8409 RAM controller drives every RAM avallable. Features include automatic accessing, automatic refreshing, and highImpedance outputs when not selected. An 8-bit version, the DP8408, operates with RAMs up to 64 kbits, and is used in applications that do not require automatic refreshing.
[^40]:    * C2, C3 generate odd parity

[^41]:    * CG2, CG3 generate odd parity

[^42]:    Bob Nelson is responsible for digital systems applications and new product definition at National Semiconductor Corp, 2900 Semiconductor Dr, Santa Clara, CA 95051. His engineering career began at the Burroughs Corp, where he worked on semiconductor memory systems and system interface design for large mainframe computers. Mr Nelson completed his basic engineering studies at Citrus College, Azusa, Calif, following undergraduate work at Pasadena City College.

[^43]:    Bob Nelson is responsible for digital systems applications and new product definition at National Semiconductor Corp, 2900 Semiconductor Dr, Santa Clara, CA 95051. His engineering career began at the Burroughs Corp, where he worked on semiconductor memory systems and system interface design for large mainframe computers. Mr Nelson completed his basic engineering studies at Citrus College, Azusa, Calif, following undergraduate work at Pasadena City College.

[^44]:    Published in Computer Design, January, 1982
    Reprinted by permission.

[^45]:    Note 1: $\mathrm{I} C C=\max$ at minimum temperature.

[^46]:    *PAL is a registered trademark of Monolithic Memories, Inc.

[^47]:    * It is good design practice to ground the case of the crystal
    ${ }^{* *}$ With tank circuit, use 3rd overtone mode

[^48]:    This parameter is periodically sampled and not $100 \%$ tested.

[^49]:    TRI-STATE ${ }^{\star}$ is a registered trademark of National Semiconductor Corp.

[^50]:    Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
    Note 2: Unless otherwise specified, min./max. limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range and the 4.75 V to 5.25 V power supply range. All typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{C C}=5.0 \mathrm{~V}$.
    Note 3: All currents into device pins are shown as positive; all currents out of device pins are shown as negative; all voltages are referenced to ground, unless otherwise specified. All values shown as max. or min. are so classified on absolute basis.
    Note 4: Input capacitance is guaranteed by periodic testing. $\mathrm{f}_{\mathrm{TEST}}=10 \mathrm{kHz}$ at $300 \mathrm{mV}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
    Note 5: Only one output should be shorted at a time.
    Note 6: $T=1$ /(Oscillator Frequency). Unit for $T$ should be in $n s . B=8 T$.
    Note 7: Oscillator Frequency Dependent.

[^51]:    $\mathrm{M}^{2} \mathrm{CMOS}{ }^{\mathrm{TM}}$ is a trademark of National Semiconductor Corp.

[^52]:    $\mathrm{M}^{2} \mathrm{CMOS}^{\mathrm{TM}}$ is a trademark of National Semiconductor Corp.

[^53]:    TRI-STATE ${ }^{\circ}$ is a registered trademark of National Semiconductor Corp.

[^54]:    ${ }^{*}{ }^{r}$ TERM is the termination impedance

[^55]:    * Includes capacitance of probes.

[^56]:    * Frequencies obtainable using minimum continuous N code.

[^57]:    The manufacturer's most current data sheets take precedence over this guide.

[^58]:    Note 3: These limits apply over the entire operating range unless stated otherwise. All typical values are for $V_{C C}=5.0 \mathrm{~V}$ and $T_{A}=25 \mathrm{C}$.
    Note 4: During los measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

[^59]:    Note 3: These limits apply over the entire operating range unless stated otherwise. All typical values are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25 \mathrm{C}$.
    Note 4: During los measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

[^60]:    $\mathrm{T}_{1}=100 \mathrm{~ns}$ MIN.
    $T_{2}=5 \mu \mathrm{~S}$ MIN. (T2 MAY BE $>0$ IF VCCP RISES AT THE SAME RATE OR FASTER THAN VOP.)
    $\mathrm{T}_{3}=100 \mathrm{~ns} \mathrm{MiN}$.
    $\mathrm{T}_{4}=100 \mathrm{~ns}$ MIN.
    $T_{5}=100 \mathrm{~ns}$ MIN.
    $\mathrm{T}_{5}=100 \mathrm{~ns}$ MIN.
    $\mathrm{T}_{6}=50 \mathrm{~ns}$ MIN.

[^61]:    Note 1: Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
    Note 2: Case temperature.
    Note 3: Master reset clears all the cells to the empty state, and the data outputs to a LOW state.

[^62]:    Note 1: Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
    Note 2: Case temperature.
    Note 3: Master reset clears all the cells to the empty state, and the data outputs to a LOW state.

[^63]:    $L=$ low ( -1.7 V nominal)
    $\mathrm{H}=$ high ( -0.9 V nominal)
    $\mathrm{X}=$ don't care

[^64]:    - 4 separate Block Select inputs for configurations from $256 \times 4$ to $1024 \times 1$
    - Maximum address access time-10 ns
    - Typical Block Select access time- 3.5 ns
    - 10k logic compatible

[^65]:    Note 1: $\overline{G_{3}+P_{3} G_{2}+P_{3} P_{2} G_{1}+P_{3} P_{2} P_{1} P_{0}\left(G_{0}+\bar{C}_{n}\right)}$ Note 2: $\left[\bar{P}_{2}+\bar{G}_{2} \bar{P}_{1}+\bar{G}_{2} \bar{G}_{1} \bar{P}_{0}+\bar{G}_{2} \bar{G}_{1} \bar{G}_{0} C_{n}\right] \forall\left[\bar{P}_{3}+\bar{G}_{3} \bar{P}_{2}+\bar{G}_{3} \bar{G}_{2} \bar{P}_{1}+\bar{G}_{3} \bar{G}_{2} \bar{G}_{1} \bar{P}_{0}+\bar{G}_{3} \bar{G}_{2} \bar{G}_{1} \bar{G}_{0} C_{n}\right]$

[^66]:    Clock periods for other instructions are determined by external conditions.

[^67]:    *See next page for details of PAL programmers.

