

## Edge Index by Product Family

Here is the new INTERFACE catalog from National Semiconductor Corporation. It contains complete information on all of National's INTERFACE products and we hope it becomes your most important INTERFACE guide. For your convenience, two different Tables of Contents are provided. One lists the products by type-Line Driver, Sense Amplifier, etc.-and the other lists the products alphanumerically by part number. Product selection guides and a complete product applications section are also included. For information on products that become available after this catalog goes to print, contact your local National office. The addresses are listed on the back cover.

# Peripheral/Power Drivers 

Level Translators/Buffers
Line Drivers/Receivers
Memory/Clock Drivers

## Sense Amplifiers

Display Drivers

## Opto-Couplers

Applications

## Physical Dimensions/Def. of Terms

[^0]
## Ordering Information

Ordering information for National devices covered in this catalog is as follows:


DEVICE FAMILY
DM - Digital Monolithic
DS - Digital Special
NCT - Opto Couplers

## DEVICE NUMBER

3, 4 or 5 digit number
Suffix Indicators:
A - Improved Electrical Specification

National's interface products use a $16 / 36$ prefix. The 16 is used to denote the military temperature range $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ and the 36 denotes the commercial temperature range $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$, i.e. DS1630/ DS3630. Display drivers and line drivers and receivers employ a $76 / 86$ or a $78 / 88$ prefix. The 76 or 78 applies to the military part, and the $\mathbf{8 6}$ or $\mathbf{8 8}$ to the commercial part, i.e. DS7830/DS8830. Some interface circuits and sense amplifiers employ a 55 as the first two digits for the military temperature range part, and a 75 for the commercial part, i.e. DS5520/DS7520. Digital products employ a 54 as the first two digits for the military temperature range part, and a 74 for the commercial part, i.e. DM5446/DM7446.

Table of Contents
Edge Index by Product Family ..... i
Ordering Information ..... ii
Alpha-Numerical Index ..... x
PRODUCT GUIDES
Thermal Ratings for Integrated Circuits ..... $x v i$
Interface Cross Reference Guide ..... xvii
Transmission Line Driver and Receiver Product Guide ..... xviii
Peripheral Driver Guide ..... xix
LED Driver Selection Guide ..... $x x$
Opto-Coupler Cross Reference Guide ..... $x x i$
PERIPHERAL/POWER DRIVERS - SECTION 1
DS1611 Dual Peripheral Driver ..... 1-1
DS1612 Dual Peripheral Driver ..... 1-1
DS1613 Dual Peripheral Driver ..... 1-1
DS1614 Dual Peripheral Driver ..... 1-1
DS1631 CMOS Dual Peripheral Driver ..... 1-7
DS1632 CMOS Dual Peripheral Driver ..... 1-7
DS1633 CMOS Dual Peripheral Driver ..... 1-7
DS1634 CMOS Dual Peripheral Driver ..... 1-7
DS1686 Positive Voltage Relay Driver ..... 1-13
DS1687 Negative Voltage Relay Driver ..... 1-15
DS3611 Dual Peipheral Driver ..... 1-1
DS3612 Dual Peripheral Driver ..... 1-1
DS3613 Dual Peripheral Driver ..... 1-1
DS3614 Dual Peripheral Driver ..... 1-1
DS3631 CMOS Dual Peripheral Driver ..... 1-7
DS3632 CMOS Dual Peripheral Driver ..... $1-7$
DS3633 CMOS Dual Peripheral Driver ..... 1-7
DS3634 CMOS Dual Peripheral Driver ..... 1-7
DS3686 Positive Voltage Relay Driver ..... 1-13
DS3687 Negative Voltage Relay Driver ..... 1-15
DS55450 Dual Peripheral Driver ..... 1-17
DS55451 Dual Peripheral Driver ..... 1-17
DS55452 Dual Peripheral Driver ..... 1-17
DS55453 Dual Peripheral Driver ..... 1-17
DS55454 Dual Peripheral Driver ..... 1-17
DS55460 Dual Peripheral Driver ..... 1-28
DS55461 Dual Peripheral Driver ..... $1-28$
DS55462 Dual Peripheral Driver ..... $1-28$
DS55463 Dual Peripheral Driver ..... 1-28
DS55464 Dual Peripheral Driver ..... $1-28$
DS75450 Dual Peripheral Driver ..... 1-17
DS75451 Dual Peripheral Driver ..... 1-17
DS75452 Dual Peripheral Driver ..... 1-17
DS75453 Dual Peripheral Driver ..... 1-17
DS75454 Dual Peripheral Driver ..... 1-17
DS75460 Dual Peripheral Driver ..... 1-28
DS75461 Dual Peripheral Driver ..... $1-28$
DS75462 Dual Peripheral Driver ..... 1-28
DS75463 Dual Peripheral Driver ..... $1-28$
DS75464 Dual Peripheral Driver ..... 1-28
LEVEL TRANSLATORS/BUFFERS - SECTION 2
DS1630 Hex CMOS Compatible Buffer ..... 2-1
DS3630 Hex CMOS Compatible Buffer ..... 2-1
DS7800 Dual Voltage Translator ..... 2-4
DS7802 High Speed MOS to TTL Level Converter ..... 5-32
DS7806 High Speed MOS to TTL Level Converter ..... 5-32
DS7810 Quad 2-Input TTL-MOS Interface Gate ..... 2-7
DS7811 Quad 2-Input TTL-MOS Interface Gate ..... $2-7$
DS7812 TTL-MOS Hex Inverter ..... $2-7$
DS78L12 TTL-MOS Hex Inverter/Interface Gate ..... 2-10
DS7819 Quad 2-Input TTL-MOS AND Gate ..... 2-12
DS8800 Dual Voltage Translator ..... 2-4
DS8802 High Speed MOS to TTL Level Converter ..... 5-32
DS8806 High Speed MOS to TTL Level Converter ..... 5-32
DS8810 Quad 2-Input TTL-MOS Interface Gate ..... 2-7
DS8811 Quad 2-Input TTL-MOS Interface Gate ..... 2-7
DS8812 TTL-MOS Hex Inverter ..... 2-7
DS88L 12 TTL-MOS Hex Inverter/Interface Gate ..... 2-10
DS8819 Quad 2-Input TTL-MOS AND Gate ..... 2-12
LINE DRIVERS/RECEIVERS - SECTION 3
DS1488 Quad Line Driver ..... 3-1
DS1489 Quad Line Receiver ..... 3-4
DS1489A Quad Line Receiver ..... 3-4
DS1603 Dual Line Receiver ..... 3-56
DS1688 Quad TRI-STATE ${ }^{\circledR}$ Differential Line Driver ..... 3-6
DS1689 Quad Differential Line Receiver ..... 3-8
DS1690 Quad Differential Line Receiver ..... 3-8
DS3603 Dual Line Receiver ..... 3-56
DS3604' Dual Line Receiver ..... 3-56
DS3650 Quad Line Receiver ..... 3-10
DS3652 Quad Line Receiver ..... 3-10
DS3660 Optically Isolated Line Receiver ..... $7-1$
DS3661 Optically Isolated Line Receiver ..... 7-1
DS3688 Quad TRI-STATE ${ }^{\circledR}$ Differential Line Driver ..... 3-6
DS3689 Quad Differential Line Receiver ..... 3-8
DS3690 Quad Differential Line Receiver ..... 3-8
DS7640 Quad NOR Unified Bus Receiver ..... 3-15
DS7641 Quad Unified Bus Transceiver ..... 3-17
DS7820 Dual Line Receiver ..... 3-22
DS7820A Dual Line Receiver ..... 3-25
DS78LS20 Dual Differential Line Receiver ..... 3-29
DS7822 Dual Line Receiver ..... 3-31
DS7830 Dual Differential Line Driver ..... 3-34
DS7831 TRI-STATE ${ }^{\circledR}$ Line Driver ..... 3-37
DS7832 TRI-STATE ${ }^{\oplus}$ Line Driver ..... 3-37
D'S7833 Quad TRI-STATE ${ }^{\circledR}$ Party Line Transceiver ..... 3-42
DS7834 Quad TRI-STATE ${ }^{\circledR}$ Party Line Transceiver ..... 3-46
DS7835 Quad TRI-STATE ${ }^{\circledR}$ Party Line Transceiver ..... $3-42$
DS7836 Quad NOR Unified Bus Receiver ..... 3-50
DS7837 Hex Unified Bus Receiver ..... 3-52
DS7838 Quad Unified Bus Transceiver ..... 3-54
DS7839 Quad TRI-STATE ${ }^{\circledR}$ Party Line Transceiver ..... 3-46
DS8640 Quad NOR Unified Bus Receiver ..... 3-15
DS8641 Quad Unified Bus Transceiver ..... 3-17
DS8642 Quad Transceiver ..... 3-19
DS8820 Dual Line Receiver ..... 3-22
DS8820A Dual Line Receiver ..... $3-25$
DS88LS20 Dual Differential Line Receiver ..... 3-29
DS8822 Dual Line Receiver ..... 3-31
DS8830 Dual Differential Line Driver ..... 3-34
DS8831 TRI-STATE ${ }^{\circledR}$ Line Driver ..... $3-37$
LINE DRIVERS/RECEIVERS - SECTION 3 (CONTINUED)
DS8832 TRI-STATE ${ }^{\circledR}$ Line Driver ..... 3-37
DS8833 Quad TRI-STATE ${ }^{\circledR}$ Party Line Transceiver ..... 3-42
DS8834 Quad TRI-STATE ${ }^{\circledR}$ Party Line Transceiver ..... 3-46
DS8835 Quad TRI-STATE ${ }^{\circledR}$ Party Line Transceiver ..... 3-42
DS8836 Quad NOR Unified Bus Receiver ..... 3-50
DS8837 Hex Unified Bus Receiver ..... 3-52
DS8838 Quad Unified Bus Transceiver ..... 3-54
DS8839 Quad TRI-STATE ${ }^{\circledR}$ Party Line Transceiver ..... 3-46
DS55107 Dual Line Receiver ..... 3-56
DS55108 Dual Line Receiver ..... 3-56
DS55109 Dual Line Driver ..... 3-63
DS55110 Dual Line Driver ..... 3-63
DS55121 Dual Line Driver ..... 3-66
DS55122 Triple Line Receiver ..... 3-68
DS75107 Dual Line Receiver ..... 3-56
DS75108 Dual Line Receiver ..... 3-56
DS75109 Dual Line Driver ..... 3-63
DS75110 Dual Line Driver ..... 3-63
DS75121 Dual Line Driver ..... 3-66
DS75122 Triple Line Receiver ..... 3-68
DS75123 Dual Line Driver ..... 3-71
DS75124 Triple Line Receiver ..... 3-73
DS75150 Dual Line Driver ..... 3-76
DS75154 Quad Line Receiver ..... 3-79
DS75207 Dual Line Receiver ..... 3-56
DS75208 Dual Line Receiver ..... 3-56
MEMORY/CLOCK DRIVERS - SECTION 4
DS0025 2 Phase MOS Clock Driver ..... 4-1
DSO025C 2 Phase MOS Clock Driver ..... 4-1
DS0026 5 MHz 2 Phase MOS Clock Driver ..... 4-4
DSO056 5 MHz 2 Phase MOS Clock Driver ..... 4-4
DS1640 Quad MOS TRI-SHARE ${ }^{\text {TM }}$ Driver ..... 4-17
DS1642 Dual Bootstrapped MOS Clock Driver ..... 4-20
DS1645 Hex TRI-STATE ${ }^{\circledR}$ MOS Latch/Driver ..... 4-29
DS1646 6-Bit TRI-STATE ${ }^{\circledR}$ MOS Refresh Counter/Driver ..... 4-33
DS1647 Quad TRI-STATE ${ }^{\circledR}$ Memory I/O Register ..... 4-36
DS1648 TRI-STATE ${ }^{\circledR}$ MOS Multiplexer/Driver ..... 4-41
DS1649 Hex TRI-STATE ${ }^{\circledR}$ MOS Driver ..... 4-46
DS 1670 Quad MOS TRI-SHARE ${ }^{\text {TM }}$ Driver ..... 4-17
DS1671 Bootstrapped 2 Phase MOS Clock Driver ..... 4-49
DS1672 Dual Bootstrapped MOS Clock Driver ..... 4-20
DS1675 Hex TRI-STATE ${ }^{\circledR}$ MOS Latch/Driver ..... 4-29
DS1676 6-Bit TRI-STATE ${ }^{\circledR}$ MOS Refresh Counter/Driver ..... 4-33
DS1677 Quad TRI-STATE ${ }^{\circledR}$ MOS Memory I/O Register ..... 4-36
DS1678 TRI-STATE ${ }^{\circledR}$ MOS Multiplexer/Driver ..... 4-41
DS1679 Hex TRI-STATE ${ }^{\circledR}$ MOS Driver ..... 4-46
DS3629 Memory Driver with Decode Inputs ..... 4-11
DS3640 Quad MOS TRI-SHARE ${ }^{\text {TM }}$ Driver ..... 4-17
DS3642 Dual Bootstrapped MOS Clock Driver ..... 4-20
DS3643 Decoded Quad MOS Clock Driver ..... 4-23
DS3644 Quad MOS Clock Driver ..... 4-26
DS3645 Hex TRI-STATE ${ }^{\circledR}$ MOS Latch/Driver ..... 4-29
DS3646 6-Bit TRI-STATE ${ }^{\circledR}$ MOS Refresh Counter/Driver ..... 4-33
DS3647 Quad TRI-STATE ${ }^{\circledR}$ MOS Memory I/O Register ..... 4-36
DS3648 TRI-STATE ${ }^{\circledR}$ MOS Multiplexer/Driver ..... 4-41
DS3649 Hex TRI-STATE ${ }^{\circledR}$ MOS Driver ..... 4-46
DS3670 Quad MOS TRI-SHARE ${ }^{\text {TM }}$ Driver ..... 4 - $^{\circ}$
DS3671 Bootstrapped 2 Phase MOS Clock Driver
MEMORY/CLOCK DRIVERS - SECTION 4 (CONTINUED)
DS3672 Dual Bootstrapped MOS Clock Driver ..... 4-20
DS3673 Decoded Quad MOS Clock Driver ..... 4-23
DS3674 Quad MOS Clock Driver ..... 4-26
DS3675 Hex TRI-STATE ${ }^{\circledR}$ MOS Latch/Driver ..... 4-29
DS3676 6-Bit TRI-STATE ${ }^{\circledR}$ MOS Refresh Counter/Driver ..... 4-33
DS3677 Quad TRI-STATE ${ }^{\circledR}$ MOS Memory I/O Register ..... 4-36
DS3678 TRI-STATE ${ }^{\circledR}$ MOS Multiplexer/Driver ..... 4-41
DS3679 Hex TRI-STATE ${ }^{\circledR}$ MOS Driver ..... 4-46
DS7803 2 Phase Oscillator/Clock Driver ..... 4-56
DS7807 2 Phase Oscillator/Clock Driver ..... 4-60
DS8803 2 Phase Oscillator/Clock Driver ..... 4-56
DS8807 2 Phase Oscillator/Clock Driver ..... 4-60
DS8813 2 Phase Oscillator/Clock Driver ..... 4-56
DS8817 2 Phase Oscillator/Clock Driver ..... 4-60
DS16147 Quad TRI-STATE ${ }^{\circledR}$ MOS Memory I/O Register ..... 4-36
DS16149 Hex MOS Driver ..... 4-53
DS16177 Quad TRI-STATE ${ }^{\circledR}$ MOS Memory I/O Register ..... 4-36
DS16179 Hex MOS Driver ..... 4-53
DS36147 Quad TRI-STATE ${ }^{\circledR}$ MOS Memory I/O Register ..... 4-36
DS36149 Hex MOS Driver ..... 4-53
DS36177 Quad TRI-STATE ${ }^{\circledR}$ MOS Memory I/O Register ..... 4-36
DS36179 Hex MOS Driver ..... 4-53
DS55325 Memory Driver ..... 4-70
DS75324 Memory Driver with Decode Inputs ..... 4-64
DS75325 Memory Driver ..... 4-70
DS75361 Dual TTL to MOS Driver ..... 4-77
DS75362 Dual TTL to MOS Driver ..... 4-82
DS75364 Dual MOS Clock Driver ..... 4-87
DS75365 Quad TTL to MOS Driver ..... 4-91
SENSE AMPLIFIERS - SECTION 5
DS1603 Dual MOS Sense Amplifier ..... 3-56
DS1605 High Speed Hex MOS Sense Amplifier ..... 5-1
DS1606 High Speed Hex MOS Sense Amplifier ..... 5-1
DS1607 High Speed Hex MOS Sense Amplifier ..... 5-1
DS1608 High Speed Hex MOS Sense Amplifier ..... 5-1
DS3603 Dual MOS Sense Amplifier ..... 3-56
DS3604 Dual MOS Sense Amplifier ..... 3-56
DS3605 High Speed Hex MOS Sense Amplifier ..... 5-1
DS3606 High Speed Hex MOS Sense Amplifier ..... 5-1
DS3607 High Speed Hex MOS Sense Amplifier ..... 5-1
DS3608 High Speed Hex MOS Sense Amplifier ..... 5-1
DS3625 Dual High Speed MOS Sense Amplifier ..... 5-6
DS3651 Quad High Speed MOS Sense Amplifier ..... 5-8
DS3653 Quad High Speed MOS Sense Amplifier ..... 5-8
DS5520 Dual Core Memory Sense Amplifier ..... 5-13
DS5520A Dual Core Memory Sense Amplifier ..... 5-13
DS5521 Dual Core Memory Sense Amplifier ..... 5-13
DS5522 Dual Core Memory Sense Amplifier ..... 5-13
DS5522A Dual Core Memory Sense Amplifier ..... 5-13
DS5523 Dual Core Memory Sense Amplifier ..... 5-13
DS5524 Dual Core Memory Sense Amplifier ..... 5-13
DS5524A Dual Core Memory Sense Amplifier ..... 5-13
DS5525 Dual Core Memory Sense Amplifier ..... 5-13
DS5528 Dual Core Memory Sense Amplifier ..... 5-13
DS5528A Dual Core Memory Sense Amplifier ..... 5-13
DS5529 Dual Core Memory Sense Amplifier ..... 5-13
DS5534 Dual Core Memory Sense Amplifier ..... 5-13
DS5534A Dual Core Memory Sense Amplifier ..... 5-13
SENSE AMPLIFIERS - SECTION 5 (CONTINUED)
DS5535 Dual Core Memory Sense Amplifier ..... 5-13
DS5538 Dual Core Memory Sense Amplifier ..... 5-13
DS5538A Dual Core Memory Sense Amplifier ..... 5-13
DS5539 Dual Core Memory Sense Amplifier ..... 5-13
DS7520 Dual Core Memory Sense Amplifier ..... 5-13
DS7520A Dual Core Memory Sense Amplifier ..... 5-13
DS7521 Dual Core Memory Sense Amplifier ..... 5-13
DS7522 Dual Core Memory Sense Amplifier ..... 5-13
DS7522A Dual Core Memory Sense Amplifier ..... 5-13
DS7523 Dual Core Memory Sense Amplifier ..... 5-13
DS7524 Dual Core Memory Sense Amplifier ..... 5-13
DS7524A Dual Core Memory Sense Amplifier ..... 5-13
DS7525 Dual Core Memory Sense Amplifier ..... 5-13
DS7528 Dual Core Memory Sense Amplifier ..... 5-13
DS7528A Dual Core Memory Sense Amplifier ..... 5-13
DS7529 Dual Core Memory Sense Amplifier ..... 5-13
DS7534 Dual Core Memory Sense Amplifer ..... 5-13
DS7534A Dual Core Memory Sense Amplifier ..... 5-13
DS7535 Dual Core Memory Sense Amplifier ..... 5-13
DS7538 Dual Core Memory Sense Amplifier ..... 5-13
DS7538A Dual Core Memory Sense Amplifier ..... 5-13
DS7539 Dual Core Memory Sense Amplifier ..... 5-13
DS7802 Dual High Speed MOS Sense Amplifier ..... 5-32
DS7806 Dual High Speed MOS Sense Amplifier ..... 5-32
DS8802 Dual High Speed MOS Sense Amplifier ..... 5-32
DS8806 Dual High Speed MOS Sense Amplifier ..... 5-32
DS55107 Dual MOS Sense Amplifier ..... 3-56
DS55108 Dual MOS Sense Amplifier ..... 3-56
DS75107 Dual MOS Sense Amplifier ..... 3-56
DS75108 Dual MOS Sense Amplifier ..... 3-56
DS75207 Dual MOS Sense Amplifier ..... 3-56
DS75208 Dual MOS Sense Amplifier ..... 3-56
DISPLAY DRIVERS - SECTION 6
DM5441A BCD to Decimal Decoder/Nixie ${ }^{\text {TM }}$ Driver ..... 6-1
DM5446A BCD to 7-Segment Decoder/Driver ..... 6-3
DM5447A BCD to 7-Segment Decoder/Driver ..... 6-3
DM5448 BCD to 7-Segment Decoder/Driver ..... 6-3
DM7441A BCD to Decimal Decoder/Nixie ${ }^{\text {TM }}$ Driver ..... 6-1
DM7446A BCD to 7-Segment Decoder/Driver ..... 6-3
DM7447A BCD to 7-Segment Decoder/Driver ..... 6-3
DM7448 BCD to 7-Segment Decoder/Driver ..... 6-3
DM54141 BCD to Decimal Decoder/Driver ..... 6-8
DM74141 BCD to Decimal Decoder/Driver ..... 6-8
DS7856 BCD to 7-Segment LED Driver ..... 6-37
DS7858 BCD to7-Segment LED Driver ..... 6-37
DS7880 High Voltage 7-Segment Decoder/Driver ..... 6-59
DS7885 MOS to High Voltage Cathode Buffer ..... 6-64
DS7887 8-Digit High Voltage Anode Driver ..... 6-66
DS7889 8-Digit High Voltage Cathode Driver ..... 6-66
DS7891 High Voltage Anode Driver (Active Low Inputs) ..... 6-70
DS7895 Quad LED Segment Driver ..... 6-74
DS7897 8-Digit High Voltage Anode Driver ..... 6-66
DS8650 Low Voltage 4-Digit LED Driver ..... 6-10
DS8651 Low Voltage 7-Segment LED Driver ..... 6-12
DS8654 8-Output Buffer ..... 6-14
DS8655 12-Output Decoder/Driver and Oscillator ..... 6-14
DS8656 Diode Matrix ..... 6-14
DS8658 Low Voltage 4-Digit LED Driver ..... 6-20
DS8659 Low Voltage 7-Segment LED Driver ..... 6-12
DS8673 7-Segment Decoder/Driver/Latch ..... 6-22
DISPLAY DRIVERS - SECTION 6 (CONTINUED)
DS8674 7-Segment Decoder/Driver/Latch ..... 6-22
DS8692 Printing Calculator Interface Set ..... 6-28
DS8693 Printing Calculator Interface Set ..... 6-28
DS8694 Printing Calculator Interface Set ..... 6-28
DS8844 LED Cathode Driver ..... 6-35
DS8855 LED Cathode Driver ..... 6-35
DS8856 BCD to 7-Segment LED Driver ..... 6-37
DS8857 BCD to 7-Segment LED Driver ..... 6-37
DS8858 BCD to 7-Segment LED Driver ..... 6-37
DS8859 Open Collector Hex Latch LED Driver ..... 6-41
DS8861 MOS to LED 5-Segment Driver ..... 6-44
DS8863 MOS to LED 8-Digit Driver ..... 6-44
DS8864 LED Cathode Driver ..... 6-35
DS8865 LED Cathode Driver ..... 6-35
DS8866 LED Cathode Driver ..... 6-35
DS8867 8-Segment Driver ..... 6-47
DS8868 12-Digit Decoder/Driver ..... 6-49
DS8869 Open Collector Hex Latch LED Driver ..... 6-41
DS8870 Hex LED Digit Driver ..... 6-51
DS8871 Saturating LED Cathode Driver ..... 6-53
DS8872 Saturating LED Cathode Driver ..... 6-53
DS8873 Saturating LED Cathode Driver ..... 6-53
DS8874 9-Digit Shift Input LED Driver ..... 6-55
DS8876 9-Digit Shift Input LED Driver ..... 6-55
DS8877 6-Digit LED Driver ..... 6-57
DS8879 9-Digit Shift Input LED Driver ..... 6-55
DS8880 High Voltage 7-Segment Decoder/Driver ..... 6-59
DS8884A High Voltage Cathode Decoder/Driver ..... 6-62
DS8885 MOS to High Voltage Cathode Buffer ..... 6-64
DS8887 8-Digit High Voltage Anode Driver ..... 6-66
DS8889 8-Digit High Voltage Cathode Driver ..... 6-66
DS8891 High Voltage Anode Driver (Active Low Inputs) ..... 6-70
DS8892 Programmable Hex LED Digit Driver ..... 6-72
DS8895 Quad LED Segment Driver ..... 6-74
DS8897 8-Digit High Voltage Anode Driver ..... 6-66
DS8963 MOS to LED 8-Digit Driver ..... 6-44
DS8973 LED 9-Digit Driver ..... 6-77
DS8974 LED 9-Digit Driver ..... 6-77
DS8976 LED 9-Digit Driver ..... 6-77
DS8977 Saturating LED Cathode Driver ..... 6-53
DS75491 MOS to LED Quad Segment Driver ..... 6-79
DS75492 MOS to LED Hex Digit Driver ..... 6-79
DS75493 Quad LED Segment Driver ..... 6-82
DS75494 Hex Digit Driver ..... 6-84
OPTO-COUPLERS - SECTION 7
DS3660 Optically Isolated Line Receiver ..... 7-1
DS3661 Optically Isolated Line Receiver ..... 7-1
NCT200 Phototransistor Opto-Coupler ..... 7-4
NCT260 Phototransistor Opto-Coupler ..... 7-4
4N25 Phototransistor Opto-Coupler ..... 7-6
4N26 Phototransistor Opto-Coupler ..... 7-6
4N27 Phototransistor Opto-Coupler ..... 7-6
4N28 Phototransistor Opto-Coupler ..... 7-6
APPLICATIONS/BRIEFS - SECTION 8
AN-22 Integrated Circuits for Digital Data Transmission ..... 8-1
AN-76 Applying Modern Clock Drivers to MOS Memories ..... 8-17
AN-83 Data Bus and Differential Line Drivers and Receivers ..... 8-27
AN-84 Driving 7-Segment Gas Discharge Display Tubes with NS Circuits ..... $8-39$
AN-99 Driving 7-Segment LED Displays with NS Circuits ..... 8-43
APPLICATIONS/BRIEFS - SECTION 8 (CONTINUED)
AN-108 Transmission Line Characteristics ..... 8-55
AN148 Driver Update-New Drivers for LED Displays ..... 8-61
OB-1 Switching Time Testing of Opto-Couplers ..... 8-71
OB-2 The Odd Coupler ..... 8-72
MIL-STD-883, MIL-M-38510/ DEFINITION OF TERMS/ PHYSICAL DIMENSIONS - SECTION 9

## Alpha-Numerical Index

DM5441A BCD to Decimal Decoder/Nixie ${ }^{\text {TM }}$ Driver ..... 6-1
DM5446A BCD to 7-Segment Decoder/Driver ..... 6-3
DM5447A BCD to 7-Segment Decoder/Driver ..... 6-3
DM5448 BCD to 7-Segment Decoder/Driver ..... 6-3
DM7441A BCD to Decimal Decoder/Nixie ${ }^{\text {TM }}$ Driver ..... 6-1
DM7446A BCD to 7-Segment Decoder/Driver ..... 6-3
DM7447A BCD to 7-Segment Decoder/Driver ..... 6-3
DM7448 BCD to 7-Segment Decoder/Driver ..... 6-3
DM54141 BCD to Decimal Decoder/Driver ..... 6-8
DM74141 BCD to Decimal Decoder/Driver ..... 6-8
DS0025 2 Phase MOS Clock Driver ..... 4-1
DSO025C 2 Phase MOS Clock Driver ..... 4-1
DS0026. 5 MHz 2 Phase MOS Clock Driver ..... 4-4
DS0056 5 MHz 2 Phase MOS Clock Driver ..... 4-4
DS1488 Quad Line Driver ..... 3-1
DS1489 Quad Line Receiver ..... 3-4
DS1489A Quad Line Receiver ..... 3-4
DS1603 Dual Line Receiver ..... 3-56
DS1605 High Speed Hex MOS Sense Amplifier ..... 5-1
DS1606 High Speed Hex MOS Sense Amplifier ..... 5-1
DS1607 High Speed Hex MOS Sense Amplifier ..... 5-1
DS1608 High Speed Hex MOS Sense Amplifier ..... 5-1
DS1611 Dual Peripheral Driver ..... 1-1
DS1612 Dual Peripheral Driver ..... 1-1
DS1613 Dual Peripheral Driver ..... 1-1
DS1614 Dual Peripheral Driver ..... 1-1
DS1630 Hex CMOS Compatible Buffer ..... 2-1
DS1631 CMOS Dual Peripheral Driver ..... 1-7
DS1632 CMOS Dual Peripheral Driver ..... 1-7
DS1633 CMOS Dual Peripheral Driver ..... 1-7
DS1634 CMOS Dual Peripheral Driver ..... 1-7
DS1640 Quad MOS TRI-SHARE ${ }^{\text {TM }}$ Driver ..... 4-17
DS1642 Dual Bootstrapped MOS Clock Driver ..... 4-20
DS1645 Hex TRI-STATE ${ }^{\circledR}$ MOS Latch/Driver ..... 4-29
DS1646 6-Bit TRI-STATE ${ }^{\circledR}$ MOS Refresh Counter/Driver ..... 4-33
DS1647 Quad TRI-STATE ${ }^{\circledR}$ Memory I/O Register ..... 4-36
DS1648 TRI-STATE ${ }^{\circledR}$ MOS Multiplexer/Driver ..... 4-41
DS1649 Hex TRI-STATE ${ }^{\circledR}$ MOS Driver ..... 4-46
DS1670 Quad MOS TRI-SHARE ${ }^{\text {TM }}$ Driver ..... 4-17
DS1671 Bootstrapped 2 Phase MOS Clock Driver ..... 4-49
DS1672 Dual Bootstrapped MOS Clock Driver ..... 4-20
DS1675 Hex TRI-STATE ${ }^{\circledR}$ MOS Latch/Driver ..... 4-29
DS1676 6-Bit TRI-STATE ${ }^{\circledR}$ MOS Refresh Counter/Driver ..... 4-33
DS1677 Quad TRI-STATE ${ }^{\circledR}$ MOS Memory I/O Register ..... 4-36
DS1678 TRI-STATE ${ }^{\circledR}$ MOS Multiplexer/Driver ..... 4-41
DS1679 Hex TRI-STATE ${ }^{\circledR}$ MOS Driver ..... 4-46
DS1686 Positive Voltage Relay Driver ..... 1-13
DS1687 Negative Voltage Relay Driver ..... 1-15
DS1688 Quad TRI-STATE ${ }^{\circledR}$ Differential Line Driver ..... 3-6
DS1689 Quad Differential Line Receiver ..... 3-8
DS1690 Quad Differential Line Receiver ..... 3-8
DS3603 Dual Line Receiver ..... 3-56
DS3604 Dual Line Receiver ..... 3-56
DS3605 High Speed Hex MOS Sense Amplifier ..... 5-1
DS3606 High Speed Hex MOS Sense Amplifier ..... 5-1
DS3607 High Speed Hex MOS Sense Amplifier ..... 5-1
DS3608 High Speed Hex MOS Sense Amplifier ..... 5-1
DS3611 Dual Peripheral Driver ..... 1-1
DS3612 Dual Peripheral Driver ..... 1-1
DS3613 Dual Peripheral Driver ..... 1-1
DS3614 Dual Peripheral Driver ..... 1-1
DS3625 Dual High Speed MOS Sense Amplifier ..... 5-6
DS3629 Memory Driver with Decode Inputs ..... 4-11
DS3630 Hex CMOS Compatible Buffer ..... 2-1
DS3631 CMOS Dual Peripheral Driver ..... $1-7$
DS3632 CMOS Dual Peripheral Driver ..... $1-7$
DS3633 CMOS Dual Peripheral Driver ..... 1-7
DS3634 CMOS Dual Peripheral Driver ..... 1-7
DS3640 Quad MOS TRI-SHARE ${ }^{\text {TM }}$ Driver ..... 4-17
DS3642 Dual Bootstrapped MOS Clock Driver ..... 4-20
DS3643 Decoded Quad MOS Clock Driver ..... 4-23
DS3644 Quad MOS Clock Driver ..... 4-26
DS3645 Hex TRI-STATE ${ }^{\circledR}$ MOS Latch/Driver ..... 4-29
DS3646 6-Bit TRI-STATE ${ }^{\oplus}$ MOS Refresh Counter/Driver ..... 4-33
DS3647 Quad TRI-STATE ${ }^{\circledR}$ MOS Memory I/O Register ..... 4-36
DS3648 TRI-STATE ${ }^{\circledR}$ MOS Multiplexer/Driver ..... 4-41
DS3649 Hex TRI-STATE ${ }^{\circledR}$ MOS Driver ..... 4-46
DS3650 Quad Line Receiver ..... 3-10
DS3651 Quad High Speed MOS Sense Amplifier ..... 5-8
DS3652 Quad Line Receiver ..... 3-10
DS3653 Quad High Speed MOS Sense Amplifier ..... 5-8
DS3660 Optically Isolated Line Receiver ..... 7-1
DS3661 Optically Isolated Line Receiver ..... 7-1
DS3670 Quad MOS TRI-SHARE ${ }^{\text {TM }}$ Driver ..... 4-17
DS3671 Bootstrapped 2 Phase MOS Clock Driver ..... 4-49
DS3672 Dual Bootstrapped MOS Clock Driver ..... 4-20
DS3673 Decoded Quad MOS Clock Driver ..... 4-23
DS3674 Quad MOS Clock Driver ..... 4-26
DS3675 Hex TRI-STATE ${ }^{\circledR}$ MOS Latch/Driver ..... 4-29
DS3676 6-Bit TRI-STATE ${ }^{\circledR}$ MOS Refresh Counter/Driver ..... 4-33
DS3677 Quad TRI-STATE ${ }^{\circledR}$ MOS Memory I/O Register ..... 4-36
DS3678 TRI-STATE ${ }^{\circledR}$ MOS Multiplexer/Driver ..... 4-41
DS3679 Hex TRI-STATE ${ }^{\circledR}$ MOS Driver ..... 4-46
DS3686 Positive Voltage Relay Driver ..... 1-13
DS3687 Negative Voltage Relay Driver ..... 1-15
DS3688 Quad TRI-STATE ${ }^{\circledR}$ Differential Line Driver ..... 3-6
DS3689 Quad Differential Line Receiver ..... 3-8
DS3690 Quad Differential Line Receiver ..... 3-8
DS5520 Dual Core Memory Sense Amplifier ..... 5-13
DS5520A Dual Core Memory Sense Amplifier ..... 5-13
DS5521 Dual Core Memory Sense Amplifier ..... 5-13
DS5522 Dual Core Memory Sense Amplifier ..... 5-13
DS5522A Dual Core Memory Sense Amplifier ..... 5-13
DS5523 Dual Core Memory Sense Amplifier ..... 5-13
DS5524 Dual Core Memory Sense Amplifier ..... 5-13
DS5524A Dual Core Memory Sense Amplifier ..... 5-13
DS5525 Dual Core Memory Sense Amplifier ..... 5-13
DS5528 Dual Core Memory Sense Amplifier ..... 5-13
DS5528A Dual Core Memory Sense Amplifier ..... 5-13
DS5529 Dual Core Memory Sense Amplifier ..... 5-13
DS5534 Dual Core Memory Sense Amplifier ..... 5-13
DS5534A Dual Core Memory Sense Amplifier ..... 5-13
DS5535 Dual Core Memory Sense Amplifier ..... 5-13
DS5538 Dual Core Memory Sense Amplifier ..... 5-13
DS5538A Dual Core Memory Sense Amplifier ..... 5-13
DS5539 Dual Core Memory Sense Amplifier ..... 5-13
DS7520 Dual Core Memory Sense Amplifier ..... 5-13
DS7520A Dual Core Memory Sense Amplifier ..... 5-13
DS7521 Dual Core Memory Sense Amplifier ..... 5-13
DS7522 Dual Core Memory Sense Amplifier ..... 5-13
DS7522A Dual Core Memory Sense Amplifier ..... 5-13
DS7523 Dual Core Memory Sense Amplifier ..... 5-13
DS7524 Dual Core Memory Sense Amplifier ..... 5-13
DS7524A Dual Core Memory Sense Amplifier ..... 5-13
DS7525 Dual Core Memory Sense Amplifier ..... 5-13
DS7528 Dual Core Memory Sense Amplifier ..... 5-13
DS7528A Dual Core Memory Sense Amplifier ..... 5-13
DS7529 Dual Core Memory Sense Amplifier ..... 5-13
DS7534 Dual Core Memory Sense Amplifier ..... 5-13
DS7534A Dual Core Memory Sense Amplifier ..... 5-13
DS7535 Dual Core Memory Sense Amplifier ..... 5-13
DS7538 Dual Core Memory Sense Amplifier ..... 5-13
DS7538A Dual Core Memory Sense Amplifier ..... 5:13
DS7539 Dual Core Memory Sense Amplifier ..... 5-13
DS7640 Quad NOR Unified Bus Receiver ..... 3-15
DS7641 Quad Unified Bus Transceiver ..... 3-17
DS7800 Dual Voltage Translator ..... 2-4
DS7802 Dual High Speed MOS Sense Amplifier ..... 5-32
DS7803 2 Phase Oscillator/Clock Driver ..... 4-56
DS7806 Dual High Speed MOS Sense Amplifier ..... 5-32
DS7807 2 Phase Oscillator/Clock Driver ..... 4-56
DS7810 Quad 2-Input TTL-MOS Interface Gate ..... 2-7
DS7811 Quad 2-Input TTL-MOS Interface Gate ..... 2-7
DS7812 TTL-MOS Hex Inverter ..... 2-7
DS78L12 TTL-MOS Hex Inverter/Interface Gate ..... 2-10
DS7819 Quad 2-Input TTL-MOS AND Gate ..... 2-12
DS7820 Dual Line Receiver ..... 3-22
DS7820A Dual Line Receiver ..... 3-25
DS78LS20 Dual Differential Line Receiver ..... 3-29
DS7822 Dual Line Receiver ..... 3-31
DS7830 Dual Differential Line Driver ..... 3-34
DS7831 TRI-STATE ${ }^{\circledR}$ Line Driver ..... 3-37
DS7832 TRI-STATE ${ }^{\circledR}$ Line Driver ..... 3-37
DS7833 Quad TRI-STATE ${ }^{\circledR}$ Party Line Transceiver ..... 3-42
DS7834 Quad TRI-STATE ${ }^{\circledR}$. Party Line Transceiver ..... 3-46
DS7835 Quad TRI-STATE ${ }^{\circledR}$ Party Line Transceiver ..... 3-42
DS7836 Quad NOR Unified Bus Receiver ..... 3-15
DS7837 Hex Unified Bus Receiver ..... 3-52
DS7838 Quad Unified Bus Transceiver ..... 3-54
DS7839 Quad TRI-STATE ${ }^{\circledR}$ Party Line Transceiver ..... 3-46
DS7856 BCD to 7-Segment LED Driver ..... 6-37
DS7858 BCD to 7-Segment LED Driver ..... 6-37
DS7880 High Voltage 7-Segment Decoder Driver ..... 6-59
DS7885 MOS to High Voltage Cathode Buffer ..... 6-64
DS7887 8-Digit High Voltage Anode Driver ..... 6-66
DS7889 8-Digit High Voltage Cathode Driver ..... 6-66
DS7891 High Voltage Anode Driver (Active Low Inputs) ..... 6-70
DS7895 Quad LED Segment Driver ..... 6-74
DS7897 8-Digit High Voltage Anode Driver ..... 6-66
DS8640 Quad NOR Unified Bus Receiver ..... 3-15
DS8641 Quad Unified Bus Transceiver ..... 3-17
DS8642 Quad Transceiver ..... 3-19
DS8650 Low Voltage 4-Digit LED Driver ..... 6-10
DS8651 Low Voltage 7-Segment LED Driver ..... 6-12
DS8654 8-Output Buffer ..... 6-14
DS8655 12-Output Decoder/Driver and Oscillator ..... 6-14
DS8656 Diode Matrix ..... 6-14
DS8658 Low Voltage 4-Digit LED Driver ..... 6-20
DS8659 Low Voltage 7-Segment LED Driver ..... 6-12
DS8673 7-Segment Decoder/Driver/Latch ..... 6-22
DS8674 7-Segment Decoder/Driver/Latch ..... 6-22
DS8692 Printing Calculator Interface Set ..... 6-28
DS8693 Printing Calculator Interface Set ..... 6-28
DS8694 Printing Calculator Interface Set ..... 6-28
DS8800 Dual Voltage Translator ..... 2-4
DS8802 Dual High Speed MOS Sense Amplifier ..... 5-32
DS8803 2 Phase Oscillator/Clock Driver ..... 4-56
DS8806 Dual High Speed MOS Sense Amplifier ..... 5-32
DS8807 2 Phase Oscillator/Clock Driver ..... 4-60
DS8810 Quad 2-Input TTL-MOS Interface Gate ..... 2-7
DS8811 Quad 2-Input TTL-MOS Interface Gate ..... 2-7
DS8812 TTL-MOS Hex Inverter ..... 2-7
DS88L12 TTL-MOS Hex Inverter/Interface Gate ..... 2-10
DS8813 2 Phase Oscillator/Clock Driver ..... 4-56
DS8817 2 Phase Oscillator/Clock Driver ..... 4-60
DS8819 Quad 2-Input TTL-MOS AND Gate ..... 2-12
DS8820 Dual Line Receiver ..... 3-22
DS8820A Dual Line Receiver ..... 3-25
DS88LS20 Dual Differential Line Receiver ..... 3-29
DS8822 Dual Line Receiver ..... 3-31
DS8830 Dual Differential Line Driver ..... 3-34
DS8831 TRI-STATE ${ }^{\circledR}$ Line Driver ..... 3-37
DS8832 TRI-STATE ${ }^{\circledR}$ Line Driver ..... 3-37
DS8833 Quad TRI-STATE ${ }^{\circledR}$ Party Line Transceiver ..... 3-42
DS8834 Quad TRI-STATE ${ }^{\circledR}$ Party Line Transceiver ..... 3-46
DS8835 Quad TRI-STATE ${ }^{\circledR}$ Party Line Transceiver ..... 3-42
DS8836 Quad NOR Unified Bus Receiver ..... 3-50
DS8837 Hex Unified Bus Receiver ..... 3-52
DS8838 Quad Unified Bus Transceiver ..... 3-54
DS8839 Quad TRI-STATE ${ }^{\oplus}$ Party Line Transceiver ..... 3-46
DS8844 LED Cathode Driver ..... 6-35
DS8855 LED Cathode Driver ..... 6-35
DS8856 BCD to 7-Segment LED Driver ..... 6-37
DS8857 BCD to 7-Segment LED Driver ..... 6-37
DS8858 BCD to 7-Segment LED Driver ..... 6-37
DS8859 Open Collector Hex Latch LED Driver ..... 6-41
DS8861 MOS to LED 5-Segment Driver ..... 6-44
DS8863 MOS to LED 8-Digit Driver ..... 6-44
DS8864 LED Cathode Driver ..... 6-35
DS8865 LED Cathode Driver ..... 6-35
DS8866 LED Cathóde Driver ..... 6-35
DS8867 8-Segment Driver ..... 6-47
DS8868 12-Digit Decoder/Driver ..... 6-49
DS8869 Open Collector Hex Latch LED Driver ..... 6-41
DS8870 Hex LED Digit Driver ..... 6-51
DS8871 Saturating LED Cathode Driver ..... 6-53
DS8872 Saturating LED Cathode Driver ..... 6-53
DS8873 Saturating LED Cathode Driver ..... 6-53
DS8874 9-Digit Shift Input LED Driver ..... 6-55
DS8876 9-Digit Shift Input LED Driver ..... 6-55
DS8877 6-Digit LED Driver ..... 6-57
DS8879 9-Digit Shift Input LED Driver ..... 6-55
DS8880 High Voltage 7-Segment Decoder/Driver ..... 6-59
DS8884A High Voltage Cathode Decoder/Driver ..... 6-62
DS8885 MOS to High Voltage Cathode Buffer ..... 6-64
DS8887 8-Digit High Voltage Anode Driver ..... 6-66
DS8889 8-Digit High Voltage Cathode Driver ..... 6-66
DS8891 High Voltage Anode Driver (Active Low Inputs) ..... 6-70
DS8892 Programmable Hex LED Digit Driver ..... 6-72
DS8895 Quad LED Segment Driver ..... 6-74
DS8897 8-Digit High Voltage Anode Driver ..... 6-66
DS8963 MOS to LED 8-Digit Driver ..... 6-44
DS8973 LED 9-Digit Driver ..... 6-77
DS8974 LED 9-Digit Driver ..... 6-77
DS8976 LED 9-Digit Driver ..... 6-77
DS8977 Saturating LED Cathode Driver ..... 6-53
DS16147 Quad TRI-STATE ${ }^{\circledR}$ MOS Memory I/O Register ..... 4-36
DS16149 Hex MOS Driver ..... 4-53
DS16177 Quad TRI-STATE ${ }^{\circledR}$ MOS Memory I/O Register ..... 4-36
DS16179 Hex MOS Driver ..... 4-53
DS36147 Quad TRI-STATE ${ }^{\circledR}$ MOS Memory I/O Register ..... 4-36
DS36149 Hex MOS Driver ..... 4-53
DS36177 Quad TRI-STATE ${ }^{\circledR}$ MOS Memory I/O Register ..... 4-36
DS36179 Hex MOS Driver ..... 4-53
DS55107 Dual Line Receiver ..... 3-56
DS55108 Dual Line Receiver ..... 3-56
DS55109 Dual Line Driver ..... 3-63
DS55110 Dual Line Driver ..... 3-63
DS55121 Dual Line Driver ..... 3-66
DS55122 Triple Line Receiver ..... 3-68
DS55325 Memory Driver ..... 4-70
DS55450 Dual Peripheral Driver ..... 1-17
DS55451 Dual Peripheral Driver ..... 1-17
DS55452 Dual Peripheral Driver ..... 1-17
DS55453 Dual Peripheral Driver ..... 1-17
DS55454 Dual Peripheral Driver ..... 1-17
DS55460 Dual Peripheral Driver ..... 1-28
DS55461 Dual Peripheral Driver ..... $1-28$
DS55462 Dual Peripheral Driver ..... 1-28
DS55463 Dual Peripheral Driver ..... 1-28
DS55464 Dual Peripheral Driver ..... 1-28
DS75107 Dual Line Receiver ..... 3-56
DS75108 Dual Line Receiver ..... 3-56
DS75109 Dual Line Driver ..... 3-63
DS75110 Dual Line Driver ..... 3-63
DS75121 Dual Line Driver ..... 3-66
DS75122 Triple Line Receiver ..... 3-68
DS75123 Dual Line Driver ..... 3-71
DS75124 Triple Line Receiver ..... 3-73
DS75150 Dual Line Driver ..... 3-76
DS75154 Quad Line Receiver ..... 3-79
DS75207 Dual Line Receiver ..... 3-56
DS75208 Dual Line Receiver ..... 3-56
DS75324 Memory Driver with Decode Inputs ..... 4-64
DS75325 Memory Driver ..... 4-70
DS75361 Dual TTL to MOS Driver ..... 4-77
DS75362 Dual TTL to MOS Driver ..... 4-82
DS75364 Dual MOS Clock Driver ..... 4-87
DS75365 Quad TTL to MOS Driver ..... 4-91
DS75450 Dual Peripheral Driver ..... 1-17
DS75451 Dual Peripheral Driver ..... 1-17
DS75452 Dual Peripheral Driver ..... 1-17
DS75453 Dual Peripheral Driver ..... 1-17
DS75454 Dual Peripheral Driver ..... 1-17
DS75460 Dual Peripheral Driver ..... 1-28
DS75461 Dual Peripheral Driver ..... 1-28
DS75462 Dual Peripheral Driver ..... 1-28
DS75463 Dual Peripheral Driver ..... 1-28
DS75464 Dual Peripheral Driver ..... 1-28
DS75491 MOS to LED Quad Segment Driver ..... 6-79
DS75492 MOS to LED Hex Digit Driver ..... 6-79
DS75493 Quad LED Segment Driver ..... 6-82
DS75494 Hex Digit Driver ..... 6-84
NCT200 Phototransistor Opto-Coupler ..... 7-4
NCT260 Phototransistor Opto-Coupler ..... 7-4
4N25 Phototransistor Opto-Coupler ..... 7-6
4N26 Phototransistor Opto-Coupler ..... 7-6
4N27 Phototransistor Opto-Coupler ..... 7-6
4N28 Phototransistor Opto-Coupler ..... 7-6

## Thermal Ratings For IC's

## MAXIMUM POWER DISSIPATION

To insure reliable long term operation of its Interface Integrated Circuits, National Semiconductor has specified maximum junction temperature ( $T_{\jmath}$ ) limits. These limits are at $150^{\circ} \mathrm{C}$ for circuits packaged in a molded dual-in-line package (Epoxy B), and $175^{\circ} \mathrm{C}$ for all other package types.

Maximum power dissipation ( $\mathrm{P}_{\mathrm{D}}$ ) of an integrated circuit is limited by maximum allowable junction temperature of the silicone die, and thermal resistance ( $\theta_{J-x}$ ) of the package. Figure 1 illustrates the relationship between power dissipation and junction temperature.

The line indicating "Maximum Power Rating of Package" is projected from the maximum junction temperature limit ( $150^{\circ} \mathrm{C}$ in this example) at a slope corres-
ponding to the package thermal resistance $\left(1 / \theta_{1-x}\right)$. Below this line is the safe operating area of the device. Additional constraints are Maximum Power Dissipation and Maximum Operating Temperature ( $T_{A}$ ). These parameters may be determined from device data sheets. For this example, $\mathrm{P}_{\mathrm{D}(\mathrm{MAX})}=300 \mathrm{~mW}$ and $\mathrm{T}_{\mathrm{A}(\mathrm{MAX})}=$ $70^{\circ} \mathrm{C}$.

Point " A " in Figure 1 is an operating point corresponding to $T_{A}=50^{\circ} \mathrm{C}$ and $\mathrm{P}_{\mathrm{D}}=100 \mathrm{~mW}$. Determine device junction temperature by projecting a line from point " $A$," parallel to the Maximum Power Rating curve, until it intersects the horizontal axis. $T_{J}$ is determined from the point of intersection with the horizontal axis. For this example, $T_{j}$ is $45^{\circ} \mathrm{C}$.

## THERMAL INFORMATION

Figure 2 illustrates thermal resistance characteristics for Interface Integrated Circuit packages.


FIGURE 1. Power Dissipation vs Temperature


FIGURE 2. Maximum $\theta_{\mathbf{J}-X}$ Values for IC Packages


xviii

GENERAL DESCRIPTION
Peripheral Driver Guide

| Series or Device Number | $\begin{gathered} \text { Nominal } \\ V_{\text {cc }} \\ \text { (Volts) } \end{gathered}$ | Output Breakdown Voltage (Volts) | Maximum Output Leakage Current ( $\mu \mathrm{A}$ ) | Maximum <br> Output On Current (mA) | $V_{\text {OL }}$ (Max) At <br> Maximum Output Current (Volts) | Typical Propagation Delay (ns) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DS75450 Series (DS75450, DS350, DS75451, DS75452, DS75453, DS75454) | 5.0 | 30 | 100 | 300 | 0.7 | 15 |
| DS3611 Series (DS3611, DS3612, DS3613, DS3614) | 5.0 | 80 | 100 | 300 | 0.7 | 130 |
| DS75460 Series | 5.0 | 35 | 100 | 300 | 0.7 | 40 |

## CONNECTION DIAGRAMS

DS75453 (LM351), DS3613, DS75463
 -


DS75450
DS75460


DS75452, DS3612, DS75462



| SEGMENT DRIVERS |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DM7446A | $B C D$ to 7 Seg. Decoder/Driver | P | 40 | 30 | 16 |  | - | TTL |  |
| DM7447A | $B C D$ to 7 Seg. Decoder/Driver | P. | 40 | 15 | 16 |  | $\bullet$ | TTL |  |
| DM7448 | $B C D$ to 7 Seg. Decoder/Driver | P | -2 | N/A | 16 |  | - | TTL | Requires External Transistor |
| DS8647 | 9 Seg. LED Watch Dr | F | -10 | -4 | Dice |  | $\bullet$ | mos | For CMOS Watch Ckts |
| DS8648 | 9 Seg. LED Watch Dr | F | -10 | -4 | Dice |  |  | mos | For CMOS Watch Ckts |
| DS8649 | 8 Seg . LED Watch Dr | F | -10 | -4 | Dice |  |  | mos | For CMOS Watch Ckts |
| DS8651 | 7 Seg. LED Watch Dr | P | -6.5 | -4 | Dice |  | - | mos | For CMOS Watch Ckts |
| DS8659 | 7 Seg. LED Watch Dr | P | -10 | -4 | Dice |  | $\bullet$ | mos | For CMOS Watch Ckts |
| DS8672 | $B C D$ to 7 Seg. LED Decoder/Latch/Dr | F | 20 | 5 | 16 | - |  | TTL | Decodes 0-9, A, E, H, L, P |
| DS8673 | $B C D$ to 7 Seg. LED Decoder/Latch/Dr | F | 15 | 5.5 | 16 | - |  | TTL | Alpha-Numeric Output |
| DS8674 | BCD to 7 Seg. LED Decoder/Latch/Dr | F | 15 | 5.5 | 16 | - |  | TTL | Decodes 0-9, - E, H, L, P |
| DS8675 | $B C D$ to 7 Seg. LED Decoder/Latch/Dr | F | $\begin{aligned} & 40 \\ & \text { Max } \end{aligned}$ | 5.5 | 16 | - |  | TTL | Alpha-Numeric Output, IOUT Externally Set |
| DS8676 | BCD to 7 Seg. LED Decoder/Latch/Dr | F | $\begin{aligned} & 25 \\ & \text { Max } \end{aligned}$ | 5.5 | 16 | - |  | TTL | Alpha-Numeric Output, IOUT Programmable |
| DS8856 | BCD to 7 Seg. LED Dr | P | -6 | 5.5 | 16 | - |  | TTL | Requires External Transistor |
| DS8857 | BCD to 7 Seg. LED Dr | P | -50 | 5.5 | 16 | - |  | TTL | lout Internally Set |
| DS8858 | BCD to 7 Seg. LED Dr | P | -50 | 5.5 | 16 | - |  | TTL | Iout Externally Set |
| DS8861 | 5 Seg. LED Dr | P | $\pm 50$ | 10 | 18 |  | * | mos | ${ }^{*}$ Inverting with Emitter Grounded |
| DS8867 | 8 Seg. LED Dr | P | -14 | 8 | 18 |  |  | mos | Preset IOUT |
| DS8895 | 4 Seg. LED Dr | P | -14 | 10 | 16 |  |  | MOS | IOUT Internally Set |
| DS8910 | 1 Decade Counter/Latch 7 Seg. Decoder/Driver | F | 15 | 5.5 | 16 | $\bullet$ |  | TTL |  |
| DS8960 | 4 Seg. LED Dr | F | $\pm 50$ | 18 | 14 |  | * | mos | **Inverting with Emitter Grounded |
| DS8961 | 5 Seg. LED Dr | F | $\pm 50$ | 18 | 18 |  | * | mos | * Inverting with Emitter Grounded |
| DS75491 | 4 Seg. LED Dr | P | $\pm 50$ | 10 | 14 |  | * | mos | *Inverting with Emitter Grounded |
| DS75493 | 4 Seg. LED Dr | P | -30 | 10 | 16 |  |  | MOS | Iout Set by External Res. |

Note 1: Positive current is going into device.

Opto-Coupler Cross Reference Guide

| device TYPE | NATIONAL Number | COMMENTS |
| :---: | :---: | :---: |
| Fairchild |  |  |
| FCD810 | NCT200 | Direct Replacement |
| FCD811 | 4N25 | Direct Replacement |
| FCD820 | NCT200 | Direct Replacement |
| Monsanto |  |  |
| MCT2 | NCT200 | Direct Replacement |
| MCT2E | 4N25 | Direct Replacement |
| MCT26 | NCT260 | Direct Replacement |
| Litronics |  |  |
| IL1 | 4N25 | Direct Replacement |
| IL5 | 4N25 | Selection Required For 50\% C.T.R. |
| IL12 | NCT260 | Direct Replacement |
| IL15 | NCT260 | Direct Replacement |
| IL16 | NCT260 | Selection Required For Maximum 14\% C.T.R. |
| IL74 | NCT200 | Direct Replacement |
| LL100 | DS3661 | Direct Replacement |
| Texas Instrument |  |  |
| TIL-111 | nCT200 | Direct Replacement |
| TIL-112 | NCT260 | Direct Replacement |
| TIL-114 | 4N25 | Direct Replacement |
| TIL-117 | 4N25 | Selection Required For 50\% C.T.R. |
| TIL-118 | NCT260 | Direct Replacement |
| General Electric |  |  |
| H11A1 | 4N25 | Selection Required For $50 \%$ C.T.R. |
| H11A2 | NCT200 | Direct Replacement |
| H11A3 | 4N25 | Direct Replacement |
| H11A4 | NCT200 | Direct Replacement |
| H11A5 | NCT260 | Direct Replacement |
| Clairex |  |  |
| CL1-2 | NCT200 | Selection Required For Minimum 30\% And Maximum 100\% C.T.R. |
| CL1-3 | NCT200 | Selection Required For Minimum 100\% And Maximum 200\% C.T.R. |
| CL1-5 | NCT200 | Direct Replacement |
| CL1-20 | NCT200 | Selection Required For Maximum $100 \%$ C.T.R. |
| Optron |  |  |
| OP1022 | NCT260 | Direct Replacement |
| OP1032 | NCT200 | Selection Required For Minimum 100\% C.T.R. |
| OP1062 | NCT200 | Selection Required For Minimum 25\% C.T.R. |
| OP1064 | NCT200 | Selection Required For Minimum $25 \%$ C.T.R. |
| JEDEC Registered Opto-Couplers |  |  |
| 4N25 | 4N25 | Direct Replacement |
| 4N26 | 4N26 | Direct Replacement |
| 4N27 | 4N27 | Direct Replacement |
| 4N28 | 4N28 | Direct Replacement |
| 4N35 | NCT200 | Selection Required For 3.5 kV Isolation And Minimum $100 \%$ C.T.R. |
| 4N36 | NCT200 | Selection Required For 2.5 kV Isolation And Minimum 100\% C.T.R. |
| 4N37 | NCT200 | Selection Required For Minimum 100\% C.T.R. |
| Motorola |  |  |
| MOC1001 | 4N25 | Direct Replacement |
| MOC1000 | 4N26 | Direct Replacement |
| MOC1002 | 4N27 | Direct Replacement |
| MOC1003 | 4N28 | Direct Replacement |
| Hewlett Packard |  |  |
| HP 4360 | DS3660 " | Direct Replacement |

## general description

The DS1611 series of dual peripheral drivers was designed for those applications where a higher breakdown voltage is required than that provided by the DS75451 series. The pin outs for the circuits are identical to those of the DS75451 through DS75454. The DS1611 series parts feature high voltage outputs ( 80 V breakdown in the "OFF" state) as well as high current ( 300 mA in the "ON" state). Typical applications include power drivers, relay drivers, lamp drivers, MOS drivers, and memory drivers.

## features

- 300 mA output current capability per driver
- High voltage outputs (80V)
- TTL or DTL compatible
- Input clamping diodes
- Choice of logic function
connection diagrams (Dual-In-Line and Metal Can Packages)


Order Number DS3611N


Order Number DS3612N


Order Number DS3613N


Order Number DS3614N


Order Number
DS1611H or DS3611H


Order Number
DS 1612H or DS3612H


Order Number DS1613H or DS3613H


Order Number DS1614H or DS3614H
absolute maximum ratings (Note 1)

| Supply Voltage, $\mathrm{V}_{\text {CC }}$ | 7.0 V |
| :--- | ---: |
| Input Voltage | 5.5 V |
| Output Voltage (Note 5) | 80 V |
| Continuous Output Current | 300 mA |
| Continuous Total Power Dissipation (Note 4) | 800 mW |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |

## operating conditions

| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) | MIN | MAX | UNITS |
| :--- | :--- | :--- | :---: |
| DS161X |  |  |  |
| DS361X | 4.5 | 5.5 | V |
| Temperature $\left(T_{\mathrm{A}}\right)$ |  |  | 5.75 |
| DS161X | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DS361X | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

## electrical characteristics

DS1611/DS3611, DS1612/DS3612, DS 1613/DS3613, DS1614/DS3614 (Notes 2 and 3)

|  | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 H}$ | - High Level Input Voltage | (Figure 1) |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage | (Figure 2) |  |  |  |  | 0.8 | V |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{1}=-12 \mathrm{~mA}$, (Figure 3) |  |  |  | -1.2 | -1.5 | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min},(\text { Figure 1) }$ | DS1611, $\mathrm{V}_{1 \mathrm{~L}}=0.8 \mathrm{~V}$. | $\mathrm{I}_{\mathrm{OL}}=100 \mathrm{~mA}$ |  | 0.2 | 0.5 | V |
|  |  |  |  | $\mathrm{I}_{\mathrm{OL}}=300 \mathrm{~mA}$ |  | 0.45 | 0.8 | V |
|  |  |  | DS1612, $\mathrm{V}_{1 \mathrm{H}}=2 \mathrm{~V}$ | $\mathrm{I}_{\text {OL }}=100 \mathrm{~mA}$ |  | 0.2 | 0.5 | V |
|  |  |  |  | $\mathrm{I}_{\text {OL }}=300 \mathrm{~mA}$ |  | 0.45 | 0.8 | V |
|  |  |  | DS1613, $\mathrm{V}_{1 \mathrm{~L}}=0.8 \mathrm{~V}$ | $\mathrm{I}_{\text {OL }}=100 \mathrm{~mA}$ |  | 0.2 | 0.5 | V |
|  |  |  |  | $\mathrm{I}_{\text {OL }}=300 \mathrm{~mA}$ |  | 0.45 | 0.8 | V |
|  |  |  | DS1614, $\mathrm{V}_{1 \mathrm{H}}=2 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OL}}=100 \mathrm{~mA}$ |  | 0.2 | 0.5 | V |
|  |  |  |  | $\mathrm{I}_{\mathrm{OL}}=300 \mathrm{~mA}$ |  | 0.45 | 0.8 | V |
|  |  |  | DS3611, $\mathrm{V}_{1 \mathrm{~L}}=0.8 \mathrm{~V}$ | $\mathrm{I}_{\text {OL }}=100 \mathrm{~mA}$ |  | 0.2 | 0.4 | V |
|  |  |  |  | $\mathrm{I}_{\mathrm{OL}}=300 \mathrm{~mA}$ |  | 0.45 | 0.7 | V |
|  |  |  | DS3612, $\mathrm{V}_{1 \mathrm{H}}=2 \mathrm{~V}$ | $\mathrm{I}_{\text {OL }}=100 \mathrm{~mA}$ |  | 0.2 | 0.4 | V |
|  |  |  |  | $\mathrm{I}_{\text {OL }}=300 \mathrm{~mA}$ |  | 0.45 | 0.7 | V |
|  |  |  | DS3613, $\mathrm{V}_{1 \mathrm{~L}}=0.8 \mathrm{~V}$ | $\mathrm{I}_{\text {OL }}=100 \mathrm{~mA}$ |  | 0.2 | 0.4 | V |
|  |  |  |  | $\mathrm{I}_{\mathrm{OL}}=300 \mathrm{~mA}$ |  | 0.45 | 0.7 | V |
|  |  |  | DS3614, $\mathrm{V}_{1 \mathrm{H}}=2 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OL}}=100 \mathrm{~mA}$ |  | 0.2 | 0.4 | V |
|  |  |  |  | $\mathrm{I}_{\mathrm{OL}}=300 \mathrm{~mA}$ |  | 0.45 | 0.7 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Breakdown Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min},(\text { Figure } 1)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=300 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { DS1611, } \\ & \text { DS1613 } \end{aligned}$ | 80 |  |  | V |
|  |  |  | $\begin{aligned} & \mathrm{V}_{1 \mathrm{H}}=2 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=100 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { DS3611, } \\ & \text { DS3613 } \end{aligned}$ | 80 |  |  | V |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=300 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { DS1612, } \\ & \text { DS1614 } \end{aligned}$ | 80 |  |  | V |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=100 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \hline \text { DS3612, } \\ & \text { DS3614 } \end{aligned}$ | 80 |  |  | V |
| 1 | Input Current at Maximum Input Voltage | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}, \mathrm{V}_{1}=5.5 \mathrm{~V}$, (Figure 2) |  |  |  |  | 1 | mA |
| $\mathrm{I}_{1+}$ | High Level Input Current | $\mathrm{V}_{\mathrm{CC}}=$ Max, $\mathrm{V}_{1}=2.4 \mathrm{~V}$, (Figure 2) |  |  |  |  | 40 | $\mu \mathrm{A}$ |
| $I_{1 L}$ | Low Level Input Current | $\mathrm{V}_{\mathrm{cc}}=$ Max, $\mathrm{V}_{1}=0.4 \mathrm{~V}$, (Figure 3) |  |  |  | -1 | -1.6 | mA |
| ${ }^{\text {I CCH }}$ | Supply Current | $V_{C C}=\text { Max, Outputs }$ <br> High, (Figures 4 and 5) | $V_{1}=5 \mathrm{~V}$. | $\begin{array}{\|l} \hline \text { DS1.611/ } \\ \text { DS3611 } \\ \hline \end{array}$ |  |  | 11 | mA |
|  |  |  |  | $\begin{array}{\|l} \hline \text { DS1613/ } \\ \text { DS3613 } \\ \hline \end{array}$ |  |  | 14 | mA |
|  |  |  | $V_{1}=0 V$ | $\begin{aligned} & \hline \text { DS1612/ } \\ & \text { DS3612 } \\ & \hline \end{aligned}$ |  |  | 14 | mA |
|  |  |  |  | $\begin{aligned} & \text { DS1614/ } \\ & \text { DS3614 } \end{aligned}$ |  |  | 17 | mA |
| ${ }^{\text {cCL }}$ | Supply Current | $V_{C C}=$ Max, Outputs <br> Low, (Figures 4 and 5) | $\mathrm{V}_{1}=0 \mathrm{~V}$ | $\begin{aligned} & \hline \text { DS1611/ } \\ & \text { DS3611 } \\ & \hline \end{aligned}$ |  |  | 69 | mA |
|  |  |  |  | $\begin{aligned} & \hline \text { DS1613/ } \\ & \text { DS3613 } \\ & \hline \end{aligned}$ |  |  | 73 | mA |
|  |  |  | , | $\begin{aligned} & \hline \text { DS1612/ } \\ & \text { DS3612 } \\ & \hline \end{aligned}$ |  |  | 71 | mA |
|  |  |  |  | $\begin{aligned} & \text { DS1614/ } \\ & \text { DS3614 } \end{aligned}$ |  |  | 79 | mA |

switching characteristics $V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
DS1611/DS3611, DS1612/DS3612, DS1613/DS3613, DS1614/DS3614

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PD } 1}$ | Propagation Delay Time, Low-To-High Level Output | $\mathrm{I}_{\mathrm{O}} \approx 200 \mathrm{~mA}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega$ <br> (Figure 6) | $\begin{aligned} & \text { DS1611/ } \\ & \text { DS3611 } \end{aligned}$ |  | 130 |  | ns |
|  |  |  | $\begin{aligned} & \hline \text { DS1612/ } \\ & \text { DS3612 } \end{aligned}$ |  | 110 |  | ns |
|  |  |  | $\begin{aligned} & \text { DS1613/ } \\ & \text { DS3613 } \end{aligned}$ |  | 125 |  | ns |
|  |  |  | $\begin{aligned} & \hline \text { DS1614/ } \\ & \text { DS3614 } \end{aligned}$ |  | 220 |  | ns |
| $t_{\text {PDO }}$ | Propagation Delay Time, High-To-Low Level Output | $\mathrm{I}_{\mathrm{O}} \approx 200 \mathrm{~mA}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega$ <br> (Figure 6) | $\begin{aligned} & \text { DS1611/ } \\ & \text { DS3611 } \\ & \hline \end{aligned}$ |  | 125 |  | ns |
|  |  |  | $\begin{aligned} & \hline \text { DS1612/ } \\ & \text { DS3612 } \\ & \hline \end{aligned}$ |  | 110 |  | ns |
|  |  |  | $\begin{aligned} & \text { DS1613/ } \\ & \text { DS3613 } \end{aligned}$ |  | 125 |  | ns |
|  |  |  | $\begin{aligned} & \hline \text { DS1614/ } \\ & \text { DS3614 } \end{aligned}$ |  | 150 |  | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range for the DS3611, DS3612, DS3613, DS3614, and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS1611, DS1612, DS1613 and DS1614. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and V CC $=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Maximum junction temperature is $150^{\circ} \mathrm{C}$. For operating at elevated temperatures, the package must be derated based on a thermal resistance, $\theta \mathrm{JA}$, of $110^{\circ} \mathrm{C} / \mathrm{W}$.
Note 5: Maximum voltage to be applied to either output in the "OFF" state.
Note 6: Delay is measured with a $50 \Omega$ load to $10 \mathrm{~V}, 15 \mathrm{pF}$ load capacitance, measured from 1.5 V input to $50 \%$ point on output.

## schematic diagrams (each driver)



DS3612 Dual NAND Peripheral Driver


DS3613 Dual OR Peripheral Driver


## schematic diagrams (con't)

## DS3614 Dual NOR Peripheral Driver



## test circuits



NOTE: Each input is tested separately.

FIGURE 1. $\mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{OH}}, \mathrm{V}_{\mathrm{OL}}$


FIGURE 2. $\mathbf{I I}_{1}$ IIH


Both gates are testad simultaneously.


Note 1: Each input is tested separately.
Note 2: When testing DS3613 and DS3614 input not under test is grounded. For all other circuits it is at 4.5 V .

FIGURE 3. $V_{1}, I_{I L}$


Both gates are tested simultaneously.

## test circuit and switching time waveforms



Note 1: The pulse generator has the following characteristics: $P$ PR $=1.0 \mathrm{MiKz}, Z_{\text {OUt }} \approx 50 \Omega$.
Note 2: $\mathrm{C}_{\mathrm{L}}$ includes probe end jig capacitance.

FIGURE 6. Switching Times of Complete Drivers

DS1631/DS3631, DS1632/DS3632, DS1633/DS3633, DS1634/DS3634 CMOS dual peripheral drivers

## general description

The DS1631 series of dual peripheral drivers was designed to be a universal set of interface components for CMOS circuits.

Each circuit has CMOS compatible inputs with thresholds that track as a function of $\mathrm{V}_{\mathrm{Cc}}$ (approximately $1 / 2 \mathrm{~V}_{\mathrm{cc}}$ ). The inputs are PNPs providing the high impedance necessary for interfacing with CMOS.

Outputs have high voltage capability, minimum breakdown voltage is 56 V at $250 \mu \mathrm{~A}$.

The outputs are Darlington connected transistors. This allows high current operation ( 300 mA max) at low internal $\mathrm{V}_{\mathrm{cc}}$ current levels since base drive for the output transistor is obtained from the load in proportion to the required loading conditions. This is essential in order to minimize loading on the CMOS logic supply.

Typical $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$ power is 28 mW with both outputs $\mathrm{ON} . \mathrm{V}_{\mathrm{cc}}$ operating range is 4.5 V to 15 V .

The circuit also features output transistor protection if the $\mathrm{V}_{\mathrm{CC}}$ supply is lost by forcing the output into the
high impedance OFF state with the same breakdown levels as when $\mathrm{V}_{\mathrm{Cc}}$ was applied.

Pin-outs are the same as the respective logic functions found in the following popular series of circuits: DS75451, DS75461, DS3611. This feature allows direct conversion of present systems to the DM74C CMOS family and DS1631 series circuits with great power savings.

The DS1631 series is also TTL/DTL compatible at $V_{c c}=5 \mathrm{~V}$.

## features

- CMOS compatible inputs
- TTL/DTL compatible inputs
- High impedance inputs PNP's
- High output voltage breakdown 56 V min
- High output current capability 300 mA max
- Same pin-outs and logic functions as DS75451, DS75461 and DS3611 series circuits
- Low $\mathrm{V}_{\mathrm{Cc}}$ power dissipation ( 28 mW both outputs "ON" at 5V)


## schematic diagram (Equivalent Circuit)



[^1]|  |  |
| :--- | ---: |
|  |  |
| Supply Voltage | 16 V |
| Voltage at Inputs | -0.3 V to $\mathrm{V} \mathrm{CC}+0.3 \mathrm{~V}$ |
| Output Voltage | 56 V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |


|  | MIN | MAX | UNITS |
| :--- | :---: | :---: | :---: |
| Supply Voltage, VCC <br> DS1631/DS1632/ <br> DS1633/DS1634 | 4.5 | 15 | V |
| DS3631/DS3632/ <br> DS3633/DS3634 | 4.75 | 15 | V |
| Temperature, TA <br> DS1631/DS1632/ <br> DS1633/DS1634 <br> DS3631/DS3632/ <br> DS3633/DS3634 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics (Notes 2 and 3 )

| , PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| All Circuits |  |  |  |  |  |  |  |
| Logical "1" Input Voltage | (Figure 1) | $V_{c c}=5 \mathrm{~V}$ |  | 3.5 | 2.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{cc}}=10 \mathrm{~V}$ |  | 8.0 | 5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{cc}}=15 \mathrm{~V}$ |  | 12.5 | 7.5 |  | V |
| Logical "0" Input Voltage | (Figure 1) | $V_{c c}=5 \mathrm{~V}$ |  |  | 2.5 | 1.5 | V |
|  |  | $V_{c c}=10 \mathrm{~V}$ |  |  | 5.5 | 2.0 | V |
|  |  | $\mathrm{V}_{\mathrm{cc}}=15 \mathrm{~V}$ |  |  | 7.5 | 2.5 | V |
| $\mathrm{I}_{1 H} \quad$ Logical " 1 " Input Current | $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=15 \mathrm{~V}$, (Figure 2) |  |  |  | 0.1 | . | $\mu \mathrm{A}$ |
| Logical "0" Input Current | $\mathrm{V}_{1 \mathrm{~N}}=0.4 \mathrm{~V}$, (Figure 3) | $\begin{aligned} & V_{c c}=5 \mathrm{~V} \\ & V_{c c}=15 \mathrm{~V} \end{aligned}$ |  |  | -50 | , | $\mu \mathrm{A}$ |
|  |  |  |  |  | -200 |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}} \quad$ Output Breakdown Voltage | $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=250 \mu \mathrm{~A}$, (Figure 1) |  |  | 56 | 65 |  | V |
| Output Low Voltage | $V_{\mathrm{Cc}}=\mathrm{Min}, \text { (Figure 1) }$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=100 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OL}}=300 \mathrm{~mA} \end{aligned}$ |  |  | 0.9 |  | V |
|  |  |  |  |  | 1.1 |  | V |
| DS1631/DS3631 |  |  |  |  |  |  |  |
| Supply Currents | $\mathrm{V}_{1 N}=0 \mathrm{~V}$, (Figure 4) | $v_{c c}=5 \mathrm{~V}$ | Output Low <br> Both Drivers |  | 7 |  | mA |
|  |  | $V_{c c}=15 \mathrm{~V}$ |  |  | 14 |  | mA |
| $I_{\text {cc(1) }}$ | (Figure 4) | $V_{\text {CC }}=5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5 \mathrm{~V}$ | Output High Both Drivers |  | 2 |  | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=15 \mathrm{~V}$ |  |  | 7.5 |  | mA |
| $\mathrm{t}_{\mathrm{pd} 1}$ Propagation to " 1 " | $V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{~V}_{\mathrm{L}}=10 \mathrm{~V},$ <br> (Figure 5) |  |  |  | 200 |  | ns |
| $\mathrm{t}_{\text {paO }}$ Propagation to " 0 " | $V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{~V}_{\mathrm{L}}=10 \mathrm{~V},$ <br> (Figure 5) |  |  |  | 150 |  | ns |
| DS1632/DS3632 |  |  |  |  |  |  |  |
| Supply Currents | (Figure 4) | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{1 N}=5 \mathrm{~V}$ | Output Low |  | 8 |  | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{~V}_{\text {iN }}=15 \mathrm{~V}$ |  |  | 18 |  | mA |
| $I_{\text {cc(1) }}$ | $\mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V}$, (Figure 4) | $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$ | Output High | , | 2.5 |  | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}$ |  |  | 9 |  | mA |
| $\mathrm{t}_{\mathrm{pd1} 1}$ Propagation to " 1 " | $V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{~V}_{\mathrm{L}}=10 \mathrm{~V},$ <br> (Figure 5) |  |  |  | 150 |  | ns |
| $\mathrm{t}_{\text {pao }}$ Propagation to " 0 " | $V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{~V}_{\mathrm{L}}=10 \mathrm{~V},$ <br> (Figure 5) |  |  |  | 150 |  | ns |
| DS1633/DS3633 |  |  |  |  |  |  |  |
| Supply Currents | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$, (Figure 4) | $V_{c c}=5 \mathrm{~V}$ | Output Low |  | 7.5 |  | mA |
|  |  | $V_{c c}=15 \mathrm{~V}$ |  |  | 16 |  | mA |
| ICC(1) | (Figure 4) | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5 \mathrm{~V}$ | Output High |  | 2 |  | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=15 \mathrm{~V}$ |  |  | 7.2 |  | mA |
| $\mathrm{t}_{\mathrm{pd1}}$ Propagation to "1" | $V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{~V}_{\mathrm{L}}=10 \mathrm{~V},$ <br> (Figure 5) |  |  |  | 200 |  | ns |
| $t_{\text {pdo }}$ Propagation to " 0 " | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{~V}_{\mathrm{L}}=10 \mathrm{~V},$ <br> (Figure 5) |  |  |  | 150 |  | ns |

electrical characteristics (con't)

|  | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DS1634/DS3634 |  |  |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{Cc}(0)}$ | Supply Currents | (Figure 4) | $\mathrm{V}_{\text {cC }}=5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5 \mathrm{~V}$ | Output Low |  | 7.5 |  | mA |
|  |  |  | $\mathrm{V}_{\text {CC }}=15 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=15 \mathrm{~V}$ |  |  | 18 |  | mA |
| $\mathrm{ICCO}_{\text {(1) }}$ |  | $\mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V}$, (Figure 4) | $\mathrm{V}_{\text {cc }}=5 \mathrm{~V}$ | Output High |  | 3 |  | mA |
|  |  | $\mathrm{V}_{\mathrm{cc}}=15 \mathrm{~V}$ |  |  | 11 |  | mA |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Propagation to " 1 " |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{~V}_{\mathrm{L}}=10 \mathrm{~V},$ <br> (Figure 5) |  |  |  | 150 |  | ns |
| $\mathrm{t}_{\mathrm{pad}}$ | Propagation to "0" | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{~V}_{\mathrm{L}}=10 \mathrm{~V},$ <br> (Figure 5) |  |  |  | 150 |  | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS1631, DS1632, DS1633 and DS1634 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3631, DS3632, DS3633 and DS3634. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

## test circuits



| CIRCUIT | INPUT UNDER TEST | OTHER INPUT | OUTPUT |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | APPLY | MEASURE |
| LM3611 | $\begin{aligned} & V_{I H} \\ & V_{I L} \end{aligned}$ | $\begin{aligned} & V_{1 H} \\ & V_{c c} \end{aligned}$ | $\mathrm{IOH}_{\mathrm{OH}}$ <br> IOL | $\begin{aligned} & \mathrm{V}_{\mathrm{OH}} \\ & \mathrm{~V}_{\mathrm{OL}} \end{aligned}$ |
| LM3612 | $\begin{aligned} & V_{I H} \\ & V_{I L} \end{aligned}$ | $\begin{aligned} & V_{1 H} \\ & V_{c \mathrm{cc}} \end{aligned}$ | $\begin{aligned} & \mathrm{IOL} \\ & \mathrm{IOH}^{2} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}} \\ & \mathrm{~V}_{\mathrm{OH}} \end{aligned}$ |
| LM3613 | $\begin{aligned} & V_{I H} \\ & V_{I L} \end{aligned}$ | $\begin{aligned} & \text { GND } \\ & \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH} \\ & \mathrm{IOL} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{OH}} \\ & \mathrm{~V}_{\mathrm{OL}} \end{aligned}$ |
| LM3614 | $\begin{aligned} & V_{I H} \\ & V_{I L} \end{aligned}$ | $\begin{aligned} & \text { GND } \\ & \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | IOL $\mathrm{I}_{\mathrm{OH}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}} \\ & \mathrm{~V}_{\mathrm{OH}} \end{aligned}$ |

Note: Each input is tested separately.
FIGURE 1. $\mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{OH}}, \mathrm{V}_{\mathrm{OL}}$


FIGURE 2. IIH

## test circuits (con't) and switching time waveforms



Both gates are tested simultaneously.
Note $A$ : Each input is tested separately.
Note B: When testing DS1633 and DS!634 input not under test is grounded. For all other circuits it is at $\mathrm{V}_{\mathrm{cc}}$.

FIGURE 3.IIL
Figure 4. ICC


Note 1: The pulse generator has the following characteristics: $\mathrm{PRR}=500 \mathrm{kHz}, \mathrm{Z}_{\mathrm{out}} \approx 50 \Omega$. Note 2: $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
connection diagrams, truth tables and ordering information

(Pin 4 is electrically connected to the case.)
Order Number DS 1631H/DS3631H


Order Number 3631N

Dual-In-Line Package


Order Number DS1631J/DS3631J

| Positive logic: $A B=X$ |  |  |
| :---: | :---: | :---: |
| A | B | OUTPUT X |
| 0 | 0 | 0 |
| 1 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 1 | 1 |

DS1632
Metal Can Package

(Pin 4 is electrically connected to the case.) Order Number DS1632H/DS3632H


Order Number DS3632N

Dual-In-Line Package


Order Number DS 1632J/DS3632J
Positive logic: $\overline{\mathrm{AB}}=\mathrm{X}$

| A | B | OUTPUT X |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 1 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 1 | 0 |

connection diagrams, truth tables and ordering information
DS1633
Metal Can Package

(Pin 4 is electrically connected to the case.)
Order Number DS 1633 H/DS3633H

Number DS3633N

Order Number DS 1633J/DS3633.
Positive logic: $A+B=X$

| $A$ | $B$ | OUTPUT $X$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 1 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 1 | 1 |

DS1634
Metal Can Package

(Pin 4 is electrically connected to the case.) Order Number DS 1634H/DS3634H

top view
Order Number DS3634N

Dual-In-Line Package


Order Number DS1634J/DS3634J
Positive logic: $\overline{A+B}=X$

| $A$ | $B$ | OUTPUT X |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 1 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 1 | 0 |

## DS1686/DS3686 positive voltage relay driver

## general description

The DS1686/DS3686 is a high voltage/current positive voltage relay driver having many features not available in present relay drivers.

PNP inputs provide both TTL/DTL compatibility and high input impedance for low input loading.

Output leakage is specified over temperature at an output voltage of 54 V . Minimum output breakdown (ac/ latch breakdown) is specified over temperature at 5 mA . This clearly defines the actual breakdown of the device since the circuit has incorporated in it an internal reference which does not allow output breakdown latching found in existing relay drivers. Additionally, this internal reference circuit feature will eliminate the need in most cases of an external clamping (inductive transient voltage protection) diode. When the output is turned "OFF" by input logic conditions the resulting inductive voltage transient seen at the output is detected by an internal zener reference. The reference then momentarily activates the output transistor long enough so that the relay energy is discharged. This feature eliminates the need of external circuit protection components and insures output transistor protection.

The outputs are Darlington connected transistors, which allow high current operation at low internal $\mathrm{V}_{\mathrm{CC}}$
current levels-base drive for the output transistor is obtained from the load in proportion to the required loading conditions. Typical $\mathrm{V}_{\mathrm{CC}}$ power with both outputs ON is 90 mW .

The circuit also features output transistor protection if the $V_{\text {cc }}$ supply is lost by forcing the output into the high impedance OFF state with the same breakdown levels as when $\mathrm{V}_{\mathrm{Cc}}$ was applied.

## features

- TTL/DTL/CMOS compatible inputs
- High impedance inputs (PNP's)
- High output voltage breakdown ( 65 V typ)
- High output current capability ( 300 mA max)
- Internal protection circuit eliminates need for output protection diode in most applications
- Output breakdown protection if $\mathrm{V}_{\mathrm{CC}}$ supply is lost
- Low $\mathrm{V}_{\mathrm{CC}}$ power dissipation ( 90 mW (typ) both outputs "ON")
- Voltage and current levels compatible for use in telephone relay applications


## connection diagrams



Order Number DS1686H or DS3686H

## schematic diagram




Order Number DS3686N


Order Number DS1686J or DS3686J
truth table
Positive logic: $\overline{\mathrm{AB}}=\mathrm{X}$

| $\mathbf{A}$ | $\mathbf{B}$ | OUTPUT X |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 1 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 1 | 0 |

Logic " 0 ' output "ON"
Logic " 1 " output "OFF"

electrical characteristics (Notes 2 and 3)

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Logical "1" Input Voltage |  |  | 2.0 |  |  | V |
| $I_{\text {IH }}$ | Logical "1" Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  | 1 |  | $\dot{\mu} \mathrm{A}$ |
| $V_{\text {IL }}$ | Logical "0" Input Voltage |  |  |  |  | 0.8 | V |
| 1 IL | Logical "0" Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -150 |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Clamp Voltage | $\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{I}_{\text {CLAMP }}=-12 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | -1.0 |  | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Breakdown | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=5 \mathrm{~mA}$ |  |  | 65 |  | V |
| $\mathrm{IOH}^{\text {O }}$ | Output Leakage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=54 \mathrm{~V}$ |  |  | 2 |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output "ON" Voltage | $V_{C C}=$ Min, $V_{I N}=2 \mathrm{~V}$ | $\mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}$ |  | 0.9 |  | V |
|  |  |  | $\mathrm{I}_{\text {OUT }}=300 \mathrm{~mA}$ |  | 1.1 |  | V |
| $I_{\text {cc(1) }}$ | Supply Current (Both Drivers) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0 \mathrm{~V}$, Outputs Open |  |  | 2.0 |  | mA |
| $\mathrm{I}_{\mathrm{CC}(0)}$ | Supply Current (Both Drivers) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=3 \mathrm{~V}$, Outputs Open |  |  | 18.0 |  | mA |
| $\mathrm{t}_{\mathrm{pdo}}$ | Propagation Delay to a Logical " 0 " (Output Turn "ON") | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{~V}_{\mathrm{L}}=10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \end{aligned}$ |  |  | 100 |  | ns |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Propagation Delay to a Logical " 1 " (Output Turn "OFF") | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{~V}_{\mathrm{L}}=10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \end{aligned}$ |  | - | 500 | $\cdots$ | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS 1686 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3686. All typicals are given for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
ac test circuit and switching time waveforms


Note 1: The pulse generator has the following characteristics
$P R R=1 \mathrm{MHz}, 50 \%$ duty cycle, $Z_{O U T} \cong 50 \Omega, t_{r}=t_{f} \leq 10 \mathrm{~ns}$
Note 2: $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.


DS1687/DS3687 negative voltage relay driver

## general description

The DS1687/DS3687 is a high voltage/current negative voltage relay driver having many features not available in present relay drivers.

PNP inputs provide both TTL/DTL compatibility and high input impedance for low input loading.
Output leakage is specified over temperature at an output voltage of -54 V . Minimum output breakdown (ac/ latch breakdown) is specified over temperature at -5 mA . This clearly defines the actual breakdown of the device since the circuit has incorporated in it an internal reference which does not allow output breakdown latching found in existing relay drivers. Additionally, this internal reference circuit feature will eliminate the need in most cases of an external clamping (inductive transient voltage protection) diode. When the output is turned "OFF" by input logic conditions the resulting inductive voltage transient seen at the output is detected by an internal zener reference. The reference then momentarily activates the output transistor long enough so that the relay energy is discharged. This feature eliminates the need of external circuit protection components and insures output transistor protection.

The outputs are Darlington connected transistors, which

## connection diagrams



Order Number DS 1687H or DS3687H


Order Number DS3687N

## schematic diagram


allow high current operation at low internal $\mathrm{V}_{\mathrm{cc}}$ current levels-base drive for the output transistor is obtained from the load in proportion to the required loading conditions. Typical $\mathrm{V}_{\mathrm{cc}}$ power with both outputs ON is 90 mW .
The circuit also features output transistor protection if the $\mathrm{V}_{\mathrm{cc}}$ supply is lost by forcing the output into the high impedance OFF state with the same breakdown levels as when $\mathrm{V}_{\mathrm{Cc}}$ was applied.

## features

- TTL/DTL/CMOS compatible inputs
- High impedance inputs (PNP's)
- High output voltage breakdown ( -65 V typ)
- High output current capability ( 300 mA max)
- Internal protection circuit eliminates need for output protection diode in most applications
- Output breakdown protection if $\mathrm{V}_{\mathrm{Cc}}$ supply is lost
- Low $\mathrm{V}_{\mathrm{cc}}$ power dissipation ( 90 mW (typ) both outputs "ON")
- Voltage and current levels compatible for use in telephone relay applications

Supply Voltage<br>7V<br>Input Voltage<br>Output Voltage<br>Storage Temperature Range<br>$-56 \mathrm{~V}$<br>Lead Temperature (Soldering, 10 seconds)

|  | MIN | MAX | UNITS |
| :--- | :---: | :--- | :---: | :---: |
| Supply Voltage, $V_{\text {CC }}$ |  |  |  |
| DS1687 | 4.5 | 5.5 | V |
| DS3687 | 4.75 | 5.25 | V |
| Temperature, TA |  |  |  |
| DS1687 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DS3687 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

## electrical characteristics (Notes 2 and 3 )

| . | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IH }}$ | Logical " 1 " Input Voltage | ; |  | 2.0 |  |  | V |
| $I_{1 H}$ | Logical "1" Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 |  | $\mu \mathrm{A}$ |
| $V_{\text {IL }}$ | Logical " 0 " Input Voltage |  |  |  |  | 0.8 | V |
| $I_{1 L}$ | Logical " 0 " Input Current | $V_{C C}=M a x, V_{\text {dN }}=0.4 V$ |  |  | -150 |  | $\mu \mathrm{A}$ |
| $V_{C D}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{I}_{\text {CLAMP }}=-12 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | -1.0 |  | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output.Breakdown | $V_{C C}=$ Max, $V_{\text {IN }}=0 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-5 \mathrm{~mA}$ |  |  | -65 |  | V |
| $\mathrm{IOH}^{\text {OH}}$ | Output Leakage | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=-54 \mathrm{~V}$ |  |  | -2 |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output "ON" Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\mathrm{IN}}=2 \mathrm{~V}$ | $\mathrm{I}_{\text {OUT }}=-100 \mathrm{~mA}$ |  | -0.9 |  | V |
|  |  |  | I OUT $=-300 \mathrm{~mA}$ |  | -1.1 |  | V |
| ICc(1) | Supply Current (Both Drivers) | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}, \mathrm{V}_{\mathrm{iN}}=0 \mathrm{~V}$, Outputs Open |  |  | 2.0 | ; | mA |
| $\mathrm{ICC}(0)$ | Supply Current (Both Drivers) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {iN }}=3 \mathrm{~V}$, Outputs Open |  |  | 18.0 |  | mA |
| $t_{\text {pad }}$ (ON) | Propagation Delay to a Logical " 0 " (Output Turn "ON") | $\begin{aligned} & C_{L}=15 \mathrm{pF}, \mathrm{~V}_{\mathrm{L}}=-10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega \\ & T_{A}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \end{aligned}$ |  |  | 100 |  | ns |
| $t_{\text {pat }}$ (OFF) | Propagation Delay to a Logical "1" (Output Turn "OFF") | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{~V}_{\mathrm{L}}=-10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \end{aligned}$ |  |  | 500 | : | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range". they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS 1687 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3687. All typicals are given for $\mathrm{V}_{\mathrm{C}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

## ac test circuit and switching time waveforms



Note 1: The pulse generator has the following characteristics: PRR $=1 \mathrm{MHz}, 50 \%$ duty cycle, $Z_{\text {OUT }} \cong 50 \Omega 2, \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{t}} \leq \mathbf{1 0} \mathrm{ns}$. Note 2: $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.


NATIONAL
DS55450/DS75450 series dual peripheral drivers general description

The DS55450/DS75450 series of dual peripheral drivers are a family of versatile devices designed for use in systems that use TTL or DTL logic. Typical applications include high speed logic buffers, power drivers, relay drivers, lamp drivers, MOS drivers, bus drivers and memory drivers.

The DS55450/DS75450 series are unique general purpose devices each featuring two standard Series 54/74 TTL gates and two uncommitted, high current, high voltage NPN transistors. These devices offer the system designer the flexibility of tailoring the circuit to the application.

The DS55451/DS75451, DS55452/DS75452, DS55453/' DS75453 and DS55454/DS75454 are dual peripheral

AND, NAND, OR and NOR drivers, respectively, (positive logic) with the output of the logic gates internally connected to the bases of the NPN output transistors.

## features

- 300 mA output current capability
- High voltage outputs
- No oútput latch-up at 20 V
- High speed switching
- Choice of logic function
- TTL or DTL compatible diode-clamped inputs
- Standard supply voltages
- Replaces TI " $A$ " and " $B$ " series
connection diagrams (Dual-In-Line and Metal Can Packages)


DS55450J, DS75450J, or DS75450N


Order Number DS75451N



Order Number DS75452N



Order Number DS75453N


Pin 4 is in electrical contact with the case. Order Number DS55453H or DS75453H


Order Number DS75454N

absolute maximum ratings (Note 1)
operating conditions (Note 7)

| Supply Voltage, (VCC) (Note 2) | 7.0 V |
| :---: | :---: |
| Input Voltage | 5.5 V |
| Inter-emitter Voltage (Note 3) | 5.5 V |
| $\mathrm{V}_{\text {CC }}$-to-Substrate Voltage |  |
| DS55450/DS75450 | 35V |
| Collector-to-Substrate Voltage |  |
| DS55450/DS75450 | 35 V |
| Collector-Base Voltage |  |
| DS55450/DS75450 | 35 V |
| Collector-Emitter Voltage (Note 4) |  |
| DS55450/DS75450 | 30 V |
| Emitter-Base Voltage |  |
| DS55450/DS75450 | 5.0 V |
| Output Voltage (Note 5) |  |
| DS55451/DS75451, DS55452/DS75452, DS55453/DS75453, DS55454/DS75454 | 30 V |
| Collector Current (Note 6) |  |
| DS55450/DS75450 | 300 mA |
| Output Current (Note 6) |  |
| DS55451/DS75451, DS55452/DS75452, DS55453/DS75453, DS55454/DS75454 | 300 mA |
| Continuous Total Dissipation | 800 mW |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | $260^{\circ} \mathrm{C}$ |


|  | MIN | MAX | UNITS |
| :---: | :--- | :---: | :---: |
| Supply Voltage, (VCC) |  |  |  |
| DS5545X | 4.5 | 5.5 | V |
| DS7545X | 4.75 | 5.25 | V |
| Temperature, (TA) |  |  |  |
| DS5545X | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DS7545X | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

dc electrical characteristics DS55450/DS75450 (Notes 8 and 9)

|  | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TTL GATES |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage | (Figure 1) |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage | (Figure 2) |  |  |  |  | 0.8 | V |
| $\mathrm{V}_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Min}, \mathrm{I}_{1}=-12 \mathrm{~mA}$, (Figure 3) |  |  |  |  | -1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{1 \mathrm{~L}}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$, (Figure 2) |  |  | 2.4 | 3.3 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $V_{C C}=M i n, V_{I H}=2 V, I_{O L}=16 \mathrm{~mA}$ <br> (figure 1) |  | DS55450 |  | 0.22 | 0.5 | V |
|  |  |  |  | DS75450 |  | 0.22 | 0.4 | V |
| 1 | Input Current at Maximum Input Voltage | $\mathrm{V}_{\mathrm{Cc}}=$ Max, $\mathrm{V}_{1}=5.5 \mathrm{~V}$, (Figure 4) |  | Input A |  |  | 1 | mA |
|  |  |  |  | Input G |  |  | 2 | mA |
| $\mathrm{I}_{\mathrm{IH}}$ | High Level Input Current | $\mathrm{V}_{\mathrm{cc}}=$ Max, $\mathrm{V}_{1}=2.4 \mathrm{~V}$, (Figure 4) |  | Input A |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  |  | Input G |  |  | 80 | $\mu \mathrm{A}$ |
|  | Low Level Input Current | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}, \mathrm{V}_{1}=0.4 \mathrm{~V}$, (Figure 3) |  | Input A |  |  | -1.6 | mA |
|  |  |  |  | Input G |  |  | -3.2 | mA |
| los | Short Circuit Output Current | $\mathrm{V}_{\mathrm{CC}}=\text { Max, }(\text { Figure } 5),(\text { Note } 10)$ |  |  | -18 |  | -55 | mA |
| $\mathrm{I}_{\mathrm{CCH}}$ | Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max, $\mathrm{V}_{1}=0 \mathrm{~V}$, Outputs High, (Figure 6) |  |  |  | 2 | 4 | mA |
| $\mathrm{I}_{\mathrm{CCL}}$ | Supply Current | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}, \mathrm{V}_{1}=5 \mathrm{~V}$, Outputs Low, (Figure 6) |  |  |  | 6 | 11 | mA |
| OUTPUT TRANSISTORS |  |  |  |  |  |  |  |  |
| $V_{\text {(bR) }}{ }^{\text {cbo }}$ | Collector-Base Breakdown Voltage | $\mathrm{I}_{\mathrm{C}}=100 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{E}}=0$ |  |  | 35 |  | , | V |
| $V_{\text {(bR)CER }}$ | Collector-Emitter Breakdown Voltage | $I_{C}=100 \mu \mathrm{~A}, \mathrm{R}_{\mathrm{BE}}=500 \Omega$ |  |  | 30 |  |  | V |
| $V_{\text {(bR)Ebo }}$ | Emitter-Base Breakdown Voltage | $I_{E}=100 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{C}}=0$ |  |  | 5 |  |  | V |
| $\mathrm{h}_{\text {FE }}$ | Static Forward Current Transfer Ratio | $\mathrm{V}_{\text {CE }}=3 \mathrm{~V},($ Note 11) | DS55450, $T_{\text {A }}=+25^{\circ} \mathrm{C}$ | $\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}$ | 25 |  |  | V |
|  |  |  |  | $\mathrm{I}_{\mathrm{C}}=300 \mathrm{~mA}$ | 30 |  |  | V |
|  |  |  | DS55450, $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ | $\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}$ | 10 |  |  | V |
|  |  |  |  | $\mathrm{I}_{\mathrm{C}}=300 \mathrm{~mA}$ | 15 |  |  | V |
|  |  |  | DS75450, $T_{A}=+25^{\circ} \mathrm{C}$ | $\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}$ | 25 |  |  | V |
|  |  |  |  | $\mathrm{I}_{\mathrm{C}}=300 \mathrm{~mA}$ | 30 |  |  | V |
|  |  |  | DS75450, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | $\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}$ | 20 |  |  | V |
|  |  |  |  | $\mathrm{I}_{\mathrm{C}}=300 \mathrm{~mA}$ | 25 |  |  | V |
| $V_{\text {be }}$ | Base-Emitter Voltage | (Note 11) | DS55450 | $\mathrm{I}_{\mathrm{B}}=10 \mathrm{~mA}, \mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}$. |  | 0.85 | 1.2 | V |
|  |  |  |  | $\mathrm{I}_{\mathrm{B}}=30 \mathrm{~mA}, \mathrm{I}_{\mathrm{C}}=300 \mathrm{~mA}$ |  | 1.05 | 1.4 | V |
|  |  |  | DS75450 | $\mathrm{I}_{\mathrm{B}}=10 \mathrm{~mA}, \mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}$ |  | 0.85 | 1 | V |
|  |  |  |  | $\mathrm{I}_{\mathrm{B}}=30 \mathrm{~mA}, \mathrm{I}_{\mathrm{C}}=300 \mathrm{~mA}$ |  | 1.05 | 1.2 | V |
| $\mathrm{V}_{\text {CE(SAT }}$ | Collector-Emitter Saturation Voltage | (Note 11) | DS55450 | $\mathrm{I}_{\mathrm{B}}=10 \mathrm{~mA}, \mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}$ |  | 0.25 | 0.5 | V |
|  |  |  |  | $\mathrm{I}_{\mathrm{B}}=30 \mathrm{~mA}, \mathrm{I}_{\mathrm{C}}=300 \mathrm{~mA}$ |  | 0.5 | 0.8 | V |
|  |  |  | DS75450 | $I_{B}=10 \mathrm{~mA}, I_{C}=100 \mathrm{~mA}$ |  | 0.25 | 0.4 | V |
|  |  |  |  | $\mathrm{I}_{\mathrm{B}}=30 \mathrm{~mA}, \mathrm{I}_{\mathrm{C}}=300 \mathrm{~mA}$ |  | 0.5 | 0.7 | V |

## dc electrical characteristics (con't)

DS55451/DS75451, DS55452/DS75452, DS55453/DS75453, DS55454/DS75454 (Notes 8 and 9)

|  | PARAMETER | CONDITIONS |  |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | High-Level Input Voltage | (Figure 7) |  |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-Level Input Voltage |  |  |  |  |  |  | 0.8 | V |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\operatorname{Min}, \mathrm{I}_{1}=-12 \mathrm{~mA}$ |  |  |  |  |  | -1.5 | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-Level Output Voltage | $V_{C C}=\mathrm{Min},$ <br> (Figure 7) | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OL}}=100 \mathrm{~mA}$ | DS55451, DS55453 |  | 0.25 | 0.5 | V |
|  |  |  |  |  | DS75451, DS75453 |  | 0.25 | 0.4 | V |
|  |  |  |  | $\mathrm{l}_{\mathrm{OL}}=300 \mathrm{~mA}$ | DS55451, DS55453 |  | 0.5 | 0.8 | V |
|  |  |  |  |  | DS75451, DS75453 |  | 0.5 | 0.7 | V |
|  |  |  | $\mathrm{V}_{1 \mathrm{H}}=2 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OL}}=100 \mathrm{~mA}$ | DS55452, DS55454 |  | 0.25 | 0.5 | V |
|  |  |  |  |  | DS75452, DS75454 |  | 0.25 | 0.4 | V |
|  |  |  |  | $\mathrm{I}_{\mathrm{OL}}=300 \mathrm{~mA}$ | DS55452, DS55454 |  | 0.5 | 0.8 | V |
|  |  |  |  |  | DS75452, DS75454 |  | 0.5 | 0.7 | V |
| ${ }^{\mathrm{IOH}}$ | High-Level Output Current | $V_{c c}=M i n,$ <br> (Figure 7) | $\mathrm{V}_{\mathrm{OH}}=30 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{H}}=2 \mathrm{~V}$ | DS55451, DS55453 |  |  | 300 | $\mu \mathrm{A}$ |
|  |  |  |  |  | DS75451, DS75453 |  |  | 100 | $\mu \mathrm{A}$ |
|  |  |  |  | $V_{I L}=0.8 \mathrm{~V}$ | DS55452, DS55454 |  |  | 300 | $\mu \mathrm{A}$ |
|  |  |  |  |  | DS75452, DS75454 |  |  | 100 | $\mu \mathrm{A}$ |
| $I_{1}$ | Input Current at Maximum Input Voltage | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}, \mathrm{V}_{1}=5.5 \mathrm{~V}$, (Figure 9) |  |  |  |  |  | 1 | mA |
| $I_{\text {IH }}$ | High-Level Input Current | $V_{c c}=\text { Max, } V_{1}=2.4 \mathrm{~V}, \text { (Figure 9) }$ |  |  |  |  |  | 40 | $\mu \mathrm{A}$ |
| $1{ }_{1 L}$ | Low-Level Input Current | $V_{c c}=\text { Max, } V_{1}=0.4 \mathrm{~V}, \text { (Figure 8) }$ |  |  |  |  | -1 | -1.6 | mA |
| ${ }^{\mathrm{ICCH}}$ | Supply Current, Outputs High | $V_{c c}=M a x,$ <br> (Figure 10) | $\mathrm{V}_{1}=5 \mathrm{~V}$ |  | DS55451/DS75451 |  | 7 | 11 | mA |
|  |  |  | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  | DS55452/DS75452 |  | 11 | 14 | mA |
|  |  |  | $\mathrm{V}_{1}=5 \mathrm{~V}$ |  | DS55453/DS75453 |  | 8 | 11 | mA |
|  |  |  | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  | DS55454/DS75454 |  | 13 | 17 | mA |
| $\mathrm{I}_{\mathrm{CCL}}$ | Supply Current, Outputs Low | $V_{c c}=M a x$ <br> (Figure 10) | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  | DS55451/DS75451 |  | 52 | 65 | mA |
|  |  |  | $V_{1}=5 \mathrm{~V}$ |  | DS55452/DS75452 |  | 56 | 71 | mA |
|  |  |  | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  | DS55453/DS75453 |  | 54 | 68 | mA |
|  |  |  | $V_{1}=5 \mathrm{~V}$ |  | DS55454/DS75454 |  | 61 | 79 | mA |

## ac switching characteristics

DS55450/DS75450 ( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {P PLH }}$ | Propagation Delay Time, Low-To-High Level Output | $C_{L}=15 \mathrm{pF}$ | $\mathrm{R}_{\mathrm{L}}=400 \Omega$, TTL Gates, (Figure 12) |  | 12 | 22 | ns |
|  |  |  | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{I}_{\mathrm{C}} \approx 200 \mathrm{~mA}$, Gates and Transistors. Combined, (Figure 14) |  | 20 | 30 | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay Time, High-To-Low Level Output | $C_{L}=15 \mathrm{pF}$ | $\mathrm{R}_{\mathrm{L}}=400 \Omega$, TTL Gates, (Figure 12) |  | 8 | 15 | ns |
|  |  |  | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{I}_{\mathrm{C}} \approx 200 \mathrm{~mA}$, Gates and Transistors Combined, (Figure 14) |  | 20 | 30 | ns |
| ${ }^{\text {t }}$ TLH | Transition Time, Low-To-High Level Output | $C_{L}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{I}_{\mathrm{C}} \approx 200 \mathrm{~mA}$, Gates and Transistors Combined, (Figure 14) |  |  | 7 | 12 | ns |
| ${ }^{\text {t }}$ THL | Transition Time, High-To-Low Level Output | $C_{L}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{I}_{\mathrm{C}} \approx 200 \mathrm{~mA}$, Gates and Transistors Combined, (Figure 14) |  |  | 9 | 15 | ns |
| $\mathrm{V}_{\mathrm{OH}}$ | High-Level Output Voltage After Switching | $\mathrm{V}_{\mathrm{S}}=20 \mathrm{~V}, \mathrm{I}_{\mathrm{C}} \approx 300 \mathrm{~mA}, \mathrm{R}_{\mathrm{BE}}=500 \Omega$, (Figure 15) |  | $\mathrm{V}_{\mathrm{S}}-6.5$ |  |  | mV |
| $\mathrm{t}_{\mathrm{D}}$ | Delay Time | $\begin{aligned} & I_{C}=200 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}(1)}=20 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=-40 \mathrm{~mA}, \mathrm{~V}_{\mathrm{BE}(\mathrm{OFF})}=-1 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega \text {, (Figure 13), (Note 12) } \end{aligned}$ |  |  | 8 | 15 | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | $\begin{aligned} & I_{C}=200 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}(1)}=20 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=-40 \mathrm{~mA}, \mathrm{~V}_{\mathrm{BE}(\mathrm{OFF})}=-1 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega,(\text { Figure 13), (Note 12) } \end{aligned}$ |  |  | 12 | 20 | ns |
| $\mathrm{t}_{5}$ | Storage Time | $\begin{aligned} & \mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}(1)}=20 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=-40 \mathrm{~mA}, \mathrm{~V}_{\mathrm{BE}(\mathrm{OFF})}=-1 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega,(\text { Figure 13), (Note 12) } \end{aligned}$ |  |  | 7 | 15 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | $\begin{aligned} & I_{C}=200 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}(1)}=20 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=-40 \mathrm{~mA}, \mathrm{~V}_{\mathrm{BE}(\mathrm{OFF})}=-1 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega ;(\text { Figure 13), (Note 12) } \end{aligned}$ |  |  | 6 | 15 | ns |

ac switching characteristics (con't)
DS55451/DS75451, DS55452/DS75452, DS55453/DS75453, DS55454/DS75454 (VCC $=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay Time, Low-To-High Level Output | $\begin{aligned} & C_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega \\ & \mathrm{I}_{\mathrm{O}} \approx 200 \mathrm{~mA},(\text { Figure } 14) \end{aligned}$ | DS55451/DS75451 |  | 18 | 25 | ns |
|  |  | DS55452/DS75452 |  | 26 | 35 | ns |
|  |  | DS55453/DS75453 |  | $\because 18$ | 25 | ns. |
|  |  | DS55454/DS75454 |  | 27 | 35 | ns |
| Propagation Delay Time, High-To-Low Level Output | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \\ & \mathrm{I}_{\mathrm{O}} \approx 200 \mathrm{~mA}, \text { (Figure 14) } \end{aligned}$ | DS55451/DS75451 |  | 18 | 25 | ns |
|  |  | DS55452/DS75452 |  | 24 | 35 | ns |
|  |  | DS55453/DS75453 |  | 16 | 25 | ns |
|  |  | DS55454/DS75454 |  | 24 | 35 | ns |
| $\mathrm{t}_{\mathrm{TLH}}$ Transition Time, Low-To-High Level Output | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{I}_{\mathrm{O}} \approx 200 \mathrm{~mA}$, (Figure 14) |  |  | 5 | 8 | ns |
| ${ }^{t_{T H L}}$ Transition Time, High-To-Low Level | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{l}_{\mathrm{O}} \approx 200 \mathrm{~mA}$, (Figure 14) |  |  | 7 | 12 | ns |
| $\mathrm{V}_{\mathrm{OH}} \quad$ High-Level Output Voltage After Switching | $\mathrm{V}_{\mathrm{S}}=20 \mathrm{~V}, \mathrm{l}_{0} \approx 300 \mathrm{~mA}$, (Figure 15) |  | $\mathrm{V}_{\mathrm{S}}-6.5$ |  | , | mV |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Voltage values are with respect to network ground terminal unless otherwise specified.
Note 3: The voltage between two emitters of a multiple-emitter transistor.
Note 4: Value applies when the base-emitter resistance ( $\mathrm{R}_{\mathrm{BE}}$ ) is equal to or less than $500 \Omega$.
Note 5: The maximum voltage which should be applied to any output when it is in the "OFF" state.
Note 6: Both halves of these dual circuits may conduct rated current simultaneously; however, power dissipation averaged over a short time interval must fall within the continuous dissipation rating.
Note 7: For the DS55450/DS75450 only, the substrate (pin 8) must always be at the most-negative device voltage for proper operation.
Note 8: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS55450 series and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS75450 series. All typicals are given for $\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 9: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 10: Only one output at a time should be shorted.
Note 11: These parameters must be measured using pulse techniques. $\mathrm{t}_{\mathrm{W}}=300 \mu \mathrm{~s}$, duty cycle $<2 \%$.
Note 12: Appies to output transistors only.

## schematic diagrams



## schematic diagrams (con't)



Resistor values shown are neminal.

truth tables $(H=$ high level, $L=$ low level)

DS55451/DS75451

| A | B | $\mathbf{Y}$ |
| :---: | :---: | :---: |
| $L$ | $L$ | L (ON State) |
| L | $H$ | L (ON State) |
| $H$ | $L$ | L (ON State) |
| $H$ | $H$ | $H$ (OFF State) |

DS55453/DS75453

| A | B | Y |
| :---: | :---: | :---: |
| L | L | L (ON State) |
| L | $H$ | H (OFF State) |
| H | L | H (OFF State) |
| H | H | H (OFF State) |

DS55452/DS75452

| A | B | Y |
| :---: | :---: | :---: |
| L | L | H (OFF State) |
| L | $H$ | H (OFF State) |
| $H$ | L | H (OFF State) |
| $H$ | $H$ | L (ON State) |

DS55454/DS75454

| A | B | Y |
| :---: | :---: | :---: |
| L | L | H (OFF State) |
| L | H | L (ON State) |
| H | L | L (ON State) |
| $H$ | $H$ | L (ON State) |

dc test circuits


Both inputs are tested simultaneously.
FIGURE 1. $\mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{OL}}$


Each input is tested separately.
FIGURE 4. $I_{I}, I_{I H}$


Each input is tested separately.
FIGURE 2. $\mathrm{V}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{OH}}$


Each gate is tested separately.
Figure 5. Ios


FIGURE 3. $V_{I}$, IIL


Both gates are tested simultaneously
FIGURE 6. Іссн, ICCL

## dc test circuits (con't)



| CIRCUIT | INPUT <br> UNDER TEST | OTHER INPUT | OUTPUT |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | APPLY | MEASURE |
| DS54451 | $\begin{aligned} & V_{1 H} \\ & V_{I L} \end{aligned}$ | $\begin{aligned} & V_{1 H} \\ & V_{c c} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{OH}} \\ & \mathrm{I}_{\mathrm{OL}} \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}} \\ & \mathrm{~V}_{\mathrm{OL}} \end{aligned}$ |
| DS54452 | $\begin{aligned} & V_{I H} \\ & V_{I L} \end{aligned}$ | $\begin{aligned} & V_{1 H} \\ & V_{c \mathrm{cc}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}$ $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}} \\ & \mathrm{I}_{\mathrm{OH}} \end{aligned}$ |
| DS54453 | $\begin{aligned} & V_{I H} \\ & V_{I L} \end{aligned}$ | Gnd $V_{I L}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{OH}} \\ & \mathrm{I}_{\mathrm{OL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}$ $\mathrm{V}_{\mathrm{OL}}$ |
| DS54454 | $\begin{aligned} & V_{I H} \\ & V_{I L} \end{aligned}$ | Gnd $V_{\mathrm{IL}}$ | $\mathrm{IOL}_{\mathrm{OL}}$ $V_{\mathrm{OH}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}} \\ & \mathrm{I}_{\mathrm{OH}} \end{aligned}$ |

FIGURE 7. $\mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{IL}}, \mathrm{IOH}_{\mathrm{O}}, \mathrm{V}_{\mathrm{OL}}$


FIGURE 8. $V_{I}, I_{I L}$


FIGURE 9. II, IIH


FIGURE 10. ICCH, ICCL for AND, NAND Circuits


Both gates are tested simultaneously.
FIGURE 11. ICCH, ICCL for OR, NOR Circuits
ac test circuits and switching time waveforms


Note 1: The pulse generator has the following characteristics: $P R A=1 \mathrm{MHz}, Z_{O U T} \approx 50 \Omega$.
Note 2: $\mathrm{C}_{\mathrm{L}}$ inelude probe and jig capacitance.
FIGURE 12. Propagation Delay Times, Each Gate (DS55450/DS75450 Only)


FIGURE 13. Switching Times, Each Transistor (DS55450/DS75450 Only)

## ac test circuits and switching time waveforms (con't)



FIGURE 14. Switching Times of Complete Drivers


FIGURE 15. Latch-Up Test of Complete Drivers

## typical performance characteristics



FIGURE 16. DS55450/DS75450 TTL Gate High-Level Output Voltage vs High-Level Output Current


FIGURE 17. DS55450/DS75450 Transistor Static Forward Current Transfer Ratio vs Collector Current


FIGURE 18. DS55450/DS75450 Transistor Base-Emitter Voltage vs Collector Current


FIGURE 19. Transistor Collector-Emitter Saturation Voltage vs Collector Current

## typical applications



FIGURE 20. Gated Comparator


FIGURE 22. Floating Switch


FIGURE 23. Square-Wave Generator

## typical applications (con't)



FIGURE 24. Core Memory Driver


FIGURE 25. Dual TTL-to-MOS Driver

typical applications (con't)


FIGURE 27. Balanced Line Driver


FIGURE 28. Dual Lamp or Relay Driver


FIGURE 29. Complementary Driver


FIGURE 30. TTL or DTL Positive Logic-Level Detector


FIGURE 31. MOS Negative Logic-Level Detector


FIGURE 32. Logic Signal Comparator


FIGURE 33. In-Phase Detector


FIGURE 34. Multifunction Logic-Signal Comparator


Peripheral/Power Drivers

NATIONAL

## DS55460/DS75460 series dual peripheral drivers

## general description

The DS55460/DS75460 series of dual peripheral drivers are functionally interchangeable with DS55450/ DS75450 series peripheral drivers, but are designed for use in systems that require higher breakdown voltages than DS55450/DS75450 series can provide at the expense of slightly slower switching speeds. Typical applications include power drivers, logic buffers, lamp drivers, relay drivers, MOS drivers, line drivers and memory drivers.

The DS55460 and DS75460 are unique general-purpose devices each featuring two standard $54 / 74$ series TTL gates and two uncommitted, high current, high voltage, NPN transistors. These devices offer the system designer the flexibility of tailoring the circuit to the application.

The DS55461/DS75461, DS55462/DS75462, DS55463/ DS75463 and DS55464/DS75464 are dual peripheral AND, NAND, OR and NOR drivers, respectively, (positive logic) with the output of the logic gates internally connected to the bases of the NPN output transistors.

## features

- 300 mA output current capability
- High voltage outputs
- No output latch-up at 30 V
- Medium speed switching
- Circuit flexibility for varied applications and choice of logic function
- TTL or DTL compatible diode-clamped inputs
- Standard supply voltages
connection diagrams (Dual-In-Line and Metal Can Packages)



Order Number DS7546 1N

in 4 is in electrical contact with the
Order Number DS55461H or DS75461H

"Order Number DS75462N


Order Number DS55462H or DS75462H


Order Number DS75463N


Order Number
DS55463H or DS75463H


Order Number DS75464N


dc electrical characteristics (con't)

|  | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{BE}}$ | Base-Emitter Voltage | (Note 12) | DS55460 | $\begin{aligned} I_{B} & =10 \mathrm{~mA}, \\ I_{C} & =100 \mathrm{~mA} \end{aligned}$ |  | 0.85 | 1.2 | V |
|  |  |  |  | $\begin{aligned} & I_{B}=30 \mathrm{~mA}, \\ & I_{C}=300 \mathrm{~mA} \end{aligned}$ |  | 1 | 1.4 | V |
|  |  |  | DS75460 | $\begin{aligned} & I_{B}=10 \mathrm{~mA}, \\ & I_{C}=100 \mathrm{~mA} \end{aligned}$ |  | 0.85 | - 1 | V |
|  |  |  |  | $\begin{aligned} & I_{B}=30 \mathrm{~mA} \\ & I_{C}=300 \mathrm{~mA} \end{aligned}$ |  | 1 | 1.2 | V |
| $V_{\text {CE (SAT }}$ | Collector-Emitter Saturation Voltage | (Note 12) | DS55460 | $\begin{aligned} \therefore \quad I_{B} & =10 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{C}} & =100 \mathrm{~mA} \end{aligned}$ |  | 0.25 | 0.5 | V |
|  |  |  |  | $\begin{aligned} & I_{B}=30 \mathrm{~mA}, \\ & I_{C}=300 \mathrm{~mA} \end{aligned}$ |  | 0.45 | 0.8 | V |
|  |  |  | DS75460 | $\begin{aligned} & I_{B}=10 \mathrm{~mA}, \\ & I_{C}=100 \mathrm{~mA} \end{aligned}$ |  | 0.25 | 0.4 | V |
|  |  |  |  | $\begin{aligned} & I_{B}=30 \mathrm{~mA}, \\ & I_{C}=300 \mathrm{~mA} \end{aligned}$ |  | 0.45 | 0.7 | V |

## ac switching characteristics

DS55460/DS75460. $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}$ | Propagation Delay Time, Low-To-High Level Output | $C_{L}=15 \mathrm{pF}$ | $\mathrm{R}_{\mathrm{L}}=400 \Omega$, TTL Gates Only, (Figure 12) |  | 22 |  | ns |
|  |  |  | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{I}_{\mathrm{C}} \approx 200 \mathrm{~mA}$, Gates and Transistors Combined, (Figure 14) |  | 45 | 65 | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay Time, High-To-Low Level Output | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | $\mathrm{R}_{\mathrm{L}}=400 \Omega$, TTL Gates Only, (Figure 12) |  | 8 |  | ns |
|  |  |  | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{I}_{\mathrm{c}} \approx 200 \mathrm{~mA}$, Gates and Transistors Combined, (Figure 14) |  | 35 | 50 | ns |
| ${ }^{\text {tilu }}$ | Transition Time, Low-To-High Level Output | $C_{L}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{I}_{\mathrm{C}} \approx 200 \mathrm{~mA}$, Gates and Transistors Combined, (Figure 14) |  |  | 10 | 20 | ns |
| $\mathrm{t}_{\text {THL }}$ | Transition Time, High-To-Low Level Output | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{I}_{\mathrm{C}} \approx 200 \mathrm{~mA}$, Gates and Transistors Combined, (Figure 14) |  |  | - 10 | 20 | ns |
| $\mathrm{V}_{\mathrm{OH}}$. | High Level Output Voltage After Switching | $\mathrm{V}_{\mathrm{S}}=30 \mathrm{~V}, \mathrm{I}_{\mathrm{C}} \approx 300 \mathrm{~mA}, \mathrm{R}_{\mathrm{BE}}=500 \Omega$, (Figure 15) |  | $\mathrm{V}_{\mathrm{s}}-10$ | . |  | mV |
| $t_{d}$ | Delay Time | $\begin{aligned} & \mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}(1)}=20 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}(2)}=-40 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{BE}(\mathrm{OFF})}=-1 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega,(\text { Note 13), }, \end{aligned}$ <br> (Figure 13). |  |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Rise Time | $\begin{aligned} & \mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}(1)}=20 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}(2)}=-40 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{BE}(\mathrm{OFF})}=-1 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega \text {. (Note 13), } \\ & \text { (Figure 13) } \end{aligned}$ |  |  | 16 |  | ns |
| $\mathrm{t}_{\text {s }}$ | Storage Time | $\begin{aligned} & I_{C}=200 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}(1)}=20 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}(2)}=-40 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{BE}(\mathrm{OFF})}=-1 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \quad(\text { Note 13), } \\ & \text { (Figure 13) } \end{aligned}$ |  |  | 23 | - | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Fall Time | $\begin{aligned} & \mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}(1)}=20 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}(2)}=-40 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{BE}(\mathrm{OFF})}=-1 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \text { (Note 13), } \\ & \text { (Figure 13) } \end{aligned}$ |  |  | 14 | . | ns |

dc electrical characteristics
DS55461/DS75461, DS55462/DS75462, DS55463/DS75463, DS55464/DS75464 (Notes 8 and 9)

|  | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage | (Figure 7) |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage | (Figure 7) |  |  |  |  | 0.8 | V |
| $V_{1}$ | Input Clamp Voltage | $V_{C C}=$ Min, $I_{1}=-12 \mathrm{~mA}$ |  |  |  | -1.2 | -1.5 | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\left.\mathrm{V}_{\mathrm{CC}}=\text { Min,(Figure } 7\right)$ | DS55461, $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OL}}=100 \mathrm{~mA}$ |  | 0.15 | 0.5 | V |
|  |  |  |  | $\mathrm{I}_{\mathrm{OL}}=300 \mathrm{~mA}$ |  | 0.36 | 0.8 | V |
|  |  |  | DS55462, $\mathrm{V}_{1 \mathrm{H}}=2 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OL}}=100 \mathrm{~mA}$ |  | 0.16 | 0.5 | V |
|  |  |  |  | $\mathrm{I}_{\mathrm{OL}}=300 \mathrm{~mA}$ |  | 0.35 | 0.8 | V |
|  |  |  | DS55463, $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OL}}=100 \mathrm{~mA}$ |  | 0.18 | 0.5 | V |
|  |  |  |  | $\mathrm{I}_{\mathrm{OL}}=300 \mathrm{~mA}$ |  | 0.39 | 0.8 | V |
|  |  |  | DS55464, $\mathrm{V}_{1 \mathrm{H}}=2 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OL}}=100 \mathrm{~mA}$ |  | 0.17 | 0.5 | V |
|  |  |  |  | $\mathrm{I}_{\mathrm{OL}}=300 \mathrm{~mA}$ |  | 0.38 | 0.8 | V |
|  |  |  | DS75461, $\mathrm{V}_{1 \mathrm{~L}}=0.8 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OL}}=100 \mathrm{~mA}$ |  | 0.15 | 0.4 | V |
|  |  |  |  | $\mathrm{I}_{\mathrm{OL}}=300 \mathrm{~mA}$ |  | 0.36 | 0.7 | V |
|  |  |  | DS75462, $\mathrm{V}_{1 H}=2 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OL}}=100 \mathrm{~mA}$ |  | 0.16 | 0.4 | V |
|  |  |  |  | $\mathrm{I}_{\mathrm{OL}}=300 \mathrm{~mA}$ |  | 0.35 | 0.7 | V |
|  |  |  | DS75463, $\mathrm{V}_{1 \mathrm{~L}}=0.8 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OL}}=100 \mathrm{~mA}$ |  | 0.18 | 0.4 | V |
|  |  |  |  | $\mathrm{I}_{\mathrm{OL}}=300 \mathrm{~mA}$ |  | 0.39 | 0.7 | V |
|  |  |  | DS75464, $\mathrm{V}_{1 \mathrm{H}}=2 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OL}}=100 \mathrm{~mA}$ |  | 0.17 | 0.4 | V |
|  |  |  |  | $\mathrm{I}_{\mathrm{OL}}=300 \mathrm{~mA}$ |  | 0.38 | 0.7 | V |
| IOH | High Level Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Min, } \mathrm{V}_{\mathrm{OH}}= \\ & 35 \mathrm{~V} \text {, (Figure 7) } \end{aligned}$ | $V_{1 H}=2 \mathrm{~V}$ | $\begin{aligned} & \text { DS55461, } \\ & \text { DS55463 } \end{aligned}$ |  |  | 300 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \hline \text { DS75461, } \\ & \text { DS75463 } \\ & \hline \end{aligned}$ |  |  | 100 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}$ | $\begin{aligned} & \hline \text { DS55462, } \\ & \text { DS55464 } \end{aligned}$ |  |  | 300 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { DS75462, } \\ & \text { DS75464 } \end{aligned}$ |  |  | 100 | $\mu \mathrm{A}$ |
| 1 | Input Current at Maximum Input Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Max, $\mathrm{V}_{1}=5.5 \mathrm{~V}$, (Figure 9) |  |  |  |  | 1 | mA |
| $I_{\text {IH }}$ | High Level Input Current | $\mathrm{V}_{C C}=\mathrm{Max}, \mathrm{V}_{1}=2.4 \mathrm{~V}$, (Figure 9) |  |  |  |  | 40 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Low Level Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{1}=0.4 \mathrm{~V}$, (Figure 8) |  |  |  | -1 | -1.6 | mA |
| $\mathrm{I}_{\mathrm{CCH}}$ | Supply Current | $V_{c c}=$ Max, Outputs <br> High, (Figure 11) | $V_{1}=5 \mathrm{~V}$ | $\begin{array}{\|l\|} \hline \text { DS55461/ } \\ \text { DS75461, } \\ \text { DS55463/ } \\ \text { DS75463 } \\ \hline \end{array}$ |  | 8 | 11 | mA |
|  |  |  | $V_{1}=0 \mathrm{~V}$ | $\begin{array}{\|l\|} \hline \text { DS55462/ } \\ \text { DS75462 } \\ \hline \end{array}$ |  | 13 | 17 | mA |
|  |  |  |  | $\begin{aligned} & \hline \text { DS55464/ } \\ & \text { DS75464 } \end{aligned}$ |  | 14 | 19 | mA |
| $\mathrm{I}_{\mathrm{ccL}}$ | Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=\text { Max, Outputs } \\ & \text { Low, (Figure 11) } \end{aligned}$ | $V_{1}=0 \mathrm{~V}$ | $\begin{array}{\|l\|} \hline \text { DS55461/ } \\ \text { DS75461 } \\ \hline \end{array}$ |  | 61 | 76 | mA |
|  |  |  |  | $\begin{array}{\|l\|} \hline \text { DS55463/ } \\ \text { DS75463 } \\ \hline \end{array}$ |  | 63 | 76 | mA |
|  |  |  | $V_{1}=5 \mathrm{~V}$ | $\begin{array}{\|l\|} \hline \text { DS55462/ } \\ \text { DS75462 } \\ \hline \end{array}$ |  | 65 | 76 | mA |
|  |  |  |  | $\begin{aligned} & \hline \text { DS55464/ } \\ & \text { DS75464 } \end{aligned}$ |  | 72 | 85 | mA |

## ac switching characteristics

DS55461/DS75461, DS55462/DS75462, DS55463/DS75463, DS55464/DS75464 $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {PLLH }}$ | Propagation Delay Time, Low-To-High Level Output | $\mathrm{I}_{\mathrm{O}} \approx 200 \mathrm{~mA}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega,$ <br> (Figure 14) | $\begin{aligned} & \text { DS55461/ } \\ & \text { DS75461, } \\ & \text { DS55463/ } \\ & \text { DS75463 } \\ & \hline \end{aligned}$ |  | 45 | 55 | ns |
|  |  |  | DS55462/ <br> DS75462, <br> DS55464/ <br> DS75464 |  | 50 | 65 | ns |
| ${ }^{\text {P PHL }}$ | Propagation Delay Time, High-To-Low Level Output | $\mathrm{I}_{0} \approx 200 \mathrm{~mA}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega,$ <br> (Figure 14) | $\begin{aligned} & \text { DS55461/ } \\ & \text { DS75461, } \\ & \text { DS55463/ } \\ & \text { DS75463 } \\ & \hline \end{aligned}$ |  | 30 | 40 | ns |
|  |  |  | DS55462/ <br> DS75462, <br> DS55464/ <br> DS75464 |  | 40 | 50 | ns |
| ${ }_{\text {t }}^{\text {TLH }}$ | Transition Time, Low-ToHigh Level Output | $\mathrm{I}_{\mathrm{O}} \approx 200 \mathrm{~mA}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega$ <br> (Figure 14) | $\begin{aligned} & \text { DS55461/ } \\ & \text { DS75461 } \end{aligned}$ |  | 8 | 20 | ns |
|  |  |  | $\begin{aligned} & \hline \text { DS55462/ } \\ & \text { DS75462 } \\ & \hline \end{aligned}$ |  | 12 | 25 | ns |
|  |  |  | $\begin{aligned} & \hline \text { DS55463/ } \\ & \text { DS75463 } \\ & \hline \end{aligned}$ |  | 8 | 25 | ns |
|  |  |  | $\begin{aligned} & \hline \text { DS55464/ } \\ & \text { DS75464 } \end{aligned}$ |  | 12 | 20 | ns |
| ${ }_{\text {t }}^{\text {THL }}$ | Transition Time, High-ToLow Level Output | $\mathrm{I}_{\mathrm{O}} \approx 200 \mathrm{~mA}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega,$ <br> (Figure 14) | $\begin{aligned} & \text { DS55461/ } \\ & \text { DS75461 } \\ & \hline \end{aligned}$ |  | 10 | 20 | ns |
|  |  |  | $\begin{aligned} & \hline \text { DS55462/ } \\ & \text { DS75462, } \\ & \text { DS55464/ } \\ & \text { DS75464 } \\ & \hline \end{aligned}$ |  | 15 | 20 | ns |
|  |  |  | $\begin{aligned} & \hline \text { DS55463/ } \\ & \text { DS75463 } \end{aligned}$ |  | 10 | 25 | ns |
| $\mathrm{V}_{\mathrm{OH}}$ | High-Level Output Voltage After Switching | $\mathrm{V}_{\mathrm{S}}=30 \mathrm{~V}, \mathrm{l}_{\mathrm{o}} \approx 300 \mathrm{~mA}$, (Figure 15) |  | $\mathrm{V}_{\mathrm{S}}-10$ | , |  | $m V$ |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Voltage values are with respect to network ground terminal unless otherwise specified.
Note 3: This is the voltage between two emitters of a multiple-emitter transistor.
Note 4: This value applies when the base-emitter resistance ( $\mathrm{R}_{\mathrm{BE}}$ ) is equal to or less than $500 \Omega$.
Note 5: This value applies between 0 and 10 mA collector current when the base-emitter diode is open circuited.
Note 6: This is the maximum voltage which should be applied to any output when it is in the "OFF" state,
Note 7: Both halves of these dual circuits may conduct rated current simultaneously; however, power dissipation averaged over a short time interval must fall within the continuous dissipation rating.
Note 8: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS55460 series and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS75460 series. All typicals are given for $\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 9: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 10: Only one output at a time should be shorted.
Note 11: For the DS55460/DS75460 only, the substrate (pin 8) must always be at the most negative device voltage for proper operation.
Note 12: These parameters must be measured using pulse techniques. $\mathrm{t}_{\mathrm{W}}=300 \mu \mathrm{~s}$, duty $<2 \%$.
Note 13: Applies to output transistors only.
schematic diagrams


DS55463/DS75463

truth tables $(H=$ high level, $L=$ low level)

Resistor values shown are nominal.
DS55464/DS75464


DS55462/DS75462



Both inputs are tested simuitaneously.

FIGURE 1. $\mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{OL}}$


FIGURE 4. II, IH


Each input is tested separately.
FIGURE 2. $\mathrm{V}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{OH}}$


Each gate is tested separately.
FIGURE 5. IOS


FIGURE 3. $V_{1}, I_{I L}$


Both gates are tested simultaneousty
FIGURE 6. ICCH. ICCL


| CIRCUIT | INPUT UNDER TEST | OTHER INPUT | OUTPUT |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | APPLY | MEASURE |
| DS55461 | $\begin{aligned} & V_{I H} \\ & V_{I L} \end{aligned}$ | $\begin{aligned} & V_{1 H} \\ & V_{c \mathrm{cc}} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{OH}} \\ & \mathrm{I}_{\mathrm{OL}} \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}} \\ & \mathrm{~V}_{\mathrm{OL}} \end{aligned}$ |
| DS55462 | $\begin{aligned} & V_{i H} \\ & V_{I L} \end{aligned}$ | $\begin{aligned} & V_{1 H} \\ & V_{c \mathrm{cc}} \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}} \\ & \mathrm{~V}_{\mathrm{ou}} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}} \\ & \mathrm{I}_{\mathrm{OH}} \end{aligned}$ |
| DS55463 | $\begin{aligned} & V_{1 H} \\ & V_{11} \end{aligned}$ | Gnd $V_{I L}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{OH}} \\ & \mathrm{I}_{\mathrm{OL}} \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}} \\ & \mathrm{~V}_{\mathrm{OL}} \end{aligned}$ |
| DS55464 | $\begin{aligned} & V_{I H} \\ & V_{I L} \end{aligned}$ | Gnd $V_{I L}$ | $\mathrm{I}_{\mathrm{OL}}$ $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}} \\ & \mathrm{I}_{\mathrm{OH}} \end{aligned}$ |

Each input is tested separately.
FIGURE 7. $\mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{IL}}, \mathrm{I}_{\mathrm{OH}}, \mathrm{V}_{\mathrm{OL}}$


FIGURE 9. II, IIH


Figure 10. ICCH. ICCL for AND, NAND Circuits


Both gates are tested simultaneously.
FIGURE 11. ICCH, ICCL for OR, NOR Circuits


Note 1: The pulse generator has the following characteristics: $\mathrm{PRR}=\mathbf{1} \mathbf{M H z}, \mathrm{Z}_{\mathrm{Out}} \approx 50 \Omega$.
Note 2: $\mathrm{C}_{\mathrm{L}}$ include probe and jig capacitance
FIGURE 12. Propagation Delay Times, Each Gate (DS55460 and DS75460 Only)


Note 1: The pulse generator has the following characteristics: duty cycle $\leq 1 \%, Z_{\text {out }} \approx 50 \Omega$. Note 2: $\mathrm{C}_{\mathrm{L}}$ includes prohe and jig capacitance.

Note 1: The pulse generator has the following characteristics: $P R R=1 \mathrm{MHz}, Z_{\text {OUT }} \approx 50 \Omega$.
Note 2: When testing DS55460 or DS75460, connect output $Y$ to transistor base and ground the substrate terminal.
Note 3: $C_{\llcorner }$includes probe and jig capacitance. Note 3: $C_{L}$ includes probe and jig capacitance.


FIGURE 14. Switching Times of Complete Drivers


FIGURE 15. Latch-Up Test of Complete Drivers

## DS1630/DS3630 hex CMOS compatible buffer <br> general description features

The DS1630/DS3630 is a high current buffer intended for use with CMOS circuits interfacing with peripherals requiring high drive currents. The DS1630/DS3630 features low quiescent power consumption (typically $50 \mu \mathrm{~W}$ ) as well as high-speed driving of capacitive loads such as large MOS memories. The design of the DS1630/ DS3630 is such that $\mathrm{V}_{\text {cc }}$ current spikes commonly found in standard CMOS circuits cannot occur, thereby, reducing the total transient and average power when operating at high frequencies.

- High-speed capacitive driver
- Wide supply voltage range
- Input/output TTL compatibility
- Input/output CMOS compatibility
- No internal transient $\mathrm{V}_{\mathrm{cc}}$ current spikes
- $50 \mu \mathrm{~W}$ typical standby power
- Fan out of 10 standard TTL loads
equivalent schematic and connection diagrams



## absolute maximum ratings (Note 1)

operating conditions

|  |  |  | MIN | \% MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | 16 V | Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) | 3 | 15 | $\checkmark$ |
| Input Voltage | 16 V | Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| Output Voltage | 16 V | DS1630 | $-55$ | +125 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ | DS3630 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

dc electrical characteristics (Notes 2 and 3)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {INH }}$ Logical "1" Input Current | $V_{\text {IN }}=V_{\text {CC }}, \mathrm{I}_{\text {OUT }}=-400 \mu \mathrm{~A}$ | DS1630 |  | 90 | 200 | $\mu \mathrm{A}$ |
|  |  | DS3630 |  | 90 | 200 | $\mu \mathrm{A}$ |
|  | $V_{\text {IN }}=V_{C C}-2.0 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=16 \mathrm{~mA}$ | DS1630 |  | 0.5 | 3.2 | mA |
|  |  | DS3630 |  | 0.5 | 1.5 | mA |
| IINL Logical "0' Input Current | $V_{\text {IN }}=0.4 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=16 \mathrm{~mA}$ | DS1630 |  | -0.15 | -1 | mA |
|  |  | DS3630 |  | $\mathrm{V}_{\mathrm{cc}}{ }^{-150}$ | -800 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ Logical "1" Output Voltage | $V_{\text {IN }}=V_{\text {CC }}, \mathrm{l}_{\text {OUT }}=-400 \mu \mathrm{~A}$ | DS1630 | $\mathrm{V}_{\mathrm{cc}}{ }^{-1}$ | $\mathrm{V}_{\mathrm{cc}}-0.75$ |  | V |
|  |  | DS3630 | $\mathrm{V}_{\mathrm{cc}}-0.9$ | $\mathrm{V}_{\mathrm{cc}}{ }^{-0.75}$ |  | V |
|  | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}-0.4 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=16 \mathrm{~mA}$ | DS1630 | $\mathrm{V}_{\mathrm{cc}}-2.5$ | $\mathrm{V}_{\mathrm{cc}}{ }^{-2.0}$ |  | V |
|  |  | DS3630 | $\mathrm{V}_{\mathrm{cc}}{ }^{-2.5}$ | $\mathrm{V}_{\mathrm{cc}}{ }^{-2.0}$ |  | V |
| V ${ }_{\text {OL }}$ Logical "0" Output Voltage | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V} ; \mathrm{l}_{\text {OUT }}=400 \mu \mathrm{~A}$ | DS1630 ${ }^{\text {' }}$ |  | 0.75 | 1 | V |
|  |  | DS3630 |  | 0.75 | 0.9 | V |
|  | $V_{\text {IN }}=0 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=16 \mathrm{~mA}$ | DS1630 |  | 0.95 | 1.3 | . V |
|  |  | DS3630 |  | 0.95 | 1.3 | V |
|  | $V_{\text {IN }}=0.4 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=16 \mathrm{~mA}$ | DS1630 |  | 1.2 | 1.6 | V |
|  |  | DS3630 |  | 1.2 | 1.5 | V |

ac electrical characteristics $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified

|  | PARAMETER | $\cdots$ CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {pdO }}$ | Propagation Delay to a Logical "0' | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 30 | 45 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=250 \mathrm{pF}$ |  | 40 | 60 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 50 | 75 | ns |
| $t_{\text {pd1 }}$ | Propagation Delay to a Logical "1" | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 15 | 25 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=250 \mathrm{pF}$ |  | 35 | 50 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 50 | 75 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS 1630 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3630. All typicals are given for $\mathrm{V}_{\mathrm{C}} \mathrm{C}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
typical performance characteristics

ac test circuit and switching time waveforms


Pulse Generator characteristics: $P R R=1.0 \mathrm{MHz}, \mathrm{PW}=\mathbf{5 0 0} \mathrm{ns}, \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}<\mathbf{1 0} \mathrm{ns}$, $\mathrm{V}_{\text {IN }}=0$ to $\mathrm{V}_{\mathrm{CC}}$

## Level Translators/Buffers

## DS7800/DS8800 dual voltage translator

## general description

The DS7800/DS8800 are dual voltage translators designed for interfacing between conventional TTL or DTL voltage levels and those levels associated with high impedance junction or MOS FET-type devices. The design allows the user a wide latitude in his selection of power supply voltages, thus providing custom control of the output swing. The translator is especially useful in analog switching; and since low power dissipation occurs in the "off" state, minimum system power is required.

## features

- 31 volt (max) output swing
- 1 mW power dissipation in normal state
- Standard 5V power supply
- Temperature range:

| DS7800 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :--- | ---: |
| DS8800 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

- Compatible with all MOS devices


## schematic and connection diagrams



Metal Can Package


Order Number DS7800H or DS8800H

## typical applications

4-Channel Analog Switch


|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {CC }}$ Supply Voltage | 7.0V | Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| V2 Supply Voltage | -30V | DS7800 | 4.5 | 5.5 | V |
| V3 Supply Voltage | 30 V | DS8800 | 4.75 | 5.25 | V |
| V3-V2 Voltage Differential | 40 V | Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| Input Voltage | 5.5 V | DS7800 | -55 | +125 | C |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | DS8800 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

## electrical characteristics (Notes 2 and 3)

| PARAMETER |  | CONDITIONS |  | MIN | TYP <br> (NOTE 6) | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | Logical "1" Input Voltage | $\mathrm{V}_{\mathrm{Cc}}=\mathrm{Min}$ |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logical "0" Input Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$ |  |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Logical " 1 " Input Current | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}$ | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1 | mA |
| $I_{\text {IL }}$ | Logical " 0 " Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -0.2 | -0.4 | mA |
| $\mathrm{IOH}^{\text {r }}$ | Output Leakage Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}$ (Notes 4 and 7) |  |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{0}$ | Output Collector Resistor | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 11.5 | 16.0 | 20.0 | $k \Omega$ |
| $\mathrm{V}_{\text {OL }}$ | Logical "0" Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\text {IN }}=2.0 \mathrm{~V}$ (Note 7) |  |  |  | $\mathrm{V}_{2}+2.0$ | V |
| $I_{\text {ccesmax }}$ | Power Supply Current Output "ON" | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}$ (Note 5) |  |  | 0.85 | 1.6 | mA |
| $I_{\text {ccamin) }}$ | Power Supply Current Output "OFF" | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ (Note 5) |  |  | 0.22 | 0.41 | mA |

switching characteristics

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {pdo }}$ | Transition Time to Logical " 0 " Output | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}=15 \mathrm{pF}$ ( Note 8) | 25 | 70 | 125 | ns |
| ${ }_{\text {t }}^{\text {pd1 }}$ | Transition Time to Logical " 1 " Output | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}=15 \mathrm{pF}$ ( Note 9) | 25 | 62 | 125 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS7800 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8800 .
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Current measured is drawn from $\mathrm{V}_{3}$ supply.
Note 5: Current measured is drawn from $V_{C C}$ supply.
Note 6: All typical values are measured at $T_{A}=25^{\circ} \mathrm{C}$ with $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{2}=-22 \mathrm{~V}, \mathrm{~V}_{3}=+8 \mathrm{~V}$.
Note 7: Specification applies for all allowable values of $V_{2}$ and $V_{3}$.
Note 8: Measured from 1.5 V on input to $50 \%$ level on output.
Note 9: Measured from 1.5 V on input to logic " 0 " voltage, plus 1 V .

## theory of operation

The two input diodes perform the AND function on TTL or DTL input voltage levels. When at least one input voltage is a logical " 0 ", current from $V_{C C}$ (nominally 5.0 V ) passes through $R_{1}$ and out the input(s) which is at the low voltage. Other than small leakage currents, this current drawn from $\mathrm{V}_{\mathrm{cc}}$ through the $20 \mathrm{k} \Omega$ resistor is the only source of power dissipation in the logical " 1 " output state.

When both inputs are at logical " 1 " levels, current passes through $R_{1}$ and diverts to transistor $Q_{1}$, turning it on and thus pulling current through $\mathbf{R}_{2}$. Current is then supplied to the PNP transistor, $\mathrm{Q}_{2}$. The voltage losses caused by current through $\mathrm{Q}_{1}, \mathrm{D}_{3}$, and $Q_{2}$ necessitate that node $P$ reach a voltage sufficient to overcome these losses before current begins to flow. To achieve this voltage at node $P$, the inputs must be raised to a voltage level which is one diode potential lower than node $P$. Since these levels are exactly the same as those experienced with conventional TTL and DTL, the interfacing with these types of circuits is achieved.

Transistor $\mathrm{Q}_{2}$ provides "constant current switching" to the output due to the common base connection of $Q_{2}$. When at least one input is at the logical " 0 " level, no current is delivered to $Q_{2}$; so that its collector supplies essentially zero current to the output stage. But when both inputs are raised to a logical " 1 " level current is supplied to $Q_{2}$.

## selecting power supply voltage

The graph shows the boundary conditions which must be used for proper operation of the unit. The range of operation for power supply $V_{2}$ is shown on the X axis. It must be between -25 V and -8 V . The allowable range for power supply $\mathrm{V}_{3}$ is governed by supply $\mathrm{V}_{2}$. With a value chosen for $\mathrm{V}_{2}, \mathrm{~V}_{3}$ may be selected as any value along a vertical line passing through the $V_{2}$ value and terminated by the boundaries of the operating region. A voltage difference between power supplies of at least 5 V should be maintained for adequate signal swing.

Since this current is relatively constant, the collector of $Q_{2}$ acts as a constant current source for the output stage. Logic inversion is performed since logical " 1 " input voltages cause current to be supplied to $\mathrm{Q}_{2}$ and to $\mathrm{Q}_{3}$. And when $\mathrm{Q}_{3}$ turns on the output voltage drops to the logical " 0 " level.

The reason for the PNP current source, $\mathrm{Q}_{2}$, is so that the output stage can be driven from a high impedance. This allows voltage $V_{2}$ to be adjusted in accordance with the application. Negative voltages to -25 V can be applied to $\mathrm{V}_{2}$. Since the output will neither source nor sink large amounts of current, the output voltage range is almost exclusively dependent upon the values selected for $V_{2}$ and $V_{3}$.

Maximum leakage current through the output transistor $\mathrm{Q}_{3}$ is specified at $10 \mu \mathrm{~A}$ under worst-case voltage between $\mathrm{V}_{2}$ and $\mathrm{V}_{3}$. This will result in a logical " 1 " output voltage which is 0.2 V below $\mathrm{V}_{3}$. Likewise the clamping action of diodes $\mathrm{D}_{4}, \mathrm{D}_{5}$, and $D_{6}$, prevents the logical " 0 " output voltage from falling lower than 2 V above $\mathrm{V}_{2}$, thus establishing the output voltage swing at typically 2 volts less than the voltage separation between $\mathrm{V}_{2}$ and $\mathrm{V}_{3}$.

## switching time waveforms



NATIONAL
DS7810/DS8810 quad 2-input TTL-MOS interface gate DS7811/DS8811 quad 2-input TTL-MOS interface gate DS7812/DS8812 TTL-MOS hex inverter general description

These Series 54/74 compatible gates are high output voltage versions of the DM5401/DM7401 (SN5401/SN7401), DM5403/DM7403 (SN5403/SN7403), and DM5405/DM7405 (SN5405/SN7405). Their open-collector outputs may be "pulled-up" to +14 volts in the logical " 1 " state thus providing guaranteed interface between TTL and MOS logic levels.
schematic and connection diagrams


DS7810/DS8810, DS7811/DS8811


DS7812/DS8812

In addition the devices may be used in applications where it is desirable to drive low current relays or lamps that require up to 14 volts.

## absolute maximum ratings (Note 1)

## operating conditions

|  | MIN | MAX | UNITS |
| :--- | :--- | :--- | :---: |
| Supply Voltage (V $C$ C $)$ |  |  |  |
| DS78XX | 4.5 | 5.5 | V |
| DS88XX | 4.75 | 5.25 | V |
| Temperature (TA) |  |  |  |
| DS78XX | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DS88XX | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

## electrical characteristics (Notes 2 and 3 )

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CLAMP }}$ | Input Diode Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{1 \mathrm{~N}}=-12 \mathrm{~mA}$ |  |  |  | $-1.5$ | V |
| $\mathrm{V}_{1 \mathrm{H}}$ | Logical "1" Input Voltage | $V_{\text {cc }}=\operatorname{Min}$ |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logical "0' Input Voltage | $\mathrm{V}_{\mathrm{Cc}}=\operatorname{Min}$ |  |  |  | 0.8 | V |
| IOH | Logical "1" Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \\ & \mathrm{~V}_{\mathrm{OUT}}=10 \mathrm{~V} \end{aligned}$ | $V_{\text {IN }}=0.8 \mathrm{~V}$ |  |  | 250 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=0.0 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
| $\mathrm{IOL}^{\text {chen }}$ | Logical "0" Output Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{~V}_{\text {IN }}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=0.4 \mathrm{~V}$ |  | 16 |  |  | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Breakdown Voltage | $\mathrm{V}_{\text {CC }}=\mathrm{Min}, \mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=1 \mathrm{~mA}$ |  | 14 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical " 0 " Output Voltage | $\mathrm{V}_{\text {CC }}=\mathrm{Min}, \mathrm{V}_{\text {IN }}=2.0 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=16 \mathrm{~mA}$ |  |  |  | 0.4 | V |
| $I_{\text {IH }}$ | Logical "1" Input Current | $V_{C C}=M a x$ | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1 \mathrm{~N}}=5.5 \mathrm{~V}$ |  |  | 1 | mA |
| $\mathrm{I}_{1 /}$ | Logical " 0 ' Input Current | $V_{C C}=M a x, V_{i N}=0.4 V$ |  |  |  | -1.6 | mA |
| $I_{\text {CC(MAX }}$ | Logical " 0 " Supply Current (Each Gate) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}$ |  |  | 3.0 | 5.1 | mA |
| $I_{\text {ccimin) }}$ | Logical " 1 " Supply Current (Each Gate) | $V_{\text {CC }}=M a x, V_{\text {IN }}=0 \mathrm{~V}$ |  |  | 1.0 | 1.8 | mA |

## switching characteristics

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pdo}}$ | Propagation Delay Time to a Logical " 0 " | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{C}_{\text {OUT }}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \end{aligned}$ | 4 | 12 | 18 | ns |
| $t_{p d 1}$ | Propagation Delay Time to a Logical "1" | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{C}_{\mathrm{OUT}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \end{aligned}$ | 18 | 29 | 45 | nis |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS7810, DS7811 and DS7812 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS7810, DS7811 and DS7812.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

## typical applications


ac test circuit and switching time waveforms


## Level Translators/Buffers

NATIONAL

## DS78L12/DS88L12 TTL-MOS hex inverter/interface gate

## general description

The DS78L12/DS88L12 is a low power TTL to MOS hex inverter element. The outputs may be "pulled up" to +14 V in the logical " 1 " state, thus providing guaranteed interface between TTL and MOS logic levels. The gate may also be operated
with $\mathrm{V}_{\mathrm{CC}}$ levels up to +14 V without resistive pull-ups at the outputs and still providing a guaranteed logical " 1 " level of $\mathrm{V}_{\mathrm{CC}}-2.2 \mathrm{~V}$ with an output current of $-200 \mu \mathrm{~A}$.
schematic and connection diagrams


## typical applications

TTL Interface to MOS ROM

Without Resistive Pull-Up


Figure 1


## ac test circuits



Figure 2


Dual-In-Line and Flat Package


Order Number DS78L12J, DS88L12J
Order Number DS88L 12N
Order Number DS78L12W

TTL Interface to MOS ROM With Resistive Pull-Up

switching time waveforms


|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | 15 V | Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| Input Voltage | 5.5 V | DS78L12 | 4.5 | 5.5 | V |
| Output Voltage | 15 V | DS88L12 | 4.75 | 5.25 | V |
| Storage Temperature Range | , $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| Lead Temperature (Soldering, 10 sec ) | $300^{\circ} \mathrm{C}$ | DS78L12 | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |
|  |  | DS88L12 | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

## electrical characteristics (Notes 2 and 3 )

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IH }}$ | Logical "1" Input Voltage | $V_{C C}=14.0 \mathrm{~V}$ |  | 2.0 | 1.3 |  | V |
|  |  | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Min}$ |  | 2.0 | 1.3 |  | V |
| $V_{\text {IL }}$ | Logical ' 0 ' Input Voltage | $V_{C C}=14.0 \mathrm{~V}$ |  |  | 1.3 | 0.7 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$ |  |  | 1.3 | 0.7 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical " 1 " Output Voltage | $V_{\text {IN }}=0.7 \mathrm{~V}$ | $V_{C C}=14.0 \mathrm{~V}, \mathrm{l}_{\text {OUT }}=-200 \mu \mathrm{~A}$ | 11.8 | 12.0 |  | V |
|  |  |  | $\mathrm{V}_{\text {CC }}=\mathrm{Min}, \quad \mathrm{I}_{\text {OUT }}=200 \mu \mathrm{~A}$ | 14.5 | 15.0 |  | V |
|  |  | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=\mathrm{Min}, \mathrm{I}_{\text {OUT }}=-5.0 \mu \mathrm{~A}($ Note 6$)$ |  |  |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical "0' Output Voltage | $\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}=14.0 \mathrm{~V}, \mathrm{l}_{\text {OUT }}=12 \mathrm{~mA}$ |  | 0.5 | 1.0 | V |
|  |  |  | $\mathrm{V}_{\text {CC }}=\mathrm{Min}, \mathrm{l}_{\text {OUT }}=3.6 \mathrm{~mA}$ |  | 0.2 | 0.4 | V |
| $I_{1 H}$ | Logical "1" Input Current | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ | $V_{c c}=14.0 \mathrm{~V}$ |  | <1 | 20 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}$ |  | $<1$ | 10 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}=14.0 \mathrm{~V}$ |  | $<1$ | 100 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$ |  | $<1$ | 100 | $\mu \mathrm{A}$ |
| $I_{1 L}$ | Logical "0' Input Current | $V_{1 N}=0.4 \mathrm{~V}$ | $\mathrm{V}_{C C}=14.0 \mathrm{~V}$ |  | -320 | $-500$ | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{Cc}}=\mathrm{Max}$ |  | -100 | -180 | $\mu \mathrm{A}$ |
| $I_{\text {sc }}$ | Output Short Circuit Current | $\begin{aligned} & V_{\text {OUT }}=0 \mathrm{~V} \\ & (\text { Note } 4) \end{aligned}$ | $V_{C C}=14.0 \mathrm{~V}$ | -10 | -25 | -50 | mA |
|  |  |  | $\mathrm{V}_{\text {CC }}=\mathrm{Max}$ | $-3$ | -8 | -15 | mA |
| $\mathrm{I}_{\mathrm{CCH}}$ | Supply Current - Logical "1" <br> (Each Inverter) | $V_{\text {IN }}=0 \mathrm{~V}$ | $V_{C C}=14.0 \mathrm{~V}$ |  | 0.32 | 0.50 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}$ |  | 0.11 | 0.16 | mA |
| $\mathrm{I}_{\mathrm{CCL}}$ | Supply Current - Logical " 0 " <br> (Each Inverter) | $V_{I N}=5.25 \mathrm{~V}$ | $V_{C C}=14.0 \mathrm{~V}$ |  | 1.0 | 1.5 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}$ |  | 0.3 | 0.5 | mA |

## switching characteristics

|  | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pdO}}$ | Propagation Delay to a Logical " 0 " from Input to Output | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V}$ | (Figure 2) |  | 27 | 45 | ns |
|  |  |  | $\mathrm{V}_{\mathrm{cc}}=14.0 \mathrm{~V}$ | (Figure 1) |  | 11 | 20 | ns |
| $t_{\text {pd1 }}$ | Propagation Delay to a Logical " 1 " from Input to Output | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V}$ | (Figure 2), (Note 5) |  | 79 | 100 | ns |
|  |  |  | $V_{c c}=14.0 \mathrm{~V}$ | (Figure 1) |  | 34 | 55 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS78L 12 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS88L12.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.
Note 5: $\mathrm{t}_{\mathrm{pd} 1}$ for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ is dependent upon the resistance and capacitance used.
Note 6: $\mathrm{V}_{\mathrm{OL}}=\mathrm{V}_{\mathrm{CC}}-1.1 \mathrm{~V}$ for the DS88L12 and $\mathrm{V}_{\mathrm{CC}}-1.4 \mathrm{~V}$ for the DS78L12.

## Level Translators/Buffers

NATIONAL

DS7819/DS8819 quad 2-input TTL-MOS AND gate

## general description

The DS7819/DS8819 is the high output voltage version of the SN5409. Its open-collector outputs may be "pulled-up" to 14 V in the logical " 1 "
state thus providing guaranteed interface between TTL and MOS logic levels.
schematic and connection diagrams


Dual-In-Line and Flat Package


Order Number DS7819J or DS8819J
Order Number DS8819N
Order Number DS7819W

|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | 7.0 V | Supply Voitage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| Input Voltage | 5.5 V | DS7819 | 4.5 | 5.5 | V |
| Output Voltage | 5.5 V | DS8819 | 4.75 | 5.25 | V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C} \text { to } 150^{\circ} \mathrm{C}$ | Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| Lead Temperature (Soldering, 10 sec ) | $300^{\circ} \mathrm{C}$ | DS7819 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
|  |  | DS8819 | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics (Notes 2 and 3 )

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | Logical " 1 " Input Voltage | $V_{C C}=M i n$ |  | 2.0 |  |  | V |
| $V_{\text {IL }}$ | Logical " 0 " Input Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$ |  |  |  | 0.8 | V |
| $\mathrm{IOH}^{\text {I }}$ | Logical "1" Output Current | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Min}$ | $\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=10 \mathrm{~V}$ |  | , | 40.0 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=14 \mathrm{~V}$ |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical "0" Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=16 \mathrm{~mA}$ |  |  |  | 0.4 | v |
| $\mathrm{I}_{\mathrm{IH}}$ | Logical "1" Input Current | $\mathrm{V}_{C C}=\mathrm{Max}$ | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  | 40.0 | $\mu \mathrm{A}$ |
|  |  |  | $V_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $I_{\text {IL }}$ | Logical " 0 " Input Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  | -1.6 | mA |
| $\mathrm{I}_{\mathrm{CCH}}$ | Logical "1" Supply Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=5 \mathrm{~V}$ |  |  | 11.0 | 21.0 | mA |
| $\mathrm{I}_{\text {ccL }}$ | Logical " 0 " Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |  |  | 20.0 | 33.0 | mA |
| $\mathrm{V}_{\mathrm{CL}}$ | Input Clamp Voltage | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\text {IN }}=-12 \mathrm{~mA}$ |  |  |  | -1.5 | V |

## switching characteristics

| PARAMETER |  | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pdO}}$ | Propagation Delay to a Logical " 0 " | $V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 16.0 | 24.0 | ns |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Propagation Delay to a Logical " 1 " | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 16.0 | 32.0 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS7819 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8819.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
ac test circuit and switching time waveforms


NATIONAL
DS1488 quad line driver

## general description

The DS1488 is a quad line driver which converts standard DTL/TTL input logic levels through one stage of inversion to output levels which meet EIA Standard No. RS-232C and CCITT Recommendation V. 24.

## Line Drivers/Receivers

schematic and connection diagrams


Dual-In-Line Package

top view

Order Number DS1488J

## typical applications

RS232C Data Transmission


## absolute maximum ratings

Supply Voltage
$\mathrm{V}^{+}$
$\mathrm{V}^{-}$
$+15 \mathrm{~V}$
$-15 \mathrm{~V}$
Input Voltage ( $\mathrm{V}_{\text {IN }}$ )
Output Voltage
Operating Temperature Range
Storage Temperature Range
Lead Temperature (Soldering, 10 sec )
$-15 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 7.0 \mathrm{~V}$
$\pm 15 \mathrm{~V}$
$0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$300^{\circ} \mathrm{C}$
electrical characteristics (Notes 2,3 and 4)

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1 / 2$ | Logical " 0 " Input Current | $\mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V}$ |  |  | -1.0 | -1.3 | mA |
| $\mathrm{I}_{\mathrm{IH}}$ | Logical " 1 " Input Current | $\mathrm{V}_{\text {IN }}=+5.0 \mathrm{~V}$ |  |  | 0.005 | 10.0 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=3.0 \mathrm{k} \Omega, \\ & \mathrm{~V}_{\mathrm{IN}}=0.8 \mathrm{~V} \end{aligned}$ | $\mathrm{V}^{+}=9.0 \mathrm{~V}, \mathrm{~V}^{-}=-9.0 \mathrm{~V}$ | 6.0 | 7.0 |  | V |
|  |  |  | $\mathrm{V}^{+}=13.2 \mathrm{~V}, \mathrm{~V}^{-}=-13.2 \mathrm{~V}$ | 9.0 | 10.5 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low Level Output Voltage | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=3.0 \mathrm{k} \Omega, \\ & \mathrm{~V}_{\mathrm{IN}}=1.9 \mathrm{~V} \end{aligned}$ | $\mathrm{V}^{+}=9.0 \mathrm{~V}, \mathrm{~V}^{-}=-9.0 \mathrm{~V}$ | -6.0 | -6.8 |  | V |
|  |  |  | $\mathrm{V}^{+}=13.2 \mathrm{~V}, \mathrm{~V}^{-}=-13.2 \mathrm{~V}$ | -9.0 | -10.5 |  | V |
| $\mathrm{los}^{+}$ | High Level Output Short-Circuit Current | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.8 \mathrm{~V}$ |  | $-6.0$ | -10.0 | -12.0 | mA |
| $\mathrm{los}^{-}$ | Low Level Output Short-Circuit Current | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=1.9 \mathrm{~V}$ |  | 6.0 | 10.0 | 12.0 | mA |
| $\mathrm{R}_{\text {OUT }}$ | Output Resistance | $\mathrm{V}^{+}=\mathrm{V}^{-}=0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 2 \mathrm{~V}$ |  | 300 |  |  | $\Omega$ |
| $\mathrm{ICc}^{+}$ | Positive Supply Current (Output Open) | $\mathrm{V}_{\text {IN }}=1.9 \mathrm{~V}$ | $\mathrm{V}^{+}=9.0 \mathrm{~V}, \mathrm{~V}^{-}=-9.0 \mathrm{~V}$ |  | 15.0 | 20.0 | mA |
|  |  |  | $\mathrm{V}^{+}=12 \mathrm{~V}, \mathrm{~V}^{-}=-12 \mathrm{~V}$ |  | 19.0 | 25.0 | mA |
|  |  |  | $\mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{~V}^{-}=-15 \mathrm{~V}$ |  | 25.0 | 34.0 | mA |
|  |  | $\mathrm{V}_{\mathrm{iN}}=0.8 \mathrm{~V}$ | $\mathrm{V}^{+}=9.0 \mathrm{~V}, \mathrm{~V}^{-}=-9.0 \mathrm{~V}$ |  | 4.5 | 6.0 | mA |
|  |  |  | $\mathrm{V}^{+}=12 \mathrm{~V}, \mathrm{~V}^{-}=-12 \mathrm{~V}$ |  | 5.5 | 7.0 | mA |
|  |  |  | $\mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{~V}^{-}=-15 \mathrm{~V}$ |  | 8.0 | 12.0 | mA |
| ${ }^{\text {cc }}{ }^{-}$ | Negative Supply Current (Output Open) | $\mathrm{V}_{\text {IN }}=1.9 \mathrm{~V}$ | $\mathrm{V}^{+}=9.0 \mathrm{~V}, \mathrm{~V}^{-}=-9.0 \mathrm{~V}$ |  | -13.0 | -17.0 | mA |
|  |  |  | $\mathrm{V}^{+}=12 \mathrm{~V}, \mathrm{~V}^{-}=-12 \mathrm{~V}$ |  | -18.0 | -23.0 | mA |
|  |  |  | $\mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{~V}^{-}=-15 \mathrm{~V}$ |  | -25.0 | -34.0 | mA |
|  |  | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}$ | $\mathrm{V}^{+}=9.0 \mathrm{~V}, \mathrm{~V}^{-}=-9.0 \mathrm{~V}$ |  | -0.001 | -1.0 | mA |
|  |  |  | $\mathrm{V}^{+}=12 \mathrm{~V}, \mathrm{~V}^{-}=-12 \mathrm{~V}$ |  | -0.001 | -1.0 | mA |
|  |  |  | $\mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{~V}^{-}=-15 \mathrm{~V}$ |  | -0.01 | -2.5 | mA |
| $\mathrm{P}_{\mathrm{d}}$ | Power Dissipation | $\mathrm{V}^{+}=9.0 \mathrm{~V}, \mathrm{~V}^{-}=-9.0 \mathrm{~V}$ |  |  | 252 | 333 | mW |
|  |  | $\mathrm{V}^{+}=12 \mathrm{~V}, \mathrm{~V}^{-}=-12 \mathrm{~V}$ |  |  | 444 | 576 | mW |

## switching characteristics

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {pd } 1}$ | Propagation Delay to a Logical " 1 "' | $\mathrm{R}_{\mathrm{L}}=3.0 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 230 | 350 | ns |
| $\mathrm{t}_{\text {pdo }}$ | Propagation Delay to a Logical " 0 " | $R_{L}=3.0 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 70 | 175 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Rise Time | $\mathrm{R}_{\mathrm{L}}=3.0 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 75 | 100 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Fall Time | $\mathrm{R}_{\mathrm{L}}=3.0 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 40 | 75 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ temperature range for the DS1488.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or $\min$ on absolute value basis.

## applications

By connecting a capacitor to each driver output the slew rate can be controlled utilizing the output current limiting characteristics of the DS1488.
For a set slew rate the appropriate capacitor value may be calculated using the following relationship

$$
C=I_{\mathrm{sc}}(\Delta T / \Delta V)
$$

where C is the required capacitor, $\mathrm{I}_{\mathrm{SC}}$ is the short circuit current value, and $\Delta \mathrm{V} / \Delta \mathrm{T}$ is the slew rate.

RS232C specifies that the output slew rate must not exceed 30 V per microsecond. Using the worst case output short circuit current of 12 mA in the above equation, calculations result in a required capacitor of 400 pF connected to each output.

## typical applications (con't)

DTL/TTL-to-HTL Translator


## typical performance characteristics

Output Voltage and Current-Limiting Characteristics


## Line Drivers/Receivers

DS1489/DS1489A quad line receiver
general description

The DS1489/DS1489A are quad line receivers designed to interface data terminal equipment with data communications equipment. They are constructed on a single monolithic silicon chip. These devices satisfy the specifications of EIA standard No. RS232C. The DS1489/DS1489A meet and exceed the specifications of MC1489/ MC1489A and are pin-for-pin replacements. The DS1489/DS1489A are available in 14-lead ceramic dual-in-line package.

## features

- Four totally separate receivers per package
- Programmable threshold
- Built-in input threshold hysteresis
- "Fail safe" operating mode
- Inputs withstand $\pm 30 \mathrm{~V}$
schematic and connection diagrams


DS1489: $\quad R_{F}=10 \mathrm{~K}$
DS1489A: $R_{F}=2 \mathrm{~K}$
ac test circuit and voltage waveforms


## typical applications


*Optional for noise filtering.

## absolute maximum ratings (Note 1)

The following apply for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified.
Power Supply Voltage 10 V
Input Voltage Range $\pm 30 \mathrm{~V}$
Output Load Current
Power Dissipation (Note 2) 20 mA

1W
Operating Temperature Range
$0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
Storage Temperature Range
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
electrical characteristics (Notes 2,3 and 4)
DS1489/DS1489A: The following apply for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 1 \%, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+75^{\circ} \mathrm{C}$ unless otherwise specified.

|  | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{T H}$ | Input High Threshold Voltage | $\begin{aligned} & T_{A}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\text {OUT }} \leq 0.45 \mathrm{~V}, \\ & \mathrm{I}_{\text {OUT }}=10 \mathrm{~mA} \end{aligned}$ |  | DS1489 | 1.0 |  | 1.5 | V |
|  |  |  |  | DS1489A | 1.75 |  | 2.25 | V |
| $\mathrm{V}_{\text {TL }}$ | Input Low Threshold Voltage | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {OUT }} \geq 2.5 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-0.5 \mathrm{~mA}$ |  |  | 0.75 |  | 1.25 | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $V_{I N}=+25 \mathrm{~V}$ |  |  | +3.6 | +5.6 | +8.3 | mA |
|  |  | $V_{\text {IN }}=-25 \mathrm{~V}$ |  |  | -3.6 | -5.6 | -8.3 | mA |
|  |  | $\mathrm{V}_{\text {IN }}=+3 \mathrm{~V}$ |  |  | +0.43 | +0.53 |  | mA |
|  |  | $\mathrm{V}_{\text {IN }}=-3 \mathrm{~V}$ |  |  | -0.43 | -0.53 |  | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\text {OUT }}=-0.5 \mathrm{~mA}$ | $\mathrm{V}_{\text {IN }}=0.75 \mathrm{~V}$ |  | 2.6 | 3.8 | 5.0 | V |
|  |  |  | Input = Open |  | 2.6 | 3.8 | 5.0 | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $V_{I N}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}$ |  |  |  | 0.33 | 0.45 | V |
| $I_{\text {sc }}$ | Output Short Circuit Current | $V_{\text {IN }}=0.75 \mathrm{~V}$ |  |  |  | 3.0 |  | mA |
| $\mathrm{I}_{\mathrm{cc}}$ | Supply Current | $V_{\text {IN }}=5.0 \mathrm{~V}$ |  |  |  | 14 | 26 | mA |
| $\mathrm{P}_{\mathrm{d}}$ | Power Dissipation | $V_{\text {IN }}=5.0 \mathrm{~V}$ |  |  |  | 70 | 130 | mW |

## switching characteristics

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{t}_{\text {pd1 }}$ | Input to Output "High" <br> Propagation Delay | $\mathrm{R}_{\mathrm{L}}=3.9 \mathrm{k}$, (Figure 1) (ac Test Circuit) |  | 28 | 85 | ns |
| $\mathrm{t}_{\mathrm{pdO}}$ | Input to Output "Low"' <br> Propagation Delay | $\mathrm{R}_{\mathrm{L}}=390 \Omega$, (Figure 1) (ac Test Circuit) |  | 20 | 50 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Output Rise Time | $\mathrm{R}_{\mathrm{L}}=3.9 \mathrm{k}$, (Figure 1) (ac Test Circuit) |  | 110 | 175 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Output Fall Time | $\mathrm{R}_{\mathrm{L}}=390 \Omega$, (Figure 1) (ac Test Circuit) |  | 9 | 20 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2. Unless otherwise specified $\min / \mathrm{max}$ limits apply across the $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ temperature range for the DS1489 and DS1489A.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: These specifications apply for response control pin = open.

## Line Drivers/Receivers <br> Advance Information*

NATONAL

## DS1688/DS3688 quad TRI-STATE ${ }^{\circledR}$ differential line driver <br> general description

The DS1688/DS3688 are high-performance quad differantial line drivers, optimized for digital data transmission over balanced lines. The outputs are compatible with EIA Standards RS-422. The circuit uses Schottkyclamped transistor logic for minimum propagation delay and the inputs are fully compatible with 54LS/74LS series low power logic.

The DS1688/DS3688 provide a strobe and TRI-STATE control common to all four drivers. The DS1688 is
specified over $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and the DS3688 is specified over $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range.

## features

- Compatible with RS-422
- Single $5 \mathrm{~V} \pm 10 \%$ supply
- Series 54LS/74LS compatible
- Dual version of DS8830
connection diagram and truth table


| STROBE | DISABLE | INPUT | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | $A$ | $B$ |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 0 | 0 | $X$ | 0 | 1 |
| $X$ | 1 | $X$ | $H i-Z$ | $H i-Z$ |

$x=$ Don't Care

## test circuits



Test Termination Measurement

|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voitage | 7 V | Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) | 4.5 | 5.5 | V |
| Input Voltage | 20 V | Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| Output Sink Current | 100 mA |  |  |  |  |
| Power Dissipation | 600 mW | DS3688 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | DS3688 | 0 | +70 | C |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |  |  |  |  |

electrical characteristics (Notes 2 and 3)

| PARAMETER |  | CONDITIONS |  | $\begin{gathered} \hline \text { MIN } \\ \hline 2 \\ \hline \end{gathered}$ |  | MAX | $\frac{\text { UNITS }}{\mathrm{V}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN(1) }}$ | Logical " 1 " Input Voltage | $\mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V}$ |  |  |  |  |  |
| $\mathrm{V}_{\text {IN }(0)}$ | Logical " 0 " Input Voltage | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$ |  |  |  | 0.8 | V |
| $I_{\text {IN(1) }}$ | Logical "1" Input Current - | $V_{\text {IN }}=20 \mathrm{~V}$ |  |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IN(0) }}$ | Logical " 0 " Input Current | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$ | $V_{\text {IN }}=0 \mathrm{~V}$ |  |  | -0.36 | mA |
| $V_{\text {CLAMP }}$ | Input Clamp Voltage | $\mathrm{I}_{\text {IN }}=-12 \mathrm{~m}$ |  |  |  | 1.5 | V |
| $V_{O A}, V_{O B}$ | Logical "1" Output Voltage | $V_{c c}=5.5$ <br> Circuit | V, Output Open |  |  | 5.5 | V |
| $\overline{\mathrm{V}}_{\text {OA }}, \overline{\mathrm{V}}_{\text {OB }}$ | Logical "0" Output Voltage | $\mathrm{V}_{\mathrm{cc}}=4.5$ | , $450 \Omega$ to $\mathrm{V}_{\mathrm{cc}}$ |  |  | 1 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Open Circuit Differential Voltage | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$ |  |  |  | 5.5 | V |
| $V_{T}$ | Output Terminated Differential Voltage | $V_{c c}=4.5 \backslash$ <br> Terminated | $100 \Omega$ | 2 |  |  | V |
| $\Delta V_{T}$ | Difference in Differential Voltage | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$ |  |  |  | 0.4 | V |
| $\mathrm{V}_{\text {os }}$ | Driver Offset Voltage | Terminated | $100 \Omega$ |  |  | 3 | V |
| $\Delta \mathrm{V}_{\text {os }}$ | Difference in Offset Voltage | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$ | V, $100 \Omega$ |  |  | 0.4 | $\checkmark$ |
| $I_{S A}, I_{S B}$ | Output Short Circuit Current | $V_{c c}=5.5 \mathrm{~V}$ | V , (Note 4) |  |  | -150 | mA |
| $I_{X A}, I_{\text {XB }}$ | Output Power "OFF" Current | $\mathrm{V}_{\mathrm{cc}}=0 \mathrm{~V}$ | $\mathrm{V}_{\text {OUT }}=-0.25 \mathrm{~V}$ |  |  | -100 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {OUT }}=6 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{cc}}$ | Supply Current | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$ |  |  | 13 |  | mA |
| $\mathrm{t}_{\mathrm{pd} 1}, \mathrm{t}_{\mathrm{pd} 0}$ | Propagation Delay Differential | Terminated $100 \Omega, 25^{\circ} \mathrm{C}$ |  |  | 20 |  | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS 1688 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3688. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or $\min$ on absolute value basis.
Note 4: Only one output at a time should be shorted
Note 5: Refer to EIA-RS-422 for exact conditions.

## typical application



Muitiple drivers and receivers may be bussed an common transmission line.

## Line Drivers/Receivers <br> Advance Information*

## DS1689/DS3689, DS1690/DS3690 quad differential line receivers

## general description

The DS1689/DS3689 and DS1690/DS3690 are highperformance quad differential line receivers, optimized for digital data transmission over balanced and unbalanced lines. The inputs are compatible with EIA and Federal standards, and the Schottky-clamped outputs are fully compatible with 54LS/74LS series low power logic.

The DS1689/DS3689 provide a TTL strobe input for each pair of receivers, in a 16 -lead package, while the DS1690/DS3690 include a separate strobe for each of the four receivers in an 18-lead package. The DS1689 and DS1690 are specified over a $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operating temperature range, the DS3689 and DS3690 over a $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range.

## features

- Full compatibility with EIA standards RS-232-C, RS-422 and RS-423, and Federal standards 1020 and 1030
- Input voltage range of $\pm 15 \mathrm{~V}$ (differential or commonmode)
- 5 k input impedance
- 50 mV input hysteresis
- 200 mV input threshold
- Four receivers in single 16 -lead or 18-lead package
- Single $5 \mathrm{~V}, \pm 10 \%$ supply


## connection diagrams

## Dual-In-Line Package



Dual-In-Line Package


Order Number DS1690J, DS3690J
or DS3690N

# absolute maximum ratings (Note 1) 

## operating conditions

|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | 8.0 V | Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) | 4.5 | 5.5 | V |
| Common-Mode Voltage | $\pm 25 \mathrm{~V}$ | Temperature ( $\mathrm{TA}^{\text {) }}$ |  |  |  |
| Differential Input Voltage | $\pm 25 \mathrm{~V}$ | DS1689, DS1690 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Strobe Voltage | 8.0 V | DS3689, DS3690 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Output Sink Current | 50 mA |  | -15 | +15 | V |
| Power Dissipation | 600 mW | Common-Mode Voitage (V) CM | -15 | +15 | $\checkmark$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Voltage Differential (V) ${ }_{\text {DIFF }}$ ) |  | $\leq 6$ | V |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |  |  |  |  |

electrical characteristics (Notes 2 and 3)

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{T H}$ | Differential Threshold Voltage | $-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}}<+10 \mathrm{~V}$ | $\mathrm{I}_{\text {OUT }}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\text {OUT }} \geq 2.5 \mathrm{~V}$ |  | 0.06 | 0.2 | V |
|  |  |  | $\mathrm{I}_{\text {OUT }}=4 \mathrm{~mA}, \quad \mathrm{~V}_{\text {OUT }} \leq 0.4 \mathrm{~V}$ |  | -0.08 | -0.2 | V |
|  |  | $-15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+15 \mathrm{~V}$ | $\mathrm{I}_{\text {OUT }}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\text {OUT }} \geq 2.5 \mathrm{~V}$ |  | 0.06 | 0.3 | V |
|  |  |  | $\mathrm{I}_{\text {OUT }}=4 \mathrm{~mA}, \quad V_{\text {OUT }} \leq 0.4 \mathrm{~V}$ |  | -0.08 | -0.3 | V |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance | $-15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+15 \mathrm{~V}$ |  |  | 5 |  | $k \Omega$ |
| $I_{\text {IN(D) }}$ | Data Input Current (Unterminated) | $\mathrm{V}_{\mathrm{CM}}=15 \mathrm{~V}$ |  |  | 3.0 | 4.2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ |  |  | 0 | -0.5 | mA |
|  |  | $\mathrm{V}_{C M}=-15 \mathrm{~V}$ |  |  | -3.0 | -4.2 | mA |
|  | Input Balance | (Note 6)$-7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+7 \mathrm{~V}$ | $\mathrm{I}_{\text {OUT }}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\text {DIFF }}=0.4 \mathrm{~V}$ | 2.5 |  |  | V |
|  |  |  | $\mathrm{I}_{\text {OUT }}=4 \mathrm{~mA}, \quad \mathrm{~V}_{\text {DIFF }}=-0.4 \mathrm{~V}$ |  |  | 0.4 | V |
| $\mathrm{I}_{\mathrm{cc}}$ | Power Supply Current | $\mathrm{V}_{\text {DIFF }}=-0.5 \mathrm{~V}$, (Note 5) |  |  | 4.5 |  | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical " 1 " Output Voltage | $\mathrm{I}_{\text {OUT }}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\text {DIFF }}=1 \mathrm{~V}$ |  | 2.5 | 3.5 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Logical "0' Output Voitage | $\mathrm{I}_{\text {OUT }}=4 \mathrm{~mA}, \mathrm{~V}_{\text {DIFF }}=-1 \mathrm{~V}$ |  | 0 | 0.25 | 0.4 | V |
| $V_{\text {IN(1) }}$ | Logical "1" Strobe Input Voltage | $\mathrm{I}_{\text {OUT }}=4 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }} \leq 0.4 \mathrm{~V}, \mathrm{~V}_{\text {DIFF }}=-3 \mathrm{~V}$ |  | 2.0 |  |  | V |
| $V_{\text {IN }(0)}$ | Logical "0" Strobe Input Voltage | $\mathrm{I}_{\text {OUT }}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\text {OUT }} \geq 2.5 \mathrm{~V}, \mathrm{~V}_{\text {DIFF }}=-3 \mathrm{~V}$ |  |  |  | 0.8 | $\checkmark$ |
| $\mathrm{I}_{\text {IN(1) }}$ | Logical "1" Strobe Input Current | $\mathrm{V}_{\text {STROBE }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {DIFF }}=3 \mathrm{~V}$ |  |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IN(0) }}$ | Logical " 0 " Strobe Input Current | $V_{\text {STROBE }}=0 \mathrm{~V}, V_{\text {DIFF }}=-3 \mathrm{~V}$ |  |  |  | -0.36 | mA |
| Ios | Output Short Circuit Current | $\mathrm{I}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~V}_{\text {STROBE }}=0 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=5.5 \mathrm{~V}$, (Note 4) |  |  | -40 |  | mA |
| $\mathrm{t}_{\text {pdo( }}$ ( ) | Differential Input to "0" Output | $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 30 |  | ns. |
| $\mathrm{t}_{\mathrm{pd1} \text { (D) }}$ | Differential Input to " 1 " Output |  |  |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{pdO}(\mathrm{S})}$ | Strobe Input to " 0 " Output |  |  |  | 11 |  | ns |
| $\mathrm{t}_{\mathrm{pd} 1(\mathrm{~S})}$ | Strobe Input to "1" Output |  |  |  | 10 |  | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS1689 and DS 1690 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3689 and DS3690. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.
Note 5: The specifications given are for one receiver only. Therefore, the total package dissipation and supply currents will be four times the values given when all receivers are operated under identical conditions.
Note 6: Refer to EIA-RS-422 for exact conditions.

## DS3650, DS3652 quad TTL compatible line receivers general description

The DS3650 and DS3652 are TTL compatible quad high speed circuits intended primarily for line receiver applications. Switching speeds have been enhanced over conventional line receivers by the use of Schottky technology, and TRI-STATE ${ }^{\circledR}$ strobing is incorporated offering a high impedance output state for bused organizations.

The DS3650 has active pull-up outputs and offers a TRI-STATE strobe, while the DS3652 offers open collector outputs providing implied "AND" operation.

The DS3652 can be used for address decoding as illustrated below. All outputs of the DS3652 are tied together through a common resistor to 5 V . In this
configuration the DS3652 provides the "AND" function. All addresses have to be true before the output will go high. This scheme eliminates the need for an "AND" gate and enhances speed throughput for address decoding.

## features

- High speed 8 ns (typ)
- TTL compatible
- Input sensitivity
$\pm 25 \mathrm{mV}$
- TRI-STATE outputs for high speed buses
- Standard supply voltages $\pm 5 \mathrm{~V}$
- Pin and function compatible with MC3450 and MC3452


## connection diagram



Order Number DS3650J, DS3650N, DS3652J or DS3652N

## typical applications



## truth table

| INPUT | STROBE | OUTPUT |  |
| :---: | :---: | :---: | :---: |
|  |  | DS3650 | DS3652 |
| $V_{I D} \geq+25 \mathrm{mV}$ | L | $H$ | Open |
| $-25 \mathrm{mV} \leq V_{I D} \leq+25 \mathrm{mV}$ | H | Open | Open |
|  | L | X | X |
| $V_{I D} \leq-25 \mathrm{mV}$ | L | Open | Open |
|  | $H$ | L | L |
|  |  | Open | Open |

$L=$ Low Logic State
$H=$ High Logic State
Open = TRI-STATE
$X=$ Indeterminate State


Wired "OR" Data Selecting Using TRI-STATE Logic

## absolute maximum ratings

(Note 1)

| Power Supply Voltages |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {CC }}$ | $\pm 7.0 \mathrm{~V}_{\text {DC }}$ | Power Supply Voltages |  |  |  |
| $V_{\text {EE }}$ | $\pm 7.0 \mathrm{~V} \mathrm{DC}$ | $V_{\text {CC }}$ | +4.75 | +5.25 | $V_{D C}$ |
| Differential-Mode Input Signal Voltage |  | $V_{\text {EE }}$ | -4.75 | -5.25 | $V_{D C}$ |
| Range, VIDR | $\pm 6.0 \mathrm{~V}_{\mathrm{DC}}$ | Output Load Current, IOL |  | 16 | mA |
| Common-Mode Input Voltage Range, $\mathrm{V}_{\text {ICR }}$ | $\pm 5.0 \mathrm{~V}_{\text {DC }}$ | Differential-Mode Input |  |  |  |
| Strobe Input Voltage, $\mathrm{V}_{1}(\mathrm{~S})$ | 5.5 V DC | Voltage Range, VIDR | -5.0 | +5.0 | $V_{D C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Common-Mode Input |  |  |  |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ | Voltage Range, $V_{\text {ICR }}$ Input Voltage Range lany | -3.0 | +3.0 | $V_{\text {DC }}$ |
|  |  | input to GND), VIR | -5.0 | +3.0 | $V_{D C}$ |
| electrical characteristics |  | Operating Temperature Range, $\mathrm{TA}_{\mathrm{A}}$ | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

$\left(\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}_{\mathrm{DC}}, \mathrm{V}_{\mathrm{EE}}=-5.0 \mathrm{~V}_{\mathrm{DC}}, \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ unless otherwise noted) (Notes 2 and 3)

|  | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {IH (1) }}$ | High Level Input Current to Receiver Input | (Figure 5) |  |  |  |  | 75 | $\mu \mathrm{A}$ |
| IIL(1) | Low Level Input Current to Receiver Input | (Figure 6) |  |  |  |  | -10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}(\mathrm{S})}$ | High Level Input Current to | (Figure 3) | $\mathrm{V}_{1 \mathrm{H}(\mathrm{S})}=2.4 \mathrm{~V}$ |  |  |  | 40 | $\mu \mathrm{A}$ |
|  | Strobe Input |  | $\mathrm{V}_{(\mathrm{H}(\mathrm{S})}=5.25 \mathrm{~V}$ |  |  |  | 1 | mA |
| IIL(S) | Low Level Input Current to Strobe Input |  | $\mathrm{V}_{1 \mathrm{H}(\mathrm{S})}=0.4 \mathrm{~V}$ |  |  |  | -1.6 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | (Figure 1) |  | DS3650 | 2.4 |  |  | $V_{D C}$ |
| Icex | High Level Output Leakage Current |  |  | DS3652 |  |  | 250 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | (Figure 1) |  |  |  |  | 0.4 | $V_{D C}$ |
| los | Short-Circuit Output Current (Note 4) | (Figure 4) |  | DS3650 | -18 |  | -70 | mA |
| loff | Output Disable Leakage Current | (Figure 7) |  | DS3650 |  |  | 40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CCH}}$ | High Logic Level Supply Current from $V_{c c}$ | (Figure 2) |  |  |  | 45 | 60 | mA |
| $I_{\text {EEH }}$ | High Logic Level Supply Current from $V_{E E}$ |  |  |  |  | -17 | -30 | mA |

switching characteristics $\left(V_{C C}=+5.0 V_{D C}, V_{E E}=-5.0 V_{D C}, T_{A}=+25^{\circ} C\right.$ unless otherwise noted. $)$

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PHL }}(\mathrm{D})$ | High-to-Low Logic Level Propagation | (Figure 8) | DS3650 |  | 9 |  | ns |
| $t_{\text {PLH (D) }}$ | Delay Time (Differential Inputs) |  | DS3652 |  | 10 |  | ns |
|  | Low-to-High Logic Level Propagation |  | DS3650 |  | 9 |  | ns |
|  | Delay Time (Differential Inputs) |  | DS3652 |  | 10 |  | ns |
| $\mathrm{tPOH}^{\text {(S) }}$ | TRI-STATE to High Logic Level Propagation Delay Time (Strobe) | (Figure 9) | DS3650 |  | 8 |  | ns |
| $\mathrm{t}_{\text {PHO }}(\mathrm{s})$ | High Logic Level to TRI-STATE <br> Propagation Delay Time (Strobe) |  | DS3650 |  | 8 |  | ns |
| $t_{\text {POL (S) }}$ | TRI-STATE to Low Logic Level Propagation Delay Time (Strobe) |  | DS3650 |  | 10 |  | ns |
| $t_{\text {PLO }}(\mathrm{S})$ | Low Logic Level to TRI-STATE Propagation Delay Time (Strobe) |  | DS3650 |  | 10 |  | ns |
| $t_{\text {PHL (S) }}$ | High-to-Low Logic Level Propagation | (Figure 10) | DS3650 |  | 7 |  | ns |
|  | Delay Time (Strobe) |  | DS3652 |  | 8 |  | ns |
| $t_{\text {PLH (s) }}$ | Low-to-High Logic Level Propagation |  | DS3650 |  | 7 |  | ns |
|  | Delay Time (Strobe) |  | DS3652 |  | 8 |  | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3650 and DS3652. All typical values are for $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{EE}}=-5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.

## ac test circuits and switching time waveforms



|  | V1 |  | V2 |  | V3 |  | V4 |  | $\mathrm{I}_{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DS3650 | DS3652 | DS3650 | DS3652 | DS3650 | DS3652 | DS3650 | DS3652 |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & +2.975 \mathrm{~V} \\ & -3.0 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & \hline+3.0 \mathrm{~V} \\ & -2.975 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} +3.0 \mathrm{~V} \\ \text { GND } \end{gathered}$ |  | $\begin{gathered} \hline \text { GND } \\ -3.0 \mathrm{~V} \end{gathered}$ |  | $\begin{aligned} & +0.4 \mathrm{~mA} \\ & +0.4 \mathrm{~mA} \end{aligned}$ |
| ICEX |  | $\begin{aligned} & +2.975 \mathrm{~V} \\ & -3.0 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & \hline+3.0 \mathrm{~V} \\ & -2.975 \mathrm{~V} \end{aligned}$ | I | $\begin{gathered} +3.0 \mathrm{~V} \\ \text { GND } \end{gathered}$ |  | $\begin{array}{r} \text { GND } \\ -3.0 \mathrm{~V} \end{array}$ |  |
| $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & \hline+3.0 \mathrm{~V} \\ & -2.975 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & +3.0 \mathrm{~V} \\ & -2.975 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & +2.975 \mathrm{~V} \\ & -3.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & +2.975 \mathrm{~V} \\ & -3.0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \text { GND } \\ -3.0 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \text { GND } \\ -3.0 \mathrm{~V} \end{gathered}$ | $\begin{gathered} +3.0 \mathrm{~V} \\ \text { GND } \end{gathered}$ | $\begin{gathered} +3.0 \mathrm{~V} \\ \text { GND } \end{gathered}$ | $\begin{aligned} & -16 \mathrm{~mA} \\ & -16 \mathrm{~mA} \end{aligned}$ |

Channel A shown under test. Other channels are tested similarly.

FIGURE 1. ICEX, $\mathrm{V}_{\mathrm{OH}}$, and $\mathrm{V}_{\mathrm{OL}}$


Figure 2. ICch and IEEH


Note: Channel A shown under test, other channels are
tested similarly. Only one output shorted at a time.

FIGURE 4. IOS


Note: Channel $\mathrm{A}(-)$ shown under test, other channel
are tested similarly. Devices are tested with V1 from
+3.0 V to -3.0 V .


FIGURE 3. IIH(S) and IIL(S)


Note: Channel $\mathbf{A}(-)$ shown under test, other channels
are tested similarly. Devices are tested with V1 from
+3.0 V to -3.0 V .

FIGURE 5. $\mathrm{I}_{\mathrm{IH}}$


Note: Output of Channel A shown under test, other outputs are tested similarly for $\mathrm{V} 1=0.4 \mathrm{~V}$ and +2.4 V .

FIGURE 6. IIL
FIGURE 7. IOFF

## ac test circuits and switching time waveforms (con't)



Note: Output of Channel B shown under test, other channels are tested similarly.
S1 at "A" for DS3652
S1 at "B" for DS3650
$\mathrm{C}_{2}=15 \mathrm{pF}$ total for DS 365
$C_{L}=15 \mathrm{pF}$ total for DS3652
$C_{L}=50 \mathrm{pF}$ total for DS3650

FIGURE 8. Receiver Propagation Delay tPLH(D) and tPHL(D)


Note: Output of Channel B shown under test, other channels are tested similarly.

|  | V1 | V2 | S1 | S2 | $\mathrm{C}_{\mathrm{L}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PLO }}(\mathbf{s})$ | 100 mV | GND | Closed | Closed | 15 pF |
| $\left.\mathrm{t}_{\text {PoL( }} \mathrm{s}\right)$ | 100 mV | GND | Closed | Open | 50 pF |
| $\mathrm{t}_{\text {PHO }}(\mathrm{s})$ | GND | 100 mV | Closed | Closed | 15 pF |
| $\mathrm{tPOH}^{\text {(s) }}$ | GND | 100 mV | Open | Closed | 50 pF |

$\mathrm{C}_{\mathrm{L}}$ includes jig and probe capacitance.
EIN waveform characteristics: tTLH and tTHL $\leq 10 \mathrm{~ns}$ measured $10 \%$ to $90 \%$.
$P R R=1.0 \mathrm{MHz}$
Duty Cycle $=50 \%$

tPOL(S)

tPHO(S)
$\mathbf{E}_{\mathbf{N}}$

tPOH(S)
$\mathrm{E}_{\mathbf{I N}}$


FIGURE 9. Strobe Propagation Delay Times tplo(S), tpOL(S), tPHO(S) and tPOH(S)
ac test circuits and switching time waveforms (con't)


Note: Output of Channel B shown under test,
Note: Output of Channel B shown
other channels are tested similarly.


Note: $\mathrm{E}_{\mathrm{IN}}$ waveform characteristics:
$\mathrm{I}_{\text {TLH }}$ and $\mathrm{t}_{\text {THL }} \leq 10 \mathrm{~ns}$ measured $10 \%$ to $90 \%$
$T_{\text {TLL }}$ and $t_{\text {THL }} \leq$
$P R A=1.0 \mathrm{MHz}$
Duty Cycle $=500 \mathrm{n}$

FIGURE 10. Strobe Propagation Delay tPLH(S) and TPHL(S)
schematic diagrams
DS3650


DS3652


Line Drivers/Receivers

NATIONAL

## DS7640/DS8640 quad NOR unified bus receiver

## general description

The DS7640 and DS8640 are quad 2-input receivers designed for use in bus organized data transmission systems interconnected by terminated $120 \Omega$ impedance lines. The external termination is intended to be $180 \Omega$ resistor from the bus to the +5 V logic supply together with a $390 \Omega$ resistor from the bus to ground. The design employs a built-in input threshold providing substantial noise immunity. Low input current allows up to 27 driver/receiver pairs to utilize a common bus. This receiver has been specifically configured to replace the SP380 gate pin-for-pin.

## features

- Plug-in replacement for SP380 gate
- Low input current with normal $\mathrm{V}_{\mathrm{cc}}$ or $\mathrm{V}_{\mathrm{cc}}=0 \mathrm{~V}$ ( $30 \mu \mathrm{~A}$ typ)
- High noise immunity (1.1V typ)
- Temperature-insensitive input thresholds track bus logic levels
- DTL/TTL compatible output
- Matched, optimized noise immunity for " 1 " and " 0 " levels
- High speed (19 ns typ)


## connection diagram


top VIEW
Order Number DS7640J, DS8640J
DS8640N or DS7640W

## typical application

$120 \Omega$ Unified Data Bus


| Supply Voltage | 7.0 V |
| :--- | ---: |
| Input Voltage | 5.5 V |
| Power Dissipation | 600 mW |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |


|  | MIN | MAX | UNITS |
| :--- | :---: | :---: | :---: |
| Supply Voltage $\left(\mathrm{V}_{\mathrm{CC}}\right)$ |  |  |  |
| DS7640 | 4.5 | 5.5 | V |
| DS8640 | 4.75 | 5.25 | V |
| Temperature (TA) |  |  |  |
| DS7640 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DS8640 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

## electrical characteristics

The following apply for $\mathrm{V}_{\text {MIN }} \leq \mathrm{V}_{\mathrm{CC}} \leq \mathrm{V}_{\text {MAX }}, \mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\mathrm{MAX}}$, unless otherwise specified (Notes 2 and 3)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High Level Input Threshold | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {OL }}$ | DS7640 | 1.80 | 1.50 |  | V |
|  |  | DS8640 | 1.70 | 1.50 |  | V |
| Low Level Input Threshold | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {OH }}$ | DS7640 |  | 1.50 | 1.20 | V |
|  |  | DS8640 |  | 1.50 | 1.30 | V |
| $I_{1 H}$ Maximum Input Current | $V_{\text {IN }}=4 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{MAX}}$ |  | 30 | 80 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{cc}}=0 \mathrm{~V}$ |  | 1.0 | 50 | $\mu \mathrm{A}$ |
| $I_{\text {IL }} \quad$ Maximum Input Current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\text {MAX }}$ |  |  | 1.0 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ Output Voltage | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{1 L}$ |  | 2.4 |  |  | V |
| $V_{\text {OL }}$ Output Voltage | $\mathrm{I}_{\text {OL }}=16 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{1 \mathrm{H}}$ |  |  | 0.25 | 0.4 | V |
| Ios Output Short Circuit Current | $\mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {OS }}=0 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=\mathrm{V}_{\text {MAX }}$ ( (Note 4) |  | -18 |  | -55 | mA |
| Icc Power Supply Current | $\mathrm{V}_{\text {IN }}=4 \mathrm{~V}$, (Per Package) |  |  | 25 | 40 | mA |

## switching characteristics

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{p d}$ | Propagation Delays | (Notes 5 and 6) | Input to Logic "1" Output | 10 | 23 | 35 | ns |
|  |  |  | Input to Logic "0" Output | 10 | 15 | 30 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS7640 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8640. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.
Note 5: Fan-out of 10 load, $C_{\text {LOAD }}=15 \mathrm{pF}$ total, measured from $\mathrm{V}_{\mathrm{IN}}=1.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{OUT}}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ to 3 V pulse.
Note 6: Apply for $V_{C C}=5 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$.

DS7641/DS8641 quad unified bus transceiver

## general description

The DS7641 and DS8641 are quad high speed drivers/ receivers designed for use in bus organized data transmission systems interconnected by terminated $120 \Omega$ impedance lines. The external termination is intended to be a $180 \Omega$ resistor from the bus to the +5 V logic supply together with a $390 \Omega$ resistor from the bus to ground. The bus can be terminated at one or both ends. Low bus pin current allows up to 27 driver/receiver pairs to utilize a common bus. The bus loading is unchanged when $\mathrm{V}_{\mathrm{cc}}=0 \mathrm{~V}$. The receivers incorporate tight thresholds for better bus noise immunity. One two-input NOR gate is included to disable all drivers in a package simultaneously.

## features

- 4 separate driver/receiver pairs per package
- Guaranteed minimum bus noise immunity of 0.6 V , 1.1V typ
- Temperature insensitive receiver thresholds track bus logic levels
- $30 \mu \mathrm{~A}$ typical bus terminal current with normal $\mathrm{V}_{\mathrm{Cc}}$ or with $\mathrm{V}_{\mathrm{cc}}=0 \mathrm{~V}$
- Open collector driver output allows wire-OR connection
- High speed
- Series 74 TTL compatible driver and disable inputs and receiver outputs


## connection diagram



## typical application


operating conditions

|  | MIN | MAX | UNITS |
| :--- | :--- | :--- | :---: |
| Supply Voltage, $\left(\mathrm{V}_{\mathrm{CC}}\right)$ |  |  |  |
| DS7641 | 4.5 | 5.5 | V |
| DS8641 | 4.75 | 5.25 | V |
| Temperature Range, (TA) |  |  |  |
| DS7641 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DS8641 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

## electrical characteristics

The following apply for $\mathrm{V}_{\text {MIN }} \leq \mathrm{V}_{\mathrm{CC}} \leq \mathrm{V}_{\text {MAX }}, \mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\text {MAX }}$ unless otherwise specified (Notes 2 and 3)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DRIVER AND DISABLE INPUTS |  |  |  |  |  |  |
| $\mathrm{V}_{1 H}$ Logical "1" Input Voltage |  |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ Logical "0" Input Voltage |  |  |  |  | 0.8 | V |
| I/ Logical "1" Input Current | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1 | mA |
| $\mathrm{I}_{1 H} \quad$ Logical " 1 " Input Current | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  |  | 40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ Logical "0" Input Current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  | -1.6 | mA |
| $\mathrm{V}_{\mathrm{CL}}$. Input Diode Clamp Voltage | $\begin{aligned} & I_{D I S}=-12 \mathrm{~mA}, \mathrm{I}_{\mathrm{IN}}=-12 \mathrm{~mA}, \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | -12 mA, |  | -1 | -1.5 | $\checkmark$ |
| DRIVER OUTPUT/RECEIVER INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OLB }}$ Low Level Bus Voltage | $V_{\text {DIS }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=2 \mathrm{~V}, \mathrm{I}_{\text {BUS }}=50 \mathrm{~mA}$ |  |  | 0.4 | 0.7 | V |
| $\mathrm{I}_{\mathrm{IHB}} \quad$ Maximum Bus Current | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {BUS }}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\text {MAX }}$ |  |  | 30 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {ILB }}$ Maximum Bus Current | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {BUS }}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V}$ |  |  | 2 | 100 | $\mu \mathrm{A}$ |
| High Level Receiver Threshold | $\mathrm{V}_{\text {IND }}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=16 \mathrm{~mA}$ | DS7641 | 1.80 | 1.50 |  | V |
|  |  | DS8641 | 1.70 | 1.50 |  | V |
| Low Level Receiver Threshold | $\mathrm{V}_{\text {IND }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {OH }}=-400 \mu \mathrm{~A}$ | DS7641 |  | 1.50 | 1.20 | V |
|  |  | DS8641 |  | 1.50 | 1.30 | V |
| RECEIVER OUTPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ Logical "1" Output Voltage | $\mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {BUS }}=0.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |  | 2.4 |  |  | V |
| $\mathrm{V}_{\text {OL }}$ Logical "0" Output Voltage | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {BUS }}=4 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  |  | 0.25 | 0.4 | V |
| Ios Output Short Circuit Current | $\begin{aligned} & V_{D I S}=0.8 \mathrm{~V}, V_{I N}=0.8 \mathrm{~V}, V_{B U S}=0.5 \mathrm{~V}, V_{\mathrm{OS}}=0 \mathrm{~V} \\ & V_{C C}=V_{M A X},(\text { Note 4) } \end{aligned}$ |  | -18 |  | -55 | mA |
| Icc Supply Current | $V_{D I S}=0 \mathrm{~V}, V_{I N}=2 \mathrm{~V}, \quad(\text { Per Package })$ |  |  | 50 | 70 | mA |

## switching characteristics

| PARAMETER |  | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pd}} \quad$ Propagation Delays (Note 7) | (Note 5) |  |  |  |  |  |
| Disable to Bus "1" |  |  |  | 19 | 30 | ns |
| Disable to Bus "0" |  |  |  | 15 | 23 | ns |
| Driver Input to Bus " 1 " |  |  |  | 17 | 25 | ns |
| Driver Input to Bus "0" |  |  |  | 9 | 15 | ns |
| Bus to Logical "1" Receiver Output | (Note 6) |  |  | 20 | 30 | ns |
| Bus to Logical "0" Receiver Output |  |  | , | 18 | 30 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS7641 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8641. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.
Note 5: $91 \Omega$ from bus pin to $V_{C C}$ and $200 \Omega$ from bus pin to ground. $C_{L O A D}=15 \mathrm{pF}$ total. Measured from $V_{I N}=1.5 \mathrm{~V}$ to $V_{B U S}=1.5 \mathrm{~V}$, $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ to 3 V pulse.
Note 6: Fan-out of 10 load, $C_{\text {LOAD }}=15 \mathrm{pF}$ total. Measured from $\mathrm{V}_{\text {IN }}=1.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{OUT}}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ to 3 V pulse.
Note 7: The following apply for $V_{C C}=5 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$ unless otherwise specified.

Line Drivers/Receivers

## DS8642 quad transceiver

## general description

The DS8642 is a quad transceiver designed for bus organized data transmission systems terminated by $50 \Omega$ impedance. The bus can be terminated at one or both ends. It has four bus drivers with a common strobe gate and four bus receivers. Bus driver outputs can be "OR-tied" with up to 19 other drivers and with up to 20 bus receiver loads. The bus loading is $2 k$ when $\mathrm{V}_{\mathrm{cc}}=0 \mathrm{~V}$.

## features

- 100 mA Drive Capability
- Four separate driver/receiver pairs
- Open collector driver output allows wire-OR connection
- $50 \Omega$ line termination
- Completely TTL compatible on driver and disable inputs, and receiver outputs


## connection diagram



Order Number DS8642J
or DS8642N

|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | 7 V | Supply Voltage, $\mathrm{V}_{\text {CC }}$ | 4.75 | 5.25 | V |
| Input Voltage | 5.5 V | Temperature, $\mathrm{T}_{\mathrm{A}}$ | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Output Voltage | 5.5 V | Temperature, $\mathrm{T}_{\text {A }}$ | 0 | +70 | C |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |  |  |
| Power Dissipation | 600 mW |  |  |  |  |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |  |  |  |  |

electrical characteristics (Notes 2 and 3 )

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |

## DISABLE/DRIVER INPUT

| $\mathrm{V}_{1 \mathrm{H}}$ | Logical " 1 " Input Voltage | $V_{c c}=$ Min |  | 2 |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Logical " 0 " Input Voltage | $V_{c c}=\operatorname{Min}$ |  |  |  | 0.8 | V |
| $I_{\text {IL }}$ | Logical " 0 " Input Current | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |  |  | -0.9 | -1.6 | mA |
| $I_{1 H}$ | Logical " 1 " Input Current | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}$ | $\mathrm{V}_{1 \mathrm{~N}}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1 | mA |
| $V_{C D}$ | Input Clamp Voltage | $\mathrm{I}_{\mathrm{IN}}=-12 \mathrm{~mA}$ |  |  | -0.8 | -1.5 | v |

RECEIVER INPUT/BUS OUTPUT

| $\mathrm{V}_{1 \mathrm{HB}}$ | Logical " 1 " Input Voltage | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}$ | 3.1 |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {ILB }}$ | Logical " 0 " Input Voltage | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Min}$ |  |  | 1.4 | V |
| $\mathrm{V}_{\text {CDB }}$ | Input Clamp Diode | $\mathrm{I}_{\mathrm{IN}}=-50 \mathrm{~mA}$ |  | -1.0 | -1.5 | V |
| $\mathrm{I}_{\text {IHB }}$ | Logical "1" Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {INB }}=\mathrm{V}_{\mathrm{CC}}$ |  | 180 | 450 | $\mu \mathrm{A}$ |
| $I_{\text {ILB }}$ | Logical "0" Input Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -40 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OLB }}$ | Logical "0" Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}$ |  | 0.4 | 0.8 | V |
| IOL | Logical '0" Output Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\mathrm{OL}}=0.8 \mathrm{~V}$ | 100 |  |  | mA |
| Іонв | Power "OFF" Bus Current | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}, \mathrm{~V}_{\text {INB }}=5.25 \mathrm{~V}$ |  | 1.7 | 2.65 | mA |

## RECEIVER OUTPUT

| $\mathrm{V}_{\mathrm{OH}}$ | Logical " 1 " Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OUT}}=-1 \mathrm{~mA}$ | 2.4 | 3.2 |  | V |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{OH}}$ | Logical " 1 " Output Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\mathrm{OUT}}=5.5 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V},($ Note 4$)$ | -10 | -28 | -55 | mA |
| $\mathrm{~V}_{\mathrm{OL}}$ | Logical " 0 " Output Voltage | $\mathrm{V}_{\mathrm{CC}}=M \mathrm{Min}, \mathrm{I}_{\mathrm{OUT}}=16 \mathrm{~mA}$ |  | 0.3 | 0.45 | V |


| Icc | Supply Current | $V_{c c}=\operatorname{Max}$ |  | 49 | 64 | mA |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\min / \max$ limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8642. All typicals are given for $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.
switching characteristics

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{t}_{\text {pdo }}$ | Propagation Delay to a Logical " 0 "' <br> From Data Input to Receiver Output | (Figure 1) |  | 34 | 50 | ns |
| $\mathrm{t}_{\text {pd1 }}$ | Propagation Delay to a Logical "1" <br> From Data Input to Receiver Output | (Figure 1) |  | 25 | 50 | ns |
| $\mathrm{t}_{\text {pd0 }}$ | Propagation Delay to a Logical " 0 " <br> From Strobe Input to Receiver <br> Output | (Figure 1) |  | 38 | 55 | ns |
| $\mathrm{t}_{\text {pd1 }}$ | Propagation Delay to a Logical "1" <br> From Strobe Input to Receiver <br> Output | (Figure 1) |  |  | 25 | 55 |

## typical performance characteristics

Receiver ON Impedance


Receiver OFF :mpedance


## ac test circuit and switching time waveforms



FIGURE 1.

$f=5 \mathrm{MHz}$
Pulse Width $=\mathbf{1 0 0} \mathrm{ns}$ $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}} \approx 5 \mathrm{~ns}$

## DS7820/DS8820 dual line receiver

## general description

The DS7820, specified from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, and the DS8820, specified from $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, are digital line receivers with two completely independent units fabricated on a single silicon chip. Intended for use with digital systems connected by twisted pair lines, they have a differential input designed to reject large common mode signals while responding to small differential signals. The output is directly compatible with RTL, DTL or TTL integrated circuits.

## features

- Operation from a single +5 V logic supply
- Input voltage range of $\pm 15 \mathrm{~V}$


## Line Drivers/Receivers

- Each channel cán be strobed independently
- High input resistance
- Fanout of two with either DTL or TTL integrated circuits

The response time can be controlled with an external capacitor to eliminate noise spikes, and the output state is determined for open inputs. Termination resistors for the twisted pair line are also included in the circuit. Both the DS7820 and the DS8820 are specified, worst case, over their full operating temperature range, for $\pm 10$-percent supply voltage variations and over the entire input voltage range.

## schematic and connection diagrams




Order Number DS7820J or DS8820J
Order Number DS8820N
Order Number DS7820W or DS8820W

## typical application



## operating conditions

|  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| DS7820 | 4.5 | 5.5 | V |
| DS8820 | 4.75 | 5.25 | V |
| Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| DS7820 | $-55$ | +125 | ${ }^{\circ} \mathrm{C}$ |
| DS8820 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics (Notes 2 and 3 )

| PARAMETER |  | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{T H}$ | Input Threshold Voltage | $V_{\text {IN }}=0$ | -0.5 | 0 | 0.5 | V |
|  |  | $-15 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 15 \mathrm{~V}$ | -1.0 | 0 | 1.0 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Output Level | $\mathrm{l}_{\text {OUT }} \leq 0.2 \mathrm{~mA}$ | 2.5 |  | 5.5 | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Output Level | $\mathrm{I}_{\text {SINK }} \leq 3.5 \mathrm{~mA}$ | 0 |  | 0.4 | V |
| $\mathrm{R}_{1}{ }^{-}$ | Inverting Input Resistance |  | 3.6 | 5.0 |  | $k \Omega$ |
| $\mathrm{R}_{1}{ }^{+}$ | Non-Inverting input Resistance |  | 1.8 | 2.5 |  | $k \Omega$ |
| $\mathrm{R}_{\mathrm{T}}$ | Line Termination Resistance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 120 | 170 | 250 | $\Omega$ |
| $\mathrm{t}_{\mathrm{r}}$ | Response Time | $\mathrm{C}_{\text {DELAY }}=0$ |  | 40 |  | ns |
|  |  | $C_{\text {DELAY }}=100 \mathrm{pF}$ |  | 150 |  | ns |
| $\mathrm{I}_{\text {ST }}$ | Strobe Current | $\mathrm{V}_{\text {STROBE }}=0.4 \mathrm{~V}$ |  | 1.0 | 1.4 | mA |
|  |  | $\mathrm{V}_{\text {StROBE }}=5.5 \mathrm{~V}$ |  |  | -5.0 | $\mu \mathrm{A}$ |
| Icc | Power Supply Current | $V_{\text {IN }}=15 \mathrm{~V}$ |  | 3.2 | 6.0 | mA |
|  |  | $\mathrm{V}_{\text {IN }}=0$ |  | 5.8 | 10.2 | mA |
|  |  | $\mathrm{V}_{\text {IN }}=-15 \mathrm{~V}$ |  | 8.3 | 15.0 | mA |
| $\mathrm{I}_{1 \mathrm{~N}^{+}}$ | Non-Inverting Input Current | $\mathrm{V}_{\text {IN }}=15 \mathrm{~V}$ |  | 5.0 | 7.0 | mA |
|  |  | $\mathrm{V}_{\text {IN }}=0$ | -1.6 | -1.0 |  | mA |
|  |  | $\mathrm{V}_{\text {IN }}=-15 \mathrm{~V}$ | -9.8 | -7.0 |  | mA |
| $1 \mathrm{IN}^{-}$ | Inverting Input Current | $V_{\text {iN }}=15 \mathrm{~V}$ |  | 3.0 | 4.2 | mA |
|  |  | $\mathrm{V}_{\text {IN }}=0$ |  | 0 | -0.5 | mA |
|  |  | $V_{\text {IN }}=-15 \mathrm{~V}$ | -4.2 | $-3.0$ |  | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: These specifications apply for $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V},-15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 15 \mathrm{~V}$ and $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ for the DS 7820 or $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq$ $+70^{\circ} \mathrm{C}$ for the DS8820 unless otherwise specified; typical values given are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CM}}=0$ unless stated differently. Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: The specifications and curves given are for one side only. Therefore, the total package dissipation and supply currents will be double the values given when both receivers are operated under identical conditions.
typical performance characteristics (Note 3)


## Positive Supply Current

Internal Power Dissipation



Line Drivers/Receivers

## DS7820A/DS8820A dual line receiver

## general description

The DS7820A and the DS8820A are improved performance digital line receivers with two completely independent units fabricated on a single silicon chip. Intended for use with digital systems connected by twisted pair lines, they have a differential input designed to reject large common mode signals while responding to small differential signals. The output is directly compatible with RTL, DTL or TTL integrated circuits. Some important design features include:

- Operation from a single +5 V logic supply
- Input voltage range of $\pm 15 \mathrm{~V}$
- Strobe low forces output to " 1 " state
- High input resistance
- Fanout of ten with either DTL or TTL integrated circuits
- Outputs can be wire OR'ed
- Series 54/74 compatible

The response time can be controlled with an external capacitor to reject input noise spikes. The output state is a logic " 1 " for both inputs open. Termination resistors for the twisted pair line are also included in the circuit. Both the DS7820A and the DS8820A are specified, worst case, over their full operating temperature range $\left(-55^{\circ} \mathrm{C}\right.$ to $125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ respectively), over the entire input voltage range, for $\pm 10 \%$ supply voltage variations.


## operating conditions

|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | 8.0 V | Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| Common-Mode Voltage | $\pm 20 \mathrm{~V}$ | DS7820A | 4.5 | 5.5 | V |
| Differential Input Voltage | $\pm 20 \mathrm{~V}$ | DS8820A | 4.75 | 5.25 | V |
| Strobe Voltage | 8.0 V |  |  |  |  |
| Output Sink Current | 50 mA | Temperature (T <br> DS7820A |  |  | ${ }^{\circ} \mathrm{C}$ |
| Power Dissipation | 600 mW | DS8820A | -50 0 | +125 +70 | ${ }^{\circ}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ | DS8820A | 0 | +70 | C |
| Lead Temperature (Soldering, 10 sec ) | $300^{\circ} \mathrm{C}$ |  |  |  |  |

electrical characteristics (Notes 2, 3, 4 and 5)

| PARAMETER |  | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TH }}$ | Differential Threshold Voltage | $\begin{aligned} & \mathrm{I}_{\text {OUT }}=-400 \mu \mathrm{~A}, \\ & \mathrm{~V}_{\text {OUT }} \geq 2.5 \mathrm{~V} \\ & \mathrm{I}_{\text {OUT }}=+16 \mathrm{~mA}, \\ & V_{\text {OUT }} \leq 0.4 \mathrm{~V} \end{aligned}$ | $-3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+3 \mathrm{~V}$ |  |  | 0.06 | 0.5 | V |
|  |  |  | $-15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+15 \mathrm{~V}$ |  |  | 0.06 | 1.0 | V |
|  |  |  | $-3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+3 \mathrm{~V}$ |  |  | -0.08 | -0.5 | V |
|  |  |  | $-15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+15 \mathrm{~V}$ |  |  | -0.08 | -1.0 | V |
| $\mathrm{R}_{1}{ }^{-}$ | Inverting Input Resistance | $-15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+15 \mathrm{~V}$ |  |  | 3.6 | 5 |  | $k \Omega$ |
| $\mathrm{R}_{1}{ }^{+}$ | Non-Inverting Input Resistance | $-15 \mathrm{~V} \leq \mathrm{V}_{\text {CM }} \leq+15 \mathrm{~V}$ |  |  | 1.8 | 2.5 |  | $k \Omega$ |
| $\mathrm{R}_{\mathrm{T}}$ | Line Termination Resistance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 120 | 170 | 250 | $\Omega$ |
| $\mathrm{I}_{1}{ }^{-}$ | Inverting Input Current | $V_{C M}=15 \mathrm{~V}$ |  |  |  | 3.0 | 4.2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ |  |  |  | 0 | -0.5 | mA |
|  |  | $\mathrm{V}_{\text {CM }}=-15 \mathrm{~V}$ |  |  |  | -3.0 | -4.2 | mA |
| $1{ }^{+}$ | Non-Inverting Input Current | $V_{C M}=15 \mathrm{~V}$ |  |  |  | 5.0 | 7.0 | mA |
|  |  | $\mathrm{V}_{C M}=0 \mathrm{~V}$ |  |  |  | -1.0 | -1.6 | mA |
|  |  | $\mathrm{V}_{\mathrm{CM}}=-15 \mathrm{~V}$ |  |  |  | -7.0 | -9.8 | mA |
| ${ }^{\text {ccc }}$ | Power Supply Current | $\text { I OUT }=\text { Logical " " } 0 \text { ' }$ | $V_{\text {DIFF }}=-1 V$ | $V_{C M}=15 \mathrm{~V}$ |  | 3.9 | 6.0 | mA |
|  |  |  |  | $V_{C M}=-15 \mathrm{~V}$ |  | 9.2 | 14.0 | mA |
|  |  |  | $V_{D I F F}=-0.5 \mathrm{~V}, \quad V_{C M}=0 \mathrm{~V}$ |  |  | 6.5 | 10.2 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $\mathrm{I}_{\text {OUT }}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\text {DIFF }}=1 \mathrm{~V}$ |  |  | 2.5 | 4.0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical "0' Output Voltage | $\mathrm{I}_{\text {OUT }}=+16 \mathrm{~mA}, \mathrm{~V}_{\text {DIFF }}=-1 \mathrm{~V}$ |  |  | 0 | 0.22 | 0.4 | V |
| $\mathrm{V}_{\text {SH }}$ | Logical "1" Strobe Input Voltage | $\mathrm{I}_{\text {OUT }}=+16 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }} \leq 0.4 \mathrm{~V}, \mathrm{~V}_{\text {DIFF }}=-3 \mathrm{~V}$ |  |  | 2.1 |  |  | V |
| $\mathrm{V}_{\text {SL }}$ | Logical " 0 " Strobe Input Voltage | $\mathrm{I}_{\text {OUT }}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\text {OUT }} \geq 2.5 \mathrm{~V}, \mathrm{~V}_{\text {DIFF }}=-3 \mathrm{~V}$ |  |  |  |  | 0.9 | V |
| $\mathrm{I}_{\text {SH }}$ | Logical "1" Strobe Input Current | $\mathrm{V}_{\text {STROBE }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {DIFF }}=3 \mathrm{~V}$ |  |  |  | 0.01 | 5.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SL }}$ | Logical " 0 " Strobe Input Current | $\mathrm{V}_{\text {STROBE }}=0.4 \mathrm{~V}, \mathrm{~V}_{\text {DIFF }}=-3 \mathrm{~V}$ |  |  |  | -1.0 | -1.4 | mA |
| $\mathrm{I}_{\text {SC }}$ | Output Short Circuit Current | $\mathrm{I}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {STROBE }}=0 \mathrm{~V}$ |  |  | $-2.8$ | -4.5 | -6.7 | mA |

## switching characteristics

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {pdo }}$ | Propagation Delay, Differential Input to " 0 " Output | $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 30 | 45 | ns |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Propagation Delay, Differential Input to " 1 " Output | $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$ |  | 27 | 40 | ns |
| $\mathrm{t}_{\text {pdo }}$ | Propagation Delay, Strobe Input to " 0 "' Output | $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 16 | 25 | ns |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Propagation Delay, Strobe Input to "1" Output | $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 18 | 30 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2:These specifications apply for $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V},-15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 15 \mathrm{~V}$ and $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ for the DS 7820 A or $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq$ $+70^{\circ} \mathrm{C}$ for the DS8820A unless otherwise spedified. Typical values given are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ unless stated differently.
Note 3: All currents into device pins shown as positive, out of dévice pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.
Note 5: The specifications and curves given are for one side only. Therefore, the total package dissipation and supply currents will be double the values given when both receivers are operated under identical conditions.
typical performance characteristics (Note3)


Line Drivers/Receivers
Advance Information*

## DS78LS20/DS88LS20 dual differential line receiver

## general description

The DS78LS20 and DS88LS20 are high performance dual differential line receivers for both balanced and unbalanced digital data transmission. The inputs are compatible with EIA and Federal Standards, and the Schottky-clamped output gate is fully compatible with low power Schottky logic (54LS). Input specifications meet or exceed those of the popular DS7820 line receiver, and the pinout is identical.

A response pin is provided for controlling sensitivity to input noise spikes with an external capacitor. Each receiver includes a 180 ohm terminating resistor, which may be used optionally on twisted pair lines. The DS78LS20 is specified over a $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operating temperature range, and the DS88LS20 over a $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range.

## features

- Full compatibility with EIA Standards RS-232-C, RS-422 and RS-423, and Federal Standards 1020 and 1030
- Input voltage range of $\pm 15 \mathrm{~V}$ (differential or commonmode)
- Separate strobe input for each receiver
- $5 k$ input impedance
- 50 mV input hysteresis
- 200 mV input threshold
- Fanout 10 54LS/74LS gate inputs
- Operation from single $+5 \mathrm{~V}, \pm 10 \%$ supply


## connection diagram



## operating conditions

absolute maximum ratings (Note 1)

| , |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | 8.0 V | Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) | 4.5 | 5.5 | V |
| Common-Mode Voltage | $\pm 25 \mathrm{~V}$ | Temperature ( $\mathrm{T}_{\mathbf{A}}$ ) |  |  |  |
| Differential Input Voltage | $\pm 25 \mathrm{~V}$ | DS78LS20 | $-55$ | +125 | ${ }^{\circ}$ |
| Strobe Voltage | 8.0 V | DS88LS20 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Output Sink Current | 50 mA | DS88LS20 | 0 | +70 | C |
| Power Dissipation | 600 mW | Common-Mode Voltage ( $\mathrm{V}_{\mathrm{CM}}$ ) | -15 | +15 | V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Differential Input Voltage ( $\mathrm{V}_{\text {DIFF }}$ ) |  | $\leq 6$. | V |
| Lead Temperature (Soldering, 10 seconds) | - $300^{\circ} \mathrm{C}$ |  |  |  |  |

electrical characteristics ( $N o t e s 2$ and 3 )

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{T H}$ | Differential Threshold Voltage | $\mathrm{I}_{\text {OUT }}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\text {OUT }} \geq 2.5 \mathrm{~V}$ | $-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 10 \mathrm{~V}$ |  | 0.06 | 0.2 | V |
|  |  |  | $-15 \mathrm{~V} \leq \mathrm{V}_{\text {cM }} \leq 15 \mathrm{~V}$ |  | 0.06 | 0.3 | V |
|  |  | $\mathrm{I}_{\text {OUT }}=4 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }} \leq 0.4 \mathrm{~V}$ | $-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 10 \mathrm{~V}$ |  | -0.08 | -0.2 | V |
|  |  |  | $-15 \mathrm{~V} \leq \mathrm{V}_{\text {CM }} \leq 15 \mathrm{~V}$ |  | -0.08 | -0.3 | V |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance | $-15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 15 \mathrm{~V}$ |  |  | 5 |  | $k \Omega$ |
| $\mathrm{R}_{\mathrm{T}}$ | Line Termination Resistance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 180 |  | $\Omega$ |
| $I_{\text {IN(D) }}$ | Data Input Current (Unterminated) | $V_{C M}=15 \mathrm{~V}$ |  |  | 3.0 | 4.2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ |  |  | 0 | -0.5 | mA |
|  |  | $\mathrm{V}_{\mathrm{CM}}=-15 \mathrm{~V}$ |  | . | -3.0 | -4.2 | mA |
|  | Input Balance | $-7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 7 \mathrm{~V}, \text { (Note } 6 \text { ) }$ | $\begin{aligned} & \mathrm{l}_{\text {OUT }}=-400 \mu \mathrm{~A}, \\ & \mathrm{~V}_{\text {DIFF }}=0.4 \mathrm{~V} \end{aligned}$ | 2.5 |  |  | V |
|  |  |  | $\begin{aligned} & \mathrm{I}_{\text {OUT }}=4 \mathrm{~mA}, \\ & \mathrm{~V}_{\text {DIFF }}=-0.4 \mathrm{~V} \end{aligned}$ |  | 0.4 |  | V |
| $\mathrm{I}_{\mathrm{cc}}$ | Power Supply Current | $15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq-15 \mathrm{~V}, \mathrm{~V}_{\text {DIFF }}=-0.5 \mathrm{~V}$, (Note 5) |  |  | 4.5 |  | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $\mathrm{I}_{\text {OUT }}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\text {DIFF }}=1 \mathrm{~V}$ |  | 2.5 | 4.0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical "0" Output Voltage | $\mathrm{I}_{\text {OUT }}=4 \mathrm{~mA}, \mathrm{~V}_{\text {DIFF }}=-1 \mathrm{~V}$ |  | 0 | 0.25 | 0.4 | V |
| $\mathrm{V}_{\text {IN(1) }}$ | Logical "1" Strobe Input Voltage | $\mathrm{I}_{\text {OUT }}=4 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }} \leq 0.4 \mathrm{~V}, \mathrm{~V}_{\text {DIFF }}=-3 \mathrm{~V}$ |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IN(0) }}$ | Logical "0" Strobe Input Voltage | $I_{\text {OUT }}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\text {OUT }} \geq 2.5 \mathrm{~V}, \mathrm{~V}_{\text {DIFF }}=-3 \mathrm{~V}$ |  |  |  | 0.8 | V |
| $I_{\text {IN(1) }}$ | Logical "1" Strobe Input Current | $\mathrm{V}_{\text {STROBE }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {DIFF }}=3 \mathrm{~V}$ |  |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IN}(0)}$ | Logical "0" Strobe Input Current | $V_{\text {STROBE }}=0 \mathrm{~V}, V_{\text {DIFF }}=-3 \mathrm{~V}$ |  |  |  | -0.36 | mA |
| los | Output Short Circuit Current | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {STROBE }}=0 \mathrm{~V}$, (Note 4) |  |  | -40 |  | mA |

## switching characteristics

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pdO}}(\mathrm{D})$ | Differential Input to " 0 " Output | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{pd1} 1 \mathrm{D})}$ | Differential Input to " 1 " Output | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{A}$ |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{pdO}}$ (S) | Strobe Input to "0" Output | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\text {A }}=25^{\circ} \mathrm{C}$ |  | 11 |  | ns |
| $\mathrm{t}_{\mathrm{pd1} 1(\mathrm{~s})}$ | Strobe Input to " 1 " Output | $\mathrm{V}_{\mathrm{cC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 10 |  | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS78LS20 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS88LS20. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.
Note 5: The specifications given are for one side only. Therefore, the total package dissipation and supply currents will be double the values given when both receivers are operated under identical conditions.
Note 6: Refer to EIA-RS-422 for exact conditions.

## DS7822/DS8822 dual line receiver

## general description

The DS7822/DS8822 is a dual inverting line receiver which meets the requirements of EIA specification RS232 Revision B. The device contains both receivers on a single monolithic silicon chip. The receivers share common power supply and ground connections, otherwise their operation is fully independent.

In addition to meeting the requirements of RS232, the DS7822/DS8822 also has independent strobe inputs which allow the receiver to be placed in the

## Line Drivers /Receivers

## connection diagram

high state independent of the information being received at the input.

The output of the DS7822/DS8822 is completely compatible with 5V DTL and TTL logic families.

The DS7822 is specified for operation over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ military temperature range. The DS8822 is specified for operation over the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range.

*Make no connection to these pins.
**For operation requiring "Mark Hold" with the input open connect a 470s resistors from each of these pins to ground.

Order Number DS7822J or DS8822N

## typical connection


*For Mark Hold R1 $=470 \Omega$, otherwise connect pin 3 to ground.

|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | 8.0 V | Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| Input Voltage | $\pm 30 \mathrm{~V}$ | DS7822 | 4.5 | 5.5 | v |
| Strobe Voltage | 8.0 V | DS8822 | 4.75 | 5.25 | $v$ |
| Output Sink Current | 25 mA |  |  |  |  |
| Power Dissipation | 600 mW | Temperature ( $T_{A}$ ) |  |  |  |
| Operating Temperature Range | DS7822-55 ${ }^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | DS7822 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
|  | DS8822 $0^{\circ} 0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | DS8822 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

## electrical characteristics (Notes 2 and 3)

|  | PARAMETER | CONDITIONS | Min | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{TH}^{-}}$ | Negative Input Threshold Voltage | $\mathrm{V}_{\text {OUT }} \geq 2.5 \mathrm{~V}$ | -2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{TH}^{+}}$ | Positive Input Threshold Voltage | $\mathrm{V}_{\text {Out }} \leq 0.4 \mathrm{~V}$, (Note 4) |  |  | 2.0 | V |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance |  | 3.0 | 5.0 | 7.0 | k $\Omega$ |
| In | Input Current | $\mathrm{V}_{\text {IN }}=25 \mathrm{~V}$ | 3.57 | 5 | 8.33 | mA |
|  |  | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |  | 0 |  | mA |
|  |  | $\mathrm{V}_{\text {IN }}=-25 \mathrm{~V}$ | -8.33 | -5 | -3.57 | mA |
| $\mathrm{V}_{10}$ | Open Circuit Input Voltage | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |  | 0.03 | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $\mathrm{l}_{\text {OUt }} \leq-0.2 \mathrm{~mA}$ | 2.5 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical " 0 " Output Voltage | $\mathrm{I}_{\text {OUT }}=3.5 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{I}_{\text {ST }}$ | Strobe Current | $\mathrm{V}_{\text {STROBE }}=0.4 \mathrm{~V}$ |  | 1.0 | 1.4 | mA |
|  |  | $\mathrm{V}_{\text {STROBE }}=5.5 \mathrm{~V}$ |  | $-5.0 \mu \mathrm{~A}$ | $-1.0 \mathrm{~mA}$ |  |
| $\mathrm{Icc}_{\text {c }}$ | Power Supply Current (Both Receivers) | $-25 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 25 \mathrm{~V}$ |  |  | 24.0 | mA |
| $\mathrm{t}_{\mathrm{r}}$ | Response Time, $\mathrm{t}_{1}$ or $\mathrm{t}_{2}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \\ & \text { Input Ramp Rate } \leq 10 \mathrm{~ns} \end{aligned}$ |  | 65 | 125 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: $\mathrm{Min} / \max$ limits apply across the guaranteed temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for the DS7822 and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ for the DS8822 unless otherwise specified. Likewise the limits apply across the guaranteed $V_{C C}$ range of 4.5 V to 5.5 V for the $\mathrm{DS7822}$ and 4.75 V to 5.25 V for the DS8822 unless otherwise specified. Typical values are given for $\mathrm{V}_{\mathrm{C}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Since the EIA RS-232 specification requires the threshold to be between -3 V and +3 V , the immunity limits shown here guarantee 1 V additional noise immunity.

## typical performance characteristics



## switching time waveforms



## ac test circuit



## DS7830/DS8830 dual differential line driver

## general description

The DS7830/DS8830 is a dual differential line driver that also performs the dual four-input NAND or dual four-input AND function.

TTL (Transistor-Transistor-Logic) multiple emitter inputs allow this line driver to interface with standard TTL or DTL systems. The differential outputs are balanced and are designed to drive long lengths of coaxial cable, strip line, or twisted pair transmission lines with characteristic impedances of $50 \Omega$ to $500 \Omega$. The differential feature of the output eliminates troublesome ground-loop errors
normally associated with single-wire transmissions.

## features

- Single 5 volt power supply
- Diode protected outputs for termination of positive and negative voltage transients
- Diode protected inputs to prevent line ringing
- High Speed
- Short Circuit Protection


## schematic* and connection diagrams



Dual-In-Line and Flat Package


TOP VIEW
Order Number DS7830J or DS8830J Order Number DS8830N
Order Number DS7830W or DS8830W
*2 PER PACKAGE.

## typical application

Digital Data Transmission

| absolute maximum ratings (Note 1) |  | operating conditions |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | UNITS |
| $\mathrm{V}_{\mathrm{cc}}$ | 7.0 V | Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| Input Voltage | 5.5 V | DS7830 | 4.5 | 5.5 | v |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | DS8830 | 4.75 | 5.25 | V |
| Lead Temperature (Soldering, 10 sec ) | $300^{\circ} \mathrm{C}$ | Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| Output Short Circuit Duration ( $125^{\circ} \mathrm{C}$ ) 1 second |  | DS7830 | $-55$ | +125 | ${ }^{\circ} \mathrm{C}$ |
|  |  | DS8830 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics (Notes 2 and 3 )

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS <br> V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | Logical "1" Input Voltage |  |  | 2.0 |  |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Logical " 0 " Input Voltage |  |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $V_{\text {IN }}=0.8 \mathrm{~V}$ | $\mathrm{I}_{\text {OUT }}=-0.8 \mathrm{~mA}$ | 2.4 |  |  | V |
|  |  |  | $\mathrm{I}_{\text {OUT }}=40 \mathrm{~mA}$ | 1.8 | 3.3 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical "0" Output Voltage | $V_{\text {IN }}=2.0 \mathrm{~V}$ | $\mathrm{I}_{\text {OUT }}=32 \mathrm{~mA}$ |  | 0.2 | 0.4 | V |
|  |  |  | $\mathrm{I}_{\text {OUT }}=40 \mathrm{~mA}$ |  | 0.22 | 0.5 | V |
| $I_{1 H}$ | Logical " 1 " Input Current | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  |  | 120 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 2 | mA |
| $I_{\text {IL }}$ | Logical " 0 ' Input Current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  | 4.8 | mA |
| $\mathrm{I}_{\text {Sc }}$ | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$, (Note 4) |  | 40 | 100 | 120 | mA |
| $\mathrm{I}_{\mathrm{cc}}$ | Supply Current | $\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V} \text {, (Each Driver) }$ |  |  | 11 | 18 | mA |

switching characteristics

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{t}_{\mathrm{pd} 1} \\ & \mathrm{t}_{\mathrm{pdo}} \end{aligned}$ | Propagation Delay AND Gate | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF},(\text { Figure } 1) \end{aligned}$ |  | 8 | 12 | ns |
|  |  |  |  | 11 | 18 | ns |
| $\begin{aligned} & \overline{t_{\mathrm{pd} 1}} \\ & \mathrm{t}_{\mathrm{pdo}} \end{aligned}$ | Propagation Delay NAND Gate | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \text { (Figure 1) } \end{aligned}$ |  | 8 | 12 | ns |
|  |  |  |  | 5 | 8 | ns |
| $\mathrm{t}_{1}$ | Differential Delay | Load, $100 \Omega$ and 5000 pF , (Figure 2) |  | 12 | 16 | ns |
| $\mathrm{t}_{2}$ | Differential Delay | Load, $100 \Omega$ and 5000 pF , (Figure 2) |  | 12 | 16 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS7830 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8830. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.

figure 1.


Figure 2.

## typical performance characteristics


ac test circuit


## switching time waveforms



## DS7831/DS8831, DS7832/DS8832 TRI-STATE ${ }^{\circledR}$ line driver general description

Through simple logic control, the DS7831/ DS8831, DS7832/DS8832 can be used as either a quad single-ended line driver or a dual differential line driver. They are specifically designed for party line (bus-organized) systems. The DS7832/ DS8832 does not have the $\mathrm{V}_{\mathrm{cc}}$ clamp diodes found on the DS7831/DS8831.

The DS7831 and DS7832 are specified for operation over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ military temperature range. The DS8831 and DS8832 are specified for operation over the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range.

## features

- Series 54/74 compatible
- 17 ns propagation delay
- Very low output impedance-high drive capability
- 40 mA sink and source currents
- Gating control to allow either single-ended or differential operation


## connection and logic diagram



Order Number DS7831J, DS8831J,
DS7832J, DS8832J, DS8831N, DS8832N, DS7831W, or DS7832W
truth table (Shown for A Channels Only)

| "A" OUTPUT | DISABLE | DIFFERENTIAL/ SINGLE-ENDED MODE CONTROL |  | INPUT A1 | OUTPUT A1 | INPUT A2 | OUTPUT A2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | Logical " 1 " or Logical " 0 " | Same as Input A1 | Logical " 1 " or Logical " 0 " | Same as Input A2 |
| 0 | 0 | $\begin{gathered} x \\ 1 \end{gathered}$ | $\begin{aligned} & 1 \\ & x \end{aligned}$ | Logical " 1 " or Logical " 0 " | Opposite of Input A1 | Logical "1" or Logical " 0 " | Same as Input A2 |
| $\begin{aligned} & 1 \\ & x \end{aligned}$ | $x$ | X | X | X | High impedance state | X | High impedance state |

$X=$ Don't Care

- High impedance output state which allows many outputs to be connected to a common bus line.


## mode of operation

To operate as a quad single-ended line driver apply logical " 0 "'s to the Output Disable pins (to keep the outputs in the normal low impedance mode) and apply logical " 0 "'s to both Differential/ Single-ended Mode Control inputs. All four channels will then operate independently and no signal inversion will occur between inputs and outputs.
To operate as a dual differential line driver apply logical " 0 "'s to the Output Disable pins and apply at least one logical " 1 " to the Differential/Singleended Mode Control inputs. The inputs to the $A$ channels should be connected together and the inputs to the B channels should be connected toIn this mode the signals applied to the resulting inputs will pass non-inverted on the $A_{2}$ and $B_{2}$ outputs and inverted on the $A_{1}$ and $B_{1}$ outputs.
When operating in a bus-organized system with outputs tied directly to outputs of other
(continued)

## absolute maximum ratings (Note 1)

## operating conditions

| Supply Voltage | 7 V |
| :--- | ---: |
| Input Voltage | 5.5 V |
| Output Voltage | 5.5 V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec. ) | $300^{\circ} \mathrm{C}$ |
| Time that 2 bus-connected devices may |  |
| be in opposite low impedance states |  |
| simultaneously |  |
|  |  |


|  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: |
| Supply Voltage $\left(\mathrm{V}_{\mathrm{CC}}\right)$ | 4.5 | 5.5 | V |
| DS7831, DS7832 | 4.75 | 5.25 | V |
| DS8831, DS8832 |  |  |  |
| Temperature (TA) | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DS7831, DS7832 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics (Notes 2 and 3 )

|  | PARAMETER | CONDITIONS |  |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{1 H}$ | Logical " 1 " Input Voltage | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Min}$ |  |  |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logical " 0 " Input Voltage | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Min}$ |  |  |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical " 1 " Output Voltage | DS7831, DS7832 |  | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Min}$ | $\mathrm{I}_{0}=-40 \mathrm{~mA}$ | 1.8 | 2.3 |  | V |
|  |  |  |  | $\mathrm{I}_{0}=-2 \mathrm{~mA}$ | 2.4 | 2.7 |  | V |
|  |  | DS8831, DS8832 |  |  | $I_{0}=-40 \mathrm{~mA}$ | 1.8 | 2.5 |  | V |
|  |  |  |  | $\mathrm{I}_{0}=-5.2 \mathrm{~mA}$ | 2.4 | 2.9 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical " 0 ' Output Voitage | DS7831, DS7832 |  |  | $\mathrm{V}_{\mathrm{Cc}}=\mathrm{Min}$ | $\mathrm{I}_{0}=40 \mathrm{~mA}$ |  | 0.29 | 0.50 | V |
|  |  |  |  | $\mathrm{I}_{0}=32 \mathrm{~mA}$ |  |  |  | 0.40 | V |
|  |  | DS8831, DS8832 |  |  |  | $\mathrm{I}_{0}=40 \mathrm{~mA}$ |  | 0.29 | 0.50 | V |
|  |  |  |  | $\mathrm{I}_{\mathrm{O}}=32 \mathrm{~mA}$ |  |  |  | 0.40 | V |
| $I_{\text {IH }}$ | Logical "1" Input Current | $V_{c c}=$ Max | DS7831, DS7832, $\mathrm{V}_{1 \mathrm{~N}}=5.5 \mathrm{~V}$ |  |  |  |  | 1 | mA |
|  |  |  | DS8831, DS8832, $V_{\text {IN }}=2.4 \mathrm{~V}$ |  |  |  |  | 40 | $\mu \mathrm{A}$ |
| 112 | Logical "0" Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  |  | -1.0 | -1.6 | mA |
| $\mathrm{I}_{0}$ | Output Disable Current | $\mathrm{V}_{C C}=\mathrm{Max}, \mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ or 0.4 V |  |  |  | -40 |  | 40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{SC}}$ | Output Short Circuit Current | $\mathrm{V}_{\text {cc }}=$ Max, (Note 4) |  |  |  | -40 | $-100$ | -120 | mA |
| $\mathrm{I}_{\mathrm{cc}}$ | Supply Current | $V_{C C}=$ Max |  |  |  |  | 65 | 90 | mA |
| $\mathrm{V}_{\text {CLI }}$ | Input Diode Clamp Voltage | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{1 \mathrm{~N}}=-12 \mathrm{~mA}$ |  |  |  |  |  | -1.5 | V |
| $V_{\text {clo }}$ | Output Diode Clamp Voltage | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | Iou | $=-12 \mathrm{~mA}$ | $\begin{aligned} & \text { DS7831/DS8831 } \\ & \text { DS7832/DS8832 } \end{aligned}$ |  |  | -1.5 | V |
|  |  |  | lou | $=12 \mathrm{~mA}$ | DS7831/DS8831 |  |  | $\mathrm{V}_{\mathrm{cc}}+1.5$ | V |

switching characteristics

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {pdo }}$ | Propagation Delay to a Logical " 0 " from Inputs A1, A2, B1, B2 Differential Single-ended Mode Control to Outputs | $V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 13 | 25 | ns |
| $t_{\mathrm{pd} 1}$ | Propagation Delay to a Logical " 1 " from Inputs A1, A2, B1, B2. Differential Single-ended Mode Control to Outputs | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 13 | 25 | ns |
| ${ }_{1} \mathrm{H}$ | Delay from Disable Inputs to High Impedance State (from Logical " 1 " Level) | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 6 | 12 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Delay from Disable Inputs to High Impedance State (from Logical " 0 " Level) | $V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 14 | 22 | ns |
| $\mathrm{t}_{\mathrm{H} 1}$ | Propagation Delay from Disable Inputs to Logical "1" Level (from High Impedance State) | $V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 14 | 22 | ns |
| $\mathrm{t}_{\mathrm{HO}}$ | Propagation Delay from Disable Inputs to Logical. " 0 " Level (from High Impedance State) | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\text {A }}=25^{\circ} \mathrm{C}$ |  | 18 | 27 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} /$ max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS7831 and DS7832 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8831 and DS8832. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Applies for $\mathrm{T}_{A}=125^{\circ} \mathrm{C}$ only. Only one output should be shorted at a time.

## mode of operation (cont.)

DS7831/DS8831's, DS7832/DS8832's (Figure 1), all devices except one must be placed in the "high impedance" state. This is accomplished by ensuring that a logical " 1 " is applied to at least one of the Output Disable pins of each device which is to be in the "high impedance" state. A NOR gate was purposely chosen for this function since it is possible with only two DM5442/ DM7442, BCD-to-decimal decoders, to decode as many as 100 DS7831/DS8831's, DS7832/ DS8832's (Figure 2).
The unique device whose Disable inputs receive two logical " 0 " levels assumes the normal low
impedance output state, providing good capacitive drive capability and waveform integrity especially during the transition from the logical " 0 " to logical " 1 " state. The other outputs-in the high impedance state-take only a small amount of leakage current from the low impedance outputs. Since the logical " 1 " output current from the selected device is 100 times that of a conventional Series $54 / 74$ device ( 40 mA vs. $400 \mu \mathrm{~A}$ ), the output is easily able to supply that leakage current for several hundred other DS7831/DS8831's, DS7832/DS8832's and still have available drive for the bus line (Figure 3).


Figure 1


Figure 2


Figure 3

## typical performance characteristics




Total Supply Current vs Frequency




Propagation Delay from Input to Output (Channel 1)

Delay from Disable to Low Impedance State


Logical "1" Output Voltage vs Source Current


Propagation Delay in Differential Mode



Propagation Delay from Input to Output (Channel 2)

Propagation Delay vs Load Capacitance


Logical "0" Output Voltage vs Sink Current



## switching time waveforms



> Amplitude $=3.0 \mathrm{~V}$
> Frequency $=1.0 \mathrm{MHz}, 50 \%$ duty cycle
> $t_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}} \leq 10 \mathrm{~ns}(10 \%$ to $90 \%)$


$\mathrm{t}_{\mathrm{H}} 1$


|  | Switch \$1 | Switch \$2 | $c_{L}$ |
| :---: | :---: | :---: | :---: |
| Pod | closed | closed | 50 pF |
| $t_{\text {pao }}$ | closed | closed | 50 pF |
| $t_{\mathrm{OH}}$ | closed | closed | - 5 pF |
| $\mathrm{tin}_{1}$ | closed | closed | - 5 pF |
| $t_{\text {HO }}$ | closed | open | 50 pF |
| $\mathrm{t}_{\mathrm{H}}$, | open | closed | 50 pF |

*Jig capacitance.

DS7833/DS8833, DS7835/DS8835 quad TRI-STATE ${ }^{\circledR}$ party line transceivers

## general description

This family of TRI-STATE Party Line Transceivers offer extreme versatility in bus organized data transmission systems. The data bus may be unterminated, or terminated dc or ac, at one or both ends. Drivers in the third (high impedance) state load the data bus with a negligible leakage current. The receiver input current is low allowing at least 100 driver/receiver pairs to utilize a single bus. The bus loading is unchanged when $\mathrm{V}_{\mathrm{cc}}=0 \mathrm{~V}$. The receiver incorporates hysteresis to provide greater noise immunity. All devices utilize a high current TRI-STATE output driver. The DS7833/ DS8833 and DS7835/DS8835 employ TRI-STATE outputs on the receiver also.

The DS7833/DS8833 are non-inverting quad transceivers with a common inverter driver disable control and a common inverter receiver disable control.

The DS7835/DS8835 are inverting quad transceivers with a common inverter driver disable control and a common inverter receiver disable control.

## features

- Receiver hysteresis 400 mV typ
- Receiver noise immunity 1.4 V typ
- Bus terminal current for $80 \mu \mathrm{~A}$ max normal $\mathrm{V}_{\mathrm{cc}}$ or $\mathrm{V}_{\mathrm{cc}}=0 \mathrm{~V}$
- Receivers

Sink
Source

- Drivers

Sink
Source
$10.4 \mathrm{~mA}(\mathrm{Com})$ at 2.4 V min 5.2 mA (Mil) at 2.4 V min

- Drivers have TRI-STATE outputs
- DS7833/DS8833, DS7835/DS8835 receivers have TRI-STATE outputs
- Capable of driving $100 \Omega$ dc-terminated buses
- Compatible with Series 54/74


## connection diagrams

## Dual-In-Line and Flat Package



Order Number DS7833J, DS8833J, DS8833N or DS7833W

Dual-In-Line and Flat Package


Order Number DS7835J, DS8835J,
DS8835N or DS7835W

# absolute maximum ratings (Note 1) 

operating conditions

|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | 7.0 V | Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| Input Voltage | 5.5 V | DS7833, DS7835 | 4.5 | 5.5 | V |
| Output Voltage | 5.5 V | DS8833, DS8835 | 4.75 | 5.25 | V |
| Storage Temperature $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  | Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ | DS7833, DS7835 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
|  |  | DS8833, DS8835 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics (Notes 2 and 3 )


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS7833, DS7835 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8833, DS8835. All typicals are given for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.
switching characteristics $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {paO }}$ | Propagation Delay to a | (Figure 1) | DS7833/DS8833 |  | 14 | 30 | ns |
|  | Logic " 0 " From Input to Bus |  | DS7835/DS8835 |  | 10 | 20 | ns |
| $t_{p d 1}$ | Propagation Delay to a Logic "1" From Input to Bus | (Figure 1) | DS7833/DS8833 |  | 14 | 30 | ns |
|  |  |  | DS7835/DS8835 |  | 11 | 30 | ns |
| $\mathrm{t}_{\mathrm{pdO}}$ | Propagation Delay to a | (Figure 2) | DS7833/DS8833 |  | 24 | 45 | ns |
|  | Logic " 0 " From Bus to Output |  | DS7835/DS8835 |  | 16 | 35 | ns |
| $t_{\text {pd } 1}$ | Propagation Delay to a | (Figure 2) | DS7833/DS8833 |  | 12 | 30 | ns |
|  | Logic "1" From Bus to Output |  | DS7835/DS8835 |  | -. 18 | 30 | ns |
| $\mathrm{t}_{1 \mathrm{H}}$ | Delay From Disable | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$, (Figures 1 and 2) | Driver |  | 8.0 | 20 | ns |
|  | Input to High Impedance <br> State (From Logic "1" Level) |  | Receiver |  | 6.0 | 15 | ns |
| ${ }^{\text {toH }}$ |  | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$, (Figures 1 and 2) | Driver |  | 20 | 35 | ns |
|  | High Impedance State (From Logic "0" Level) |  | Receiver |  | 13 | 25 | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Delay From Disable Input to | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, (Figures 1 and 2) | Driver |  | 24 | 40 | ns |
|  | Logic "1" Level (From High Impedance State) |  | Receiver |  | 16 | 35 | ns |
| $\mathrm{t}_{\mathrm{HO}}$ | Delay From Disable Input to | $C_{L}=50 \mathrm{pF},($ Figures 1 and 2) | Driver |  | 19 | 35 | ns |
|  | Logic " 0 " Level (From High |  | Receiver DS7833 |  | 15 | 30 | ns |
|  | Impedance State) |  | Receiver DS7835 |  | 33 | 50 | ns |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Clock Frequency | . |  |  |  |  |  |

## ac test circuits



FIGURE 1. Driver Output Load


FIGURE 2. Receiver Output Load

## switching time waveforms



## switching time waveforms (con't)



## DS7834/DS8834, DS7839/DS8839 quad TRI-STATE ${ }^{\circledR}$ party line transceivers

## general description

This family of TRI-STATE party line transceivers offer extreme versatility in bus organized data transmission systems. The data bus may be unterminated, or terminated dc or ac, at one or both ends. Drivers in the third (high impedance) state load the data bus with a negligible leakage current. The receiver input current is low allowing at least 100 driver/receiver pairs to utilize a single bus. The bus loading is unchanged when $\mathrm{V}_{\mathrm{cc}}=0 \mathrm{~V}$. The receiver incorporates hysteresis to provide greater noise immunity. Both devices utilize a high current TRISTATE output driver. The DS7834/DS8834 and DS7839/ DS8839 employ TTL outputs on the receiver.

The DS7839/DS8839 are non-inverting quad transceivers with two common inverter driver disable controls.

The DS7834/DS8834 are inverting quad transceivers with two common inverter driver disable controls.

## features

- Receiver hysteresis
- Receiver noise immunity
- Bus terminal current for normal $\mathrm{V}_{\mathrm{Cc}}$ or $\mathrm{V}_{\mathrm{Cc}}=0 \mathrm{~V}$
- Receivers

Sink
Source

- Drivers

Sink
Source

- Drivers have TRI-STATE outputs
- Receivers have TRI-STATE outputs
- Capable of driving $100 \Omega$ dc-terminated buses
- Compatible with Series 54/74


## connection diagrams

Dual-In-Line and Flat Package


Order Number DS7834J, DS8834J
DS8843N or DS7834W

Dual-In-Line and Flat Package


TOP VIEW
Order Number DS7839J, DS8839J, DS8839N or DS7839W

Supply Voltage 7.0 V
Input Voltage 5.5 V
Output Voltage 5.5 V
Storage Temperature $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 Seconds)
dc electrical characteristics (Notes 2 and 3)


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS7834, DS7839 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8834, DS8839. All typicals are given for $\mathrm{V}_{\mathrm{C}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.
ac electrical characteristics $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pd} 0}$ | Propagation Delay to a Logic " 0 " from Input to Bus | (Figure 1) | DS7839/DS8839 |  | 14 | 30 | ns |
|  |  |  | DS7834/DS8834 |  | 10 | 20 | ns |
| $t_{p d 1}$ | Propagation Delay to a Logic " 1 " from Input to Bus | (Figure 1) | DS7839/DS8839 |  | 14 | 30 | ns |
|  |  |  | DS7834/DS8834 |  | 11 | 30 | ns |
| $\mathrm{t}_{\mathrm{pd} 0}$ | Propagation Delay to a Logic " 0 " from Bus to Output | (Figure 2) | DS7839/DS8839 |  | 24 | 45 | ns |
|  |  |  | DS7834/DS8834 |  | 16 | 35 | ns |
| $t_{\text {pd1 }}$ | Propagation Delay to a Logic " 1 " from Bus to Output | (Figure 2) | DS7839/DS8839 |  | 12 | 30 | ns |
|  |  |  | DS7834/DS8834 |  | 18 | 30 | ns |
| $\mathrm{t}_{1+\mathrm{H}}$ | Delay from Disable Input to High Impedance State (from Logic " 1 " Level) | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$, (Figures 1 and 2) | Driver Only |  | 8 | 20 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Delay from Disable Input to High Impedance State (from Logic " 0 " Level) | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$, (Figures 1 and 2) | Driver Only | , | 20 | 35 | ns |
| $t_{H 1}$ | Delay from Disable Input to Logic " 1 " Level (from High Impedance State) | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, (Figures 1 and 2) | Driver Only |  | 24 | 40 | ns |
| $t_{H O}$ | Delay from Disable Input to Logic ' 0 " Level (from High Impedance State) | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, (Figures 1 and 2) | Driver Only |  | 19 | 35 | ns |

## ac test circuits



FIGURE 1. Driver Output Load


FIGURE 2. Receiver Output Load

## switching time waveforms



## switching time waveforms (con't)



## Line Drivers/Receivers

## DS7836/DS8836 quad NOR unified bus receiver

## general description

The DS7836/DS8836 are quad 2-input receivers designed for use in bus organized data transmission systems interconnected by terminated $120 \Omega$ impedance lines. The external termination is intended to be $180 \Omega$ resistor from the bus to the +5 V logic supply together with a $390 \Omega$ resistor from the bus to ground. The design employs a built-in input hysteresis providing substantial noise immunity. Low input current allows up to 27 driver/ receiver pairs to utilize a common bus. This receiver has been specifically configured to replace the SP380 gate pin-for-pin to provide the distinct advantages of the DS7837 receiver with built-in hysteresis in existing systems. Performance is optimized for systems with bus rise and fall times $\leq 1.0 \mu \mathrm{~s} / \mathrm{V}$.

## features

- Low input current with normal $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{cc}}=0 \mathrm{~V}(15 \mu \mathrm{~A}$ typ $)$
- Built-in input hysteresis (1V typ)
- High noise immunity ( 2 V typ)
- Temperature-insensitive input thresholds track bus logic levels
- DTL/TTL compatible output
- Matched, optimized noise immunity for " 1 " and " 0 " levels
- High speed (18 ns typ)


## typical application



## connection diagram

Dual-In-Line and Flat Package


## absolute maximum ratings

operating conditions

|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | 7.0 V | Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| Current Voltage | 5.5 V | DS7836 | 4.5 | 5.5 | V |
| Power Dissipation | 600 mW | DS8836 | 4.75 | 5.25 | V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}$ | Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ | DS7836 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
|  |  | DS8836 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

## electrical characteristics

The following apply for $\mathrm{V}_{\text {MIN }} \leq \mathrm{V}_{\mathrm{CC}} \leq \mathrm{V}_{\text {MAX }}, \mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\text {MAX }}$, unless otherwise specified (Notes 2 and 3)

| PARAMETER |  |  | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TH }}$ | High Level Input Threshold | DS7836 |  | 1.65 | 2.25 | 2.65 | V |
|  |  | DS8836 |  | 1.80 | 2.25 | 2.50 | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Threshold | DS7836 |  | 0.97 | 1.30 | 1.63 | V |
|  |  | DS8836 |  | 1.05 | 1.30 | 1.55 | V |
| In | Maximum Input Current | $\mathrm{V}_{\text {IN }}=4 \mathrm{~V}$ | $\mathrm{V}_{\text {cc }}=$ Max |  | 15 | 50 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{cc}}=0 \mathrm{~V}$ |  | 1 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $\mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-400 \mu \mathrm{~A}$ |  | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical " 0 " Output Voltage | $V_{\text {IN }}=4 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=16 \mathrm{~mA}$ |  |  | 0.25 | 0.4 | V |
| $\mathrm{I}_{\mathrm{SC}}$ | Output Short Circuit Current | $\mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max},(\text { Note } 4)$ |  | -18 |  | -55 | mA |
| $\mathrm{I}_{\mathrm{cc}}$ | Power Supply Current | $\mathrm{V}_{\text {IN }}=4 \mathrm{~V}$, (Per Package) |  |  | 25 | 40 | mA |
| $\mathrm{V}_{C L}$ | Input Clamp Diode Voltage | $\mathrm{I}_{\text {IN }}=-12 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | -1 | -1.5 | V |

## switching characteristics

$V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified.

| PARAMETER |  |  | CONDITIONS |  | MIN | TYP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pd}}$ | Propagation Delays | MAX | UNITS |  |  |  |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS7836 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8836. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Fan-out of 10 load, $C_{\text {LOAD }}=15 \mathrm{pF}$ totaI, measured from $\mathrm{V}_{\mathrm{IN}}=1.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{OUT}}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ to 3 V pulse.
Note 5: Fan-out of 10 load, $C_{\text {LOAD }}=15 \mathrm{pF}$ total, measured from $\mathrm{V}_{\mathrm{IN}}=2.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{OUT}}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ to 3 V pulse.

## Line Drivers/Receivers

NATIONAL

## DS7837/DS8837 hex unified bus receiver

## general description

The DS7837/DS8837 are high speed receivers designed for use in bus organized data transmission systems interconnected by terminated $120 \Omega 2 \mathrm{im}$ pedance lines. The external termination is intended to be $180 \Omega 2$ resistor from the bus to the +5 V logic supply together with a $390 \Omega 2$ resistor from the bus to ground. The receiver design employs a built-in input hysteresis providing substantial noise immunity. Low input current allows up to 27 driver/receiver pairs to utilize a common bus: Disable inputs provide time discrimination. Disable inputs and receiver outputs are DTL/TTL compatible. Performance is optimized for systems with bus rise and fall times $\leq 1.0 \mu \mathrm{~s} / \mathrm{V}$.

## features

- Low receiver input current for normal $\mathrm{V}_{\mathrm{cc}}$ or $\mathrm{V}_{\mathrm{cc}}=0 \mathrm{~V}(15 \mu \mathrm{~A}$ typ $)$
- Six separate receivers per package
- Built-in receiver input hysteresis (1V tỳp)
- High receiver noise immunity ( 2 V typ)
- Temperature insensitive receiver input thresholds track bus logic levels
- DTL/TTL compatible disable and output
- Molded or cavity dual-in-line or flat package
- High speed


## typical application


connection diagram

Dual-In-Line and Flat Package


TOP VIEW

|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | 7 V | Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| Input Voltage | 5.5 V | DS7837 | 4.5 | 5.5 | V |
| Power Dissipation | 600 mW | DS8837 | 4.75 | 5.25 | V |
| Operating Temperature Range DS7837 |  | Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| DS7837 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | DS7837 | $-55$ | +125 | ${ }^{\circ} \mathrm{C}$ |
| DS8837 | $0^{\circ}{ }^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | DS8837 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

## electrical characteristics

The following apply for $\mathrm{V}_{\mathrm{MIN}} \leq \mathrm{V}_{\mathrm{CC}} \leq \mathrm{V}_{\mathrm{MAX}}, \mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\text {MAX }}$, unless otherwise specified (Notes 2 and 3)

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{T H}$ | High Level Receiver Threshold |  | DS7837 | 1.65 | 2.25 | 2.65 | V |
|  |  |  | DS8837 | 1.80 | 2.25 | 2.50 | V |
| $V_{T L}$ | Low Level Receiver Threshold |  | DS7837 | 0.97 | 1.30 | 1.63 | V |
|  |  | , | DS8837 | 1.05 | 1.30 | 1.55 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Maximum Receiver Input Current | $V_{\text {IN }}=4 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{MAX}}$ |  | 15.0 | 50.0 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{C C}=0 \mathrm{~V}$ |  | 1.0 | 50.0 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Logical "0" Receiver Input Current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{MAX}}$ |  |  | 1.0 | 50.0 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IH }}$ | Logical "1" Input Voltage |  | Disable | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logical "0" Input Voltage |  | Disable |  |  | 0.8 | V |
| $I_{\text {IH }}$ | Logical "1" Input Current | Disable Input | $\mathrm{V}_{\text {IND }}=2.4 \mathrm{~V}$ |  |  | 80.0 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IND }}=5.5 \mathrm{~V}$ |  |  | 2.0 | mA |
| $I_{\text {IL }}$ | Logical "0' Input Current | $\mathrm{V}_{\text {IN }}=4 \mathrm{~V}, \mathrm{~V}_{\text {IND }}=0.4 \mathrm{~V}$, Disable Input |  |  |  | -3.2 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $\mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {IND }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |  | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical " 0 " Output Voltage | $\mathrm{V}_{\mathrm{IN}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IND}}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  |  | 0.25 | 0.4 | V |
| los | Output Short Circuit Current | $V_{I N}=0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IND}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{MAX}},$ <br> (Note 4) |  | -18.0 |  | -55.0 | mA |
| $\mathrm{I}_{\mathrm{cc}}$ | Power Supply Current | $\mathrm{V}_{\text {IN }}=4 \mathrm{~V}, \mathrm{~V}_{\text {IND }}=0 \mathrm{~V}$, (Per Package) |  |  | 45.0 | 60.0 | mA |
| $\mathrm{V}_{\mathrm{CL}}$ | Input Clamp Diode | $V_{I N}=-12 \mathrm{~mA}, \mathrm{~V}_{\text {IND }}=-12 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | -1.0 | -1.5 | V |

switching characteristics

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pd}}$ | Propagation Delays | $V_{I N D}=0 V,$ <br> Receiver | Input to Logical "1" Output, (Note 5) |  | 20 | 30 | ns |
|  |  |  | Input to Logical "0" Output, (Note 6) |  | 18 | 30 | ns |
|  |  | $V_{I N}=0 V,$ <br> Disable, <br> (Note 7) | Input to Logical "1" Output |  | 9 | 15 | ns |
|  |  |  | Input to Logical "0" Output |  | 4 | 10 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these timits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS7837 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8837. All typicals values are for $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positve, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.
Note 5: Fan-out of 10 load, $C_{L O A D}=15 \mathrm{pF}$ total. Measured from $\mathrm{V}_{I N}=1.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{OUT}}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ to 3 V pulse.
Note 6: Fan-out of 10 load, $C_{\text {LOAD }}=15 \mathrm{pF}$ total. Measured from $\mathrm{V}_{I N}=2.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{OUT}}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ to 3 V pulse.
Note 7: Fan-out of 10 load, $C_{\text {LOAD }}=15 \mathrm{pF}$ total. Measured from $\mathrm{V}_{\text {IN }}=1.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{OUT}}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ to 3 V pulse.

## Line Drivers /Receivers

## NATIONAL

## DS7838/DS8838 quad unified bus transceiver

## general description

The DS7838/DS8838 are quad high speed drivers/ receivers designed for use in bus organized data transmission systems interconnected by terminated $120 \Omega$ impedance lines. The external termination is intended to be a $180 \Omega$ resistor from the bus to the +5 V logic supply together with a $390 \Omega$ resistor from the bus to ground. The bus can be terminated at one or both ends. Low bus pin current allows up to 27 driver/receiver pairs to utilize a common bus. The bus loading is unchanged when $\mathrm{V}_{\mathrm{cc}}=0 \mathrm{~V}$. The receivers incorporate hysteresis to greatly enhance bus noise immunity. One two-input NOR gate is included to disable all drivers in a package simultaneously. Receiver performance is optimized for systems with bus rise and fall times $\leq 1.0 \mu \mathrm{~s} / \mathrm{V}$.

## features

- 4 totally separate driver/receiver pairs per package
- 1V typical receiver input hysteresis
- Receiver hysteresis independent of receiver output load
- Guaranteed minimum bus noise immunity of 1.3V, 2 V typ.
- Temperature-insensitive receiver thresholds track bus logic levels
- $20 \mu \mathrm{~A}$ typical bus terminal current with normal $V_{c c}$ or with $V_{c c}=0 V$
- Open collector driver output allows wire-OR connection
- High speed
- Series 74 TTL compatible driver and disable inputs and receiver outputs


## typical application


connection diagram
Dual In-Line and Flat Package


TOP VIEW
Order Number DS7838J Order Number DS8838N Order Number DS7838W or DS8838J

## absolute maximum ratings (Note 1)

Supply Voltage<br>7 V 5.5 V 600 mW<br>Input and Output Voltage 600 mW

Operating Temperature Range
DS7838
DS8838
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Storage Temperature Range $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature, (Soldering, 10 sec )
$300^{\circ} \mathrm{C}$
electrical characteristics
DS7838/DS8838: The following apply for $\mathrm{V}_{\text {MIN }} \leq \mathrm{V}_{\mathrm{CC}} \leq \mathrm{V}_{\mathrm{MAX}}, \mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\text {MAX }}$ unless otherwise specified (Notes 2 and 3)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :--- | :--- | :--- | :--- | :--- |

## DRIVER AND DISABLE INPUTS

| $\mathrm{V}_{\text {IH }}$ | Logical "1" Input Voltage |  | 2.0 |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{~L}}$ | Logical "0' Input Voltage |  |  |  | 0.8 | V |
| 11 | Logical "1" Input Current | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1 | mA |
| $\mathrm{I}_{1 \mathrm{H}}$ | Logical "1" Input Current | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Logical " 0 " Input Current | $\mathrm{V}_{1 \mathrm{~N}}=0.4 \mathrm{~V}$ |  |  | -1.6 | mA |
| $\mathrm{V}_{\mathrm{CL}}$. | Input Diode Clamp Voltage | $\begin{aligned} & I_{D I S}=-12 \mathrm{~mA}, \mathrm{I}_{\mathrm{IN}}=-12 \mathrm{~mA}, \mathrm{I}_{\text {BUS }}=-12 \mathrm{~mA}, \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  | -1 | -1.5 | V |

## DRIVER OUTPUT/RECEIVER INPUT

| $\mathrm{V}_{\text {OLB }}$ | Low Level Bus Voltage | $V_{\text {DIS }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=2 \mathrm{~V}, \mathrm{I}_{\text {BUS }}=50 \mathrm{~mA}$ |  |  | 0.4 | 0.7 | v |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {IHB }}$ | Maximum Bus Current | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {BUS }}=4 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=\mathrm{V}_{\text {MAX }}$ |  |  | 20 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {ILB }}$ | Maximum Bus Current | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {BUS }}=4 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=0 \mathrm{~V}$ |  |  | 2 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{1+}$ | High Level Receiver Threshold | $\mathrm{V}_{\text {IND }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {OL }}=16 \mathrm{~mA}$ | DS7838 | 1.65 | 2.25 | 2.65 | V |
|  |  |  | DS8838 | 1.80 | 2.25 | 2.50 | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Receiver Threshold | $\mathrm{V}_{\text {IND }}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | DS7838 | 0.97 | 1.30 | 1.63 | V |
|  |  |  | DS8838 | 1.05 | 1.30 | 1.55 | V |

RECEIVER OUTPUT

| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {BUS }}=0.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OL }}$ | Logical " 0 " Output Voltage | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {BUS }}=4 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.25 | 0.4 | V |
| Ios | Output Short Circuit Current | $\begin{aligned} & \mathrm{V}_{\text {DIS }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {BUS }}=0.5 \mathrm{~V}, \\ & \mathrm{~V}_{\text {OS }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\text {MAX }},(\text { Note 4) } \end{aligned}$ | -18 |  | -55 | mA |
| $\mathrm{I}_{\mathrm{cc}}$ | Supply Current | $\mathrm{V}_{\text {DIS }}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=2 \mathrm{~V}$, (Per Package) |  | 50 | 70 | mA |
| $\mathrm{t}_{\mathrm{pd}}$ | Propagation Delays (Note 8) Disable to Bus " 1 " | (Note 5) |  | 19 | 30 | ns |
|  | Disable to Bus "0" | (Note 5) |  | 15 | 23 | ns |
|  | Driver Input to Bus " 1 " | (Note 5) |  | 17 | 25 | ns |
|  | Driver Input to Bus " 0 " | (Note 5) |  | 9 | 15 | ns |
|  | Bus to Logical "1" Reciever Output | (Note 6) |  | 20 | 30 | ns |
|  | Bus to Logical " 0 " Receiver Output | (Note 7) |  | 18 | 30 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS7838 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8838. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.
Note 5: $91 \Omega$ from bus pin to $V_{C C}$ and $200 \Omega$ from bus pin to ground, $C_{\text {LOAD }}=15 \mathrm{pF}$ total. Measured from $V_{I N}=1.5 \mathrm{~V}$ to $V_{B U S}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=$ 0 V to 3.0 V pulse.
Note 6: Fan-out of 10 load, $C_{\text {LOAD }}=15 \mathrm{pF}$ total. Measured from $\mathrm{V}_{\mathrm{IN}}=1.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{OUT}}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ to 3.0 V pulse.
Note 7: Fan-out of 10 load, $C_{\text {LOAD }}=15 \mathrm{pF}$ total. Measured from $\mathrm{V}_{I N}=2.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{OUT}}=1.5 \mathrm{~V} \mathrm{~V}_{I N}=0 \mathrm{~V}$ to 3.0 V pulse.
Note 8: These apply for $\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$ unless otherwise specified.

## DS55107/DS75107, DS55108/DS75108, DS1603/DS3603, DS75207, DS75208, DS3604 dual line receivers

## general description

The nine products described herein are TTL compatible dual high speed circuits intended for sensing in a broad range of system applications. While the primary usage will be for line receivers or MOS sensing, any of the products may effectively be used as voltage comparators, level translators, window detectors, transducer preamplifiers, and in other sensing applications. As digital line receivers the products are applicable with the DS55109/DS75109 and DS55110/DS75110 companion drivers, or may be used in other balanced or unbalanced party-line data transmission systems. The improved input sensitivity and delay specifications of the DS75207, DS75208 and DS3604 make them ideal for sensing high performance MOS memories as well as high sensitivity line receivers and voltage comparators. TRI-STATE ${ }^{\circledR}$ products enhance bused organizations.

## features

- Diode protected input stage for power "OFF" condition
- 17 ns typ high speed
- TTL compatible
- $\pm 10 \mathrm{mV}$ or $\pm 25 \mathrm{mV}$ input sensitivity
- $\pm 3 \mathrm{~V}$ input common-mode range
- High input impedance with normal $\mathrm{V}_{\mathrm{CC}}$, or $V_{c c}=0 \mathrm{~V}$
- Strobes for channel selection
- TRI-STATE outputs for high speed buses
- Dual circuits
- Sensitivity gntd. over full common-mode range
- Logic input clamp diodes-meets both " $A$ " and "B" version specifications
- $\pm 5 \mathrm{~V}$ standard supply voltages


## connection diagrams

Dual-In-Line Package


Order Number DS55107J, DS75107J, DS55108J, DS75108J, DS75207J or DS75208J
Order Number DS75107N, DS75108N, DS75207N or DS75208N
Order Number DS55107W or DS55108W

## Dual-In-Line Package



Order Number DS1603J, DS3603J DS3604J or DS1603W
Order Number DS3603N or DS3604N

## product selection guide

| TEMPERATURE $\rightarrow$ PACKAGE $\rightarrow$ | $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ <br> CAVITY DIP | $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ <br> CAVITY OR MOLDED DIP |  |
| :---: | :---: | :---: | :---: |
| INPUT SENSITIVITY $\rightarrow$ OUTPUT LOGIC $\downarrow$ | $\pm 25 \mathrm{mV}$ | $\pm 25 \mathrm{mV}$ | $\pm 10 \mathrm{mV}$ |
| TTL Active Pull-up TTL Open Collector TTL TRI-STATE | DS55107 DS55108 DS1603 | DS75107 <br> DS75108 DS3603 | DS75207 DS75208 DS3604 |

## absolute maximum ratings (Notes 1,2 and 3 )

Supply Voltage, $\mathrm{V}_{\mathrm{CC}}{ }^{+}$
Supply Voltage, $\mathrm{V}_{\mathrm{CC}}{ }^{-}$
Differential Input Voltage
Common Mode Input Voltage
$7 V$
$-7 V$
$\pm 6 \mathrm{~V}$
$\pm 5 \mathrm{~V}$

Strobe Input Voltage
Storage Temperature Range
Power-Dissipation
Lead Temperature (Soldering, 10 sec )

## operating conditions

|  | DS55107, <br> DS55108, <br> DS1603 |  |  | DS75107, DS75207 <br> DS75108, DS75208 <br> DS3603, DS3604 |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | NOM | MAX | MIN | NOM | MAX |
| Supply Voltage $V_{C C}{ }^{+}$ | 4.5 V | 5 V | 5.5 V | 4.75 V | 5 V | 5.25 V |
| Supply Voltage $\mathrm{V}_{\mathrm{CC}^{-}}$ | -4.5 V | -5 V | -5.5 V | -4.75 V | -5 V | -5.25 V |
| Operating Temperature Range | $-55^{\circ} \mathrm{C}$ | to | $+125^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ | to | $+70^{\circ} \mathrm{C}$ |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS1603, DS55107 and DS55108 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3603, DS3604, DS75107, DS75108. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis

## typical applications



Line Receiver Used in MOS Memory System


## schematic diagrams



Note $1: 1 / 2$ of the dual circuit is shown.
Note 2: *Indicates connections common to second half of dual circuit.'
Note 3: Components shown with dash lines are applicable to the DS55107, DS75107 and DS75207 only.

DS 1603/DS3603, DS3604


DS55107/DS75107, DS55108/DS75108
electrical characteristics ( $T_{\text {MIN }} \leq T_{A} \leq T_{\text {MAX }}$ )

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{IH}}$ | High Level Input Current Into A1, B1, A2 or B2 | $\begin{aligned} & V_{C C+}=M a x, V_{c c-}=M a x, \\ & V_{I D}=0.5 \mathrm{~V}, V_{I C}=-3 \mathrm{~V} \text { to } 3 \mathrm{~V} \end{aligned}$ |  |  | 30 | 75 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Low Level Input Current Into A1, B1, A2 or B2 | $\begin{aligned} & V_{C C+}=M a x, V_{C C-}=M a x, \\ & V_{I D}=-2 V, V_{I C}=-3 V \text { to } 3 V \end{aligned}$ |  |  |  | -10 | $\mu \mathrm{A}$ |
| $I_{\text {IH }}$ | High Level Input Current | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}+_{+}}=\mathrm{Max}, \\ & \mathrm{~V}_{\mathrm{cc}^{-}}=\mathrm{Max} \end{aligned}$ | $\mathrm{V}_{\mathrm{IH}(\mathrm{S})}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  | Into G1 or G2 |  | $\mathrm{V}_{\mathrm{IH}(\mathrm{S})}=\mathrm{Max} \mathrm{V}_{\text {cc }+}$ |  |  | 1 | mA |
| IIL | Low Level Input Current Into G1 or G2 | $\begin{aligned} & V_{\mathrm{CC}+}=M a x, V_{\mathrm{cc}-}=M a x, \\ & \mathrm{~V}_{\mathrm{IL}(\mathrm{~s})}=0.4 \mathrm{~V} \end{aligned}$ |  |  |  | -1.6 | mA |
| $I_{1 H}$ | High Level Input Current Into S | $\begin{aligned} & \mathrm{V}_{\mathrm{cC}+}=\mathrm{Max} \\ & \mathrm{~V}_{\mathrm{cc}-}=\mathrm{Max} \end{aligned}$ | $\mathrm{V}_{\mathrm{IH}(\mathrm{S})}=2.4 \mathrm{~V}$ |  |  | 80 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{IH}(\mathrm{S})}=\mathrm{Max} \mathrm{V}_{\mathrm{CC}+}$ |  |  | 2 | mA |
| IIL | Low Level Input Current Into S | $\begin{aligned} & V_{\mathrm{CC}+}=\operatorname{Max}, \mathrm{V}_{\mathrm{cc}-}=\operatorname{Max} \\ & \mathrm{V}_{\mathrm{IL}(\mathrm{~s})}=0.4 \mathrm{~V} \end{aligned}$ |  |  |  | -3.2 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\begin{aligned} & V_{\mathrm{CC}+}=\mathrm{Min}, \mathrm{~V}_{\mathrm{CC}-}=\mathrm{Min}, \\ & \mathrm{I}_{\text {LOAD }}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{ID}}=25 \mathrm{mV}, \\ & \mathrm{~V}_{\mathrm{IC}}=-3 \mathrm{~V} \text { to } 3 \mathrm{~V},(\text { Note } 3) \end{aligned}$ |  | 2.4 |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low Level Output Voltage | $\begin{aligned} & V_{C C+}=M i n, V_{C C-}=M i n, \\ & I_{\text {SINK }}=16 \mathrm{~mA}, V_{I D}=-25 \mathrm{mV}, \\ & V_{\text {IC }}=-3 \mathrm{~V} \text { to } 3 \mathrm{~V} \end{aligned}$ |  |  |  | 0.4 | V |
| IOH | High Level Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}_{+}}=\operatorname{Min}, \mathrm{V}_{\mathrm{CC}-}=\operatorname{Min} \\ & \mathrm{V}_{\mathrm{OH}}=\mathrm{Max} \mathrm{~V}_{\mathrm{CC}+},(\text { Note } 4) \end{aligned}$ |  |  |  | 250 | $\mu \mathrm{A}$ |
| los | Short Circuit Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}+}=\mathrm{Max}, \mathrm{~V}_{\mathrm{CC}-}=\mathrm{Max}, \\ & \text { (Notes } 2 \text { and } 3 \text { ) } \end{aligned}$ |  | -18 |  | -70 | mA |
| $\mathrm{ICCH}_{+}$ | High Logic Level Supply Current From $\mathrm{V}_{\mathrm{cc}}$ | $\begin{aligned} & V_{C C+}=M a x, V_{C C-}=M a x, \\ & V_{\text {ID }}=25 \mathrm{mV}, T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | 18 | 30 | mA |
| $\mathrm{I}_{\mathrm{CCH}-}$ | High Logic Level Supply Current From $\mathrm{V}_{\mathrm{cc}}$ | $\begin{aligned} & V_{C C+}=M a x, V_{C C-}=M a x, \\ & V_{I D}=25 \mathrm{mV}, T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | -8.4 | -15 | mA |
| $V_{1}$ | Input Clamp Voltage on G or S | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}_{+}}=\mathrm{Min}, \mathrm{~V}_{\mathrm{CC}-}=\mathrm{Min}, \\ & \mathrm{I}_{\mathrm{IN}}=-12 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | -1 | -1.5 | V |

switching characteristics $\left(\mathrm{V}_{\mathrm{CC}+}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}-}=-5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH( }}$ ) | Propagation Delay Time, Low to High Level, From Differential Inputs A and B to Output | $R_{L}=390 \Omega, C_{L}=50 \mathrm{pF},$ <br> (Note 1) | (Note 3) |  | 17 | 25 | ns |
|  |  |  | (Note 4) |  | 19 | 25 | ns |
| $\mathrm{tPHL}^{\text {( })}$ | Propagation Delay Time, High to Low Level, From Differential Inputs A and B to Output | $\mathrm{R}_{\mathrm{L}}=390 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF},$ <br> (Note 1) | (Note 3) |  | 17 | 25 | ns |
|  |  |  | (Note 4) |  | 19 | 25 | ns |
| $t_{\text {PLH(S) }}$ | Propagation Delay Time, Low to High Level, From Strobe Input G or $S$ to Output | $\mathrm{R}_{\mathrm{L}}=390 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | (Note 3) |  | 10 | 15 | ns |
|  |  |  | (Note 4) |  | 13 | 20 | ns |
| $\mathrm{t}_{\text {PHL }}(\mathbf{S})$ | Propagation Delay Time, High to Low Level, From Strobe Input G or $S$ to Output | $\mathrm{R}_{\mathrm{L}}=390 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | (Note 3) |  | 8 | 15 | ns |
|  |  |  | (Note 4) |  | 13 | 20 | ns |

Note 1: Differential input is +100 mV to -100 mV pulse. Delays read from 0 mV on input to 1.5 V on output.
Note 2: Only one output at a time should be shorted.
Note 3: DS55107/DS75107 only.
Note 4: DS55108/DS75108 only.

DS75207, DS75208
electrical characteristics $\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\right)$

|  | PARAMETER | CO | DITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{1 H}$ | High Level Input Current Into A1, B1, A2 or B2 | $\begin{aligned} & V_{c c+}=M a x, V_{c c-}=M a x, \\ & V_{I D}=0.5 \mathrm{~V}, V_{I C}=-3 V \text { to } 3 V \end{aligned}$ |  |  | 30 | 75 | $\mu \mathrm{A}$ |
| IIL | Low Level Input Current Into A1, B1, A2 or B2 | $\begin{aligned} & V_{c c+}=M a x, V_{c c-}=M a x \\ & V_{I D}=-2 V, V_{I C}=-3 V \text { to } 3 V \end{aligned}$ |  |  |  | -10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | High Level Input Current | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}+}=\mathrm{Max}, \\ & \mathrm{~V}_{\mathrm{cc}-}=\mathrm{Max} \end{aligned}$ | $\mathrm{V}_{1 \mathrm{H}(\mathrm{S})}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  | Into G1 or G2 |  | $\mathrm{V}_{\mathrm{IH}(\mathrm{S})}=$ Max $\mathrm{V}_{\mathrm{CC}+}$ |  |  | 1 | mA |
| $I_{1 L}$ | Low Level Input Current Into G1 or G2 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}+}=\mathrm{Max}, \mathrm{~V}_{\mathrm{cc}-}=\mathrm{Max}, \\ & \mathrm{~V}_{\mathrm{IL}(\mathrm{~s})}=0.4 \mathrm{~V} \end{aligned}$ |  |  |  | -1.6 | mA |
| $I_{1 H}$ | High Level Input Current Into S | $\mathrm{V}_{\mathrm{cc}+}=\mathrm{Max}$, | $\mathrm{V}_{1 \mathrm{H}(\mathrm{S})}=2.4 \mathrm{~V}$ |  |  | 80 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {cc- }}=\mathrm{Max}$ | $\mathrm{V}_{\mathrm{IH}(\mathrm{S})}=\mathrm{Max} \mathrm{V}_{\mathrm{CC}+}$ |  |  | 2 | mA |
| $I_{\text {IL }}$ | Low Level Input Current Into S | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}+}=\mathrm{Max}, \mathrm{~V}_{\mathrm{Cc}-}=\mathrm{Max}, \\ & \mathrm{~V}_{\mathrm{LL}(\mathrm{~s})}=0.4 \mathrm{~V} \end{aligned}$ |  |  |  | -3.2 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\begin{aligned} & V_{C C+}=\operatorname{Min}, V_{C C-}=M i n, \\ & I_{\text {LOAD }}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{ID}}=10 \mathrm{mV}, \\ & \mathrm{~V}_{\text {IC }}=-3 \mathrm{~V} \text { to } 3 \mathrm{~V},(\text { Note } 3) \end{aligned}$ |  | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\begin{aligned} & V_{\mathrm{CC}+}=M i n, V_{\mathrm{CC}-}=M i n \\ & I_{\text {SINK }}=16 \mathrm{~mA}, \mathrm{~V}_{\text {ID }}=-10 \mathrm{mV}, \\ & V_{\text {IC }}=-3 \mathrm{~V} \text { to } 3 \mathrm{~V} \end{aligned}$ |  |  |  | 0.4 | V |
| IOH | High Level Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{Cc}+}=\operatorname{Min}, \mathrm{V}_{\mathrm{Cc}-}=\mathrm{Min}, \\ & \mathrm{~V}_{\mathrm{OH}}=\mathrm{Max} \mathrm{~V}_{\mathrm{Cc}+},(\text { Note } 4) \end{aligned}$ |  |  |  | 250 | $\mu \mathrm{A}$ |
| los | Short Circuit Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}^{+}}=\mathrm{Max}, \mathrm{~V}_{\mathrm{cc}}-=\mathrm{Max} \\ & (\text { Notes } 2,3 \text { and } 4) \end{aligned}$ |  | -18 |  | -70 | mA |
| $\mathrm{ICCH}+$ | High Logic Level Supply Current From Vcc | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}+}=\mathrm{Max}, \mathrm{~V}_{\mathrm{CC}-}=\mathrm{Max}, \\ & \mathrm{~V}_{\mathrm{ID}}=10 \mathrm{mV}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | 18 | 30 | mA |
| $\mathrm{I}_{\mathrm{CCH}}$ | High Logic Level Supply Current From $V_{c c}$ | $\begin{aligned} & V_{C C+}=M a x, V_{C C-}=M a x, \\ & V_{I D}=10 \mathrm{mV}, T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | -8.4 | -15 | mA |
| $V_{1}$ | Input Clamp Voltage on G or S | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}+}=\mathrm{Min}, \mathrm{~V}_{\mathrm{CC}-}=\mathrm{Min}, \\ & \mathrm{I}_{\mathrm{IN}}=-12 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | -1 | -1.5 | V |

switching characteristics $\left(\mathrm{V}_{\mathrm{CC}+}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}-}=-5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PLH( }}$ ( ) | Propagation Delay Time, Low-toHigh Level, From Differential Inputs A and B to Output | $\mathrm{R}_{\mathrm{L}}=470 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, (Note 1) |  |  | 35 | ns |
| $\mathrm{t}_{\text {PHL( }}$ ( ) | Propagation Delay Time, High-toLow Level, From Differential Inputs A and B to Output | $\mathrm{R}_{\mathrm{L}}=470 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, (Note 1) |  |  | 20 | ns |
| $\mathrm{t}_{\text {PLH(S) }}$ | Propagation Delay Time, Low-toHigh Level, From Strobe Inpuit G or $S$ to Output | $\mathrm{R}_{\mathrm{L}}=470 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  |  | 17 | ns |
| $\mathrm{t}_{\text {PHL(S) }}$ | Propagation Delay Time, High-toLow Level, From Strobe Input G or $S$ to Output | $\mathrm{R}_{\mathrm{L}}=470 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | $\cdots$ |  | 17 | ns |

Note 1: Differential input is +10 mV to -30 mV pulse. Delays read from 0 mV on input to 1.5 V on output.
Note 2: Only one output at a time should be shorted.
Note 3: DS75207 only.
Note 4: DS75208 only.

DS1603/DS3603
electrical characteristics ( $T_{\text {MIN }} \leq T_{A} \leq T_{\text {MAX }}$ )

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{1 H}$ | High Level Input Current Into A1, B1, A2 or. B 2 | $\begin{aligned} & V_{c c+}=M a x, V_{c c-}=M a x, \\ & V_{1 D}=0.5 \mathrm{~V}, V_{I C}=-3 V \text { to } 3 V \end{aligned}$ |  |  | 30 | 75 | $\mu \mathrm{A}$ |
| $1 / 1$ | Low Level Input Current Into A1, B1, A2 or B2 | $\begin{aligned} & V_{c c+}=M a x, V_{c c-}=M a x, \\ & V_{1 D}=-2 V, V_{1 C}=-3 V \text { to } 3 V \end{aligned}$ |  |  |  | -10 | $\mu \mathrm{A}$ |
| $\mathbf{I}_{1+}$ | High Level Input Current | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}+}=\text { Max, } \\ & \mathrm{V}_{\mathrm{cc}-}=\mathrm{Max} \end{aligned}$ | $\mathrm{V}_{1 \mathrm{H}(\mathrm{S})}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  | Into G1, G2 or D |  | $\mathrm{V}_{\mathrm{IH}(\mathrm{S})}=$ Max $\mathrm{V}_{\mathrm{cC}+}$ |  |  | 1 | mA |
| 1/L | Low Level Input Current Into D | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}+}=\text { Max, } \mathrm{V}_{\mathrm{Cc}-}=\text { Max, } \\ & \mathrm{V}_{\mathrm{IL}(\mathrm{D})}=0.4 \mathrm{~V} \\ & \hline \end{aligned}$ |  |  |  | -1.6 | mA |
| IIL | Low Level Input Current Into G1 or G2 | $\begin{aligned} & V_{\mathrm{VCC}_{+}}=M a \mathrm{Max}, \\ & V_{\mathrm{cc}-}=\mathrm{Max}, \\ & V_{(\mathrm{LL}(\mathrm{G})}=0.4 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{1 H(\mathrm{D})}=2 \mathrm{~V}$ |  |  | -40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IL }(\mathrm{D})}=0.8 \mathrm{~V}$ |  |  | -1.6 | mA |
| $\mathrm{V}_{\text {OH }}$ | High Level Output Voltage | $\begin{aligned} & V_{\text {CC }+}=M i n, V_{C C-}=M i n, \\ & I_{\text {LOAD }}=-2 \mathrm{~mA}, V_{I D}=25 \mathrm{mV} \\ & V_{\text {IL(D) }}=0.8 \mathrm{~V}, V_{I C}=-3 \mathrm{~V} \text { to } 3 \mathrm{~V} \end{aligned}$ |  | 2.4 |  |  | v |
| $\mathrm{V}_{\text {OL }}$ | Low Level Output Voltage | $\begin{aligned} & V_{\text {cC }+}=\operatorname{Min}, V_{\text {cc- }}=M i n, \\ & I_{\text {SINK }}=16 \mathrm{~mA}, V_{\text {ID }}=-25 \mathrm{mV}, \\ & V_{\mathrm{IL}(D)}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {IC }}=-3 \mathrm{~V} \text { to } 3 \mathrm{~V} \end{aligned}$ |  |  |  | 0.4 | v |
| lod | Output Disable Current | $\begin{aligned} & V_{\mathrm{cc}^{+}}=M a x, \\ & \mathrm{~V}_{\mathrm{cc}-}=M a x \\ & \mathrm{~V}_{\mathrm{HH}(\mathrm{D})}=2 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\text {OUT }}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}$ |  |  | -40 | $\mu \mathrm{A}$ |
| Ios | Short Circuit Output Current | $\begin{aligned} & V_{\mathrm{CC}^{+}}=M a x, V_{1 L(D)}=0.8 \mathrm{~V}, \\ & V_{\mathrm{CC}-}=\text { Max, (Note 2) } \end{aligned}$ |  | -18 |  | -70 | mA |
| ${ }^{\text {cch }}$ + | High Logic Level Supply Current From $\mathrm{V}_{\mathrm{cc}+}$ | $\begin{aligned} & V_{C C+}=M a x, V_{C C-}=M a x, \\ & V_{1 D}=25 \mathrm{mV}, T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | 28 | 40 | mA |
| $\mathrm{ICCH}^{\text {- }}$ | High Logic Level Supply Current From $\mathrm{V}_{\text {cc- }}$ | $\begin{aligned} & V_{c c+}=M a x, V_{c c-}=M a x, \\ & V_{1 D}=25 \mathrm{mV}, T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | -8.4 | -15 | mA |
| $v_{1}$ | Input Clamp Voltage on G or D | $\begin{aligned} & V_{c C^{+}}=M i n, V_{c C-}=\operatorname{Min}, \\ & V_{\mathbb{N}}=-12 \mathrm{~mA}, T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | -1 | -1.5 | v |

switching characteristics $\left(\mathrm{V}_{\mathrm{CC}+}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}-}=-5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH(D) }}$ | Propagation Delay Time, Low-toHigh Level, From Differential Inputs A and B to Output | $R_{L}=390 \Omega, C_{L}=50 \mathrm{pF}$, (Note 1) |  | 17 | 25 | ns |
| $\mathbf{t P H L}^{\text {(D) }}$ | Propagation Delay Time, High-toLow Level, From Differential Inputs A and B to Output | $\mathrm{R}_{\mathrm{L}}=390 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, (Note 1) |  | 17 | 25 | ns |
| $t_{\text {PLH(S) }}$ | Propagation Delay Time, Low-toHigh Level, From Strobe Input G to Output | $\mathrm{R}_{\mathrm{L}}=390 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 10 | 15 | ns |
| $\mathbf{t P H L S}^{\text {P }}$ | Propagation Delay Time, High-toLow Level, From Strobe Input G to Output | $\mathrm{R}_{\mathrm{L}}=390 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 8 | 15 | - ns |
| $\mathrm{t}_{1 \mathrm{H}}$ | Disable Low-to-High to Output High to Off | $\mathrm{R}_{\mathrm{L}}=390 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |  |  | 20 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Disable Low-to-High to Output Low to Off | $\mathrm{R}_{\mathrm{L}}=390 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |  |  | 30 | ns |
| $t_{\text {H1 }}$ | Disable High-to-Low to Output Off to High | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ to $0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  | 25 | ns |
| $\mathrm{t}_{\mathbf{H} \mathrm{O}}$ | Disable High-to-Low to Output Off to Low | $\mathrm{R}_{\mathrm{L}}=390 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  | 25 | ns |

Note 1: Differential input is +100 mV to -100 mV puise. Delays read from 0 mV on input to 1.5 V on output.
Note 2: Only one output at a time should be shorted.

DS3604
electrical characteristics $\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\right)$

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{H}}$ | High Level Input Current Into A1, B1, A2 or B2 | $\begin{aligned} & V_{C C+}=M a x, V_{C C-}=M a x, \\ & V_{I D}=0.5 \mathrm{~V}, V_{\text {IC }}=-3 \mathrm{~V} \text { to } 3 \mathrm{~V} \end{aligned}$ |  |  | 30 | 75 | $\mu \mathrm{A}$ |
| IIL | Low Level Input Current Into A1, B1, A2 or B2 | $\begin{aligned} & V_{\mathrm{CC}_{+}}=M a x, V_{C C-}=M a x, \\ & V_{I D}=-2 V, V_{I C}=-3 V \text { to } 3 V \end{aligned}$ |  |  | $\cdots$. | -10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | High Level Input Current | $\begin{aligned} & V_{\mathrm{cc}^{+}}=M a x, \\ & \mathrm{~V}_{\mathrm{cc}-}=\mathrm{Max} \end{aligned}$ | $\mathrm{V}_{1 \mathrm{H}(\mathrm{S})}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  | Into G1, G2 or D |  | $\mathrm{V}_{\mathrm{tH}(\mathrm{s})}=$ Max $\mathrm{V}_{\mathrm{CC}+}$ |  |  | 1 | mA |
| $I_{\text {IL }}$ | Low Level Input Current Into D | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}+}=\mathrm{Max}, \mathrm{~V}_{\mathrm{CC}-}=\mathrm{Max}, \\ & \mathrm{~V}_{\mathrm{IL}(\mathrm{D})}=0.4 \mathrm{~V} \end{aligned}$ |  |  | - | -1.6 | mA |
| IIL | Low Level Input Current Into G1 or G2 | $\begin{aligned} & V_{\mathrm{CC}^{+}}=\mathrm{Max}, \\ & \mathrm{~V}_{\mathrm{CC}-}=\mathrm{Max}, \\ & \mathrm{~V}_{\mathrm{IL}(\mathrm{G})}=0.4 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{1 \text { Hi(D) }}=2 \mathrm{~V}$ |  |  | -40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1 \mathrm{~L}(\mathrm{D})}=0.8 \mathrm{~V}$ |  |  | -1.6 | mA |
| $\mathrm{V}_{\text {OH }}$ | High Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}+}=\mathrm{Min}, \mathrm{~V}_{\mathrm{CC}-}=\mathrm{Min}, \\ & \mathrm{I}_{\mathrm{LOAD}}=-2 \mathrm{~mA}, \mathrm{~V}_{I D}=10 \mathrm{mV} \\ & \mathrm{~V}_{\text {IL(D) }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {IC }}=-3 \mathrm{~V} \text { to } 3 \mathrm{~V} \end{aligned}$ |  | 2.4 | : |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low Level Output Voltage | $\begin{aligned} & V_{\text {CC }+}=M i n, V_{C C-}=M i n, \\ & I_{\text {SINK }}=16 \mathrm{~mA}, V_{I D}=-10 \mathrm{mV}, \\ & V_{\text {IL(D) }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {IC }}=-3 \mathrm{~V} \text { to } 3 \mathrm{~V} \end{aligned}$ |  |  |  | 0.4 | v |
| IOD | Output Disable Current | $\begin{aligned} & V_{c C_{+}}=M a x, \\ & V_{c \mathrm{c}-}=M a x, \\ & V_{\mathrm{IH}(\mathrm{D})}=2 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\text {OUT }}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}$ |  |  | -40 | $\mu \mathrm{A}$ |
| Ios | Short Circuit Output Current | $\begin{aligned} & V_{\mathrm{CC}^{+}}=\operatorname{Max}, \mathrm{V}_{\mathrm{IL}(\mathrm{D})}=0.8 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}-}=\text { Max, }(\text { Note } 2) \end{aligned}$ |  | -18 | . | -70 | mA |
| $\mathrm{I}_{\mathrm{CCH}+}$ | High Logic Level Supply Current From $\mathrm{V}_{\mathrm{CC}+}$ | $\begin{aligned} & V_{C C+}=M a x, V_{C C-}=M a x, \\ & V_{1 D}=10 \mathrm{mV}, T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | 28 | 40 | mA |
| ${ }^{\text {cch- }}$ | High Logic Level Supply Current From $\mathrm{V}_{\text {Cc- }}$ | $\begin{aligned} & V_{C C+}=M a x, V_{C C-}=M a x, \\ & V_{I D}=10 \mathrm{mV}, T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | -8.4 | -15 | mA |
| $V_{1}$ | Input Clamp Voltage on G or D | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}+}=\mathrm{Min}, \mathrm{~V}_{\mathrm{CC}-}=\mathrm{Min}, \\ & \mathrm{I}_{\mathrm{IN}}=-12 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | -1 | -1.5 | V |

switching characteristics ( $\mathrm{V}_{\mathrm{CC}+}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}-}=-5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| , | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\left.\mathrm{t}_{\text {PLH( }} \mathrm{D}\right)$ | Propagation Delay Time, Low-to- <br> High Level, From Differential <br> Inputs A and B to Output | $\mathrm{R}_{\mathrm{L}}=470 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, (Note 1) |  |  | : 35 | ns |
| $t_{\text {PHLI }}$ ( ) | Propagation Delay Time, High-toLow Level, From Differential Inputs A and B to Output | $\mathrm{R}_{\mathrm{L}}=470 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, (Note 1) | $\stackrel{4}{ }{ }^{\text {a }}$ |  | 20 | ns |
| $\mathrm{tPLH}^{\text {(S) }}$ | Propagation Delay Time, Low-toHigh Level, From Strobe Input G to Output | $\mathrm{R}_{\mathrm{L}}=470 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  |  | 17 | ns |
| $\mathrm{t}_{\text {PHL }}(\mathbf{S})$ | Propagation Delay Time, High-toLow Level, From Strobe Input G to Output | $\mathrm{R}_{\mathrm{L}}=470 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | , | $\therefore$ | 17 | ns |
| $\mathrm{t}_{1 \mathrm{H}}$ | Disable Low-to-High to Output High to Off | $\mathrm{R}_{\mathrm{L}}=470 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |  |  | 20 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Disable Low-to-High to Output Low to Off | $\mathrm{R}_{\mathrm{L}}=470 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |  | : 3 | 30 | ns |
| $\mathrm{t}_{\mathrm{H} 1}$ | Disable High-to-Low to Output Off to High | $R_{L}=1 \mathrm{k}$ to $0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  |  | 25 | ns |
| $\mathrm{t}_{\mathrm{HO}}$ | Disable High-to-Low to Output Off to Low | $\mathrm{R}_{\mathrm{L}}=470 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  |  | 25 | ns |

Note 1: Differential input is +10 mV to -30 mV pulse. Delays read from 0 mV on input to 1.5 V on output.
Note 2: Only one output at a time should be shorted.

NATIONAL

## DS55109/DS75109, DS55110/DS75110 dual line drivers

 general descriptionThese products are TTL compatible high speed differential line drivers intended for use in terminated twisted-pair party-line data transmission systems. They may also be used for level shifting since output common-mode range is -3 V to +10 V . An internal current sink is switched to either output dependent on input logic conditions. The current sink may be turned off by appropriate inhibit input conditions.

## features

- Tightly controlled output currents over temperature, $\mathrm{V}_{\mathrm{CC}}$, and common-mode variations
- High speed
- Wide output common-mode range
- High output impedance
- Inhibits for party-line applications
- Current sink outputs

6 or 12 mA

- Dual circuits
- Standard supply voltages
- Input clamp diodes
- 14 pin cavity or molded DIP
connection diagram
Dual-In-Line Package


Order Number DS55109J, DS55110J, DS75109J or DS75110J

Order Number DS75109N or DS75110N
typical application
Party-Line Data Transmission System


## absolute maximum ratings (Note 1)

Supply Voltage, $\mathrm{V}_{\mathrm{cc}}{ }^{+}$
Supply Voltage, $\mathrm{V}_{\mathrm{cc}}{ }^{-}$
Logic and Inhibitor Input Voltages
Common-mode Output Voltage
Storage Temperature Range
Power Dissipation
Lead Temperature (Soldering, 10 sec )

7V
-7V
5.5 V
-5 V to 12 V
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
600 mW
$300^{\circ} \mathrm{C}$
operating conditions

|  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: |
| Supply Voltage (VCC) |  |  |  |
| DS55109, DS55110 | 4.5 | 5.5 | V |
| DS75109, DS75110 | 4.75 | 5.25 | V |
| Temperature (TA) |  |  |  |
| DS55109, DS55110 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DS75109, DS75110 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Positive Common-Mode | 0 | 10 | V |
| Output Voltage (Note 4) |  |  |  |
| Negative Common-Mode | 0 | -3 | V |
| Output Voltage (Note 4) |  |  |  |

electrical characteristics $\left(T_{\text {MIN }} \leq T_{A} \leq T_{\text {MAX }}\right)$ (Notes 2 and 3)

|  | - PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {IH(L) }}$ | High Level Input Current Into A1, B1, A2 or B2 | $\mathrm{V}_{\text {cc+ }+}=$ Max, $\mathrm{V}_{\text {CC- }}=$ Max |  | $V_{1 H(L)}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{H}_{(L)}=\mathrm{Max} \mathrm{V}_{\text {cc }+}$ |  |  | 1 | mA |
| IIL(L) | Low Level Input Current Into A1, B1, A2 or B2 | $\mathrm{V}_{\mathrm{CC}+}=\mathrm{Max}, \mathrm{V}_{\mathrm{CC}-}=\mathrm{Max}, \mathrm{V}_{1 \mathrm{~L}(\mathrm{~L})}=0.4 \mathrm{~V}$ |  |  |  |  | -3 | mA |
| $1{ }_{1 H(1)}$ | High Level Input Current Into C1 or C2 | $\mathrm{V}_{\mathrm{cc}+}=\operatorname{Max}, \mathrm{V}_{\text {cc- }}=\operatorname{Max} \frac{\mathrm{V}}{\mathrm{V}}$ |  | $\begin{aligned} & V_{1 H(1)}=2.4 \mathrm{~V} \\ & V_{1 H(1)}=M a x V_{C C+} \end{aligned}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | 1 | mA |
| $\mathrm{I}_{\text {IL(1) }}$ | Low Level Input Current Into $\mathrm{C}_{1}$ or C2 | $\mathrm{V}_{\mathrm{CC}+}=\mathrm{Max}, \mathrm{V}_{\mathrm{CC}}{ }^{-}=\mathrm{Max}, \mathrm{V}_{\mathrm{IL}(1)}=0.4 \mathrm{~V}$ |  |  |  |  | -3 | mA |
| $I_{1 H(1)}$ | High Level Input Current Into D | $\mathrm{V}_{\mathrm{CC}+}=$ Max, $\mathrm{V}_{\text {cc- }}=\mathrm{Max} \left\lvert\, \frac{\mathrm{V}}{\mathrm{V}}\right.$ |  |  | $\begin{aligned} & V_{1 H(1)}=2.4 \mathrm{~V} \\ & V_{1 H(1)}=\operatorname{Max} V_{C C+} \end{aligned}$ | . |  | 80 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  |  | 2 | mA |
| $I_{\text {(LIC }}$ | Low Level Input Current Into D | $\mathrm{V}_{\text {CC+ }}=$ Max, $\mathrm{V}_{\text {cC- }}=$ Max, $\mathrm{V}_{\text {(LI }}{ }^{(1)}=0.4 \mathrm{~V}$ |  |  |  |  | -6 | mA |
| Io(ON) | On State Output Current | $\mathrm{V}_{\text {cc- }}=$ Max | $\mathrm{V}_{\text {cc }+}=\mathrm{Max}$ | DS55109/DS75109 |  |  | 7 | mA |
|  |  |  |  | DS55110/DS75110 |  |  | 15 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{CC}^{+}}=\mathrm{Min}$ | DS55109/DS75109 | 3.5 |  |  | mA |
|  |  |  |  | DS75110/DS75110 | 6.5 |  |  | mA |
| Io(off) | "OFF" State Output Current | $\mathrm{V}_{\mathrm{Cc}+}=\mathrm{Min}, \mathrm{V}_{\mathrm{cc}-}=\mathrm{Min}$ |  |  |  |  | 100 | $\mu \mathrm{A}$ |
| I'CC+ION) | Supply Current From $\mathrm{V}_{\mathrm{cc}+}$ With Driver Enabled | $V_{1 L(L)}=0.4 \mathrm{~V}, \mathrm{~V}_{1+(1)}=2 \mathrm{~V}$ |  | DS55109/DS75109 |  | 18 | 30 | mA |
|  |  |  |  | DS55110/DS75110 |  | 23 | 35 | mA |
| I CC-ION) | Supply Current From $\mathrm{V}_{\text {cc- }}$ With Driver Enabled | $V_{1 L(L)}=0.4 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{H}(1)}=2 \mathrm{~V}$ |  | DS55109/DS75109 |  | -18 | -30 | mA |
|  |  |  |  | DS55110/DS75110 |  | -34 | -50 | mA |
| ICC+(OFF) | Supply Current From $V_{\text {cc }}$ With Driver Inhibited | $V_{1 L(L)}=0.4 \mathrm{~V}, V_{(L / 1)}=0.4 \mathrm{~V}$ |  | DS55109/DS75109 |  | 18 |  | mA |
|  |  |  |  | DS551.10/DS75110 |  | 21 |  | mA |
| ICC-(OFF) | Supply Current From $\mathrm{V}_{\mathrm{CC}}$ - With Driver Inhibited | $V_{1 L(L)}=0.4 \mathrm{~V}, V_{\text {IL(1) }}=0.4 \mathrm{~V}$ |  | DS55109/DS75109 |  | $-10$ |  | mA |
|  |  |  |  | DS55110/DS75110 |  | -17 |  | mA |
| $V_{1}$ | Input Clamp Voltage on Inputs or Inhibits | $\begin{aligned} & V_{C C}=M i n, V_{C C-}=M i n, I_{I N}=-12 \mathrm{~mA}, \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  |  | -1 | -1.5 | $\checkmark$ |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\min /$ max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS55109, DS55110 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS75109, DS75110. All typical values are for $T_{A}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: These voltage values are with respect to the network ground terminal.
switching characteristics $\left(\mathrm{V}_{\mathrm{CC}+}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}-}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PLH(L) }}$ | Propagation Delay Time, Low-to-High Level, From Logic Input A or B to Output Y or Z | $\mathrm{R}_{\mathrm{L}}=50 \Omega 2, \mathrm{C}_{\mathrm{L}}=40 \mathrm{pF}$ |  | 9 | 15 | ns |
| $\mathrm{t}_{\text {PHL(L) }}$ | Propagation Delay Time, High-to-Low Level, From Logic Input A or B to Output $Y$ or $Z$ | $\mathrm{R}_{\mathrm{L}}=50 \Omega 2, \mathrm{C}_{\mathrm{L}}=40 \mathrm{pF}$ |  | 9 | 15 | ns |
| $\mathrm{t}_{\text {PLH(1) }}$ | Propagation Delay Time, Low-to-High Level, From Inhibitor Input C or D to Output Y or Z | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=40 \mathrm{pF}$ |  | 16 | 25 | ns |
| ${ }^{\text {PrHLII }}$ | Propagation Delay Time, High-to-Low Level, From Inhibitor Input C or D to Output Y or Z | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=40 \mathrm{pF}$ |  | 13 | 25 | ns |

## DS55121/DS75121 dual line drivers

## general description

The DS55121/DS75121 are monolithic dual line drivers designed to drive long lengths of coaxial cable, strip line, or twisted pair transmission lines having impedances from 50 to 500 ohms. Both are compatible with standard TTL logic and supply voltage levels.

The DS55121/DS75121 will drive terminated low impedance lines due to the low-impedance emitterfollower outputs. In addition the outputs are uncommitted allowing two or more drivers to drive the same line.

Output short-circuit protection is incorporated to turn off the output when the output voltage drops below approximately 1.5 V .

## Line Drivers/Receivers

## features

- Designed for digital data transmission over 50 to 500 ohms coaxial cable, strip line, or twisted pair transmission lines
- TTL compatible
- Open emitter-follower output structure for party-line operation
- Short-circuit protection
- AND-OR logic configuration
- High speed (max propagation delay time 20 ns )
- Plug-in replacement for the SN55121/SN75121 and the 8T13


## connection diagram

Dual-In-Line Package


Order Number DS55121J,
DS75121J, DS75121N or DS55121W

## typical performance characteristics

Output Current vs Output Voltage

$\mathrm{V}_{\mathrm{o}}$ - output voltage (V)

## truth table

| INPUTS |  |  |  |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | B | C | D | E | F | Y |
| $H$ | $H$ | $H$ | $H$ | $X$ | $X$ | $H$ |
| X | X | X | X | $H$ | $H$ | $H$ |
| All Other Input Combinations | L |  |  |  |  |  |

$H=$ high level, $L=$ low level, $X=$ irrelevant
ac test circuit and switching time waveforms


Note 1: The pulse generators have the following characteristics:
$Z_{\text {out }} \approx 50 \Omega, \mathrm{t}_{\mathrm{W}}=200 \mathrm{~ns}$, duty cycle $=50 \%, \mathrm{t}_{\mathrm{t}}=\mathrm{t}_{\mathrm{t}}=5.0 \mathrm{~ns}$.
$Z_{\text {OUT }} \approx 50 \Omega, \mathrm{t}_{\mathrm{W}}=200 \mathrm{~ns}$, duty cycle $=50 \%, \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=5.0 \mathrm{~ns}$.
Note 2: $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
electrical characteristics $V_{c c}=4.75 \mathrm{~V}$ to 5.25 V (unless otherwise noted) (Notes 2 and 3)

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 H}$ | High Level Input Voltage |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.8 | V |
| $\mathrm{V}_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{I}_{1}=-12 \mathrm{~mA}$ |  |  | -1.5 | V |
| 1 | Input Current at Max Input Voltage | $\mathrm{V}_{\text {CC }}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\mathrm{V}_{\mathrm{IH}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-75 \mathrm{~mA}$ (Note 4) | 2.4 |  |  | V |
| $\mathrm{IOH}^{\text {O }}$ | High Level Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{HH}}=4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \text { (Note 4) } \end{aligned}$ | -100 |  | -250 | mA |
| $\mathrm{IOL}^{\text {l }}$ | Low Level Output Current | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ (Note 4) |  |  | -800 | $\mu \mathrm{A}$ |
| Io(off) | Off State Output Current | $\mathrm{V}_{\mathrm{cc}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=3.0 \mathrm{~V}$ |  |  | 500 | $\mu \mathrm{A}$ |
| $I_{\text {IH }}$ | High Level Input Current | $\mathrm{V}_{1}=4.5 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Low Level Input Current | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ | -0.1 |  | -1.6 | mA |
| Ios | Short Circuit Output Current | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | -30 | mA |
| $\mathrm{I}_{\mathrm{cch}}$ | Supply Current, Outputs High | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, All Inputs at 2.0 V , Outputs Open |  |  | 28 | mA |
| ${ }^{\text {cccL }}$ | Supply Current, Outputs Low | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, All Inputs at 0.8 V , Outputs Open |  |  | 60 | mA |

switching characteristics $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Propagation Delay Time, Low-to-High Level Output | $R_{L}=37 \Omega$, (See ac Test Circuit and Switching Time Waveforms) | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 11 | 20 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ |  | 22 | 50 | ns |
| $\mathrm{t}_{\mathrm{PHL}}$ | Propagation Delay Time, High-to-Low Level Output | $R_{L}=37 \Omega$, (See ac Test Circuit and Switching Time Waveforms) | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 8.0 | 20 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ |  | 20 | 50 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\min /$ max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS55121 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS75121. All typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: The output voltage and current limits are guaranteed for any appropriate combination of high and low inputs specified by the truth table for the desired output.

## Line Drivers/Receivers

## DS55122/DS75122 triple line receivers

## general description

The DS55122/DS75122 are triple line receivers designed for digital data transmission with line impedances from $50 \Omega$ to $500 \Omega$. Each receiver has one input with built-in hysteresis which provides a large noise margin. The other inputs on each receiver are in a standard TTL configuration. The DS55122/DS75122 are compatible with standard TTL logic and supply voltage levels.

## connection diagram



## features

- Built-in input threshold hysteresis
- High speed . . . typical propagation delay time 20 ns .
- Independent channel strobes
- Input gating increases application flexibility
- Single 5.0 V supply operation
- Fanout to 10 series 54/74 standard loads
- Plug-in replacement for the SN55122/SN75122 and the 8 T 14


## truth table

| INPUTS |  |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: |
| A | $B^{\dagger}$ | R | S | $\mathbf{V}$ |
| $H$ | $H$ | $X$ | $X$ | $L$ |
| $X$ | $X$ | $L$ | $H$ | $L$ |
| $L$ | $X$ | $H$ | $X$ | $H$ |
| $L$ | $X$ | $X$ | $L$ | $H$ |
| $X$ | $L$ | $H$ | $X$ | $H$ |
| $X$ | $L$ | $X$ | $L$ | $H$ |

$H=$ high level, $L=$ low level, $X=$ irrelevant
${ }^{\dagger} B$ input and last two lines of the truth table are applicable to receivers 1 and 2 only.
ac test circuit and switching time waveforms


Note 1: The pulse generator has the following characteristics:
$Z_{\text {out }} \approx 50 \Omega, t_{w}=200 \mathrm{~ns}$, duty cycle $=50 \%, t_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=5.0 \mathrm{~ms}$.
Note 2: $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.

## absolute maximum ratings (Note 1

operating conditions

|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage, $\mathrm{V}_{\text {CC }}$ | 6.0 V | Supply Voltage, V CC | 4.75 | 5.25 | V |
| Input Voltage |  | Operating Temperature, $\mathrm{T}_{\text {A }}$ |  |  |  |
| $R$ Input | 6.0 V | DS55122 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| A, B, or S input | 5.5 V | DS75122 | 0 | +75 | ${ }^{\circ} \mathrm{C}$ |
| Output Voltage | 6.0 V | DS75122 | 0 | + | C |
| Output Current | $\pm 100 \mathrm{~mA}$ | High Level Output Current, |  | -500 | $\mu \mathrm{A}$ |
| Power Dissipation | 600 mW | IOH |  |  |  |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Low Level Output Current, |  | 16 | mA |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ | ${ }^{\text {IOL}}$ |  |  |  |

electrical characteristics $V_{c c}=4.75 \mathrm{~V}$ to 5.25 V (unless otherwise noted) (Notes 2 and 3)

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage | A, B, R, or S |  | 2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | - Low Level Input Voltage | A, B, R, or S |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{T}^{+}}-\mathrm{V}_{T-}$ | Hysteresis | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}$,(Note 6) |  | 0.3 | 0.6 |  | V |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{I}_{1}=-12 \mathrm{~mA}, \mathrm{~A}, \mathrm{~B}$, or S |  |  |  | $-1.5$ | V |
| 1 | Input Current at Max Input Voltage | $\mathrm{V}_{\text {CC }}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5.5 \mathrm{~V}, \mathrm{~A}, \mathrm{~B}$, or S |  |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\mathrm{I}_{\mathrm{OH}}=-500 \mu \mathrm{~A}$ | $\mathrm{V}_{1 \mathrm{H}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{iL}}=0.8 \mathrm{~V}$, (Note 4) | 2.6 |  |  | V |
|  |  |  | $\begin{aligned} & V_{1(A)}=0 \mathrm{~V}, V_{1(B)}=0 \mathrm{~V}, \\ & V_{1(\mathrm{R})}=1.45 \mathrm{~V}, V_{1(S)}=2.0 \mathrm{~V},(\text { Note } 7) \end{aligned}$ | 2.6 |  |  | V |
| VoL | Low Level Output Voltage | $\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ | $\mathrm{V}_{1 \mathrm{H}}=2.0 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{~L}}=0.8 \mathrm{~V}$, (Note 4) |  |  | 0.4 | V |
|  |  |  | $\begin{aligned} & V_{1(A)}=0 \mathrm{~V}, V_{1(B)}=0 \mathrm{~V}, \\ & V_{1(R)}=1.45 \mathrm{~V}, V_{1(S)}=2.0 \mathrm{~V},(\text { Note } 8) \end{aligned}$ |  |  | 0.4 | V |
| $I_{\text {IH }}$ | High Level Input Current | $\mathrm{V}_{1}=4.5 \mathrm{~V}, \mathrm{~A}, \mathrm{~B}$, or S |  |  |  | 40 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{1}=3.8 \mathrm{~V}, \mathrm{R}$ |  |  |  | 170 | $\mu \mathrm{A}$ |
| I/L | Low Level Input Current | $V_{1}=0.4 \mathrm{~V}, \mathrm{~A}, \mathrm{~B}$, or S |  | -0.1 |  | -1.6 | mA |
| los | Short Circuit Output Current | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, (Note 5) |  | -50 |  | -100 | mA |
| $I_{\text {cc }}$ | Supply Current | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ |  |  |  | 72 | mA |

switching characteristics $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}$ | Propagation Delay Time, Low-to-High Level Output from R Input | (See ac Test Circuit and Switching Time Waveforms) |  | 20 | 30 | ns |
| $t_{\text {PHL }}$ | Propagation Delay Time, High-to-Low Level Output from R Input | (See ac Test Circuit and Switching Time Waveforms) |  | 20 | 30 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: All currents into device pins are shown as positive, currents out of device pins shown as negative, all voltage values are referenced with respect to network ground terminal, unless otherwise noted. All values shown as max or min on absolute value basis.
Note 3: $\mathrm{Min} / \max$ limits apply across the guaranteed operating temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for DS 55122 and $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ for DS75122, unless otherwise specified. Typicals are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$. Positive current is defined as current into the referenced pin.
Note 4: The output voltage and current limits are guaranteed for any appropriate combination of high and low inputs specified by the truth table for the desired output.
Note 5: Not more than one output should be shorted at a time.
Note 6: Hysteresis is the difference between the positive going input threshold voltage, $\mathrm{V}_{\mathbf{T}+}$, and the negative going input threshold voltage, $\mathrm{V}_{\mathbf{T}}-$.
Note 7: Receiver input was at a high level immediately before being reduced to 1.45 V .
Note 8: Receiver input was at a low level immediately before being raised to 1.45 V .

## typical performance characteristics

Output Voltage vs Receiver Input Voltage

$V_{1}$ - INPUT VOLTAGE (V)

## typical applications



Single-Ended Party Line Circuits


The high gain and built-in hysteresis of the DS55122/DS75122 line receivers enable them to be used as Schmitt triygers in squaring up pulses.

Pulse Squaring

## DS75123 dual line driver

 general descriptionThe DS75123 is a monolithic dual line driver designed specifically to meet the I/O interface specifications for IBM System 360. It is compatible with standard TTL logic and supply voltage levels.

The low-impedance emitter-follower outputs of the DS75123 enable driving terminated low impedance lines. In addition the outputs are uncommited allowing two or more drivers to drive the same line.

Output short-circuit protection is incorporated to turn off the output when the output voltage drops below approximately 1.5 V .

## features

- Meet IBM System 360 I/O interface specifications for digital data transmission over $50 \Omega$ to $500 \Omega$ coaxial cable, strip line, or terminated pair transmission lines
- TTL compatible with single 5.0 V supply
- 3.11V output at $\mathrm{I}_{\mathrm{OH}}=-59.3 \mathrm{~mA}$
- Open emitter-follower output structure for party-line operation
- Short circuit protection
- AND-OR logic configuration
- Plug-in replacement for the SN75123 and the 8T23


## connection diagram



Order Number DS75123J
Order Number DS75123N

## typical performance characteristics


$\mathrm{V}_{\mathrm{O}}$ - OUtPut Voltage (V)
truth table

| INPUTS |  |  |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A | B | C | D | E | F |
| $H$ | $H$ | $H$ | $H$ | $X$ | $X$ |
| X | X | X | X | $H$ | $H$ |
| All | Other Input Combinations | $H$ |  |  |  |
| H |  |  |  |  |  |

$H=$ high level, $L=$ low level, $X=$ irrelevant
ac test circuit and switching time waveforms


Note 1: THE PULSE GENERATORS HAVE THE FOLLOWING CHARACTERISTICS: $\mathbf{Z}_{\text {OUT }} \approx 50 \Omega$,
$\mathrm{t}_{\mathrm{w}}=\mathbf{2 0 0} \mathrm{ns}$, DUTY CYCLE $=\mathbf{5 0 \%}$.
Note 2: $\mathrm{C}_{\mathrm{L}}$ INCLUDES PROBE AND JIG CAPACITANCE.

|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ | 7.0 V | Supply Voltage, VCC | - 4.75 | 5.25 | $V$ |
| Input Voltage | 5.5 V | High Level Output Current, |  | -100 | mA |
| Output Voltage | 7.0V | ${ }^{1} \mathrm{OH}$ |  |  |  |
| Power Dissipation | 600 mW | Temperature, $\mathrm{T}_{\mathrm{A}}$ | 0 | +75 | ${ }^{\circ} \mathrm{C}$ |
| Operating Free-Air Temperature Range | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |  |  |  |  |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |  |  |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |  |  |  |  |

## electrical characteristics (Notes 2 and 3 )

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | High Level Input Voltage |  |  | 2.0 |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  |  | 0.8 | V |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}, \mathrm{I}_{1}=-12 \mathrm{~mA}$ |  |  |  | -1.5 | V |
| $I_{1}$ | Input Current at Max Input Voltage | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=2.0 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-59.3 \mathrm{~mA},(\text { Note } 4) \end{aligned}$ | $T_{A}=25^{\circ} \mathrm{C}$ | 3.11 |  |  | V |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | 2.9 |  |  | V |
| $\mathrm{IOH}^{\text {O }}$ | High Level Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=4.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\ & \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V},(\text { Note } 4) \end{aligned}$ |  | -100 |  | -250 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=-240 \mu \mathrm{~A},($ Note 4) |  | , |  | 0.15 | V |
| Io(off) | Off State Output Current | $\mathrm{V}_{\mathrm{CC}}=0, \mathrm{~V}_{\mathrm{O}}=3.0 \mathrm{~V}$ |  |  |  | 40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | High Level Input Current | $V_{1}=4.5 \mathrm{~V}$ |  |  |  | 40 | $\mu \mathrm{A}$ |
| $I_{1 L}$ | Low Level Input Current | $V_{1}=0.4 \mathrm{~V}$ |  | -0.1 |  | -1.6 | mA |
| Ios | Short Circuit Output Current | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  | -30 | mA |
| $\mathrm{I}_{\mathrm{CCH}}$ | Supply Current, Outputs High | $\mathrm{V}_{\mathrm{cc}}=5.25 \mathrm{~V}$, All Inputs at 2.0 V , Outputs Open |  |  |  | 28 | mA |
| $\mathrm{I}_{\mathrm{CCL}}$ | Supply Current, Outputs Low | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, All Inputs at 0.8 V , Outputs Open |  |  |  | 60 | mA |

switching characteristics $\mathrm{V}_{\mathrm{cC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PLH }}$ | Propagation Delay Time, Low-to-High Level Output | $R_{\mathrm{L}}=50 \Omega$, (See ac Test Circuit and Switching Time Waveforms | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 12 | 20 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  | 20 | 35 | ns |
| tPHL | Propagation Delay Time, High-to-Low Level Output | $R_{L}=50 \Omega$, (See ac Test Circuit and Switching Time Waveforms | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 12 | 20 | ns |
|  |  |  | $C_{L}=100 \mathrm{pF}$ |  | 15 | 25 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: All currents into device pins are shown as positive, currents out of device pins shown as negative, all voltage values are referenced with respect to network ground terminal, unless otherwise noted. All values shown as max or min on absolute value basis.
Note 3: Min/max limits apply across the guaranteed operating temperature range of $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ for DS75123, unless otherwise specified. Typicals are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$. Positive current is defined as current into the referenced pin.
Note 4: The output voltage and current limits are guaranteed for any appropriate combination of high and low inputs specified by the truth table for the desired output.

## Line Drivers/Receivers

## DS75124 triple line receivers

## general description

The DS75124 is designed to meet the input/ output interface specifications for IBM System 360. It has built-in hysteresis on one input on each of the three receivers to provide large noise margin. The other inputs on each receiver are in a standard TTL configuration. The DS75124 is compatible with standard TTL logic and supply voltage levels.

## features

- Built-in input threshold hysteresis
- High speed . . typ propagation delay time 20 ns
- Independent channel strobes
- Input gating increases application flexibility
- Single 5.0 V supply operation
- Plug-in replacement for the SN75124 and the 8 T 24


## connection diagram and truth table

Dual-In-Line Package


| INPUTS |  |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: |
| $A$ | $B^{\dagger}$ | $R$ | S | $\mathbf{Y}$ |
| $H$ | $H$ | $X$ | $X$ | $L$ |
| $X$ | $X$ | $L$ | $H$ | $L$ |
| L | $X$ | $H$ | $X$ | $H$ |
| L | $X$ | $X$ | $L$ | $H$ |
| $X$ | $L$ | $H$ | $X$ | $H$ |
| $X$ | $L$ | $X$ | $L$ | $H$ |

$H=$ high level, $L=$ low level, $X=$ irrelevant ${ }^{\dagger} B$ input and last two lines of the truth table are applicable to receivers 1 and 2 only.

Order Number DS75124J<br>Order Number DS75124N

## typical application




## electrical characteristics (Notes 2 and 3)

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 H}$ | High Level Input Voltage | A, B, or S | 2.0 |  |  | V |
|  |  | R | 1.7 |  |  | V |
| $V_{1 L}$ | Low Level Input Voltage | A, B, or S |  |  | 0.8 | V |
|  |  | R |  |  | 0.7 | V |
| $\mathrm{V}_{\mathrm{T}+}-\mathrm{V}_{\mathrm{T}-}$ | Hysteresis | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R},($ Note 6) | 0.2 | 0.4 |  | V |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{I}_{1}=-12 \mathrm{~mA}, \mathrm{~A}, \mathrm{~B}$, or S |  |  | -1.5 | V |
| 1 | Input Current at Maximum Input Voltage | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5.5 \mathrm{~V}, \mathrm{~A}, \mathrm{~B}$, or S |  |  | 1 | mA |
|  |  | R $\mathrm{V}_{1}=7.0 \mathrm{~V}$ |  |  | 5.0 | mA |
|  |  | $R \quad V_{1}=6.0 \mathrm{~V}, V_{\mathrm{CC}}=0$ |  | $\cdots$ | 5.0 | mA |
| V OH | High Level Output Voltage | $V_{I H}=V_{I H M I N}, V_{I L}=V_{I L M A X}, I_{O H}=-800 \mu A$ <br> (Note 4) | 2.6 | * |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $V_{\text {IH }}=V_{\text {INMIN }}, V_{\text {IL }}=V_{\text {ILMAX }}, I_{\text {OL }}=16 \mathrm{~mA},($ Note 4) |  |  | 0.4 | V |
| $\mathrm{I}_{1}$ | High Level Input Current | $\mathrm{V}_{1}=4.5 \mathrm{~V}, \mathrm{~A}, \mathrm{~B}$, or S |  |  | 40 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{1}=3.11 \mathrm{~V}, \mathrm{R}$ |  |  | 170 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Low Level Input Current | $V_{1}=0.4 \mathrm{~V}, \mathrm{~A}, \mathrm{~B}$, or S | -0.1 |  | -1.6 | mA |
| los | Short Circuit Output Current | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, (Note 5) | -50 |  | -100 | mA |
| $\mathrm{I}_{\mathrm{cc}}$ | Supply Current | $\mathrm{V}_{\mathrm{cc}}=5.25 \mathrm{~V}$ |  |  | 72 | mA |

## switching characteristics

|  | * PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}$ | Propagation Delay Time, Low-to-High Level Output from R Input | (See ac Test Circuit and Switching Time Waveforms) |  | 20 | 30 | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay Time, High-to-Low Level Output from R Input | (See ac Test Circuit and Switching Time Waveforms) |  | 20 | 30 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: All currents into device pins are shown as positive, currents out of device pins shown as negative, all voltage values are referenced with respect to network ground terminal, unless otherwise noted. All values shown as max or min on absolute value basis. Note 3: Min/max limits apply across the guaranteed operating temperature range of $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ for DS75124, unless otherwise specified. Typicals are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. Positive current is defined as current into the referenced pin.
Note 4: The output voltage and current limits are guaranteed for any appropriate combination of high and low inputs specified by the truth table for the desired output.
Note 5: Not more than one output should be shorted at a time.
Note 6: Hysteresis is the difference between the positive going input threshold voltage, $\mathrm{V}_{\mathrm{T}+}$, and the negative going input threshold voltage, $\mathrm{V}_{\mathrm{T}}$ -

## ac test circuit and switching time waveforms



Note 1: THE PULSE GENERATOR HAS THE FOLLOWING CHARACTERISTICS: $Z_{O U T} \approx 50 \Omega, \mathrm{t}_{\mathrm{w}}=\mathbf{2 0 0} \mathrm{ns}$ DUTY CYCLE = $50 \%$.
Note 2: $\mathrm{C}_{\mathrm{L}}$ INCLUDES PROBE AND JIG CAPACITANCE.

typical performance characteristics

$\mathrm{V}_{\mathrm{I}}$ - INPUT VOLTAGE (V)

## NATIONAL

## DS75150 dual line driver general description

The DS75150 is a dual monolithic line driver designed to satisfy the requirements of the standard interface between data terminal equipment and data communication equipment as defined by EIA Standard RS-232-C. A rate of 20,000 bits per second can be transmitted with a full 2500 pF load. Other applications are in datatransmission systems using relatively short single lines, in level translators, and for driving MOS devices. The logic input is compatible with most TTL and DTL families. Operation is from -12 V and +12 V power supplies.

## features

- Withstands sustained output short-circuit to any low impedance voltage between -25 V and +25 V
- $2 \mu \mathrm{~s}$ max transition time through the -3 V to +3 V transition region under full 2500 pF load
- Inputs compatible with most TTL and DTL families
- Common strobe input
- Inverting output
- Slew rate can be controlled with an external capacitor at the output
- Standard supply voltages


## schematic and connection diagrams



# absolute maximum ratings (Note 1): 

## operating conditions

|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage $+\mathrm{V}_{\text {c }}$ | 15V | Supply Voltage ( $+\mathrm{V}_{\mathrm{CC}}$ ) | 10.8 | 13.2 | $V$ |
| Supply Voltage - VCC | -15V | Supply Voltage ( $-\mathrm{V}_{\mathbf{C C}}$ ) | -10.8 | -13.2 | V |
| Input Voltage | 15V | Input Voltage ( $\mathrm{V}_{1}$ ) | 0 | +5.5 | V |
| Applied Output Voltage | $\pm 25 \mathrm{~V}$ | Nput Voltage (V) | 0 |  |  |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Output Voltage ( $\mathrm{V}_{\mathrm{Q}}$ ) |  | $\pm 15$ | $\checkmark$ |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ | Operating Ambient Temperature Range ( $T_{A}$ ) | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

dc electrical characteristics (Notes 2,3,4 and 5)

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1}$ | High-Level Input Voltage | (Figure 1) |  | 2 |  |  | V |
| $V_{\text {IL }}$ | Low-Level Input Voltage | (Figure 2) |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-Level Output Voltage | $\begin{aligned} & +\mathrm{V}_{\mathrm{Cc}}=10.8 \mathrm{~V},-\mathrm{V}_{\mathrm{cc}}=-13.2 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega \text { to } 7 \mathrm{k} \Omega,(\text { Figure } 2) \end{aligned}$ | $V_{\mathrm{IL}}=0.8 \mathrm{~V},$ | 5 | 8 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-Level Output Voltage | $\begin{aligned} & +\mathrm{V}_{\mathrm{cc}}=10.8 \mathrm{~V},-\mathrm{V}_{\mathrm{cc}}=-10.8 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega \text { to } 7 \mathrm{k} \Omega \text {, (Figure 1) } \end{aligned}$ | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ |  | -8 | -5 | V |
| $\mathrm{I}_{1} \mathrm{H}$ | High-Level Input Current | $\begin{aligned} & +\mathrm{V}_{\mathrm{cc}}=13.2 \mathrm{~V},-\mathrm{V}_{\mathrm{cc}}=-13.2 \mathrm{~V}, \\ & \mathrm{~V}_{1}=2.4 \mathrm{~V} \text {, (Figure } 3 \text { ) } \end{aligned}$ | Data Input |  | 1 | 10 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & +\mathrm{V}_{\mathrm{cc}}=13.2 \mathrm{~V},-\mathrm{V}_{\mathrm{cc}}=-13.2 \mathrm{~V}, \\ & \mathrm{~V}_{1}=2.4 \mathrm{~V},(\text { Figure } 3) \end{aligned}$ | Strobe Input |  | 2 | 20 | $\mu \mathrm{A}$ |
| $1 / 12$ | Low-Level Input Current | $\begin{aligned} & +V_{c c}=13.2 \mathrm{~V},-\mathrm{V}_{c c}=-13.2 \mathrm{~V}, \\ & \mathrm{~V}_{1}=0.4 \mathrm{~V},(\text { Figure } 3) \end{aligned}$ | Data Input |  | -1 | -1.6 | mA |
|  |  | $\begin{aligned} & +\mathrm{V}_{c \mathrm{c}}=13.2 \mathrm{~V},-\mathrm{V}_{\mathrm{cc}}=-13.2 \mathrm{~V}, \\ & \mathrm{~V}_{1}=0.4 \mathrm{~V},(\text { Figure } 3) \end{aligned}$ | Strobe Input |  | -2 | -3.2 | mA |
| los | Short-Circuit Output Current | $+\mathrm{V}_{\mathrm{cc}}=13.2 \mathrm{~V},-\mathrm{V}_{\mathrm{cc}}=-13.2 \mathrm{~V},$ <br> (Figure 4), Note 4 | $\mathrm{V}_{0}=25 \mathrm{~V}$ |  | 2 |  | mA |
|  |  |  | $\mathrm{V}_{0}=-25 \mathrm{~V}$ |  | -3 |  | mA |
|  |  |  | $V_{0}=0 \mathrm{~V}, \mathrm{~V}_{1}=3 \mathrm{~V}$ |  | 15 |  | mA |
|  |  |  | $\mathrm{V}_{0}=0 \mathrm{~V}, \mathrm{~V}_{1}=0 \mathrm{~V}$ |  | -15 |  | mA |
| ${ }^{+} \mathrm{CCH}$ | Supply Current From $+\mathrm{V}_{\mathrm{cc}}$, High-Level Output | $\begin{aligned} & +\mathrm{V}_{\mathrm{CC}}=13.2 \mathrm{~V},-\mathrm{V}_{\mathrm{CC}}=-13.2 \mathrm{~V}, \mathrm{~V}_{1}=0 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C},(\text { Figure 5) } \end{aligned}$ |  |  | 10 | 22 | mA |
| ${ }^{-1} \mathrm{CCH}$ | Supply Current From - $\mathrm{V}_{\mathrm{cc}}$, <br> High-Level Output | $\begin{aligned} & +\mathrm{V}_{\mathrm{CC}}=13.2 \mathrm{~V},-\mathrm{V}_{\mathrm{CC}}=-13.2 \mathrm{~V}, \mathrm{~V}_{1}=0 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \text {, (Figure 5) } \end{aligned}$ |  |  | -1 | -10 | mA |
| ${ }^{+} \mathrm{CCL}$ | Supply Current From $+\mathrm{V}_{\mathrm{cc}}$, Low-Level Outpút | $\begin{aligned} & +V_{C C}=13.2 \mathrm{~V},-V_{C C}=-13.2 \mathrm{~V}, \mathrm{~V}_{1}=3 \mathrm{~V}, \\ & R_{L}=3 \mathrm{k} \Omega, T_{A}=25^{\circ} \mathrm{C} \text {, (Figure 5) } \end{aligned}$ |  |  | 8 | 17 | mA |
| $-^{\text {ccal }}$ | Supply Current From - $\mathrm{V}_{\mathrm{cc}}$, <br> Low-Level Output | $\begin{aligned} & +\mathrm{V}_{\mathrm{CC}}=13.2 \mathrm{~V},-\mathrm{V}_{\mathrm{CC}}=-13.2 \mathrm{~V}, \mathrm{~V}_{1}=3 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \text {, (Figure } 5 \text { ) } \end{aligned}$ |  |  | -9 | -20 | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the $\mathrm{DS75150}$. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $+V_{C C}=12 \mathrm{~V},-V_{C C}=-12 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.
Note 5: The algebraic convention where the most-positive (least-negative) limit is designated as maximum is used in this data sheet for logic levels only, e.g., when -5 V is the maximum, the typical value is a more-negative voltage.
ac electrical characteristics $1+\mathrm{V}_{\mathrm{cc}}=12 \mathrm{~V},-\mathrm{V}_{\mathrm{cC}}=-12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {t }}^{\text {TLH }}$ | Transition Time, Low-to-High Level Output | $\mathrm{C}_{\mathrm{L}}=2500 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega$ to $7 \mathrm{k} \Omega$, (Figure 6) | 0.2 | 1.4 | 2 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {THL }}$ | Transition Time, High-to-Low Level Output | $C_{L}=2500 \mathrm{pF}, R_{\mathrm{L}}=3 \mathrm{k} \Omega$ to $7 \mathrm{k} \Omega$, (Figure 6) | 0.2 | 1.5 | 2 | $\mu \mathrm{s}$ |
| ${ }^{\text {t }}$ th | Transition Time, Low-to-High Level Output | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=7 \mathrm{k}$, (Figure 6) |  | 40 |  | ns |
| ${ }^{\text {the }}$ | Transition Time, High-to-Low Level Output | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} ; \mathrm{R}_{\mathrm{L}}=7 \mathrm{k} \Omega$, (Figure 6) |  | 20 |  | ns |
| ${ }_{\text {tPLH }}$ | Propagation Delay Time, Low-to-High Level Output | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=7 \mathrm{k} \Omega$, (Figure 6) |  | 60 |  | ns |
| $t_{\text {PHL }}$ | Propagation Delay Time, High-to-Low Level Output | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=7 \mathrm{k} \Omega$, (Figure 6) |  | 45 |  | ns |

## dc test circuits



FIGURE 1. $V_{I H}, V_{O L}$


Each input is tested separately.
FIGURE 2. $V_{\text {IL }}, V_{O H}$


Note: When testing $\mathrm{I}_{\mathrm{IH}}$, the other input is at 3 V ; when testing $I_{L}$, the other input is open.


Ios is tested for both input conditions at each of the specified output conditions.
ac test circuit and switching time waveforms


FIGURE 5. $\mathbf{I C C H}^{\mathbf{I}} \mathbf{I} \mathbf{C C H}-\mathbf{I} \mathbf{C C L}+$, $\mathbf{I C C L}-$

## typical performance characteristics

Note 1: The pulse generator has the following characteristics: duty cycle $\leq 50 \%, Z_{\text {OUT }} \approx 50 \Omega$. Note 2: $\mathbf{C}_{\mathrm{L}}$ includes probe and jig capacitance.

Figure 6.
Figure 7.

NATIONAL

## DS75154 quadruple line receiver

## general description

The DS75154 is a quad monolithic line receiver designed to satisfy the requirements of the standard interface between data terminal equipment and data communication equipment as defined by EIA Standard RS-232C. Other applications are in relatively short, single-line, point-to-point data transmission systems and for level translators. Operation is normally from a single 5 V supply; however, a built-in option allows operation from a 12 V supply without the use of additional components. The output is compatible with most TTL and DTL circuits when either supply voltage is used.

In normal operation, the threshold-control terminals are connected to the $\mathrm{V}_{\mathrm{cc} 1}$ terminal, pin 15, even if power is being supplied via the alternate $\mathrm{V}_{\mathrm{CC} 2}$ terminal, pin 16. This provides a wide hysteresis loop which is the difference between the positive-going and negative-going threshold voltages. In this mode, if the input voltage goes to zero, the output voltage will remain at the low or high level as determined by the previous input.

For fail-safe operation, the threshold-control terminals are open. This reduces the hysteresis loop by causing
the negative-going threshold voltage to be above zero. The positive-going threshold voltage remains above zero as it is unaffected by the disposition of the threshold terminals. In the fail-safe mode, if the input voltage goes to zero or an open-circuit condition, the output will go to the high level regardless of the previous input condition.

## features

- Input resistance, $3 \mathrm{k} \Omega$ to $7 \mathrm{k} \Omega$ over full RS-232C voltage range
- Input threshold adjustable to meet "fail-safe" requirements without using external components
- Inverting output compatible with DTL or TTL
- Built-in hysteresis for increased noise immunity
- Output with active pull-up for symmetrical switching speeds
- Standard supply voltage-5V or 12 V


## schematic and connection diagrams



[^2]
## operating conditions

|  |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Normal Supply Voltage ( $\operatorname{Pin} 15)$, (VCC1) | $7 V$ | Supply Voltage (Pin 15), (VCC1) | 4.5 | 5.5 | $V$ |
| Alternate Supply Voltage (Pin 16), ( $\mathrm{V}_{\mathrm{CC} 2}$ ) | 14 V |  | 10.8 | 13.2 | V |
| Input Voltage | - $\begin{array}{r} \pm 25 \mathrm{~V}\end{array}$ | $\left(\mathrm{v}_{\mathrm{CC} 2}\right)$ | 10.8 | 13.2 | V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | $\left(\mathrm{V}_{\text {CC2 }}\right)$ |  |  |  |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ | Input Voltage | . | $\pm 15$ | V |
|  |  | Temperature, ( $\mathrm{T}_{\mathrm{A}}$ ) | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics (Notes 2,3 and 4)

| PARAMETER |  | ' CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | High-Level Input Voltage | (Figure 1) |  | 3 |  |  | V |
| $V_{\text {IL }}$ | Low-Level Input Voltage | (Figure 1) |  |  |  | -3 | V |
| $\mathrm{V}_{\mathrm{T}+}$ | Positive-Going Threshold Voltage | (Figure 1) | Normal Operatión | 0.8 | 2.2 | 3 | V |
|  |  |  | Fail-Safe Operation | 0.8 | 2.2 | 3 | V |
| $\mathrm{V}_{\mathrm{T} \text { - }}$ | Negative-Going Threshold Voltage | (Figure 1) | Normal Operation | -3 | -1.1 | 0 | V |
|  |  |  | Fail-Safe Operation | 0.8 | 1.4 | 3 | V |
| $\mathrm{V}_{\mathrm{T}^{-}-\mathrm{V}_{\text {T- }}}$ | Hysteresis | (Figure 1) | Normal Operation | 0.8 | 3.3 | 6 | V |
|  |  |  | Fail-Safe Operation | 0 | 0.8 | 2.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-Level Output Voltage | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$, (Figure 1) |  | $2: 4$ | 3.5 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-Level Output Voltage | $\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$, (Figure 1) |  |  | 0.23 | 0.4 | V |
| $r_{1}$ | Input Resistance | (Figure 2) | $\Delta \mathrm{V}_{1}=-25 \mathrm{~V}$ to -14 V | 3 | 5 | 7 | $\mathrm{k} \Omega$ |
|  |  |  | $\Delta \mathrm{V}_{1}=-14 \mathrm{~V}$ to -3 V | 3 | 5 | 7 | $\mathrm{k} \Omega$ |
|  |  |  | $\Delta V_{1}=-3 V$ to $+3 V$ | 3 | 6 |  | $\mathrm{k} \Omega$ |
|  |  |  | $\Delta \mathrm{V}_{1}=3 \mathrm{~V}$ to 14 V | 3 | 5 | 7 | $\mathrm{k} \Omega$ |
|  |  |  | $\Delta \mathrm{V}_{1}=14 \mathrm{~V}$ to 25 V | 3 | 5 | 7 | k $\Omega$ |
| $V_{\text {I(OPEN }}$ | Open-Circuit Input Voltage | $\mathrm{I}_{1}=0$, (Figure 3) |  | 0 | 0.2 | 2 | V |
| los | Short-Circuit Output Current (Note 5) | $\mathrm{V}_{\mathrm{cc} 1}=5.5 \mathrm{~V}, \mathrm{~V}_{1}=-5 \mathrm{~V}$, (Figure 4) |  | -10 | $-20$ | -40 | mA |
| Iccl | Supply Current From V ${ }_{\text {cc1 }}$ | $\mathrm{V}_{\mathrm{CC} 1}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, (Figure 5) |  |  | 20 | 35 | mA |
| $\mathrm{I}_{\mathrm{cc} 2}$ | Supply Current From V ${ }_{\text {cc2 }}$ | $\mathrm{V}_{\mathrm{CC2} 2}=13.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, (Figure 5) |  |  | 23 | 40 | mA |

switching characteristics $\left(\mathrm{V}_{\mathrm{cc} 1}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {PLLH }}$, | Propagation Delay Time, Low-to-High Level Output | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=390 \Omega$, (Figure 6) |  | 22 | , | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay Time, High-to-Low Level Output | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=390 \Omega$, (Figure 6) |  | 20 |  | ns |
| ${ }^{\text {t }}$ TLH | Transition Time, Low-to-High Level Output | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=390 \Omega$. (Figure 6) |  | 9 |  | ns |
| $\mathrm{t}_{\text {THL }}$ | Transition Time, High-to-Low Level Output | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=390 \Omega$, (Figure 6) |  | 6 |  | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics": provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS75154. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $V_{C C 1}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: The algebraic convention where the most-positive (least-negative) limit is designated as maximum is used in this data sheet for logic and threshold levels only, e.g., when -3 V is the maximum, the minimum limit is a more-negative voltage.
Note 5: Only one output at a time should be shorted.
dc test circuits and truth tables


| TEST | MEASURE | A | T | Y | $\begin{gathered} V_{\text {CC1 }} \\ \text { (PIN 15) } \end{gathered}$ | $\begin{gathered} V_{C C 2} \\ \text { (PIN 16) } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Open-Circuit Input (fail-safe) | $\mathrm{V}_{\mathrm{OH}}$ <br> $\mathrm{V}_{\mathrm{OH}}$ | Open Open | Open <br> Open | $\mathrm{IOH}_{\mathrm{OH}}$ <br> $\mathrm{IOH}_{\mathrm{O}}$ | $\begin{aligned} & 4.5 \mathrm{~V} \\ & \text { Open } \end{aligned}$ | Open$10.8 \mathrm{~V}$ |
|  |  |  |  |  |  |  |
| $V_{T+} \min ,$ | $\mathrm{V}_{\mathrm{OH}}$ | $0.8 \mathrm{~V}$ | Open <br> Open | $\begin{aligned} & \mathrm{IOH} \\ & \mathrm{IOH} \end{aligned}$ | 5.5 V | Open13.2 V |
| $V_{T-}$ (fail-safe) | $\mathrm{V}_{\mathrm{OH}}$ | 0.8 V |  |  | Open |  |
| $\mathrm{V}_{\mathrm{T}+} \min$ (Normal) | $\mathrm{V}_{\mathrm{OH}}$ | Note 1 | Pin 15 | $\mathrm{IOH}^{\text {l }}$ | 5.5 V and T | Open |
|  | $\mathrm{V}_{\mathrm{OH}}$ | Note 1 | Pin 15 | IOH | T | 13.2 V |
| $\begin{aligned} & V_{I L} \max , \\ & V_{T-} \min \text { (Normal) } \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{OH}} \\ & \mathrm{~V}_{\mathrm{OH}} \end{aligned}$ | $\begin{aligned} & -3 V \\ & -3 V \end{aligned}$ | Pin 15 <br> Pin 15 | $\begin{aligned} & \mathrm{IOH} \\ & \mathrm{IOH}_{\mathrm{OH}} \end{aligned}$ | $\begin{aligned} & 5.5 \mathrm{~V} \text { and } T \\ & T \end{aligned}$ | Open$13.2 \mathrm{~V}$ |
|  |  |  |  |  |  |  |
| $V_{I H} \min , V_{T+}$ max, <br> $V_{T-} \max$ (fail-safe) | $\mathrm{V}_{\mathrm{OL}}$ <br> $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & 3 \mathrm{~V} \\ & 3 \mathrm{~V} \end{aligned}$ | Open <br> Open | IOL IOL | 4.5 V | Open10.8 V |
|  |  |  |  |  | Open |  |
| $\mathrm{V}_{1+} \min , \mathrm{V}_{\mathrm{T}+} \max$ (Normal) | $\mathrm{V}_{\mathrm{OL}}$ <br> $V_{\text {OL }}$ | $\begin{aligned} & 3 V \\ & 3 V \end{aligned}$ | Pin 15 <br> Pin 15 | $\mathrm{I}_{\mathrm{OL}}$$\mathrm{IOL}$ | $\begin{aligned} & 4.5 \mathrm{~V} \text { and } \mathrm{T} \\ & \mathrm{~T} \end{aligned}$ | $\begin{aligned} & \text { Open } \\ & 10.8 \mathrm{~V} \end{aligned}$ |
|  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{T}-\mathrm{max}}$ (Normal) | $\mathrm{V}_{\mathrm{OL}}$ <br> $\mathrm{V}_{\mathrm{OL}}$ | Note 2 Note 2 | Pin 15 | lol | 5.5V and $T$ | Open |
|  |  |  | Pin 15 | IOL | T | 13.2 V |

Note 1: Momentarily apply -5 V , then 0.8 V .
Note 2: Momentarily apply 5V, then ground.
FIGURE 1. $\mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{T}+}, \mathrm{V}_{\mathrm{T}-}, \mathrm{V}_{\mathrm{OH}}, \mathrm{V}_{\mathrm{OL}}$


FIGURE 2. $r_{1}$

| $T$ | VCc1 <br> $($ Pin 15) | $V_{\text {cc2 }}$ <br> (Pin 16) |
| :--- | :--- | :--- |
| Open | 5 V | Open |
| Open | Gnd | Open |
| Open | Open | Open |
| Pin 15 | $T$ and 5V | Open |
| Gnd | Gnd | Open |
| Open | Open | $12 V$ |
| Open | Open | Gnd |
| Pin 15 | $T$ | $12 V$ |
| $\operatorname{Pin} 15$ | $T$ | Gnd |
| $\operatorname{Pin} 15$ | $T$ | Open |

FIGURE 3. VI (OPEN)
dc test circuits (con't)


FIGURE 4. IOS


All four line receivers are tested simultaneously.
FIGURE 5. ICC
ac test circuit and switching time waveforms


Note 1: The pulse generator has the following characteristics: $Z_{\text {OUT }}=\mathbf{5 0 \Omega}, \mathrm{t}_{\mathrm{W}}=\mathbf{2 0 0} \mathrm{ns}$, duty cycle $\leq \mathbf{2 0 \%}$.
Note 2: $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance

FIGURE 6.

## typical performance characteristics



## Memory/Clock Drivers

DS0025/DSOO25C two phase MOS clock driver

## general description

The DS0025/DS0025C is monolithic, low cost, two phase MOS clock driver that is designed to be driven by TTL/DTL line drivers or buffers such as the DM932, DS8830 or DM7440. Two input coupling capacitors are used to perform the lével shift from TTL/DTL to MOS logic levels. Optimum performance in turn-off delay and fall time are obtained when the output pulse is logically, controlled by the input. However, output pulse widths may be set by selection of the input capacitors eliminating the need for tight input pulse control.

## features

- 8 -lead TO-5 or 8 -lead dual-in-line package
- High Output Voltage Swings-up to 30 V
- High Output Current Drive Capability-up to 1.5A
- Rep. Rate: $1: 0 \mathrm{MHz}$ into $>1000 \mathrm{pF}$
- Driven by DM932, DS8830, DM7440 (SN7440)
- "Zero" Quiescent Power


## connection diagrams




Order Number DS0025CN

## typical application



## absolute maximum ratings (Note 1)

$\left(\mathbf{V}^{+}-\mathrm{V}\right)$ Voltage Differential
Input Current
Peak Output Current
Storage Temperature
Operating Temperature DS0025
DS0025C
Lead Temperature (Soldering, 10 sec )

30 V
100 mA
1.5A
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$300^{\circ} \mathrm{C}$
electrical characteristics (Notes 2 and 3) See test circuit.

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ta}_{\text {don }}$ | Turn-On Delay Time | $\mathrm{C}_{\text {IN }}=0.001 \mu \mathrm{~F}, \mathrm{R}_{\text {IN }}=0 \Omega, \mathrm{C}_{\mathrm{L}}=0.001 \mu \mathrm{~F}$ |  |  | 15 | 30 | ns |
| $t_{\text {RISE }}$ | Rise Time | $\mathrm{C}_{\text {IN }}=0.001 \mu \mathrm{~F}, \mathrm{R}_{\text {IN }}=0 \Omega, \mathrm{C}_{\mathrm{L}}=0.001 \mu \mathrm{~F}$ |  |  | 25 | 50 | ns |
| $\mathrm{t}_{\text {doff }}$ | Turn-Off Delay Time | $\begin{aligned} & \mathrm{C}_{\text {IN }}=0.001 \mu \mathrm{~F}, \mathrm{R}_{\text {IN }}=0 \Omega, \mathrm{C}_{\mathrm{L}}=0.001 \mu \mathrm{~F}, \\ & \text { (Note 4) } \end{aligned}$ |  |  | 30 | 60 | ns |
| $\mathrm{t}_{\text {FALL }}$ | Fall Time | $\begin{aligned} & \mathrm{C}_{\mathrm{IN}}=0.001 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{IN}}=0 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=0.001 \mu \mathrm{~F} \end{aligned}$ | (Note 4) | 60 | 90 | 120 | ns |
|  |  |  | (Note 5) | 100 | 150 | 250 | ns |
| PW | Pulse Width ( $50 \%$ to 50\%) | $\begin{aligned} & \mathrm{C}_{\mathrm{IN}}=0.001 \mu \mathrm{~F}, \mathrm{R}_{\text {IN }}=0 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=0.001 \mu \mathrm{~F}(\text { Note } 5) \end{aligned}$ |  |  | 500 |  | ns |
| $\mathrm{V}_{0}+$ | Positive Output Voltage Swing | $V_{\text {IN }}=0 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-1 \mathrm{~mA}$ |  | $\mathrm{V}^{+}-1.0$ | $\mathrm{v}^{+}-0.7 \mathrm{~V}$ |  | v |
| $\mathrm{V}_{0}$ - | Negative Output Voltage Swing | $\mathrm{I}_{\text {IN }}=10 \mathrm{~mA}, \mathrm{I}_{\text {OUT }}=1 \mathrm{~mA}$ |  |  | $\mathrm{V}^{-}+0.7 \mathrm{~V}$ | $\mathrm{V}^{-}+1.5 \mathrm{~V}$ | V |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range": they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DSO025 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS0025C.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Parameter values apply for clock pulse width determined by input pulse width.
Note 5: Parameter values for input pulse width greater than output clock pulse width.

## typical performance



## applications information

## Circuit Operation

Input current forced into the base of $Q_{1}$ through the coupling capacitor $\mathrm{C}_{\text {IN }}$ causes $\mathrm{Q}_{\boldsymbol{1}}$ to be driven into saturation, swinging the output to $\mathrm{V}^{-}+\mathrm{V}_{\mathrm{CE}}($ sat $)+$ $V_{\text {Diode }}$ -

When the input current has decayed, or has been switched, such that $\mathrm{Q}_{1}$ turns off, $\mathrm{O}_{2}$ receives base drive through $R_{2}$, turning $\mathrm{Q}_{2}$ on. This supplies current to the load and the output swings positive to $\mathrm{V}^{+}-\mathrm{V}_{\mathrm{BE}}$.
It may be noted that $\mathrm{Q}_{1}$ must switch off before $\mathrm{Q}_{2}$ begins to supply current, hence high internal transients currents form $\mathrm{V}^{-}$to $\mathrm{V}^{+}$cannot occur.


FIGURE 1. DSO025 Schematic (One-Half Circuit)

## Fan-Out Calculation

The drive capability of the DSOO25 is a function of system requirements, i.e. speed, ambient temperature, voltage swing, drive circuitry, and stray wiring capacity.

The following equations cover the necessary cal-

## example calculation

How many MM506 shift registers can be driven by a DSOO25CN driver at 1 MHz using a clock pulse width of 200 ns , rise time $30-50 \mathrm{~ns}$ and 16 V amplitude over the temperature range $0-70^{\circ} \mathrm{C}$ ?

## Power Dissipation:

At $70^{\circ} \mathrm{C}$ the DS 0025 CN can dissipate 870 mW when soldered into printed circuit board.

## Transient Peak Current Limitation:

From equation (1), it can be seen that at 16 V and 30 ns , the maximum load that can be driven is limited to 2800 pF .

Average Internal Power:
Equation (3), gives an average power of 50 mW at 16 V and a $20 \%$ duty cycle.
culations to enable the fan-out to be calculated for any system condition.

## Transient Current

The maximum peak output current of the DSOO25 is given as 1.5 A . Average transient current required from the driver can be calculated from:

$$
\begin{equation*}
I=\frac{C_{L}\left(V^{+}-V^{-}\right)}{t_{r}} \tag{1}
\end{equation*}
$$

Typical rise times into 1000 pF load is 25 ns For $\mathrm{V}^{+}-\mathrm{V}^{-}=20 \mathrm{~V}, \mathrm{I}=0.8 \mathrm{~A}$.

## Transient Output Power

The average transient power ( $\mathrm{P}_{\mathrm{ac}}$ ) dissipated, is equal to the energy needed to charge and discharge the output capacitive load ( $\mathrm{C}_{\mathrm{L}}$ ) multiplied by the frequency of operation (f).

$$
\begin{equation*}
P_{A C}=C_{L} \times\left(V^{+}-V^{-}\right)^{2} \times f \tag{2}
\end{equation*}
$$

For $\mathrm{V}^{+}-\mathrm{V}^{-}=20 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}, \mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$, $\mathrm{P}_{\mathrm{AC}}=400 \mathrm{~mW}$.

## Internal Power

" 0 " State $\quad$ Negligible ( $<3 \mathrm{~mW}$ )
" 1 " State

$$
\begin{align*}
P_{\text {int }} & =\frac{\left(V^{+}-V^{-}\right)^{2}}{R_{2}} \times \text { Duty Cycle }  \tag{3}\\
& =80 \mathrm{~mW} \text { for } \mathrm{V}^{+}-\mathrm{V}^{-}=20 \mathrm{~V}, \mathrm{DC}=20 \%
\end{align*}
$$

## Package Power Dissipation .

Total average power $=$ transient output power + internal power

For one-half of the DSOO25C, $870 \mathrm{~mW} \div 2$ can be dissipated.
$435 \mathrm{~mW}=50 \mathrm{~mW}+$ transient output power
$385 \mathrm{~mW}=$ transient output power

Using equation (2) at $16 \mathrm{~V}, 1 \mathrm{MHz}$ and 350 mW , each half of the DSOO25CN can drive a 1367 pF load. This is less than the load imposed by the transient current limitation of equation (1) and so a maximum load of 1367 pF would prevail.

From the data sheet for the MM506, the average clock pulse load is 80 pF . Therefore the number of devices driven is $1367 / 80$ or 17 registers.

## DSOO26, DSOO56 5 MHz two phase MOS clock drivers general description

DSO026/DS0056 are low cost monolithic high speed two phase MOS clock drivers and interface circuits. Unique circuit design provides both very high speed operation and the ability to drive large capacitive loads. The device accepts standard TTL/DTL outputs and converts them to MOS logic levels. They may be driven from standard 54/74 series and $54 \mathrm{~S} / 74 \mathrm{~S}$ series gates and flip-flops or from drivers such as the DS8830 or DM7440. The DS0026 and DSO056 are intended for applications in which the output pulse width is logically controlled; i.e., the output pulse width is equal to the input pulse width.

The DS0026/DS0056 are designed to fulfill a wide variety of MOS interface requirements. As a MOS clock driver for long silicon-gate shift registers, a single device can drive over 10 k bits at 5 MHz . Six devices provide input address and precharge drive for a 8 k by 16 -bit 1103 RAM memory system. Information on the correct usage of the DSOO26 in these as well as other systems is included in the application note AN-76A.

The DSOO26 and DSOO56 are identical except each driver in the DS0056 is provided with a $\mathrm{V}_{\mathrm{BB}}$ connection to supply a higher voltage to the output stage. This aids
in pulling up the output when it is in the high state. An external resistor tied between these extra pins and a supply higher than $\mathrm{V}^{+}$will cause the output to pull up to ( $\mathrm{V}^{+}-0.1 \mathrm{~V}$ ) in the off state.

For DSO056 applications, it is required that an external resistor be used to prevent damage to the device when the driver switches low. A typical $\mathrm{V}_{\mathrm{BB}}$ connection is shown on the next page.

These devices are available in 8 -lead TO-5, one watt copper lead frame 8 -pin mini-DIP, and one and a half watt ceramic DIP, and TO-8 packages.

## features

- Fast rise and fall times-20 ns with 1000 pF load
- High output swing-20V
- High output current drive- $- \pm 1.5 \mathrm{amps}$
- TTL/DTL compatible inputs
- High rep rate-5 to 10 MHz depending on power dissipation
- Low power consumption in MOS " 0 " state-2 mW
- Drives to 0.4 V of GND for RAM address drive


## connection diagrams

TO-5 Package


Note: Pin 4 connected to case. TOP VIEW

Order Number DS0026H or DS0026CH

TO-5 Package


Note: Pin 4 connected to case.
TOP VIEW
Order Number DSO056H or DS 0056 CH

Dual-In-Line Package


Order Number DS0026CN

Dual-In-Line Package

top view
Order Number DS0056CN

TO-8 Package


Order Number DS0026G or DS0026CG

TO-8 Package


TOP VIEW
Order Number DS0056G or DS0056CG


Order Number DS0026J, DS0026CJ or DS0026W

Dual-In-Line Package


TOP VIEW
Order Number DS0056」 or DS0056CJ
absolute maximum ratings (Note 1)

$\mathrm{V}^{+}-\mathrm{V}^{-}$Differential Voltage 22 V<br>Input Current<br>100 mA<br>Input Voltage ( $\mathrm{V}_{\mathrm{IN}}-\mathrm{V}^{-}$) 5.5 V<br>Peak Output Current

Operating Temperature Range
DS0026, DS0056
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
DS0026C, DS0056C
Storage Temperature Range
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 seconds) $300^{\circ} \mathrm{C}$

## electrical characteristics (Notes 2 and 3 )

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | Logic "1" Input Voltage | $\mathrm{V}^{-}=0 \mathrm{~V}$ |  | 2 | 1.5 |  | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Logic "1" Input Current | $\mathrm{V}_{\text {IN }}-\mathrm{V}^{-}=2.4 \mathrm{~V}$ |  |  | 10 | 15 | mA |
| $V_{\text {IL }}$ | Logic " 0 " Input Voltage | $\mathrm{V}^{-}=0 \mathrm{~V}$ |  |  | 0.6 | 0.4 | $V$ |
| IIL | Logic " 0 " Input Current | $\mathrm{V}_{\mathrm{IN}}-\mathrm{V}^{-}=0 \mathrm{~V}$ |  |  | -3 | -10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OL }}$ | Logic " 1 " Output Voltage | $\mathrm{V}_{\text {IN }}-\mathrm{V}^{-}=2.4 \mathrm{~V}$ |  |  | $\mathrm{V}^{-}+0.7$ | $\mathrm{V}^{-1}+1.0$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Logic "0" Output Voltage | $\mathrm{V}_{\mathrm{IN}}-\mathrm{V}^{-}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}} \geq \mathrm{V}^{+}+1.0 \mathrm{~V}$ | DS0026 | $\mathrm{V}^{+}-1.0$ | $\mathrm{V}^{+}-0.7$ |  | V |
|  |  |  | DS0056 | $\mathrm{v}^{+}-0.3$ | $\mathrm{V}^{+}-0.1$ |  | V |
| 1 CC (ON) | "ON" Supply Current" | $\mathrm{V}^{+}-\mathrm{V}^{-}=20 \mathrm{~V}$ $\mathrm{~V}_{\text {IN }}-\mathrm{V}^{-}=2.4 \mathrm{~V}$ <br> (Note 6) (one side on) | DS0026 |  | 30 | 40 | mA |
|  |  |  | DS0056 |  | 12 | 30 | mA |
| $I_{\text {CCIOFF) }}$ | "OFF" Supply Current | $\begin{aligned} & \mathrm{V}^{+}-\mathrm{V}^{-}=20 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}-\mathrm{V}^{-}=0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 10 \\ & 50 \end{aligned}$ | $\begin{aligned} & 100 \\ & 500 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |

switching characteristics $\left(T_{A}=25^{\circ} \mathrm{C}\right)$ (Notes 5 and 7 )

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {ton }}$ | Turn-on Delay | (Figure 1) |  | 5 | 7.5 | 12 | ns |
|  |  | (Figure 2) |  |  | 11 |  | ns |
| $\mathrm{t}_{\text {OFF }}$ | Turn-off Delay | (Figure 1) |  |  | 12 | 15 | ns |
|  |  | (Figure 2) |  |  | 13 |  | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Rise Time | (Figure 1), <br> (Note 5) | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 15 | 18 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ |  | 20 | 35 | ns |
|  |  | (Figure 2), <br> (Note 5) | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 30 | 40 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ |  | 36 | 50 | ns |
| $\mathrm{t}_{\text {f }}$ | Fall Time | (Figure 1), <br> (Note 5) | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 12 | 16 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ |  | 17 | 25 | ns |
|  |  | (Figure 2), (Note 5) | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 28 | 35 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ |  | 31 | 40 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: These specifications apply for $\mathrm{V}^{+}-\mathrm{V}^{-}=10 \mathrm{~V}$ to $20 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$, over the temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for the DS 0026 , DS0056 and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ for the DS0026C, DS0056C.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or $\min$ on absolute value basis.
Note 4: All typical values for the $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 5: Rise and fall time are given for MOS logic levels; i.e., rise time is transition from logic " 0 " to logic " 1 " which is voltage fall.
Note 6: $I_{B B}$ for DS0056 is approximately $\left(V_{B B}-V^{-}\right) / 1 \mathrm{k} \Omega$ (for one side) when output is low.
Note 7: The high current transient (as high as 1.5A) through the resistance of the external interconnecting $\mathrm{V}^{-}$lead during the output transition from the high state to the low state can appear as negative feedback to the input. If the external interconnecting lead from the driving circuit to $\mathbf{V}^{-}$is electrically long, or has significant dc resistance, it can subtract from the switching response.
typical $\mathrm{V}_{\mathrm{BB}}$ connection


## typical performance characteristics

## 

Supply Current vs Temperature

Turn-On and Turn-Off Delay vs Temperature


Rise Time vs Load
Capacitance


LOAD CAPACITANCE (pF)

Fall Time vs Load Capacitance


DC Power (PDC) vs Duty Cycle


## schematic diagrams




1/2 DS0056


FIGURE 1.


FIGURE 2.

## typical applications



## application hints

## DRIVING THE MM5262 WITH THE DS0056 CLOCK DRIVER

The clock signals for the MM5262 have three requirements which have the potential of generating problems for the user. These requirements, high speed, large voltage swing and large capacitive loads, combine to provide ample opportunity for inductive ringing on clock lines, coupling clock signals to other clocks and/or inputs and outputs and generating noise on the power supplies. All of these problems have the potential of causing the memory system to malfunction. Recognizing the source and potential of these problems early in the design of a memory system is the most critical step. The object here is to point out the source of these problems and give a quantitative feel for their magnitude.

Line ringing comes from the fact that at a high enough frequency any line must be considered as a transmission line with distributed inductance and capacitance. To see how much ringing can be tolerated we must examine the clock voltage specification. Figure 6 shows the clock


FIGURE 6. Clock Waveform
specification, in diagram form, with idealized ringing sketched in. The ringing of the clock about the $\mathrm{V}_{\mathrm{ss}}$ level is particularly critical. If the $\mathrm{V}_{\mathrm{SS}}-1 \mathrm{~V}_{\mathrm{OH}}$ is not maintained; at all times, the information stored in the memory could be altered. Referring to Figure 1, if the threshold voltage of a transistor were -1.3 V , the clock going to $\mathrm{V}_{\mathrm{SS}}-1$ would mean that all the devices, whose gates are tied to that clock, would be only 300 mV from turning on. The internal circuitry needs this noise margin and from the functional description of the RAM it is easy to see that turning a clock on at the wrong time can have disastrous results.

Controlling the clock ringing is particulary difficult because of the relative magnitude of the allowable ringing, compared to the magnitude of the transition. In this case it is 1 V out of 20 V or only $5 \%$. Ringing can be controlled by damping the clock driver and minimizing the line inductance.

Damping the clock driver by placing a resistance in series with its output is effective, but there is a limit since it also slows down the rise and fall time of the clock signal. Because the typical clock driver can be much faster than the worst case driver, the damping resistor serves the useful function of limiting the minimum rise and fall time. This is very important because the faster the rise and fall times, the worse the ringing problem becomes. The size of the damping resistor varies because it is dependent on the details of the actual application. It must be determined empirically. In practice a resistance of 10 ohms to 20 ohms is usually optimum.

Limiting the inductance of the clock lines can be accomplished by minimizing their length and by laying out the lines such that the return current is closely coupled to the clock lines. When minimizing the length of clock lines it is important to minimize the distance from the clock driver output to the furthest point being driven. Because of this, memory boards are usually designed with clock drivers in the center of the memory array, rather than on one side, reducing the maximum distance by a factor of 2 .

Using multilayer printed circuit boards with clock lines sandwiched between the $\mathrm{V}_{D D}$ and $\mathrm{V}_{S S}$ power plains minimizes the inductance of the clock lines. It also serves the function of preventing the clocks from coupling noise into input and output lines. Unfortunately multilayer printed circuit boards are more expensive than two sided boards. The user must make the decision as to the necessity of multilayer boards. Suffice it to say here, that reliable memory boards can be designed using two sided printed circuit boards.

The recommended clock driver for use with the MM4262/ MM5262 is the DS0056/DSO056C dual clock driver. This device is designed specifically for use with dynamic circuits using a substrate, $\mathrm{V}_{\mathrm{BB}}$, supply. Typically it will drive a 1000 pF load with 20 ns rise and fall times. Figure 7 shows a schematic of a single driver.


FIGURE 7. Schematic of 1/2 DS0056
In the case of the MM5262, $\mathrm{V}^{+}$is a +5 V and $\mathrm{V}_{\mathrm{BB}}$ is +8.5 V . $\mathrm{V}_{\mathrm{BB}}$ should be connected to the $\mathrm{V}_{\mathrm{BB}}$ pin shown in Figure 7 through a $1 \mathrm{k} \Omega$ resistor. This allows transistor Q 4 to saturate, pulling the output to within a $\mathrm{V}_{\text {CE (SAT) }}$ of the $\mathrm{V}^{+}$supply. This is critical because as was shown before, the $\mathrm{V}_{S S}-1.0 \mathrm{~V}$ clock level must not be exceeded at any time. Without the $\mathrm{V}_{\mathrm{BB}}$ pull up on the base of Q 4 the output at best will be 0.6 V below the $\mathrm{V}^{+}$supply and can be 1 V below the $\mathrm{V}^{+}$supply reducing the noise margin or this line to zero.

## application hints (cont')

Because of the amount of current that the clock driver must supply to its capacitive load, the distribution of power to the clock driver must be considered. Figure 8 gives the idealized voltage and current waveforms for a clock driver driving a 1000 pF capacitor with 20 ns rise and fall time.


FIGURE 8. Clock Waveforms (Voltage and Current)

As can be seen the current is significant. This current flows in the $V_{D D}$ and $V_{S S}$ power lines. Any significant inductance in the lines will produce large voltage transients on the power supplies, A bypass capacitor, as close as possible to the clock driver, is helpful in minimizing this problem. This bypass is most effective when connected between the $\mathrm{V}_{S S}$ and $\mathrm{V}_{\mathrm{DD}}$ supplies. A bypass capacitor for each DSOO56 is recommended. The size of the bypass capacitor depends on the amount of capacitance being driven. Using a low inductance capacitor, such as a ceramic or silver mica, is most effective. Another helpful technique is to run the $V_{D D}$ and $\mathrm{V}_{\mathrm{SS}}$ lines, to the clock driver, adjacent to each other. This tends to reduce the lines inductance and therefore the magnitude of the voltage transients.

While discussing the clock driver, it should be pointed out that the DSOO56 is a relatively low input impedance device. It is possible to couple current noise into the input without seeing a significant voltage. Since this noise is difficult to detect with an oscilloscope it is often overlooked.

Lastly, the clock lines must be considered as noise generators. Figure 9 shows a clock coupled through a parasitic coupling capacitor, $C_{C}$, to eight data input lines being driven by a 7404. A parasitic lumped line
inductance, $L$, is also shown. Let us assume, for the sake of argument, that $\mathrm{C}_{\mathrm{c}}$ is 1 pF and that the rise time of the clock is high enough to completely isolate the clock tranisent from the 7404 because of the inductance, $L$.


FIGURE 9. Clock Coupling

With a clock transition of 20 V the magnitude of the voltage generated across $C_{L}$ is:
$\mathrm{V}=20 \mathrm{~V} \times \frac{\mathrm{C}_{\mathrm{C}}}{\mathrm{C}_{\mathrm{L}}+\mathrm{C}_{\mathrm{C}}}=20 \mathrm{~V} \times\left(\frac{1}{56+1}\right)=0.35 \mathrm{~V}$
This has been a hypothetical example to emphasize that with 20 V low rise/fall time transitions, parasitic elements can not be neglected. In this example, 1 pF of parasitic capacitance could cause system malfunction, because a 7404 without a pull up resistor has typically only 0.3 V of noise margin in the " 1 " state at $25^{\circ} \mathrm{C}$. Of course it is stretching things to assume that the inductance, L, completely isolates the clock transient from the 7404. However, it does point out the need to minimize inductance in input/output as well as clock lines.

The output is current, so it is more meaningful to examine the current that is coupled through a 1 pF parasitic capacitance. The current would be:
$I=C_{C} \times \frac{\Delta V}{\Delta t}=\frac{1 \times 10^{-12} \times 20}{20 \times 10^{-9}}=1 \mathrm{~mA}$
This exceeds the total output current swing so it is obviously significant.

Clock coupling to inputs and outputs can be minimized by using multilayer printed circuit boards, as mentioned previously, physically isolating clock lines and/or running clock lines at right angles to input/output lines. All of these techniques tend to minimize parasitic coupling capacitance from the clocks to the signals in question.

In considering clock coupling it is also important to have a detailed knowledge of the functional characteristics of the device being used. As an example, for the MM5262, coupling noise from the $\phi 2$ clock to the address lines is of no particular consequence. On the other hand the address inputs will be sensitive to noise coupled from $\phi 1$ clock.

## DS3629 memory driver with decode inputs

## general description

The DS3629 is a monolithic memory driver which features two 400 mA (source/sink) switch pairs along with decoding capability from four address lines. Inputs B and C function as mode selection lines (source or sink) while lines $A$ and $D$ are used for switch-pair selection (output pair Y/Z or W/X). The DS3629 has the same pin-out and function as the DS75324 except that the source emitter voltage capability has been raised from 3 V to 7 V . This allows the DS3629 to drive larger memory systems at the same current levels of the DS75324.

- Identical pin-out and function as DS75324
- 400 mA output capability
- High voltage outputs
- Dual sink/source outputs
- Internal decoding and timing circuitry
- Fast switching times
- DTL/TTL compatible
features
- Source emitter voltage of 7 V (max) at 400 mA source


## schematic and connection diagrams



# absolute maximum ratings (Note 1) 

Supply Voltage $\mathrm{V}_{\mathrm{cc}}$ (Note 4)
Input Voltage (Note 5)
Operating Case Temperature Range
Power Dissipation
Storage Temperature Range
Lead Temperature (Soldering, 10 seconds)
dc electrical characteristics (Notes 2 and 3 ) $\left(\mathrm{V}_{\mathrm{cc}}=14 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ unless otherwise noted)

|  | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN(1) }}$ | Input Voltage Required to Insure Logical "1" At'Any Input | (Figure 1) |  |  | $3.5$ |  |  | V |
| $\mathrm{V}_{\text {IN(0) }}$ | Input Voltage Required to Insure Logical " 0 " At Any Input | (Figure 1) |  |  | ; |  | 0.8 | V |
| $I_{\text {IN(1) }}$ | Logical "1" Level Input Current | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V},($ Figure 1) |  | Address Input |  |  | 200 | $\mu \mathrm{A}$ |
|  |  |  |  | Timing Input |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IN }(0)}$. | Logical ' ${ }^{\text {O }}$ ' Level Input Current | $V_{\text {iN }}=0 \mathrm{~V}$, (Figure 1) |  | Address Input |  |  | -6 | mA |
|  |  |  |  | Timing Input | - |  | -12 | mA |
| $V_{\text {SAT }}$ | Saturation Voltage | (Figure 2) | $\begin{aligned} & \mathrm{I}_{\mathrm{SINK}} \simeq 420 \mathrm{~mA}, \\ & \mathrm{R}_{\mathrm{L}}=53 \Omega \\ & \hline \end{aligned}$ | Sink |  | 0.75 | 0.85 | V |
|  |  |  | $I_{\text {SOURCE }} \simeq 420 \mathrm{~mA},$ $R_{L}=39.0 \Omega$ | Source |  | 0.75 | 0.85 | V |
| Ioff | Output Reverse Current ("OFF" State) | $\mathrm{V}_{\mathrm{iN}}=0 \mathrm{~V}$, (Figure 1) |  |  |  | 125 | 200 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{cc}}$ | Supply Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V} \text {, (Figure } 3 \text { ) }$ |  | All Sources and Sinks "OFF" |  | 12.5 | 15 | mA |
|  |  | (Figure 4) |  | Either Sink Selected |  | 30 | 40 | mA |
|  |  |  |  | Either Source Selected |  | 25 | 35 | mA |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{I}_{\text {IN }}=-12 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  | - | -1.5 | V |

ac electrical characteristics $\left(V_{C C}=14 \mathrm{~V}, T_{C}=25^{\circ} \mathrm{C}\right)$

| PARAMETER |  | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Propagation Delay Time to Logical " 1 " Level | $C_{L}=20 \mathrm{pF}$ | $\begin{aligned} & R_{\mathrm{L} 1}=53 \Omega, \\ & R_{\mathrm{L} 2}=500 \Omega, \end{aligned}$ <br> (Figure 5). | Source Output |  | . | 90 | ns |
|  |  |  | $\mathrm{R}_{\mathrm{L}}=53 \Omega,$ <br> (Figure 6) | Sink Output |  |  | 110 | ns |
| $\mathrm{t}_{\mathrm{pd} 0}$ | Propagation Delay Time to Logical " 0 " Level | $C_{L}=20 \mathrm{pF}$ | $\begin{aligned} & R_{\mathrm{L} 1}=53 \Omega, \\ & \mathrm{R}_{\mathrm{L} 2}=500 \Omega, \end{aligned}$ <br> (Figure 5) | Source Output | $\because$ |  | 50 | ns |
|  |  |  | $R_{L}=53 \Omega,$ <br> (Figure 6) | Sink Output |  | ! | 40 | ns |
| $\mathrm{t}_{\text {s }}$ | Sink Storage Time | $\mathrm{R}_{\mathrm{L}}=53 \Omega, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$, (Figure 6) |  |  | * |  | 70 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range for the DS 3629 . All typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and $V_{C C}=14 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Voltage values are with respect to network ground terminal.
Note 5: Input signals must be zero or positive with respect to network ground terminal.

## truth table

| INPUTS |  |  |  | OUTPUTS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADDRESS | TIMING | SINK | SOURCES |  | SINK |  |  |  |  |
| A | B | C | D | $E$ | $F$ | G | W | $X$ | $Y$ |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | ON | OFF | OFF |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | OFF |  |  |
| 1 | 1 | 0 | 0 | 1 | 1 | 1 | OFF | ON | OFF |
| OFF | OFF | ON | OFF |  |  |  |  |  |  |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 | OFF | OFF | OFF |
| $X$ | $X$ | $X$ | $X$ | 0 | $X$ | $X$ | ON |  |  |
| $X$ | $X$ | $X$ | $X$ | $X$ | 0 | $X$ | OFF | OFF | OFF |
| $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | 0 | OFF |  |  |
| OFF | OFF | OFF | OFF | OFF | OFF |  |  |  |  |

## test circuits and switching time waveforms



Note 1: Check $\mathrm{V}_{\mathrm{IN}(1)}$ and $\mathrm{V}_{\text {IN (0) }}$ per truth table.
Note 2: Measure $\mathrm{I}_{\mathrm{IN}(0)}$ per test table.
Note 3: When measuring $\mathrm{I}_{\mathrm{IN}(1)}$, all other inputs are at ground. Each input is tested separately.

TEST TABLE FOR $I_{\text {IN }}(0)$

| APPLY 3.5V | GROUND | TEST <br> I IN(O) |
| :--- | :--- | :--- |
| B, C, E, F, and G | A and D | A |
| B, C, E, F, and G | A and D | D |
| A, D, E, F, and G | B and C | B |
| A, D, E, F, and G | B and C | C |
| A, B, C, D, F, and G | E | E |
| A, B, C, D, E, and G | F | F |
| A, B, C, D, E, and F | G | G |

FIGURE 1. $V_{I N}(0), V_{I N}(1), \operatorname{IN}(0), I_{I N}(1)$ and IOFF


Note: This parameter must be measured using pulse techniques.
$\mathrm{t}_{\mathrm{p}}=500 \mathrm{~ns}$, duty cycle $\leq 1 \%$.

FIGURE 2. $V_{\text {(SAT) }}$


FIGURE 3. ICC (All Outputs OFF)

## test circuits and switching time waveforms (con't)



FIGURE 4. ICC (One Output ON)

Note 1: The input waveform is supplied by a generator with the following characteristics: $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=10 \mathrm{~ns}$, duty cycle $\leq 1 \%$, and $\mathrm{Z}_{\text {out }} \approx 50 \Omega$.
Note 2: When measuring delay times at output X , pply +5 V to input $D$, and ground $A$. When measuring ply to to input $D$, and ground $A$. When measuring delay times at output $Y$, apply $+5 V$ to input $A$, and round D

Note 3: $\mathrm{C}_{\mathrm{L}}$ includes probe and $j$ jig capacitance.
Note 4: Unless otherwise noted all resistors are 0.5 W .

$$
\begin{aligned}
& \text { ing } \\
& \text { w. }
\end{aligned}
$$



FIGURE 5. Source-Output Switching Times
test circuits and switching time waveforms (con't)


Note 1: The input waveform is supplied by a generator with the following characteristics: $t_{r}=t_{f}=10 \mathrm{~ns}$, duty cycle $\leq 1 \%, Z_{\text {OUT }} \approx 50 \Omega$ :
Note 2: When measuring delay times at output $W$, apply +5 V to input $D$, and ground $A$. When measuring delay times at output $Z$, apply +5 V to input $A$, and ground $D$.
Note 3: $\mathbf{C}_{\mathrm{L}}$ inctudes probe and jig capacitance.


FIGURE 6. Sink-Output Switching Times

## DS1640/DS3640, DS1670/DS3670 quad MOS TRI-SHARE ${ }^{\text {TM }}$ port drivers general description

The DS1640/DS3640 and DS1670/DS3670 are quad MOS TRI-SHARE port drivers with outputs designed to drive large capacitive loads up to 500 pF associated with MOS memory systems. PNP input transistors are employed to reduce input current, allowing the large fan-out to these drivers needed in memory systems. The circuit has Schottky-clamped transistor logic for minimum propagation delay.

The DS1640/DS3640 has a 15 ohm resistor in series with the outputs to dampen transients caused by the fast switching output circuit. The DS1670/DS3670 has a direct, low impedance output source for use with or without an external resistor.

The DS1640/DS1670 has two address inputs which decode to one-of-four-high outputs. Provisions are made
for address expansion. For example, two packages may be used to implement a three-input, eight-output decoder. Also included is a refresh control, read/write, and strobe input. These functions are required by the MM5270 4 k TRI-SHARE MOS RAM.

## features

- TRI-SHARE port driver for MM5270 RAM
- TTL/DTL compatible inputs
- PNP inputs minimize loading
- Capacitance-driving outputs
- Built-in damping resistor (DS1640/DS3640)


## logic and connection diagrams



Dual-In-Line Package


Order Number DS1640J, DS1670J, DS3640J, DS3670J or DS3640N, DS3670N

## schematic diagram


absolute maximum ratings (Note 1)
Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$
Logical "1" Input Voltage, $\mathrm{V}_{\text {IN }}(1)$
Logical " 0 " Input Voltage, VIN(0)
Logical "1" Output Current, IOS(1)
Logical " 0 " Output Current, IOS(0)
Storage Temperature Range
Lead Temperature (Soldering, 10 seconds)
Power Dissipation ( $\mathrm{P}_{\mathrm{D}}$ )
Ceramic Package
Molded Package
7 V
7 V
-1.5 V
1 A
1 A
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$300^{\circ} \mathrm{C}$

1160 mW
1000 mW

## operating conditions

|  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) | 4.5 | 5.5 | $v$ |
| Temperature ( $T_{A}$ ) |  |  |  |
| DS1640, DS1670 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DS3640, DS3670 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics (Notes 2 and 3 )

| PARAMETER |  | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IN(1) }}$ | Logical "1" Input Voltage |  |  |  | 2.0 |  | ' | V |
| $\mathrm{V}_{\text {IN }}(0)$ | Logical " 0 " Input Voltage |  |  |  |  |  | 0.8 | $\checkmark$ |
| $\mathrm{I}_{\text {IN(1) }}$ | Logical "1" Input Current | $\begin{aligned} & V_{\mathrm{cc}}=5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}}=5.5 \mathrm{~V} \end{aligned}$ | Address Disable, Expansion Inputs |  |  | 0.1 | 40 | $\mu \mathrm{A}$ |
|  |  |  | Address Inputs |  |  | 0.3 | 120 | $\mu \mathrm{A}$ |
|  |  |  | Other Inputs |  |  | 0.4 | 160 | $\mu \mathrm{A}$ |
| IiN(0) | Logical "0" Input Current | $\begin{aligned} & V_{c \mathrm{cc}}=5.5 \mathrm{~V}, \\ & V_{\mathrm{IN}}=0.5 \mathrm{~V} \end{aligned}$ | Address Disable, Expansion Inputs |  |  | -90 | -250 | $\mu \mathrm{A}$ |
|  |  |  | Address Inputs |  |  | -270 | -750 | $\mu \mathrm{A}$ |
|  |  |  | Other Inputs |  |  | -360 | -1000 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {CLAMP }}$ | Input Clamp Voitage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.2 | V |
| $\mathrm{V}_{\text {OH(NL) }}$ | Logical " 1 " Output Voltage (No Load) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=0 \mathrm{~mA}$ |  |  | 3.4 | 4.25 |  | V |
| $\mathrm{V}_{\mathrm{OL}(\mathrm{NL})}$ | Logical " 0 " Output Voltage (No Load) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=0 \mathrm{~mA}$ |  |  |  | 0.25 | 0.45 | v |
| $\mathrm{V}_{\mathrm{OH}(W L)}$ | Logical "1"' Output Voltage (With Load) | $\mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ |  | DS1640/DS3640 | 2.4 | 3.5 |  | V |
|  |  |  |  | DS1670/DS3670 | 2.5 | 3.5 | * | V |
| $V_{\text {OL(WL) }}$ | Logical "0" Output Voltage (With Load) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA}$ |  | DS1640/DS3640 |  | 0.6 | 1.1 | V |
|  |  |  |  | DS1670/DS3670 |  | 0.3 | 0.5 | V |
| 110 | Logical "1" Drive Current | $\mathrm{V}_{\text {cc }}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V},($ (Note 4) |  |  |  | -170 |  | mA |
| IOD | Logical "0" Drive Current | $\mathrm{V}_{\text {cc }}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=4.5 \mathrm{~V}$, (Note 4) |  |  |  | 170 |  | mA |
| ${ }^{\text {cce(max) }}$ | Maximum Power Supply Current | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$ |  |  |  | $60$ |  | mA |
| Icce(min) | Minimum Power Supply Current | $V_{c c}=5.5 \mathrm{~V}$ |  |  |  | 45 |  | mA |

switching characteristics $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, unless otherwise noted.

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pd}}(0)$ | Propagation Delay to Logical "0" (Note 4) | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  | 7 |  | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=250 \mathrm{pF}$ |  |  | 15 |  | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  |  | 25 |  | ns |
| $t_{\text {pd (1) }}$ | Propagation Delay to <br> Logical " 1 " (Note 4) | $C_{L}=50 \mathrm{pF}$ |  |  | 7 |  | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=250 \mathrm{pF}$ |  |  | 15 |  | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  |  | 25 |  | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS1640 and DS1670 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3640 and DS3670. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or $\min$ on absolute value basis.
Note 4: When measuring output drive current and switching response for the DS1670 and DS3670 a 15 ohm resistor should be placed in series with each output. This resistor is internal to the DS1640/DS3640, and need not be added.

| $\begin{gathered} \text { ADD } \\ \text { A } \end{gathered}$ | $\begin{gathered} \text { ADD } \\ \text { B } \end{gathered}$ | $\begin{aligned} & \text { ADD } \\ & \text { DSBL } \end{aligned}$ | EXPAN | EXPAN | RFSH | $\overline{\mathbf{R} / \mathrm{W}}$ | STB | $\frac{O U T}{A} \cdot \bar{B}$ | $\begin{aligned} & \text { OUT } \\ & \bar{A} \cdot B \end{aligned}$ | $\begin{aligned} & \text { OUT } \\ & A \cdot \bar{B} \end{aligned}$ | $\begin{aligned} & \text { OUT } \\ & \text { A•B } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | . 0 | 1 | 0 | * |  | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 1 | 0 | * | * | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 | * | * | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | * |  | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 1 | 0 | * |  | 1 | 1 | 1 | 1 |
| $x$ | X | $x$ | 1 | X | $x$ | $x$ | $x$ | 0 | 0 | 0 | 0 |
| $x$ | $x$ | X | $x$ | 0 | X | $x$ | $x$ | 0 | 0 | 0 | 0 |
| $x$ | $x$ | X | X | X | 1 | X | X | 0 | 0 | 0 | 0 |
| X | X | X | X | X | X | 1 | 1 | 0 | 0 | 0 | 0 |

$X=$ Don't Care; * $=\overline{\text { read/write }}$ and strobe not both high at same time.

## ac test circuit and switching time waveforms


*INTERNAL TO DS3640 (NOTE 4)

*Input frequency $=\mathbf{1 M H z}$, duty eyde $=\mathbf{5 0 \%}, \mathrm{t}_{\mathbf{4}}=\mathbf{t} \mathbf{t} \mathbf{2 . 5} \mathbf{n s}$

## typical application

The DS3640/DS3670 driver is intended for use in driving the TRI-SHARE port of the MM5270 4 k MOS

RAM. Its address inputs facilitate decoding, and its direct controls simplify the refresh cycle.

## DS1642/DS3642, DS1672/DS3672 dual bootstrapped MOS clock driver general description

The DS1672 is a dual bipolar-to-MOS clock driver designed to provide high output current and voltage capabilities necessary for driving high capacitance (up to 500 pF ) MOS memory systems. The circuit needs only one power supply, ( 12 V typical). This feature greatly reduces high stand-by power levels and at the same time simplifies system design.

The circuit also features output bootstrapping capability. This feature eliminates the need for an additional high level supply to provide a higher voltage to the output stage. The function is accomplished by connecting a small value capacitor (typically 200 pF ) from each output to each driver's bootstrap pin.

The circuit has Schottky-clamped transistor logic for minimum propagation delay. Typical stand-by power (output low) is 45 mW per driver. A fail-safe condition
is provided for in the circuit, so if the input is opened the output assumes the logic " 0 " state.

The DS1642/DS3642 has a 10 ohm resistor in series with each output to dampen transients caused by the fast-switching output. The DS1672/DS3672 has a direct low impedance output for use with or without an external resistor.

## features

- 15 V output voltage capability
- TTL/DTL compatible inputs
- High speed operation
- Bootstrapping eliminates extra supplies-reduces power
- $45 \mathrm{~mW} /$ driver stand-by power
- Built-in 10 ohm damping resistor (DS1642/DS3642)


## schematic diagram



## connection diagrams



Order Number DS $1642 \mathrm{H}, \mathrm{DS} 3642 \mathrm{H}$, DS1672H or DS3672H


Order Number DS3642N or DS3672N


Order Number DS1642J, DS3642J,
DS1672J or DS3672J
absolute maximum ratings (Note 1)
Supply Voltage 15 V
Bootstrap-VCC Differential 15V
Bootstrap Pin Voltage 30V
Input Voltage
Input Current
Output Voltage
Storage Temperature Range
Lead Temperature (Soldering, 10 seconds)
Power Dissipation * ( $\mathrm{P}_{\mathrm{D}}$ )
Ceramic Package
Molded Package
Metal Can
5.5 V

## 10 mA

-1.0 V to +15 V
$-65^{\circ} \mathrm{C}$
$300^{\circ} \mathrm{C}$

1160 mW
890 mW
525 mW
operating conditions

|  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| DS1642, DS1672 | 10.8 | 13.2 | V |
| DS3642, DS3672 | 11.4 | 12.6 | V |
| Bootstrap- $V_{C C}$ Differential Voltage ( $\mathrm{V}_{\mathrm{B}}-\mathrm{V}_{\mathrm{C}}$ ) |  |  |  |
| DS1642, DS1672 | 10.8 | 13.2 | V |
| DS3642, DS3672 | 11.4 | 12.6 | V |
| Temperature ( $\mathrm{TA}_{\mathrm{A}}$ ) |  |  |  |
| DS1642, DS1672 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DS3642, DS3672 | ${ }^{\prime}$ | +70 | ${ }^{\circ} \mathrm{C}$ |

* Derate ceramic package at $80^{\circ} \mathrm{C} / \mathrm{W}$ above $70^{\circ} \mathrm{C}$; derate molded package at $90^{\circ} \mathrm{C} / \mathrm{W}$ above $70^{\circ} \mathrm{C}$; derate metal can package at $200^{\circ} \mathrm{C} / \mathrm{W}$ above $70^{\circ} \mathrm{C}$.


## dc electrical characteristics

DS1642, DS1672 $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V} \pm 10 \%,-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted.
DS3642, DS3672 $\quad V_{C C}=12 \mathrm{~V} \pm 5 \%, \quad 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$, unless otherwise noted.

switching characteristics (Note 4) $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, (Figure 1)

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pdo}}$ | Propagation Delay to a Logical " 0 " | $\mathrm{R}_{\mathrm{D}}=10 \Omega$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 14 |  | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=250 \mathrm{pF}$ |  | 20 |  | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 29 |  | ns |
| $t_{p d 1}$ | Propagation Delay to a Logical "1" | $\mathrm{R}_{\mathrm{D}}=10 \Omega$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 16 |  | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=250 \mathrm{pF}$ |  | 23 |  | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 30 |  | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS1672 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3672. All typicals are given for $\mathrm{V}_{\mathrm{C}}=12 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: When measuring output drive current and switching response for the DS1672 and DS3672, a 10 ohm resistor should be placed in series with each output. This resistor is internal to the DS1642/DS3642 and need not be added.

## ac test circuit



Note 1: The pulse generator has the following characteristics: PRR $=\mathbf{1} \mathbf{M H z}, \mathbf{5 0 \%}$ Duty Cycle, $\mathrm{Z}_{\text {OUT }}=$ $50 \Omega, \mathrm{t}_{\mathrm{t}}=\mathrm{t}_{\mathrm{f}} \leq 10 \mathrm{~ns}$.
Note 2: $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
Note 3: The high current transient (as high as 1.0 A ) through the resistance of the external interconnecting
ground lead during the output transition from the high state to the low state can appear as negative feedhack
to the input. If the external interconnecting load from the driving circuit to ground is electrically long, or has significant de resistance, it can subtract from the switching response.

FIGURE 1

## switching time waveforms



Note 1: The pulse generator has the following characteristics:
PRR $=1 \mathrm{MHz}, \mathrm{t}_{\mathrm{R}} \leq \mathbf{1 0} \mathrm{ns}, \mathrm{t}_{\mathrm{f}} \leq \mathbf{1 0} \mathrm{ns}, \mathrm{Z}_{\mathrm{OUT}}=50 \Omega$.
Note 2: $\mathbf{C}_{L}$ includes probe and jig capacitance.
node voltage waveforms


Note 1: The fall time has an exponential decay with the following time constant: $\boldsymbol{t}_{\mathrm{B}}=\mathrm{C}_{\mathrm{B}} \mathrm{R}_{\mathrm{B}}$. The range of values for $\mathrm{R}_{\mathrm{B}}$ (resistor tolerance, and temperature coefficient included) can be ound in the table of electrical characteristics.

## typical applications

DS3672 Operating with Extra Supply to Enhance Output Voltage Level


DS3672 in Non-Bootstrap Application with Single Supply-When Output High Level is Non-Critical.

DS3672 Bootstrap Mode of Application with Capacitively Coupled Input and Negative Supply.


Memory/Clock Drivers
Advance Information*

## DS3643, DS3673 decoded quad MOS clock drivers general description

The DS3643 and DS3673 are quad bipolar-to-MOS decoder/clock drivers with TTL/DTL compatible inputs. They are designed to provide high output current and voltage capabilities necessary for optimum driving of high capacitance N -channel MOS memory systems.

The device features full decoding of input address lines from two inputs to one of four outputs. Also featured is the capability of expanding to three inputs to one of eight outputs with the use of the Expansion and Expansion inputs. Also included are clock and refresh inputs.

The circuit was designed for driving large capacitive loads at high speeds and uses Schottky-clamped transistors. PNP transistors are used on all inputs, thereby minimizing input loading.

The DS3643 has a 10 ohm damping resistor in series with each output to dampen transients caused by the
fast switching output, while the DS3673 has a direct, low impedance output, for use with or without an external resistor.

## features

- TTL/DTL compatible inputs
- Operates from standard bipolar and MOS supplies
- PNP inputs minimize input loading
- Full logic decoding for either two inputs to one of four outputs or three inputs to one of eight outputs
- High voltage/current outputs
- Input and output clamping diodes
- Control logic optimized for use with MOS memory systems
- Built-in damping resistors (DS3643)
logic and connection diagrams


Dual-In-Line Package


## truth table

| INPUTS |  |  |  |  |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLOCK | REFRESH | EXPANSION | EXPANSION | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | OUT 1 | OUT 2 | OUT 3 | OUT 4 |
| 1 | x | $x$ | $x$ | x | x | 0 | 0 | 0 | 0 |
| 0 | 1 | X | x | X | X | 1. | 1 | 1 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 / | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | $x$ | x | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | x | x | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | x | X | 0 | 0 | 0 | 0 |

[^3]*Specifications may change.
absolute maximum ratings (Note 1)
Supply Voltage
$\mathrm{V}_{\mathrm{CC}}$
$V_{C C 2}$
$V_{C C 3}$
Input Voltage
Output Voltage
Storage Temperature Range
Lead Temperature (Soldering, 10 seconds)
Power Dissipation ( $\mathrm{PD}_{\mathrm{D}}$ )
Ceramic Package
Molded Package
operating conditions

|  | MIN | MAX | UNITS |
| :--- | :---: | :---: | :---: |
| Supply Voltage |  |  |  |
| VCC1 | 4.75 | 5.25 | V |
| VCC2 $^{\text {VCC3 }}$ | 11.4 | 12.6 | V |
| Temperature, $\mathrm{T}_{\mathrm{A}}$ | $*$ | ${ }^{* *}$ | V |
| ${ }^{*} \mathrm{~V}_{\mathrm{CC} 2}+(3 \mathrm{~V}-5 \%),{ }^{* *} \mathrm{~V}_{\mathrm{CC} 2}+(3 \mathrm{~V}+5 \%)$ |  | +70 | ${ }^{\circ} \mathrm{C}$ |

* Derate ceramic package at $80^{\circ} \mathrm{C} / \mathrm{W}$ above $70^{\circ} \mathrm{C}$; derate molded package at $90^{\circ} \mathrm{C} / \mathrm{W}$ above $70^{\circ} \mathrm{C}$.


## electrical characteristics

$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC} 1}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{CC} 2}=12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{CC} 3}=\mathrm{V}_{\mathrm{CC} 2}+(3 \mathrm{~V} \pm 5 \%)$ unless otherwise noted. (Notes 2 and 3 )

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | Logical " 1 " Input Voltage | ' |  | 2 | , | , |  |
| $V_{\text {IL }}$ | Logical " 0 "' Input Voltage |  |  |  |  | 0.8 | V |
| $I_{I H}$ | Logical "1" Input Current | $V_{\text {IN }}=5.5 \mathrm{~V}$ | Refresh, Exp., $\overline{\text { Exp }}$. |  |  | 10 | $\mu \mathrm{A}$ |
|  |  |  | A1, A2, Clock |  | , | 40 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Logical " 0 " Input Current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ | Refresh, Exp. |  | -40 | -250 | $\mu \mathrm{A}$ |
|  |  |  | A1, A2, Clock, Exp. |  | -1.6 | -1.0 | mA |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Clamp Voltage | $\mathrm{I}_{1}=-12 \mathrm{~mA}$ |  |  |  | -1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{~L}}=0.8 \mathrm{~V}$ |  |  | $\mathrm{V}_{\mathrm{Cc} 2}-0.2$ | . | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical "0" Output Voltage | $\mathrm{I}_{\mathrm{OL}}=5 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{H}}=2.0 \mathrm{~V}$ |  |  | 0.3 |  | V |
| $\mathrm{V}_{\text {oc }}$ | Output Clamp Voltage | $\mathrm{l}_{\mathrm{Oc}}=5 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{~L}}=0.8 \mathrm{~V}$ |  |  |  | $\mathrm{V}_{\mathrm{cc} 2^{+1}}$ | V |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current Outputs High $I_{\mathrm{CC} 1}$ $I_{\mathrm{CC2}}$ $I_{\mathrm{Cc} 3}$ | $\text { Refresh }=5 \mathrm{~V} \text {, }$ <br> All Other Inputs $=0 \mathrm{~V}$ | $V_{C C 1}=5.25 \mathrm{~V}$ |  | 20 |  | mA |
|  |  |  | $\mathrm{V}_{\text {CC2 }}=12.6 \mathrm{~V}$ |  | -2 |  | mA |
|  |  |  | $\mathrm{V}_{\text {CC3 }}=15.75 \mathrm{~V}$ |  | 2 |  | $m A$ |
| ICLO | ```Supply Currents Outputs Low Icc1 ICC2 ICC3``` | $\text { All Inputs }=5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC} 1}=5.25 \mathrm{~V}$ |  | 30 |  | mA |
|  |  |  | $\mathrm{V}_{\mathrm{CC} 2}=12.6 \mathrm{~V}$ | . | 0.1 |  | mA |
|  |  |  | $\mathrm{V}_{\text {cc3 }}=15.75 \mathrm{~V}$ |  | 15 |  | mA |

switching characteristics $\mathrm{V}_{\mathrm{cc} 1}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc} 2}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc} 3}=15 \mathrm{~V}$ (Note 4)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{p d o}$. Propagation Delay to a Logical | $R_{D}=10 \Omega$ | $\mathrm{C}_{\mathrm{L}}=400 \mathrm{pF}$ |  | 20 |  |  |
| " 0 " "from $A_{1}, A_{2}$, Clock, $\overline{\text { Exp }}$. to Out 1 |  | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  | 12 |  | ns |
| Propagation Delay to a Logical " 0 " from Refresh, Exp. to Out 1 | $\mathrm{R}_{\mathrm{D}}=10 \Omega$ | $\mathrm{C}_{\mathrm{L}}=400 \mathrm{pF}$ |  | 25 |  | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  | 17 |  | ns |
| $t_{p d 1} \quad$ Propagation Delay to a Logical | $R_{D}=10 \Omega$ | $\mathrm{C}_{\mathrm{L}}=400 \mathrm{pF}$ |  | 20 |  | ns |
| " 1 " from $A_{1}, A_{2}$, Clock, Exp. to Out 1 |  | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  | 12 |  | ns |
| Propagation Delay to a Logical " 1 " from Refresh, Exp. to Out 1 | $\mathrm{R}_{\mathrm{D}}=10 \Omega$ | $\mathrm{C}_{\mathrm{L}}=400 \mathrm{pF}$ |  | 25 |  | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  | 17 |  | ns |

[^4]
## schematic diagram


ac test circuit and switching time waveforms


Note 1: The pulse generator has the following characteristics:
PRR $=1 \mathrm{MHz}, \mathrm{t}_{\mathrm{R}} \leq \mathbf{1 0} \mathrm{ns}, \mathrm{t}_{\mathrm{f}} \leq 10 \mathrm{~ns}, \mathrm{Z}_{\text {OUT }}=50 \Omega$.
Note 2: $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.

## typical application



行

## DS3644, DS3674 quad MOS clock drivers general description

The DS3644 and DS3674 are quad bipolar-to-MOS clock drivers with TTL/DTL compatible inputs. They are designed to provide high output current and voltage capabilities necessary for optimum driving of high capacitance N -channel MOS memory systems.

The device features two common enable inputs, a refresh input, and a clock control input for simplified system designs. The circuit was designed for driving highly capacitive loads at high speeds and uses Schottkyclamped transistors. PNP transistors are used on all inputs thereby minimizing input loading.

The DS3644 contains a 10 ohm resistor in series with each output to dampen the transients caused by the fast-switching output, while the DS3674 has a direct,
low impedance output for use with or without an external damping resistor.

## features

- TTL/DTL compatible inputs
- Operates from standard bipolar and MOS supplies
- PNP inputs minimize loading
- High voltage/current outputs
- Input and output clamping diodes
- Control logic optimized for use with MOS memory systems
- Pin and function compatible with MC3460 and 3235
- Built-in damping resistors (DS3644)


## schematic and connection diagrams



Order Number DS3644J,
DS3674J, DS3644N or
DS3674N
*Specifications may change.
absolute maximum ratings（Note 1）
Supply Voltage
Vcc1
$V_{C C 2}$
VCC3
Input Voltage
Output Voltage
Storage Temperature Range
Lead Temperature（Soldering， 10 seconds）
Power Dissipation（ $P_{D}$ ）
Ceramic Package
Molded Package
7 V
13 V
16 V
-1.0 V to +7 V
-1.0 V to +16 V
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$300^{\circ} \mathrm{C}$

1160 mW
1000 mW

|  | MIN | MAX | UNITS |
| :--- | :---: | :---: | :---: |
| Supply Voltage |  |  |  |
| $V_{C C 1}$ | 4.75 | 5.25 | $V$ |
| $V_{C C 2}$ | 11.4 | 12.6 | $V$ |
| $V_{C C 3}$ | $V_{C C 2}+(3 \mathrm{~V}-5 \%)$ | $V_{C C 2}+(3 \mathrm{~V}+5 \%)$ | $V$ |
| Temperature，$T_{A}$ | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
|  |  |  |  |
| ＊Derate ceramic package at $80^{\circ} \mathrm{C} / \mathrm{W}$ above $70^{\circ} \mathrm{C}$ ；derate molded |  |  |  |
| package at $90^{\circ} \mathrm{C} / \mathrm{W}$ above $70^{\circ} \mathrm{C}$. |  |  |  |

## electrical characteristics

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC} 1}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{CC} 2}=12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{CC} 3}=\mathrm{V}_{\mathrm{CC} 2}+(3 \mathrm{~V} \pm 5 \%)$ unless otherwise noted．（Notes 2，3 and 4）

| PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS <br> V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IH }}$ Logical＂ 1 ＂Input Voltage |  |  |  | 2 |  |  |  |
| $V_{\text {IL }} \quad$ Logical＂ 0 ＇Input Voltage |  |  |  |  |  | 0.8 | V |
| $I_{\text {IH }}$ Logical＂1＂Input Current | $V_{\text {IN }}=5.0 \mathrm{~V}$ | Select Inputs |  |  |  | 10 | $\mu \mathrm{A}$ |
|  |  | All Other Inputs |  |  |  | 40 | $\mu \mathrm{A}$ |
| IIL Logical＂0＇Input Current | $V_{\text {IN }}=0.4 \mathrm{~V}$ | Select Inputs |  |  | －40 | －250 | $\mu \mathrm{A}$ |
|  |  | All Other Inputs |  |  |  | －1．0 | mA |
| $V_{C D} \quad$ Input Clamp Voltage | $\mathrm{I}_{1}=-12 \mathrm{~mA}$ |  |  |  |  | －1．5 | V |
| $\mathrm{V}_{\mathrm{OH}} \quad$ Logical＂1＂Output Voltage | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}, \mathrm{~V}_{\text {IL }}=0.8 \mathrm{~V}$ |  |  | $V_{c c 2}-0.5$ |  |  | V |
| $\mathrm{V}_{\text {OL }}$ Logical＂0＂Output Voltage | $\mathrm{I}_{\mathrm{OL}}=5 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{H}}=2.0 \mathrm{~V}$ |  |  |  |  | 0.5 | V |
| Voc Output Clamp Voltage | $\mathrm{I}_{\mathrm{OC}}=5 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{~L}}=0.8 \mathrm{~V}$ |  |  |  |  | $\mathrm{V}_{\mathrm{cc} 2}+1.5$ | V |
| $I_{\mathrm{CCH}} \quad$ Supply Current Outputs High $I_{C C 1}$ | All Inputs $V_{1 N}=0 \mathrm{~V}$ Outputs Open |  | $V_{C C 1}=5.25 \mathrm{~V}$ |  | 18 | 27 | mA |
| $I_{\mathrm{cc} 2}$ |  |  | $V_{\text {cc2 }}=12.6 \mathrm{~V}$ |  | －2 | －4 | mA |
| $I_{\mathrm{cc} 3}$ |  |  | $\mathrm{V}_{\text {cc3 }}=15.75 \mathrm{~V}$ |  | 2 | 4 | mA |
| Iccl Supply Currents Outputs Low $I_{\mathrm{CC}}$ | All Inputs $V_{1 N}=5 \mathrm{~V}$ Outputs Open |  | $\mathrm{V}_{\text {CC1 }}=5.25 \mathrm{~V}$ |  | 26.8 | 40 | mA |
| $\mathrm{ICC2}$ |  |  | $\mathrm{V}_{\text {CC2 }}=12.6 \mathrm{~V}$ |  |  | 3 | mA |
| $\mathrm{I}_{\mathrm{cc} 3}$ |  |  | $V_{\text {cc3 }}=15.75 \mathrm{~V}$ |  | 15 | 25 | mA |

switching characteristics $V_{C C 1}=5 \mathrm{~V}, V_{C C 2}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{Cc} 3}=15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {pdo }}$ | Propagation Delay to a Logical＂ 0 ＂ | $R_{D}=10 \Omega$ | $\mathrm{C}_{\mathrm{L}}=400 \mathrm{pF}$ |  | 20 |  | ns |
|  |  |  | $C_{L}=100 \mathrm{pF}$ |  | 12 |  | ns |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Propagation Delay to a Logical＂1＂ | $R_{D}=10 \Omega$ | $C_{L}=400 \mathrm{pF}$ |  | 20 |  | ns |
|  |  |  | $C_{L}=100 \mathrm{pF}$ |  | 12 |  | ns |

Note 1：＂Absolute Maximum Ratings＂are those values beyond which the safety of the device cannot be guaranteed．Except for＂Operating Temperature Range＂they are not meant to imply that the devices should be operated at these limits．The table of＂Electrical Characteristics＂ provides conditions for actual device operation．
Note 2：All typicals are given for $V_{C C 1}=5 \mathrm{~V}, \mathrm{~V}_{C C 2}=12 \mathrm{~V}, \mathrm{~V}_{C C 3}=15 \mathrm{~V}$ and $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ ．
Note 3：All currents into device pins shown as positive，out of device pins as negative，all voltages referenced to ground unless otherwise noted．All values shown as max or min on absolute value basis．
Note 4：For ac measurements，a 10 ohm resistor must be placed in series with the output of the DS3674．This resistor is internal to the DS3644， however，and need not be added．
ac test circuit


## switching time waveforms



Note 1: The pulse generator has the following characteristics: PRR $=1 \mathbf{M H z}, \mathrm{t}_{\mathrm{R}} \leq \mathbf{1 0} \mathrm{ns}, \mathrm{t}_{\mathrm{f}} \leq \mathbf{1 0} \mathrm{ns}, Z_{\text {Out }}=50 \Omega$.
Note 2: $\mathbf{C}_{\mathbf{L}}$ includes probe and jig capacitance.

## truth table

| INPUT |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ENABLE <br> 1 | ENABLE <br> 2 | SELECT <br> INPUT | CLOCK <br> INPUT | REFRESH <br> INPUT |  |
|  | X | X | x | X | 0 |
| X | 1 | X | X | X | 0 |
| X | X | X | 1 | x | 0 |
| X | X | 1 | x | 1 | 0 |
| 0 | 0 | 0 | 0 | x | 1 |
| 0 | 0 | X | 0 | 0 | 1 |

Memory/Clock Drivers
Advance Information*

The DS1645/DS3645 and DS1675/DS3675 are hex MOS latch/drivers with outputs designed to drive large capacitive loads up to 500 pF associated with MOS memory systems. PNP input transistors are used to reduce input currents, allowing the large fan-out to these drivers needed in memory systems. The circuit has Schottky-clamped transistor logic for minimum propagation delay, and TRI-STATE ${ }^{\circledR}$ outputs which allow bus operation.

The DS1645/DS3645 has a 15 ohm resistor in series with the outputs to dampen transients caused by the fast switching output circuit. The DS1675/DS3675 has a direct, low impedance output for use with or without an external resistor.

The circuit employs a fall-through-latch which captures the data in parallel with the output, thereby eliminating the delay normally encountered in other latch circuits. The DS1645/DS3645 and DS1675/DS3675 may be used for input address lines or input/output data lines of a MOS memory system.

## features

- TTL/DTL compatible inputs
- PNP inputs minimize loading
- Capacitance-driving outputs
- TRI-STATE outputs
- Built-in damping resistor (DS1645/DS3645)


## logic and connection diagrams



Dual-In-Line Package


## truth table

| INPUT <br> ENABLE | OUTPUT <br> DISABLE | DATA | OUTPUT | OPERATION |
| :---: | :---: | :---: | :---: | :--- |
| 1 | 0 | 1 | 0 | Data Feed-Through |
| 1 | 0 | 0 | 1 | Data Feed-Through |
| 0 | 0 | X | Q | Latched to Data Present <br> when Enable Went Low <br> X |
| 1 | X | $\mathrm{Hi}-\mathrm{z}$ | High Impedance Output |  |

[^5]
electrical characteristics (Notes 2 and 3)

| PARAMETER |  | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IN(1) }}$ | Logical "1" Input Voltage |  |  |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IN (0) }}$ | Logical "0" Input Voltage |  |  |  |  |  | 0.8 | V |
| $\operatorname{lin(1)}$ | Logical " 1 " Input Current | $\begin{aligned} & \mathrm{V}_{1 \mathrm{~N}}=5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V} \end{aligned}$ | Enable Inputs |  |  | 0.1 | 40 | $\mu \mathrm{A}$ |
|  |  |  | Data Inputs |  |  |  | 80 | $\mu \mathrm{A}$ |
| IIN(0). | Logical " 0 " Input Current | $\begin{aligned} & V_{\mathrm{IN}}=0.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V} \end{aligned}$ | Enable Inputs |  |  | -90 | -250 | $\mu \mathrm{A}$ |
|  |  |  | Data Inputs |  |  | -180 | -500 | $\mu \mathrm{A}$ |
| $V_{\text {CLAMP }}$ | Input Clamp Voltage | $\mathrm{V}_{C C}=4.5 \mathrm{~V}, \mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}(\mathrm{NL})}$ | Logical "1" Output Voltage (No Load) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=0 \mathrm{~mA}$ |  |  | 3.4 | 4.25 |  | V |
| $\mathrm{V}_{\text {OL(NL) }}$ | Logical "0" Output Voltage (No Load) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=0 \mathrm{~mA}$ |  |  |  | 0.25 | 0.45 | V |
| $\mathrm{V}_{\text {OH (WL) }}$ | Logical " 1 " Output Voltage (With Load) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ |  | DS1645/DS3645 | 2.4 | 3.5 |  | V |
|  |  |  |  | DS1675/DS3675 | 2.5 | 3.5 |  | V |
| $\mathrm{V}_{\text {OL( }}(\mathrm{WL})$ | Logical " 0 " Output Voltage (With Load) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA}$ |  | DS1645/DS3645 |  | 0.6 | 1.1 | V |
|  |  |  |  | DS1675/DS3675 |  | 0.3 | 0.5 | V |
| 1 ID | Logical "1" Drive Current | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ (Note 4) |  |  |  | 170 |  | mA |
| 100 | Logical "0" Drive Current | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=4.5 \mathrm{~V}(\text { Note } 4)$ |  |  |  | 170 |  | mA |
| Icc(max) | Maximum Power Supply Current | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$ |  |  |  | 60 |  | mA |
| ${ }^{\text {ccemin) }}$ | Minimum Power Supply Current | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$ |  |  |  | 40 |  | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\min / m a x$ limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS1645 and DS1675 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3645 and DS3675. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: When measuring output drive current and switching response for the DS1675 and DS3675 a 15 ohm resistor should be placed in series with each output. This resistor is internal to the DS1645/DS3645, and need not be added.
switching characteristics (Note 4) $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted.

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pd}(0)}$ | Propagation Delay to Logical " 0 ," Data Input to Output | $C_{L}=50 \mathrm{pF}$ |  | 7 |  | ns |
|  |  | $C_{L}=250 \mathrm{pF}$ |  | 15 |  | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 25 |  | ns |
| $t_{\text {pd (1) }}$ | Propagation Delay to Logical <br> "1," Data Input to Output | $C_{L}=50 \mathrm{pF}$ |  | 7 |  | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=250 \mathrm{pF}$ |  | 15 |  | ns |
|  |  | $C_{L}=500 \mathrm{pF}$ |  | 25 |  | ns |
| $\mathrm{t}_{\text {SET-UP }}$ | Set-up Time on Data Input before Input Enable goes Low |  |  | 0 |  | ns |
| $\mathrm{t}_{\text {HOLD }}$ | Hold Time on Data Input after Input Enable goes Low |  |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HO}}$ | Delay from Disable Input to Logical "0" Level (from High Impedance State) | $C_{L}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ to $\mathrm{V}_{C C}$ |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{H} 1}$ | Delay from Disable Input to Logical "1" Level (from High Impedance State) | $C_{L}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ to Ground |  | 15 |  | ns |
| $\mathrm{toH}^{\text {O}}$ | Delay from Disable Input to High Impedance State (from Logical " 0 " Level) | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=400 \Omega$ to $\mathrm{V}_{\mathrm{CC}}$ |  | 15 |  | ns |
| $\mathrm{t}_{1} \mathrm{H}$ | Delay from Disable Input to High Impedance State (from Logical "1" Level) | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=400 \Omega$ to Ground |  | 15 |  | ns |

## schematic diagram




## typical applications

The DS3645 and DS3675 latch/driver has TRI-STATE outputs, which allows the outputs to be tied with those of another TRI-STATE driver, such as the DS3646 and

DS3676 refresh counter. The DS3645 and DS3675 can be disabled while the alternate driver controls the address lines into the memory system.


## Memory/Clock Drivers <br> Advance Information*

## DS1646/DS3646, DS1676/DS3676 6-bit TRI-STATE ${ }^{\circledR}$ MOS refresh counter/driver

## general description

The DS1646/DS3646 and DS1676/DS3676 are 6-bit refresh counters with outputs designed to drive large capacitive loads up to 500 pF associated with MOS memory systems. PNP input transistors are employed to reduce input currents. The circuit has Schottkyclamped transistor logic for minimum propagation delay, and TRI-STATE ${ }^{\circledR}$ outputs allow it to be used on common data buses.

The DS1646/DS3646 has a 15 ohm resistor in series with the outputs to dampen transients caused by the fast switching output circuit. The DS1676/DS3676 has a direct, low impedance output, for use with or without an external resistor.

The counter uses as its input the RAM clock signal, and
with each clock input, it advances the count by one, thus generating a new refresh address.

Extra pins in the package are used for a two input NAND gate and a two input NOR gate, both of which have capacitive drive outputs.

## features

- Circuit counts when clock goes high
- TTL/DTL compatible inputs
- PNP inputs minimize loading
- Capacitance-driver outputs
- TRI-STATE outputs
- Extra gates on unused pins
- Built-in damping resistor (DS1646/DS3646)


## logic diagram



## connection diagram



Order Number DS1646J, DS1676J, DS3646J DS3676J or DS3646N, DS3676N

## typical application

The DS1646/DS3646 and DS1676/DS3676 have TRISTATE outputs which can be tied to the outputs of another TRI-STATE driver. The refresh counter can control the address lines into a memory array during a short refresh cycle, and then return to the highimpedance state to allow the primary driver to control the address lines.

absolute maximum ratings (Note 1)
Supply Voltage, $V_{C C}$

| 7 V |
| ---: |
| 7 V |
| -1.5 V |
| 1 A |
| 1 A |
| $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| $300^{\circ} \mathrm{C}$ |
|  |
| 1160 mW |
| 1000 mW | $7 V$

Logical "1" Input Voltage, VIN(1)
Logical " 0 " Input Voltage, VIN(0)
Logical "1" Output Current, IOS(1)
Logical " 0 " Output Current, IOS(0)
Storage Temperature Range
Lead Temperature (Soldering, 10 seconds)
Power Dissipation ( $\mathrm{PD}_{\mathrm{D}}$ )
Ceramic Package 1160 mW
Molded Package 1000 mW
dc electrical characteristics (Notes 2 and 3)

| PARAMETER |  | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IN (1) }}$ | Logical "1" Input Voltage |  | . . |  | 2.0 |  | . | $V$ |
| $V_{\text {IN }(0)}$ | Logical "0' Input Voltage |  |  |  |  |  | 0.8 | V |
| $\operatorname{IIN(1)}$ | Logical "1" Input Current | $\begin{aligned} & V_{C C}=5.5 \mathrm{~V} \\ & V_{I N}=5.5 \mathrm{~V} \end{aligned}$ | Enable Input |  |  | 0.1 | 40 | $\mu \mathrm{A}$ |
|  |  |  | Clock Input |  |  |  | 80 | $\mu \mathrm{A}$ |
| $I_{\text {IN }(0)}$ | Logical "0' Input Current | $V_{c c}=5.5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{IN}}=0.5 \mathrm{~V}$ |  |  | -90 | -250 | $\mu \mathrm{A}$ |
| $V_{\text {CLAMP }}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V}$ | $\mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | $\checkmark$ |
| $\mathrm{V}_{\mathrm{OH}(\mathrm{NL})}$ | Logical "1" Output Voltage (No Load) | $V_{c c}=4.5 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OH}}=0 \mathrm{~mA}$ |  | 3.4 | 4.25 |  | V |
| $\mathrm{V}_{\text {OL(NL) }}$ | Logical "0" Output Voltage (No Load) | $\mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OL}}=0 \mathrm{~mA}$ |  | $\cdots$ | 0.25 | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH}(\mathrm{WL})}$ | Logical " 1 " Output Voltage (With Load) | $V_{c c}=4.5 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ | DS1646/DS3646 | 2.4 | 3.5 |  | V |
|  |  |  |  | DS1676/DS3676 | 2.5 | 3.5 |  | V |
| $\mathrm{V}_{\text {OL ( }}$ (WL) | Logical "0' Output Voltage (With Load) | $\mathrm{V}_{\mathrm{Cc}}=4.5 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA}$ | DS1646/DS3646 |  | 0.6 | 1.1 | V |
|  |  |  |  | DS1676/DS3676 |  | 0.3 | 0.5 | V |
| $\begin{aligned} & 100 \\ & I_{00} \\ & \hline \end{aligned}$ | Logical " 1 " Drive Current <br> Logical " 0 " Drive Current | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=4.5 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$, ( Note 4) |  |  | -170 |  | mA |
|  |  |  | $\mathrm{V}_{\text {OUT }}=4.5 \mathrm{~V}$ |  |  | 170 |  | mA |
| $I_{\text {CC(MAX) }}$ | Maximum Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  |  |  | 60 |  | mA |
| $l_{\text {CC(MIN) }}$ | Minimum Power Supply Current | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$ |  |  |  | 40 |  | mA |

ac electrical characteristics $\left(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$ (Note 4)

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {pd ( }}(0)$ | Propagation Delay to Logical "0' | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  | 7 |  | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=250 \mathrm{pF}$ |  |  | 15 |  | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  |  | 25 |  | ns |
| $t_{\text {pd(1) }}$ | Propagation Delay to Logical "1" | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  | 7 |  | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=250 \mathrm{pF}$ |  |  | 15 |  | ns |
|  |  | $C_{L}=500 \mathrm{pF}$ |  |  | 25 |  | ns |
|  | Settling Time Delay from Clock Input to Output 06 | $C_{L}=50 \mathrm{pF}$ |  |  | 65 |  | ns |
| $\mathrm{t}_{\mathrm{HO}}$ | Delay from Enable Input to Logical " 0 " Level (from High Impedance State) | $C_{L}=50 \mathrm{pF}$ | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{cc}}$ |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{H} 1}$ | Delay from Enable Input to Logical "1" Level (from High Impedance State) | $C_{L}=50 \mathrm{pF}$ | $R_{L}=2 \mathrm{k} \Omega$ to Gnd |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Delay from Enable Input to High Impedance State (from Logical " 0 " Level) | $C_{L}=50 \mathrm{pF}$ | $\mathrm{R}_{\mathrm{L}}=390 \Omega$ to $\mathrm{V}_{\mathrm{CC}}$ |  | 10 |  | ns |
| $t_{1 H}$ | Delay from Enable Input to High Impedance State (from Logical "1" Level) | $C_{L}=50 \mathrm{pF}$ | $R_{L}=390 \Omega$ to Gnd | - | 10 |  | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS1646 and DS1676 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3646 and DS3676. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: When measuring output drive current and switching response for the DS1676 and DS3676 a 15 ohm resistor should be placed in series with each output. This resistor is internal to the DS1646/DS3646, and need not be added.
ac test circuits and switching time waveforms



## DS1647/DS3647, DS1677/DS3677, DS16147/DS36147, DS16177/DS36177 quad TRI-STATE ${ }^{\circledR}$ MOS memory I/O registers

## general description

The DS1647/DS3647 series are 4-bit İ/O buffer registers intended for use in MOS memory systems. The circuits employ a fall-through latch for data storage. This method of latching captures the data in parallel with the output, thus eliminating the delays encountered in other designs. The circuits use Schottky-clamped transistor logic for minimum propagation delay and employ PNP input transistors'so that input currents are low, allowing large fan-out to these circuits needed in a memory system.

Two pins per bit are provided, and data transfer is bidirectional so that the register can handle both input and output data. The direction of data flow is controlled through the input enables. The latch control, when taken low, will cause the register to hold the data present at that time and display it at the outputs. Data can be latched into the register independent of the output disables or EXPANSION input. Either or both of the outputs may be taken to the high-impedance state with the output disables. The EXPANSION pin disables both outputs to facilitate multiplexing with other I/O registers on the same data lines.

The "B" port outputs in the DS16147/DS36147 and DS16177/DS36177 are open collectors, and in the

DS1647/DS3647 and DS1677/DS3677 they are TRISTATE. The " $B$ " port outputs are also designed for use in bus organized data transmission systems and can sink 80 mA and source -5.2 mA . The " $\mathrm{A}^{\prime \prime}$ port outputs in all four types are TRI-STATE.

Data going from port " $A$ " to port " $B$ " is inverted in the DS1647/DS3647 and DS16147/DS36147 and is not inverted in the DS1677/DS3677 and DS16177/DS36177. Data going from port " $B$ " to port " $A$ " is inverted in all four types.

## features

- PNP inputs minimize loading
- Fall-through latch design
- Propagation delay of only 15 ns
- TRI-STATE outputs
- EXPANSION control
- Bi-directional data flow
- TTL/DTL compatible
- Transmission line driver output


## logic and connection diagrams



## absolute maximum ratings (Note 1)

## operating conditions

Supply Voltage

| Supply Voltage | 7 V |
| :--- | ---: |
| Input Voltage | -1.5 V to +7 V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |
| Power Dissipation (PD) |  |
| Ceramic Package | 1160 mW |
| Molded Package | 1000 mW |
|  |  |
|  |  |
| * Derate ceramic package at $80^{\circ} \mathrm{C} / \mathrm{W}$ above $70^{\circ} \mathrm{C}$; derate molded |  |
| package at $90^{\circ} \mathrm{C} / \mathrm{W}$ above $70^{\circ} \mathrm{C}$. |  |


|  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: |
| Supply Voltage $\left(\mathrm{V}_{\mathrm{CC}}\right)$ | 4.5 | 5.5 | V |
| Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ |  |  |  |
| DS1677 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DS3677 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

## electrical characteristics (Notes 2 and 3)

Over recommended operating temperature range (unless otherwise noted).

|  | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN(1) }}$ | Logical "1" Input Voltage |  |  |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IN(0) }}$ | Logical '00' Input Voltage |  |  |  |  |  | 0.8 | V |
| $\mathrm{I}_{\text {IN(1) }}$ | Logical "1" Input Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{~N}}=5.5 \mathrm{~V}$ | Latch, Disable Inputs |  |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | Data Pins (A, B) |  |  |  | 80 | $\mu \mathrm{A}$ |
|  |  |  | Enable Inputs |  |  |  | 200 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IN }(0)}$ | Logical "0" Input Current | $V_{C C}=5.5 \mathrm{~V}, V_{I N}=0.5 \mathrm{~V}$ | Latch, Disable Inputs |  |  |  | -250 | $\mu \mathrm{A}$ |
|  |  |  | Data Pins (A, B) |  |  |  | -400 | $\mu \mathrm{A}$ |
|  |  |  | Enable Inputs |  |  |  | -1250 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {CLAMP }}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{IN}}=-18 \mathrm{~m}$ |  |  |  |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}(\mathrm{A})}$ | Logical "1" Output Voltage A Port | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ |  | DS16XX | 2.5 | 3.4 |  | V |
|  |  |  |  | DS36XX | 2.7 | 3.4 |  | V |
| $V_{\text {OL( }}$ ( $)$ | Logical " 0 " Output Voltage A Port | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA}$ |  | DS16XX |  |  | 0.5 | V |
|  |  |  |  | DS36XX |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}(\mathrm{B})}$ | Logical " 1 " Output Voltage B Port | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-5.2 \mathrm{~mA},$ <br> (Note 4) |  | DS16XX | 2.4 | 3.3 |  | V |
|  |  |  |  | DS36XX | 2.4 | 3.3 |  | V |
| $\mathrm{V}_{\text {OL(B) }}$ | Logical " 0 " Output Voltage B Port | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=100 \mathrm{~mA}$ |  | DS16XX |  |  | 0.7 | V |
|  |  |  |  | DS36XX |  |  | 0.7 | V |
| $\mathrm{I}_{\text {CC(MAX }}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  |  |  |  | 100 | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS1677 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3677. All typicals are given for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted.
Note 4: Not applicable to DS16147/DS36147 or DS16177/DS36177.

* Derate ceramic package at $80^{\circ} \mathrm{C} / \mathrm{W}$ above $70^{\circ} \mathrm{C}$; derate molded package at $90^{\circ} \mathrm{C} / \mathrm{W}$ above $70^{\circ} \mathrm{C}$.
switching characteristics $\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS | $\because$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {pdo }}$ | Propagation Delay to a Logical " 0 " from $A_{i}$ to $B_{i}$ or $B_{i}$ to $A_{i}$ | $C_{L}=50 \mathrm{pF}$ |  | 7 |  | ns |  |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Propagation Delay to a Logical " 1 " from $A_{i}$ to $B_{i}$ or $B_{i}$ to $A_{i}$ | $C_{L}=50 \mathrm{pF}$ |  | 7 |  | ns |  |
| $\mathrm{t}_{1 \mathrm{H}}$ | Delay from Disable Input to High Impedance State (from Logical "1" Level) | $\begin{aligned} & C_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=390 \Omega \text { to Gnd } \end{aligned}$ |  | 15 |  | ns |  |
| ${ }^{\text {toH }}$ | Delay from Disable Input to High Impedance State (from Logical "0" Level) | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R_{L}=390 \Omega \text { to } V_{C C} \end{aligned}$ |  | 15 |  | ns |  |
| $t_{\text {H1 }}$ | Delay from Disable Input to Logical "1" Level (from High Impedance State) | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R_{\mathrm{L}}=2 \mathrm{k} \Omega \text { to } \mathrm{Gnd} \end{aligned}$ |  | 15 |  | $\cdots \mathrm{ns}$ |  |
| $\mathrm{t}_{\mathrm{HO}}$ | Delay from Disable Input to Logical " 0 " Level (from High Impedance State) | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R_{L}=2 \mathrm{k} \Omega \text { to } V_{C C} \end{aligned}$ | $\therefore$ | 15 | $\cdots$ | ns |  |
| $\mathrm{t}_{\text {SET-UP }}$ | Setup Time of Data Input Before LATCH Goes Low |  |  | 0 | . | ns |  |
| ${ }_{\text {HOLD }}$ | Hold Time of Data Input After $\overline{\text { LATCH }}$ Goes Low | ; |  | 7 |  | ns |  |

## schematic diagram



## logic table

| INPUT ENABLES |  | $\overline{\text { LATCH }}$ | OUTPUT DISABLES |  | EXPANSION | A1-4 | B1-4 | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | B |  | A | B |  |  |  |  |
| 1 | 0 | 1 | 0 | 0 | 0 | $\mathrm{Hi}-\mathrm{Z}$ | $\bar{A}$ | Data In on A, Output to B |
| 0 | 1 | 1 | 0 | 0 | 0 | $\bar{B}$ | $\mathrm{Hi}-\mathrm{Z}$ | Data In on B, Output to A |
| 1 | 0 | 0 | 0 | 0 | 0 | $\mathrm{Hi}-\mathrm{Z}$ | $\overline{\mathrm{O}}$ | Data Stored Which is Present When LATCH Goes Low |
| 0 | 1 | 0 | 0 | 0 | 0 | $\overline{\mathrm{Q}}$ | $\mathrm{Hi}-\mathrm{Z}$ | Same as Above |
| 1 | 0 | X | 0 | 1 | 0 | $\mathrm{Hi}-\mathrm{Z}$ | $\mathrm{Hi}-\mathrm{Z}$ | Both A and B In Hi-Z State; Data Input on A, May Be Latched |
| 0 | 1 | $x$ | 1 | 0 | 0 | $\mathrm{Hi}-\mathrm{Z}$ | $\mathrm{Hi}-\mathrm{Z}$ | Both A and B In Hi-Z State; Data Input on B, May Be Latched |
| $x$ | x | X | X | $x$ | 1 | $\mathrm{Hi}-\mathrm{Z}$ | $\mathrm{Hi}-\mathrm{Z}$ | Both $A$ and $B$ In Hi-Z State |

X $=$ Don't Care
Note: Data may be latched into the register independent of the output disables or expansion.
ac test circuits and switching time waveforms



## typical application

The diagram below shows how the DS1677 can be used as a register capable of multiplexing data lines.


NATIONAL

## DS1648/DS3648, DS1678/DS3678 TRI-STATE ${ }^{\circledR}$ MOS multiplexer/drivers general description

The DS1648/DS3648 and DS1678/DS3678 are quad 2-input multiplexers with TRI-STATE outputs designed to drive the large capacitive loads (up to 500 pF ) associated with MOS memory systems. A PNP input structure is employed to minimize input currents so that driver loading in large memory systems is reduced. The circuit employs Schottky-clamped transistors for high speed and TRI-STATE outputs for bus operation.

The DS1648/DS3648 has a 15 ohm resistor in series with the outputs which dampens the transients caused by the fast-switching output circuit, while the DS1678/

DS3678 has a direct, low impedance output for use with or without an external resistor.

## features

- TRI-STATE outputs interface directly with system bus
- Schottky-clamped for better ac performance
- PNP inputs to minimize input loading
- DTL and TTL compatible
- High-speed capacitive load drivers
- Built-in damping resistor (DS1648/DS3648 only)


## logic and connection diagrams


schematic diagram

absolute maximum ratings (Note 1)

| Supply Voltage " | 7 V |
| :--- | ---: |
| Logical "1" Input Voltage | 7 V |
| Logical " 0 " Input Voltage | -1.5 V |
| Logical "1" Output Current | $<0.7 \mathrm{~A}$ |
| DS1648/DS1678 | $<1 \mathrm{~A}$ |
| DS3648/DS3678 |  |
| Logical "0" Output Current | $<0.7 \mathrm{~A}$ |
| DS1648/DS1678 | $<1 \mathrm{~A}$ |
| DS3648/DS3678 |  |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+175^{\circ} \mathrm{C}$ |
| DS1648/DS1678 | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| DS3648/DS3678 | $300^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) |  |
| Power Dissipation (PD' | 1160 mW |
| Ceramic Package | 1000 mW |

## operating conditions

|  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: |
| Supply Voltage $\left(\mathrm{V}_{\mathrm{CC}}\right)$ | 4.5 | 5.5 | V |
| Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ |  |  |  |
| DS1648, DS1678 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DS3648, DS3678 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics (Notes 2 and 3)

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IN(1) }}$ | Logical "1" Input Voltage | . | - | 2.0 | 1.6 |  | $\checkmark$ |
| $V_{\text {IN(0) }}$ | Logical " 0 " Input Voltage |  |  |  |  | 0.8 | V |
| $I_{\text {IN(1) }}$ | Logical "1" Input Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | 0.1 | 40 | $\mu \mathrm{A}$ |
| IIN(0) | Logical "0" Input Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.5 \mathrm{~V}$ |  |  | -90 | -250 | $\mu \mathrm{A}$ |
| $V_{\text {CLAMP }}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | $\checkmark$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage (No Load) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=0 \mathrm{~mA}$ | DS1648/DS1678 | 3.4 | 4.25 |  | V |
|  |  |  | DS3648/DS3678 | 3.5 | 4.25 |  | V |
| $V_{\text {OL }}$ | Logical " 0 " Output Voltage (No Load) | $\mathrm{V}_{\mathrm{Cc}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=0 \mathrm{~mA}$ | DS1648/DS1678 |  | 0.25 . | - 0.45 | V |
|  |  |  | DS3648/DS3678 |  | 0.25 | 0.40 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage (With Load) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ | DS1648 | 2.5 | 3.5 |  | V |
|  |  |  | DS1678 | 2.4 | 3.5 |  | V |
|  |  |  | DS3648 | 2.7 | 3.5 |  | V |
|  |  |  | DS3678 | 2.6 | 3.5 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Logical " 0 " Output Voltage (With Load) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA}$ | DS1648 |  | 0.6 | -1.1 | V |
|  |  |  | DS1678 |  | 0.3 | 0.5 | V |
|  |  |  | DS3648 |  | 0.6 | 1.0 | V |
|  |  |  | DS3678 |  | 0.3 | 0.5 | V |
| 110 | Logical " 1 " Drive Current | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V},($ Note 4) | DS1648/DS1678 |  | $-170$ | , | mA |
|  |  |  | DS3648/DS3678 |  | -170 |  | mA |
| IOD | Logical " 0 " Drive Current | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=4.5 \mathrm{~V},($ Note 4$)$ | DS1648/DS1678 |  | 170 |  | mA |
|  |  |  | DS3648/DS3678 |  | 170 |  | mA |
| $I_{\operatorname{cc}(\text { max })}$ | Maximum Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | DS1648/DS1678 |  | 36 |  | mA |
|  |  |  | DS3648/DS3678 |  | 36 |  | mA |
| $I_{\text {cc(min) }}$ | Minimum Power Supply Current | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$ | DS1648/DS1678 |  | 7.1 | $\cdots$ | mA |
|  |  |  | DS3648/DS3678 |  | 7.1 |  | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\min /$ max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS1648 and DS1678 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3648 and DS3678. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: When measuring output drive current and switching response for the DS1678 and DS3678 a $15 \Omega$ resistor should be placed in series with each output. This resistor is internal to the DS1648/DS3648 and need not be added.
switching characteristics $\left(V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$ (Note 4)

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{p d}(0)$ | Propagation Delay to Logical "0" | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 7 |  | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=250 \mathrm{pF}$ |  | 15 |  | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 25 |  | ns |
| $t_{\text {pd(1) }}$ | Propagation Delay to Logical "1" | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 7 |  | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=250 \mathrm{pF}$ |  | 15 |  | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HO}}$ | Delay from Output Control Input to Logical " 0 " Level (from High Impedance State) | $C_{L}{ }^{\prime}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{Cc}}$ |  | 14 |  | ns |
| $\mathrm{t}_{\mathrm{H} 1}$ | Delay from Output Control Input to Logical "1" <br> Level (from High Impedance State) | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ to Gnd |  | 14 |  | ns |
| ${ }^{\text {toH }}$ | Delay from Output Control Input to High Impedance State (from Logical " 0 " Level) | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=400 \Omega$ to $\mathrm{V}_{\mathrm{Cc}}$ |  | 14 |  | ns |
| $\mathrm{t}_{1 \mathrm{H}}$ | Delay from Output Control Input to High Impedance State (from Logical "1" Level) | $C_{L}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=400 \Omega$ to Gnd |  | 14 |  | ns |
| $t_{\text {pd(0) }}$ | Propagation Delay to Logical " 0 " When Select Selects A | $C_{L}=50 \mathrm{pF}$ |  | 14 |  | ns |
| $\mathrm{t}_{\mathrm{pd}(1)}$ | Propagation Delay to Logical " 1 " When Select Selects A | $C_{L}=50 \mathrm{pF}$ |  | 14 |  | ns |
| $t_{p d(0)}$ | Propagation Delay to Logical " 0 " When Select Selects B | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 18 |  | ns |
| $\mathrm{t}_{\mathrm{pd}(1)}$ | Propagation Delay to Logical " 1 " When Select Selects B | $\mathrm{C}_{\mathrm{L}}{ }^{\prime}=50 \mathrm{pF}$ |  | 18 |  | ns |

## ac test circuits and switching time waveforms


ac test circuits and switching time waveforms (con't)
$\mathrm{t}_{1} \mathrm{H}$

${ }^{\mathbf{t}} \mathbf{0} \mathbf{H}$

truth table

| OUTPUT <br> CONTROL | INPUTS |  |  | OUTPUTS |
| :---: | :---: | :---: | :---: | :---: |
|  | SELECT | A | B |  |
| $H$ | $X$ | $X$ | $X$ | $Z$ |
| L | L | L | X | H |
| L | L | H | X | L |
| L | $H$ | X | L | H |
| L | $H$ | X | H | L |

$$
H=\text { High level }
$$

$L=$ Low level
$X=$ Don't care
$Z=$ High impedance (OFF)

## typical applications



Refreshing a 4k RAM Array

## typical applications (con't)



Refreshing Using TRI-STATE Counter


2:1 Multiplexing of RAM Outputs

NATIONAL

## DS1649/DS3649, DS1679/DS3679 hex TRI-STATE ${ }^{\circledR}$ MOS drivers

## general description

The DS1649/DS3649 and DS1679/DS3679 are Hex TRI-STATE MOS drivers with outputs designed to drive large capacitive loads up to 500 pF associated with MOS memory systems. PNP input transistors are employed to reduce input currents allowing the large fan-out to these drivers needed in memory systems. The circuit has Schottky-clamped transistor logic for minimum propagation delay, and TRI-STATE outputs for bus operation.

The DS1649/DS3649 has a 15 ohm resistor in series with the outputs to dampen transients caused by the fastswitching output. The DS1679/DS3679 has a direct low
impedance output for use with or without an external resistor.

## features

- High speed capabilities
- Typ 7 ns driving 50 pF
- Typ 25 ns driving 500 pF
- TRI-STATE outputs for data bussing
- Built-in 15 ohm damping resistor (DS1649/DS3649)
- Same pin-out as DS8096 and DS74366


## schematic diagram


connection diagram


Order Number DS1649J, DS1679J, DS3649J, DS3679J or DS3649N, DS3679N

## truth table

| DISABLE INPUT |  | INPUT | OUTPUT | $x=$ Don't care <br> Hi-Z $=$ TRI-STATE mode |
| :---: | :---: | :---: | :---: | :---: |
| DIS 1 | DIS 2 |  |  |  |
| 0 | 0 | 0 | 1 |  |
| 0 | 0 | 1 | 0 |  |
| 0 | 1 | x | Hi-Z |  |
| 1 | 0 | x | $\mathrm{Hi}-\mathrm{Z}$ |  |
| 1 | 1 | x | Hi-2 |  |

typical application

absolute maximum ratings (Note 1)
Supply Voltage
Power Dissipation
Logical " 1 " Input Voltage
Logical " 0 " Input Voltage
Logical " 1 " Output Current
Storage Temperature Range
Lead Temperature (Soldering, 10 seconds)
Power Dissipation ( $\mathrm{P}_{\mathrm{D}}$ )
Ceramic Package
Molded Package
operating conditions

|  | MIN | MAX | UNITS |
| :--- | :---: | :---: | :---: |
| Logical " 0 " Output Current, <br> (IOS(0)) |  | $<1$ | A |
| Operating Temperature Range, |  |  |  |
| DM1649 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DM3649 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

* Derate ceramic package at $80^{\circ} \mathrm{C} / \mathrm{W}$ above $70^{\circ} \mathrm{C}$; derate molded package at $90^{\circ} \mathrm{C} / \mathrm{W}$ above $70^{\circ} \mathrm{C}$.
electrical characteristics (Note 2 and 3 )
Over recommended operating temperature range (unless otherwise noted) (Note 1)

|  | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IN(1) }}$ | Logical "1" Input Voltage |  |  |  | 2.0 |  |  | V |
| $V_{\text {IN }}(0)$ | Logical " 0 " Input Voltage |  |  |  |  |  | 0.8 | V |
| $\mathrm{I}_{\text {IN(1) }}$ | Logical "1" Input Current | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$ | $V_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 0.1 | 40 | $\mu \mathrm{A}$ |
| IIN(0) | Logical " 0 " Input Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | $V_{\text {IN }}=0.5 \mathrm{~V}$ |  |  | -90 | -250 | $\mu \mathrm{A}$ |
| $V_{\text {CLAMP }}$ | Input Clamp Voltage | $\mathrm{I}_{1 \mathrm{~N}}=-18 \mathrm{~mA}$ |  |  |  |  | -1.2 | $\checkmark$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage (No Load) | $V_{C C}=4.5 \mathrm{~V}$ | $\mathrm{IOH}^{\text {O }}=0 \mathrm{~mA}$ | DS1649/DS1679 | 3.4 | 4.25 |  | V |
|  |  |  |  | DS3649/DS3679 | 3.5 | 4.25 |  | V |
| VOL | Logical "0" Output Voltage (No Load) | $V_{c c}=4.5 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OL}}=0 \mathrm{~mA}$ | DS1649/DS1679 |  | 0.25 | 0.45 | V |
|  |  |  |  | DS3649/DS3679 |  | 0.25 | 0.40 | V |
| V OH | Logical " 1 " Output Voltage (With Load) | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ | DS1649 | 2.5 | 3.5 |  | V |
|  |  |  |  | DS1679 | 2.4 | 3.5 |  | V |
|  |  |  |  | DS3649 | 2.7 | 3.5 |  | V |
|  |  |  |  | DS3679 | 2.6 | 3.5 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical " 0 " Output Voltage (With Load) | $\mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V}$ | $\mathrm{I}_{\text {OL }}=20 \mathrm{~mA}$ | DS1649 |  | 0.6 | 1.1 | V |
|  |  |  |  | DS1679 |  | 0.3 | 0.5 | V |
|  |  |  |  | DS3649 |  | 0.6 | 1.0 | V |
|  |  |  |  | DS3679 |  | 0.3 | 0.5 | V |
| 1 ID | Logical " 1 " Drive Current | $V_{C C}=4.5 \mathrm{~V}$ | $\begin{aligned} & V_{\text {OUT }}=0 V \\ & \text { (Note 2) } \end{aligned}$ | DS1649/DS1679 |  | -170 |  | mA |
|  |  |  |  | DS3649/DS3679 |  | -170 |  | mA |
| IOD | Logical " 0 " Drive Current | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=4.5 \mathrm{~V} \\ & \text { (Note 2) } \end{aligned}$ | DS1649/DS1679 |  | 170 |  | mA |
|  |  |  |  | DS3649/DS3679 |  | 170 |  | mA |
| ICC(MAX) | Maximum Power Supply Current | $V_{c c}=5.5 \mathrm{~V}$ |  | DS1649/DS1679 |  | 42 |  | mA |
|  |  |  |  | DS3649/DS3679 |  | 42 |  | mA |
| I'cc(min) | Minimum Power Supply Current | $V_{C C}=5.5 \mathrm{~V}$ |  | DS1649/DS1679 |  | 11 |  | mA |
|  |  |  |  | DS3649/DS3679 |  | 11 |  | mA |

## switching characteristics

$\left(\mathrm{V}_{\mathrm{cC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$ ) (Note 4)

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pd}(0)}$ | Propagation Delay to Logical " 0 " | (Figure 1) | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 7 |  | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=250 \mathrm{pF}$ |  | 15 |  | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 25 |  | ns |
| $t_{p d(1)}$ | Propagation Delay to Logical "1" | (Figure 1) | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 7 |  | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=250 \mathrm{pF}$ |  | 15 |  | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HO}}$ | Delay from Disable Input to Logical "0" <br> Level (from High Impedance State) | $C_{L}=50 \mathrm{pF}$ <br> to Gnd | $R_{L}=2 \mathrm{k} \Omega \text { to } V_{C c}$ <br> (Figure 2) |  | 14 |  | ns |
| . $\mathrm{t}_{\mathrm{H} 1}$ | Delay from Disable Input to Logical "1" Level (from High Impedance State) | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ <br> to Gnd | $R_{L}=2 \mathrm{k} \Omega$ to Gnd (Figure 2) |  | 14 |  | ns |
| ${ }^{\text {toH }}$ | Delay from Disable Input to High Impedance State (from Logical "0" Level) | $C_{L}=50 \mathrm{pF}$ <br> to Gnd | $R_{L}=400 \Omega \text { to } V_{C c}$ <br> (Figure 3) |  | 14 |  | ns |
| $\mathrm{t}_{1 \mathrm{H}}$ | Delay from Disable Input to High Impedance State (from Logical "1" Level) | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ <br> to Gnd | $\mathrm{R}_{\mathrm{L}}=400 \Omega$ to Gnd (Figure 3) |  | 14 |  | ns |

## notes

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS1649 and DS1679 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3649 and DS3679. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or $\min$ on absolute value basis.
Note 4: When measuring output drive current and switching response for the DS1679 and DS3679 a 15 ohm resistor should be placed in series with each output. This resistor is internal to the DS1649/DS3649 and need not be added.
ac test circuits and switching time waveforms
(

Memory/Clock Drivers
Advance Information*

## DS1671/DS3671 bootstrapped two phase MOS clock driver

## general description

The DS1671/DS3671 is a high speed dual MOS clock driver and interface circuit. Unique circuit design provides both very high speed operation and the ability to drive large capacitive loads. The device accepts standard TTL/DTL outputs and converts them to MOS logic levels. It may be driven from standard 54/74 and $54 \mathrm{~S} / 74 \mathrm{~S}$ series gates and flip-flops or from drivers such as the DS8830 or DM7440. The circuit can be used in both P-channel and N -channel MOS memory system drive applications.

The DS1671/DS3671 is intended to fulfill a wide variety of MOS interface requirements. As a MOS clock driver for long silicon gate shift registers, a single device can drive over 10 k bits at 5 MHz . Six devices provide input address and precharge drive for an 8 k by 16 -bit 1103 RAM memory system.

Each driver uses output bootstrapping to provide a higher voltage to the output stage, thus eliminating the need for an additional $\mathrm{V}_{\mathrm{DD}}$ supply. The bootstrapping function is accomplished by connecting a small value capacitor (typically 200 pF ) from each output to each drivers bootstrap node.

## features

- Fast rise and fall times-20 ns with 1000 pF load
- High output swing-20V
- High output current drive- $\pm 1.5 \mathrm{~A}$
- TTL/DTL compatible inputs
- High rep rate-5 to 10 MHz depending on power dissipation
- Low power consumption in MOS " 0 " state-2 mW
- Swings to 0.4 V of GND for RAM address drive


## connection diagrams



## typical applications


*SEE GRAPH FOR VALUE
DS3671 Operating with Extra Supply to Inhance Output Voltage Level


Bootstrap Clock Driver Driven from a TTL Gate
absolute maximum ratings (Note 1)

| $\mathrm{V}^{+}-\mathrm{V}^{-}$Differential | 22 V |
| :--- | ---: |
| $\mathrm{~V}_{\mathrm{B}}-\mathrm{V}^{-}$Differential | 40 V |
| $\mathrm{~V}_{\mathrm{B}}-\mathrm{V}^{+}$Differential | 20 V |
| Input Voltage (VIN $-\mathrm{V}^{-}$) | 5.5 V |
| Input Current | 100 mA |
| Peak Output Current | 1.5 A |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |
| Power Dissipation* ( $\mathrm{P}_{\mathrm{D}}$ ) |  |
| $\quad$ Ceramic Package | 1160 mW |
| $\quad$ Molded Package | 890 mW |
| Metal Can | 525 mW |

operating conditions

|  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: |
| Supply Voltage |  |  |  |
| $V^{+}-V^{-}$Differential |  | 20 | $V$ |
| $V_{B}-V^{-}$Differential |  | 40 | $V$ |
| $V_{B}-V^{+}$Differential |  | 20 | $V$ |
| Operating Temperature Range |  |  |  |
| DS3671 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| DS1671 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |

* Derate ceramic package at $80^{\circ} \mathrm{C} / \mathrm{W}$ above $70^{\circ} \mathrm{C}$; derate molded package at $90^{\circ} \mathrm{C} / \mathrm{W}$ above $70^{\circ} \mathrm{C}$; derate metal can package at $200^{\circ} \mathrm{C} / \mathrm{W}$ above $70^{\circ} \mathrm{C}$.
electrical characteristics (Notes 2 and 3)


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\min / \mathrm{max}$ limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS1671 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3671. All typicals at $25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

## typical performance characteristics


( $\mathrm{V}_{\mathrm{IN}}-\mathrm{V}^{-}$) - INPUT VOLTAGE (V).

Turn-On and Turn-Off Time vs Temperature

temperature ( ${ }^{\circ} \mathrm{C}$ )

Fall Time vs Load Capacitance


LOAD CAPACITANCE (pF)

## typical performance characteristics (con't)



Output Pulse Width When
Controlled Only by Input
Coupling Capacitor

$\mathrm{C}_{\text {in }}$ - INPUT CAPACITANCE (pF)
ac test circuit and switching time waveforms

node voltage waveforms


Note 1: The fall time has an exponential decay with the following time constant: $\mathrm{t}_{\mathrm{B}}=\mathrm{C}_{\mathrm{B}} \mathrm{R}_{8}$
The range of values for $\mathbf{R}_{\mathrm{g}}$ (resistor tolerance, and temperature coefficient included) can be
found in the table of electrical characteristics.
Note 2: The high current transient (as high as 1.5 A ) through the resistance of the external Note 2: The high current transient (as high as 1.5 A$)$ trough the high state to the low state can appear as negative feedback to the input. If the external interconnecting lead from the driving appear as negative feed
circuit to $V^{-}$is electrically long, or has significant $D C$ resistance, it can subtract from the switching response.
typical applications (con't)


DS3671 Connected as DS0026 with Equivalent Characteristics


Typical Bootstrap
schematic diagram (One Driver)


## DS16149/DS36149, DS16179/DS36179 hex MOS drivers general description

The DS16149/DS36149 and DS16179/DS36179 are Hex MOS drivers with outputs designed to drive large capacitive loads up to 500 pF associated with MOS memory systems. PNP input transistors are employed to reduce input currents allowing the large fan-out to these drivers needed in memory systems. The circuit has Schottky-clamped transistor logic for minimum propagation delay, and a disable control that places the outputs in the logical " 1 " state (see truth table). This is especially useful in MOS RAM applications where a set of address lines has to be in the logical " 1 " state during refresh.

The DS16149/DS36149 has a 15 ohm resistor in series with the outputs to dampen transients caused by the
fast-switching output. The DS16179/DS36179 has a direct low impedance output for use with or without an external resistor.

## features

- High speed capabilities
- Typ 7 ns driving 50 pF
- Typ 25 ns driving 500 pF
- Built-in 15 ohm damping resistor (DS16149/DS36149)
- Same pin-out as DS8096 and DS74366
schematic diagram

connection diagram
Dual-In-Line Package


Order Number DS16149J, DS16179J, DS36149J, DS3617J, DS36149N or DS36179N

## truth table

| DISABLE INPUT  INPUT OUTPUT <br> DIS 1 DIS 2   <br> 0 0 0 1 <br> 0 0 1 0 <br> 0 1 $X$ 1 <br> 1 0 $X$ 1 <br> 1 1 $\times$ 1 |
| :--- |
| $=$ Don't care |

## typical application


absolute maximum ratings (Note 1)

Supply Voltage<br>Power Dissipation<br>Logical "1" Input Voltage<br>Logical " 0 " Input Voltage<br>Logical "1" Output Current<br>Storage Temperature Range<br>Lead Temperature (Soldering, 10 seconds)<br>Power Dissipation ( $\mathrm{P}_{\mathrm{D}}$ )<br>Ceramic Package 1160 mW<br>Molded Package 1000 mW

## operating conditions


electrical characteristics (Note 2 and 3 )
Over recommended operating temperature range (unless otherwise noted) (Note 1)

|  | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IN(1) }}$ | Logical " 1 " Input Voltage |  |  |  | 2.0 |  | , . | V |
| $V_{\text {IN(0) }}$ | Logical "0" Input Voltage |  |  |  |  |  | 0.8 | V |
| I in(1) | Logical " 1 " Input Current | $V_{c C}=5.5 \mathrm{~V}$ | $V_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 0.1 | 40 | $\mu \mathrm{A}$ |
| $\operatorname{lin}(0)$ | Logical "0" Input Current | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$ | $V_{\text {IN }}=0.5 \mathrm{~V}$ |  |  | -90 | -250 | $\mu \mathrm{A}$ |
| $V_{\text {CLAMP }}$ | Input Clamp Voltage | $\mathrm{I}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |  |  | ; |  | -1.2 | $\checkmark$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage (No Load) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{I}_{\mathrm{OH}}=0 \mathrm{~mA}$ |  | DS16149/DS16179 | 3.4 | 4.25 |  | V |
|  |  |  |  | DS36149/DS36179 | 3.5 | 4.25 |  | V |
| $V_{\text {OL }}$ | Logical "0" Output Voltage (No Load) | $V_{C C}=4.5 \mathrm{~V}$ | $\mathrm{IOL}^{\prime}=0 \mathrm{~mA}$ | DS16149/DS16179 |  | 0.25 | 0.45 | V |
|  |  |  |  | DS36149/DS36179 |  | 0.25 | 0.40 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage (With Load) | $\mathrm{V}_{\mathrm{Cc}}=4.5 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ | DS16149 | 2.5 | 3.5 |  | V |
|  |  |  |  | DS16179 | 2.4 | 3.5 |  | V |
|  |  |  |  | DS36149 | 2.7 | 3.5 |  | V |
|  |  |  |  | DS36179 | 2.6 | 3.5 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical " 0 " Output Voltage (With Load) | $V_{c c}=4.5 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA}$ | DS16149 |  | 0.6 | 1.1 | V |
|  |  |  |  | DS16179 |  | 0.3 | 0.5 | V |
|  |  |  |  | DS36149 |  | 0.6 | 1.0 | V |
|  |  |  |  | DS36179 |  | 0.3 | 0.5 | V |
| 110 | Logical "1" Drive Current | $V_{c c}=4.5 \mathrm{~V}$ | $\begin{aligned} & V_{\text {OUT }}=0 \mathrm{~V} \\ & (\text { Note 2) } \end{aligned}$ | DS16149/DS16179 |  | -170 |  | mA |
|  |  |  |  | DS36149/DS36179 |  | -170 |  | mA |
| IOD | Logical "0" Drive Current | $\mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V}$ | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=4.5 \mathrm{~V} \\ & \text { (Note 2) } \end{aligned}$ | DS16149/DS16179 |  | - 170 | $\ldots$ | mA |
|  |  |  |  | DS36149/DS36179 |  | 170 |  | mA |
| $I_{\text {CC(MAX }}$ | Maximum Power Supply Current | $V_{C C}=5.5 \mathrm{~V}$ |  | DS16149/DS16179 |  | 42 |  | mA |
|  |  |  |  | DS36149/DS36179 |  | 42 |  | mA |
| ${ }^{\prime} \mathrm{CC}(\mathrm{Min})$ | Minimum Power Supply Current | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$ |  | DS16149/DS16179 |  | 11 |  | mA |
|  |  |  |  | DS36149/DS36179 |  | 11 |  | mA |

## switching characteristics

$\left(V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)($ Note 4)

| - | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pd}(0)}$ | Propagation Delay to Logical "0" | (Figure 1) | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 7 |  | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=250 \mathrm{pF}$ |  | 15 |  | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | \% 25 |  | ns |
| $t_{\text {pd(1) }}$ | Propagation Delay to Logical "1" | (Figure 1) | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 7. |  | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=250 \mathrm{pF}$ |  | 15 |  | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 25 |  | ns |
| $t_{H 1}$ | Delay from Disable Input to Logical " 1 " | $C_{L}=500 \mathrm{pF}$ <br> to Gnd | $R_{L}=2 \mathrm{k} \Omega$ to Gnd (Figure 2) |  | 25 |  | ns |

## notes

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS16149 and DS16179 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS36149 and DS36179. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: When measuring output drive current and switching response for the DS16179 and DS36179 a 15 ohm resistor should be placed in series with each output. This resistor is internal to the DS16149/DS36149 and need not be added.
ac test circuits and switching time waveforms


## DS7803/DS8803, DS8813 two phase oscillator/clock driver

## general description

The DS7803 is a self contained two phase oscillator/ clock driver. It requires no external components to generate one of three primary oscillator frequencies and pulse widths. Other frequencies can easily be obtained by programming input voltages. Three sets of outputs are provided: damped and undamped MOS outputs and TTL monitor outputs. The MOS outputs easily drive 500 pF loads with less than 150 ns rise and fall times. In addition the outputs have current limiting to protect against momentary shorts to the supplies.

The DS7803 and DS8803 are available in a 14 -lead cavity DIP. The DS8803 is also available in a 14 -pin molded

DIP. The DS8813 comes in an 8 -pin molded DIP, providing damped MOS outputs only.

## features

- Two phase non-overlapping outputs
- No external timing components required
- Frequency adjustable from 100 kHz to 500 kHz
- Pulse width adjustable from 260 ns to $1.4 \mu \mathrm{~s}$
- Damped and undamped MOS outputs
- TTL monitor outputs


## block and connection diagrams




Order Number DS7803J, DS8803J or DS8803N

## absolute maximum ratings

| $V_{\text {SS }}-V_{\text {DD }}$ | 22 V |
| :--- | ---: |
| $V_{\text {CC }}-$ Gnd | 7.0 V |
| Pulse Width Adjust Voltage | $V_{S S}$ |
| Frequency Adjust Voltage | $V_{S S}$ |
| $V_{\text {SS }}-V_{\text {DD }}$, Minimum | 14 V |
| Test and Inhibit Input Voltages | $V_{\text {SS }}$ |

Operating Temperature Range

## DS7803 <br> DS8803, DS8813

$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

Storage Temperature Range
Lead Temperature (Soldering, 10 seconds)
electrical characteristics (Notes 1,3)

| PARAMETER |  | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F | Frequency | $T_{A}=25^{\circ} \mathrm{C}$ | Pin 12 at 17 V |  | 300 | 500 | 600 | kHz |
|  |  |  | Pin 12 Open |  | 175 | 300 | 350 | kHz |
|  |  |  | Pin 12 at 0V |  | 60 | 100 | 150 | kHz |
|  | Frequency Change from $25^{\circ} \mathrm{C}$ | Pin 12 at 17 V | DS7803 | DS7803 |  | $\pm 20$ | $\pm 30$ | \% |
|  |  |  |  | DS8803 |  | $\pm 10$ | $\pm 15$ | \% |
| PW | Pulse Width | $C_{L}=15 \mathrm{pF}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C},$ <br> (Note 2) | Pin 2 at 17V |  | 0.2 | 0.26 | 0.4 | $\mu \mathrm{s}$ |
|  |  |  | Pin 2 Open |  | 0.5 | 0.75 | 1.3 | $\mu \mathrm{s}$ |
|  |  |  | Pin 2 at OV |  | 1.0 | 1.4 | 2.6 | $\mu \mathrm{s}$ |
| $\triangle$ PW Pulse Width Change from $25^{\circ} \mathrm{C}$ |  | Pin 2 at 17 V |  | DS7803 |  | $\pm 20$ | $\pm 30$ | \% |
|  |  | DS8803 |  | $\pm 10$ | $\pm 15$ | \% |
| $\mathrm{V}_{\mathrm{OH}}$ Logical "1" Output Voltage |  |  |  | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A} \quad \mathrm{MOS}$ | MOS |  | $\mathrm{V}_{\text {SS }}-1.1$ | $\mathrm{V}_{\text {SS }}-0.8$ |  | V |
|  |  | $\mathrm{I}_{\text {OH }}=-200 \mu \mathrm{~A}$ TTL | TTL |  | 2.4. | 3.7 |  | V |
| V OL | Logical "0' Output Voltage | MOS Outputs | $\mathrm{I}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |  |  | $\mathrm{V}_{\mathrm{DD}}+0.15$ | $\mathrm{V}_{\text {DO }}+0.5$ | - V |
|  |  | TTL Outputs | $\mathrm{I}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ | DS7803 |  | 0.17 | 0.3 | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=3.2 \mathrm{~mA}$ | DS8803 |  | 0.2 | 0.4 | V |
| los | Output Short Circuit Current | TTL Outputs |  |  | 3.0 | 8.0 | 15 | mA |
| los | Output Current Limit | MOS Outputs |  |  |  | $\pm 70$ |  | mA |
| $\mathrm{I}_{\text {SS }}$ | Supply Current | Pins 2, 12, 13 at 0 V , and Pin 1 at -0.3 V |  |  |  | 10 | 17 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current | Pins 2 and 12 at 0 V , and Pin 1 at -0.3 V |  |  |  | 0.75 | 1.1 | mA |
| $R_{\text {D }}$ | Damping Resistor | - |  | DS7803 | 7.0 | 10 | 13 | $\Omega$ |
|  |  |  |  | DS8803 | 5.0 | 10 | 15 | $\Omega$ |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ Rise and Fall Times |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{MOS}$ | $C_{L}=500 \mathrm{pF}$ |  |  | 100 | 150 | ns |
|  |  | $C_{L}=50 \mathrm{pF}$ |  | 20 | 30 | ns |

Note 1: These specifications apply for the DS7803 at $V_{S S}-V_{D D}=17 \mathrm{~V} \pm 10 \%$ and over $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; for the DS8803, $\mathrm{DS8813}$ at $\mathrm{V}_{\mathrm{SS}}-$ $V_{D D}=17 \mathrm{~V} \pm 5 \%$ and over $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ unless otherwise specified.
Note 2: The duty cycle can not physically exceed $50 \%$ at any output. At high frequencies the frequency adjust pin will affect the pulse width by limiting the duty cycle to slightly less than $50 \%$. Under this condition the pulse width spec does not apply.
Note 3: The above specs apply to the DS8813 only where applicable, and approriate pin numbers should be substituted.

## typical performance characteristics




AMBIENT TEMPERATURE ( ${ }^{\circ} \mathrm{C}$ )

## typical performance characteristics (con't)



ISS vs Duty Cycle


## applications information

## TTL MONITOR OUTPUTS

The TTL outputs are extra functions provided for monitor or synchronization applications. In some systems these outputs may not be required. For these cases, the $\mathrm{V}_{\text {cc }}$ pin may be left open and the TTL circuitry power consumption will be virtually zero. For small space requirements, the DS8813 8-pin DIP is available, which has the TTL outputs deleted.

The TTL outputs are slaved to the MOS outputs. Thus the TTL outputs start to switch when the MOS outputs cross the TTL threshold voltage labout 1.5 V above ground). Figure 1 depicts the effect of different supply voltages on the TTL waveform when the MOS outputs are driving capacitive loads.

## DAMPED MOS OUTPUTS

An extra set of MOS outputs provides a 10 ohm resistor in series with each output line. These resistors give the output pulses an RC rolloff which tends to minimize ringing or peaking problems associated with board layout.

## INHIBIT AND TEST INPUTS

The INHIBIT and TEST inputs are designed to facilitate testing of the device. They were not included in the IC for system use. The truth table of Figure 2 supplements


Total Transient Power vs Frequency


## applications information (cont.)

| INHIBIT <br> INPUT | TEST <br> INPUT | OUTPUT |
| :--- | :--- | :--- |
| Open <br> Low <br> Low | Open <br> Open <br> Low | Normal Operation <br> High <br> Low |

FIGURE 2. Truth Table
TEST Input: in the low state forces a " 1 " state on all outputs. The test input should only be used with the INHIBIT input also in the low state.

High Level:

$$
\mathrm{V}_{1 \mathrm{H}} \geq \mathrm{V}_{\mathrm{DD}}+8.0 \mathrm{~V}
$$

Low Level:

$$
V_{D D}+0.5 \mathrm{~V} \geq \mathrm{V}_{\mathrm{IL}} \geq \mathrm{V}_{\mathrm{DD}}
$$

A pull-up resistor is connected from the TEST pin to $V_{\text {SS }}$ internally.

## POWER CONSIDERATIONS

Internal power dissipation is affected by three factors:

1. dc power
2. ac power
3. package dissipation capability

The total average power dissipation is the summation of the dc power and ac power. This sum must be less than the maximum package dissipation capability at the
particular operating temperature to insure safe operation, i.e.:

$$
P_{D I S S}=P_{A C}+P_{D C} \leq P_{M A X}
$$

Where:

$$
\begin{aligned}
P_{A C}= & P_{A C T T L}+P_{A C} M O S \\
P_{A C}= & {\left[\left(V_{C C}-G n d\right)^{2} \times f \times C_{L}\right] T T L } \\
& +\left[\left(V_{S S}-V_{D D}\right)^{2} \times f \times C_{L}\right] \text { MOS }
\end{aligned}
$$

And

$$
P_{D C}=\left(I_{\mathrm{CC}}\right) \times\left(V_{\mathrm{CG}}-G n d\right)+\left(I_{\mathrm{SS}}\right) \times\left(\mathrm{V}_{\mathrm{SS}}-V_{\mathrm{DD}}\right)
$$

for $I_{\mathrm{CC}}$ and $\mathrm{I}_{\mathrm{SS}}$ at the appropriate duty cycle.
For practical cases the $P_{A C}$ TTL can be neglected as being very small compared to $P_{A C}$ MOS.

Thus $P_{\text {DIss }}$ is the sum of the MOS transient power (total for both sides of the DS7803) and the standby power of the TTL and MOS sections of the DS7803.

## DECOUPLING

It is recommended that each device be decoupled with a $0.1 \mu \mathrm{~F}$ capacitor from $\mathrm{V}_{S s}$ to $\mathrm{V}_{\mathrm{DD}}$. If there is noise on the supply lines, better frequency and pulse width stability can be obtained by connecting a $0.001 \mu \mathrm{~F}$ capacitor from the frequency control pin to $\mathrm{V}_{\mathrm{DD}}$ and another $0.001 \mu \mathrm{~F}$ capacitor from the pulse width control pin to $V_{D D}$.

## ac test circuit



## timing diagram



## DS7807/DS8807, DS8817 two phase oscillator/clock driver

## general description

The DS7807 is a self contained two phase oscillator/ clock driver. It requires no external components to generate one of three primary oscillator frequencies and pulse widths. Other frequencies can easily be obtained by programming input voltages. Three sets of outputs are provided: damped and un-damped MOS outputs and TTL monitor outputs. The MOS outputs easily drive 500 pF loads with less than 75 ns rise and fall times. In addition the outputs have current limiting to protect against momentary shorts to the supplies.

The DS7807 and DS8807 are available in a 14-lead cavity DIP. The DS8807 is also available in a 14 -pin molded DIP.

The DS8817 comes in an 8-pin molded DIP, providing damped MOS outputs only.

## features

- Two phase non-overlapping outputs
- No external timing components required
- Frequency adjustable from 400 kHz to. 2 MHz
- Pulse width adjustable from 130 ns to 700 ns
- Damped and un-damped MOS outputs
- TTL monitor outputs
block and connection diagrams


Order Number DS7807J, DS8807J or DS8807N


## absolute maximum ratings

$V_{S S}-V_{D D} \quad 22 \mathrm{~V}$
$\mathrm{V}_{\mathrm{Cc}}-\mathrm{GND} \quad$ 7.0V
Pulse Width Adjust Voltage $V_{s s}$
Frequency Adjust Voltage $V_{\text {ss }}$
$V_{S S}-V_{D D}$. Minimum
Test and Inhibit Input Voltages
Operating Temperature Range
DS7807
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
DS8807, DS8817
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 seconds) $300^{\circ} \mathrm{C}$
electrical characteristics (Notes 1 and 3)

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F | Frequency | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | Pin 12 at 17V |  | 2.0 |  | MHz |
|  |  |  | Pin 12 Open |  | 1.2 |  | MHz |
|  |  |  | Pin 12 at 0 V |  | 400 |  | kHz |
| $\Delta F$ | Frequency Change from $25^{\circ} \mathrm{C}$ | Pin 12 at 17 V | DS7807 |  | $\pm 20$ |  | \% |
|  |  |  | DS8807 |  | $\pm 10$ |  | \% |
| PW | Pulse Width | $\begin{aligned} & C_{L}=15 \mathrm{pF}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \end{aligned}$ <br> (Note 2) | Pin 2 at 17V |  | 0.13 |  | $\mu \mathrm{s}$ |
|  |  |  | Pin 2 Open |  | 0.38 |  | $\mu \mathrm{s}$ |
|  |  |  | Pin 2 at 0V |  | 0.70 |  | $\mu \mathrm{s}$ |
| $\Delta \mathrm{PW}$ | Pulse Width Change from $25^{\circ} \mathrm{C}$ | Pin 2 at 17V | DS7807 |  | $\pm 20$ |  | \% |
|  |  |  | DS8807 |  | $\pm 10$ |  | \% |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | MOS, $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\text {SS }}-1.1$ | $\mathrm{V}_{\text {SS }}-0.8$ |  | V |
|  |  | TTL, $\mathrm{IOH}=-200 \mu \mathrm{~A}$ |  | 2.4 | 3.7 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical " 0 " Output Voltage | MOS, $\mathrm{I}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |  |  | $\mathrm{V}_{\text {DD }}+0.15$ | $\mathrm{V}_{\text {DD }}+0.5$ | V |
|  |  | TTL | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=2.0 \mathrm{~mA}, \\ & \mathrm{DS} 7807 \end{aligned}$ |  | 0.17 | 0.3 | V |
|  |  |  | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=3.2 \mathrm{~mA}, \\ & \mathrm{DS} 8807 \end{aligned}$ |  | 0.2 | 0.4 | V |
| los | Output Short Circuit Current | TTL |  | 3.0 | 8.0 | 15 | mA |
| los | MOS Output Current Limit |  |  |  | $\pm 140$ |  | mA |
| $I_{\text {ss }}$ | Supply Current | Pins 2, 12, 13 at 0 V , and Pin 1. at -0.3 V |  |  | 13 |  | mA |
| Icc | Supply Current | Pins 2, 12 at 0 V , and Pin 1 at -0.3 V |  |  | 0.75 | 1.1 | mA |
| $\mathrm{R}_{\mathrm{D}}$ | Damping Resistor |  | DS7807 | 7.0 | 10 | 13 | $\Omega$ |
|  |  |  | DS8707 | 5.0 | 10 | 15 | $\Omega$ |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Rise Time and Fall Time | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C},$ <br> MOS | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 50 |  | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 10 |  | ns |

Note 1: These specifications apply for the DS7807 at $V_{S S}-V_{D D}=17 \mathrm{~V} \pm 10 \%$ and over $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; for the DS8807, DS8817 at $V_{S S}-V_{D D}=17 \mathrm{~V} \pm 5 \%$ and over $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ unless otherwise specified.
Note 2: The duty cycle can not physically exceed $50 \%$ at any output. At high frequencies the frequency adjust pin will affect the pulse width by limiting the duty cycle to approximately $40 \%$. Under this condition the pulse width spec does not apply.
Note 3: The above specs apply to the DS8817 only where applicable, and appropriate pin numbers should be substituted.

## ac test circuit



## timing diagram



## applications information

## TTL MONITOR OUTPUTS

The TTL outputs are extra functions provided for monitor or synchronization applications. In some systems these outputs may not be required. For these cases the $\mathrm{V}_{\mathrm{CC}}$ pin may be left open and the TTL circuitry power consumption will be virtually zero. For small space requirements, the DS8817 8-pin D.IP is available which has the TTL outputs deleted.

The TTL outputs are slaved to the MOS outputs. Thus the TTL outputs start to switch when the MOS outputs cross the TTL threshold voltage (about 1.5 V above ground). Figure 1 depicts the effect of different supply voltages on the TTL waveform when the MOS outputs are driving capacitive loads.


FIGURE 1.

## DAMPED MOS OUTPUTS

An extra set of MOS outputs provides a 10 ohm resistor in series with each output line. These resistors give the output pulses an RC rolloff which tends to minimize ringing or peaking problems associated with board layout.

## INHIBIT AND TEST INPUTS

The INHIBIT and TEST inputs are designed to facilitate testing of the device. They were not included in the IC for system use.

| INHIBIT <br> INPUT | TEST <br> INPUT | OUTPUT |
| :--- | :--- | :--- |
| Open | Open <br> Low <br> Low | Normal Operation <br> Low |
| High <br> Low |  |  |

FIGURE 2. Truth Table
The truth table of Figure 2 supplements the following functional description:

INHIBIT Input: in the low state prevents pulses from being initiated on either phase output.

High Level Input:

$$
V_{I H} \geq V_{D D}+2.0 V
$$

Low Level Input:

$$
V_{D D}+0.2 \mathrm{~V} \geq \mathrm{V}_{\mathrm{IL}} \geq \mathrm{V}_{\mathrm{DD}}-0.5 \mathrm{~V}
$$

## applications information (con't)

TEST Input: in the low state forces a ONE state on all outputs. The test input should only be used with the INHIBIT input also in the low state.

High Level:

$$
V_{I H} \geq V_{D D}+8.0 V
$$

Low Level:

$$
V_{D D}+0.5 \mathrm{~V} \geq V_{I L} \geq V_{D D}
$$

A pull-up resistor is connected from the TEST pin to $V_{S S}$ internally.

## POWER CONSIDERATIONS

Internal power dissipation is affected by three factors:

1. dc power
2. ac power
3. Package dissipation capability

The total average power dissipation is the summation of the dc power and ac power. This sum must be less than the maximum package dissipation capability at the particular operating temperature to insure safe operation, i.e.:

$$
P_{D I S S}=P_{A C}+P_{D C} \leq P_{M A X}
$$

Where

$$
\begin{aligned}
P_{A C}= & P_{A C T T L}+P_{A C} M O S \\
P_{A C}= & {\left[\left(V_{C C}-G N D\right)^{2} \times f \times C_{L}\right] T T L } \\
& +\left[\left(V_{S S}-V_{D D}\right)^{2} \times f \times C_{L}\right] \mathrm{MOS}
\end{aligned}
$$

And

$$
\begin{aligned}
P_{D C}= & \left(I_{C C}\right) \times\left(V_{C C}-G N D\right)+\left(I_{S S}\right) \\
& \times\left(V_{S S}-V_{D D}\right)
\end{aligned}
$$

for $I_{C C}$ and $I_{\text {SS }}$ selected at the apporpriate duty cycle.
For practical cases the $P_{\text {ACTTL }}$ can be neglected as being very small compared to $P_{A C}$ MOS.

Thus $P_{\text {DISs }}$ is the sum of the MOS transient power (total for both sides of the DS7807) and the standby power of the TTL and MOS sections of the DS7807.

## DECOUPLING

It is recommended that each device be decoupled with a $0.1 \mu \mathrm{~F}$ capacitor from $\mathrm{V}_{S S}$ to $\mathrm{V}_{D D}$. If there is noise on the supply lines, better frequency and pulse width stability can be obtained by connecting a $0.001 \mu \mathrm{~F}$ capacitor from the frequency control pin to $V_{D D}$ and another $0.001 \mu \mathrm{~F}$ capacitor from the pulse width control pin to $V_{D O}$.

## typical performance characteristics



NATIONAL

## DS75324 memory driver with decode inputs general description <br> The DS75324 is a monolithic memory driver which features two 400 mA (source/sink) switch pairs along with decoding capability from four address lines. Inputs $B$ and $C$ function as mode selection lines (source or sink) while lines $A$ and D are used for switch-pair selection (output pair $\mathrm{Y} / \mathrm{Z}$ or $\mathrm{W} / \mathrm{X}$ ). <br> features <br> - High voltage outputs <br> - Dual sink/source outputs <br> - Internal decoding and timing circuitry <br> - 400 mA output capability <br> - DTL/TTL compatible <br> - Input clamping diodes

schematic and connection diagrams



GND 1 and GND 2 are to be used in parallel.
rop view
Order Number DS75324J


Order Number DS75324N

## absolute maximum ratings (Note 1)

| Supply Voltage $V_{\text {cc }}$ (Note 4) | 17 V |
| :--- | ---: |
| Input Voltage (Note 5) | 5.5 V |
| Operating Case Temperature Range | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Power Dissipation | 800 mW |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |

dc electrical characteristics $\left(\mathrm{V}_{\mathrm{CC}}=14 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ unless otherwise noted) (Notes 2 and 3 )

|  | PARAMETER | . | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IN(1) }}$ | Input Voltage Required to Insure Logical " 1 " At Any Input | (Figure 1) |  | 3.5 |  |  | $\checkmark$ |
| $\mathrm{V}_{\text {IN }}(0)$ | Input Voltage Required to Insure Logical " 0 " At Any Input | (Figure 1) |  |  |  | 0.8 | V |
| $I_{\text {IN(1) }}$ | Logical "1" Level Input Current | $V_{I N}=5 \mathrm{~V},$ <br> (Figure 1) | Address Input |  |  | 200 | $\mu \mathrm{A}$ |
|  |  |  | Timing Input |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IN(0) }}$ | Logical " 0 " Level Input Current | $\begin{aligned} & \mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V}, \\ & \text { (Figure 1) } \end{aligned}$ | Address Input |  |  | -6 | mA |
|  |  |  | Timing Input |  |  | -12 | mA |
| $V_{\text {SAT }}$ | Saturation Voltage | (Figure 2) | Sink, $\mathrm{I}_{\text {SINK }} \simeq 420 \mathrm{~mA}, \mathrm{R}_{\mathrm{L}}=53 \Omega$ |  | 0.75 | 0.85 | V |
|  |  |  | Source, $\mathrm{I}_{\text {SOURCE }} \simeq-420 \mathrm{~mA}, \mathrm{R}_{\mathrm{L}}=47.5 \Omega$ |  | 0.75 | 0.85 | V |
| loff | Output Reverse Current ("OFF' State) | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$, | Figure 1) |  | 125 | 200 | $\mu \mathrm{A}$ |
| ${ }^{\text {Icc }}$ | Supply Current | All Sources and Sinks OFF, $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$, (Figure 3) |  |  | 12.5 | 15 | mA |
|  |  | (Figure 4) | Either Sink Selected |  | 30 | 40 | mA |
|  |  |  | Either Source Selected |  | 25 | 35 | mA |
| $V_{1}$ | Input Clamp Voltage | $I_{\mathbb{N}}=-12 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  | -1.5 | V |

ac switching characteristics $\left(\mathrm{V}_{\mathrm{CC}}=14 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}_{1}}=25^{\circ} \mathrm{C}\right)$

| PARAMETER |  | CONDITIONS |  | MIN | TYP | : MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Propagation Delay Time to Logical " 1 " Level | $C_{L}=20 \mathrm{pF}$. | Sink Output, $R_{L}=53 \Omega$, (Figure 6) |  |  | 110 | ns |
|  |  |  | Source Output, $\mathrm{R}_{\mathrm{L} 1}=53 \Omega$, $R_{\mathrm{L} 2}=500 \Omega$, (Figure 5) |  |  | 90 | ns |
| $\mathrm{t}_{\mathrm{pdo}}$ | Propagation Delay Time to Logical " 0 " Level | $C_{L}=20 \mathrm{pF}$ | Sink Output, $\mathrm{R}_{\mathrm{L}}=53 \Omega$, (Figure 6) |  |  | 40 | ns |
|  |  |  | Source Output, $\mathrm{R}_{\mathrm{L} 1}=53 \Omega$, $R_{L 2}=500 \Omega$, (Figure 5) |  |  | 50 | ns |
| $\mathrm{t}_{5}$ | Sink Storage Time |  |  |  |  | 70 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range for the DS75324.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Voltage values are with respect to network ground terminal.
Note 5: Input signals must be zero or positive with respect to network ground terminal.

## truth table

| INPUTS |  |  |  |  |  |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADDRESS |  |  |  | TIMING |  |  | $\frac{\text { SINK }}{\mathrm{w}}$ | SOURCES |  | SINK |
| A | B | C | D | E | F | G |  | X | $Y$ | z |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | ON | OFF | OFF | OFF |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | OFF | ON | OFF | OFF |
| 1 | 1 | 0 | 0 | 1 | 1 | 1 | OFF | OFF | ON | OFF |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 | OFF | OFF | OFF | ON |
| X | X | $x$ | $x$ | 0 | $x$ | X | OFF | OFF | OFF | OFF |
| X | X | x | $x$ | x | 0 | $x$ | OFF | OFF | OFF | OFF |
| X | X | X | X | X | X | 0 | OFF | OFF | OFF | OFF |

## test circuits and switching time waveforms



Note 2: Measure $I_{(\mathbb{N}(0)}$ per test table.
Note 3: When measuring $\mathfrak{I}_{\mathbb{N}(1)}$, all other inputs are at GND. Each input is tested separately.

TEST TABLE FOR IIN(0)

| APPLY 3.5V | GROUND | TEST <br> IIN(0) |
| :--- | :--- | :---: |
| B, C, E, F, and G | A and D | A |
| B, C, E, F, and G | A and D | D |
| A, D, E, F, and G | B and C | B |
| A, D, E, F, and G | B and C | C |
| A, B, C, D, F, and G | E | E |
| A, B, C, D, E, and G | F | F |
| A, B, C, D, E, and F | G | G |

FIGURE 1. $V_{I N(0)}, V_{I N(1)}, \operatorname{IIN}(0), I_{I N}(1)$, and IOFF

## test circuits and switching time waveforms (con't)



Note: This parameter must be measured using pulse techniques.
$t_{p}=500$ ns, duty cycle $\leq 1 \%$.

FIGURE 2. $\mathrm{V}_{(S A T)}$


FIGURE 3. ICC (All Outputs "OFF")

## test circuits and switching time waveforms (con't)



Note 1: GND A and B, apply +3.5 V to C and D , and measure $I_{c c}$ (output $W$ is on).
Note 2: GND B and D, apply +3.5 V to A and C , and measure $I_{C C}$ (output $Z$ is on).
Note 3: GND A and C, apply +3.5 V to B and D , and measure $\mathrm{I}_{\mathrm{cc}}$ (output X is on).
Note 4: GND C and D, apply +3.5 V to A and B , and measure $\mathrm{I}_{\mathrm{CC}}$ (output Y is on).


Note 1: The input waveform is supplied by a generator with the following characteristics: $t_{r}=t_{t}=10 \mathrm{~ns}$, duty cycle $\leq 1 \%$, and $Z_{\text {OUT }} \approx 50 \Omega$. Note 2: When measuring delay times at output $X$, apply +5 V to input D, and GND A. When measuring delay times at output Y , apply +5 V to input A and GND D.
Note 3: $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance
Note 4: Unless otherwise noted all resistors are 0.5 W .


FIGURE 5. Source-Output Switching Times

## test circuits and switching time waveforms (con't)



FIGURE 6. Sink-Output Switching Times

## Memory/Clock Drivers

## DS55325/DS75325 memory drivers general description

The DS55325 and DS75325 are monolithic memory drivers which feature high current outputs as well as internal decoding of logic inputs. These circuits are designed for use with magnetic memories.
The circuit contains two 600 mA sink-switch pairs and two 600 mA source-switch pairs. Inputs $A$ and $B$ determine source selection while the source strobe ( $\mathrm{S}_{1}$ ) allows the selected source turn on. In the same manner, inputs $C$ and $D$ determine sink selection while the sink strobe ( $\mathrm{S}_{2}$ ) allows the selected sink turn on.

Sink-output collectors feature an internal pull-up resistor in parallel with a clamping diode connected to $\mathrm{V}_{\mathrm{CC} 2}$. This protects the outputs from voltage surges associated with switching inductive loads.

The source stage features Node $R$ which allows extreme flexibility in source current selection by controlling the amount of base drive to each source transistor. This method of setting the base drive brings the power associated with the resistor outside the package thereby allowing the circuit to
operate at higher source currents for a given junction temperature. If this method of source current setting is not desired, then Nodes R and $\mathrm{R}_{\text {INT }}$ can be shorted externally activating an internal resistor connected from $\mathrm{V}_{\mathrm{CC} 2}$ to Node R. This provides adequate base drive for source currents up to 375 mA with $\mathrm{V}_{\mathrm{CC} 2}=15 \mathrm{~V}$ or 600 mA with $\mathrm{V}_{\mathrm{CC} 2}=24 \mathrm{~V}$.

The DS55325 operates over the fully military temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, while the DS5325 operates from $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.

## features

- 600 mA output capability
- 24 V output capability
- Dual sink and dual source outputs
- Fast switching times
- Source base drive externally adjustable
- Input clamping diodes
- DTL/TTL compatible
schematic and connection diagrams



Order Number DS55325J, DS75325J DS75325N or DS55325W

## truth table

| ADDRESS INPUTS |  |  |  | STROBE INPUTS |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SOURCE |  | SINK |  | SOURCE <br> S1 | SINK S2 | SOURCE |  | SINK |  |
| A | B | c | D |  |  | w | x | Y | z |
| L | H | $\times$ | $\times$ | L | H | ON | OFF | OFF | OFF |
| H | L | x | X | $L$ | H | OFF | ON | OFF | OFF |
| X | X | L | H | H | $L$ | OFF | OFF | ON | OFF |
| $x$ | x | H | 1 | H | L | OFF | OFF | OFF | ON |
| x | X | X | X | H | H | OFF | OFF | OFF | OFF |
| H | H | H | H | X | x | OFF | OFF | OFF | OFF |

$H=$ high level, $L=$ low level, $X=$ irrelevant
NOTE: Not more than one output is to be on at any one time.

| absolute maximum ratings (Note 1) | operating conditions |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\checkmark$ | MIN | MAX | UNITS |
| Supply Voltage $\mathrm{V}_{\mathrm{CC} 1}$ (Note 5) 7V | Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| Supply Voltage VCC2 (Note 5) 25V | DS55325 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Input Voltage (Any Address or Strobe Input) 5.5V | DS75325 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Power Dissipation 600 mW |  |  | . |  |
| Storage Temperature Range $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |  |  |
| Lead Temperature (Soldering, 10 seconds) $300^{\circ} \mathrm{C}$ |  |  |  |  |

dc electrical characteristics (Notes 2 and 3)

|  | PARAMETER | conditions |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 H}$ | High Level Input Voltage | (Figures 1 and 2) |  |  | 2 |  |  | v |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage | (Figures 3 and 4) |  |  |  |  | 0.8 | v |
| $\mathrm{V}_{1}$ | Input Clamp Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=24 \mathrm{~V}, \mathrm{I}_{\mathrm{IN}}=-12 \mathrm{~mA}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \text {, (Figure 5) } \end{aligned}$ |  |  |  | -1.3 | -1.7 | v |
| loff | Source Collectors Terminal "OFF" State Current | $\mathrm{V}_{\mathrm{CC} 1}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{cC} 2}=2.4 \mathrm{~V},$ <br> (Figure 1) | Full Range | DS55325 |  |  | 500 | $\mu \mathrm{A}$ |
|  |  |  |  | DS75325 |  |  | 200 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | DS55325 |  | 3 | 150 | $\mu \mathrm{A}$ |
|  |  |  |  | DS75325 |  | 3 | 200 | $\mu \mathrm{A}$ |
| $\frac{\mathrm{V}_{\mathrm{OH}}}{\mathrm{~V}_{\mathrm{SAT}}}$ | High Level Sink Output Voltage <br> Saturation Voltage Source Outputs | $\mathrm{V}_{\mathrm{CC1}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC2}}=24 \mathrm{~V}, \mathrm{l}_{\text {OUT }}=0 \mathrm{~V}$, (Figure 2) |  |  | 19 | 23 |  | v |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=15 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=24 \Omega, \\ & I_{\text {SOURCE }} \approx-600 \mathrm{~mA}, \\ & \text { (Figure 3), (Notes } 4 \text { and 6) } \end{aligned}$ | Full Range |  |  |  | 0.9 | V |
|  |  |  |  | DS55325 |  | 0.43 | 0.7 | v |
|  |  |  | $2{ }^{\circ}$ | DS75325 |  | 0.43 | 0.75 | V |
| $\mathrm{V}_{\text {SAT }}$ | Saturation Voltage Sink Outputs | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=15 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=24 \Omega, \\ & \mathrm{I}_{\mathrm{SINK}} \approx 600 \mathrm{~mA} \text {, (Figure 4), } \\ & \text { (Notes } 4 \text { and } 6 \text { ) } \end{aligned}$ | Full Range |  |  |  | 0.9 | v |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | DS55325 |  | 0.43 | 0.7 | v |
|  |  |  | $T_{A}=25^{\circ} \mathrm{C}$ | DS75325 |  | 0.43 | 0.75 | V |
| 1 | Input Current at Maximum Input Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{cC} 1}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc} 2}=24 \mathrm{~V}, \\ & \mathrm{~V}_{1}=5.5 \mathrm{~V} \text {, (Figure 5) } \end{aligned}$ | Address Inputs |  |  |  | 1 | mA |
|  |  |  | Strobe Inpu |  |  |  | 2 | mA |
| I iH | High Level Input Current | $\begin{aligned} & \mathrm{V}_{\mathrm{cc} 1}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc} 2}=24 \mathrm{~V}, \\ & \mathrm{~V}_{1}=2.4 \mathrm{~V} \text {, (Figure 5) } \end{aligned}$ | Address Inputs |  |  | 3 | 40 | $\mu \mathrm{A}$ |
|  |  |  | Strobe Inputs |  |  | 6 | 80 | $\mu \mathrm{A}$ |
| $1 / 2$ | Low Level Input Current | $\begin{aligned} & \mathrm{V}_{\mathrm{cC} 1}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc} 2}=24 \mathrm{~V}, \\ & \mathrm{~V}_{1}=0.4 \mathrm{~V} \text {, (Figure } 5 \text { ) } \end{aligned}$ | Address Inputs |  |  | -1 | -1.6 | mA |
|  |  |  | Strobe Inputs |  |  | -2 | -3.2 | mA |
| $\mathrm{I}_{\text {cc off }}$ | Supply Current, All Sources and Sinks "OFF" | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=24 \mathrm{~V}, \\ & \left.\mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \text {, (Figure } 6\right) \end{aligned}$ | $\frac{\mathrm{V}_{\mathrm{CC} 1}}{\mathrm{~V}_{\mathrm{c}}}$ |  |  | 14 | 22 | mA |
|  |  |  |  |  |  | 7.5 | 20 | mA |
| ${ }^{\text {ccc }}$ | Supply Current From $\mathrm{V}_{\mathrm{CC} 1}$, <br> Either Sink "ON" | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC2} 2}=24 \mathrm{~V}, \mathrm{I}_{\mathrm{SINK}}=50 \mathrm{~mA}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \text { (Figure 7) } \end{aligned}$ |  |  |  | 55 | 70 | mA |
| ${ }^{\text {cce2 }}$ | Supply Current From $\mathrm{V}_{\mathrm{CC} 2}$, <br> Either Source "ON" | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=24 \mathrm{~V}, \mathrm{I}_{\text {SOURCE }}=-50 \mathrm{~mA}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \text {, (Figure 8) } \end{aligned}$ |  |  |  | 32 | 50 | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range", they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS55325 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS75325. All typical values are at $T_{A}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.
Note 5: Voltage values are with respect to network ground terminal.
Note 6: These parameters must be measured using pulse techniques. $\mathrm{tw}=200 \mu \mathrm{~s}$, duty cycle $\leq 2 \%$.
ac switching characteristics $\left(\mathrm{V}_{\mathrm{cc} 1}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PLH }}$ | Propagation Delay Time, Low-to-High | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 2}=15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=24 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=25 \mathrm{pF},(\text { Figure 9) } \end{aligned}$ | Source Collectors |  | 25 | 50 | ns |
|  | Level Output |  | Sink Outputs |  | 20 | . 45 | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay Time, High-to-Low Level Output | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 2}=15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=24 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}, \text { (Figure 9) } \end{aligned}$ | Source Collectors |  | 25 | 50 | ns. |
|  |  |  | Sink Outputs |  | 20 | 45 | ns |
| $\mathrm{t}_{\text {TLH }}$ | Transition Time, Low-to-High Level Output | $C_{L}{ }^{\prime}=25 \mathrm{pF}$ | $\begin{aligned} & \text { Source Outputs, } \mathrm{V}_{\mathrm{CC2}}=20 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega,(\text { Figure } 10) \end{aligned}$ |  | 55 |  | ns |
|  |  |  | Sink Outputs, $\mathrm{V}_{\mathrm{CC} 2}=15 \mathrm{~V}$, $R_{L}=24 \Omega$, (Figure 9) |  | 7 | 15 | ns |
| $\mathrm{t}_{\mathrm{THL}}$ | Transition Time, High-to-Low Level Output | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ | $\begin{aligned} & \text { Source Outputs, } \mathrm{V}_{\mathrm{CC2}}=20 \mathrm{~V} \text {, } \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \text {, (Figure 10) } \end{aligned}$ |  | 7 |  | ns |
|  |  |  | Sink Outputs, $\mathrm{V}_{\mathrm{CC} 2}=15 \mathrm{~V}$, $R_{L}=24 \Omega$, (Figure 9) |  | 9 | 20 | ns |
| $t_{s}$ | Storage Time, Sink Outputs | $\mathrm{V}_{\mathrm{CC} 2}=15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=24 \Omega, \mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$, (Figure 9) |  |  | 15 | 30 | ns |

## dc test circuits


test table

| A | B | S1 |
| :---: | :---: | :---: |
| GND | GND | 2 V |
| 2 V | 2 V | GND |


test table

| $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{s 2}$ | $\mathbf{Y}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: |
| 2 V | 4.5 V | GND | $\mathrm{V}_{\mathrm{OH}}$ | OPEN |
| GND | 4.5 V | 2 V | $\mathrm{~V}_{\mathrm{OH}}$ | OPEN |
| 4.5 V | 2 V | GND | OPEN | $\mathrm{V}_{\mathrm{OH}}$ |
| 4.5 V | GND | 2 V | OPEN | $\mathrm{V}_{\mathrm{OH}}$ |

FIGURE 2. $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{OH}}$

FIGURE 1. IOFF
dc test circuits(con't)


| $A$ | $B$ | S1 | $w$ | $x$ |
| :---: | :---: | :---: | :---: | :---: |
| 0.8 V | 4.5 V | 0.8 V | GND | OPEN |
| 4.5 V | 0.8 V | 0.8 V | OPEN | GND |

FIGURE 3. VIL and Source VSAT

| $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{S 2}$ | $\mathbf{Y}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0.8 V | 4.5 V | 0.8 V | $\mathrm{R}_{\mathrm{L}}$ | OPEN |
| 4.5 V | 0.8 V | 0.8 V | OPEN | $\mathrm{R}_{\mathrm{L}}$ |

FIGURE 4. $V_{\text {IL }}$ and Sink $V_{S A T}$

| $I_{1}, I_{1 H}$ |  |  |
| :---: | :---: | :---: |
| APPLY $V_{1}=5.5 \mathrm{~V}$ MEASURE $i_{1}$ | GROUND | APPLY 5.5V |
| APPLY $V_{1}=2.4 \mathrm{~V}$ MEASURE $I_{I H}$ |  |  |
| A | S1 | B, C, S2, D |
| S1 | A, B | C, S2, D |
| B | S1 | A, C, S2, D |
| C | S2 | A, S1, B, D |
| S2 | C, D | A, S1, B |
| D | S2 | A, S1, B, C |

test tables
$V_{1}, I_{I L}$

FIGURE 5. $V_{1}, I_{1}, I_{I H}$, and $I_{I L}$

```
dc test circuits(con't)
```



FIGURE 6. ICCI(OFF) and ICC2(OFF)


FIGURE 7. ICC1, Either Sink On

test table

| A | B | S1 |
| :---: | :---: | :---: |
| GND | $5 V$ | GND |
| $5 V$ | GND | GND |

FIGURE 8. ICC2, Either Source On


| PARAMETER | OUTPUT UNDER TEST | INPUT | CONNECT TO 5V |
| :---: | :---: | :---: | :---: |
| $\mathrm{tPLH}^{\text {and }} \mathrm{tPHL}$ | Source collectors | $A$ and S1 | B. C. D and S2 |
|  |  | $B$ and S1 | A, C, D and S2 |
|  | Sink output $Y$ | C and S2 | A, B, D and S1 |
|  | Sink output Z | D and S2 | A, B, C and S1 |

FIGURE 9. Switching Times

test table

| PARAMETER | OUTPUT UNDER TEST | INPUT | CONNECT TO 5V |
| :---: | :---: | :---: | :---: |
| ${ }^{\text {tTLH }}$ and $\mathrm{t}^{2}$ THL | Source output W | A and S 1 | $\mathrm{~B}, \mathrm{C}, \mathrm{D}$, and S2 |
|  | Source output X | B and S 1 | $\mathrm{~A}, \mathrm{C}, \mathrm{D}$, and S2 |

FIGURE 10. Transition Times of Source Outputs

## applications

## External Resistor Calculation

A typical magnetic-memory word drive requirement is shown in Figure 11. A source-output transistor of one DS75325 delivers load current ( $I_{L}$ ). The sink-output transistor of another DS75325 sinks this current.

The value of the external pull-up resistor ( $R_{\text {ext }}$ ) for a particular memory application may be determined using the following equation:

$$
R_{e x t}=\frac{16\left[V_{\mathrm{CC} 2(\min )}-V_{S}-2.2\right]}{I_{L}-1.6\left[V_{\operatorname{cc} 2(\min )}-V_{S}-2.9\right]}
$$

where: $R_{\text {ext }}$ is in $k \Omega$,
$V_{C C 2}(\min )$ is the lowest expected value of $V_{C C 2}$ in volts, $V_{S}$ is the source output voltage in volts with respect to ground, $I_{L}$ is in mA .

The power dissipated in resistor $R_{\text {ext }}$ during the load current pulse duration is calculated using Equation 2.

$$
\begin{equation*}
P_{\text {Rext }} \approx \frac{I_{L}}{16}\left[V_{\mathrm{Cc} 2(\min )}-V_{\mathrm{S}}-2\right] \tag{2}
\end{equation*}
$$

where: $P_{\text {Rext }}$ is in mW .

After solving for $R_{\text {ext }}$, the magnitude of the source collector current ( $I_{\text {CS }}$ ) is determined from Equation 3.

$$
\begin{equation*}
\mathrm{I}_{\mathrm{CS}} \approx 0.94 \mathrm{I}_{\mathrm{L}} \tag{3}
\end{equation*}
$$

where: $I_{C S}$ is in $m A$.

As an example, let $V_{C C 2(m i n)}=20 \mathrm{~V}$ and $V_{L}=3 \mathrm{~V}$ while $I_{L}$ of 500 mA flows. Using Equation 1:

$$
R_{\mathrm{ext}}=\frac{16(20-3-2.2)}{500-1.6(20-3-2.9)}=0.5 \mathrm{k} \Omega
$$

and from Equation 2 :

$$
P_{\mathrm{Rext}} \approx \frac{500}{16}[20-3-2] \approx 470 \mathrm{~mW}
$$

The amount of the memory system current source ( ${ }_{\mathrm{cs}}$ ) from Equation 3 is:

$$
\mathrm{I}_{\mathrm{CS}} \approx 0.94(500) \approx 470 \mathrm{~mA}
$$

In this example the regulated source-output transistor base current through the external pull-up resistor ( $R_{\text {ext }}$ ) and the source gate is approximately 30 mA . This current and $I_{C S}$ comprise $I_{L}$.


Note 1: For clarity, partial logic diagrams of two DS55325's are shown Note 2: Source and sink shown are in different packages.

FIGURE 11. Typical Application Data

## Memory/Clock Drivers

## DS75361 dual TTL-to-MOS driver

## general description

The DS75361 is a monolithic integrated dual TTL-toMOS driver interface circuit. The device accepts standard TTL and DTL input signals and provides high-current and high-voltage output levels for driving MOS circuits. It is used to drive address, control, and timing inputs for several types of MOS RAMs including the 1103 and MM5270 and MM5280.

The DS75361 operates from standard TTL 5V supplies and the MOS $V_{\text {SS }}$ supply in many applications. The device has been optimized for operation with $\mathrm{V}_{\mathrm{CC} 2}$ supply voltage from 16 V to 20 V ; however, it is designed for use over a much wider range of $\mathrm{V}_{\mathrm{CC} 2}$.

## features

- Capable of driving high-capacitance loads
- Compatibie with many popular MOS RAMs
- $\mathrm{V}_{\mathrm{CC} 2}$ supply voltage variable over wide range to 24 V
- Diode-clamped inputs
- TTL and DTL compatible
- Operates from standard bipolar and MOS supplies
- High-speed switching
- Transient overdrive minimizes power dissipation
- Low standby power dissipation


## connection diagrams

Dual-In-Line Package


TOP VIEW
Order Number DS75361N

Dual-In-Line Package


TOP VIEW
Order Number DS75361J
absolute maximum ratings (Note 1)

Supply Voltage Range of $\mathrm{V}_{\mathrm{CC}}$ (Note 1)
Supply Voltage Range of $V_{\mathrm{CC}}$
Input Voltage
Inter-Input Voltage (Note 4)
Storage Temperature Range
Lead Temperature 1/16 Inch from Case for 60 Seconds: J Package
Lead Temperature 1/16 Inch from Case for 10 Seconds: N or P Package
-0.5 V to 7 V
-0.5 V to 25 V
5.5 V
5.5 V
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$300^{\circ} \mathrm{C}$
$200^{\circ} \mathrm{C}$
operating conditions

|  | MIN | MAX | UNITS |
| :--- | :--- | :---: | :---: |
| Supply Voltage (VCC1) | 4.75 | 5.25 | V |
| Supply Voltage (VCC2) | 4.75 | 24 | V |
| Operating Temperature (TA) | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

dc electrical characteristics (Notes 2 and 3 )

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IH }}$ | High-Level Input Voltage |  |  | 2 |  |  | v |
| $\mathrm{V}_{\text {IL }}$ | Low-Level Input Voltage |  |  |  |  | 0.8 | v |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{I}_{1}=-12 \mathrm{~m}$ |  |  |  | -1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-Level Output Voltage | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-50 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{CC} 2^{-1}}$ | $\mathrm{V}_{\mathrm{cc} 2}-0.7$ |  | v |
|  |  | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-10 \mathrm{~mA}$ |  | $\mathrm{V}_{\mathrm{CC2} 2}-2.3$ | $\mathrm{V}_{\mathrm{CC2} 2-1.8}$ |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-Level Output Voltage | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}$ |  |  | 0.15 | 0.3 | v |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC2}}=15 \mathrm{~V} \text { to } 24 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=2 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=40 \mathrm{~mA} \end{aligned}$ |  |  | 0.25 | 0.5 | V |
| $\mathrm{V}_{0}$ | Output Clamp Voltage | $\mathrm{V}_{1}=0 \mathrm{~V}, \mathrm{IOH}=20 \mathrm{~mA}$ |  |  |  | $\mathrm{Vcc} 2^{+1.5}$ | V. |
| $\mathrm{I}_{1}$ | Input Current at Maximum Input Voltage | $V_{1}=5.5 \mathrm{~V}$ |  |  |  | 1 | mA |
| $\mathrm{I}_{\mathrm{H}}$ | High-Level Input Current | $V_{1}=2.4 \mathrm{~V}$ | A Inputs |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | E Input |  |  | 80 | $\mu \mathrm{A}$ |
| $I_{1 L}$ | Low-Level Input Current | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ | A Inputs |  | -1 | -1.6 | mA |
|  |  |  | E Input |  | -2 | -3.2 | mA |
| $\mathrm{ICC1}_{(H)}$ | Supply Current from $\mathrm{V}_{\mathrm{CC} 1}$, Both Outputs High | $\begin{aligned} & \mathrm{V}_{\mathrm{cc} 1}=5.25 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{cc} 2}=24 \mathrm{~V}, \\ & \text { All Inputs at } 0 \mathrm{~V}, \text { No Load } \end{aligned}$ |  |  | 2 | 4 | mA |
| ${ }^{\text {cce2(H) }}$ | Supply Current from $\mathrm{V}_{\mathrm{cc} 2}$, Both Outputs High |  |  |  |  | 0.5 | mA |
| ${ }^{\text {cce1(L) }}$ | Supply Current from $\mathrm{V}_{\mathrm{cc} 1}$, Both Outputs Low | $\begin{aligned} & \mathrm{V}_{\mathrm{cC} 1}=5.25 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{cC} 2}=24 \mathrm{~V}, \\ & \text { All Inputs at } 5 \mathrm{~V}, \text { No Load } \end{aligned}$ |  |  | 16 | 24 | mA |
| ${ }^{\prime} \mathrm{Cc} 2(\mathrm{~L})$ | Supply Current from $\mathrm{V}_{\mathrm{cc} 2}$, Both Outputs Low |  |  |  | 7 | 11 | mA |
| ${ }^{\text {cce2(S) }}$ | Supply Current from $\mathrm{V}_{\mathrm{CC} 2}$, Stand-by Condition | $V_{C C 1}=0 V$ <br> All Inputs | $\mathrm{V}_{\mathrm{cc} 2}=24 \mathrm{~V},$ <br> No Load |  |  | 0.5 | mA |

switching characteristics $\left(V_{C C 1}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=20 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {DLH }}$ | Delay Time, Low-to-High Level Output | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=390 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{D}}=10 \Omega \\ & \text { (Figure 1) } \end{aligned}$ |  | 11 | 20 | ns |
| $\mathrm{t}_{\mathrm{DHL}}$ | Delay Time, High-to-Low Level Output |  |  | 10 | 18 | ns |
| ${ }^{\text {t }}$ tLH | Transition Time, Low-to-High Level Output |  |  | 25 | 40 | ns |
| ${ }^{\text {t }}$ THL | Transition Time, High-to-Low Level Output |  |  | 21 | 35 | ns |
| ${ }^{\text {tPLH }}$ | Propagation Delay Time, Low-to-High Level Output |  | 10 | 36 | 55 | ns |
| ${ }^{\text {tPHL }}$ | Propagation Delay Time, High-to-Low Level Output |  | 10 | 31 | 47 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS75361. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $V_{C C 1}=5 \mathrm{~V}$ and $V_{C C 2}=20 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: This rating applies between the $A$ input of either driver and the common $E$ input.

## typical performance characteristics



Total Dissipation (Both Drivers) vs Frequency


Propagation Delay Time, Low-to-High Level Output vs $\mathrm{V}_{\mathbf{C C} 2}$ Supply Voltage


Low-Level Output Voltage vs Output Current

Voltage Transfer Characteristics


Propagation Delay Time,
High-to-Low Level Output vs Ambient Temperature


Propagation Delay Time, Low-to-High Level Output vs Load Capacitance


ac test circuit and switching time waveforms


Note 1: The pulse generator has the following characteristics: $\mathrm{PRR}=1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{OUT}} \approx 50 \Omega$. Note 2: $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.

FIGURE 1. Switching Times, Each Driver

## typical applications

The fast switching speeds of this device may produce undesirable output transient overshoot because of load or wiring inductance. A small series damping resistor may be used to reduce or eliminate this output transient
overshoot. The optimum value of the damping resistor to use depends on the specific load characteristics and switching speed. A typical value would be between $10 \Omega$ and $30 \Omega$ (Figure 3).


FIGURE 2. Interconnection of DS75361 Devices with 1103 RAM


FIGURE 3. Use of Damping Resistor to Reduce or Eliminate Output Transient Overshoot in Certain DS75361 Applications

## thermal information

## POWER DISSIPATION PRECAUTIONS

Significant power may be dissipated in the DS75361 driver when charging and discharging high-capacitance loads over a wide voltage range at high frequencies. The total dissipation curve shows the power dissipated in a typical DS75361 as a function of load capacitance and frequency. Average power dissipated by this driver can be broken into three components:

$$
P_{T(A V)}=P_{D C(A V)}+P_{C(A V)}+P_{S(A V)}
$$

where $P_{D C(A V)}$ is the steady-state power dissipation with the output high or low, $\mathrm{P}_{\mathrm{C}(\mathrm{AV})}$ is the power level during charging or discharging of the load capacitance, and $\mathrm{P}_{\mathrm{S}(\mathrm{AV})}$ is the power dissipation during switching between the low and high levels. None of these include energy transferred to the load and all are averaged over a full cycle.

The power components per driver channel are:

$$
\begin{aligned}
& P_{D C(A V)}=\frac{p_{L} t_{L}+p_{H} t_{H}}{T} \\
& P_{C(A V)} \approx C V_{c}^{2} f \\
& P_{S(A V)}=\frac{p_{L H} t_{L H}+p_{H L} t_{H L}}{T}
\end{aligned}
$$

where the times are as defined in Figure 4.
$p_{L}, p_{H}, p_{L H}$, and $p_{H L}$ are the respective instantaneous levels of power dissipation and $\mathbf{C}$ is load capacitance.

The DS75361 is so designed that $P_{S}$ is a negligible portion of $P_{T}$ in most applications. Except at very high frequencies, $t_{L}+t_{H} \gg t_{L H}+t_{H L}$ so that $P_{S}$ can be
neglected. The total dissipation curve for no load demonstrates this point. The power dissipation contributions from both channels are then added together to obtain total device power.

The following example illustrates this power calculation technique. Assume both channels are operating identically with $\mathrm{C}=200 \mathrm{pF}, \mathrm{f}=2 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC} 1}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=$ 20 V , and duty cycle $=60 \%$ outputs high ( $\mathrm{t}_{\mathrm{H}} / \mathrm{T}=0.6$ ). Also, assume $\mathrm{V}_{\mathrm{OH}}=19.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.1 \mathrm{~V}, \mathrm{P}_{\mathrm{S}}$ is negligible, and that the current from $\mathrm{V}_{\mathrm{CC} 2}$ is negligible when the output is high.

On a per-channel basis using data sheet values:

$$
\begin{aligned}
P_{\mathrm{DC}(\mathrm{AV})}= & {\left[(5 \mathrm{~V})\left(\frac{2 \mathrm{~mA}}{2}\right)+(20 \mathrm{~V})\left(\frac{0 \mathrm{~mA}}{2}\right)\right](0.6)+} \\
& {\left[(5 \mathrm{~V})\left(\frac{16 \mathrm{~mA}}{2}\right)+(20 \mathrm{~V})\left(\frac{7 \mathrm{~mA}}{2}\right)\right](0.4) }
\end{aligned}
$$

$P_{D C(A V)}=47 \mathrm{~mW}$ per channel
$P_{C(A V)} \approx(200 \mathrm{pF})(19.2 \mathrm{~V})^{2}(2 \mathrm{MHz})$
$P_{C(A V)} \approx 148 \mathrm{~mW}$ per channel.
For the total device dissipation of the two channels:

$$
\begin{aligned}
& \mathrm{P}_{\mathrm{T}(\mathrm{AV})} \approx 2(47+148) \\
& \mathrm{P}_{\mathrm{T}(\mathrm{AV})} \approx 390 \mathrm{~mW} \text { typical for total package. }
\end{aligned}
$$



FIGURE 4. Output Voltage Waveform

## Memory/Clock Drivers

NATIONAL

## DS75362 dual TTL-to-MOS driver

## general description

The DS75362 is a dual monolithic integrated TTL-toMOS driver and interface circuit that accepts standard TTL and DTL input signals and provides high-current and high-voltage output levels suitable for driving MOS circuits. It is used to drive address, control, and timing inputs for several types of MOS RAMs including the 1103.

The DS75362 operates from the TTL 5V supply and the MOS $V_{S S}$ and $V_{B B}$ supplies in many applications. This device has been optimized for operation with $\mathrm{V}_{\mathrm{CC}}$ supply voltage from 16 V to 20 V , and with nominal $\mathrm{V}_{\mathrm{CC} 3}$ supply voltage from 3 V to 4 V higher than $\mathrm{V}_{\mathrm{CC} 2}$. However, it is designed so as to be usable over a much wider range of $\mathrm{V}_{\mathrm{CC} 2}$ and $\mathrm{V}_{\mathrm{CC} 3}$. In some applications the $V_{c c 3}$ power supply can be eliminated by connecting the $\mathrm{V}_{\mathrm{cc} 3}$ pin to the $\mathrm{V}_{\mathrm{cc} 2}$ pin.

## features

- Dual positive-logic NAND TTL-to-MOS driver
- Versatile interface circuit for use between TTL and high-current, high-voltage systems
- Capable of driving high-capacitance loads
- Compatible with many popular MOS RAMs
- $\mathrm{V}_{\mathrm{cc} 2}$ supply voltage variable over wide range to 24 V maximum
- $\mathrm{V}_{\mathrm{cc} 3}$ supply voltage pin available
- $V_{\text {cc3 }}$ pin can be connected to $\mathrm{V}_{\mathrm{CC} 2}$ pin in some applications
- TTL and DTL compatible diode-clamped inputs
- Operates from standard bipolar and MOS supply voltages
- High-speed switching
- Transient overdrive minimizes power dissipation
- Low standby power dissipation
schematic and connection diagrams



Order Number DS75362N

absolute maximum ratings (Note 1)
Supply Voltage Range of $\mathrm{V}_{\mathrm{CC}}$
Supply Voltage Range of $\mathrm{V}_{\mathrm{CC}}$
Supply Voltage Range of $\mathrm{V}_{\mathrm{CC}}$
Input Voltage
Inter-Input Voltage (Note 4)
Storage Temperature Range
Lead Temperature (Soldering 10 seconds)
operating conditions
electrical characteristics (Notes 2 and 3)

|  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC} 1}$ ) | 4.75 | 5.25 | $V$ |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC} 2}$ ) | 4.75 | 24 | V |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC} 3}$ ) | VCC2 | 28 | V |
| Voltage Difference Between | 0 | 10 | $v$ |
| Supply Voltages: $\mathrm{CCC3}^{-V_{\text {cC2 }}}$ |  |  |  |
| Operating Ambient Temperature Range ( $T_{A}$ ) | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |


|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | High-Level Input Voltage |  | 2 |  |  | V |
| $V_{1 L}$ | Low-Level Input Voltage |  |  |  | 0.8 | V |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{I}_{1}=-12 \mathrm{~mA}$ |  |  | -1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-Level Output Voltage | $\mathrm{V}_{\mathrm{CC} 3}=\mathrm{V}_{\mathrm{CC} 2}+3 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{~L}}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | $V_{\text {cc2 } 2}-0.3$ | $\mathrm{V}_{\mathrm{cc} 2}-0.1$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC} 3}=\mathrm{V}_{\mathrm{CCC}_{2}}+3 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{~L}}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-10 \mathrm{~mA}$ | $V_{C C 2}-1.2$ | $V_{\text {CC2 } 2}-0.9$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC} 3}=\mathrm{V}_{\mathrm{CC} 2}, \mathrm{~V}_{1 \mathrm{~L}}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-50 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC2} 2}-1$ | $V_{\mathrm{CC2}}-0.7$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC3}}=\mathrm{V}_{\mathrm{CC} 2}, \mathrm{~V}_{1 \mathrm{~L}}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-10 \mathrm{~mA}$ | $V_{\text {cc2 } 2}-2.3$ | $\mathrm{V}_{\mathrm{cc} 2}-1.8$ |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-Level Output Voltage | $V_{1 H}=2 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}$ |  | 0.15 | 0.3 | V |
|  |  | $\mathrm{V}_{\mathrm{CC} 3}=15 \mathrm{~V}$ to $28 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{H}}=2 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=40 \mathrm{~mA}$ |  | 0.25 | 0.5 | V |
| $\mathrm{V}_{0}$ | Output Clamp Voltage | $\mathrm{V}_{1}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=20 \mathrm{~mA}$ |  |  | $\mathrm{V}_{\mathrm{Cc} 2}+1.5$ | V |
| 1 | Input Current at Maximum Input Voltage | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  | 1 | mA |
| $I_{\text {IH }}$ | High-Level Input Current | $\mathrm{V}_{1}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Low-Level Input Current | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  | -1 | -1.6 | mA |
| $\mathrm{ICCl}_{\text {(H) }}$ | Supply Current from $\mathrm{V}_{\mathrm{CC}}$, <br> All Outputs High | $\begin{aligned} & V_{c c 1}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc} 2}=24 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc} 3}=28 \mathrm{~V}, \text { All Inputs at } 0 \mathrm{~V}, \text { No Load } \end{aligned}$ |  | 2 | 4 | mA |
| $I_{\text {CC2 }}(\mathrm{H})$ | Supply Current from $\mathrm{V}_{\mathrm{CC} 2}$, All Outputs High |  |  | -1.1 | +0.25 | $\frac{\mathrm{mA}}{\mathrm{mA}}$ |
| $\mathrm{I}_{\mathrm{CC3}(\mathrm{H})}$ | Supply Current from $\mathrm{V}_{\mathrm{Cc} 3}$, All Outputs High |  |  | 1.1 | 1.8 | mA |
| $\mathrm{ICcI}_{\text {(L) }}$ | Supply Current from $V_{\text {CC1 }}$, <br> All Outputs Low | $\begin{aligned} & V_{C C 1}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=24 \mathrm{~V} \\ & V_{\mathrm{CC} 3}=28 \mathrm{~V}, \text { All Inputs at } 5 \mathrm{~V}, \text { No Load } \end{aligned}$ |  | 15 | 23.5 | mA |
| $I_{\text {cce2 }}(\mathrm{L})$ | Supply Current from $\mathrm{V}_{\text {CC2 }}$, <br> All Outputs Low |  |  |  | 1.5 | mA |
| $I_{\text {cc3(L) }}$ | Supply Current from $\mathrm{V}_{\mathrm{CC3}}$, <br> All Outputs Low |  |  | 8 | 12.5 | mA |
| $\mathbf{I C C 2}^{(H)}$ | Supply Current from $\mathrm{V}_{\mathrm{CC} 2}$, <br> All Outputs High | $\begin{aligned} & V_{c c 1}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC2}}=24 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{Cc} 3}=24 \mathrm{~V}, \text { All Inputs at } 0 \mathrm{~V}, \text { No Load } \end{aligned}$ |  |  | 0.25 | mA |
| ${ }^{\text {CCO }}$ (H) | Supply Current from $\mathrm{V}_{\mathrm{cc} 3}$, All Outputs High |  |  |  | 0.5 | mA |
| $\mathrm{ICC2}^{(s)}$ | Supply Current from $V_{\text {CC2 }}$, Stand-by Condition | $\begin{aligned} & V_{c c 1}=0 \mathrm{~V}, V_{\mathrm{CC2}}=24 \mathrm{~V}, \\ & V_{\mathrm{CC} 3}=24 \mathrm{~V}, \text { All Inputs at } 5 \mathrm{~V} \text {, No Load } \end{aligned}$ |  |  | 0.25 | mA |
| $\mathrm{I}_{\text {cc3(s) }}$ | Supply Current from $\mathrm{V}_{\text {cc3 }}$. <br> Stand-by Condition |  |  | . | 0.5 | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the D 575362 . All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $V_{C C 1}=5 \mathrm{~V}$ and $V_{C C 2}=20 \mathrm{~V}$ and $V_{C C 3}=24 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: This rating applies between any two inputs of any one of the gates.
switching characteristics $\left(\mathrm{V}_{\mathrm{cc} 1}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{Cc} 2}=20 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 3}=24 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {DLH }}$ Delay Time, Low-to-High Level Output | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{D}}=24 \Omega, \\ & \text { (Figure 1) } \end{aligned}$ |  | 11 | 20 | ns |
| $\mathrm{t}_{\mathrm{DHL}}$ Delay Time, High-to-Low Level Output |  |  | 10 | 18 | ns |
| $\mathrm{t}_{\text {TLH }} \quad$ Transition Time, Low-to-High Level Output |  |  | 20 | $\therefore 33$ | ns |
| $\mathrm{t}_{\text {THL }}$ Transition Time, High-to-Low Level Output |  |  | 20 | 33 | ns |
| $t_{\text {PLH }} \quad$ Propagation Delay Time, Low-to-High Level Output |  | 10 | 31 | - 48 | ns |
| $\mathrm{t}_{\text {PHL }}$. Propagation Delay Time, High-to-Low Level Output |  | 10 | 30 | 46 | ns |

## ac test circuit and switching time waveforms



Note 1: The pulse generator has the following characteristics: $P R R=1 \mathrm{MHz}, \mathrm{Z}_{\text {OUT }} \approx \mathbf{5 0 \Omega}$.
Note 2: $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
FIGURE 1. Switching Times, Each Driver

## typical performance characteristics



## typical performance characteristics (con't)

Voltage Transfer Characteristics


Propagation Delay Time, High-to-Low Level Output vs Ambient Temperature


Propagation Delay Time, Low-to-High Level Output vs Ambient Temperature


Propagation Delay Time, High-to-Low Level Output vs $V_{C C 2}$ Supply Voltage


Propagation Delay Time,
Low-to-High Level Output vs
Load Capacitance


Propagation Delay Time,
High-to-Low Level Output vs
Load Capacitance


The fast switching speeds of this device may produce undesirable output transient overshoot because of load or wiring inductance. A small series damping resistor may be used to reduce or eliminate this output transient overshoot. The optimum value of the damping resistor depends on the specific load characteristics and switching speed. A typical value would be between $10 \Omega$ and $30 \Omega$ (Figure 2).


FIGURE 2. Use of Damping Resistor to Reduce or Eliminate Output Transient Overshoot In Certain DS75362 Applications.

## thermal information

## POWER DISSIPATION PRECAUTIONS

Significant power may be dissipated in the DS75362 driver when charging and discharging high-capacitance loads over a wide voltage range at high frequencies. The total dissipation curve shows the power dissipated in a typical DS75362 as a function of load capacitance and frequency. Average power dissipation by this driver can be broken into three components:

$$
P_{T(A V)}=P_{D C(A V)}+P_{C(A V)}+P_{S(A V)}
$$

where $P_{D C(A V)}$ is the steady-state power dissipation with the output high or low, $\mathrm{P}_{\mathrm{C}(\mathrm{AV})}$ is the power level during charging or discharging of the load capacitance, and $\mathrm{P}_{\mathrm{S}(\mathrm{AV})}$ is the power dissipation during switching between the low and high levels. None of these include energy transferred to the load and all are averaged over a full cycle.

The power components per driver channel are:

$$
\begin{aligned}
& P_{D C(A V)}=\frac{p_{L} t_{L}+p_{H} t_{H}}{T} \\
& P_{C(A V)} \approx C V_{C}^{2} f \\
& P_{S(A V)}=\frac{p_{L H} t_{L H}+p_{H L} t_{H L}}{T}
\end{aligned}
$$

where the times are as defined in Figure 3.


FIGURE 3. Output Voltage Waveform
$p_{\mathrm{L}}, \mathrm{p}_{\mathrm{H}}, \mathrm{p}_{\mathrm{LH}}$, and $\mathrm{p}_{\mathrm{HL}}$ are the respective instantaneous levels of power dissipation and C is load capacitance.

The DS75362 is so designed that $P_{S}$ is a negligible portion of $P_{T}$ in most applications. Except at very high frequencies, $t_{L}+t_{H} \gg t_{L H}+t_{H L}$ so that $P_{S}$ can be neglected. The total dissipation curve for no load demonstrates this point. The power dissipation contributions from two channels are then added together to obtain total device power.

The following example illustrates this power calculation technique. Assume two channels are operating identically with $\mathrm{C}=100 \mathrm{pF}, \mathrm{f}=2 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC} 1}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=$ $20 \mathrm{~V}, \mathrm{~V}_{\text {cc3 }}=24 \mathrm{~V}$ and duty cycle $=60 \%$ outputs high ( $\mathrm{t}_{\mathrm{H}} / \mathrm{T}=0.6$ ). Also, assume $\mathrm{V}_{\mathrm{OH}}=20 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.1 \mathrm{~V}$, $P_{S}$ is negligible, and that the current from $V_{\mathrm{CC} 2}$ is negligible when the output is low.

On a per-channel basis using data sheet values:

$$
\begin{align*}
P_{\mathrm{DC}(\mathrm{AV})}= & {\left[\left(5 \mathrm{~V}\left(\frac{4 \mathrm{~mA}}{4}\right)+(20 \mathrm{~V})\left(\frac{-2.2 \mathrm{~mA}}{4}\right)+(24 \mathrm{~V})\right.\right.} \\
& \left.\left(\frac{2.2 \mathrm{~mA}}{4}\right)\right](0.6)+\left[(5 \mathrm{~V})\left(\frac{31 \mathrm{~mA}}{4}\right)+\right. \\
& \left.(20 \mathrm{~V})\left(\frac{0 \mathrm{~mA}}{4}\right)+(24 \mathrm{~V})\left(\frac{16 \mathrm{~mA}}{4}\right)\right](0.4)  \tag{0.4}\\
P_{\mathrm{DC}(\mathrm{AV})}= & 58 \mathrm{~mW} \text { per channel } \\
P_{\mathrm{C}(\mathrm{AV})} \approx & (100 \mathrm{pF})(19.9 \mathrm{~V})^{2}(2 \mathrm{MHz}) \\
P_{\mathrm{C}(\mathrm{AV})} \approx & 79 \mathrm{~mW} \text { per channel. }
\end{align*}
$$

For the total device dissipation of the two channels

$$
P_{T(A V)} \approx 2(58+79)
$$

$P_{T(A V)} \approx 274 \mathrm{~mW}$ typical for total package.

Memory/Clock Drivers

## DS75364 dual MOS clock driver

## general description

The DS75364 is a dual MOS driver and interface circuit that operates with either current source or voltage source input signals. The device accepts signals from TTL levels or other logic systems and provides high current and high voltage output levels suitable for driving MOS circuits. It may be used to drive address, control and/or timing inputs for several types of MOS RAMs and MOS shift registers.

The DS75364 operates from standard MOS and bipolar supplies, and has been optimized for operation with $\mathrm{V}_{\mathrm{CC} 1}$ supply voltage from $12-20 \mathrm{~V}$ positive with respect to $\mathrm{V}_{\mathrm{EE}}$, and with nominal $\mathrm{V}_{\mathrm{CC} 2}$ supply voltage from 3-4V more positive than $\mathrm{V}_{\mathrm{CC} 1}$. However, it is designed so as to be useable over a much wider range of $\mathrm{V}_{\mathrm{CC} 1}$ and $\mathrm{V}_{\mathrm{CC} 2}$. In some applications the $\mathrm{V}_{\mathrm{cc} 2}$ power supply can be eliminated by connecting the $\mathrm{V}_{\mathrm{CC} 2}$ pin to the $\mathrm{V}_{\mathrm{CC} 1}$ pin.

Inputs of the DS75364 are referenced to the $\mathrm{V}_{\mathrm{EE}}$ terminal and contain a series current limiting resistor. The device will operate with either positive input current signals or input voltage signals which are positive with respect to $\mathrm{V}_{\mathrm{EE}}$. In many applications the $\mathrm{V}_{\mathrm{EE}}$ terminal is connected to the MOS $\mathrm{V}_{D D}$ supply of -12 V to -15 V with the inputs to be driven from TTL levels or other positive voltage levels. The required negative level
shifting may be done with an external PNP transistor current source or by use of capacitive coupling and appropriate input voltage pulse characteristics.
The DS75364 is characterized for operation over the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range.

## features

- Versatile interface circuit for use between TTL levels and level shifted high current, high voltage systems
- Inputs may be level shifted by use of a current source or capacitive coupling or driven directly by a voltage source
- Capable of driving high capacitance loads
- Compatible with many popular MOS RAMs and MOS shift registers
- $\mathrm{V}_{\mathrm{Cc} 1}$ supply voltage variable over wide range to 22 V maximum with respect to $V_{E E}$
- $\mathrm{V}_{\mathrm{CC} 2}$ pull-up supply voltage pin available
- Operates from standard bipolar and/or MOS supply voltages
- High-speed switching
- Transient overdrive minimizes power dissipation
- Low standby power dissipation


## connection diagrams



Order Number DS75364N

## Dual-In-Line Package



Order Number DS75364J
absolute maximum ratings (Note 1)
operating conditions

| Supply Voltage Range of $V_{C C 1}$ | -0.5 V to 22 V |
| :--- | ---: |
| Supply Voltage Range of $V_{C C 2}$ | -0.5 V to 30 V |
| Input Voltage | $-\quad 15 \mathrm{~V}$ |
| Most Positive Voltage at Any Input | 0.5 V | with Respect to $V_{\mathrm{CC}}$

Storage Temperature Range
Lead Temperature (Soldering, 10 seconds)
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$300^{\circ} \mathrm{C}$

|  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: |
| Supply Voltage |  |  |  |
| $\mathrm{V}_{\mathrm{CC} 1}$ | 4.75 | 22 | V |
| $V_{\mathrm{CC} 2}$ | $\mathrm{V}_{\mathrm{CC} 1}$ | 28 | V |
| Voltage Difference Between Supply Voltages | 0 | 10 | V |
| Input Voltage |  | $\mathrm{V}_{\mathrm{CC} 2}$ |  |
| Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

## electrical characteristics (Notes 2,3,4 and 5)

| - ; | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | High Level Input Voltage | Voltage Mode Input Logic Levels |  |  | 5 |  | 10 | V |
| $V_{12}$ | Low Level Input Voltage | Voltage Mode Input Logic Levels |  |  |  |  | 1 | V |
| $\mathrm{I}_{1 \mathrm{H}}$ | High Level Input Current | Current Mode Input Logic Levels |  |  | 8 | : | 15 | mA |
| $\mathrm{I}_{\mathrm{LL}}$ | Low Level Input Current | Current Mode Input Logic Levels |  |  | , |  | 0.7 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $V_{\mathrm{CC} 2}=V_{\mathrm{cc} 1}+3 \mathrm{~V}$ <br> (Note 4) | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{CC2} 2-0.3}$ | $\mathrm{V}_{\mathrm{cc} 2}-0.1$ |  | V |
|  |  |  |  | $\mathrm{I}_{\mathrm{IL}}=0.7 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{cc} 2}{ }^{-0.3}$ | $\mathrm{V}_{\mathrm{CC2}}{ }^{-0.1}$ |  | V |
|  |  |  | $\mathrm{l}_{\mathrm{OH}}=-10 \mathrm{~mA}$ | $\mathrm{V}_{\text {IL }}=1 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC2}}{ }^{-1.2}$ | $\mathrm{V}_{\mathrm{cc} 2}{ }^{-0.9}$ |  | V |
|  |  |  |  | $\mathrm{I}_{1 \mathrm{~L}}=0.7 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}^{-1}} \mathrm{~V}^{-1.2}$ | $\mathrm{V}_{\mathrm{CC} 2}-0.9$ |  | V |
|  |  | $V_{\mathrm{CC2}}=\mathrm{V}_{\mathrm{CC} 1},$ <br> (Note 4) | $\mathrm{I}_{\mathrm{OH}}=-50 \mu \mathrm{~A}$ | $\mathrm{V}_{1 \mathrm{~L}}=1 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}^{-1}}{ }^{-1}$ | $\mathrm{V}_{\mathrm{CC} 2^{-0.7}}$ | * | V |
|  |  |  |  | $\mathrm{I}_{1 \mathrm{~L}}=0.7 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC} 2}{ }^{-1}$. | $\mathrm{V}_{\mathrm{CC} 2}{ }^{-0.7}$ | . | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-10 \mathrm{~mA}$ | $V_{\text {IL }}=1 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC2}}-2.3$ | $\mathrm{V}_{\mathrm{CC} 2}-1.8$ |  | V |
|  |  |  |  | $\mathrm{I}_{1 L}=0.7 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{Cc} 2}-2.3$ | $\mathrm{V}_{\mathrm{cc} 2}{ }^{-1.8}$ |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low Level Output Voltage | $\mathrm{IOL}^{\text {L }}=10 \mathrm{~mA}$ | $\mathrm{V}_{1 \mathrm{H}}=5 \mathrm{~V}$ |  |  | 0.15 | 0.3 | V |
|  |  |  | $\mathrm{I}_{1 \mathrm{H}}=8 \mathrm{~mA}$ |  |  | 0.15 | 0.3 | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 2}=15 \text { to } 28 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=40 \mathrm{~mA} \end{aligned}$ | $V_{I H}=5 \mathrm{~V}$ |  |  | 0.25 | 0.5 | V. |
|  |  |  | $!_{\mathrm{IH}}=8 \mathrm{~mA}$ |  |  | 0.25 | 0.5 | V |
| $V_{0}$ | Output Clamp Voltage | $\mathrm{V}_{1}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=20 \mathrm{~mA}$ |  |  |  |  | $\mathrm{V}_{\mathrm{CC}_{1}+1.5}$ | V |
| 1 | Input Current at Maximum Input Voltage | $\mathrm{V}_{\mathrm{CC} 2}=10 \mathrm{~V}$ to $28 \mathrm{~V}, \mathrm{~V}_{1}=10 \mathrm{~V}$ |  |  |  | 17 | 26 | mA |
| $V_{1}$ | Input Voltage at Maximum Input Current | $\mathrm{V}_{\mathrm{CC} 2}=13.5 \mathrm{~V}$ to $28 \mathrm{~V}, \mathrm{I}_{1}=15 \mathrm{~mA}$ |  |  |  | 9 | 13.5 | V |
| $\mathrm{I}_{1+}$ | High Level Input Current | $V_{1}=5 \mathrm{~V}$ |  |  |  | 7. | 11 | mA |
| $\mathrm{V}_{1}$ | High Level Input Voltage | $\mathrm{t}_{1}=8 \mathrm{~mA}$ |  |  |  | 5.5 | 8 | V |
| $i_{\text {IL }}$ | Low Level Input Current | $\mathrm{V}_{1}=1 \mathrm{~V}$ |  |  |  | 1.1 | 1.6 | mA |
| $V_{1 L}$ | Low Level Input Voltage | $\mathrm{I}_{1}=0.7 \mathrm{~mA}$ |  |  |  | 0.7 | 1 | V |
| ${ }^{\text {CC1 (H) }}$ | Supply Current From $\mathrm{V}_{\mathrm{CC} 1}$, | $\mathrm{V}_{\mathrm{CC} 1}=22 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=26 \mathrm{~V},$ <br> Both Inputs at OV, No Load |  |  |  | -1.1 | -1.6 | mA |
|  | Both Outputs High |  |  |  |  |  | 0.25 | mA |
| $1 \mathrm{CC2}(\mathrm{H})$ | Supply Current From $\mathrm{V}_{\mathrm{CC} 2}$, <br> Both Outputs High | $V_{\mathrm{cc} 1}=22 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc} 2}=26 \mathrm{~V},$ <br> Both Inputs at OV, No Load |  |  | - | - 1.1 | 2 | mA |
| ${ }^{\prime} \mathrm{Cc} 1(\mathrm{~L})$ | Supply Current From $\mathrm{V}_{\mathrm{CC} 1}$, <br> Both Outputs Low | $V_{C C 1}=22 \mathrm{~V}, V_{\mathrm{CC} 2}=28 \mathrm{~V}$ <br> Both Inputs at 7 V , No Load |  |  | , | 0.5 | 1 | mA |
| ICC2(L) | Supply Current From $\mathrm{V}_{\mathrm{CC} 2}$, <br> Both Outputs Low | $V_{\mathrm{CC} 1}=22 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=28 \mathrm{~V},$ <br> Both Inputs at 7 V , No Load |  |  | , | 8 | 14 | mA |
| $\mathrm{ICC1}_{\text {(H) }}$ | Supply Current From $\mathrm{V}_{\mathrm{CC} 1}$, <br> Both Outputs High | $V_{\mathrm{cc} 1}=22 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc} 2}=22 \mathrm{~V},$ <br> Both Inputs at 0 V , No Load |  |  |  | , | 0.25 | mA |
| $\mathrm{ICC2}^{(H)}$ | Supply Current From $\mathrm{V}_{\mathrm{CC} 2}$, <br> Both Outputs High | $V_{\mathrm{CC} 1}=22 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc} 2}=22 \mathrm{~V},$ <br> Both Inputs at OV, No Load |  |  | $\cdots$ | , | 0.5 | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS75364. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, $V_{C C 1}=20 \mathrm{~V}, V_{C C 2}=24 \mathrm{~V}$ and $V_{E E}=0 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Many of these parameters are specified independently for either voltage source or current source external forcing functions at the inputs. Use the appropriate set of specifications for each application.
Note 5: All parameters are specified with $V_{E E}=0 V$ and for input voltage no more positive than $V_{C C 2}$.
switching characteristics $\mathrm{V}_{\mathrm{CC} 1}=20 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {tole }}$ | Delay Time, Low-to-High Level Output | $C_{L}=390 \mathrm{pF}, R_{D}=10 \Omega,$ <br> (Figure 1) | $V_{C C 2}=24 \mathrm{~V}$ |  | 13 |  | ns |
|  |  |  | $\mathrm{V}_{\mathrm{Cc} 2}=20 \mathrm{~V}$ |  | 14 |  | ns |
| ${ }^{\text {t }}$ DHL | Delay Time, High-to-Low Level Output | $C_{L}=390 \mathrm{pF}, R_{D}=10 \Omega,$ <br> (Figure 1) | $\mathrm{V}_{\mathrm{CC2} 2}=24 \mathrm{~V}$ |  | 9 |  | ns |
|  |  |  | $\mathrm{V}_{\mathrm{CC} 2}=20 \mathrm{~V}$ |  | 10 |  | ns |
| ${ }^{\text {t }}$ th | Transition Time, Low-to-High Level Output | $C_{L}=390 \mathrm{pF}, R_{D}=10 \Omega$ <br> (Figure 1) | $\mathrm{V}_{\mathrm{CC2} 2}=24 \mathrm{~V}$ |  | 21 |  | ns |
|  |  |  | $\mathrm{V}_{\mathrm{CC} 2}=20 \mathrm{~V}$ |  | 21 |  | ns |
| $\mathrm{t}_{\text {THL }}$. | Transition Time, High-to-Low Level Output | $C_{L}=390 \mathrm{pF}, R_{D}=10 \Omega,$ <br> (Figure 1) | $\mathrm{V}_{\mathrm{cc} 2}=24 \mathrm{~V}$ |  | 19 |  | ns |
|  |  |  | $\mathrm{V}_{\mathrm{cc} 2}=20 \mathrm{~V}$ |  | 18 |  | ns |
| $\mathrm{tplH}^{\text {P }}$ | Propagation Delay Time, Low-to-High Level Output | $C_{L}=390 \mathrm{pF}, R_{D}=10 \Omega,$ <br> (Figure 1) | $\mathrm{V}_{\mathrm{CC} 2}=24 \mathrm{~V}$ |  | 34 |  | ns |
|  |  |  | $\mathrm{V}_{\mathrm{CC} 2}=20 \mathrm{~V}$ |  | 35 |  | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay Time, High-to-Low Level Output | $C_{L}=390 \mathrm{pF}, \mathrm{R}_{\mathrm{D}}=10 \Omega,$ <br> (Figure 1) | $\mathrm{V}_{\mathrm{CC2} 2}=24 \mathrm{~V}$ |  | 28 |  | ns |
|  |  |  | $\mathrm{V}_{\mathrm{CC} 2}=20 \mathrm{~V}$ |  | 28 |  | ns |

## schematic diagram (1/2 shown)


ac test circuit and switching time waveforms


FIGURE 1. Switching Times, Each Driver

## typical applications



FIGURE 2. MOS RAM Clock Driver System with PNP Transistor Current Source used to Level-Shift to Inputs of DS75364


FIGURE 3. MOS Shift Register Clock Driver System with Capacitive Coupling used to Level-Shift to Inputs of DS75364

## application hints

Applications of the DS75364 used as an interface device in systems converting TTL signals to negative polarity MOS clock signals are shown in Figures 2 and 3. In both applications the DS75364 $\mathrm{V}_{\mathrm{EE}}$ pin is connected to a negative MOS supply voltage. The $\mathrm{V}_{\mathrm{Cc} 2}$ supply pin may be connected to the $V_{\mathrm{cc} 1}$ pin as shown in Figure 3 or connected to a separate voltage more-positive than $\mathrm{V}_{\mathrm{CC} 1}$ as shown in Figure 2. The DS75364 may be used over a wide range of $\mathrm{V}_{\mathrm{CC} 1}$ and $\mathrm{V}_{\mathrm{CC} 2}$ supply voltages which are positive with respect to $\mathrm{V}_{\mathrm{EE}}$. However, for proper operation the voltage at the inputs of the DS75364 should not be more positive than the voltage at $\mathrm{V}_{\mathrm{CC} 2}$.

Both applications shown require negative level shifting from positive voltage levels to the inputs of the DS75364 which are referenced to the $\mathrm{V}_{\text {EE }}$ terminal. A PNP transistor current source is used to level shift in

Figure 2. Resistor $\mathbf{R}$ sets the current and an opencollector TTL gate is used to switch the PNP transistor. Figure 3 shows capacitive coupling being used to level shift with the DS75361 TTL-to-MOS driver used as a low impedance voltage source driver. The value of coupling capacitor C depends on the frequency and characteristics of the signal applied to the capacitor.

The fast switching of the DS75364 may produce undesirable output transient overshoot because of load or wiring inductance. A small series damping resistor may be used to reduce or eliminate this output transient overshoot. The optimum value of the damping resistor depends on the specific load characteristics and switching speed. A typical value would be between 10 and 30 ohms (Figure 4).


FIGURE 4. Use of Damping Resistor to Reduce or Eliminate Output
Transient Overshoot in Certain DS75364 Applications

Memory/Clock Drivers

## DS75365 quad TTL-to-MOS driver

## general description

The DS75365 is a quad monolithic integrated TTL-toMOS driver and interface circuit that accepts standard TTL and DTL input signals and provides high-current and high-voltage output levels suitable for driving MOS circuits. It is used to drive address, control, and timing inputs for several types of MOS RAMs including the 1103.

The DS75365 operates from the TTL 5 V supply and the MOS $\mathrm{V}_{\text {SS }}$ and $\mathrm{V}_{\mathrm{BB}}$ supplies in many applications. This device has been optimized for operation with $\mathrm{V}_{\mathrm{CC}}$ supply voltage from 16 V to 20 V , and with nominal $\mathrm{V}_{\mathrm{CC}}$ supply voltage from 3 V to 4 V higher than $\mathrm{V}_{\mathrm{CC} 2}$. However, it is designed so as to be usable over a much wider range of $\mathrm{V}_{\mathrm{CC} 2}$ and $\mathrm{V}_{\mathrm{cc} 3}$. In some applications the $V_{\text {cc3 }}$ power supply can be eliminated by connecting the $V_{\mathrm{cc} 3}$ pin to the $\mathrm{V}_{\mathrm{cc} 2} \mathrm{pin}$.

## features

- Quad positive-logic NAND TTL-to-MOS driver
- Versatile interface circuit for use between TTL and high-current, high-voltage systems
- Capable of driving high-capacitance loads
- Compatible with many popular MOS RAMs
- Interchangeable with Intel 3207
- $\mathrm{V}_{\mathrm{CC} 2}$ supply voltage variable over wide range to 24 V maximum
- $\mathrm{V}_{\text {cc3 }}$ supply voltage pin available
- $\mathrm{V}_{\mathrm{cc} 3}$ pin can be connected to $\mathrm{V}_{\mathrm{cC} 2}$ pin in some applications
- TTL and DTL compatible diode-clamped inputs
- Operates from standard bipotar and MOS supply voltages
- Two common enable inputs per gate-pair
- High-speed switching
- Transient overdrive minimizes power dissipation
- Low standby power dissipation


## schematic and connection diagrams




Order Number DS75365 or DS75365N
absolute maximum ratings (Note 1)
Supply Voltage Range of $\mathrm{V}_{\mathrm{CC}}$
Supply Voltage Range of $\mathrm{V}_{\mathrm{CC}}$
Supply Voltage Range of $\mathrm{V}_{\mathrm{CC}}$
Input Voltage
Inter-Input Voltage (Note 4)
Storage Temperature Range
Lead Temperature (Soldering 10 seconds)

$$
\begin{array}{r}
-0.5 \mathrm{~V} \text { to } 7 \mathrm{~V} \\
-0.5 \mathrm{~V} \text { to } 25 \mathrm{~V} \\
-0.5 \mathrm{~V} \text { to } 30 \mathrm{~V} \\
5.5 \mathrm{~V} \\
5.5 \mathrm{~V} \\
-65^{\circ} \mathrm{C} \text { to } 150^{\circ} \mathrm{C} \\
300^{\circ} \mathrm{C}
\end{array}
$$

## operating conditions

| Supply Voltage ( $\mathrm{V}_{\mathrm{CC} 1}$ ) | $\begin{aligned} & \text { MIN } \\ & 4.75 \end{aligned}$ | $\begin{aligned} & \text { MAX } \\ & 5.25 \end{aligned}$ | UNITS V |
| :---: | :---: | :---: | :---: |
| Supply Voltage ( $\mathrm{VCC2}^{\text {) }}$ | 4.75 | 24 | V |
| Supply Voltage (VCC3) | $V_{\text {CC2 }}$ | 28 | V |
| Voltage Difference Between | 0 | 10 | V |
| Supply Voltages: $\mathrm{V}_{\mathrm{CC} 3}-\mathrm{V}_{\mathrm{CC} 2}$ |  |  |  |
| Operating Ambient Temperature Range ( $T_{A}$ ) | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics (Notes 2 and 3)

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | High-Level Input Voltage |  |  | 2 |  |  | $v$ |
| $\mathrm{V}_{\text {IL }}$ | Low-Level Input Voltage |  |  |  |  | 0.8 | V |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{I}_{1}=-12 \mathrm{~m}$ |  |  |  | -1.5 | $v$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High-Level Output Voltage | $\mathrm{V}_{\mathrm{CC} 3}=\mathrm{V}_{\mathrm{CC} 2}+3 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{~L}}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{cc} 2}-0.3$ | $\mathrm{V}_{\mathrm{cc} 2}-0.1$ |  | $v$ |
|  |  | $\mathrm{V}_{\mathrm{CC} 3}=\mathrm{V}_{\mathrm{CC}_{2}}+3 \mathrm{~V}, \mathrm{~V}_{1 L}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-10 \mathrm{~mA}$ |  | $V_{\mathrm{CC}_{2}-1.2}$ | $\mathrm{V}_{\mathrm{cc} 2}-0.9$ |  | V |
|  |  | $\mathrm{V}_{\text {CC3 }}=\mathrm{V}_{\text {CC2 }}, \mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-50 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{CC}_{2}-1}$ | $\mathrm{V}_{\mathrm{cc} 2-0.7}$ |  | V |
|  |  | $\mathrm{V}_{\text {CC3 }}=\mathrm{V}_{\text {CC2 } 2}, \mathrm{~V}_{\text {IL }}=0.8 \mathrm{~V}$, $\mathrm{I}_{\mathrm{OH}}=-10 \mathrm{~mA}$ |  | $\mathrm{V}_{\mathrm{cc} 2}-2.3$ | $\mathrm{V}_{\mathrm{cc} 2}-1.8$ |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-Level Output Voltage | $\mathrm{V}_{1 H}=2 \mathrm{~V}, \mathrm{I}_{\text {OL }}=10 \mathrm{~mA}$ |  |  | 0.15 | 0.3 | $v$ |
|  |  | . $\mathrm{V}_{\text {cc3 }}=15 \mathrm{~V}$ to $28 \mathrm{~V}, \mathrm{~V}_{\text {IH }}=2 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=40 \mathrm{~mA}$ |  | , | 0.25 | 0.5 | V |
| $\mathrm{V}_{0}$ | Output Clamp Voltage | $\mathrm{V}_{1}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=20 \mathrm{~mA}$ |  |  |  | $\mathrm{V}_{\mathrm{cc} 2}+1.5$ | v |
| 1 | Input Current at Maximum Input Voltage | $V_{1}=5.5 \mathrm{~V}$ |  |  |  | 1 | mA |
| $\mathrm{I}_{\mathrm{H}}$ | High-Level Input Current | $\mathrm{V}_{1}=2.4 \mathrm{~V}$ | A Inputs |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | E1 and E2 Inputs |  |  | 80 | $\mu \mathrm{A}$ |
| I/L | Low-Level Input Current | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ | A Inputs |  | -1 | -1.6 | mA |
|  |  |  | E1 and E2 Inputs |  | -2 | -3.2 | mA |
| ${ }^{\mathrm{CcC1}} \mathrm{H}$ ( $)$ | Supply Current from $\mathrm{V}_{\mathrm{CC}}$, All Outputs High | $\begin{aligned} & V_{\mathrm{cc} 1}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc} 2}=24 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{cc} 3}=28 \mathrm{~V}, \text { All Inputs at } 0 \mathrm{~V}, \text { No Load } \end{aligned}$ |  |  | 4 | 8 | mA |
| $\mathrm{ICC2}^{(\mathrm{H})}$ | Supply Current from $\mathrm{V}_{\mathrm{CC} 2}$, <br> All Outputs High |  |  |  | -2.2 | +0.25 | mA |
|  |  |  |  |  | -2.2 | -3.2 | mA |
| $\mathrm{I}_{\mathrm{cc3}(\mathrm{H})}$ | Supply Current from $\mathrm{V}_{\mathrm{cc} 3}$, <br> All Outputs High |  |  |  | 2.2 | 3.5 | mA |
| ${ }^{\text {cc1(L) }}$ | Supply Current from $\mathrm{V}_{\mathrm{CC}}$, All Outputs Low | $\begin{aligned} & V_{\mathrm{cc} 1}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc} 2}=24 \mathrm{~V}, \\ & V_{\mathrm{cc} 3}=28 \mathrm{~V}, \text { All Inputs at } 5 \mathrm{~V}, \text { No Load } \end{aligned}$ |  |  | 31 | 47 | mA |
| ${ }^{\text {ccza }}$ (L) | Supply Current from $\mathrm{V}_{\mathrm{cc} 2}$, <br> All Outputs Low |  |  |  |  | 3 | mA |
| ${ }^{\text {'ссз3(L) }}$ | Supply Current from $\mathrm{V}_{\mathrm{cC} 3}$. All Outputs Low |  |  | - | 16 | 25 | mA |
| ${ }^{1} \mathrm{Cc} 2(\mathrm{H})$ | Supply Current from $\mathrm{V}_{\mathrm{cC} 2}$, All Outputs High | $\begin{aligned} & V_{\mathrm{cc} 1}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc} 2}=24 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{cc} 3}=24 \mathrm{~V}, \text { All Inputs at } 0 \mathrm{~V}, \text { No Load } \end{aligned}$ |  |  | 1 | 0.25 | mA |
| ${ }^{\text {cce3(H) }}$ | Supply Current from $\mathrm{V}_{\mathrm{CC}}$, All Outputs High |  |  |  |  | 0.5 | mA |
| $\mathrm{I}_{\mathrm{cc} 2(\mathrm{~S})}$ | Supply Current from $\mathrm{V}_{\mathrm{cc} 2}$, Stand-by Condition | $\begin{aligned} & V_{\mathrm{cc} 1}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc} 2}=24 \mathrm{~V}, \\ & V_{\mathrm{cc} 3}=24 \mathrm{~V}, \text { All Inputs at } 5 \mathrm{~V}, \text { No Load } \end{aligned}$ |  |  |  | 0.25 | mA |
| ${ }^{\text {ccc3(s) }}$ | Supply Current from $\mathrm{V}_{\mathrm{cc} 3}$. Stand-by Condition |  |  |  |  | 0.5 | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\min / \max$ limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS75365. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $V_{C C 1}=5 \mathrm{~V}$ and $V_{C C 2}=20 \mathrm{~V}$ and $V_{C C 3}=24 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: This rating applies between any two inputs of any one of the gates.
switching characteristics $\left(V_{C C 1}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=20 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 3}=24 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {DLH }}$ Delay Time, Low-to-High Level Output | $\begin{aligned} & C_{L}=200 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{D}}=24 \Omega, \\ & \text { (Figure 1) } \end{aligned}$ |  | 11 | 20 | ns |
| $\mathrm{t}_{\text {DHL }}$ Delay Time, High-to-Low Level Output |  |  | 10 | 18 | ns |
| $\mathrm{t}_{\text {TLH }} \quad$ Transition Time, Low-to-High Level Output |  |  | 20 | 33 | ns |
| $\mathrm{t}_{\text {THL }}$ Transition Time, High-to-Low Level Output |  |  | 20 | 33 | ns |
| $\mathrm{t}_{\text {PLH }} \quad$ Propagation Delay Time, Low-to-High Level Output |  | 10 | 31 | 48 | ns |
| $\mathrm{t}_{\text {PHL }}$ Propagation Delay Time, High-to-Low Level Output |  | 10 | 30 | 46 | ns |

## ac test circuit and switching time waveforms



Note 1: The pulse generator has the following characteristics: $\mathrm{PRR}=1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{OUT}} \approx 50 \mathrm{~s}$.
Note 2: $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
FIGURE 1. Switching Times, Each Driver

## typical performance characteristics



## typical performance characteristics (con't)




Propagation Delay Time,
Low-to-High Level Output vs Ambient Temperature


Propagation Delay Time, High-to-Low Level Output vs VCC2 Supply Voltage


Propagation Delay Time, High-to-Low Level Output vs Load Capacitance


## typical applications

The fast switching speeds of this device may produce undesirable output transient overshoot because of load or wiring inductance. A small series damping resistor may be used to reduce or eliminate this output transient
overshoot. The optimum value of the damping resistor depends on the specific load characteristics and switching speed. A typical value would be between $10 \Omega$ and $30 \Omega$ (Figure 3 ).

## typical applications (con't)



FIGURE 2. Interconnection of DS75365 Devices With 1103-Type Silicon-Gate MOS RAM


Note: $R_{\mathrm{D}} \approx 10 \mathrm{~S}_{2}$ to 30 s 2 (Optional).

FIGURE 3. Use of Damping Resistor to Reduce or Eliminate Output Transient Overshoot In Certain DS75365 Applications

## thermal information

## POWER DISSIPATION PRECAUTIONS

Significant power may be dissipated in the DS75365 driver when charging and discharging high-capacitance loads over a wide voltage range at high frequencies. The total dissipation curve shows the power dissipated in a typical DS75365 as a function of load capacitance and frequency. Average power dissipation by this driver can be broken into three components:

$$
P_{T(A V)}=P_{D C(A V)}+P_{C(A V)}+P_{S(A V)}
$$

where $P_{D C(A V)}$ is the steady-state power dissipation with the output high or low, $\mathrm{P}_{\mathrm{C}(\mathrm{AV})}$ is the power level during charging or discharging of the load capacitance, and $\mathrm{P}_{\mathrm{S}(\mathrm{AV})}$ is the power dissipation during switching between the low and high levels. None of these include energy transferred to the load and all are averaged over a full cycle.

The power components per driver channel are:

$$
\begin{aligned}
& P_{D C(A V)}=\frac{p_{L} t_{L}+p_{H} t_{H}}{T} \\
& P_{C(A V)} \approx C V_{C}{ }^{2} f \\
& P_{S(A V)}=\frac{p_{L H} t_{L H}+p_{H L} t_{H L}}{T}
\end{aligned}
$$

where the times are as defined in Figure 4.
$\mathrm{p}_{\mathrm{L}}, \mathrm{p}_{\mathrm{H}}, \mathrm{p}_{\mathrm{LH}}$, and $\mathrm{p}_{\mathrm{HL}}$ are the respective instantaneous levels of power dissipation and C is load capacitance.

The DS75365 is so designed that $\mathrm{P}_{\mathrm{S}}$ is a negligible portion of $P_{T}$ in most applications. Except at very high frequencies, $t_{L}+t_{H} \gg t_{L H}+t_{H L}$ so that $P_{S}$ can be
neglected. The total dissipation curve for no load demonstrates this point. The power dissipation contributions from all four channels are then added together to obtain total device power.

The following example illustrates this power calculation technique. Assume all four channels are operating identically with $\mathrm{C}=100 \mathrm{pF}, \mathrm{f}=2 \mathrm{MHz}, \mathrm{V}_{\mathrm{cc} 1}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc} 2}=$ $20 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc} 3}=24 \mathrm{~V}$ and duty cycle $=60 \%$ outputs high $\left(\mathrm{t}_{\mathrm{H}} / \mathrm{T}=0.6\right)$. Also, assume $\mathrm{V}_{\mathrm{OH}}=20 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.1 \mathrm{~V}$, $P_{S}$ is negligible, and that the current from $V_{C C 2}$ is negligible when the output is low.

On a per-channel basis using data sheet values:

$$
\begin{align*}
P_{\mathrm{DC}(\mathrm{AV})}= & {\left[\left(5 \mathrm{~V}\left(\frac{4 \mathrm{~mA}}{4}\right)+(20 \mathrm{~V})\left(\frac{-2.2 \mathrm{~mA}}{4}\right)+(24 \mathrm{~V})\right.\right.} \\
& \left.\left(\frac{2.2 \mathrm{~mA}}{4}\right)\right](0.6)+\left[(5 \mathrm{~V})\left(\frac{31 \mathrm{~mA}}{4}\right)+\right. \\
& \left.(20 \mathrm{~V})\left(\frac{0 \mathrm{~mA}}{4}\right)+(24 \mathrm{~V})\left(\frac{16 \mathrm{~mA}}{4}\right)\right](0.4)  \tag{0.4}\\
P_{\mathrm{DC}(\mathrm{AV})}= & 58 \mathrm{~mW} \text { per channel } \\
P_{C(A V)} \approx & (100 \mathrm{pF})(19.9 \mathrm{~V})^{2}(2 \mathrm{MHz}) \\
P_{C(A V)} \approx & 79 \mathrm{~mW} \text { per channel. }
\end{align*}
$$

For the total device dissipation of the four channels:
$\mathrm{P}_{\mathrm{T}(\mathrm{AV})} \approx 4(58+79)$
$\mathrm{P}_{\mathrm{T}(\mathrm{AV})} \approx 548 \mathrm{~mW}$ typical for total package.


FIGURE 4. Output Voltage Waveform

## Sense Amplifiers

DS1605/DS3605, DS1606/DS3606, DS1607/DS3607, DS1608/DS3608 hex MOS sense amplifiers (MOS to TTL converters) general description

The DS3605 series is a new series of programmable hex MOS sense amplifiers featuring high speed direct MOS sense capability with high impedance states to allow use of a common bus line. The DS1605/DS3605 and the DS1606/DS3606 have TRI-STATE ${ }^{\circledR}$ outputs. The DS1607/DS3607 and DS1608/DS3608 have both TRI-STATE inputs and outputs. High impedance states are controlled by an enable input.

Input current threshold (the level at which the output changes state) is determined by the current at the programming pin. The current threshold is $100 \mu \mathrm{~A}$ with the programming pin grounded and $250 \mu \mathrm{~A}$ with the pin unconnected. The threshold can be set from $100 \mu \mathrm{~A}$ to $300 \mu \mathrm{~A}$ by connecting a resistor from the pin to ground, and set above $300 \mu \mathrm{~A}$ by connecting a resistor from the pin to the positive supply.

Outputs are high current drivers capable of sinking 50 mA in the low state and sourcing 5 mA in the high state.

## features

- Non-inverting inputs (DS1605/DS3605, DS1607/ DS3607)
- Inverting inputs (DS1606/DS3606, DS1608/DS3608)
- No external components required (direct MOS sensing)
- Programmable input thresholds
- Current sensing- $100 \mu \mathrm{~A}$ minimum
- 50 mA drive capability
- TRI-STATE control
- Single 5V supply
- 15 ns typical propagation delay (DS3605)


## connection diagram


ordering information

| ORDER NUMBERS | PACKAGE |
| :---: | :--- |
| DS1605J, DS1606J, DS1607J, DS1608J | Cavity DIP (J) |
| DS3605J, DS3606J, DS3607J, DS3608J | Cavity DIP (J) |
| DS3605N, DS3606N, DS3607N, DS3608N | Molded DIP (N) |

## typical application



DS3608 shown as an interface between the PACE microprocessor and TTL data bus and $I / 0$ bus.
absolute maximum ratings (Note 1)

| Supply Voltage | 7 V |
| :--- | ---: |
| Input Voltage | 5.5 V |
| Output Voltage | 5.5 V |
| Input Drive Current per Input | 25 mA |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}^{\circ}$ |

operating conditions

|  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ |  |  |  |  |
| DS3605/DS3606, |  | 4.75 | 5.25 | V |
| DS3607/DS3608 |  |  |  |  |
| DS1605/DS1606, |  | 4.5 | 5.5 | v |
| DS1607/DS1608 |  |  |  |  |
| 'Temperature, $\mathrm{T}_{\mathrm{A}}$ |  |  |  |  |
| DS3605/DS3606, |  | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| DS3607/DS3608 |  |  |  |  |
| DS1605/DS1606, |  | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DS1607/DS1608 |  |  |  |  |

dc electrical characteristics (Notes 2 and 3 )

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{1 H}$ Logical " 1 " Input Voltage Disable | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Min}$ |  | 2 |  | , | V |
| $\mathrm{I}_{\text {IH }}$ Logical " 1 " Input Current Disable | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  |  | 40 | $\mu \mathrm{A}$ |
| $V_{\text {IL }}$ Logical " 0 " Input Voltage Disable | $\mathrm{V}_{\mathrm{Cc}}=\mathrm{Min}$ |  |  |  | 0.8 | V |
| $I_{1 L} \quad$ Logical " 0 " Input Current Disable | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  | -1.6 | mA |
| $V_{C D}$ Input Clamp Voltage Disable | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{1}=-12 \mathrm{~mA}$ |  |  | -1 | -1.5V | V |
| ' $\mathrm{O}_{\text {OH }}$ Logical "1" Output Voltage | $V_{C C}=$ Min, $\mathrm{I}_{\text {OUT }}=-5 \mathrm{~mA}$ |  | 2.4 |  |  | V |
| Ios Output Short Circuit Current | $\mathrm{V}_{\text {cc }}=$ Max, $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ (Note 4) |  | -20 | -50 | -90 | mA |
| $\mathrm{V}_{\text {OL }}$ Logical " 0 " Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\text {OUT }}=50 \mathrm{~mA}$ |  | , | 0.3 | 0.4 | V |
| IOL Logical "0" Output Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\mathrm{OL}}=0.4$ |  | 50 |  |  | mA |
| Iout TRI-STATE Output Current | $\mathrm{V}_{\text {cC }}=\mathrm{Max}, 0.4 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 2.4 \mathrm{~V}$ |  | -40 |  | 40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IN }}$ TRI-STATE Input Current | $\mathrm{V}_{\text {CC }}=$ Max, $0.4 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 5 \mathrm{~V}$ |  | -40 |  | 40 | $\mu \mathrm{A}$ |
| ITH Input Threshold Current | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{P}}=0 \mu \mathrm{~A} \\ & V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{P}}=1 \mathrm{~mA} \end{aligned}$ |  | 100 | 250 | 400 | $\mu \mathrm{A}$ |
|  |  |  | 1000 | 1250 | 1500 | $\mu \mathrm{A}$ |
| $I_{\text {MaX }}$ Maximum Input Driver Per Input | $V_{C C}=$ Max |  |  | 15 | 8 | mA |
| Icc Supply Current | $V_{c c}=\operatorname{Max}$ | DS1605/DS3605 |  | 80 | 115 | mA |
|  |  | DS1606/DS1607 |  | 90 | 115 | mA |
|  |  | DS3606/DS3607 |  | 90 | 130 | mA |
|  |  | DS1608/DS3608 |  | 80 | 115 | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range", they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS $1605, \mathrm{DS} 1606, \mathrm{DS} 1607$ and DS1608, and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3605, DS3606, DS3607 and DS3608. All typicals are given for $V_{C C}=5.0 \mathrm{~V}$, and $T_{A}=25^{\circ} \mathrm{C}$. Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.
ac electrical characteristics Unless otherwise specified, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PDo }}$ Propagation Delay | $\begin{aligned} & C_{L}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=80 \Omega, \\ & \mathrm{I}_{\mathrm{P}}=750 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{N}}=2 \mathrm{~mA} \end{aligned}$ | DS1605/DS3605 |  | 15 | 22 | ns |
|  |  | DS1606/DS3606 |  | 26 | 39 | ns |
|  |  | DS1607/DS3607 |  | 24 | 35 | ns |
|  |  | DS1608/DS3608 |  | 20 | 30 | ns |
| $\mathrm{t}_{\text {PD1 }}$ Propagation Delay | $\begin{aligned} & C_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=80 \Omega, \\ & \mathrm{I}_{\mathrm{P}}=750 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{N}}=2 \mathrm{~mA} \end{aligned}$ | DS1605/DS3605 |  | 15 | 22 | ns |
|  |  | DS1606/DS3606 |  | 19 | 29 | ns |
|  |  | DS1607/DS3607 |  | 19 | 29 | ns |
|  |  | DS1608/DS3608 |  | 14 | 21 | ns |
| TRI-STATE Delays (Input/Output) | $\begin{aligned} & C_{L}=5 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=80 \Omega, \\ & \mathrm{I}_{\mathrm{P}}=750 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{IN}}=2 \mathrm{~mA} \end{aligned}$ | DS1605/DS3605 |  | 18 | 32 | ns |
|  |  | DS1606/DS3606 |  | 18 | 32 | ns |
|  |  | DS1607/DS3607 |  | 20 | 35 | ns |
|  |  | DS1608/DS3608 |  | 20 | 35 | ns |
| TRI-STATE Delays (Input/Output) | $\begin{aligned} & C_{L}=5 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=80 \Omega, \\ & \mathrm{I}_{\mathrm{P}}=750 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{IN}}=2 \mathrm{~mA} \end{aligned}$ | DS1605/DS3605 |  | 8 | 14 | ns |
|  |  | DS1606/DS3606 |  | 8 | 14 | ns |
|  |  | DS1607/DS3607 |  | 10 | 18 | ns |
|  |  | DS1608/DS3608 |  | 10 | 18 | ns |
| $\mathrm{t}_{\text {HO }}$ - TRI-STATE Delays (Input/Output) | $\begin{aligned} & C_{L}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=80 \Omega, \\ & \mathrm{I}_{\mathrm{P}}=750 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{IN}}=2 \mathrm{~mA} \end{aligned}$ | DS1605/DS3605 |  | 22 | 40 | ns |
|  |  | DS1606/DS3606 |  | 20 | 35 | ns |
|  |  | DS1607/DS3607 |  | 45 | 80 | ns |
|  |  | DS1608/DS3608 |  | 45 | 80 | ns |
| $\mathrm{t}_{\mathrm{H} 1}$. TRI-STATE Delays (Input/Output) | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=80 \Omega, \\ & \mathrm{I}_{\mathrm{P}}=750 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{IN}}=2 \mathrm{~mA} \end{aligned}$ | DS1605/DS3605 |  | 25 | 45 | ns |
|  |  | DS1606/DS3606 |  | 26 | 45 | ns |
|  |  | DS1607/DS3607 |  | 35 | 60 | ns |
|  |  | DS1608/DS3608 |  | 35 | 60 | ns |

*Data valid only after this delay.

## truth tables

DS1605/DS3605 (Note 1)

| $I_{I N}$ | DIS | OUT |
| :---: | :---: | :---: |
| $X$ | $H$ | $H i-Z$ |
| $>I_{T}$ | $L$ | $H$ |
| $<I_{T}$ | $L$ | $L$ |

DS1607/DS3607 (Note 1)

| $I_{I_{N}}$ | DIS | OUT |
| :---: | :---: | :---: |
| $X$ | $H$ | $H i-Z$ |
| $>I_{T}$ | $L$ | $L$ |
| $\left\langle I_{T}\right.$ | $L$ | $H$ |

DS 1606/DS3606 (Note 2)

| $I_{I N}$ | DIS | OUT |
| :---: | :---: | :---: |
| $X$ | $H$ | $H i-Z$ |
| $>I_{T}$ | $L$ | $L$ |
| $<I_{T}$ | $L$ | $H$ |

DS1608/DS3608 (Note 2)

| $I_{I N}$ | DIS | OUT |
| :---: | :---: | :---: |
| $X$ | $H$ | $H i-Z$ |
| $>I_{T}$ | $L$ | $H$ |
| $\left\langle I_{T}\right.$ | $L$ | $L$ |

Note 1: Non-inverting inputs
Note 2: Inverting inputs

## typical performance characteristics





Input Threshold vs Temperature


Typical Propagation Delay vs Input Capacitance DS1605/DS3605


Typical Propagation Delay vs Input Capacitance DS1606/DS3606


Typical Propagation Delay vs Input Capacitance DS1607/DS3607


Typical Propagation Delay vs Input Capacitance DS1608/DS3608


## ac test circuit

equivalent circuit


Note 1: On the DS3605 and DS3606, the disable is only connected to the output stage. On the DS3607 and DS3608, it is connected to both the input and output.
Note 2: Diode D3 is used in the DS3607 and DS3608 only. In the DS3605 and DS3606, the emitter of $\mathbf{0 4}$ is connected directly to ground.

## Sense Amplifiers

NATIONAL

## DS3625 dual high speed MOS sense amp

## general description

The DS3625 is a dual high speed MOS to TTL level converter. It acts as an interface level converter between MOS and TTL logic devices. It consists of two 1 -input converters with common strobe input to inhibit " 0 " entry when strobe is high. It allows parallel entry when strobe is low and the internal latch is preset by the common preset input. TRI-STATE ${ }^{\circledR}$ output logic is implemented in this circuit to facilitate high speed time sharing of decoder-drivers, fast random-access (or sequential) memory arrays, etc.

## features

- Easily interfaces with most popular 1 k and 2 k dynamic MOS RAMs
- Pin-for-pin replacement for the 8T25
- Very low output impedance - high drive ability
- High impedance output state which allows many outputs to be connected to a common bus line
- Average power dissipation 110 mW per converter


## logic and connection diagrams



|  |  | MIN | MAX | UNITS |
| :--- | ---: | :--- | :---: | :---: |
| Supply Voltage | 7.0 V | Supply Voltage $\left(\mathrm{V}_{\mathrm{CC}}\right)$ | 4.75 | 5.25 |
| Input Voltage | 5.5 V | Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ | 0 | +70 |
| Output Voltage | 5.5 V |  | 0 |  |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |  | . |  |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |  |  |  |

electrical characteristics (Note 2)

|  | PARAMETER |  | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {INA, }} I_{\text {INS }}$ | Logical "1" Input Current | $V_{c c}=M i n$ |  | 400 |  |  | $\mu \mathrm{A}$ |
| I INA, IINB | Logical " 0 " Input Current | $V_{C C}=\operatorname{Min}$ |  |  |  | 200 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IH }}$ | Logical "1" Input Voltage | Strobe, Preset/Disable, $\mathrm{V}_{\mathrm{cc}}=\mathrm{Min}$ |  | 2.0 |  |  | V |
| $V_{\text {IL }}$ | Logical "0' Input Voltage | Strobe, Preset/Disable, $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$ |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $V_{\text {CC }}=\mathrm{Min}, \mathrm{I}_{\text {OUT }}=-1.5 \mathrm{~mA}$ |  | 2.8 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical "0' Output Voltage | $V_{\text {CC }}=$ Min, $\mathrm{I}_{\text {OUT }}=16 \mathrm{~mA}$ |  |  |  | 0.4 | V |
| $\mathrm{I}_{0}$ | TRI-STATE Output Current | $V_{c c}=$ Max | $\mathrm{V}_{\mathrm{O}}=3.9 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{0}=0.0 \mathrm{~V}$ |  |  | -100 | $\mu \mathrm{A}$ |
| $I_{1 H}$ | Logical "1" Input Current | $V_{C C}=\operatorname{Max}$ | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $I_{\text {IL }}$ | Logical "0" Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  | -1.6 | mA |
| $I_{\text {cc }}$ | Supply Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN(PRE/DIS }}=2.0 \mathrm{~V}$, Other Inputs $=0 \mathrm{~V}$ |  |  |  | 40 | mA |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Clamp Voltage | $V_{C C}=M i n, I_{\text {IN }}=-12 \mathrm{~mA}$ |  |  |  | 1.5 | V |
| $\mathrm{I}_{\mathrm{sc}}$ | Output Short Circuit Current | $V_{C C}=M a x, V_{O}=0 V,(\text { Note } 3)$ |  | -20 |  | -70 | mA |

switching characteristics

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{ds}}$ | Propagation Delay to a Logical " 0 " from Strobe to Output | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 17 | 25 | ns |
| $\mathrm{t}_{1 \mathrm{H}}$ | Delay from Disable Input to High Impedance State (from Logical "1" Level) | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 7.0 | 11 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Delay from Disable Input to High Impedance State (from Logical " 0 " Level) | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 17 | 25 | ns |
| $\mathrm{t}_{\mathrm{H} 1}$ | Delay from Disable Input to Logical " 1 " Level (from High Impedance State) | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 9.0 | 14 | ns |
| $\mathrm{t}_{\mathrm{HO}}$ | Delay from Disable Input to Logical " 0 " Level (from High Impedance State) | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 13.5 | 16 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range. All typicals are given for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: Only one output at a time should be shorted.'

## DS3651, DS3653 quad high speed MOS sense amplifiers general description features

The DS3651 and DS3653 are TTL compatible high speed circuits intended for sensing in a broad range of MOS memory system applications. Switching speeds have been enhanced over conventional sense amplifiers by application of Schottky technology, and.TRI-STATE® strobing is incorporated offering a high impedance output state for bused organization.

The DS3651 has active pull-up outputs, and the DS3653 offers open collector outputs providing implied "AND" operations.

## Sense Amplifiers

Advance Information*

- High speed

15 ns (typ)

- TTL compatible
- Input sensitivity
$\pm 7 \mathrm{mV}$
- TRI-STATE outputs for high speed buses
- Standard supply voltages
$\pm 5 \mathrm{~V}$
- Pin and function compatible with MC3430 and MC3432


## connection diagram

Order Number DS3651J, DS3651N DS3653J or DS3653N


## truth table

| INPUT | STROBE | OUTPUT |  |
| :--- | :---: | :---: | :---: |
|  |  | DS3651 | DS3653 |
| $V_{1 D} \geq+7.0 \mathrm{mV}$ | L | H | Open |
| $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | H | Open | Open |
| $-7.0 \mathrm{mV} \leq \mathrm{V}_{1 \mathrm{D}} \leq+7.0 \mathrm{mV}$ | L | X | X |
| $T_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | H | Open | Open |
| $\mathrm{V}_{1 \mathrm{D}} \leq-7.0 \mathrm{mV}$ | L | L | L |
| $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | H | Open | Open |

$L=$ Low logic state
$H=$ High logic state
Open = TRI-STATE
$X=$ Indeterminate State
typical applications
A Typical MOS Memory Sensing Application for a 4 k word by 4 -bit memory arrangement employing 1103 type memory devices

absolute maximum ratings
(Note 1)

| Power Supply Voltages |  |
| :---: | :---: |
| $V_{\text {CC }}$ | $\pm 7.0 \mathrm{~V}_{\text {DC }}$ |
| $V_{\text {EE }}$ | $\pm 7.0 \mathrm{~V}_{\text {DC }}$ |
| Differential-Mode Input Signal Voltage |  |
| Range, $\mathrm{V}_{\text {IDR }}$ | $\pm 6.0 V_{\text {DC }}$ |
| Common-Mode Input Voltage Range, $\mathrm{V}_{\text {ICR }}$ | $\pm 5.0 V_{\text {DC }}$ |
| Strobe Input Voltage, $\mathrm{V}_{1(\mathrm{~S})}$ | 5.5 VDC |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |

## electrical characteristics

## operating conditions

( $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ unless otherwise noted.)

|  | MIN | MAX | UNITS |
| :--- | :---: | :---: | :---: |
| Power Supply Voitages | +4.75 | +5.25 | $\mathrm{~V}_{\mathrm{DC}}$ |
| $\mathrm{V}_{\mathrm{CC}}$ |  |  |  |$\quad-4.75$

$\left(\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}_{\mathrm{DC}}, \mathrm{V}_{\mathrm{EE}}=-5.0 \mathrm{~V}_{\mathrm{DC}}, \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ unless otherwise noted.) (Notes 2 and 3)

switching characteristics $\left(\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}_{\mathrm{DC}}, \mathrm{V}_{\mathrm{EE}}=-5.0 \mathrm{~V}_{\mathrm{DC}}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$ unless otherwise noted:)

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PHL( }}$ ( ) | High-to-Low Logic Level Propagation Delay Time (Differential Inputs) | $5.0 \mathrm{mV}+\mathrm{V}_{1 \mathrm{~s}}$, (Figure 3) | DS3651 |  | 10 |  | ns |
|  |  |  | DS3653 |  | 12 |  | ns |
| ${ }^{\text {PPLH(D) }}$ | Low-to-High Logic Level Propagation Delay Time (Differential Inputs) | $5.0 \mathrm{mV}+\mathrm{V}_{\text {Is }}$, (Figure 3) | DS3651 |  | 15 |  | ns |
|  |  |  | DS3653 |  | 18 |  | ns |
| $\mathrm{t}_{\mathrm{POH}(\mathrm{S})}$ | TRI-STATE to High Logic Level Propagation Delay Time (Strobe) | (Figure 1) | DS3651 |  | 8 |  | ns |
| $\mathrm{t}_{\text {PHO(S) }}$ | High Logic Level to TRI-STATE <br> Propagation Delay Time (Strobe) | (Figure 1) | DS3651 |  | 8 |  | ns |
| $\mathrm{t}_{\text {POL(S) }}$ | TRI-STATE to Low Logic Level Propagation Delay Time (Strobe) | (Figure 1) | DS3651 |  | 10 |  | ns |
| $t_{\text {PLOS }}$ ( $)$ | Low Logic Level to TRI-STATE Propagation Delay Time (Strobe) | (Figure 1) | DS3651 |  | 10 |  | ns |
| $\mathrm{tPHL}_{\text {P (s) }}$ | High-to-Low Logic Level <br> Propagation Delay Time (Strobe) | (Figure 2) | DS3651 |  | 7 |  | ns |
|  |  |  | DS3653 |  | 8 |  | ns |
| $t_{\text {PLH(S) }}$ | Low-to-High Logic Level Propagation Delay Time (Strobe) | (Figure 2) | DS3651 |  | 7 |  | ns |
|  |  |  | DS3653 |  | 8 |  | ns |

## notes

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS3651 and DS3653. All typical values are for $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{EE}}=-5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.
Note 5: A parameter which is of primary concern when designing with sense amplifiers is, what is the minimum differential input voltage required at the sense amplifier input terminals to guarantee a given output logic state. This parameter is commonly referred to as threshold voltage. It is well known that design considerations of threshold voltage are plagued by input offset currents, bias currents, network source resistances, and voltage gain. As a design convenience, the DS3651 and DS3653 are specified to a parameter called input sensitivity ( $\mathrm{V}_{1} \mathrm{~S}$ ). This parameter takes into consideration input offset currents and bias currents, and guarantees a minimum input differential voltage to cause a given output logic state with respect to a maximum source impedance of 200 ohms at each input.

## ac test circuits and switching time waveforms



|  | V1 | V2 | s1 | s2 | $C_{L}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLO }}(\mathrm{s})$ | 100 mV | GND | Closed | Closed | 15 pF |
| $\mathrm{t}_{\text {POL }(\mathrm{s})}$ | 100 mV | GND | Closed | Open | 50 pF |
| $\mathrm{t}_{\text {PHO }(\mathrm{s})}$ | GND | 100 mV | Closed | Closed | 15 pF |
| $\mathrm{t}_{\text {POH (s) }}$ | GND | 100 mV | Open | Closed | 50 pF |

$C_{L}$ includes jig and probe capacitance.
$\mathrm{E}_{\text {IN }}$ waveform characteristics: $\mathrm{t}^{\mathrm{TLH}}$ and t THL $\leq 10$ ns measured $10 \%$ to $90 \%$.
$\mathrm{PRR}=1.0 \mathrm{MHz}$
Duty Cycle $=50 \%$
Note: Output of Channel B shown under test, other channeis are tested similariy.
tPHO(S)
$E_{\text {IN }}$

tPOH(S)
$\mathrm{E}_{\mathrm{in}}$


FIGURE 1. Strobe Propagation Delay Times tPLO(S), tPOL(S), tPHL(S) and tPOH(S)


Note: Output of Channel B shown under test, other channels are tested similarly.

FIGURE 2. Strobe Propagation Delay tPLH(S) and tPHL(S)
ac test circuits and switching time waveforms (con't)


## schematic diagrams



## typical applications (con't)

$\overline{2^{0}}=(\bar{A}+B)(\bar{C}+D)(\bar{E}+F)(\bar{H}+J)(\bar{K}+L)(\bar{M}+N)(\bar{P}+R)(\bar{S})$
$\overline{2^{1}}=(\bar{B}+\mathbb{D})(\overline{\mathrm{F}}+\mathrm{J})(\overline{\mathrm{L}}+\mathrm{N})(\overline{\mathrm{R}})$
$2^{\mathbf{2}}=(\overline{\mathrm{D}}+\mathrm{J})(\overline{\mathrm{N}})$
$\overline{2^{3}}=\bar{J}$
CONVERSION TIME $\approx 50 \mathrm{~ns}$


Transfer Characteristics and Equations for Level Detector with Hysteresis

Level Detector with Hysteresis



$$
\begin{aligned}
& V_{\text {HIGH }}=V_{\text {REF }}+\frac{R 2\left[V_{\text {O(MAX })}-V_{\text {REF }}\right]}{R 1+R 2} \\
& V_{\text {LOW }}=V_{\text {REF }}+\frac{R 2\left[V_{\text {O(MIN })}-V_{\text {REF }}\right]}{R 1+R 2}
\end{aligned}
$$

HYSTERESIS LOOP ( $\mathrm{V}_{\mathrm{H}}$ )
$V_{H}=V_{\text {HIGH }}-V_{\text {LOW }}=\frac{R 2}{R 1+R_{2}}\left[V_{\text {OIMAX }}-V_{\text {OIMIN }}\right]$

DS5520/DS7520, DS5520A/DS7520A series
dual core memory sense amplifiers general description

## Sense Amplifiers

The devices in this series of dual core sense amplifiers convert bipolar millivolt-level memory sense signals to saturated logic levels. The design employs a common reference input which allows the input threshold voltage level of both amplifiers to be adjusted. Separate strobe inputs provide time discrimination for each channel. Logic inputs and outputs are DTL/TTL compatible. All devices of the series have identical preamplifier configurations, while various logic connections are provided to suit the specific application.

The DS5520/DS7520 has output latch capability and provides sense, strobe, and memory function for two sense lines. The DS5522/DS7522 contains a single open collector output which may be used to expand the number of inputs of the DS5520/DS7520, or to drive an external Memory Data Register (MDR). Intended for small memories, the two channels of the DS5524/DS7524 are independent with two separate outputs. The DS5534/DS7534 is similar to the DS5524/ DS7524 but has uncommitted, wire-ORable outputs. The DS5528/DS7528 has the same logic configuration of the DS5524/DS7524 and in addition provides separate low impedance Test Points at each preamplifier output. A similar device having uncommitted, wire-ORable outputs is the DS5538/DS7538.

## features

- High speed
- Guaranteed narrow threshold uncertainty over temperature
- Adjustable input threshold voltage
- Fast overload recovery times
- Two amplifiers per package
- Molded or cavity dual-in-line package
- Six logic configurations

Part numbers ending with an even number followed by an " $A$ " (e.g., DS5520A) correspond to a very tight input threshold of $\pm 2 \mathrm{mV}$. Part numbers ending with an even number (DS5520) correspond to an input threshold of $\pm 4 \mathrm{mV}$. Part numbers ending with an odd number (e.g., DS5521) correspond to an input threshold of $\pm 8 \mathrm{mV}$. The remaining specifications for the three are identical. All devices meet or exceed the specifications for the corresponding device (where applicable) in the SN5520/SN7520 series and are pin-for-pin replacements.

Because these devices are duals that contain an internal regulator, care must be exercised in testing to insure that while one half is being tested, the other inputs must be grounded or connected to a signal that is within the input range of the device.

## absolute maximum ratings

| Supply Voltage | $\pm 7 \mathrm{~V}$ |
| :--- | ---: |
| Differential or Reference Input Voltage | $\pm 5 \mathrm{~V}$ |
| Logic Input Voltage | 5.5 V |
| Operating Temperature Range |  |
| DS55XX | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| DS75XX | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

## typical application



## DS5520/DS7520, DS5520A/DS7520A and DS5521/DS7521

## electrical characteristics

DS5520/DS5520A, DS5521: The following apply for $-55^{\circ} \mathrm{C} \leq T_{A} \leq+125^{\circ} \mathrm{C}$
DS7520/DS7520A, DS7521: The following apply for $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$

|  | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{T H}$ | Differential Input Threshold Voltage | $\mathrm{V}_{\mathrm{cc}}= \pm 5.0 \mathrm{~V}$ <br> (Note 4) | $V_{\text {REF }}=15 \mathrm{mV}$ | DS5520/DS7520 | 11 | 15 | 19 | mV |
|  |  |  |  | DS5520A/DS7520A | 13 | 15 | 17 | mV |
|  |  |  |  | DS5521/DS7521 | 8 | 15 | 22 | mV |
|  |  |  | $V_{\text {REF }}=40 \mathrm{mV}$ | DS5520/DS7520 | 36 | 40 | 44 | mV |
|  |  |  |  | DS5520A/DS7520A | 38 | 40 | 42 | mV |
|  |  |  |  | DS5521/DS7521 | 33 | 40 | 47 | mV |
| $\mathrm{I}_{\text {BIAS }}$ | Differential and Reference Input Bias Current | $\mathrm{V}_{\mathrm{CC}}= \pm 5.25 \mathrm{~V}, \quad \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ |  | DS5520/DS5520A, DS5521 |  | 30 | 100 | $\mu \mathrm{A}$ |
|  |  |  |  | DS7520/DS7520A, DS7521 |  | 30 | 75 | $\mu \mathrm{A}$ |
| los | Differential Input Offset Current | $\mathrm{V}_{\mathrm{CC}}= \pm 5.25 \mathrm{~V} \quad \mathrm{~V}_{\text {DIFF }}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ |  |  |  | 0.5 |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{1 H}$ | Logical "1" Input Voltage |  |  |  | 2 |  |  | V |
| $I_{\text {IH }}$ | Logical "1" Input Current Strobe, Gate Inputs | $\mathrm{V}_{\mathrm{Cc}}= \pm 5.25 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  | 5 | 40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1 | mA |
| $V_{\text {IL }}$ | Logical " 0 " Input Voltage |  |  |  |  |  | 0.8 | V |
| IIL | Logical " 0 " Input Current, Strobe, Gate Inputs | $V_{C C}= \pm 5.25 \mathrm{~V}, \quad V_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  | -1 | -1.6 | mA |
| $\mathrm{V}_{\text {CD }}$ | Input Clamp Voltage | $\mathrm{I}_{\text {IN }}=-12 \mathrm{~mA}$ |  |  |  |  | -1.5 | V |
| VOH | Logical "1" Output Voltage | $\mathrm{V}_{\mathrm{CC}}= \pm 4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-400 \mu \mathrm{~A}$ |  |  | 2.4 | 3.9 |  | V |
| Isc | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}= \pm 5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}$ |  | Q Output | -3 | -4 | -5 | mA |
|  |  |  |  | $\overline{\mathrm{Q}}$ Output | -2.1 | -2.8 | -3.5 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical " 0 " Output Voltage | $\mathrm{V}_{\mathrm{CC}}= \pm 4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=16 \mathrm{~mA}$ |  |  |  | 0.25 | 0.4 | V |
| $\mathrm{I}_{\text {CEX }}$ | Output Leakage Current | $\mathrm{V}_{0}=5.25 \mathrm{~V}$ |  |  |  |  | 250 | $\mu \mathrm{A}$ |
| $\mathrm{Icc}^{+}$ | $\mathrm{V}^{+}$Supply Current | $\mathrm{V}_{\text {CC }}= \pm 5.25 \mathrm{~V}$ |  |  |  | 21 | 35 | mA |
| I cc- | $\mathrm{V}^{-}$Supply Current | $\mathrm{V}_{\mathrm{CC}}= \pm 5.25 \mathrm{~V}$ |  |  |  | -13 | -18 | mA |

Note 1: For $0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}$ operation, electrical characteristics for DS5520/DS5520A and DS5521 are guaranteed the same as DS7520/ DS7520A, and DS7521, respectively.
Note 2: Positive current is defined as current into the referenced pin.
Note 3: Pin 1 to have $\geq 100 \mathrm{pF}$ capacitor connected to ground.
Note 4: For minimum $V_{T H}$, logic output is $<0.4 \mathrm{~V}$ at 16 mA . For maximum $\mathrm{V}_{\mathrm{TH}}$ logic output is $>2.4 \mathrm{~V}$ at $-400 \mu \mathrm{~A}$.

## switching characteristics

$$
\mathrm{V}^{+}=5.0 \mathrm{~V}, \mathrm{~V}^{-}=-5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
$$

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Differential Input to | $\mathrm{V}_{\mathrm{REF}}=20 \mathrm{mV}$, ac Test Circuit 1 | Q Output |  | 20 | 40 | ns |
|  | Logical "1" |  | $\overline{\mathrm{Q}}$ Output |  | 36 |  | ns |
| $\mathrm{t}_{\mathrm{pdO}}$ | Differential Input to | $V_{\text {REF }}=20 \mathrm{~mA}$, ac Test Circuit 1 | Q Output |  | 28 |  | ns |
|  | Logical "0" |  | $\overline{\mathrm{Q}}$ Output |  | 28 | 55 | ns |
| $t_{p d 1}$ | Strobe Input to | $V_{\text {REF }}=20 \mathrm{~mA}$, ac Test Circuit 1 | Q Output |  | 10 | 30 | ns |
|  | Logical "1" |  | $\overline{\mathrm{Q}}$ Output |  | 33 |  | ns |
| $t_{p a o}$ | Strobe Input to | $\mathrm{V}_{\text {REF }}=20 \mathrm{~mA}$, ac Test Circuit 1 | Q Output |  | 20 |  | ns |
|  | Logical "0" |  | $\overline{\mathrm{Q}}$ Output |  | 16 | 55 | ns |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Gate Q Input to | $V_{\text {REF }}=20 \mathrm{mV}$, ac Test Circuit 2 | Q Output |  | 12 |  | ns |
|  | Logical "1" |  | $\overline{\text { Q Output }}$ |  | 17 | 20 | ns |
| $\mathrm{t}_{\mathrm{pdo}}$ | Gate Q Input to | $\mathrm{V}_{\text {REF }}=20 \mathrm{mV}$, ac Test Circuit 2 | Q Output |  | 6 |  | ns |
|  | Logical "0" |  | $\overline{\mathrm{Q}}$ Output |  | 19 | 30 | ns |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Gate $\overline{\mathrm{Q}}$ Input to Logical " 1 " | $V_{\text {REF }}=20 \mathrm{mV}$, ac Test Circuit 2, $\overline{\mathrm{Q}}$ Output |  |  | 12 |  | ns |
| $\mathrm{t}_{\mathrm{pdo}}$ | Gate $\overline{\mathrm{Q}}$ Input to Logical "0" | $V_{\text {REF }}=20 \mathrm{mV}$, ac Test Circuit $2, \overline{\mathrm{Q}}$ Output |  |  | 6 | 20 | ns |
| $t_{D R}$ | Differential Input Overload Recovery Time | $V_{\text {REF }}=20 \mathrm{mV}$, ac Test Circuit 2 |  |  | 10 |  | ns |
| $t_{\text {cma }}$ | Common-Mode Input Overload Recovery Time | $V_{\text {REF }}=20 \mathrm{mV}$, ac Test Circuit 2 |  |  | 5 |  | ns |
| ${ }^{\text {t }} \mathrm{Cr}$ | Minimum Cycle Time | $\mathrm{V}_{\text {REF }}=20 \mathrm{mV}$, ac Test Circuit 2 |  |  | 200 |  | ns |
| $\mathrm{V}_{\mathrm{CM}}$ | AC Common-Mode Input . Firing Voltage | Pulse |  |  | $\pm 2.5$ |  | V |

Note 1: For $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ operation, electrical characteristics for DS5520/DS5520A and DS5521 are guaranteed the same as DS7520/ DS7520A, and DS7521, respectively.
Note 2: Positive current is defined as current into the referenced pin.
Note 3: Pin 1 to have $\geq 100 \mathrm{pF}$ capacitor con nected to ground.
Note 4: For minimum $V_{T H}$, logic output is $<0.4 \mathrm{~V}$ at 16 mA . For maximum $\mathrm{V}_{\mathrm{TH}}$ logic output is $>2.4 \mathrm{~V}$ at $-400 \mu \mathrm{~A}$.


DS5520/DS7520, DS5520A/DS7520A and DS5521/DS7521 AC test circuit (1)

voltage waveforms (1)


1. Pulse generator characteristics:
$Z_{\text {OUT }}=50 \mathrm{~S}, \mathrm{t}_{\mathrm{t}}=\mathrm{t}_{\mathrm{f}}=15 \cdot 5 \mathrm{~ns}, \mathrm{PRR}=1 \mathrm{MHz}$
2. Propagation delays:
$A=$ Differential input to logical " 1 " output 0
$B=$ Differential input to logical " 0 " output $\frac{0}{0}$
$\mathrm{C}=$ Differential input to togical " $\mathbf{0}$ " output $\overline{\overline{0}}$
$\bar{D}=$ Differential input to logical " 1 " output $\overline{\overline{0}}$
$E=$ Strobe input to logical " 1 " output $Q$
$F=$ Strobe input to logical " 0 " output $\underline{Q}$
$\mathbf{G}=$ Strobe input to logical " 0 " output $\overline{0}$
$H=$ Strobe input to logical " 1 " output

AC test circuit (2)

voltage waveforms (2)


1. Pulse generator characteristics:
$Z_{\text {OUT }}=50\left\{2, \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=15 \pm 5 \mathrm{~ns}\right.$, PRR $=1 \mathrm{MHz}$
2. Propagation delays:
$A=$ Gate $Q$ input to logical " 0 " output $Q$ $\mathrm{B}=$ Gate $\mathbf{0}$ input to logical " 1 " output $\mathbf{0}$ $C=$ Gate $\mathbf{Q}$ input to logical " 1 " output $\underline{\underline{0}}$
$\mathrm{D}=$ Gate $\underline{Q}$ input to logical " 0 " output $\underline{Q}$
$\mathrm{E}=$ Gate $\mathbf{Q}$ input to logical " 0 " output $\mathbf{Q}$
$\mathbf{F}=$ Gate $\overline{\mathbf{0}}$ input to logical " $\mathbf{1}$ " output $\overline{\mathbf{0}}$

DS5522/DS7522, DS5522A/DS7522A and DS5523/DS7523

## electrical characteristics

DS5522/DS5522A, DS5523: The following apply for $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$
DS7522/DS7522A, DS7523: The following apply for $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$

switching characteristics
The following apply for $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}^{+}=5.0 \mathrm{~V}, \mathrm{~V}^{-}=-5.0 \mathrm{~V}$


Note 1: For $0^{\circ} \mathrm{C} \leq \mathrm{T}_{A} \leq+70^{\circ} \mathrm{C}$ operation, electrical characteristics for DS5522/DS5522A and DS5523 are guaranteed the same as DS7522/
DS7522A and DS7523, respectively.
Note 2: Positive current is defined as current into the referenced pin.
Note 3: Pin 1 to have $\geq 100$ pF capacitor connected to ground.
Note 4: For $\min V_{T H}$, logic output is $>2.4 \mathrm{~V}$ at $-400 \mu \mathrm{~A}$. For $\max \mathrm{V}_{\mathrm{TH}}$, logic output is $<0.4 \mathrm{~V}$ at 16 mA .

DS5522/DS7522, DS5522A/DS7522A and DS5523/DS7523
schematic diagram


## AC test circuit



Order Number DS5522J, DS5522AJ, DS5523J, DS7522J, DS7522AJ, DS7523J, DS7522N, DS7522AN or DS7523N

## voltage waveforms



DS5524/DS7524, DS5524A/DS7524A and DS5525/DS7525

## electrical characteristics

## DS5524/DS5524A, DS5525: The following apply for $-55^{\circ} \mathrm{C} \leq T_{A} \leq+125^{\circ} \mathrm{C}$ <br> DS7524/DS7524A, DS7525: The following apply for $0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}$

| $\cdots$ | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TH }}$ | Differential Input Threshold Voltage | $V_{c c}= \pm 5.0 \mathrm{~V}$ <br> (Note 4) | $V_{\text {REF }}=15 \mathrm{mV}$ | DS5524/DS7524 | 11 | 15 | 19 | mV |
|  |  |  |  | DS5524A/DS7524A | 13 | 15 | 17 | mV |
|  |  |  |  | DS5525/DS7525 | 8 | 15 | 22 | mV |
|  |  |  | $\mathrm{V}_{\text {REF }}=40 \mathrm{mV}$ | DS5524/DS7524 | 36 | 40 | 44 | mV |
|  |  |  |  | DS5524A/DS7524A | 38 | 40 | 42 | mV |
|  |  |  |  | DS5525/DS7525 | 33 | 40 | 47 | mV |
| $\mathrm{I}_{\text {BIAS }}$ | Differential and Reference Input Bias Current | $\mathrm{V}_{\mathrm{CC}}= \pm 5.25 \mathrm{~V}, \quad \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ |  | DS5524/DS5524A, DS5525 DS7524/DS7524A, DS7525 |  | $\begin{aligned} & 30 \\ & 30 \\ & \hline \end{aligned}$ | $\begin{aligned} & 100 \\ & 75 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \hline \end{aligned}$ |
| Ios | Differential Input Offset Current | $\mathrm{V}_{\mathrm{CC}}= \pm 5.25 \mathrm{~V} \quad \mathrm{~V}_{\text {DIFF }}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ |  |  | - | 0.5 |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{1 \mathrm{H}}$ | Logical "1" Input Voltage |  |  |  | 2 |  |  | V |
| $\mathrm{I}_{\mathrm{H}}$ | Logical "1" Input Current Strobe, Gate Inputs | $\mathrm{V}_{\mathrm{Cc}}= \pm 5.25 \mathrm{~V}$ | $\mathrm{V}_{1 \mathrm{~N}}=2.4 \mathrm{~V}$ |  |  | 5 | 40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1 | mA |
| $\mathrm{V}_{\text {IL }}$ | Logical " 0 " Input Voltage |  |  |  |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IL}}$ | Logical " 0 " Input Current, Strobe, Gate Inputs | $\mathrm{V}_{\mathrm{cc}}= \pm 5.25 \mathrm{~V}, \quad \mathrm{~V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  | -1 | -1.6 | mi |
| $\mathrm{V}_{\text {CD }}$ | Input Clamp Voltage | $\mathrm{I}_{\mathrm{IN}}=-12 \mathrm{~mA}$ |  |  |  |  | -1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $\mathrm{V}_{\mathrm{cc}}= \pm 4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{o}}=-400 \mu \mathrm{~A}$ |  |  | 2.4 | 3.9 |  | V |
| Isc | Output Short Circuit Current | $\mathrm{V}_{\mathrm{cc}}= \pm 5.25 \mathrm{~V}, \mathrm{~V}_{0}=0 \mathrm{~V}$ |  |  | -2.1 | -2.8 | -3.5 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical "0" Output Voltage | $\mathrm{V}_{\mathrm{cc}}= \pm 4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=16 \mathrm{~mA}$ |  |  |  | 0.25 | 0.4 | V |
| $\mathrm{ICC}^{+}$ | $\mathrm{V}^{+}$Supply Current | $\mathrm{V}_{\mathrm{cc}}= \pm 5.25 \mathrm{~V}$ |  |  |  | 29 | 40 | mA |
| $\mathrm{ICC}^{-}$ | $\mathrm{V}^{-}$Supply Current | $\mathrm{V}_{\mathrm{cc}}= \pm 5.25 \mathrm{~V}$ |  |  |  | -13 | -18 | mA |

## switching characteristics

The following apply for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}^{+}=5.0 \mathrm{~V}, \mathrm{~V}^{-}=-5.0 \mathrm{~V}$


Note 1: For $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ operation, electrical characteristics for DS5524/DS5524A and DS5525 are guaranteed the same as DS7524/ DS7524A and DS7525 respectively.
Note 2: Positive current is defined as current into the referenced pin.
Note 3: Pin 1 to have $\geq 100 \mathrm{pF}$ capacitor connected to ground.
Note 4: For $\min V_{T H}$, logic output is $<0.4 \mathrm{~V}$ at 16 mA . For $\max V_{\mathrm{TH}}$, logic output is $>2.4 \mathrm{~V}$ at $-400 \mu \mathrm{~A}$.
schematic diagram


AC test circuit

voltage waveforms


## DS5528/DS7528, DS5528A/DS7528A and DS5529/DS7529

## electrical characteristics

DS5528/DS5528A, DS5529: The following apply for $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$
DS7528/DS7528A, DS7529: The following apply for $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$

|  | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TH }}$ | Differential Input Threshold Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}= \pm 5.0 \mathrm{~V} \\ & \text { (Note 5) } \end{aligned}$ | $V_{\text {REF }}=15 \mathrm{mV}$ | DS5528/DS7528 | 11 | 15 | 19 | mV |
|  |  |  |  | DS5528A/DS7528A | 13 | 15 | 17 | mV |
|  |  |  |  | DS5529/DS7529 | 8 | 15 | 22 | mV |
|  |  |  | $\mathrm{V}_{\text {REF }}=40 \mathrm{mV}$ | DS5528/DS7528 | 36 | 40 | 44 | mV |
|  |  |  |  | DS5528A/DS7528A | 38 | 40 | 42 | mV |
|  |  |  |  | DS5529/DS7529 | 33 | 40 | 47. | mV |
| $I_{\text {BIAS }}$ | Differential and Reference Input Bias Current | $\mathrm{V}_{\mathrm{CC}}= \pm 5.25 \mathrm{~V}, \quad \mathrm{~V}_{1 \mathrm{~N}}=0 \mathrm{~V}$ |  | DS5528/DS5528A, DS5529 |  | 30 | 100 | $\mu \mathrm{A}$ |
|  |  |  |  | DS7528/DS7528A, DS7529 |  | 30 | 75 | $\mu \mathrm{A}$ |
| l Os | Differential Input Offset Current | $\mathrm{V}_{\mathrm{CC}}= \pm 5.25 \mathrm{~V} \quad \mathrm{~V}_{\text {DIFF }}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ |  |  |  | 0.5 |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{1}$ | Logical "1" Input Voltage |  |  |  | 2 |  |  | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Logical "1" Input Current Strobe, Gate Inputs | $V_{c C}= \pm 5.25 \mathrm{~V}$ | $V_{\text {IN }}=2.4 \mathrm{~V}$ |  |  | 5 | 40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1 | mA |
| $\mathrm{V}_{1 \mathrm{~L}}$ | Logical "0" Input Voltage |  |  |  |  |  | 0.8 | V |
| $I_{1 L}$ | Logical " 0 " Input Current, Strobe, Gate Inputs | $\mathrm{V}_{\mathrm{CC}}= \pm 5.25 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |  |  |  | -1 | -1.6 | mA |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Clamp Voltage | $\mathrm{I}_{\mathrm{IN}}=-12 \mathrm{~mA}$ |  |  |  |  | -1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $\mathrm{V}_{\mathrm{cc}}= \pm 4.75 \mathrm{~V}, \mathrm{I}_{0}=-400 \mu \mathrm{~A}$ |  |  | 2.4 | 3.9 |  | V |
| $I_{\text {Sc }}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{cc}}= \pm 5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}$ |  |  | -2.1 | -2.8 | -3.5 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical ' 0 ' Output Voitage | $V_{c c}= \pm 4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=16 \mathrm{~mA}$ |  |  |  | 0.25 | 0.4 | $\checkmark$ |
| $\mathrm{ICCH}^{+}$ | $\mathrm{V}^{+}$Supply Current | $\mathrm{V}_{C C}= \pm 5.25 \mathrm{~V}$ |  |  |  | 29 | 40 | mA |
| $\mathrm{Icc}^{-}$ | $\mathrm{V}^{-}$Supply Current | $\mathrm{V}_{\mathrm{cc}}= \pm 5.25 \mathrm{~V}$ |  |  |  | -13 | -18 | mA |

## switching characteristics

The following apply for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}^{+}=5.0 \mathrm{~V}, \mathrm{~V}^{-}=-5.0 \mathrm{~V}$

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {pd1 }}$ | Differential Input to Logical " 1 " Output | AC Test Circuit |  | 20 | 40 | ns |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Strobe Input to <br> Logical "1" Output | AC Test Circuit | 1 | 10 | 30 | ns |
| $t_{\text {pao }}$ | Differential Input to Logical " 0 " Output | $\mathrm{V}_{\mathrm{CC}}= \pm 5.0 \mathrm{~V}, \mathrm{AC}$ Test Circuit |  | 28 |  | ns |
| $t_{\text {pao }}$ | Strobe Input to Logical " 0 " Output | AC Test Circuit |  | 20 |  | ns |
| $t_{\text {DR }}$ | Differential Input Overload Recovery Time |  |  | 10 |  | ns |
| $\mathrm{t}_{\text {CMR }}$ | Common-Mode Input Overload Recovery Time |  | - | 5 |  | ns |
| $\mathrm{t}_{\mathrm{Cr}}$ | Minimum Cycle Time |  |  | 200 |  | ns |
| $\mathrm{V}_{\mathrm{CM}}$ | AC Common-Mode Input Firing Voltage | Pulse |  | $\pm 2.5$ |  | V |

Note 1: For $0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}$ operation, electrical characteristics for DS5528/DS5528A and DS5529 are guaranteed the same as DS7528/
DS7528A and DS7529 respectively.
Note 2: Positive current is defined as current into the referenced pin.
Note 3: Pin 1 to have $\geq 100 \mathrm{pF}$ capacitor connected to ground.
Note 4: Each test point to have $\leq 15 \mathrm{pF}$ capacitive load to ground.
Note 5: For $\min V_{T H}$, logic output is $<0.4 \mathrm{~V}$ at 16 mA . For $\max \mathrm{V}_{\mathrm{TH}}$, logic output is $>2.4 \mathrm{~V}$ at $-400 \mu \mathrm{~A}$.

DS5528/DS7528, DS5528A/DS7528A and DS5529/DS7529
schematic diagram

connection diagram


Order Number DS5528J, DS5528AJ, DS5529J, DS7528J, DS7528AJ, DS7529J, DS7528N, DS7528AN or DS7529N

AC test circuit

voltage waveforms


DS5534/DS7534, DS5534A/DS7534A and DS5535/DS7535
electrical characteristics
DS5534/DS5534A, DS5535: The following apply for $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$
DS7534/DS7534A, DS7535: The following apply for $0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}$


## switching characteristics

The following apply for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}^{+}=5.0 \mathrm{~V}, \mathrm{~V}^{-}=-5.0 \mathrm{~V}$

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{t}{ }_{\text {pd }} 1$ | Differential Input to Logical "1" Output | AC Test Circuit |  | 24 |  | ns |
| $t_{p d 1}$ | Strobe Input to Logical " 1 " Output | AC Test Circuit | ' | 16 |  | ns |
| $\mathrm{t}_{\text {paO }}$ | Differential Input to Logical " 0 " Output | $\mathrm{V}_{\mathrm{cc}}= \pm 5.0 \mathrm{~V}, \mathrm{AC}$ Test Circuit |  | 20 | 40 | ns |
| $\mathrm{t}_{\text {pao }}$ | Strobe Input to Logical " 0 " Output | AC Test Circuit |  | 10 | 30 | ns |
| $t_{\text {DR }}$ | Differential Input Overload Recovery Time |  | , | 10 |  | ns |
| $\mathrm{t}_{\text {CMR }}$ | Common-Mode Input Overload Recovery Time | " . |  | 5 |  | ns |
| ${ }^{\text {t }}{ }_{\text {cr }}$ | Minimum Cycle Time |  |  | 200 |  | ns . |
| $\mathrm{V}_{\mathrm{CM}}$ | AC Common-Mode Input Firing Voltage | Puise |  | $\pm 2.5$ |  | V |

Note 1: For $0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}$ operation, electrical characteristics for DS5534/DS5534A and DS5535 are guaranteed the same as DS7534/ DS7534A and DS7535, respectively.
Note 2: Positive current is defined as current into the referenced pin.
Note 3: Pin 1 to have $\geq 100 \mathrm{pF}$ capacitor connected to ground.
Note 4: For $\min V_{T H}$, logic output is $<250 \mu \mathrm{~A}$ at 5.25 V . For $\max \mathrm{V}_{\mathrm{TH}}$, logic output is $<0.4 \mathrm{~V}$ at 20 mA .

## DS5534/DS7534, DS5534A/DS7534A and DS5535/DS7535

schematic diagram

connection diagram


Order Number DS5534J, DS5534AJ, DS5535J, DS7534, DS7534AJ, DS7535J, DS7534N, DS7534AN or DS7535N

## AC test circuit


voltage waveforms


DS5538/DS7538, DS5538A/DS7538A and DS5539/DS7539 electrical characteristics

DS5538/DS5538A, DS5539: The following apply for $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$
DS7538/DS7538A, DS7539: The following apply for $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$


## switching characteristics

The following apply for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}^{+}=5.0 \mathrm{~V}, \mathrm{~V}^{-}=-5.0 \mathrm{~V}$

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Differential Input to Logical " 1 " Output | AC Test Circuit |  | 24 |  | ns |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Strobe Input to Logical "1" Output | AC Test Circuit |  | 16 |  | ns |
| $\mathrm{t}_{\text {pdo }}$ | Differential Input to Logical " 0 " Output | $\mathrm{V}_{\mathrm{CC}}= \pm 5.0 \mathrm{~V}, \mathrm{AC}$ Test Circuit |  | 20 | 40. | ns |
| $\mathrm{t}_{\text {pao }}$ | Strobe Input to Logical "0" Output | AC Test Circuit | $\cdots$ | 10 | 30 | ns |
| $\mathrm{t}_{\mathrm{DR}}$ | Differential Input Overload Recovery Time | $\ldots$ |  | 10 |  | ns |
| ${ }^{\text {t }}$ CMR | Common-Mode Input Overload Recovery Time | - . |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{Cr}}$ | Minimum Cycle Time |  |  | 200 |  | ns |
| $V_{C M}$ | AC Common-Mode Input Firing Voltage | Pulse |  | $\pm 2.5$ |  | V |

Note 1: For $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ operation, electrical characteristics for DS5538/DS5538A and DS5539 are guaranteed the same as DS7538/ DS7538A and DS7539 respectively.
Note 2: Positive current is defined as current into the referenced pin.
Note 3: Pin 1 to have $\geq 100 \mathrm{pF}$ capacitor connected to ground.
Note 4: Each test point to have $\leq 15 \mathrm{pF}$ capacitive load to ground.
Note 5: For $\min V_{T H}$, logic output is $<250 \mu \mathrm{~A}$ at 5.25 V . For $\max V_{\mathrm{TH}}$, logic output is $<0.4 \mathrm{~V}$ at 20 mA .
schematic diagram

connection diagram


Order Number DS5538J, DS5538AJ, DS5539J, DS7538J, DS7538AJ, DS7539J, DS7538N, DS7538AN or DS7539N

AC test circuit

voltage waveforms

guaranteed performance characteristics

Differential Input Threshold Voltage


## typical performance characteristics




Differential Input Frequency Response



## Differential Input Bias Current



## typical performance characteristics (cont.)


DS5520/DS7520, DS5520A/DS7520A series
typical performance characteristics (cont.)

## Strobe to Output Propagation Delays



Strobe to Output Propagation Delays


Gate to Output Propagation Delays


Gate to Output Propagation
Delays


Gate to Output Propagation Delays


## typical applications



Large Memory System with Sectored Core Planes


Small Memory System


Large Memory System

## DS7802/DS8802, DS7806/DS8806

high speed MOS to TTL level converters

## general description

The DS7802/DS8802, DS7806/DS8806 are high speed MOS to TTL level converters. These circuits act as an interface level converter between MOS and TTL logic devices. It consists of two 1 -input converters with common strobe input to inhibit " 0 " entry when strobe is high. It allows parallel entry when strobe is low and the internal latch is preset by the common preset input. TRISTATE ${ }^{\circledR}$ output logic is implemented in this circuit to facilitate high speed time sharing of decoder-drivers, fast random-access (or sequential) memory arrays, etc.

## Sense Amplifiers

## features

- Very low output impedance - high drive ability
- High impedance output state which allows many outputs to be connected to a common bus line
- Average power dissipation 110 mW per converter


## logic and connection diagrams



Dual-In-Line Package


Order Number DS7802J, DS8802J or DS8802N

Dual-In-Line and Flat Package


Order Number DS7806J, DS8806J, DS8806N or DS7806W

## switching characteristics

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {ds }}$ | Propagation Delay to a Logical " 0 " From Strobe to Output | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ (See Waveforms), $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 17 | 25 | ns |
| $t_{d p}$ | Propagation Delay to a Logical "1" From Preset to Output | $V_{C C}=5.0 \mathrm{~V}$ (See Waveforms), $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 22 | 32 | ns |
| $\mathrm{t}_{1 \mathrm{H}}$ | Delay From Disable Input to High Impedance State (From Logical "1" Level) | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ (See ac Test Circuit), $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 7.0 | 11 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Delay From Disable Input to High Impedance State (From Logical "0" Level) | $\mathrm{V}_{\text {cc }}=5.0 \mathrm{~V}$ (See ac Test Circuit), $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 17 | 25 | ns |
| $\mathrm{t}_{\mathrm{H} 1}$ | Delay From Disable Input to Logical "1" Level (From High Impedance State) | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ (See ac Test Circuit), $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 9.0 | 14 | ns |
| $\mathrm{t}_{\mathrm{HO}}$ | Delay From Disable Input to Logical " 0 " Level (From High Impedance State) | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ (See ac Test Circuit), $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 13.5 | 16 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for acțual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS7802, DS7806 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8802, DS8806. All typicals are given for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.
typical input circuit


## truth table

| IN A OR B | ST | $\mathbf{P}$ | $\mathbf{D}$ | $\mathbf{Q}_{\mathbf{A}}$ OR $\mathbf{Q}_{\mathbf{B}}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| $X$ | X | X | 1 | $\mathrm{Hi}-\mathrm{Z}$ |

$X=$ Don't care

## ac test circuits



|  | SWITCH $\mathbf{S}_{\mathbf{1}}$ | SWITCH $\mathbf{S}_{\mathbf{2}}$ | $\mathrm{C}_{\mathrm{L}}$ |
| :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{dp}}$ | Closed | Closed | 50 pF |
| $\mathrm{t}_{\mathrm{ds}}$ | Closed | Closed | 50 pF |
| $\mathrm{t}_{\mathrm{OH}}$ | Closed | Closed | ${ }^{*} 5 \mathrm{pF}$ |
| $\mathrm{t}_{1 \mathrm{H}}$ | Closed | Closed | ${ }^{*} 5 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{HO}}$ | Closed | Open | 50 pF |
| $\mathrm{t}_{\mathrm{H} 1}$ | Open | Closed | 50 pF |

*Jig capacitance
(a)

(b)

(c)

(d)

Test Circuit 20

## switching time waveforms

$\mathrm{t}_{\mathrm{OH}}$
(a)

${ }^{\mathbf{t}_{1}} \mathbf{H}$

(b)
$t^{t} \mathrm{HO}$

(c)
$\mathrm{t}_{\mathrm{H}}$

(d)


DM5441A/ DM7441A
BCD to decimal decoder/nixie* driver

## Display Drivers

## general description

The DM5441A/DM7441A is monolithic binary-coded-decimal to decimal decoder. The BCD number to be decoded is applied to the four input lines; and the unique output corresponding to the decimal equivalent of the input number falls to a logical 0 level. Outputs are designed to drive gas-filled-readout (Nixie*) tubes but are also
able to operate with other low current lamps and relays.

An over-range feature provides that if binary numbers between 10 and 15 are applied to the input the least significant bit of these numbers ( 0 through 5) will be decoded on the output.

## connection diagram



## typical applications

## logic table

| INPUT |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| D | C | B | A | LOW OUTPUT |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 2 |
| 0 | 0 | 1 | 1 | 3 |
| 0 | 1 | 0 | 0 | 4 |
| 0 | 1 | 0 | 1 | 5 |
| 0 | 1 | 1 | 0 | 6 |
| 0 | 1 | 1 | 1 | 7 |
| 1 | 0 | 0 | 0 | 8 |
| 1 | 0 | 0 | 1 | 9 |
| 1 OVER.RANGE |  |  |  |  |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 2 |
| 1 | 1 | 0 | 1 | 3 |
| 1 | 1 | 1 | 0 | 4 |
| 1 | 1 | 1 | 1 | 5 |



Over-Range Decoding


Note: Values for $B+$ and $R_{L}$ are as specified by the tube manufacturer.

[^6]absolute maximum ratings (Note 1)
operating conditions

|  |  |  | MIN | MAX | UNITS |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) | 7.0 V | Supply Voltage $\left(\mathrm{V}_{\mathrm{CC}}\right)$ |  |  |  |
| Output Voltage | 70 V | DM5441A | 4.5 | 5.5 | V |
| Input Voltage | 5.5 V | DM7441A | 4.75 | 5.25 | V |
| Storage Temperature Range | Temperature $\left(T_{\mathrm{A}}\right)$ |  |  |  |  |
| Lead Temperature (Soldering, 10 seconds) | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | $300^{\circ} \mathrm{C}$ | DM541A | -55 | +125 |
|  |  | DM7441A | ${ }^{\circ} \mathrm{C}$ |  |  |
|  |  |  | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics (Notes 2 and 3 )

|  | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{1 H}$ | Logical " 1 " Input Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$ |  |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logical " 0 " Input Voltage | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Min}$ |  |  |  | . | 0.8 | v |
| $\mathrm{I}_{\mathrm{IH}}$ | Logical " 1 " Input Current | $\mathrm{V}_{\mathrm{cc}}=$ Max | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$, All Inputs |  |  | 3 | 40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1 | mA |
|  | Logical " 0 " Input Current | $V_{C C}=\operatorname{Max}, V_{I N}=0.4 \mathrm{~V}$ |  |  |  | -1.0 | -1.6 | mA |
|  | Supply Current | $V_{C C}=M a x, V_{I N}=0.0 \mathrm{~V}$ |  |  |  | 21 | 36 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Breakdown Voltage | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{l}_{\text {OUT }}=1.0 \mathrm{~mA}$ |  |  | 70 | 85 |  | v |
|  | Logical "1" Output Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {OUT }}=50 \mathrm{~V}$ |  | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ |  |  | 60 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 1.8 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |  |  | 1.8 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ |  |  | 1.8 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical " 0 " Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OUT}}=7 \mathrm{~mA}$ |  | $T_{A}=+125^{\circ} \mathrm{C}$ |  |  | 3.0 | V |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  |  | 2.5 | V |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 1.4 | 2.5 | V |
|  |  |  |  | $T_{A}=0^{\circ} \mathrm{C}$ |  |  | 2.5 | V |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ | , |  | 2.5 | V |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the $\mathrm{DS5441A}$ and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DM7441A. All typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

DM5446A/DM7446A, DM5447A/DM7447A, DM5448/DM7448 BCD-to-7-segment decoder/drivers

## general description

This versatile series of 7 -segment display drivers fulfills a wide variety of requirements for most active high (common cathode) and active low (common anode) Light Emitting Diodes (LED) or lamp displays. Each device fully decodes a 4 -bit BCD input into a number from 0 through 9 in the standard 7 -segment display format, and BCD numbers above 9 into unique patterns that verify operation. All circuits operate from a single 5.0 V supply.

The DM5446A/DM7446A has active-low, opencollector outputs that will drive segments requiring up to 40 mA of current. The outputs are capable of withstanding 30 V at a maximum leakage current of $250 \mu \mathrm{~A}$. This configuration is particularly well suited for common anode LED displays or higher voltage lamp displays. The high sink current capability also allows this circuit to be used in the multiplex or nonmultiplex mode of display drive. In addition, the device may be used to drive logic circuits since its normalized fanout is 25 .

The DM5447A/DM7447A has the same output characteristics as the DM5446A/DM7446A except that the outputs withstand 15 V at a maximum
leakage current of $250 \mu \mathrm{~A}$. Since its output configuration is the same as the DM5446A/DM7446A its applications will also be the same, the only restriction is that a lower voltage type display be used because of the reduced output voltage limit of 15 V .

The DM5448/DM7448 has active-high, passivepull up outputs with a fanout of 4 . Typical source current is 2.0 mA at an output voltage of 0.85 V . The sink capability is 6.4 mA at a maximum voltage of 0.4 V . It is normally used to drive logic circuits, operate high-voltage loads such as electroluminescent displays through buffer transistors or SCR switches, and in low current common cathode Non-Multiplex LED applications.

## features

- Lamp-test input
- Leading/trailing zero suppression (RBI and RBO)
- Blanking input that may be used to modulate lamp intensity or inhibit output
- TTL and DTL compatible
- Input clamping diodes


## connection diagrams


absolute maximum ratings (Note 1)
operating conditions

| 4 | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| DM5446A, DM5447A, \} | 4.5 | 5.5 | V |
| $\left.\begin{array}{l} \text { DM7446A, DM7447, } \\ \text { DM7448 } \end{array}\right\}$ | 4.75 | 5.25 | V |
| Temperature ( $\mathrm{T}_{\text {A }}$ ) |  |  |  |
| $\begin{aligned} & \text { DM5446A, DM5447A, } \\ & \text { DM5448 } \end{aligned}$ | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| $\begin{aligned} & \text { DM7446A, DM7447A, } \\ & \text { DM7448 } \end{aligned}$ | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Output V̈oltage |  |  |  |
| DM5446A, DM7446A |  | 30 | V |
| DM5447A, DM7447A |  | 15 | V |
| DM5448, DM7448 |  | 5.5 | V |
| Output Sink Current (per segment) |  |  |  |
| DM5446A, DM7446A, |  | 40 | mA |
| DM5447A, DM7447A |  | 40 | mA |
| DM5448, DM7448 |  | 6.4 | mA |

electrical characteristics (Note 2) The following is applicable to all parts.

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | Logical " 1 " Input Voltage |  |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logical " 0 " Input Voltage |  |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $V_{C C}=M i n, \text { Iout }=-200 \mu \mathrm{~A}, \mathrm{BI} / \text { RBO Node }$ |  | 2.4 | 3.7 |  | v |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical "0" Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\text {IN }}=8.0 \mathrm{~mA}, \mathrm{BI} /$ RBO Node |  |  | 0.3 | 0.4 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Logical " 1 " Input Current | $\mathrm{V}_{\mathrm{cc}}=$ Max Any Input <br> Except BI/RBO Node | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
|  | Logical "0" Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ | Except BI/RBO Node |  |  | -1.6 | mA |
|  |  |  | BI/RBO Node |  |  | -4.2 | mA |
|  | Output Short Circuit Current | $V_{C C}=$ Max, BI/RBO Node |  |  |  | -4.0 | mA |
| $\mathrm{V}_{C D}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{IN}}=-12 \mathrm{~mA}$ |  |  |  | -1.5 | V |

## output characteristics and supply current

DM5446A/DM7446A, DM5447A/DM7447A (Note 2)

|  | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $V_{\text {cc }}=$ Max, $\mathrm{I}_{\text {OUT }}=250 \mu \mathrm{~A}$ |  | DM5446A/DM7446A | 30 |  |  | V |
|  | Outputs a through g |  |  | DM5447A/DM7447A | 15 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical " 0 " Output Voltage Outputs a through g | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\text {OUT }}=40 \mathrm{~mA}$ |  |  |  | 0.3 | 0.4 | V |
| $\mathrm{I}_{\mathrm{cc}}$ | Supply Current | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}$ | DM5446A, DM5447A |  |  | 60 | 85 | mA |
|  |  |  | DM7446A, DM7447A |  |  | 60 | 103 | mA |

## output characteristics and supply current

DM5448/DM7448 (Note 2)

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage Outputs a through g | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\text {OUT }}=-400 \mu \mathrm{~A}$ |  | 2.4 | 3.2 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical " 0 " Output Voltage Outputs a through g | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\text {OUT }}=6.4 \mathrm{~mA}$ |  |  | 0.25 | 0.4 | V |
| IOL | Logical "1" Load Current Available, Outputs a through g | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\text {OUT }}=0.85 \mathrm{~V}$ |  | -1.3 | -2.0 |  | mA |
| $\mathrm{I}_{\mathrm{sc}}$ | Output Short Circuit Current Outputs a through g | $V_{c c}=$ Max, $($ Note 3) |  |  | $-3.0$ | -4.0 | mA |
| $I_{\text {cc }}$ | Supply Current | $\mathrm{V}_{\mathrm{Cc}}=\mathrm{Max}$ | DM5448 |  | 50 | 76 | mA |
|  |  |  | DM7448 |  | 50 | 90 | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for DM5446A, DM5447A and DM5448, and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for DM 7446 A , DM 7447 A and DM 7448 . All typicals are given for $\mathrm{V}_{\mathrm{C}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## switching characteristics

DM5446A/DM7446A, DM5447A/DM7447A, DM5448/DM7448 ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| PARAMETER |  | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {pdo }}$ | Propagation Delay to a Logical "0" | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | $\mathrm{R}_{\mathrm{L}}=120 \Omega$ | DM5446A/DM7446A |  |  | 100 | ns |
|  |  |  |  | DM5447A/DM7447A |  |  | 100 | ns |
|  |  |  | $R_{L}=1 \mathrm{k} \Omega$, DM5448 |  |  |  | 100 | ns |
|  |  |  | $\mathrm{R}_{\mathrm{L}}=667 \Omega, \mathrm{DM} 7448$ |  |  |  | 100 | ns |
| $t_{p d 1}$ | Propagation Delay to a Logical "1" | $C_{L}=15 \mathrm{pF}$ | $\mathrm{R}_{\mathrm{L}}=120 \Omega$ | DM5446A/DM7446A |  |  | 100 | ns |
|  |  |  |  | DM5447A/DM7447A |  |  | 100 | ns |
|  |  |  | $R_{L}=1 \mathrm{k} \Omega$, DM5448 |  |  |  | 100 | ns |
|  |  |  | $R_{\text {L }}=667 \Omega$, DM7448 |  |  |  | 100 | ns |

## truth tables

DM5446A/DM7446A, DM5447A/DM7447A

| INPUTS |  |  |  |  |  |  |  | OUTPUTS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DECIMAL OR FUNCTION | LT | RBI | D | C | B | A | B1/RBO | a | b | c | d | e | $f$ | g | NOTE |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 . | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 1 | 1 | x | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1. | 1 | 1 | 1 | 1 |
| 2 | 1 | x | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |  |
| 3 | 1 | x | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |  |
| 4 | 1 | $x$ | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |  |
| 5 | 1 | x | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | - |
| 6 | 1 | $x$ | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |  |
| 7 | 1 | $x$ | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |  |
| 8 | 1 | $x$ | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| 9 | 1 | $x$ | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |  |
| 10 | 1 | $x$ | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 |  |
| 11 | 1. | $x$ | 1 | 0 | 1 | 1 | 1 | 1. | 1 | 0 | 0 | 1 | 1 | 0 |  |
| 12 | 1 | $x$ | 1 | 1 | 0 | 0 | 1 ', | 1 | 0 | 1 | 1 | 1 | 0 | 0 |  |
| 13 | 1 | $x$ | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | - | 1 | 0 | 0 |  |
| 74 | 1 | $x$ | 1 | 1 | 1 | 0 | 1 | 1 | 1. | 1 | 0 | 0 | 0 | 0 |  |
| 15 | 1. | x | 1 | 1 | 1 | , 1 | 1 | 1 | 1 | 1. | 1 | 1 | . 1 | 1 |  |
| Bt | $x$ | x | x | x | $\times$ | $\times$ | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 2 |
| RBI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1. | 1 | 1 | 1 | 1 | 1 | 3 |
| LT | 0 | X | $\times$ | $\times$ | $\times$ | $\times$ | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 4 |

Note 1: $\mathrm{BI} /$ RBO is wire-AND logic serving as blanking input (BI) and/or ripple-blanking output (RBO). The blanking input (BI) must be open or held at a logic " 1 " when output functions $0-15$ are desired, and the ripple-blanking input (RBI) must be open or at a logical " 1 " if blanking of a decimal 0 is not desired. $X=$ input may be high or low.
Note 2: When a logical " 0 " is applied directly to the blanking input (forced condition) all segment outputs go to a logical " 1 " regardless of the state of any other input condition.
Note 3: When the ripple-blanking input (RBI) and inputs $A, B, C$ and $D$ are at logical " 0 ", with the lamp test input at logical " 1 ," all segment outputs go to a logical " 1 " and the ripple-blanking output (RBO) goes to a logical " 0 " (response condition).
Note 4: When the blanking input/ripple-blanking output (BI/RBO) is open or held at a logical " 1 ," and a logical " 0 " is applied to the lamp-test input, all segment outputs go to a logical " 0. ."

DM5448/DM7448

| INPUTS |  |  |  |  |  |  |  | OUTPUTS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { DECIMAL } \\ & \text { OR } \\ & \text { FUNCTION } \end{aligned}$ | LT | RBI | D | C | B | A | B1/RBO | a | b | c | d | e | $f$ | 9 | NOTE |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | - 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| . 1 | 1 | $x$ | 0 | 0 | 0 | 1 | 1 | - 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 2 | 1 | $x$ | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |  |
| 3 | 1 | $x$ | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |  |
| 4 | 1 | $x$. | 0 | 1 | 0 | 0 | - 1 | 0 | 1 | 1. | 0 | 0 | 1 | 1 | " |
| 5 | 1 | $x$ | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |  |
| 6 | 1 | $x$ | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |  |
| 7 | 1 | $\times$ | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |  |
| 8 | 1 | x | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |
| 9 | 1 | x | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |  |
| 10 | 1 | x | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |  |
| 11 | 1 | $\times$ | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |  |
| 12 | 1 | x | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |  |
| 13 | 1 | $x$ | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |  |
| 14 | 1 | $x$ | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |  |
| 15 | 1 | $\times$ | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| BI | x | $x$ | x | $\times$ | $x$ | $x$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 |
| RBI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 |
| LT | 0 | X | $\times$ | X | x | x | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 4 |

Note 1: BI/RBO is wire-AND logic serving as blanking input ( BI ) and/or ripple-blanking output (RBO). The blanking input (BI) must be open or held at a logical " 1 " when output functions $0-15$ are desired, and the ripple-blanking input (RBI) must be open or at a logical " 1 " if blanking of a decimal 0 is not desired. $X=$ input may be high or low.
Note 2: When a logical " 0 " is applied directly to the blanking input (forced condition) all segment outputs go to a logical " 0 " regardless of the state of any other input condition.
Note 3: When the ripple-blanking input (RBI) and inputs $A, B, C$ and $D$ are at logical " 0, " with the lamp test at logical " 1 " all segment outputs go to the logical " 0 " and the ripple blanking output (RBO) goes to a logical " 0 " (response condition).
Note 4: When the blanking input/ripple-blanking output (RI/RBO) is open or held at a logical " 1 ," and a logical " 0 " is applied to the lamp-test input, all segment outputs go to a logical "1."

## output display



## output stage schematics



DM5446A/DM7446A DM5447A/DM7447A


DM5448/DM7448
ac test circuit

switching time waveforms


A Input to Outputs


RBI Input to Outputs
Note 1: The truth table generator and pulse generator have the following characteristics:
$V_{\text {OUT }}(1) \geq 2.4 \mathrm{~V}, \mathrm{~V}_{\text {Out }}(0) \leq 0.4 \mathrm{~V}, \mathrm{t}_{\mathrm{r}}$ and $\mathrm{t}_{\mathrm{t}} \leq \mathbf{1 0} \mathrm{ns}$, and $\mathrm{PRR}=1.0 \mathrm{MHz}$.
Note 2: Inputs B, C, and D transitions occur simultaneously with or prior to input A
transitions. $\mathrm{RBI}=4.5 \mathrm{~V}$.
Note 3: $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.

## DM54141/DM74141

## BCD to decimal decoder/driver

## general description

The DM54141/DM74141 is a second-generation $B C D$ to decimal decoder designed specifically to drive cold cathode indicator tubes. This decoder demonstrates an improved capability to minimize switching transients in order to maintain a stable display.
Full decoding is provided for all possible input states. For binary inputs 10 through 15, all the outputs are off. Therefore the DM54141/DM74141, combined with a minimum of external circuitry, can use these invalid codes in blanking leadingand/or trailing-edge zeros in a display as shown in the typical application data. The ten high-performance NPN output transistors have a maximum reverse current of $50 \mu \mathrm{~A}$ at 55 V .

Low-forward-impedance diodes are also provided for each input to clamp negative-voltage transitions

## Display Drivers

in order to minimize transmission-line effects. Power dissipation is typically 55 mW , which is about one-half the power requirement of earlier designs.

## features

- Drives cold cathode numeric indicator tubes directly
- $50 \mu \mathrm{~A}$ maxileakage current at 55 V
- Low power dissipation of 55 mW typ
- Fully decoded inputs ensure all outputs off for invalid codes
- Input clamp diodes for minimizing transmission line effects


## logic diagram


connection diagram

Dual-In-Line and Flat Package


Order Number DM54141J or DM74141J

Order Number DM74141N

Order Number DM54141W or DM74141W

| absolute maximum ratings（Note 1） | operating conditions |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | UNITS |
| Supply Voltage， $\mathrm{V}_{\mathrm{CC}}$ |  |  |  |  |
| Supply Voltage 7．0V | DM74141 | 4.75 | 5.25 | V |
| Input Voltage 5.5 V | DM54141 | 4.5 | 5.5 | V |
| Output Voltage 60 V | Temperature， $\mathrm{T}_{\mathrm{A}}$ |  |  |  |
| Storage Temperature Range $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |  |  |
| Lead Temperature（Soldering， 10 seconds） $300^{\circ} \mathrm{C}$ | DM54141 | －55 | ＋125 | ${ }^{\circ} \mathrm{C}$ |

## electrical characteristics（Notes 2 and 3 ）

|  | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Logical＂1＂Input Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$ |  |  | 2.0 |  |  | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Logical＂1＂Input Current | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}$ | $V_{1 H}=5.5 \mathrm{~V}$ |  |  |  | 0.1 | mA |
|  |  |  | $\mathrm{V}_{1 H}=2.4 \mathrm{~V}$ | A Input |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  |  | B，C，or D Input |  |  | 80 | $\mu \mathrm{A}$ |
| $V_{\text {IL }}$ | Logical＂ 0 ＂Input Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$ |  |  |  |  | 0.8 | V |
| IIL | Logical＇ 0 ＂Input Current | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{~V}$ |  | A Input |  |  | －1．6 | mA |
|  |  |  |  | B，C，or D Input |  |  | －3．2 | mA |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Clamp Voltage | $\mathrm{V}_{C C}=\mathrm{Min}, \mathrm{I}_{\mathrm{CD}}=-12 \mathrm{~mA}$ |  |  |  |  | －1．5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical＂ 1 ＂Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{I}_{\mathrm{OH}}=0.5 \mathrm{~mA}$ |  |  | 60 |  |  | V |
| $\mathrm{I}_{\mathrm{OH}}$ | Logical＂1＂Output Current | $V_{c c}=\operatorname{Max}$ | $\mathrm{V}_{0}=55 \mathrm{~V}$ |  |  |  | 50 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=30 \mathrm{~V}$ Input States 10－15 |  |  |  | 5.0 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OL }}$ | Logical＇0＂Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OL}}=7.0 \mathrm{~mA}$ |  |  |  |  | 2.5 | V |
| Icc | Supply Current | $\mathrm{V}_{\mathrm{cC}}=$ Max，All Inputs Gnd，All Outputs Open |  |  |  | 11 | 25 | mA |

Note 1：＂Absolute Maximum Ratings＂are those values beyond which the safety of the device cannot be guaranteed．Except for＂Operating Temperature Range＂they are not meant to imply that the devices should be operated at these limits．The table of＂Electrical Characteristics＂ provides conditions for actual device operation．
Note 2：Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DM 54141 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DM 74141 ．All typicals are given for $\mathrm{V}_{\mathrm{C}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ ．
Note 3：All currents into device pins shown as positive，out of device pins as negative，all voltages referenced to ground unless otherwise noted．All values shown as max or min on absolute value basis．

## truth table

| INPUT |  |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: |
| D | C | B | A | ON $^{\dagger}$ |
| L | L | L | L | 0 |
| L | L | L | H | 1 |
| L | L | H | L | 2 |
| L | L | H | H | 3 |
| L | H | L | L | 4 |
| L | H | L | H | 5 |
| L | H | H | L | 6 |
| L | H | H | H | 7 |
| H | L | L | L | 8 |
| H | L | L | H | 9 |
| H | L | H | L | NONE |
| H | L | H | H | NONE |
| H | H | L | L | NONE |
| H | H | L | H | NONE |
| H | H | H | L | NONE |
| H | H． | H | H | NONE |

HAll high level，L＝low level

DS8650 low voltage 4-digit LED driver

## general description

The DS8650 is a 4 -digit LED display driver designed specifically for electronic watches. Its inputs interface directly with CMOS watch circuits such as the MM5829, and its outputs sink typically 75 mA from a common cathode LED watch display.

The DS8650 is supplied in dice form. Plastic DIP parts are available for device evaluation.

## features

- Direct interface with CMOS watch circuits
- Grouped inputs and outputs
- Low voltage operation
- Packaged devices available for evaluation


## schematic diagram


connection diagram and chip pad layout



Note 1: All dimensions in millinchas.
Note 2: Die size 33 mils x 36 mils. Note 3: Pads 4.0 mils square clear area

## absolute maximum ratings

## Applied Voltage

$$
\begin{aligned}
& V_{\text {IN }}=1.5 \mathrm{~V} \\
& V_{\text {OUT }}=5 \mathrm{~V}
\end{aligned}
$$

electrical characteristics (Note 1)
$2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 2.9 \mathrm{~V} ;-5^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$, unless otherwise specified.

|  | PARAMETER | CONDITION | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{1 H}$ | Input "ON" Current | $\mathrm{V}_{\text {IN }}=1.1 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=42 \mathrm{~mA}$ | 0.84 | 1.4 |  | mA |
| $I_{\text {IL }}$ | Input "OFF" Current | $\mathrm{V}_{\text {IN }}=0.2 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5.0 \mathrm{~V}$ |  | -0.01 | -20 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output "ON" Voltage | $\mathrm{I}_{\mathrm{OL}}=42 \mathrm{~mA}, \mathrm{I}_{\mathrm{IN}}=840 \mu \mathrm{~A}, \mathrm{~V}_{\text {CC }}=2.4 \mathrm{~V}$ |  |  | 0.40 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}}=63 \mathrm{~mA}, \mathrm{I}_{\mathrm{IN}}=1.3 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  |  | 0.55 | V |
| $I_{\text {cex }}$ | Output Leakage Current (4 Outputs Tied Together) | $\mathrm{V}_{\text {IN }}=0.2 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5.0 \mathrm{~V}$ |  | 0.07 | 1.0 | $\mu \mathrm{A}$ |
|  | Output Sink Current | $\mathrm{V}_{\text {OL }}=0.55 \mathrm{~V}, \mathrm{I}_{\text {IN }}=1.3 \mathrm{~mA}$ | 63 | 75 |  | mA |

Note 1: All references to $\mathrm{V}_{\mathrm{CC}}$ apply on a system basis since the DS8650 has no $\mathrm{V}_{\mathrm{CC}}$ connection.

## DS8651, DS8659 low voltage seven-segment LED drivers

## general description

The DS8651 and DS8659 are seven segment LED display drivers specifically designed for electronic watches. Their inputs interface directly with CMOS watch circuits such as the MM5829, and their outputs provide a constant current drive for common cathode LED watch displays. Output current drive from the DS8651 is 6.5 mA typical per segment and the DS8659 provides 10 mA typically, thus no external resistors are needed.

Both circuits are supplied in dice form. Plastic DIP parts are available for device evaluation.

## features

- Direct interface with CMOS watch circuit
- Internally set constant current drive
- Grouped inputs and outputs
- Packaged devices available for evaluation
- Low voltage operation


## schematic diagram



## connection diagram and chip pad layout

Dual-In-Line Package



Note 1: All dimensions in millinches.
Note 2: Die size 51 mils x 69 mils.
Note 3: Pads 4.5 mils square clear typically.

## absolute maximum ratings (Note 1)

Maximum Applied Voltage
Minimum Applied Voltage

$$
\begin{array}{r}
V_{C C}=5 \mathrm{~V} \\
V_{c c}=-0.3 V
\end{array}
$$

electrical characteristics (Notes 2 and 3)
$2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 2.9 \mathrm{~V} ;-5^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$, unless otherwise specified.

| PARAMETER |  | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{1 H}$ | Input Current | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {cc }}=2.7 \mathrm{~V}$ |  | DS8651 |  | -150 | $-300$ | $\mu \mathrm{A}$ |
|  |  |  |  | DS8659 |  | -150 | -300 | $\mu \mathrm{A}$ |
| $1 / 2$ | Input "OFF" Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {cC }}-0.2 \mathrm{~V}$ |  |  |  |  | -200 | $n \mathrm{~A}$ |
| ICEX | Output "OFF' Current | $\mathrm{V}_{\text {IN }}=2.9 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=3.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.3 \mathrm{~V}$ |  |  |  | 0.06 | 2 | $\mu \mathrm{A}$ |
| ${ }^{\mathrm{I} \mathrm{OH}}$ | Output "ON" Current | $V_{\text {IN }}=0.8$ | $\mathrm{V}_{\text {CC }}=2.9, \mathrm{~V}_{\text {OUT }}=2.3$ | DS8651 |  |  | -10 | mA |
|  |  |  | $\mathrm{V}_{\text {CC }}=2.7, \mathrm{~V}_{\text {OUT }}=2.2$ |  | -5 | -6.5 | -8 | mA |
|  |  | $V_{\text {IN }}=0.5, V_{\text {CC }}=2.4, V_{\text {OUT }}=2.15$ |  |  | -3.5 |  |  | mA |
|  |  | $V_{\text {IN }}=0.5, V_{\text {OUT }}=2.15$ | $\mathrm{V}_{\mathrm{cc}}=2.7$ | DS8659 | -7 | -10 |  | mA |
|  |  |  | $\mathrm{V}_{\mathrm{cc}}=2.4$ |  | -4.5 |  |  | mA |
| 1 cc | Supply Current | $V_{C C}=2.7 \mathrm{~V}, V_{\text {IN }}=0.5 \mathrm{~V}, V_{\text {OUT }}=2.15 \mathrm{~V}$ <br> One Input-Output Pair "ON" at a Time |  | DS8659 |  | 12 | 15 | $m A$ |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} /$ max limits apply across the $-5^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8651/DS8659. All typical values are for $T_{A}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or $\min$ on absolute value basis.

## DS8654 8 output buffer DS8655 12 output decoder/driver and oscillator DS8656 diode matrix

## system description

The DS8654, DS8655 and DS8656 are specifically designed to operate a thermal printing head for calculator or other uses. In this application the same segment in each digit is selected at the same time, reducing the overall time for a complete print cycle. The DS8654 is an 8 -digit driver. With a 15 -digit print head, two of the DS8654 are required. The DS8655 is an 8 -segment driver. It drives 15 mA to the base of an external power transistor, which in turn may have to sink up to 800 mA if all segments happen to be selected. The segment drive is sequential and is decoded from inputs A, B and C. These inputs with an enable input and an Indicator Status input operate four status drive outputs, which are also selected sequentially. These outputs, designated LV, ADD, MEM and CALC are designed to drive LED status lamps through a single external limiting resistor to ground. The DS8655 also provides the clock for the calculator circuit (MM5786) with an external resistor and capacitor for accuracy.

The DS8656 diode arrays are used to prevent "sneak" currents in the resistive print head. In a 15 -digit print head with one alphanumeric digit there are 119 resistor segments requiring 119 diodes. For ease of assembly, the DS8656 is configured in four groups of three common cathode diodes in each group. In the system, ten parts of DS8656 are required.

The whole system, Figure 1, is designed to operate from a +19 V supply for the print head and an 8 -cell nickle-cadmium battery supplying -8 V to -11.6 V for the rest of the electronics. The 8 -segment drive trans-
istors require $L V_{\text {CER's }}$ of $33 \mathrm{Vmin}, B$ of $>100$ at $\mathrm{I}_{\mathrm{C}}=500 \mathrm{~mA}$, and $\mathrm{V}_{\mathrm{SAT}} \leq 1.0 \mathrm{~V}$ at 800 mA with 15 mA drive.

## general description

DS8654 is an 8-digit driver with emitter/follower outputs. It can source up to 50 mA at a low impedance, and operates with a constant internal drive current over a wide range of power supply-from 5 V to 33 V . The DS8654 can be used to drive electrical or mechanical, multiplexed or unmultiplexed display systems. It can be used as a segment driver for common cathode displays with external current limiting resistors or can drive incandescent or fluorescent displays directly, both digits (anodes) and segments (grids). It will be necessary to run the device at a lower duty cycle, to keep the maximum package dc power dissipation less than 600 mW while operating all 8 outputs at high supply voltage and large source current. The inputs are MOS compatible and eliminate the need for level shifting since inputs are referenced to the most negative supply of system.

The DS8655 is a 1 -out-of- 8 segment decoder/driver; also has 1 -out-of-4 decoded status outputs and on-chip clock generator. The segment outputs and status outputs are controlled by enable and indicator status inputs respectively. The segment outputs can source 15 mA min. The status outputs are capable of sinking up to 40 mA at a low impedance. The device has a low-voltage battery indicator.

The clock frequency of the oscillator can be controlled by external timing components, R and C .

## connection diagrams



switching characteristics DS8655 $\mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified.

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{p d 0}$ | Propagation Delay to a Logical " 0 " <br> From Input to Segment/Status Output | See ac Test Circuits |  |  | 100 | ns |
| $\mathrm{t}_{\text {paO }}$ | Propagation Delay to a Logical " 0 " From Enable Indicator Status to Segment/Status Output | See ac Test Circuits |  |  | $100$ | ns |
| $t_{p d 1}$ | Propagation Delay to a Logical "1" From Input to Segment/Status Output | See ac Test Circuits | $\cdots$ |  | 100 | ns |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Propagation Delay to a Logical "1" <br> From Enable/Indicator Status to <br> Segment/Status Output | See ac Test Circuits |  |  | 100 | ns |
| $\mathrm{f}_{\text {OSC }}$ | Oscillator Frequency | $R=18 \mathrm{k}, \mathrm{C}=1500 \mathrm{pF}$ |  | 100 |  | kHz |
| d | Duty Cycle | $\mathrm{R}=18 \mathrm{k}, \mathrm{C}=1500 \mathrm{pF}$ | 40 |  | 60 | \% |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8655. All typicals are given for $\mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be turned "ON."
Note 5: Oscillator frequency controlled by external timing components, resistor ( 2 k to 20 k ) and capacitor,
electrical characteristics DS8656( $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {R }}$ | Peak Inverse Voltage | $\mathrm{I}_{\mathrm{R}}=0.1 \mathrm{~mA}$ | 35 |  | $\cdot$ | V |
| $V_{F}$ | Forward Voltage | $\mathrm{I}_{\mathrm{F}}=50 \mathrm{~mA}$ |  |  | 1.5 | V |
| $t_{r}$ | Reverse Recov. Time | $\mathrm{I}_{\mathrm{F}}=50 \mathrm{~mA}$ to $\mathrm{I}_{\mathrm{R}}=0.1 \mathrm{~mA}$ at $\mathrm{V}_{\mathrm{R}}=30 \mathrm{~V}$ |  |  | 1.0 | $\mu \mathrm{s}$ |

## schematic diagram


ac test circuits and switching time waveforms DS8655


FIGURE 1.


FIGURE 2.


FIGURE 3.
typical application



## DS8658 low voltage four-digit LED driver

## general description

The DS8658 is a 4 -digit LED display driver designed specifically for electronic watches. Its inputs interface directly with CMOS watch circuits such as the MM5829, and its outputs sink typically 100 mA from a common cathode LED watch display.

The DS8658 is supplied in dice form. Plastic DIP parts are available for device evaluation.

## features

- Direct interface with CMOS watch circuits
- Grouped inputs and outputs
- Low voltage operation
- Packaged devices available for evaluation


## schematic diagram


connection diagram and chip pad layout


Note 1: All dimensions in millinches.
Note 2: Die size 33 mils $\times 36$ mils.
Note 3: Pads 4.0 mils square clear area.

## absolute maximum ratings

Applied Voltage

$$
\begin{aligned}
& V_{\text {IN }}=1.5 \mathrm{~V} \\
& V_{\text {OUT }}=5 \mathrm{~V}
\end{aligned}
$$

## electrical characteristics (Note 1)

$2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 2.9 \mathrm{~V} ;-5^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$, unless otherwise specified.

|  | PARAMETER | CONDITION | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {IH }}$ | Input "ON" Current | $V_{\text {IN }}=1.1 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=56 \mathrm{~mA}$ | 0.84 . | 6 |  | mA |
| $I_{\text {IL }}$ | Input "OFF' Current | $\mathrm{V}_{\text {iN }}=0.2 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}$ |  | -0.01 | -20 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output "ON" Voltage | $\mathrm{I}_{\mathrm{OL}}=56 \mathrm{~mA}, \mathrm{I}_{\text {IN }}=840 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{CC}}=2.4 \mathrm{~V}$ |  |  | 0.40 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}}=84 \mathrm{~mA}, \mathrm{I}_{\mathrm{IN}}=1.3 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  |  | 0.55 | V |
| $I_{\text {CEX }}$ | Output Leakage Current <br> (4 Outputs Tied Together) | $V_{I N}=0.2 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}$ |  | 0.07 | 1.0 | $\mu \mathrm{A}$ |
| ${ }^{1} \mathrm{OL}$ | Output Sink Current | $\mathrm{V}_{\mathrm{OL}}=0.55 \mathrm{~V}, \mathrm{I}_{\mathrm{IN}}=1.3 \mathrm{~mA}$ | 84 | 100 |  | mA |

Note 1: All references to $V_{C C}$ apply on a system basis since the $D S 8658$ has no $V_{C C}$ connection.

## DS8673, DS8674 7-segment decoder/driver/latch general description

The DS8673, DS8674 is a 7 -segment decoder/driver with latches on the address inputs and active low constant current outputs to drive LEDs directly.

The DS8673, DS8674 accepts a 4-bit binary code and produces output drive to the appropriate segments of the 7 -segment display. It has a decode format which produces numeric codes " 0 " through " 9 " and other codes as shown on subsequent pages (see truth table).

Latches on the four data inputs are controlled by an active low Latch Enable $\bar{E}_{L}$. When $\bar{E}_{L}$ is low, the state of the outputs is determined by the input data. When $\overline{E_{L}}$ goes high, the last data present at the inputs is stored in the latches and the outputs remain stable. The $\overline{E_{\mathrm{L}}}$ pulse width necessary to accept and store data is typically 50 ns , which allows data to be strobed into the DS8673, DS8674 at normal TTL speeds. This feature means that data can be routed directly from high speed counters and frequency dividers into the display without slowing down the system clock or providing intermediate data storage.
The latch/decoder combination is a simple system which drives LED displays with multiplexed data inputs from MOS time clocks, DVMs, calculator chips, etc. Data inputs are multiplexed while the displays are in static mode. This lowers componen't and insertion costs, since several circuits-seven resistors per display, strobe drivers, a separate display voltage source, and clock failure detect circuits-traditionally found in multi-
plexed display systems are eliminated. It also allows low strobing rates to be used without display flicker.

Another feature of the DS8673, DS8674 is the reduced loading on the data inputs when the latch enable is high (only $10 \mu \mathrm{~A}$ typ). This allows many DS8673, DS8674's to be driven from a MOS device in multiplex mode without the need for drivers on the data lines.

The DS8673, DS8674 also provides automatic blanking of the leading and/or trailing edge zeros in a multidigit decimal number, resulting in an easily readable decimal display conforming to normal writing practice.

## features

- High speed input latches for data storage
- 15 mA constant current sink capability to directly drive common anode LED displays. . . man 1 type
- Active low latch enable for easy interface with MSI circuits
- Data input loading essentially zero when latch disabled
- Automatic ripple blanking for suppression of leading edge zeros and/or trailing edge zeros
- Pin out compatible with other standard MSI decoders such as DM7446, DM7447 and DM7448
- Replaces Fairchild 9374 and Signetics $8 T 74$ pin for pin


## connection diagram



DS8673 Digit Display


DS8674 Digit Display

*Specifications may change.

## electrical characteristics (Notes 2 and 3 )

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | Guaranteed Input High Voltage for All Inputs |  | 2.0 |  |  | v |
| $V_{\text {IL }}$ | Input Low Voltage | Guaranteed Input Low Voltage for All Inputs |  |  |  | 0.8 | v |
| $V_{C D}$ | Input Clamp Diode Voltage | $\begin{aligned} & V_{C C}=M i n, I_{\mathbb{N}}=-12 \mathrm{~mA}, \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  |  | -1.5 | v |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage $\overline{\text { RBO }}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}=-40 \mu \mathrm{~A}$ |  | 2.4 | 3.5 |  | v |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage $\overline{\mathrm{RBO}}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OL}}=0.8 \mathrm{~mA}$ |  |  | 0.25 | 0.4 | V |
| Iol | Output Low Current $\overline{\mathrm{a}}$ through $\overline{\mathrm{g}}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=3.0 \mathrm{~V}$ |  | 12 | 15 | 18 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ |  |  | 14 |  | mA |
| $\mathrm{I}_{\text {CEX }}$ | Output High Leakage Current $\overline{\mathrm{a}}$ through $\overline{\mathrm{g}}$ | $\mathrm{V}_{\text {cc }}=$ Max, $\mathrm{V}_{\text {OUT }}=5.5 \mathrm{~V}$ |  |  |  | 250 | $\mu \mathrm{A}$ |
|  | Input High Current | $\begin{aligned} & V_{c \mathrm{CC}}=\mathrm{Max}, \\ & \mathrm{~V}_{\mathrm{IN}}=2.4 \mathrm{~V} \end{aligned}$ | Data |  | 10 | 40 | $\mu \mathrm{A}$ |
|  |  |  | $\overline{\mathrm{RBI}}$ and $\overline{\mathrm{E}_{\mathrm{L}}}$ |  | 5 | 20 | $\mu \mathrm{A}$ |
| $I_{\text {IH }}$ | Input High Current | $V_{C C}=M a x, V_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
|  | Input Low Current | $\begin{aligned} & V_{c \mathrm{CC}}=\mathrm{Max}, \\ & \mathrm{~V}_{\text {IN }}=0.4 \mathrm{~V} \end{aligned}$ | $\overline{E_{L}}$ and $\overline{\mathrm{RBI}}$ |  | -0.25 | -0.4 | mA |
|  |  |  | Data (Latch Enable Low) |  | -0.25 | -0.4 | mA |
|  |  |  | Data (Latch Enable High) |  | $\pm 0.01$ | -0.06 | mA |
|  |  |  | $\overline{\text { RBO ( Used as an Input) }}$ |  | -0.7 | -1.2 | mA |
| Icc | Power Supply Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.0 \mathrm{~V}$ |  |  | 35. | 50 | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+75^{\circ}$ range for the DS8673 and DS8674. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or $\min$ on absolute value basis.
switching characteristics $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PHL }}$ | Turn On Delay Data Input to Output | $R_{L}=1 \mathrm{k} \Omega, C_{L}=15 \mathrm{pF},$ <br> (Figure 3) |  |  | 140 | ns . |
| $\mathrm{t}_{\text {PLH }}$ | Turn Off Delay Data Input to Output | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF},$ <br> (Figure 3 ) |  |  | 140 | ns |
| $\mathrm{t}_{\text {PHL }}$ | Turn On Delay $\overline{E_{L}}$ Input to Output | $R_{L}=1 \mathrm{k} \Omega, C_{L}=15 \mathrm{pF},$ <br> (Figure 2) |  |  | 140 | ns |
| tPLH | Turn Off Delay $\overline{\mathrm{E}_{\mathrm{L}}}$ Input to Output | $R_{L}=1 \mathrm{k} \Omega, C_{L}=15 \mathrm{pF},$ <br> (Figure 2) |  |  | 140 | ns |
| $t_{s}(H)$ | Set-Up Time High Data to Latch Enable | (Figure 4) | 75 |  |  | ns |
| $t_{n}(H)$ | Hold Time High Data to Latch Enable | (Figure 4) | 0 |  |  | ns |
| $t_{s}(L)$ | Set-Up Time Low Data to Latch Enable | (Figure 4) | 30 |  |  | ns |
| $t_{n}(L)$ | Hold Time Low Data to Latch Enable | (Figure 4) | 0 |  |  | ns |
| $t_{w}\left(\overline{E_{L}}\right)$ | Latch Enable Pulse Width | (Figure 5) | 85 | 50 |  | ns |

Set-Up Time: $t_{s}$ is defined as the time required for the logic level to be present at the Data Input prior to the Enable transition from Low to High in order for the latch to recognize and store the new data.
Hold Time: $t_{h}$ is defined as the minimum time following the Enable transition from Low to High that the logic level must be maintained at the data input in order to ensure continued recognition. A negative Hold Time indicates that the logic level may be released prior to the Enable transition from Low to High and still be recognized.

## typical performance characteristics


output voltage (V)
FIGURE 1. Typical Constant Segment Current vs Output Voltage

## switching time waveforms



FIGURE 2.


FIGURE 4.


FIGURE 3.


FIGURE 5.

## block diagram



## truth table

| BINARY STATE | $\overline{E_{L}}$ | RBI |  |  | A1 | A0 | $\overline{\mathrm{a}}$ | $\overline{\text { b }}$ | $\bar{c}$ | $\frac{\mathrm{OUT}}{\mathrm{~d}}$ | $\overline{\text { e }}$ | f | $\overline{\mathrm{g}}$ | RBO | DISPLAY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | H | * | X | X | X | X |  |  |  | ST |  |  |  | - H | STABLE |
| 0 | L | L | L | L | L | L | H | H | H | H | H | H | H | L | BLANK |
| 0 | L | H | L | L | L | L | L | L | L | L | L | L | H | H | $\square 7$ |
| 1 | L | X | L | L | L | H | H | L | L | H | H | H | H |  | 1 |
| 2 | L |  | L | L | H | L | L | L | H | L | L | H | L |  | 2 |
| 3 | L |  | L | L | H | H | L | L | L | L | H | H | L. |  | $\exists$ |
| 4 | L |  | L | H | L | L | H | L | L | H | H | L | L |  | 4 |
| 5 | L |  | L' | H | L | H | L. | H | L | L | H | L | L |  | 5 |
| 6 | L |  | L | H | H | L | L | H | L | L | L | L | L |  | E |
| 7 | L |  | L | H | H | H | L | L | L | H | H | H | H |  | 7 |
| 8 | L |  | H | L | L | L | L | L | L | L | L | L | L |  | 日 |
| 9 | L |  | H | L | L | H | L | L | L | H | H | L | L |  | 9 |
| 10 | L |  | H | L | H | L | H | H | H | H | H | H | L |  | - |
| 11 | L |  | H | L | H | H | L | H | H | L | L | L | L |  | $E$ |
| 12 | L |  | H | H | L | L | H | L | L | H | L | L | L |  | H |
| 13 | L |  | H | H | L | H | H | H | H | L | L | L | H |  | 1 |
| 14 | L | 1 | H | H | H | L | L | L | H | H | L | L | L | $t$ | $\rho$ |
| 15 | L | $x$ | H | H | H | H | H | H | H | H | H | H | H | H | BLANK |
| x | X | X | X | X | X | X | H | H | H | H | H | H | H | L** | BLANK |

*The RBI will blank the display only if a binary zero is stored in the latches.
** $\overline{\mathrm{RBO}}$ used as an input overrides all other input conditions.

| DEFINITION | INPUTS | OUTPUTS |
| :---: | :--- | :--- |
| H | High Voltage Level | Output is "OFF" |
| L | Low Voltage Level | Sinking Current |
| X | Don't Care |  |



Segment Identification

## application hints (con't)

forward voltage drop. Therefore, the required total power for seven segments would be:

$$
\begin{aligned}
P_{(1.7)} & =1.7 \mathrm{~V} \times 15 \mathrm{~mA} \times 7 \\
& =178.5 \mathrm{~mW} \\
P_{(3.4)} & =3.4 \mathrm{~V} \times 15 \mathrm{~mA} \times 7 \\
& =357 \mathrm{~mW}
\end{aligned}
$$

The remaining power is dissipated by the driver outputs which are maintaining the 15 mA constant current required by the LEDs. Most of this power is wasted, since the driver can maintain approximately 15 mA with as little as 0.5 V across the output device. By using a separate power source ( $V_{S}$ ) for the LEDs, which is set to the LED $V_{F}$ plus the offset voltage of the driver, as much as 280 mW can be saved per digit, i.e.,

$$
\begin{aligned}
\mathrm{V}_{\mathrm{S}} & =\mathrm{V}_{F(\text { MAX }}+\mathrm{V}_{\text {OFFSET }} \\
& =2.0 \mathrm{~V}+0.5 \mathrm{~V} \\
& =2.5 \mathrm{~V} \\
\mathrm{P}_{\mathrm{T}} & =2.5 \mathrm{~V} \times 14 \mathrm{~mA} \text { (from Figure 2) } \times 7 \\
& =245 \mathrm{~mW}
\end{aligned}
$$

These figures show that using a separate supply to drive the LEDs can offer significant display power savings. In battery powered equipment, two rechargeable nicklecadmium cells in series would be sufficient to drive the display, while four such cells would be needed to operate the logic units.

## LOW POWER, LOW COST DISPLAY POWER SOURCES

In small line operated systems using TTL/MSI and LED or incandescent displays, a significant portion of the total dc power is consumed to drive the displays. Since it is irrelevant whether displays are driven from unfiltered dc or pulsed dc (at fast rates), a dual power system can be used that makes better utilization of transformer rms ratings. The system utilizes a full wave rectified but unsmoothed dc voltage to provide the displays with 120 Hz pulsed power while the rest of the system is driven by a conventional dc power supply circuit. The
frequency of 120 Hz is high enough to avoid display flicker problems. The main advantages of this system are:
a. Reduced transformer rating
b. Much small smoothing capacitor
c. Increased LED light output due to pulsed operation

With the standard capacitor filter circuit, the rms current (full wave) loading of the transformer is approximately twice the dc output. Most commercial transformer manufacturers rate transformers with capacitive input filters as follows:

## Full Wave Bridge Rectifier Circuit Transformer rms current $=1.8 \times$ dc current required <br> Full Wave Center Tapped Rectifier Circuit Transformer rms current $=1.2 \times \mathrm{dc}$ current required

Therefore, the removal of a large portion of the filtered dc current requirement (display power) substantially reduces the transformer loading.

There are two basic approaches. First (Figure 7) is the direct full wave rectified unregulated supply to power the displays. The DS8673, DS8674 decoder driver constant current feature maintains the specified segment current after the LED diode drop and 0.5 V saturation voltage has been reached ( $\cong 2.2 \mathrm{~V}$ ). Care must be exercised not to exceed the drivers' power ratings and the maximum voltage that the decoder driver sees in both the "ON" and "OFF" modes.

The second approach (Figure 8) uses a 3-terminal voltage regulator such as the LM340T-5 to provide dc pulsed power to the display with the peak dc voltage limited to 5 V . This approach allows easier system thermal management by heat sinking the regulator rather than the display or display drivers. When this power source is used with an intensity modulation scheme or with a multiplexed display system, the frequencies must be chosen such that they do not beat with the 120 Hz full wave rectified power frequency.


FIGURE 6.

## application hints (con't)



FIGURE 7.


FIGURE 8.


FIGURE 9.

## DS8692, DS8693, DS8694 printing calculator interface set

## general description

Two DS8692 IC's and one each of the DS8693 and DS8694 provide the complete interface necessary between the MM5787 calculator chip and the Seiko Model 310 printing head. The DS8692 is an array of eight common emitter output transistors each capable of sinking 350 mA , with open collector saturating outputs. The DS8693 contains the interface logic for the color solenoid driver, motor driver, and 7 -column character select solenoid drivers. The DS8694 contains the interface logic for 8 -column solenoid drivers plus the clock oscillator and timing signal buffer. The color and character select solenoid driver outputs of both are
constant current outputs supplying the base current for the DS8692 arrays. These outputs also feature active pull-down. The motor drive output is an open collector capable of sinking 20 mA .

## connection diagrams

## features

- Provides complete interface package for printing calculators with minimum number of packages and minimum number of external components
- 350 mA sink capability


Order Number DS8692N



## absolute maximum ratings DS8692-Transistor Array (Note 1)

Collector to Base Voltage
Collector to Emitter Voltage 35 V
Collector to Emitter Voltage (Note 4)
Emitter to Base Voltage
Collector Current (Continuous)

Power Dissipation ( $T_{A}=25^{\circ} \mathrm{C}$ )
650 mW Operating Junction Temperature
Operating Temperature Range
Storage Temperature Range
Lead Temperature (Soldering, 10 seconds)
electrical characteristics DS8692 (Each Transistor, $T_{A}=25^{\circ} \mathrm{C}$ unless specified) (Notes 2 and 3)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{ll}\mathrm{V}_{\text {cEO }} & \begin{array}{l}\text { Collector to Emitter Breakdown } \\ \text { Voltage }\end{array}\end{array}$ | $\mathrm{I}_{\mathrm{C}}=100 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{B}}=0$ | 15 |  |  | V |
| $\begin{array}{ll}V_{\text {CES }} & \begin{array}{l}\text { Collector to Emitter Breakdown } \\ \text { Voltage }\end{array}\end{array}$ | $\mathrm{I}_{\mathrm{C}}=100 \mu \mathrm{~A}, \mathrm{~V}_{\text {BE }}=0$ | 35 |  |  | V |
| $\mathrm{V}_{\text {CBO }} \quad \begin{aligned} & \text { Collector to Base Breakdown } \\ & \text { Voltage }\end{aligned}$ | $\mathrm{I}_{\mathrm{C}}=100 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{E}}=0$ | 35 |  |  | v |
| $\mathrm{h}_{\mathrm{FE}}$ dc Current Gain | $\begin{aligned} & \mathrm{I}_{\mathrm{c}}=165 \mathrm{~mA} @ \mathrm{~V}_{\mathrm{CE}}=5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{C}}=350 \mathrm{~mA} @ \mathrm{~V}_{\mathrm{CE}}=5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 80 \\ & 70 \end{aligned}$ |  |  | $\begin{aligned} & \bar{v} \\ & v \end{aligned}$ |
| $\mathrm{V}_{\text {CEISAT) }}$ Collector to Emitter Saturation Voltage | $\mathrm{I}_{\mathrm{C}}=350 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=7.0 \mathrm{~mA}$ |  |  | 1.0 | V |
| $\mathrm{V}_{\text {BE(SAT) }}$ Base to Emitter Saturation Voltage | $\mathrm{I}_{\mathrm{C}}=350 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=7.0 \mathrm{~mA}$ |  |  | 0.95 | V |

absolute maximum ratings DS8693 (Note 1)

| Supply Voltage | 12 V |  | MIN | MAX | UNITS |
| :--- | :--- | :--- | :--- | :---: | :---: |
| Input Voltage | 12 V | Supply Voltage $\left(\mathrm{V}_{\mathrm{CC}}\right)$ | 8.5 | 11.0 | V |
| Output Voltage |  |  | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| $\quad$ All Pins Except Pin 13 | 12 V | Temperature $\left(T_{\mathrm{A}}\right)$ | 0 |  |  |
| Pin 13 | 19 V |  |  |  |  |
| Storage Temperature Range |  |  |  |  |  |
| Lead Temperature (Soldering, 10 seconds) | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |  |  |

electrical characteristics DS8693(Notes 2 and 3)

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| COLUMN DRIVERS. |  |  |  |  |  |  |
| 1 IN | Input Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {cc }}-1.5 \mathrm{~V}$ |  |  | 250 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OL }}$ | Output "OFF" Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\text {IN }}=50.0 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{CLOCK}}=300 \mu \mathrm{~A}, \\ & \mathrm{I}_{\text {OUT }}=1 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 | v |
| $\mathrm{I}^{\text {OH }}$ | Output "ON" Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\operatorname{Min}, \mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}, \mathrm{I}_{\mathrm{CLOCK}}=300 \mu \mathrm{~A}, \\ & \mathrm{~V}_{\text {OUT }}=1.0 \mathrm{~V} \end{aligned}$ |  |  | -17 | mA |
| los | Output Short Circuit Current | $\begin{aligned} & V_{C C}=M a x, I_{\text {IN }}=50 \mu \mathrm{~A}, I_{\text {CLOCK }}=300 \mu \mathrm{~A}, \\ & V_{\text {OUT }}=0.0 \mathrm{~V} \end{aligned}$ |  |  | -1.2 | mA |
| CLOCK INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN }}$. | Input Voltage | $\begin{aligned} & I_{\text {IN }}=300 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{IN}}=50 \mu \mathrm{~A} \\ & \hline \end{aligned}$ | 4.1 |  | 1.5 | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| $\mathrm{I}_{\text {H }}$ | Logical " 1 " Input High Current |  | 300 |  |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Logical " 0 " Input Low Current |  |  |  | 50 | $\mu \mathrm{A}$ |
| MOTOR DRIVER |  |  |  |  |  |  |
| $\mathrm{I}_{\text {IN(PRINT) }}$ | Input Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {cc }}-1.5 \mathrm{~V}$ |  |  | 250 | $\mu \mathrm{A}$ |
| ILISTOP) | Input Low Current (Stop) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Min, } \mathrm{V}_{\text {IN(STOP) }}=0.0 \mathrm{~V}, \\ & \text { (Stop Switch Closed) } \end{aligned}$ | -270 |  |  | $\mu \mathrm{A}$ |
| $V_{\text {IH(STOP }}$ | Input High Voltage (Stop) | $\begin{aligned} & V_{\mathrm{CC}}=M a x, I_{\text {IN(STOP) }}=0 \mu \mathrm{~A}, \\ & \text { (Stop Switch Open) } \end{aligned}$ |  |  | 1.35 | v |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage | $\mathrm{V}_{\text {CC }}=$ Min, $\mathrm{V}_{\text {PRINT }}=7 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=15 \mathrm{~mA}$ |  |  | 0.5 | v |
| lox | Output Leak age Current | $\begin{aligned} & V_{\text {CC }}=M a x, I_{\text {PRINT }}=50 \mu \mathrm{~A}, V_{\text {STOP }}=0.0 \mathrm{~V}, \\ & V_{\text {OUT }}=15 \mathrm{~V} \end{aligned}$ |  |  | 100 | $\mu \mathrm{A}$ |

## electrical characteristics (con't) DS8693



## absolute maximum ratings DS8694 (Note 1) <br> operating conditions



| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| COLUMN DRIVER |  |  |  |  |  |
| 1 IN Input Current | $V_{\text {IN }}=V_{C C}-1.5 \mathrm{~V}$ |  |  | 250 | $\mu \mathrm{A}$ |
| VOL $\quad$ Output "OFF" Voltage | $\begin{aligned} & V_{C C}=M i n, I_{I N}=50 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{CLOCK}}=300 \mu \mathrm{~A}, \\ & \mathrm{I}_{\text {OUT }}=1 \mathrm{~mA} \end{aligned}$ | ¢ |  | 0.4 | V |
| IOH | $\begin{aligned} & V_{C C}=\operatorname{Min}, V_{I N}=7.0 \mathrm{~V}, I_{C L O C K}=300 \mu \mathrm{~A}, \\ & V_{\text {OUT }}=1.0 \mathrm{~V} \end{aligned}$ | -7 | . | -17 | mA |
| Ios Output Short Circuit Current | $\begin{aligned} & V_{C C}=M a x, I_{\mathbb{N}}=50 \mu \mathrm{~A}, I_{C L O C K}=300 \mu \mathrm{~A}, \\ & V_{\text {OUT }}=0.0 \mathrm{~V} \end{aligned}$ |  |  | -1.2 | $\mathrm{mA}$ |


| CLOCK INPUT |  | - |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IN }}$, Input Voltage | $I_{\text {IN }}=300 \mu \mathrm{~A}$ | 4.1 |  |  | V |
| $\cdots$, | $\mathrm{I}_{\text {IN }}=50 \mu \mathrm{~A}$ |  |  | 1.5 | V |
| $\mathrm{I}_{\text {IH }}$ Logical "1" Input High Current | . - | 300 |  |  | $\mu \mathrm{A}$ |
| $I_{1 L} \quad$ Logical "0" Input Low Current | . |  |  | 50 | $\mu \mathrm{A}$ |
| TIMING BUFFER |  |  |  |  |  |
| IIN Input Current | $\mathrm{V}_{\text {IN }}=17 \mathrm{~V}$ | 380 |  | 880 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}} \quad$ Output Low Voltage | $\mathrm{IOUT}^{\text {O }}=50 \mu \mathrm{~A}, \mathrm{~V}_{\text {IN }}=10 \mathrm{~V}$ |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}} \quad$ Output High Voltage | $\mathrm{I}_{\text {OUT }}=-50 \mu \mathrm{~A}, \mathrm{~V}_{\text {IN }}^{\prime}=7 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{cc}}{ }^{-1.0}$ |  |  | V |
| OSCILLATOR |  |  |  |  |  |
| fose Frequency | $V_{c C}=M a x, R=18 \mathrm{k}, \mathrm{C}=0.0015 \mu \mathrm{Fd},$ <br> (Note 5) | 85 | $100$ | 115 | kHz |
| $\mathrm{V}_{\mathrm{OL}} \quad$ Output Low Voltage | $\mathrm{V}_{\text {CC }}=\mathrm{Min}, \mathrm{I}_{\text {OUT }}=50 \mu \mathrm{~A}$ |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$, Output High Voltage | $\mathrm{I}_{\text {OUT }}=-50 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{cc}}{ }^{-1.0}$ |  |  | V |
| d Duty Cycle | $\mathrm{V}_{\text {cc }}=$ Max | 40 | 50 | 60 | \% |
| Vosc $\quad$ Osc. $\mathrm{V}_{\text {cc }}$ Turn-On Voltage |  | 7.2 | 7.7 | 8.2 | V |
| ICC(PEAK) Peak Supply Current | $\begin{aligned} & V_{\text {CC }}=\text { Max, }, V_{\text {COLUMN IN }} / V_{\text {PRINT }}=7 \mathrm{~V}, \\ & I_{\text {CLOCK }}=300 \mu A,(\text { Note } 6) \end{aligned}$ |  |  | 200 | mA |
| $\mathrm{I}_{\mathrm{CC}(\mathrm{SB})} \quad$ Stand-by Supply Current | $\begin{aligned} & V_{\text {CC }}=M_{1}, V_{\text {COLUMN IN }} / V_{\text {PRINT }}=0 V \\ & I_{\text {CLOCK }}=300 \mu A \end{aligned}$ | '* |  | 55 | mA |
| Icc(ave) Average Supply Current | $V_{C C}=$ Max, Continuous Operation |  |  | 62 | mA |

## ac electrical characteristics DS8694

$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (unless otherwise specified)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |

COLUMN DRIVERS (DS8693, DS8694) (Figure 3)

| PW COLUMN | Column In Pulse Width |  | 1.1 | 360.0 |  | $\mu \mathrm{s}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PW Clock | Clock Pulse Width |  | 1.0 | 150.0 |  | $\mu \mathrm{s}$ |
| $t_{d}$ | Delay of Column In Pulse After Clock Transitions to Low State for Output to Latch |  | 0.1 | 160.0 |  | $\mu \mathrm{s}$ |
| $t_{\text {pdo }}$ | Propagation Delay to a Logical " 0 " From Clock to Column Out Output | Column $\mathrm{ln}=0 \mathrm{~V}$ |  |  | 10.0 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Propagation Delay to a Logical " 1 " From Clock to Column Output | Column $\mathrm{ln}=7 \mathrm{~V}$ |  |  | 1300 | $\mu \mathrm{s}$ |
| $t_{p d 0}$ | Propagation Delay to a Logical " 0 " From Column In to Column Out | Clock $=7 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{s}$ |
| $t_{p d 1}$ | Propagation Delay to a Logical " 1 " From Column In to Column Out | Clock $=7 \mathrm{~V}$ |  |  | $1300$ | $\mu \mathrm{s}$ |

COLOR DRIVER (DS8693) (Figure 4)

| $\mathrm{t}_{\mathrm{pd0}}$ | Propagation Delay to a Logical <br> " 0 " From Color In to Color Out |  |  |  | 10.0 | $\mu \mathrm{~s}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Propagation Delay to a Logical <br> "1" From Color In to Color Out |  |  |  | 10.0 | $\mu \mathrm{~s}$ |

MOTOR DRIVER (DS8693) (Figure 6).

| PW PRINT | Print Signal Pulse Width |  | 1 | 2400 |  | $\mu \mathrm{s}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PW ${ }_{\text {Stop }}$ | Stop Signal Pulse Width |  | 1. | 3000 |  | $\mu \mathrm{s}$ |
| PW ${ }_{\text {clock }}$ | Clock Puise Width |  | 1 | 150 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{pd} 0}$ | Propagation Delay to a Logical " 0 " From Print to Motor Drive Out | - |  |  | 100 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{pd} 1}$. | Propagation Delay to a Logical '"1" From Motor Stop (High-toLow Transition) to Motor Drive Out | Print $=0.0 \mathrm{~V}$, Clock $=7.0 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{s}$ |

TIMING SIGNAL BUFFER (DS8694) (Figure 5)

| PW ${ }_{\text {TIMING }}$ | Timing Signal Pulse Width |  |  | 1 |  | ms |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{r}}$ | Rise Time | $C_{\text {LOAD }}=35 \mathrm{pF}$ |  |  | 500 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Fall Time | $\mathrm{C}_{\text {LOAD }}=35 \mathrm{pF}$ |  |  | 500 | ns |
| $\mathrm{t}_{\text {pa0 }}$ | Propagation Delay to a Logical " 0 " From Timing In to Timing Out |  |  |  | 10 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Propagation Delay to a Logical " 1 " From Timing In to Timing Out |  |  |  | 10 | $\mu \mathrm{s}$ |
| CLOCK OSCILLATOR (DS8694) (Figure 7) |  |  |  |  |  |  |
| $\mathrm{f}_{\text {osc }}$ | Oscillator Frequency | (Note 5) | 85 | 100 | 115 | kHz |
| d | Duty Cycle |  | 40 | 50 | 60 | \% |
| $\mathrm{tr}_{\mathrm{r}}$ | Rise Time | $\mathrm{C}_{\text {LOAD }}=35 \mathrm{pF}$ |  |  | 500 | ns |
| $\mathrm{t}_{4}$ | Fall Time | $\mathrm{C}_{\text {LOAD }}=35 \mathrm{pF}$ |  |  | 500 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for:"Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation
Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8692, DS8693, DS8694. All typicals are given for $V_{C C}=5.0 \mathrm{~V}$ and $T_{A}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values hsown as max or min on absolute basis.
Note 4: Ratings refer to a high current point where collector-emitter voltage is lowest.
Note 5: Oscillator frequency is determined by external $R$ between "Osc $R$ " and "Osc $C$ " and external $C$ from "Osc $C$ " to ground. $2 k>R>20 k$. Note 6: Column outputs operate on approximately $1 / 16$ duty cycle in normal operation.

## system connection diagram



FIGURE 1.


FIGURE 3. DS8693/DS8694 Column Driver


FIGURE 4. DS8693 Color Driver


FIGURE 5. DS8694 Timing Signal Buffer


Switching Time Waveforms


FIGURE 6. DS7693 Motor Drive Circuit


FIGURE 7.DS8694 Oscillator Diagram

## Display Drivers

NATIONAL
DS8844, DS8855, DS8864, DS8865, DS8866 LED cathode drivers
general description
The DS8844, DS8855, DS8864, DS8865 and DS8866 are cathode drivers for 7, 8 and 9 digit LED displays. They are designed to interface between MOS calculator or clock circuits supplying 2.0 mA , and LED displays operating up to 50 mA in a multiplex mode. The DS8864 and DS8866 feature a "low battery" indicator driver which will light a decimal point whenever a 9.0 V battery drops below 6.5 V typical.

## features

- Used with 50 mA LED displays
- "Low battery voltage" indicator
- Directly interfaced from MOS
- Inputs and outputs clustered for easy wiring
- Drivers consume no standby power


## connection diagrams (Dual-In-Line Packages)



## typical applications

absolute maximum ratings (Note 1)

## operating conditions

| Supply Voltage | 11 V |  | MIN | MAX |
| :--- | ---: | :--- | ---: | :---: |
| Input Voltage | 11 V | UNITS |  |  |
| Output Voltage | 8.0 V | Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ | 5.0 | 9.5 |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Temperature, $\mathrm{T}_{\mathrm{A}}$ | 0 | +70 |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |  | 0 |  |

electrical characteristics (Note 2)

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | Logical "1" Input Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{I}_{\mathrm{OL}}=50 \mathrm{~mA}$ |  | 4.5 | 4.0 |  | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Logical "1" input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$ | $V_{1 N}=6.5 \mathrm{~V}$ |  | 1.3 | 2.0 | mA |
|  |  |  | $\mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}$ | 0.50 | 0.65 |  | mA |
| $\mathrm{V}_{\text {IL }}$ | Logical " 0 " Input Voltage | $V_{c c}=\mathrm{Max}$ |  |  |  | 0.4 | V |
| $\mathrm{I}_{\text {IL }}$ | Logical " 0 " Input Current .. | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |  |  | 40 | 60 | $\mu \mathrm{A}$ |
| I DPON | Decimal Point Output Current | $\mathrm{V}_{\mathrm{CC}}=6.00 \mathrm{~V}, \mathrm{~V}_{\mathrm{DP}}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {IN9 }}=4.5 \mathrm{~V},($ Pin 1) , ( ( Cote 3$)$ |  | -4.0 | -6.0 |  | $m A$ |
| I DPOFF | Decimal Point Output Current | $\mathrm{V}_{\mathrm{CC}}=7.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DP}}=1.0 \mathrm{~V}, \mathrm{~V}_{\text {IN9 }}=4.5 \mathrm{~V},($ Pin 1), (Note 3) |  |  | -1.0 | -50 | $\mu \mathrm{A}$ |
| Iout | Output Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.5 \mathrm{~V}$ |  | -50 |  |  | mA |
| $I_{\text {CEX }}$ | Output Leakage Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{OH}}=6.0 \mathrm{~V}, \mathrm{I}_{\text {IN }}=40 \mu \mathrm{~A}$ |  |  | 1.0 | 40 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical "0" Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=50 \mathrm{~mA}$ |  |  | 1.0 | 1.5 | V |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Supply Current | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {IN }}=0$ |  |  | 0.001 | 0.1 | mA |
| ! cc2 | Decimal Point Supply Current | $V_{C C}=M a x, V_{I N}=4.5 \mathrm{~V}, V_{C C 2}=\mathrm{Max}$ |  |  | 1.0 | 1.3 | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for-actual device operation.
Note 2: Unless otherwise specified, $\min / \max$ limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range. All typical values applyf or $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: Not applicable to DS8844, DS8855 or DS8865.

DS7856/DS8856, DS8857, DS7858/DS8858 BCD-to-7-segment LED drivers

## general description

This series of 7 -segment display drivers fulfills a wide variety of requirements for most active high (common cathode) Light Emitting Diodes (LEDs). Each device fully decodes a 4-bit BCD input into a number from 0 through 9 in the standard 7 . segment display format, and BCD numbers above 9 into unique patterns that verify operation. All circuits operate off of a single 5.0 V supply.

The DS7856/DS8856 has active-high, passive pullup outputs which provide a typical source current of 6.0 mA at an output voltage of 1.7 V . The applications are the same as for the DM5448/ DM7448 except that more design freedom is allowed with higher source current levels. This circuit was designed to drive the MAN-4 or equivalent type display directly without the use of external current limit resistors, and replaces the MSD101.

The DS8857 has active-high outputs and is designed to be used with common cathode LED's in the multiplex mode. It provides a typical source current of 50 mA at an output voltage of 2.3 V .

In addition, with the use of an external current limit resistor per segment, this circuit can be used in higher current non-multiplex LED applications. It replaces the MSD102.

The DS7858/DS8858 has active high outputs with source current adjustable with the use of external current limit resistors, one per segment. This feature allows extreme flexibility in source current value selection for either multiplex or non-multiplex common cathode LED drive applications. It allows the system designer freedom to tailor the drive current for his particular applications.

## features

- Lamp-test input
- Leading/trailing zero suppression (RBI and RBO)
- Blanking input that may be used to modulate lamp intensity or inhibit output
- TTL and DTL compatible
- Input clamping diodes


## connection diagram



Order Number DS7856J, DS8856J, DS8857J, DS7858J, DS8858J

Order Number DS8856N or DS8858N

Order Number DS7856W or DS7858W

## output display



## operating conditions

| Supply Voltage | 7.0 V |
| :--- | ---: |
| Input Voltage | 5.5 V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |
| Power Dissipation | 600 mW |


|  | MIN | MAX |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |  |
| DS7856, DS7858 | 4.5 | 5.5 |  | V |
| $\begin{aligned} & \text { DS8856, DS8857 } \\ & \text { DS8858 } \end{aligned}$ | 4.75 | 5.25 |  | V |
| Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |  |
| DS7856, DS7858 | -55 | +125 |  | ${ }^{\circ} \mathrm{C}$ |
| $\begin{aligned} & \text { DS8856, DS8857 } \\ & \text { DS8858 } \end{aligned}$ | 0 | +70 |  | ${ }^{\circ} \mathrm{C}$ |
| Output Voltage |  |  |  |  |
| All Circuits |  | 5.5 |  | V |
| Output Sink Current (per Segment) |  |  |  |  |
| DS7856, DS8856 |  | 6.4 | \% | mA |
| Output Source Current (per Segment) |  |  |  |  |
| DS8857 |  | 60 |  | mA |
| DS7858, DS8858 |  | 50 |  | mA |

electrical characteristics (Note 2) The following is applicable to all parts.

|  | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Logical "1" Input Voltage |  |  |  | 2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Logical " 0 " Input Voltage |  |  |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\text {OUT }}=-200 \mu \mathrm{~A}, \mathrm{BI} /$ RBO Node |  |  | 2.4 | 3.7 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical "0' Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{1 \mathrm{~N}}=8.0 \mathrm{~mA}, \mathrm{BI} /$ RBO Node |  |  |  | 0.3 | 0.4 | V |
| $I_{\text {IH }}$ | Logical "1" Input Current | $V_{C C}=$ Max, Except BI/RBO Node |  | $\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $I_{\text {IL }}$ | Logical '0' Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ | Except BI/RBO Node |  |  |  | $-1.6$ | mA |
|  |  |  | BI/RB | Node |  |  | -4.2 | mA |
| $\mathrm{I}_{\mathrm{SC}}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{Cc}}=\mathrm{Max}, \mathrm{BI} /$ RBO Node |  |  |  |  | -4.0 | mA |
| $\mathrm{V}_{\text {CD }}$ | Input Clamp Voltage | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\text {IN }}=-12 \mathrm{~mA}$ |  |  |  |  | $-1.5$ | V |

## output characteristics and supply current

DS7856/DS8856 (Note 2)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {OL }}$ Logical " 0 " Output Voltage Outputs a through g | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\text {OUT }}=6.4 \mathrm{~mA}$ |  |  | 0.25 | 0.4 | V |
| IOL Logical " 1 " Load Current Available, Outputs a through g | $\mathrm{V}_{\text {CC }}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.7 \mathrm{~V}$ |  | -4.7 | $-6.0$ | -7.5 | mA |
| Isc Output Short Circuit Current Outputs a through g | $\mathrm{V}_{\text {cc }}=$ Max, (Note 3) |  |  | -12 | -15 | mA |
| Isc Supply Current | $V_{c c}=$ Max | DS7856 |  | 90 | 120 | mA |
|  |  | DS8856 |  | 90 | 130 | mA |

# output characteristics and supply current (con't) 

DS8857, DS7858/DS8858 (Notes 2 and 3)

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Iol | Logical " 1 " Load Current Available, Outputs a through g | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.3 \mathrm{~V}, \mathrm{DS8857}$ |  | -40 |  | -60 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical " 1 " Output Voltage, Outputs a through g | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{l}_{\text {OUT }}=-50 \mathrm{~mA},($ Note 4) | DS7858 | 2.7 | 3.2 |  | V |
|  |  |  | DS8858 | 2.9 | 3.2 |  | V |
| $\mathrm{I}_{\mathrm{cc}}$ | Supply Current | $V_{c C}=$ Max |  |  |  | 60. | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for DS7856, and DS7858 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for DS8856, DS8857 and DS8858. All typicals are given for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: Care must be taken in not shorting the outputs to ground while they are in the " 1 " state because excessive current flow would result from the Darlington upper stages.
Note 4: Special care must be tken in the use of the DS7858 ceramic (J) and the DS8858 plastic (N) DIP's with regard to not exceeding the maximum operating junction temperature of the devices. The maximum junction temperature of the DS7858J is $175^{\circ} \mathrm{C}$ and must be derated based on a thermal resistance of $90^{\circ} \mathrm{C} /$ watt, junction to ambient. The maximum junction temperature for the DS8858N is $150^{\circ} \mathrm{C}$ and must be derated based on a thermal resistance of $120^{\circ} \mathrm{C} /$ watt junction to ambient.

## truth table

| INPUTS OUTPUTS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { DECIMAL } \\ & \text { OR } \\ & \text { FUNCTION } \end{aligned}$ | LT | RBI | D | C | B | A | BI/RBO | a | b | c | d | e | $f$ | g | NOTE |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | $x$ | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 2 | 1 | X | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |  |
| 3 | 1 | $x$ | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |  |
| 4 | 1 | $x$ | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |  |
| 5 | 1 | X | - 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |  |
| 6 | 1 | $x$ | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |  |
| 7 | 1 | $x$ | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |  |
| 8 | 1 | $x$ | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |
| 9 | 1 | $\times$ | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |  |
| 10 | 1 | x | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |  |
| 11 | 1 | X | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |  |
| 12 | 1 | $x$ | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |  |
| 13 | 1 | X | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |  |
| 14 | 1 | $x$ | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |  |
| 15 | 1 | $x$ | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| BI | X | X | x | X | $x$ | $x$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 |
| RBI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 |
| LT | 0 | X | x | $\times$ | X | X | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 4 |

Note 1: BI/RBO is wire-AND logic serving as blanking input ( BI ) and/or ripple-blanking output (RBO). The blanking input (BI) must be open or held at a logical " 1 " when output functions $0-15$ are desired, and the ripple-blanking input (RBI) must be open or at a logical " 1 " if blanking of a decimal 0 is not desired. $X=$ input may be high or low.
Note 2: When a logical " 0 " is applied directly to the blanking input (forced condition) all segment outputs go to a logical " 1 " regardless of the state of any other input condition.
Note 3: When the ripple-blanking input (RBI) and inputs A, B, C and D are at logical " 0, " with the lamp test input at logical " 1 ," all segment outputs go to a logical " 1 " and the ripple-blanking output (RBO) goes to a logical " 0 " (response condition).
Note 4: When the blanking input/ripple-blanking output (BI/RBO) is open or held at a logical " 1 ," and a logical " 0 " is applied to the lamp-test input, all segment outputs go to a logical " 0 ."

## DS8859, DS8869 open collector hex latch LED drivers

## general description

The DS8859, DS8869 are TTL compatible open collector hex latch LED drivers with programmable current sink outputs. The current sinks are nominally set at 20 mA but may be adjusted by external resistors for any value between $0-40 \mathrm{~mA}$. Each device contains six latches which may be set by input data terminals. An active low strobe common to all six latches enables the data input terminals. The DS8859 current sink outputs are switched on by entering a high level into the latches and the DS8869 current sink outputs are switched on by entering a low level into the latches.

The devices are available in either a molded or cavity package. In order not to damage the devices there is a limit placed on the power dissipation allowable for each package type. This information is shown in the graph included in this data sheet.

## features

- Built-in latch
- Programmable output current
- TTL compatible inputs
- 40 mA output sink


## logic diagram

## DS8859



## output circuit



## connection diagram

## Dual-In-Line Package



TOP VIEW
Order Number DS8859J, DS8869J or DS8859N, DS8869N

| COMMON <br> STROBE | INPUT <br> DATA | DS8859 <br> OUTPUT <br> $(\mathrm{t}+1)$ | DS8869 <br> OUTPUT <br> $(\mathrm{t}+1)$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | OFF | ON |
| 0 | 1 | ON | OFF |
| 1 | X | OUTPUT $(\mathrm{t})$ | OUTPUT (t) |

operating conditions

|  | MIN | MAX | UNITS |
| :--- | :---: | :---: | :---: |
| Supply Voltage, VCC | 4.75 | 5.25 | V |
| Temperature, TA | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

## electrical characteristics (Notes 2 and 3 )

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | Logical " 1 " Input Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$ |  | 2.0 |  |  | V |
| $\mathrm{I}_{\text {IH }}$ | Logical " 1 " Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  |  | 40 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Logical " 0 " Input Voltage. | $V_{C C}=$ Min |  |  |  | 0.8 | V |
| 1 LIL | Logical " 0 " Input Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -1.0 | -1.6 | mA |
| $\mathrm{V}_{\text {CD }}$ | Input Clamp Voltage | $\mathrm{I}_{\text {IN }}=-12 \mathrm{~mA}$ |  |  | -1.1 | -1.5 | V |
| IOH | Logical " 1 " Output Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=5.5 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{H}}=2.0 \mathrm{~V}$ |  |  |  | 250 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical " 0 " Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{IH}}=2 \mathrm{~V}, \mathrm{~V}_{I A D J}=\mathrm{V}_{\mathrm{CCMIN}} \end{aligned}$ |  | 0.4 |  |  | V |
| Icc | Supply Current | $V_{c c}=$ Max, Current Sources "OFF," <br> (See Truth Table), (Note 4) |  |  |  | 50 | mA |
| $\mathrm{I}_{\text {SINK }}$ | Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.0 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C},(\text { Note } 4) \end{aligned}$ | $V_{\text {IADJ }}=V_{\text {CC MIN }}$ | 40 |  |  | mA |
|  |  |  | $\mathrm{I}_{\text {ADJ }}=$ Open | 12 | 20 | 26 | mA |

## switching characteristics

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {poo }}$ | Propagation Delay to a Logical " 0 " | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{OUT}}=15 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=390 \Omega,(\text { Note } 5) \end{aligned}$ | Data to Output |  |  | 36 | ns |
|  |  |  | Strobe to Output |  |  | 50 | ns |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Propagation Delay to a Logical " 1 " | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{OUT}}=15 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=390 \Omega,(\text { Note } 5) \end{aligned}$ | Data to Output |  |  | 150 | ns |
|  |  |  | Strobe to Output |  |  | 150 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range. All typicals are given for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: See graphs for changes in ISINK versus changes in temperature and VCC.
Note 5: COUT includes device output capacitance of approximately 8.5 pF and wiring capacitance.

## typical performance characteristics



## ${ }^{\text {I }}$ SINK ${ }^{\text {adjustment circuit }}$


${ }^{\text {I ADJ may be programmed by a }}$ voltage source or by resistors.
figure 1.

## Display Drivers

DS8861 MOS-to-LED 5-segment driver DS8863 MOS-to-LED 8-digit driver DS8963 MOS-to-LED 8-digit driver

## general description

The DS8861, DS8863 and DS8963 are designed to be used in conjunction with MOS integrated circuits and common-cathode LED's in serially addressed multi-digit displays.

The DS8861 is a 5 -segment driver capable of sinking or sourcing up to 50 mA from each driver.

The DS8863 is an 8 -digit driver. Each driver is capable of sinking up to 500 mA .

The DS8963 is identical to the DS8863 except it is intended for operation at up to 18 V .

## features

- 50 mA source or sink capability per driver, DS8861
- 500 mA sink capability per driver, DS8863, DS8963
- MOS compatibility (low input current)
- Low standby power
- High gain Darlington circuits


## schematic and connection diagrams



Order Numbers DS8861N, DS8863N or DS8963N

## absolute maximum ratings

|  | DS8861 | DS8863 | DS8963 |
| :---: | :---: | :---: | :---: |
| Input Voltage Range (Note 1) | -5 V to $\mathrm{V}_{\text {SS }}$ | -5 V to $\mathrm{V}_{\mathrm{Ss}}$ | -5 V to $\mathrm{V}_{\text {Ss }}$ |
| Collector (Output) Voltage (Note 2) | 10 V | 10 V | 18 V |
| Collector (Output)-to-Input Voltage | 10 V | 10 V | 18 V |
| Emitter-to-Ground Voltage ( $\mathrm{V}_{1} \geq 5 \mathrm{~V}$ ) | 10 V |  |  |
| Emitter-to-Input Voltage | 5 V |  |  |
| Voltage at $\mathrm{V}_{\text {SS }}$ Terminal With Respect to Any Other Device Terminal | 10 V | 10 V | 18 V |
| Collector (Output) Current |  |  |  |
| Each Collector (Output) | 50 mA | 500 mA | 500 mA |
| All Collectors (Output) | 200 mA | 600 mA | 600 mA |
| Continuous Total Dissipation | 800 mW | 800 mW | 800 mW |
| Operating Temperature Range | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec ) | $300^{\circ} \mathrm{C}$ | $300^{\circ} \mathrm{C}$ | $300^{\circ} \mathrm{C}$ |

## dc electrical characteristics

DS8861 ( $\mathrm{V}_{\mathrm{SS}}=10 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ unless otherwise noted)

| PARAMETER |  | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {CEON }}$ | "ON" State Collector Emitter Voltage | Input $=8 \mathrm{~V}$ through $1 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{E}}=5 \mathrm{~V}$, $I_{C}=50 \mathrm{~mA}$ |  | $\mathrm{T}_{\text {A }}=25^{\circ} \mathrm{C}$ |  | 0.9 | 1.2 | V |
|  |  |  |  |  |  |  | 1.5 | V |
| ICOFF | "OFF' State Collector Current | $V_{C}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{E}}=0$ | $\mathrm{I}_{\text {IN }}=40 \mu \mathrm{~A}$ |  |  |  | 100 | $\mu \mathrm{A}$ |
|  |  |  | $V_{\text {IN }}=0.7 \mathrm{~V}$ |  |  |  | 100 | $\mu \mathrm{A}$ |
| 1 | Input Current at Maximum Input Voltage | $\mathrm{V}_{\text {IN }}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{E}}=0, \mathrm{I}_{\mathrm{C}}=20 \mathrm{~mA}$ |  |  |  | 2.2 | 3.3 | mA |
| $\mathrm{I}_{\mathrm{E}}$ | Emitter Reverse Current | $\mathrm{V}_{\text {IN }}=0, \mathrm{~V}_{\mathrm{E}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=0$ |  |  |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {ss }}$ | Current Into $\mathrm{V}_{\text {SS }}$ Terminal |  |  |  |  |  | 1 | mA |

DS8863/DS8963 ( $\mathrm{V}_{\mathrm{SS}}=10 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ unless otherwise noted)

| PARAMETER |  | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\text {IN }}=7 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=500 \mathrm{~mA}$ |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 1.5 | V |
|  |  |  |  |  |  |  | 1.6 | V |
| IOH | High Level Output Current | $\mathrm{V}_{\mathrm{OH}}=10 \mathrm{~V}$ * | $\mathrm{I}_{\text {IN }}=40 \mu \mathrm{~A}$ |  |  |  | 250 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ |  |  |  | 250 | $\mu \mathrm{A}$ |
| 11 | Input Current at Maximum Input Voltage | $V_{\text {IN }}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA}$ |  |  |  |  | 2 | mA |
| Iss | Current Into $\mathrm{V}_{\text {SS }}$ Terminal |  |  |  |  |  | 1 | mA |

*18V for the DS8963

## ac switching characteristics

DS8861 ( $\mathrm{V}_{\mathrm{SS}}=7.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PLH }} \quad$ Propagation Delay Time, Low-to-High Level Output (Collector) | $\mathrm{V}_{1 \mathrm{H}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{E}}=0$ |  | 100 |  | ns |
| tPHL Propagation Delay Time, High-to-Low Level Output (Collector) | $\mathrm{R}_{\mathrm{L}}=200 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 20 |  | ns |
| DS8863/DS8963 ( $\left.\mathrm{V}_{S S}=7.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |
| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| $\mathrm{t}_{\text {PLH }} \quad$ Propagation Delay Time, Low-to-High Level Output | $V_{I H}=8 \mathrm{~V}, R_{L}=21 \Omega$, |  | 300 |  | ns |
| $\mathrm{t}_{\mathrm{PHL}} \quad$ Propagation Delay Time, High-to-Low Level Output | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 30 |  | ns |

Note 1: The input is the only device terminal which may be negative with respect to ground.
Note 2: Voltage values are with respect to network ground terminal unless otherwise noted.

## ac test circuits and waveforms



DS8861


DS8863


NOTE 1: THE PULSE GENERATOR HAS THE FOLLOWING CHARACTERISTICS: $Z_{\text {OUT }}$ * $50 \Omega$
PRR $=100 \mathrm{KHz}, \mathrm{t}_{\mathbf{w}}=1 \mu \mathrm{~s}$.
note 2: $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.

Display Drivers

NATIONAL

## DS8867 8-segment driver

## general description

The DS8867 is an 8 -segment driver designed to be driven from MOS circuits operating at $8 \mathrm{~V} \pm 10 \%$ minimum $\mathrm{V}_{\text {Ss }}$ supply and will supply 14 mA to a LED display. The output current is insensitive to $\mathrm{V}_{\mathrm{cc}}$ variations.

## features

- Internal current control-no external resistors
- $100 \%$ efficient, no standby power
- Operates in three and four cell battery systems
- Inputs and outputs grouped for easy PC layout


## schematic and connection diagrams



Dual-In-Line Package


Order Number DS8867N

## typical application

Typical 3 Cell Scientific Calculator Circuit

absolute maximum ratings (Note 1)
operating conditions

| Supply Voltage | 7 V |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | 10 V | Supply Voitage, VCC | 3.3 | 6.0 | V |
| Output Voltage | 10 V | Supply Voltage, $\mathrm{V}_{\text {CC }}$ |  |  |  |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Temperature, $\mathrm{T}_{\mathbf{A}}$ | 0 | +70 | C |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |  |  |  |  |

## electrical characteristics (Note, 2)

|  | PARAMETER |  | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Logical "1" Input Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\mathrm{OH}}=2.3 \mathrm{~V}, \mathrm{I}_{1 H}=500 \mu \mathrm{~A}$ |  |  | 4.9 | 5.4 | V |
| $I_{1 L}$ | Logical "0" Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{OL}}=1.8 \mathrm{~V}, \mathrm{~V}_{\text {IL }}=2.0 \mathrm{~V}$ |  |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| IOH | Logical " 1 " Output Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\mathrm{OH}}=2.3 \mathrm{~V}, \mathrm{I}_{\text {IH }}=500 \mu \mathrm{~A}$ |  | -8 | -14 | -18 | mA |
| $\mathrm{IOL}^{\text {l }}$ | Logical " 0 ' Output Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{OL}}=1.0 \mathrm{~V}, \mathrm{~V}_{\text {IL }}=1.3 \mathrm{~V}$ |  |  | -0.5 | -10 | $\mu \mathrm{A}$ |
| Icc off ICC ON | Supply Current | $\mathrm{V}_{C C}=$ Max | All $\mathrm{V}_{\mathrm{OL}}=1.0 \mathrm{~V}, \mathrm{~V}_{\text {IL }}=1.3 \mathrm{~V}$, (Standby) |  | 4 | 50 | $\mu \mathrm{A}$ |
|  |  |  | All $\mathrm{V}_{\mathrm{OH}}=2.3 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{H}}=7.8 \mathrm{~V}$ |  | 112 | 150 | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

## DS8868 12-digit decoder/driver

## general description

The DS8868 is a 12 -digit decoder/driver designed to drive LED displays like the NSA5101 from the MM5758 calculator chip or equivalent which supplies a 4 -line coded input (see truth table). It is designed to operate from a 3 cell battery ( 3.3 V to 4.5 V ) and features a low battery indicator. The DS8868 can sink up to 110 mA min on each output.

## connection diagram

Dual-In-Line Package


Order Number DS8868J or DS8868N

## features

- Direct interface with MM5758 calculator
- Low battery indicator
- 110 mA sink capability
- Low voltage operation


## equivalent schematic



| INPUTS |  |  |  | OUTPUTS* |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1 \mathrm{~N}_{\text {A }}$ | $\mathrm{IN}_{\mathrm{B}}$ | $\mathrm{IN}_{\mathrm{C}}$ | $\mathrm{IN}_{\mathrm{D}}$ | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 010 | 011 | 012 |
| L | L | L | H | L |  |  |  |  |  |  |  |  |  |  |  |
| H | L | L | L |  | L |  |  |  |  |  |  |  |  |  |  |
| H | H | L | L |  |  | L |  |  |  |  |  |  |  |  |  |
| L | H | H | L |  |  |  | L |  |  |  |  |  |  |  |  |
| H | L | H | H |  |  |  |  | L |  |  |  |  |  |  |  |
| L | H | L | H |  |  |  |  |  | L |  |  |  |  |  |  |
| H | L | H | L |  |  |  |  |  |  | L |  |  |  |  |  |
| H | H | L | H |  |  |  |  |  |  |  | L |  |  |  |  |
| H | H | H | L |  |  |  |  |  |  |  |  | L |  |  |  |
| H | H | H | H |  |  |  |  |  |  |  |  |  | L |  | . |
| L | L | H | H |  |  |  |  |  |  |  |  |  |  | L |  |
| 1 | H | H | H |  |  |  |  |  |  |  |  |  |  |  | L |

*A blank implies an H

|  |  |
| :--- | ---: |
| Supply Voltage | 6 V |
| Input Current | 10 mA |
| Output Voltage | 9 V |
| Storage Temperature Range | -65 to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |


|  | MIN | MAX | UNITS |
| :--- | :--- | :---: | :---: |
| Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ | 3.3 | 4.5 | V |
| Temperature, $\mathrm{T}_{\mathrm{A}}$ | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics (Notes 2 and 3 )

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $i_{1 H}$ | Logical "1" Input Current | $\mathrm{V}_{\mathrm{CC}}=$ Min, Selected Output $\mathrm{V}_{\mathrm{OL}} \leq 0.4 \mathrm{~V}$ |  | 300 | 450 | $\mu \mathrm{A}$ |
| $V_{\text {ILV }}$ | Low Voltage Indicator (Measured on Pin 15) | $\mathrm{V}_{C C}=3.1 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\text {INC }}=I_{\text {IND }}=450 \mu \mathrm{~A}$ | 2.8 |  |  | V |
| $I_{\text {IL }}$ | Logical "0" Input Current | $\mathrm{V}_{\mathrm{CC}}=$ Min, Selected Output $\mathrm{IOM} \leq 50 \mu \mathrm{~A}$ | 100 | 300 |  | $\mu \mathrm{A}$ |
| IOH | Logical "1" Output Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{OH}}=7.0 \mathrm{~V}, \mathrm{All}$ Outputs "OFF" |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical "0" Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OL}}=110 \mathrm{~mA}$ |  |  | 0.5 | V |
| $\mathrm{I}_{\mathrm{cc}}$ | Supply Current "OFF" | $\mathrm{V}_{\mathrm{CC}}=$ Max, All Outputs "OFF", $\mathrm{V}_{\mathrm{OH}}=5 \mathrm{~V}$ |  |  | 8.0 | mA |
| $\mathrm{I}_{\mathrm{cc}}$ | Supply Current "ON" | $\mathrm{V}_{\text {cc }}=$ Max, One Output Selected |  |  | 11.0 | mA |

Note 1: "Absolute Maximu'm Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Conditions" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range. All typicals are given for $\mathrm{V}_{\mathrm{CC}}=4.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

## typical application

Typical 3-Cell Scientific Calculator Circuit


DS8870 hex LED digit driver

## general description

The DS8870 is an interface circuit designed to be used in conjunction with MOS integrated circuits and commoncathode LED's in serially addressed multi-digit displays. The number of drivers required for this time-multiplexed system is minimized as a result of the segment-address-and-digit-scan method of LED drive.

## features

- Sink capability per driver- 350 mA
- MOS compatibility (low input current)
- Low standby power
- High-gain Darlington circuits


## schematic and connection diagrams



Dual-In-Line Package


Order Number DS8870N or DS8870J

## absolute maximum ratings (Note 1)

| Input Voltage Range (Note 4) | -5 V to $\mathrm{V}_{\text {SS }}$ |
| :--- | ---: |
| Collector Output Voltage | 10 V |
| Collector Output to Input Voltage | 10 V |
| Voltage at $\mathrm{V}_{\text {SS }}$ Terminal with Respect to |  |
| $\quad$ Any Other Device Terminal | 10 V |
| Collector Output Current |  |
| $\quad$ Each Collector Output | 350 mA |
| $\quad$ All Collector Outputs | 600 mA |
| Continuous Total Dissipation | 800 mW |
| Operating Temperature Range | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |

dc electrical characteristics $\left(\mathrm{V}_{\mathrm{SS}}=10 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$ (Notes 2 and 3)

| PARAMETER |  | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\begin{aligned} & \text { Input }=6.5 \mathrm{~V} \text { through } 1 \mathrm{k} \Omega, \\ & \text { I OUT }=350 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  | 1.2 | 1.4 | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\begin{aligned} & \text { Input }=6.5 \mathrm{~V} \text { through } 1 \mathrm{k} \Omega, \\ & \mathrm{I}_{\text {OUT }}=350 \mathrm{~mA} \end{aligned}$ |  |  | 1.6 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | High Level Output Current | $\mathrm{V}_{\mathrm{OH}}=10 \mathrm{~V}, \mathrm{I}_{\text {IN }}=40 \mu \mathrm{~A}$ |  |  | 200 | $\mu \mathrm{A}$ |
| $\mathrm{IOH}^{\text {O }}$ | High Level Output Current | $\mathrm{V}_{\text {OH }}=10 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.5 \mathrm{~V}$ |  |  | 200 | $\mu \mathrm{A}$ |
| $I_{1}$ | Input Current at Maximum Input Voltage | $\mathrm{V}_{\mathrm{IN}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA}$ |  | 2.2 | 3.3 | mA |
| $\mathrm{I}_{\text {ss }}$ | Current Into $\mathrm{V}_{\text {ss }}$ Terminal |  |  |  | 1 | mA |

## ac switching characteristics $\left(\mathrm{V}_{\mathrm{SS}}=7.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}$ | Propagation Delay Time, Low-to-High Level Output | $V_{I H}=7.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=39 \Omega$, <br> $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 300 |  | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay Time, High-to-Low Level Output | $\mathrm{V}_{\mathrm{IH}}=7.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=39 \Omega$, <br> $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 30 | ns |  |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics": provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or $\min$ on absolute value basis.
Note 4: The input is the only device terminal which may be negative with respect to ground.

## schematic and connection diagrams




Order Number DS8977N

*Make no connection to these pins.
Order Number DS8872N


Order Number DS8873N

## absolute maximum ratings (Note 1 )

## operating conditions

| Supply Voltage | $\mathrm{V}_{\mathrm{CC} 1}=11 \mathrm{~V}$ |
| :--- | ---: |
| Supply Voltage (Note 4) | $\mathrm{V}_{\mathrm{CC}}=11 \mathrm{~V}$ |
| Input Voltage | 11 V |
| Output Voltage | 8 V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |


|  | MIN | MAX | UNITS |
| :--- | :--- | :--- | :---: |
| Supply Voltage, $\mathrm{V}_{\text {CC1 }}$ | 4.0 | 9.5 | V |
| Supply Voltage, $\mathrm{V}_{\mathrm{CC} 2}$ (Note 4) | 4.0 | 9.5 | V |
| Temperature, $\mathrm{T}_{\mathrm{A}}$ |  | 0 | +70 |
| ${ }^{\circ} \mathrm{C}$ |  |  |  |

## electrical characteristics (Notes 2 and 3 )

| PARAMETER |  | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {IL }}$ | Logical "0" Input Current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  | 1 | 45 | $\mu \mathrm{A}$ |
| $I_{\text {IH }}$ | Logical "1." Input Current | $\mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}$ |  | 1.7 | 2.5 | mA |
| $\mathrm{V}_{\text {OL }}$ | Logical " 0 "' Output Voltage | $\mathrm{V}_{\mathrm{IN}}=3.2 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=40 \mathrm{~mA}$ |  | 0.35 | 0.5 | V |
| ${ }^{\text {IOL }}$ | Logical '0" Output Current | $\mathrm{V}_{\text {IN }}=3.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ | 40 |  |  | mA |
| ICex | Output Leakage Current | $\mathrm{V}_{\mathrm{OH}}=6.0 \mathrm{~V}, \mathrm{I}_{\text {IN }}=25 \mu \mathrm{~A}$ |  |  | 40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {DP(ON })}$ | Decimal Point Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC2}}=6.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{DP}}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {IN9 }}=3.2 \mathrm{~V} \\ & \text { (Note 4) } \end{aligned}$ | -5.0 | -7.0 |  | mA |
| $\mathrm{I}_{\text {DP(OFF) }}$ | Decimal Point Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC2}}=7.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 9}=3.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{DP}}=1.0 \mathrm{~V} \\ & \text { (Note 4) } \end{aligned}$ |  | -1 | -100 | $\mu \mathrm{A}$ |
| ${ }^{\text {ccc1 }}$ | Supply Current, $\mathrm{V}_{\text {cc1 }}$ | $\mathrm{V}_{\text {CC1 }}=6.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.0 \mathrm{~V}$ |  | 1 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC2}}$ | Supply Current, $\mathrm{V}_{\text {CC2 }}$ | $\mathrm{V}_{\mathrm{CC2} 2}=11.3 \mathrm{~V}, \mathrm{~V}_{\text {ING }}=4.5 \mathrm{~V}$ (Note 4) |  | 0.9 | 1.2 | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} /$ max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Applies to DS8873 only.

## typical applications



FIGURE 1.4-Cell System


FIGURE 2. 9V System

Advance Information*

NATIONAL
DS8874, DS8876, DS8879 9-digit shift input LED drivers general description

The DS8874, DS8876 and DS8879 are 9-digit LED drivers which incorporate a shift register input decoding circuit and a low battery indicator. Their outputs will sink 50 mA at less than 0.5 V drop when sequentially selected. The DS8874 outputs are collectors pulled up to $V_{c c}$ with internal 20k resistors. The DS8876 and DS8879 outputs are open collectors. When the $\mathrm{V}_{\mathrm{CC}}$ supply falls below 6.5 V typical on the DS8874 or 4.3 V typical on the DS8876 or 3.2 V typical on the DS8879, pin 13 will supply segment current at digit 9 time to indicate a low battery condition. This pin is generally connected to the decimal point segment on the display so that when a low battery condition exists, the left-most
decimal point lights up. The digit drivers are intended to be used with the MM5784N five-function, nine-digit accumulating memory calculator circuit, or any other circuit which supplies the nine-digit information in a similar serial format.

## features

- 50 mA digit sink
- Low battery indicator
- Minimum number of connections
- MOS compatible inputs


## connection diagram



Order Number DS8874J, DS8876J, DS8879J
DS8874N, DS8876N or DS8879N

## equivalent schematic



## typical application

Typical Application of the DS8874 Digit Driver with the MM5784 5-Function Calculator Circuit, NSA 1298 9-Digit LED Display and a 9V Battery.


## operating conditions

| -* * |  |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | 10 V | Supply Voltage, $\mathrm{V}_{\text {CC }}$ |  |  |  |
| Input Voltage | 10 V | DS8874 | 6.0 | 9.5 | V |
| Output Voltage | 10 V | DS8876 | 4.4 | 6.0 | V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | DS8879 | 3.3 | 4.5 | V |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ | Temperature, $\mathrm{TA}_{\mathbf{A}}$ | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

## electrical characteristics

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | Logical "1" Input Voltage | $V_{\text {cc }}=$ Max |  | 3.0 |  |  | V |
| $\mathrm{I}_{\mathrm{H}}$ | Logical "1" Input Current | $V_{C C}=$ Max, $V_{\text {IN }}=6.5 \mathrm{~V}$ |  | 0.35 | - 0.6 | $\because 1.0$ | mA |
| $V_{1 L}$ | Logical "0" Input Voltage | $V_{\text {cc }}=\mathrm{Max}$ |  |  |  | 0.8 | V |
| $\mathrm{I}_{1 L}$ | Logical "0" Input Current | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V}$ |  |  | 0.05 | 0.1 | mA |
| $\mathrm{V}_{\text {CCL }}$ | Decimal Point "ON" | $\mathrm{V}_{\mathrm{dp}}=2.3 \mathrm{~V}, \mathrm{I}_{\mathrm{dp}}=-4 \mathrm{~mA}, \mathrm{O}_{\mathrm{g}}=\mathrm{V}_{\mathrm{OL}}$ | DS8874 |  |  | 6.0 | V |
|  |  |  | DS8876 |  |  | 4.0 | V |
|  |  |  | DS8879 |  |  | 3.1 | V |
| $\mathrm{V}_{\mathrm{CCH}}$ | Decimal Point "OFF" | $\mathrm{V}_{\mathrm{dp}}=1.0 \mathrm{~V}, \mathrm{I}_{\mathrm{dp}}=-10 \mu \mathrm{~A}, \mathrm{O}_{9}=\mathrm{V}_{\mathrm{OL}}$ | DS8874 | 7.0 | 6.5 |  | V |
|  |  |  | DS8876 | 4.7 | 4.4 |  | V |
|  |  |  | DS8879 | 3.5 | 3.3 |  | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $V_{\text {cc }}=$ Max, Output Not Selected | DS8874 Only | 9.0 |  |  | V. |
| IOH | Logical "1" Output Current | $\mathrm{V}_{\mathrm{cc}}=$ Max, Output Not Selected | DS8876, DS8879 |  |  | 20 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical " 0 " Output Voltage | $V_{C C}=$ Min, Output Selected, $I_{01}=50 \mathrm{~mA}$ |  |  |  | 0.5 | V |
| loL | Logical "0" Output Current | $\mathrm{V}_{\mathrm{CC}}=$ Min, Output Selected, $\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ |  | 50 |  |  | mA |
| $\mathrm{I}_{\mathrm{cc}}$ | Supply Current | $\mathrm{V}_{\mathrm{cc}}=$ Max, One Output Selected |  |  | 6.2 | 9.0 | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range. All typicals are given for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
timing diagram (Upper Level More Positive)


Display Drivers

## DS8877 6-digit LED driver

## general description

The DS8877 is a 6 -digit LED driver designed as a pin-for-pin replacement for the DS75492 in applications where digit current is in the 5 to 50 mA range. Since the outputs saturate to less than 0.6 V , the DS8877 will work on lower battery voltages than most digit drivers. The DS8877 draws no standby power.
The DS877 draws no stard power.

## features

- No standby power
- No supply connection
- Operates in $4.5 \mathrm{~V}, 6 \mathrm{~V}$ or 9 V systems
- Pin-for-pin replacement for DS75492 in low current applications
logic and connection diagrams

Dual-In-Line Package


Order Number DS8877J or DS8877N

## absolute maximum ratings (Note 1)

| Supply Voltage | None Required |
| :--- | ---: |
| Input Voltage | 10 V |
| Output Voltage | 10 V |
| Operating Temperature Range | 0 to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |

electrical characteristics (Notes 2 and 3 )

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | Logical "1" Input Voltage | $\mathrm{V}_{1 H}=5.0 \mathrm{~V}$ | 5.0 |  |  | V |
| $\mathrm{I}_{1 \mathrm{H}}$ | Logical " 1 " Input Current |  |  |  | 1.2 | mA |
| $\mathrm{V}_{\text {IL }}$ | Logical "0' Input Voltage |  |  |  | 0.35 | V |
| $\mathrm{I}_{\mathrm{L}}$ | Logical "0" Input Current | $V_{1 L}=0.35 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {CEX }}$ | Logical "1" Output Current | $\mathrm{V}_{\mathrm{C}}=8.0 \mathrm{~V}, \quad \mathrm{~V}_{1 \mathrm{~N}}=0.35 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OL }}$ | Logical "0' Output Voltage | $\mathrm{I}_{\mathrm{OL}}=35 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=5.0 \mathrm{~V}$ |  |  | 0.5 | V |
| $\mathrm{I}_{\mathrm{OL}}$ | Logical "0" Output Current | $\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{IN}}=5.0 \mathrm{~V}$ | 35 | 50 |  | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range. All typicals are given for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

## typical application



DS7880/DS8880 high voltage 7-segment decoder/driver (for driving Panaplex $\mathrm{II}^{\top \mathrm{M}}$ and Sperry/Beckman displays) general description

The DS7880/DS8880 is custom designed to decode four lines of BCD and drive a gas-filled seven-segment display tube.

Each output constitutes a switchable, adjustable current sink which provides constant current to the tube segment, even with high tube anode supply tolerance or fluctuation. These current sinks have a voltage compliance from 3 V to at least 80 V ; typicarly the output current varies $1 \%$ for output voltage changes of 3 to 50 V . Each bit line of the decoder switches a current sink on or off as prescribed by the input code. Each current sink is ratioed to the b-output current as required for even illumination of all segments.

Output currents may be varied over the 0.2 to 1.5 mA range for driving various tube types or multiplex operation. The output current is adjusted by connecting an external program resistor

## logic and connection diagrams

$\left(R_{p}\right)$ from $V_{C C}$ to the Program input in accor dance with the programming curve. The circuit design provides a one-to-one correlation between program input current and b-segment output current.

The Blanking Input provides unconditional blanking of any output display, while the Ripple Blanking pins allow simple leading- or trailing-zero blanking.

## features

- Current sink outputs
- Adjustable output current -0.2 to 1.5 mA
- High output breakdown voltage - 110 V typ
- Suitable for multiplex operation
- Blanking and Ripple Blanking provisions
- Low fan-in and low power

absolute maximum ratings (Note 1)

| VCC | 7 V |
| :--- | ---: |
| Input Voltage (Except BII | 6 V |
| Input Voltage (BI) | $\mathrm{VCC}^{2}$ |
| Segment Output Voltage | 80 V |
| Power Dissipation | 600 mW |
| Transient Segment Output Current (Note 4) | 50 mA |
| Storage Temperature Range | $-65^{\prime \prime} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec) | $300^{\circ} \mathrm{C}$ |


|  | MIN | MAX | UNITS |
| :--- | ---: | ---: | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| DS7880 | 4.5 | 5.5 | V |
| DS8880 | 4.75 | 5.25 | V |
| Temperature (TA) |  |  |  |
| DS7880 | -55 | +125 | C |
| DS8880 | 0 | +70 | C |

electrical characteristics (Notes 2 and 3 )

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 H}$ | Logical "1" Input Voltage | $V_{C C}=\operatorname{Min}$ |  | 2.0 |  |  | $\checkmark$ |
| $V_{\text {IL }}$ | Logical " 0 " Input Voltage | $V_{c c}=\operatorname{Min}$ |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $V_{C C}=$ Min, $I_{\text {OUT }}=-200 \mu \mathrm{~A}$, RBO |  | 2.4 | 3.7 |  | $\checkmark$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical "0" Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\text {OUT }}=8 \mathrm{~mA}, \mathrm{RBO}$ |  |  | 0.13 | 0.4 | V |
| $\mathrm{I}_{1 \mathrm{H}}$ | Logical "1" Input Current | $\mathrm{V}_{\mathrm{CC}}=$ Max, Except BI | $V_{\text {IN }}=2.4 \mathrm{~V}$ |  | 2 | 15 | $\mu \mathrm{A}$ |
|  |  |  | $V_{\text {IN }}=5.5 \mathrm{~V}$ |  | 4 | 400 | $\mu \mathrm{A}$ |
| $I_{1 L}$ | Logical " 0 " Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ | Except BI |  | $-300$ | -600 | $\mu \mathrm{A}$ |
|  |  |  | BI |  | -1.2 | -2.0 | mA |
| I cc | Power Supply Current | $V_{C C}=M a x, R_{P}=2.2 \mathrm{k}$, All Inputs $=0 \mathrm{~V}$ |  |  | 27 | 43 | mA |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Diode Clamp Voltage | $V_{C C}=M a x, T_{A}=25^{\circ} \mathrm{C}, \mathrm{I}_{\text {IN }}=-12 \mathrm{~mA}$ |  |  | -0.9 | -1.5 | V |
| $1 / 0$ | SEGMENT OUTPUTS "ON" Current Ratio | $\begin{aligned} & \text { All Outputs }=50 \mathrm{~V} \text {, } \\ & \text { I } \begin{array}{l} \text { OuT } b=\text { Ref. } \end{array} \end{aligned}$ | Outputs a, f, and g | 0.84 | 0.93 | 1.02 |  |
|  |  |  | Output c | 1.12 | 1.25 | 1.38 |  |
|  |  |  | Output d | 0.90 | 1.00 | 1.10 |  |
|  |  |  | Output e | 0.99 | 1.10 | 1.21 |  |
| Ib ON | Output b "ON" Current | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, V_{\text {OUT }} b=50 \mathrm{~V} \\ & \text { All Other Outputs } \geq 5 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | $\mathrm{R}_{\mathrm{P}}=18.1 \mathrm{k}$ | 0.15 | 0.20 | 0.25 | mA |
|  |  |  | $\mathrm{R}_{\mathrm{P}}=7.03 \mathrm{k}$ | 0.45 | 0.50 | 0.55 | mA |
|  |  |  | $\mathrm{R}_{\mathrm{P}}=3.40 \mathrm{k}$ | 0.90 | 1.00 | 1.10 | mA |
|  |  |  | $\mathrm{R}_{\mathrm{P}}=2.20 \mathrm{k}$ | 1.35 | 1.50 | 1.65 | mA |
| $V_{\text {SAT }}$ | Output Saturation Voltage | $V_{C C}=\operatorname{Min}, R_{P}=1 \mathrm{k} \pm 5 \%, I_{\text {OUT }} b=2 \mathrm{~mA},(\text { Note } 5)$ |  |  | 0.8 | 2.5 | V |
| $I_{\text {cex }}$ | Output Leakage Current | $V_{\text {OUT }}=75 \mathrm{~V}, \mathrm{BI}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{P}}=2.2 \mathrm{k}$ |  |  | 0.003 | 3 | $\mu \mathrm{A}$ |
| $V_{B R}$ | Output Breakdown Voltage | $\mathrm{I}_{\text {OUT }}=250 \mu \mathrm{~A}, \mathrm{BI}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{P}}=2.2 \mathrm{k}$ |  | 80 | 110 |  | V |
| $t_{\text {pd }}$ | Propagation Delays BCD Input to Segment Output | $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 0.4 | 10 | $\mu \mathrm{s}$ |
|  | Bl to Segment Output |  |  |  | 0.4 | 10 | $\mu \mathrm{s}$ |
|  | RBI to Segment Output |  |  |  | 0.7 | 10 | $\mu \mathrm{s}$ |
|  | RBI to RBO |  |  |  | 0.4 | 10 | $\mu \mathrm{s}$ |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS7880 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8880. All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: In all applications transient segment output current must be limited to 50 mA . This may be accomplished in dc applications by connecting a 2.2 k resistor from the anode-supply filter capacitor to the display anode, or by current limiting the anode driver in multiplex applications.
Note 5: For saturation mode the segment output currents are externally limited and ratioed.

## typical performance characteristics



## typical application



## truth table

| DECIMAL OR FUNCTION | RBI ${ }^{+}$ | D | C | B | A | BI/RBO | a | b | c | d | e | $f$ | $g$ | DISPLAY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 17 |
| 1 | $x$ | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 2 | $x$ | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | $\square$ |
| 3 | $x$ | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | \#1 |
| 4 | $\chi$ | 0 | 1 | 0 | 0 | 1 | 1. | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 5 | X | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 |
| 6 | $x$ | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | EI |
| 7 | X | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 8 | X | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1-1 |
| 9 | $x$ | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | $\underline{11}$ |
| 10 | $x$ | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 17 |
| 11 | X | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | -10 |
| 12 | $X$ | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |
| 13 | X | 1 | 1. | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 101 |
| 14 | $x$ | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | $E$ |
| 15 | X | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 15 |
| $B 1^{*}$ | X | X | X | X | X | 0 * | . 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |
| RBI | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |

a/bllan

## Display Drivers

## DS8884A high voltage cathode decoder/driver (for driving Panaplex $\mathrm{II}^{\text {TM }}$ and Sperry/Beckman displays)

## general description

The DS8884A is designed to decode four lines of BCD input and drive seven-segment digits of gasfilled readout displays. Two separate inputs are provided for driving the decimal point and comma cathodes.

All outputs consist of switchable and programable current 'sinks which provide constant current to the tube cathodes, even with high tube anode supply tolerance. Output currents may be varied over the 0.2 to 1.2 mA range for multiplex operation. The output current is adjusted by connecting an external program resistor ( $R_{p}$ ) from $V_{c c}$ to the
program input in accordance with the programming curve.

## features

- Usable with AC or DC input coupling
- Current sink outputs
- High output breakdown voltage
- Low input load current
- Intended for multiplex operation.
- Input pullups increase noise immunity


## logic and connection diagrams


absolute maximum ratings (Note 1)
operating conditions

| $V_{\text {cc }}$ | 7 V |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage (Note 4) | $V_{C C}$ | Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) | 4.75 | 5.25 | V |
| Segment Output Voltage | 80 V | Supply Voltage (V) |  |  |  |
| Power Dissipation | 600 mW | Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) | 0 | +70 | ${ }^{\text {C }}$ |
| Transient Segment Output Current (Note 5) | 50 mA |  |  |  |  |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |  |  |

electrical characteristics $10^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ - Unless otherwise noted) (Notes 2 and 3)

|  | PARAMETER | CONDITIONS |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 H}$ | Logical "1" Input Voltage | $\mathrm{V}_{\mathrm{Cc}}=4.75 \mathrm{~V}$ |  | 2.0 |  | V |
| $V_{\text {IL }}$ | Logical " 0 " Input Voltage | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ |  |  | 1.0 | V |
| $I_{\text {IH }}$ | Logical " 1 " Input Current | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  | 15 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Logical " 0 " Input Current | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -250 | $\mu \mathrm{A}$ |
| ${ }^{\text {c }}$ c | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{R}_{\mathrm{P}}=2.8 \mathrm{k}$, All Inputs $=5 \mathrm{~V}$ |  |  | 40 | mA |
| $V_{1+}$ | Positive Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{IN}}=1 \mathrm{~mA}$ |  | 5.0 |  | V |
| $V_{1}$ - | Negative Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{I}_{\text {IN }}=-12 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | -1.5 | V |
| $\Delta I_{0}$ | SEGMENT OUTPUTS "ON" Current Ratio | All Outputs $=50 \mathrm{~V}, \mathrm{I}_{\text {OUT }} \mathrm{b}=$ Ref., All Outputs |  | 0.9 | 1.1 |  |
| $\mathrm{I}_{\mathrm{b}}$ ON | Output b "ON" Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }} \mathrm{b}=50 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | $\mathrm{R}_{\mathrm{P}}=18.1 \mathrm{k}$ | 0.15 | 0.25 | mA |
|  |  |  | $\mathrm{R}_{\mathrm{P}}=7.03 \mathrm{k}$ | 0.45 | 0.55 | mA |
|  |  |  | $\mathrm{R}_{\mathrm{P}}=3.40 \mathrm{k}$ | 0.90 | 1.10 | mA |
|  |  |  | $\mathrm{R}_{\mathrm{P}}=2.80 \mathrm{k}$ | 1.08 | 1.32 | mA |
| $\mathrm{I}_{\text {CEX }}$ | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=75 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| $V_{B R}$ | Output Breakdown Voltage | $\mathrm{I}_{\text {OUT }}=250 \mu \mathrm{~A}$ |  | 80 |  | V |
| $t_{\text {pd }}$ | Propagation Delay of Any Input to Segment Output | $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 10 | $\mu \mathrm{s}$ |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range for the DS 8884 A . All typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: This limit can be higher for a current limiting voltage source.
Note 5: In all applications transient segment output current must be limited to 50 mA . This may be accomplished in dc applications by connecting a 2.2 k resistor from the anode-supply filter capacitor to the display anode, or by current limiting the anode driver in multiplex applications.

## truth table

## typical application

| FUNCTION | D.PT. | COMMA | D | c | B | A | a | b | c | d | e | 1 | 8 | DISPLAY |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | I' |  |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | i |  |
| 2 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | E |  |
| 3 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | $\exists$ |  |
| 4 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 4 |  |
| 5 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 5 |  |
| 6 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | $E$ |  |
| 7 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | , 1 | 7 |  |
| 8 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 日 |  |
| 9 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 5 |  |
| 10 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0. | 0 | 0 | 1 | 1 | - |  |
| 11 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | c | 0 | 0 | 1 | 0 | - | , |
| 12 | 1 | 1 | , | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | $\square$ | 49 |
| 13 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | $E$ | e 1 |
| 14 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1. | . $1^{\prime}$ | 1 | 1 | 1 | 0 | :- | e/- |
| 15 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |  |
| - DPT | 0 | 1 | $\times$ | $x$ | $\times$ | $x$ | $x$ | $\times$ | $x \times$ | x | x | $x$ | x | $\bigcirc$ | - Decimal Pornt |
| -Comma | 0 | 0 | $\times$ | $\times$ | $\times$ | $\times$ | x | $\times$ | $x+x$ | $\times$ | $\times$ | $x$ | $\times$ | P | 9 Comma |

* Decimal point and comma can be displayed with or without any numeral.

typical performance characteristics (see DS7880 data sheet)


## DS7885/DS8885 MOS to high voltage cathode buffer

## general discription

The DS7885/DS8885 interfaces MOS calculator or counter-latch-decoder-driver circuits directly to 7 -segment high-voltage gas-filled displays. The six inputs A, B, D, E, F, G are decoded to drive the seven segment of the tube.

Each output constitutes a switchable, adjustable current source which provides constant current to the tube segment, even with high tube anode supply tolerance or fluctuation. These current sources have a voltage compliance from 3 V to at least 80 V . Each current source is ratioed to the b-output current as required for even illumination of all segments. Output currents may be varied over the 0.2 to 1.5 mA range for driving various tube types or

## Display Drivers

multiplex operation. The output current is adjusted by connecting a program resistor ( $\mathrm{R}_{\mathrm{P}}$ ) from $\mathrm{V}_{\mathrm{Cc}}$ to the program input.

## features

- Current source outputs
- Adjustable output currents 0.2 to 1.5 mA
- High output breakdown voltage 80 V min
- Suitable for multiplex operation
- Low fan-in and low power
- Blanking via program input
- Also drives overrange, polarity, decimal point cathodes
connection diagram


Order Number DS7885J or DS8885J
Order Number DS8885N

## typical applications


truth tables

| A | B | D | E | F | G | DISPLAY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1. | 1 | 1 | 0 | 17 |
| 0 | 1 | 0 | 0 | 0 | 0 | ' |
| 1 | 1 | 1 | 1 | 0 | 1 | $\square$ |
| 1 | 1 | 1 | 0 | 0 | 1 | $\exists$ |
| 0 | 1 | 0 | 0 | 1 | 1 | 4 |
| 1 | 0 | 1 | 0 | 1 | 1 | E |
| 1 | 0 | 1 | 1 | 1 | 1 | E |
| 1 | 1 | 0 | 0 | 0 | 0 | 7 |
| 1 | 1 | 1 | 1 | 1 | 1 | 㫛 |
| 1 | 1 | 1 | 0 | 1 | 1 | 5 |
| 0 | 0 | 1 | 1 | 1 | 1 | b |
| 1 | 1 | 0 | 0 | 1 | 1 | 5 |
| 1 | 1 | 0 | 1 | 1 | 1 | 17 |
| 0 | 1 | 0 | 1 | 1 | 1 | i-1 |
| 0 | 1 | 1 | 1 | 1 | 0 | Li' |
| 0 | 0 | 0 | 0 | 0 | 1 | E' |
| 0 | 0 | 0 | 0 | 0 | 0 |  |


| INPUT* | OUTPUT* |
| :---: | :---: |
| 0 | 1 (OFF) |
| 1 | $0(O N)$ |

"Positive Logic



## absolute maximum ratings (Note 1)

| VCC | 7 V |
| :--- | ---: |
| Input Voltage | 6 V |
| Segment Output Voltage | 80 V |
| Power Dissipation | 600 mW |
| Transient Segment Output Current (Note 4) | 50 mA |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |

## operating conditions

|  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| DS7885 | 4.5 | 5.5 | V |
| DS8885 | 4.75 | 5.25 | V |
| Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| DS7885 | -55 : | +125 | ${ }^{\circ} \mathrm{C}$ |
| DS8885 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics (Notes 2 and 3 )


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS7885 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8885. All typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: In all applications transient segment output current must be limited to 50 mA . This may be accomplished in dc applications by connecting a 2.2 k resistor from the anode-supply filter capacitor to the display anode, or by current limiting the anode drive in multiplex applications.
Note 5: For saturation mode the segment output currents are externally limited and ratioed.
typical performance characteristics (see DS7880 data sheet)

DS7887/DS8887 8-digit high voltage anode driver (active-high inputs)
DS7889/DS8889 8-digit high voltage cathode driver (active-high inputs)
DS7897/DS8897 8-digit high voltage anode driver (active-low inputs)

## general description

The DS7887/DS8887 and DS7897/DS8897 are designed to drive the individual anodes of a 7 . segment (cathodes) high-voltage gas discharge panel in a time multiplexed fashion.

When driven with appropriate input signals, the driver will switch voltage and impedance levels at the anode. This will allow or prevent ionization of gas around selected cathode in order to form a numeric display. This main application is to interface with MOS outputs (fully-decoded) and the anodes of a gas-discharge panel, since the devices can source up to 16 mA at a low impedance and can tolerate more than 55 V in the "OFF" state.

DS7889/DS8889 is capable of driving 8 segments of a high-voltage display tube with a constant
output sink current, which can be adjusted by external program resistor, $R_{p}$. The program current is half that of output "ON" current. In the "OFF" state the outputs can tolerate more than 80 V . The ratio of "ON" output currents-is within $\pm 10 \%$. Inputs have negative clamp diodes. Active high input logic. The main application of the device is to interface MOS circuits to high-voltage displays.

## features

- Versatile circuits for a wide range of display applications
- High breakdown voltages
- Low power dissipation
connection diagrams (dual-in-line packages)

DS7887/DS8887, DS7897/DS8897


Order Number DS7887J, DS8887J, DS8887N, DS7897J, DS8897J or DS8897N

DS7889/DS8889


Order Number DS7889J, DS8889J or DS8889N
absolute maximum ratings (Note 1)

| Supply Voltage ( $\mathrm{V}_{\text {CC }}-\mathrm{V}_{\text {BIAS }}$ ) (Note 2) |  |
| :---: | :---: |
| DS7887/DS8887, DS7897/DS8897 | -60V |
| Package Power |  |
| DS7889/DS8889 | 600 mW |
| Input Voltage |  |
| DS7887/DS8887, DS7897/DS8897 | -20V |
| DS7889/DS8889 (Note 3) | 35 V |
| Output Voltage |  |
| DS7887/DS8887, DS7897/DS8897 | -65V |
| DS7889/DS8889 | 85 V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering 10 seconds) | $300^{\circ} \mathrm{C}$ |

dc electrical characteristics (Notes 2, 3 and 4)

|  | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DS8887, DS8897 |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logical "1" Input Voltage | $\mathrm{V}_{\text {OUT }}=-1.4 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-16 \mathrm{~mA}$, DS8887 |  |  | -2.0 |  |  | v |
| $\mathrm{V}_{\text {IL }}$ | Logical "0" Input Voltage | $\mathrm{V}_{\text {OUT }}=-60 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-100 \mu \mathrm{~A}$, DS8887 |  |  |  |  | $-5.5$ | V |
| $\mathrm{I}_{\mathrm{H}}$ | Logical "1" Input Current | $\mathrm{V}_{\text {OUT }}=-1.4, \mathrm{I}_{\text {OUT }}=-16 \mathrm{~mA}, \mathrm{DS8897}$ |  |  | -300 |  |  | $\mu \mathrm{A}$ |
| $1 / 2$ | Logical ' 0 " Input Current | $\mathrm{V}_{\text {OUT }}=-60 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-100 \mu \mathrm{~A}$, DS8897 |  |  |  |  | -10 | $\mu \mathrm{A}$ |
| 1 | . Input Current |  | $\mathrm{V}_{\text {IN }}=-1.0 \mathrm{~V}$ |  |  | 335 | 550 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=-6.0 \mathrm{~V}$ |  |  | -0.2 | -25 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=-12 \mathrm{~V}$ |  | -0.30 |  | -0.65 | mA |
|  |  | DS8897, $\mathrm{V}_{\text {iN }}=12 \mathrm{~V}$ |  |  | -0.6 |  | -1.5 | mA |
| $V_{\text {OUt OfF }}$ | Output "OFF" Voltage | $\mathrm{I}_{\text {OUT }}=-100 \mu \mathrm{~A}, \mathrm{I}_{\text {IN }}=0 \mu \mathrm{~A}$ |  |  | $-60$ | -77 |  | V |
| lout off | Output "OFF" Current | $\mathrm{V}_{\text {OUT }}=-55 \mathrm{~V}, \mathrm{I}_{\text {IN }}=0 \mu \mathrm{~A}$ |  |  |  | -0.03 | -5.0 | $\mu \mathrm{A}$ |
| Vout on | Output "ON" Voltage | $\mathrm{I}_{\text {OUT }}=-16 \mathrm{~mA}$ | V $\mathrm{V}_{\text {IN }}=-2.0 \mathrm{~V}, \mathrm{DS8887}$ |  |  | -1.0 | -1.4 | v |
|  |  |  | $\mathrm{I}_{\text {IN }}=-300 \mu \mathrm{~A}, \mathrm{DS8897}$ |  |  |  | -1.4 | V |
| $\mathrm{I}_{\mathrm{cc}}$ | Supply Current | $\begin{aligned} & \mathrm{I}_{\mathrm{OUT}}=-16 \mathrm{~mA}, \\ & \mathrm{~V}_{\text {BIAS }}=-60 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\text {IN }}=-1.0 \mathrm{~V}$ | DS8887, (Note 5) |  | -2.2 | -4.0 | mA |
|  |  |  | $I_{I N}=-300$ <br> (One Driv | $\begin{aligned} & \text {. DS8897, } \\ & \text { nly) } \end{aligned}$ |  |  | -100 | $\mu \mathrm{A}$ |
| DS7889/DS8889 |  |  |  |  |  |  |  |  |
| $I_{1}$ | Input Current | $\mathrm{V}_{\text {IN }}=6.0 \mathrm{~V}$ |  |  | 150 | 250 | 350 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{LL}}$ | Logical " 0 " Input Current | $\mathrm{l}_{\text {OUT }}=5.0 \mu \mathrm{~A}, \mathrm{~V}_{\text {OUT }}=75 \mathrm{~V}$ |  |  |  |  | 7.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Logical "1" Input Current | $\mathrm{I}_{\text {OUT }}=1.4 \mathrm{~mA}, \mathrm{I}_{\text {IP }}=850 \mu \mathrm{~A}, \mathrm{~V}_{\text {OUT }}=50 \mathrm{~V}$ |  |  | 80 |  |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{1}$ | Input Clamp Voltage | $\mathrm{I}_{\text {IN }}=-1.0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  | -0.68 | -0.85 | v |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Breakdown Voltage | $\mathrm{I}_{\text {OUT }}=100 \mu \mathrm{~A}, \mathrm{I}_{\text {IN }}=0 \mu \mathrm{~A}$ |  |  | 80 |  |  | v |
| $\mathrm{I}_{\text {cex }}$ | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=75 \mathrm{~V},-0.1 \mathrm{~mA} \leq \mathrm{I}_{\text {IN }} \leq 7.0 \mu \mathrm{~A}$ |  |  |  | 0.02 | 5.0 | $\mu \mathrm{A}$ |
| ${ }_{\text {Prog }}$ | Prog. Input Voltage | $\mathrm{I}_{1 \mathrm{P}}=150 \mu \mathrm{~A}$ |  |  | 1.8 | 2.3 |  | V |
|  |  | $I_{I P}=850 \mu \mathrm{~A}$ |  |  |  | 4.0 | 4.5 | V |
|  | Logical " 0 " Output Current | $\begin{aligned} & V_{\text {OUT }}=50 \mathrm{~V}, \\ & 80 \mu \mathrm{~A} \leq \mathrm{I}_{\mathrm{IN}} \leq \mathrm{I}_{\mathrm{IP}} \end{aligned}$ | $\mathrm{I}_{\text {IP }}=150 \mu \mathrm{~A}$ | DS7889 | 210 | 300 | 390 | $\mu \mathrm{A}$ |
|  |  |  |  | DS8889 | 240 | 300 | 360 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{I}_{\text {IP }}=400 \mu \mathrm{~A}$ | DS7889 | 660 | 800 | 940 | $\mu \mathrm{A}$ |
|  |  |  |  | DS8889 | 680 | 800 | 920 | $\mu \mathrm{A}$ |
|  |  |  | $1_{1 / P}=850 \mu \mathrm{~A}$ | DS7889 | 1.45 | 1.7 | 1.95 | mA |
|  |  |  |  | DS8889 | 1.53 | 1.7 | 1.87 | mA |
| $\Delta l_{0}$ | Output Current Ratio | $\mathrm{l}_{\text {OUT }} \mathrm{b}$ Ref $=1.7 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }}=50 \mathrm{~V}$ |  |  | 0.9 | 1.0 | 1.1 |  |

ac electrical characteristics $T_{A}=25^{\circ} \mathrm{C}$ unless otherwise specified.

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DS8887 |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{ON}}$ | Propagation Delay from Input to Output "ON" | (See ac Test Circuit and Switching Time Waveforms) |  |  | 5.0 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {RISE }}$ | Propagation Delay from Input to Output "ON" | (See ac Test Circuit and Switching Time Waveforms) |  |  | 1.0 | $\mu \mathrm{s}$ |
| DS7889/DS8889 |  |  |  |  |  |  |
| $\mathrm{t}_{\text {pdo }}$ | Propagation Delay to a Logical " 0 " from Input to Output | $\mathrm{R}_{\mathrm{P}}=6.0 \mathrm{k}$ to $6.0 \mathrm{~V}, \mathrm{R}_{\text {OUT }}=1.0 \mathrm{k}$ to 6.0 V |  | 37 | 100 | ns |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Propagation Delay to a Logical " 1 " from Input to Output | Input Ramp Rate $\leq 15 \mathrm{~ns}$, Freq $=1.0 \mathrm{MHz}$ $\mathrm{dc}=50 \%$, Amplitude $=6.0 \mathrm{~V}$ |  | 92 | 200 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.'
Note 2: All voltages shown for DS7887/DS8887, DS7897/DS8897 W.R.T. $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$. All currents into device pins shown as positive, out of device pins as negative. All values shown as max or min on absolute basis.
Note 3: All voltages for DS7889/DS8889 with respect to $V_{C C}=0 \mathrm{~V}$.
Note 4: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS7889 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8887, DS8889 and DS8897. All typicals are given for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 5: Supply currents specified for any one input $=-1.0 \mathrm{~V}$. All other inputs $=-5.5 \mathrm{~V}$ and selected output having 16 mA load.

## typical application



Note 1: All outputs of both cathode and anode driver have loads as shown for output a. Note 2: Use DS7887/DS8887 for active-high inputs and DS7897/DS8897 for active-low inputs.

## typical performance characteristics


ac test circuit and switching time waveforms


## logic diagrams



## DS7891/DS8891 high voltage anode drivers (active low inputs)

## general description

The DS7891/DS8891 is a 6 digit anode driver intended for use with seven segment, common anode, high voltage, gas discharge display panels operating in a multiplexed mode. The driver switches voltage and impedance levels at the display's anode allowing or preventing ionization of gas around selected cathodes, forming a numeric display. The devices acts as a buffer between MOS outputs (fully decoded) and the anodes of a gas-discharge panel,
and it can source up to 16 mA at a low impedance and can stand off more than 55 V in the off state.

## features

- High breakdown voltage
- Low power dissipation
- Easy interface to clock and calculator circuits


## schematic and connection diagrams



## typical application



Order Number DS7891 J, DS8891J or DS8891N


## absolute maximum ratings (Note 1)

| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\text {BIAS }}$ ) |  | Supply Voltage, $\mathrm{V}_{\text {CC }}-\mathrm{V}_{\text {BIA }}$ S | $\begin{aligned} & \text { MIN } \\ & -45 \end{aligned}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | -60V |  |  |  |  |
| Input Voltage | -20V |  |  | $-55$ | V |
| Output Voltage | -65V | Temperature, $\mathrm{T}_{\mathrm{A}}$ |  |  |  |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | DS8891 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ | DS7891 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |

## electrical characteristics (Notes 2 and 3 )

| PARAMETER |  | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IIN | Input Current | $\mathrm{V}_{\text {BIAS }}=\mathrm{Min}, \mathrm{V}_{\text {IN }}=-12 \mathrm{~V}$ | -0.6 |  | -1.5 | mA |
| $\mathrm{I}_{\mathrm{H}}$ | Logical " 1 " Input Current | $\mathrm{V}_{\text {BIAS }}=\mathrm{Min}, \mathrm{V}_{\text {OL }}=-2.0 \mathrm{~V}$ | -300 |  |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{1}$ | Logical "0" Input Current | $\mathrm{V}_{\text {BIAS }}=\mathrm{Min}, \mathrm{V}_{\text {OUT }}=-60 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-100 \mu \mathrm{~A}$ |  |  | -10 | $\mu \mathrm{A}$ |
| $\mathrm{IOH}^{\text {r }}$ | Logical "1" Output Current | $\mathrm{V}_{\text {BIAS }}=\mathrm{Max}, \mathrm{I}_{\text {IN }}=0 \mu \mathrm{~A}, \mathrm{~V}_{\text {OH }}=-55 \mathrm{~V}$ |  |  | -5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OL }}$ | Logical "0" Output Voltage | $\mathrm{l}_{\mathrm{OL}}=-16 \mathrm{~mA}, \mathrm{I}_{\mathrm{IH}}=-300 \mu \mathrm{~A}$ |  |  | -2.0 | V |
| $\mathrm{V}_{\text {BD }}$ | Output Breakdown Voltage | $\mathrm{V}_{\text {BIAS }}=$ Max, $\mathrm{I}_{\text {IN }}=0 \mu \mathrm{~A}, \mathrm{l}_{\text {OUT }}=-100 \mu \mathrm{~A}$ | -60 |  |  | v |
| $I_{\text {BIAS }}$ | Supply Current (Substrate) | $\begin{aligned} & \mathrm{V}_{\mathrm{BIAS}}=\mathrm{Max}, \mathrm{I}_{\mathrm{IH}}=-300 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{OL}}=-16 \mathrm{~mA}, \\ & \text { (One Driver Only) } \end{aligned}$ |  |  | $-100$ | $\mu \mathrm{A}$ |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS7891 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8891.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$, unless otherwise noted. All values shown as max or $\min$ on absolute value basis.

## DS8892 programmable hex LED digit driver

## general description

The DS8892 is a hex LED digit driver similar to the DS75494, except that the DS8892 is programmable. The DS8892 will sink up to 200 mA per output, and the open collector outputs withstand a minimum of 8.8 V in the off state. The main application of the DS8892 is to interface between MOS circuits and common cathode LED displays in systems where low battery drain is important. The DS8892, through the use of a single external resistor, allows the base drive to the output transistors to be programmed to the desired amount, thus saving battery current.

## features

- Presettable current drain
- 200 mA sink capability
- MOS compatible inputs
- Low voltage operation


## schematic and connection diagrams



ONE OF SIX DRIVER SHOWN

Dual-In-Line Package

*Pins 9 and 16 tied together internally.
Order Number DS8892N

## typical application



## absolute maximum ratings (Note 1)

| Supply Voltage, $\mathrm{V}_{\text {ss }}$ (Note 2) | 8.8 V |
| :--- | ---: |
| Input Voltage | 8.8 V |
| Output Voltage | 8.8 V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |

electrical characteristics (Notes 2 and 3) $V_{D D}=0 \mathrm{~V}$

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1 / 1$ | Logical " 0 " Input Current | $\mathrm{V}_{\text {SS }}=8.8 \mathrm{~V}, \mathrm{R} 1=300 \Omega, \mathrm{I}_{\text {OUT }}=400 \mu \mathrm{~A}$ |  | 50 |  |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Logical " 1 " Input Current | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}=8.8 \mathrm{~V}, \mathrm{R}_{\text {IN }}=45 \Omega, \mathrm{I}_{\mathrm{R}}=6 \mathrm{~mA}, \\ & \mathrm{I}_{\text {OUT }}=80 \mathrm{~mA} \end{aligned}$ |  |  |  | 2.7 | mA |
| $V_{\text {R }}$ | Logical "0" Phase-Splitter Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}=6.0 \mathrm{~V}, \mathrm{R}_{\mathrm{IN}}=45 \Omega, \mathrm{I}_{\mathrm{R}}=6 \mathrm{~mA}, \\ & \mathrm{I}_{\text {OUT }}=80 \mathrm{~mA} \end{aligned}$ |  | 0.9 |  | 1.4 | v |
| $\mathrm{IOH}^{\text {O }}$ | Logical "1" Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}=8.8 \mathrm{~V}, \mathrm{I}_{\mathrm{IN}}=50 \mu \mathrm{~A}, \mathrm{R} 1=300 \Omega, \\ & \mathrm{~V}_{\text {OUT }}=8.5 \mathrm{~V} \end{aligned}$ |  |  |  | 400 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical " 0 " Output Voltage | $\mathrm{R}_{\mathrm{IN}}=140 \Omega$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{R}}=2 \mathrm{~mA}, \\ & \mathrm{I}_{\text {OUT }}=25 \mathrm{~mA} \end{aligned}$ |  |  | 0.35 | v |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}=3.8 \mathrm{~V}, \mathrm{I}_{\mathrm{R}}=5.7 \mathrm{~mA}, \\ & \mathrm{I}_{\text {OUT }}=50 \mathrm{~mA} \end{aligned}$ |  |  | 0.35 | V |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{R}}=7.7 \mathrm{~mA}, \\ & \mathrm{I}_{\text {OUT }}=100 \mathrm{~mA} \end{aligned}$ |  |  | 0.40 | v |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}=6.0 \mathrm{~V}, \mathrm{I}_{\mathrm{R}}=12 \mathrm{~mA}, \\ & \mathrm{I}_{\mathrm{OUT}}=200 \mathrm{~mA} \end{aligned}$ |  |  | 0.50 | V |

## switching characteristics

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {P(on) }}$ | Propagation Delay to a Logical " 0 " | (See AC Test Circuit), $\mathrm{V}_{\text {SS }}=6.0 \mathrm{~V}$ |  |  | 800 | ns |
| tP(off) | Propagation Delay to a Logical "1" | (See AC Test Circuit), $\mathrm{V}_{\text {SS }}=6.0 \mathrm{~V}$ |  |  | 1.2 | $\mu \mathrm{s}$ |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: $\mathrm{V}_{\mathrm{SS}}$ is an external system supply, used as shown in the dc test circuit ( $\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$ ).
Note 3: All currents into device pins shown as positive, out of device pins as negative. All voltages referenced to ground unless otherwise noted. All values shown as maximum or minimum on absolute value basis.
ac test circuit

dc test circuit

switching time waveforms

$\mathrm{V}_{\text {OUT }}$


## DS7895/DS8895 quad LED segment driver

## general description

The DS7895/DS8895 is a quad LED segment driver designed to interface between MOS IC's and LED displays. It provides a relatively constant output current -typically 17 mA -independent of the supply voltage. The DS8895 is similar to the DS75493 except on the DS8895 the output current is internally set-no external components are required for current limiting. Blanking can be achieved by taking the Chip Enable (CE) to a logic " 1 " level.

## features

- Internally set output current
- Low voltage operation
- MOS compatible inputs
- Low standby power
- Blanking capability


## schematic and connection diagrams



Order Number DS7895J, DS8895J, or DS8895N

## absolute maximum ratings (Note 1)

operating conditions

| Supply Voltage | 10 V |  | MIN | MAX | UNITS |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | 10 V | Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ |  |  |  |
| Output Voltage | $\mathrm{VCCC}^{\circ}$ | $\mathrm{V}_{\mathrm{CC}}$ | 3.2 | 8.8 | V |
| Storage Temperature Range | VSS | 6.5 | 8.8 | V |  |
| Lead Temperature (Soldering, 10 seconds) | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | $300^{\circ} \mathrm{C}$ | Temperature, $\mathrm{T}_{\mathrm{A}}$ |  |  |
|  |  | DS8895 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
|  |  | DS 7895 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics (Notes 2 and 3 )

|  | PARAMETER | CONDITIONS (See Figure 1) |  |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 H}$ | Logical "1" Input Voltage | $\mathrm{V}_{\mathrm{CC}}=3.2 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=8.8 \mathrm{~V}, \mathrm{I}_{\text {IN }}=2.0 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }}=1.75 \mathrm{~V}$ |  |  |  | 6.5 |  |  | V |
| $\mathrm{V}_{\text {IHCE }}$ | Chip Enable | $\mathrm{V}_{\text {CC }}=3.2 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=8.8 \mathrm{~V}, \mathrm{I}_{\text {IN }}=1.0 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ |  |  |  | 3.5 |  |  | V |
| $\mathrm{I}_{\mathrm{H}}$ | Logical "1" Input Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=8.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=8.8 \mathrm{~V}, \mathrm{R}=0.1 \mathrm{k}, \\ & \mathrm{~V}_{\text {OUT }}=1.75 \mathrm{~V} \end{aligned}$ |  |  |  |  |  | 2.0 | mA |
| $\mathrm{V}_{\text {IL }}$ | Logical " 0 " Input Voltage | $\mathrm{V}_{\mathrm{CC}}=8.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=8.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{IN}}=0.1 \mathrm{~mA}$ |  |  |  |  |  | 1.3 | v |
| $V_{\text {ILCE }}$ | Chip Enable | $\mathrm{V}_{\mathrm{CC}}=8.8 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=8.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.75 \mathrm{~V}, \mathrm{R}=0.1 \mathrm{k}$ |  |  |  |  |  | 1.0 | V |
| Iout min | Output Current | $\begin{aligned} & V_{C C}=3.2 \mathrm{~V}, V_{S S}=6.5 \mathrm{~V}, V_{\text {OUT }}=2.15 \mathrm{~V}, \\ & R=1 \mathrm{k}, T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  |  | 12.5 | 16.5 |  | mA |
| Iout max | Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=8.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=8.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.75 \mathrm{~V}, \\ & \mathrm{R}=0.1 \mathrm{k}, T_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  |  |  | 18.5 | 22 | mA |
| Iout typ | Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=7.2 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.0 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}=500 \Omega \end{aligned}$ |  |  | DS7895 | 15.5 | 17 | 18.5 | mA |
|  |  |  |  |  | DS8895 | 14.5 | 17 | 19.5 | mA |
| lout | Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=7.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=2.0 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega, \text { Full Temperature Range } \end{aligned}$ |  |  | DS7895 | 10.5 |  | 23.0 | mA |
|  |  |  |  |  | DS8895 | 13.5 |  | 20.5 | mA |
| Iout off | Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=8.8 \mathrm{~V}, \\ & \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}, \\ & \text { (All Drivers "OFF"') } \end{aligned}$ |  | $\mathrm{V}_{\text {SS }}=8.8 \mathrm{~V}, \mathrm{R}=100 \mathrm{k}$ |  |  |  | 100 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}=6.5 \mathrm{~V}, \mathrm{R}=0.1 \mathrm{k}, \\ & \mathrm{R}_{\mathrm{CE}}=1 \mathrm{k} \end{aligned}$ |  |  |  | 200 | $\mu \mathrm{A}$ |
|  | Supply Current | $\mathrm{V}_{\text {IN }}=6.5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{cc}}=1.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{sS}}=8.8 \mathrm{~V}$ <br> (Outputs Open) |  |  |  |  | 8 | mA |
|  | Supply Current |  | $\begin{aligned} & \mathrm{V}_{\mathrm{cC}}=3.2 \mathrm{~V} \mathrm{~V}_{\mathrm{SS}}=8.8 \mathrm{~V}, \\ & \mathrm{~V}_{\text {OUT }}=1.75 \mathrm{~V} \end{aligned}$ |  | DS7895 |  |  | 5 | mA |
|  |  |  |  |  | DS8895 |  |  | 4 | mA |
| $\mathrm{t}_{\text {pd OfF }}$ | Propagation Delay to a Logical " 0 " from Input to Output | $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=10 \mathrm{~ns}$, (See Figures 2 and 3) |  |  |  |  | 170 | 300 | ns |
| $\mathrm{t}_{\text {pd }} \mathrm{oN}$ | Propagation Delay to a Logical " 1 " from Input to Output | $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=10 \mathrm{~ns}$, (See Figures 2 and 3) |  |  |  |  | 11 | 100 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DS7895 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS8895. All typicals are given for $\mathrm{V}_{\mathrm{C}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as maximum or minimum on absolute value basis.

## truth table

| CE | $\mathrm{V}_{\text {IN }}$ | IOUT |
| :---: | :---: | :--- |
| 0 | 1 | ON |
| 0 | 0 | OFF |
| 1 | X | OFF |${ }^{\mathbf{X}=\text { Don't care }}$



Figure 1.
ac test circuit and switching time waveforms


FIGURE 2.


FIGURE 3.

## DS8973, DS8974, DS8976 LED 9-digit drivers

## general description

The DS8973, DS8974, and DS8976 are 9-digit drivers designed to operate from 4 cell (DS8973) or 3 cell (DS8974) or 6 cell (DS8976) battery supplies. Each driver will sink 100 mA to less than 0.5 V when driven by only 0.1 mA . Each input is blocked by diodes so that the input can be driven below ground with virtually no current drain. This is especially important in calculator systems employing a dc-to-dc converter on the negative side of the battery. If the converter were on the positive side of the battery, the converter would have to handle all of the display current, as well as the MOS calculator
chip current. But if it is on the negative side, it only has to handle the MOS current. The DS8973 and DS8974 are designed for the more efficient operating mode.
features

- Nine complete digit drivers
- Built-in low battery indicator
- High current outputs- 100 mA
- Choice of 3 or 4-cell operation
- Straight through pin out for easy board layout


## equivalent circuit and connection diagrams




Order Number DS8973N, DS8974N
or DS8976N

## typical applications



FIGURE 1. 6 V Programmable Statistical Calculator
absolute maximum ratings (Note 1)

| Supply Voltage | 10 V |
| :--- | ---: |
| Input Voltage | 10 V |
| Output Voltage | 10 V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |

electrical characteristics

## operating conditions

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Logical "1" Input Voltage | $V_{\text {cc }}=$ Max |  | 3.9 |  |  | $v$ |
| $\mathrm{I}_{\mathrm{IH}}$ | Logical "1" Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{1 \mathrm{H}}=3.9 \mathrm{~V}$ |  | 0.1 |  | 0.3 | mA |
| $\mathrm{V}_{1 \mathrm{~L}}$ | Logical "0" Input Voltage | $\mathrm{V}_{\text {cc }}=$ Max |  |  |  | 0.5 | V |
| $I_{\text {IL }}$ | Logical " 0 " Input Current | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IL}}=0.5 \mathrm{~V}$ |  |  |  | 40 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {TH }}$ | High Low Battery Threshold | $\begin{aligned} & \mathrm{V}_{\mathrm{OT}}(\operatorname{Pin} 1)=1 \mathrm{~V}, \mathrm{I}_{\mathrm{OT}} \leq-50 \mu \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{IH}}(\operatorname{Pin} 2)=3.9 \mathrm{~V} \end{aligned}$ | DS8973 | 3.5 | : |  | V |
|  |  |  | DS8974 | 4.6 |  |  | V |
|  |  |  | DS8976 | 7.0 |  | - | V |
| $V_{T L}$ | Low Low Battery Threshold | $\begin{aligned} & V_{\mathrm{OT}}(\operatorname{Pin} 1)=2.3 \mathrm{~V}, \mathrm{I}_{\mathrm{OT}} \geq-6 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{IH}}(\operatorname{Pin} 2)=3.9 \mathrm{~V} \end{aligned}$ | DS8973 |  |  | 3.1 | V |
|  |  |  | DS8974 |  |  | 4.2 | V |
|  |  |  | DS8976 |  |  | 6.2 | V |
| $I_{\text {CEX }}$ | Logical "1" Output Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\mathrm{OH}}=9.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.5 \mathrm{~V}$ |  |  |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical "0" Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OL}}=100 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IH}}=3.9 \mathrm{~V}$ |  |  |  | 0.5 | V |
| $\mathrm{IOL}^{\text {l }}$ | Logical "0" Output Current | $\mathrm{V}_{\mathrm{CC}}=\operatorname{Min}, \mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=3.9 \mathrm{~V}$ |  | 100 |  |  | mA |
| $\mathrm{ICC}_{1}$ | Supply Current | $V_{c c}=\text { Max, One Input "ON" }$ |  |  |  | 6 | mA |
| $\mathrm{ICC}_{2}$ | Pin 21 (Low Battery Supply) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{CC}_{2}}=\mathrm{V}_{\text {ccmax }}$ |  |  |  | 1.2 | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operations.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range. All typicals are given for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

## typical applications (con't)



Display Drivers

## DS75491 MOS-to-LED quad segment driver DS75492 MOS-to-LED hex digit driver

## general description

The DS75491 and DS75492 are interface circuits designed to be used in conjunction with MOS integrated circuits and common-cathode LED's in serially addressed multi-digit displays. The number of drivers required for this time-multiplexed system is minimized as a result of the segment-address-and-digit-scan method of LED drive.

## features

- 50 mA source or sink capability per driver (DS75491)
- 250 mA sink capability per driver (DS75492)
- MOS compatability (low input current)
- Low standby power
- High-gain Darlington circuits


## schematic and connection diagrams

DS75491 (each driver)


DS75491 Dual-In-Line Package


DS75492 (each driver)


DS75492 Dual-In-Line Package


Input Voltage Range (Note 4)
Collector Output Voltage (Note 5)
Collector Output to Input Voltage
Emitter to Ground Voltage ( $\mathrm{V}_{1} \geq 5 \mathrm{~V}$ )
Emitter to Input Voltage
Voltage at $\mathrm{V}_{\text {ss }}$ Terminal With Respect to
Any Other Device Terminal
Collector Output Current
Each Collector Output
All Collector Outputs
Continuous Total Dissipation
Operating Temperature Range
Storage Temperature Range
Lead Temperature (Soldering, 10 sec )

DS75491

| -5 V to $\mathrm{V}_{\text {ss }}$ | -5 V to $\mathrm{V}_{\text {ss }}$ |
| :---: | :---: |
| 10 V | 10 V |
| 10 V | 10 V |
| 10 V |  |
| 5 V |  |
| 10 V | 10 V |

50 mA
250 mA
600 mA
600 mW
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ $300^{\circ} \mathrm{C}$

## dc electrical characteristics

DS75491 ( $\mathrm{V}_{\mathrm{SS}}=10 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ unless otherwise noted) (Notes 2 and 3)

| PARAMETER |  | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CE O }}$ N | "ON" State Collector Emitter Voltage | Input $=8.5 \mathrm{~V}$ through $1 \mathrm{k} \Omega$, |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 0.9 | 1.2 | V |
|  |  | $\mathrm{V}_{\mathrm{E}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=50 \mathrm{~mA}$ |  |  |  |  | 1.5 | V |
| Ic off | "OFF" State Collector Current | $\begin{aligned} & \mathrm{V}_{\mathrm{C}}=10 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{E}}=0 \mathrm{~V} \end{aligned}$ | $\mathrm{I}_{\text {IN }}=40 \mu \mathrm{~A}$ |  |  |  | 100 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=0.7 \mathrm{~V}$ |  |  |  | 100 | $\mu \mathrm{A}$ |
| 1 | Input Current at Maximum Input Voltage | $\mathrm{V}_{\text {IN }}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{E}}=0, \mathrm{I}_{\mathrm{C}}=20 \mathrm{~mA}$ |  |  |  | 2.2 | 3.3 | mA |
| $\mathrm{I}_{\mathrm{E}}$ | Emitter Reverse Current | $\mathrm{V}_{\text {IN }}=0, V_{\text {E }}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=0$ |  |  |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {ss }}$ | Current Into $\mathrm{V}_{\text {ss }}$ Terminal |  |  |  |  |  | 1 | mA |

DS75492 ( $\mathrm{V}_{\mathrm{SS}}=10 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ unless otherwise noted) (Notes 2 and 3)

| PARAMETER |  | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OL }}$ | Low Level Output Voltage | Input $=6.5 \mathrm{~V}$ through $1 \mathrm{k} \Omega$, |  | $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ |  | 0.9 | 1.2 | V |
|  |  | $\mathrm{I}_{\text {OUT }}=250 \mathrm{~mA}$ |  |  |  |  | 1.5 | V |
| $\mathrm{IOH}_{\mathrm{OH}}$ | High Level Output Current | $\mathrm{V}_{\mathrm{OH}}=10 \mathrm{~V}$ | $I_{\text {IN }}=40 \mu \mathrm{~A}$ |  |  |  | 200 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ |  |  |  | 200 | $\mu \mathrm{A}$ |
| 1 | Input Current at Maximum Input Voltage | $\mathrm{V}_{\mathrm{IN}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA}$ |  |  |  | 2.2 | 3.3 | mA |
| Iss | Current Into $\mathrm{V}_{\text {Ss }}$ Terminal |  |  | , |  |  | 1 | mA |

## ac switching characteristics

DS75491 ( $\mathrm{V}_{\mathrm{SS}}=7.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| PARAMETER |  | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}$ | Propagation Delay Time, Low-to-High Level Output (Collector) | $\mathrm{V}_{\text {IH }}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{E}}=0$, |  | 100 |  | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay Time, High-to-Low Level Output (Collector) | $\mathrm{R}_{\mathrm{L}}=200 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 20 |  | ns |

DS75492 ( $\mathrm{V}_{\mathrm{SS}}=7.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| PARAMETER |  | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}$ | Propagation Delay Time. Low-to-High Level, Output | $\mathrm{V}_{1 H}=7.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=39 \Omega$, |  | 300 |  | ns |
| $\mathrm{t}_{\mathrm{PHL}}$ | Propagation Delay Time, High-to-Low Level Output | $C_{L}=15 \mathrm{pF}$ |  | 30 |  | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range for the DS75491 and DS75492.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: The input is the only device terminal which may be negative with respect to ground.
Note 5: Voltage values are with respect to network ground terminal unless otherwise noted.
ac test circuits and switching time waveforms


DS75491


DS75492


Note 1: The pulse generator has the following characteristics: $Z_{O U T}=50 \Omega$, PRR $=100 \mathrm{kHz}, \mathrm{t}_{\mathrm{w}}=1 \mu \mathrm{~s}$.
Note 2: $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.

NATIONAL

## DS75493 quad LED segment driver

## general description

The DS75493 is a quad LED segment driver. It is designed to interface between MOS IC's and LED's. An external resistor is required for each segment to drive the output current which is approximately equal to $0.7 \mathrm{~V} / \mathrm{R}_{\mathrm{L}}$ and is relatively constant, independent of supply variations. Blanking can be achieved by taking the chip enable (CE) to a logical " 1 " level.

## features

- Low voltage operation
- Low input current for MOS compatibility
- Low standby power
- Display blanking capability
- Output current regulation
- Quad high gain circuits


## schematic and connection diagrams


typical application



## truth table

| $\mathbf{C E}$ | $\mathrm{V}_{\mathbf{I N}}$ | IOUT |
| :---: | :---: | :---: |
| 0 | 1 | ON |
| 0 | 0 | OFF |
| 1 | X | OFF |

$X=$ Don't care

## absolute maximum ratings (Note 1)

| Supply Voltage | 10 V |
| :--- | ---: |
| Input Voltage | 10 V |
| Output Voltage | $\mathrm{V}_{\mathrm{C}} \mathrm{C}$ |
| Storage Temperature Range | $+65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |
| Output Current (IOUT) | -25 mA |

operating conditions

|  | MIN | MAX | UNITS |
| :--- | :--- | :---: | :---: |
| Supply Voltage | 3.2 | 8.8 | $V$ |
| $V_{\text {CC }}$ | 6.5 | 8.8 | $V$ |
| $V_{\text {SS }}$ | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics $\left(V_{S S} \geq V_{C C}\right) \quad T_{A}=25^{\circ} \mathrm{C}$ (Notes 2 and 3 )

| PARAMETER |  | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| I IN | Input Current | $\mathrm{V}_{\mathrm{SS}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=8.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=$ Open, $\mathrm{V}_{\mathrm{CE}}=0 \mathrm{~V}$ |  |  |  | 3.2 | mA |
|  |  | $\mathrm{I}_{\text {OUT }}=\mathrm{R}_{\text {SET }} @ 0 \mathrm{~V}, \mathrm{~V}_{\text {CE }}=8.8 \mathrm{~V}$ |  |  |  | 3.6 | mA |
| $I_{\text {CE }}$ | Chip Enable Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{SS}}=\mathrm{Max}, \mathrm{V}_{\mathrm{CE}}=8.8 \mathrm{~V}$, All Other Pins to Gnd |  |  |  | 2.1 | mA |
| Iout | Output Current | IOUT @ $2.15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega$ | $\begin{aligned} & V_{C C}=\operatorname{Min}, \quad V_{S S}=6.5 \mathrm{~V}, \\ & I_{C E}=80 \mu \mathrm{~A}, \\ & V_{I N}=6.5 \mathrm{~V} \end{aligned}$ <br> Through $1.0 \mathrm{k} \Omega$ | -8 | -13 |  | mA |
|  |  |  | $\mathrm{V}_{\text {CE }}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=8.8 \mathrm{~V}$ |  | -16 | -20 | mA |
| IOL | Output Leakage Current | $\mathrm{I}_{\mathrm{OUT}}=\mathrm{R}_{\text {SET }} @ 0 \mathrm{~V},$ <br> Measure Current to Gnd, $V_{\mathrm{SS}}=8.8 \mathrm{~B}$ | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Min}, \mathrm{~V}_{\mathrm{CE}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=8.8 \mathrm{~V} \text { Through } \\ & 100 \mathrm{k} \Omega \end{aligned}$ | , |  | -100 | $\mu \mathrm{A}$ |
|  |  |  | $\begin{aligned} & V_{C E}=6.5 \mathrm{~V} \text { Through } \\ & 1.0 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{IN}}=8.8 \mathrm{~V} \end{aligned}$ |  |  | $-200$ | $\mu \mathrm{A}$ |
| ${ }^{\text {c cc }}$ | Supply Current, $\mathrm{V}_{\text {cc }}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {SS }}=\mathrm{Max}$, | Other Pins to Gnd |  |  | 40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {ss }}$ | Supply Current | $\mathrm{V}_{\mathrm{cc}}=0 \mathrm{~V}$, All Other Pins to Gnd |  |  |  | 40 | $\mu \mathrm{A}$ |
|  |  | $V_{C C}=M i n, V_{C C}=8.8 \mathrm{~V}$ | lout @ $2.15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CE}}=8.8 \mathrm{~V}$ <br> Through $100 \mathrm{k} \Omega$, $R_{L}=50 \Omega$ |  | 0.5 | 1.5 | mA |
|  |  |  | $\begin{aligned} & \text { I }_{\text {OUT }}=O \text { Open, } R_{\text {SET }}=\text { Open, } \\ & V_{C E}=O V \end{aligned}$ |  |  | 1.4 | mA |

## switching characteristics

| PARAMETER |  | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {pd(OFF) }}$ | Propagation Delay to a Logical " 0 ". From Input to Output | (See AC Test Circuit) |  | 170 | 300 | ns |
| $\mathrm{t}_{\text {pd(ON) }}$ | Propagation Delay to a Logical " 1 " From Input to Output | (See AC Test Circuit) |  | 11 | 100 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS75493.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
ac test circuit


## switching time waveforms



## DS75494 hex digit driver general description

The DS75494 is a hex digit driver designed to interface between most MOS devices and common cathodes configured LED's with a low output voltage at high operating currents. The enable input disables all the outputs when taken high.

## Display Drivers

## features

- 150 mA sink capability
- Low voltage operation
- Low input current for MOS compatibility
- Low standby power
- Display blanking capability
- Low voltage saturating outputs
- Hex high gain circuits


## schematic and connection diagrams



Dual-In-Line Package


Order Number DS75494J
Order Number DS75494N
truth table

| ENABLE | $V_{\text {IN }}$ | $V_{\text {OUT }}$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | $x$ | 1 |

$X=$ don't care


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} /$ max limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS75494.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

## ac test circuit and switching time waveforms



## DS3660/DS3661 optically isolated line receivers

## general description

The DS3660 and DS3661 are TTL-compatible optically coupled isolators, with open-collector and TRI-STATE ${ }^{\circledR}$ outputs, respectively. They combine, in one 8 -lead DIP, a GaAsP light-emitting diode and a monolithic silicon detector-amplifier. There is complete absence of any electrical connection between input and output terminals, allowing the input signal ground reference to float at any ac or dc potential relative to the output ground reference (within the common-mode range of the device). Thus, they are ideal line receivers, removing input common mode limitations, and eliminating all ground noise and current loops. A proprietary design provides excellent high-frequency common mode rejection, much greater than previously available in optical isolators. These line receivers are therefore especially suited for data interface requirements in transient and pulse noise environments.

## features

- $200 \mathrm{~V}_{\mathrm{AC}}$ peak-to-peak common mode rejection at 1 MHz
- 1500V typical dc isolation (input/output)
- 70 ns typical propagation delays
- TTL strobe input (forces output to logic " 1 " state)
- TRI-STATE logic output for bus-organized systems (DS3661)
- Open collector output for wire-ORing (DS3660)
- Fanout of 10 standard TTL loads
- Single +5 V supply ( $\pm 10 \%$ tolerance)


## connection diagrams

## Dual-In-Line Package



Order Number DS3660N

Dual-In-Line Package

truth tables
(Positive logic convention; input " 1 " when LED is biased on, $I_{F}>5 \mathrm{~mA}$.)

DS3660

| INPUT | STROBE | OUTPUT |
| :---: | :---: | :---: |
| 0 | 1 | 1 |
| 1 | 1 | 0 |
| $X$ | 0 | 1 |

> X = Don't Care

DS3661

| INPUT | STROBE | DISABLE | OUTPUT |
| :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 |
| $X$ | 0 | 0 | 1 |
| $X$ | $X$ | 1 | $H i-Z$ |

$X=$ Don't Care

electrical characteristics $\left(0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}\right)$ (Note 2)

|  | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {IN (1) }}$ | Logical " 1 " Input Current | $\mathrm{V}_{\text {OUT }}<0.4 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}($ Sink $)=16 \mathrm{~mA}$ |  | 5 |  |  | mA |
| IIN(0) | Logical " 0 " Input Current | $\mathrm{V}_{\text {OUT }}>2.4 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}($ Source $)=-400 \mu \mathrm{~A}$ |  |  |  | 250 | $\mu \mathrm{A}$ |
| $V_{\text {IN (1) }}$ | Logical "1" Input Voltage (Strobe, Disable) | (See Truth Table for Output State) |  | 2.0 |  | - | V |
| $V_{\text {IN (0) }}$ | Logical "0" Input Voltage (Strobe, Disable) | (See Truth Table for Output State) |  |  |  | 0.8 | v |
| $\mathrm{I}_{\mathrm{H}}$ | Logical "1" Input Currént (Strobe, Disable) | $\mathrm{V}_{\text {IN }}=+2.4 \mathrm{~V}$ |  |  | * | 40 | $\mu \mathrm{A}$ |
| $I_{1 L}$ | Logical "0" Input Current (Strobe, Disable) | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  | -1.6 | mA |
| $\mathrm{V}_{\mathrm{CL}}$ | Input Clamp Voltage (Strobe, Disable) | $\mathrm{I}_{\mathrm{IN}}=-12 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $\mathrm{I}_{\text {OUT }}($ Source $)=-400 \mu \mathrm{~A}$ |  | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical "0" Output Voltage | $\mathrm{I}_{\text {OUT (Sink) }}=16 \mathrm{~mA}$ |  |  |  | 0.4 | V |
| IOD | Output Disable Current | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ | DS3661 |  |  | 40 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{v}_{\mathrm{O}}=0.4 \mathrm{~V}$ | DS3661 |  |  | -40 | $\mu \mathrm{A}$ |
| ${ }^{\text {c }} \mathrm{Cc}$ | Supply Current | $\mathrm{I}_{\mathrm{IN}}=5 \mathrm{~mA}$ | $\mathrm{V}_{\text {STROBE }}=2 \mathrm{~V} \quad$ DS3660 |  | 10 | 15 | mA |
|  |  |  | $\mathrm{V}_{\text {DISABLE }}=2 \mathrm{~V}$ DS3661 |  | 12 | 18 | mA |
| $V_{F}$ | Input Diode Forward Voltage | $T_{A}=25^{\circ} \mathrm{C}, I_{\text {IN }}=10 \mathrm{~mA}$ |  |  | 1.75 |  | V |
| $V_{\text {BR }}$ | Input Diode Reverse Breakdown | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\text {IN }}=-100 \mu \mathrm{~A}$ |  | 5 |  |  | v |
| $\mathrm{V}_{\text {ISO }}$ | DC Isolation (Input-Output) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 1500 |  | V |
| $\mathrm{CM}_{\mathrm{RV}}$ | AC Common Mode Rejection (Input-Output) | $f=1 \mathrm{MHz}$, Output Meets Worst-Case $\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ Levels (above) |  | $\cdot$ | 200 |  | $\begin{gathered} V_{A C} \\ p-p \end{gathered}$ |

## switching characteristics (Note 3)

|  | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pdO}}$ | Propagation Delay to Logical " 0 " from LED Input | $\mathrm{I}_{\mathrm{IN}}=7.5 \mathrm{~mA}$, Strobe High, Disable Low, (Note 4) |  | 70 |  | ns |
| $\mathrm{t}_{\mathrm{pd} 1}$ | Propagation Delay to Logical " 1 " from LED Input | $\mathrm{I}_{\mathrm{IN}}=7.5 \mathrm{~mA}$, Strobe High, Disable Low, (Note 4) |  | 70 |  | ns |
| $\mathrm{t}_{\text {so }}$ | Propagation Delay to Logical " 0 " from Strobe Input | $\mathrm{I}_{\mathrm{IN}}=7.5 \mathrm{~mA}$, Disable Low |  | 15 |  | ns |
| ${ }_{\text {t }}^{\text {s }}$ | Propagation Delay to Logical " 1 " from Strobe Input | $\mathrm{I}_{\mathrm{IN}}=7.5 \mathrm{~mA}$, Disable Low |  | 15 |  | ns |
| $\mathrm{t}_{1 \mathrm{H}}$ | Delay from Disable Input to High Impedance State, from Logical " 1 " Level | $\mathrm{I}_{\text {IN }}=0 \mathrm{~mA}$, Strobe High |  | 6 |  | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Delay from Disable Input to High Impedance State, from Logical " 0 " Level | $\mathrm{I}_{\mathrm{IN}}=7.5 \mathrm{~mA}$, Strobe High |  | 12 |  | ns |
| $\mathrm{t}_{\mathrm{H} 1}$ | Delay from Disable Input to Logical " 1 " Level, from High Impedance State | $\mathrm{I}_{\mathrm{IN}}=0 \mathrm{~mA}$, Strobe High |  | 14 |  | ns |
| $t_{\mathrm{HO}}$ | Delay from Disable Input to Logical "0" Level, from High Impedance State | $\mathrm{I}_{\text {IN }}=7.5 \mathrm{~mA}$, Strobe High |  | 10 |  | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: These apply over $V_{C C}$ range 4.5 V to 5.5 V . unless otherwise noted. Typicals given for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$. Max refers to absolute value in all cases.
Note 3: All switching response characteristics given for output pull-up resistor $R_{L}=390 \Omega$, shunt capacitance $C_{L}=15 \mathrm{pF}$.
Note 4: These propagation delays are independent of LED drive configuration, e.g., the same performance will be obtained with either test circuit shown below:

## ac test circuits



Positive Input Pulse


Negative Input Pulse

## NCT200, NCT260 phototransistor opto-coupler

## general description

The NCT200 and NCT260 are Gallium Arsenide diodes coupled with an NPN Silicon phototransistor in a six lead Epoxy dual-in-line package. These devices feature isolation voltage in excess of 2 kV . A GaAs light emitting diode radiates infrared light into a photosensitive transistor providing electrical isolation equivalent to a relay.

These devices are ideally suited where coupling is needed between two circuits but electrical isolation must be maintained. These devices find a wide range of application in data transmission as well as linear coupling.

## applications

- Phase control
- Feedback control
- Telephone line receiver
- Line to digital logic isolation
- Solid state relays


## features

- 2000 V isolation
- High direct-current transfer ratio
- 0.5 pF coupling cap.
- Standard dual-in-line package


## absolute maximum ratings

| Storage Temperature | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Operating Temperature | $-55^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ |
| Total Power Dissipation at $25^{\circ} \mathrm{C}$ | 250 mW |
| Derate Linearly | $3.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | $260^{\circ} \mathrm{C}$ |

output transistor $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{F}}=0\right)$

| Power Dissipation | 200 mW |
| :--- | ---: |
| Derate Linearly from $25^{\circ} \mathrm{C}$ | $2.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CEO}}$ | 30 V |
| $\mathrm{~V}_{\mathrm{CER}}(1 \mathrm{M} \Omega)$ | 70 V |
| $\mathrm{~V}_{\mathrm{ECO}}$ | 7 V |

input diode ( $T_{A}=25^{\circ} \mathrm{C}$ )
Power Dissipation 200 mW
Derate Linearly from $25^{\circ} \mathrm{C} \quad . \quad 2.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
Forward DC Current Continuous 60 mA
Forward DC Current Intermittent Duty* 150 mA
Reverse Voltage 3V
Peak Forward Current (1 pulse; 300 pps) 3A
*Dictated by maximum power dissipation.

## connection diagram



Order Number
NCT200 or NCT260
electro-optical characteristics $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified)


Note: Bandwidth is specified as the point where the collector current transfer ratio is $\mathbf{1 / 2}$ that of the low frequency current transfer ratio $(100 \mathrm{~Hz}$ ).

## switching time waveforms



NATIONAL

## 4N25,4N26,4N27,4N28 phototransistor opto-coupler

## general description

Gallium Arsenide LED optically coupled to a Silicon Photo Transistor designed for applications requiring electrical isolation, high-current transfer ratios, small package size and low cost; such as interfacing and coupling systems, phase and feedback controls, solidstate relays and general-purpose switching circuits.

## applications

- Phase control
- Feedback control
- Telephone line receiver
- Line to digital logic isolation
- Solid state relays


## features

m High isolation voltage

$$
\begin{aligned}
V_{\text {ISO }}= & 2500 \mathrm{~V}(\min )-4 \mathrm{~N} 25 \\
& 1500 \mathrm{~V}(\min )-4 \mathrm{~N} 26,4 \mathrm{~N} 27 \\
& 500 \mathrm{~V}(\min )-4 \mathrm{~N} 28
\end{aligned}
$$

- High Collector Output Current at $I_{F}=10 \mathrm{~mA}$ $\mathrm{I}_{\mathrm{C}}=10 \mathrm{~mA}$ (typ) $4 \mathrm{~N} 25,4 \mathrm{~N} 26$
- 0.5 pF coupling cap.
- Standard dual-in-line package
absolute maximum ratings*
( $T_{A}=25^{\circ} \mathrm{C}$, unless otherwise specified)

| Storage Temperature | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Operating Temperature | $-55^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ |
| Total Power Dissipation at $25^{\circ} \mathrm{C}$ | 250 mW |
| Derate Linearly | $3.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | $260^{\circ} \mathrm{C}$ |

phototransistor* ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )
Power Dissipation 150 mW
Derate Linearly from $25^{\circ} \mathrm{C} \quad 2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
$V_{\text {CEO }}$ 30V
$V_{\text {ECO }} 7 \mathrm{~V}$
$\mathrm{V}_{\text {CBO }} \quad 70 \mathrm{~V}$
infrared emitting diode* $\left(T_{A}=25^{\circ} \mathrm{C}\right)$
Power Dissipation 150 mW
Derate Linearly from $25^{\circ} \mathrm{C} \quad 2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
Forward DC Current Continuous 80 mA
Reverse Voltage 3V
Peak Forward Current (1 pulse; 300 $\mu \mathrm{s}$ ) 3A
*JEDEC Registered Data.

## connection diagram


electro-optical characteristics $\left(T_{A}=25^{\circ} \mathrm{C}\right.$, unless otherwise specified)

|  | PARAMETER | CONDITIONS |  |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LED CHARACTERISTICS |  |  |  |  |  |  |  |  |  |
| $I_{R}$ | Reverse Leakage Current | $\mathrm{V}_{\mathrm{R}}=3.0 \mathrm{~V}$, (Note 4) |  |  |  |  |  | 100 | $\mu \mathrm{A}$ |
| $V_{F}$ | Forward Voltage | $\mathrm{I}_{\mathrm{F}}=50 \mathrm{~mA}$, (Note 4) |  |  |  |  | 1.2 | 1.5 | V |
| C | Capacitance | $\mathrm{V}_{\mathrm{R}}=0 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}$ |  |  |  |  | 150 |  | pF |
| PHOTOTRANSISTORS, $\mathrm{I}_{\mathbf{F}}=0$ |  |  |  |  |  |  |  |  |  |
| HfE | dc Current Gain | $\mathrm{V}_{\text {CE }}=5.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=500 \mu \mathrm{~A}$ |  |  |  |  | 500 |  |  |
| $I_{\text {cbo }}$ | Collector-Base Dark Current | $\mathrm{V}_{C B}=10 \mathrm{~V}$, Emitter Open, (Note 4) |  |  |  |  |  | 20 | nA |
| $\mathrm{BV}_{\text {CBO }}$ | Collector-Base Breakdown Voltage | $I_{C}=100 \mu \mathrm{~A}, I_{E}=0,($ Note 4) |  |  |  | 70 |  |  | V |
| $\mathrm{BV}_{\text {ceo }}$ | Collector-Emitter Breakdown Voltage | $\mathrm{I}_{\mathrm{C}}=1.0 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=0,($ Note 4) |  |  |  | 30 |  |  | V |
| $\mathrm{BV}_{\text {ECO }}$ | Emitter-Collector Breakdown Voltage | $\mathrm{I}_{\mathrm{E}}=100 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{B}}=0,($ Note 4) |  |  |  | 7.0 |  |  | V |
| $\mathrm{I}_{\text {CEO }}$ | Collector-Emitter Dark Current | $V_{C E}=10 \mathrm{~V}$, Base Open, (Note 4) |  |  | 4N26, 4N27 |  |  | 50 | nA |
|  |  |  |  | 4N2 |  |  |  | 100 | nA |
| COUPLED CHARACTERISTICS |  |  |  |  |  |  |  |  |  |
|  | Collector Output Current | $\begin{aligned} & V_{C E}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{F}}=10 \mathrm{~mA}, \\ & I_{B}=0,(\text { Note } 4) \end{aligned}$ |  |  | 4N25, 4N26 | 2.0 | 10 |  | mA |
|  |  |  |  |  | 4N27, 4N28 | 1.0 |  |  | mA |
| $\mathrm{V}_{\text {ISo }}$ | Isolation Voltage | (Note 4) | 4N25 |  |  | 2500 |  |  | V |
|  |  |  | 4N26, 4N27 |  |  | 1500 |  |  | V |
|  |  |  | 4N28 |  |  | 500 |  |  | V |
| $\mathrm{V}_{\text {CE(SAT) }}$ | Collector-Emitter Saturation | $I_{C}=2.0 \mathrm{~mA}, I_{F}=50 \mathrm{~mA},(\text { Note } 4)$ |  |  |  |  | 0.2 | 0.5 | V |
| $\mathrm{C}_{\text {ISO }}$ | Isolation Capacitance | $V=0, f=1.0 \mathrm{MHz}$ |  |  |  |  | 0.5 |  | pF |
| BW , | Bandwidth | $\mathrm{I}_{\mathrm{F}}=10 \mathrm{~mA}, \mathrm{~V}_{\text {CE }}=5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \mathrm{~s} 2$, ( Note 3) |  |  |  |  | 150 |  | kHz |
| $\mathrm{t}_{\mathrm{ON}}$ | Output "ON" Time | $\begin{aligned} & I_{F}=10 \mathrm{~mA}, \mathrm{pK}=\text { Fixed P.W. } 8 \mu \mathrm{~s} \\ & \text { Fixed } \simeq 10 \% \mathrm{dc}, V_{C E}=4 \mathrm{~V} \text { Fixed, } \mathrm{R}_{\mathrm{L}}=22 \Omega \text {, } \\ & \text { (Notes } 1 \text { and } 2 \text { ) } \end{aligned}$ |  |  |  |  | 1 |  | $\mu \mathrm{s}$ |
| $t_{\text {OFF }}$ | Output "OFF' Time | $\begin{aligned} & I_{F}=10 \mathrm{~mA}, \mathrm{pK}=\text { Fixed P.W. } 8 \mu \text { s Fixed } \\ & \cong 10 \% \mathrm{dc}, \mathrm{~V}_{C E}=4 \mathrm{~V} \text { Fixed, } \mathrm{R}_{\mathrm{L}}=22 \Omega, \\ & \text { (Notes } 1 \text { and } 2 \text { ) } \end{aligned}$ |  |  |  |  | 4 |  | $\mu \mathrm{s}$ |
| $\mathrm{R}_{\text {ISO }}$ | Isolation Resistance | $V=500 \mathrm{~V}$ |  |  |  |  | $10^{11}$ |  | $\Omega$ |

Note 1: Test conditions: from $t=0$ of $I_{F}$ until $I_{C}$ exceeds 1.0 mA .
Note 2: Test condition: from end of $I_{F}$ until $I_{C}$ decreases below 1.0 mA .
Note 3: Specified as the point where the collector current transfer ratio is one-half that of the low frequency C.T.R. (100 Hz ).
Note 4: JEDEC Registered Data.

## switching time waveforms



## INTEGRATED CIRCUITS FOR DIGITAL DATA TRANSMISSION

## INTRODUCTION

It is frequently necessary to transmit digital data in a high-noise environment where ordinary integrated logic circuits cannot be used because they do not have sufficient noise immunity. One solution to this problem, of course, is to use high-noise-immunity logic. In many cases, this approach would require worst case logic swings of 30 V , requiring high power-supply voltages. Further, considerable power would be needed to transmit these voltage levels at high speed. This is especially true if the lines must be terminated to eliminate reflections, since practical transmission lines have a low characteristic impedance.

A much better solution is to convert the ground referred digital data at the transmission end into a differential signal and transmit this down a balanced, twisted-pair line. At the receiving end, any induced noise, or voltage due to ground-loop currents, appears equally on both ends of the twisted-pair line. Hence, a receiver which responds only to the differential signal from the line will reject the undesired signals even with moderate voltage swings from the transmitter.

Figure 1 illustrates this situation more clearly. When ground is used as a signal return as in Figure 1a, the voltage seen at the receiving end will be the output voltage of the transmitter plus any noise voltage induced in the signal line. Hence, the noise immunity of the transmitter-receiver combination must be equal to the maximum expected noise from both sources.

The differential transmission scheme diagrammed in Figure 1b solves this problem. Any ground noise or voltage induced on the transmission lines will appear equally on both inputs of the receiver. The receiver responds only to the differential signal coming out of the twisted-pair line and delivers a single-ended output signal referred to the ground


FIGURE 1. Comparing Differential and Single-Ended Data Transmission
at the receiving end. Therefore, extremely high noise immunities are not needed; and the transmitter and receiver can be operated from the same supplies as standard integrated logic circuits.

This article describes the operation and use of a line driver and line receiver for transmission systems using twisted-pair lines. The transmitter provides a buffered differential output from a DTL or TTL input signal. A four-input gate is included on the input so that the circuit can also perform logic. The receiver detects a zero crossing in the differential input voltage and can directly drive DTL or TTL integrated circuits at the receiving end. It also has strobe capability to blank out unwanted input signals. Both the transmitter and the receiver incorporate two independent units on a single silicon chip.

## LINE DRIVER

Figure 2 shows a schematic diagram of the line transmitter. The circuit has a marked resemblance to a standard TTL buffer. In fact, it is possible to use a standard dual buffer as a transmitter. However, the DS7830 incorporates additional features. For one, the output is current limited to protect the driver from accidental shorts in the transmission lines. Secondly, diodes on the output clamp severe voltage transients that may be induced into the transmission lines. Finally, the circuit has internal inversion to produce a differential output signal, reducing the skew between the outputs and making the output state independent of loading.


FIGURE 2. Schematic Diagram of the DS7830 Line Driver

As can be seen from the upper half of Figure 2, a quadruple-emitter input transistor, O9, provides four logic inputs to the transmitter. This transistor drives the inverter stage formed by Q10 and Q11
to give a NAND output. A low state logic input on any of the emitters of Q 9 will cause the base drive to be removed from Q10, since 09 will be saturated by current from R8, holding the base of Q10 near ground. Hence, Q10 and Q11 will be turned off; and the output will be in a high state. When all the emitters of Q 9 are at a one logic level, Q10 receives base drive from R8 through the forward biased collector-base junction of Q9. This saturates Q10 and also Q11, giving a low output state. The input voltage at which the transition occurs is equal to the sum of the emitter-base turn on voltages of Q10 and Q11 minus the saturation voltage of Q 9 . This is about 1.4 V at $25^{\circ} \mathrm{C}$.

A standard "totem-pole" arrangement is used on the output stage. When the output is switched to the high state, with Q10 and Q11 cut off, current is supplied to the load by Q13 and Q14 which are connected in a modified Darlington configuration. Because of the high compound current gain of these transistors, the output resistance is quite low and a large load current can be supplied. R10 is included across the emitter-base junction of Q13 both to drain off any collector-base leakage current in Q13 and to discharge the collector-base capacitance of Q13 when the output is switched to the low state. In the high state, the output level is approximately two diode drops below the positive supply, or roughly 3.6 V at $25^{\circ} \mathrm{C}$ with a 5.0 V supply.
With the output switched into the low state, Q10 saturates, holding the base of Q14 about one diode drop above ground. This cuts off Q13. Further, both the base current and the collector current of Q10 are driven into the base of Q11 saturating it and giving a low-state output of about 0.1 V . The circuit is designed so that the base of 011 is supplied 6 mA , so the collector can drive considerable load current before it is pulled out of saturation.

The primary purpose of R 12 is to provide current to remove the stored charge in Q11 and charge its collector-base capacitance when the circuit is switched to the high state. Its value is also made enough less than R9 to prevent supply current transients which might otherwise occur* when the power supply is coming up to voltage.

[^7]The lower half of the transmitter in Figure 2 is identical to the upper, except that an inverter stage has been added. This is needed so that an input signal which drives the output of the upper half positive will drive the lower half negative, and vice versa, producing a differential output signal. Transistors Q2 and Q3 produce the inversion. Even though the current gain is not necessarily needed, the modified Darlington connection is used to produce the proper logic transition voltage on the input of the transmitter. Because of the low load capacitance that the inverter sees when it is completely within the integrated circuit, it is extremely fast, with a typical delay of 3 ns . This minimizes the skew between the outputs.

One of the schemes used when dual buffers are employed as a differential line driver is to obtain the NAND output in the normal fashion and provide the AND output by connecting the input of the second buffer to the NAND output. Using an internal inverter has some distinct advantages over this: for one, capacitive loads which slow down the response of the NAND output will not introduce a time skew between the two outputs; secondly, line transients on the NAND output will not cause an unwanted change of state on the AND output.

Clamp diodes, D1 through D4, are added on all inputs to clamp undershoot. This undershoot and ringing can occur in TTL systems because the rise and fall times are extremely short.

Output-current limiting is provided by adding a resistor and transistor to each of the complementary outputs. Referring again to Figure 2, when the current on the NAND output increases to a value where the voltage drop across R11 is sufficient to turn on Q12, the short circuit protection comes into effect. This happens because further increases in output current flow into the base of Q12 causing it to remove base drive from Q14 and, therefore, Q13. Any substantial increase in output current will then cause the output voltage to collapse to zero. Since the magnitude of the short circuit depends on the emitter base turn-on voltage of Q12, this current has a negative temperature coefficient. As the chip temperature increases from power dissipation, the available short circuit current is reduced. The current limiting also serves to control the current transient that occurs when
the output is going through a transition with both Q11 and Q13 turned on.

The AND output is similarly protected by R6 and Q5, which limit the maximum output current to about 100 mA , preventing damage to the circuit from shorts between the outputs and ground.

The current limiting transistors also serve to increase the low state output current capability under severe transient conditions. For example, when the current into the NAND output becomes so high as to pull Q11 out of saturation, the output voltage will rise to two diode drops above ground. At this voltage, the collector-base junction of Q12 becomes forward biased and supplies additional base drive to 011 through Q10 which is saturated. This minimizes any further increase in output voltage.

When either of the outputs are in the high state, they can drive a large current towards ground without a significant change in output voltage. However, noise induced on the transmission line which tries to drive the output positive will cut it off since it cannot sink current in this state. For this reason, D6 and D8 are included to clamp the output and keep it from being driven much above the supply voltage, as this could damage the circuit.

When the output is in a low state, it can sink a lot of current to clamp positive-going induced voltages on the transmission line. However, it cannot source enough current to eliminate negative-going transients so D5 and D7 are included to clamp those voltages to ground.

It is interesting to note that the voltage swing produced on one of the outputs when the clamp diodes go into conduction actually increases the diffferential noise immunity. For example with no induced common mode current, the low-state output will be a saturation voltage above ground while the high output will be two diode drops below the positive supply voltage. With positivegoing common mode noise on the line, the low output remains in saturation; and the high output is clamped at a diode drop above the positive supply. Hence, in this case, the common mode noise increases the differential swing by three diode drops.
AN-22 Integrated Circuits for Digital Data Transmission


FIGURE 3. High State Output Voltage as a Function of Output Current

Having explained the operation of the line driver, it is appropriate to look at the performance in more detail. Figure 3 shows the high-state output characteristics under load. Over the normal range of output currents, the output resistance is about $10 \Omega$. With higher output currents, the short circuit protection is activated, causing the output voltage to drop to zero. As can be seen from the figure, the short-circuit current decreases at higher temperatures to minimize the possibility of overheating the integrated circuit.


FIGURE 4. Low-State Output Current as a Function of Output Current

Figure 4 is a similar graph of the low-state output characteristics. Here, the output resistance is about $5 \Omega$ with normal values of output current. With larger currents, the output transistor is pulled out of saturation; and the output voltage increases. This is most pronounced at $-55^{\circ} \mathrm{C}$ where the transistor current gain is the lowest. However, when the output voltage rises about two diode drops above ground, the collector-base junction of the current-limit transistor becomes forward biased,
providing additional base drive for the output transistor. This roughly doubles the current available for clamping positive common-mode transients on the twisted-pair line. It is interesting to note that even though the output level increases to about 2V under this condition, the differential noise immunity does not suffer because the high-state output also increases by about 3 V • with positive going common-mode transients.

It is clear from the figure that the low state output current is not effectively limited. Therefore, the device can be damaged by shorts between the output and the 5 V supply. However, protection against shorts between outputs or from the outputs to ground is provided by limiting the highstate current.

The curves in Figures 3 and 4 demonstrate the performance of the line driver with large, capaci-tively-coupled common-mode transients, or under


FIGURE 5. Differential Output Voltage as a Function of Differential Output Current
gross overload conditions. Figure 5 shows the ability of the circuit to drive a differential load: that is, the transmission line. It can be seen that for output currents less than 35 mA , the output resistance is approximately $15 \Omega$. At both temperature extremes, the output falls off at high currents. At high temperatures, this is caused by current limiting of the high output state. At low temperatures, the falloff of current gain in the lowstate output transistor produces this result.

Load lines have been included on the figure to show the differential output with various load resistances. The output swing can be read off from the intersection of the output characteristic with the load line. The figure shows that the driver can easily handle load resistances greater than $100 \Omega$.

This is more than adequate for practical, twistedpair lines.

Figure 6 shows the no load power dissipation, for one-half of the dual line driver, as a function of frequency. This information is important for two reasons. First, the increase in power dissipation at high frequencies must be added to the excess power dissipation caused by the load to determine the total package dissipation. Second, and more important, it is a measure of the "glitch" current which flows from the positive supply to ground through the output transistors when the circuit is going through a transition. If the output stage is


FIGURE 6. Power Dissipation as a Function of Switching Frequency
not properly designed, the current spikes in the power supplies can become quite large; and the power dissipation can increase by as much as a factor of five between 100 KHz and 10 MHz . The figure shows that, with no capacitive loading, the power increase with frequencies as high as 10 MHz is almost negligible. However, with large capacitive loads, more power is required.

The line receiver is designed to detect a zero crossing in the differential output of the line driver. Therefore, the propagation time of the driver is measured as the time difference between the application of a step input and the point where the differential output voltage crosses zero. A plot of the propagation time over temperature is shown in Figure 7. This delay is added directly to the propagation time of the transmission line and the delay of the line receiver to determine the total datapropagation time. However, in most cases, the delay of the driver is small, even by comparison to the uncertainties in the other delays.


FIGURE 7. Propagation Time as a Function of Temperature

To summarize the characteristics of the DS7830 line driver, the input interfaces directly with standard DTL or TTL circuits. It presents a load which is equivalent to a fan out of 3 to the circuit driving it, and it operates from the $5.0 \mathrm{~V}, \pm 10 \%$ logic supplies. The output can drive low impedance lines down to $50 \Omega$ and capacitive loads up to 5000 pF . The time skew between the outputs is minimized to reduce radiation from the twisted-pair lines, and the circuit is designed to clamp common mode transients coupled into the line. Short circuit protection is also provided. The integrated circuit consists of two independent drivers fabricated on a $41 \times 53$ mil-square die using the standard TTL process. A photomicrograph of the chip is shown in Figure 8.


FIGURE 8. Photomicrograph of the DS7830 Dual Line Driver

## LINE RECEIVER

As mentioned previously, the function of the line receiver is to convert the differential output signal of the line driver into a single ended, groundreferred signal to drive standard digital circuits on the receiving end. At the same time it must reject the common mode and induced noise on the transmission line.

Normally this would not be too difficult a task because of the large signal swings involved. However, it was considered important that the receiver operate from the +5 V logic supply without requiring additional supply voltages, as do most other line receiver designs. This complicates the situation because the receiver must operate with $\pm 15 \mathrm{~V}$ input signals which are considerably greater than the operating supply voltage.

The large common mode range over which the circuit must work can be reduced with an attenuator on the input of the receiver. In this design, the input signal is attenuated by a factor of 30 . Hence, the $\pm 15 \mathrm{~V}$ common mode voltage is reduced to $\pm 0.5 \mathrm{~V}$, which can be handled easily by circuitry operating from a 5V supply. However, the differential input signal, which can go down as low as $\pm 2.4 \mathrm{~V}$ in the worst case, is also reduced to $\pm 80 \mathrm{mV}$. Hence, it is necessary to employ a fairly accurate zero crossing detector in the receiver.

System requirements dictated that the threshold inaccuracy introduced by the zero crossing detector be less than 17 mV . In principle, this accuracy requirement should not pose insurmountable problems because it is a simple matter to make well matched parts in an integrated circuit.

Figure 9 shows a simplified schematic diagram of the circuit configuration used for the line receiver. The input signal is attenuated by the resistive dividers R1-R2 and R8-R3. This attenuated signal is fed into a balanced dc amplifier, operating in the common base configuration. This input amplifier, consisting of Q1 and Q2, removes the common mode component of the input signal. Further, it delivers an output signal - at the collector of Q2, which is nearly equal in amplitude to the original differential input signal. This output signal is buffered by 06 and drives an output amplifier, Q8. The output stage drives the logic load directly.


FIGURE 9. Simplified Schematic of the Line Receiver

An understanding of the circuit can be obtained by first considering the input stage. Assuming high current gains and neglecting the voltage drop across R3, the collector current of Q 1 will be:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{C} 1}=\frac{\mathrm{V}^{+}-\mathrm{V}_{\mathrm{BE} 1}-\mathrm{V}_{\mathrm{BE} 3}-\mathrm{V}_{\mathrm{BE} 4}}{\mathrm{R} 11} \tag{1}
\end{equation*}
$$

With equal emitter-base voltages for all transistors, this becomes:

$$
\begin{equation*}
I_{C 1}=\frac{V^{+}-3 V_{B E}}{R 11} \tag{2}
\end{equation*}
$$

The output voltage at the collector of Q 2 will be:

$$
\begin{equation*}
V_{\mathrm{C} 2}=\mathrm{V}^{+}-\mathrm{I}_{\mathrm{C} 2} \mathrm{R} 12 \tag{3}
\end{equation*}
$$

When the differential input voltage to the receiver is zero, the voltages presented to the emitters of Q1 and Q2 will be equal. If Q 1 and O 2 are matched devices, which is easy to arrange when they are fabricated close together on a single silicon chip, their collector currents will be equal with zero input voltage. Hence, the output voltage from Q 2 can be determined by substituting (2) into (3):

$$
\begin{equation*}
V_{C 2}=V^{+}-\frac{R 12}{R 11}\left(V^{+}-3 V_{B E}\right) \tag{4}
\end{equation*}
$$

For R11 = R12, this becomes:

$$
\mathrm{V}_{\mathrm{C} 2}=3 \mathrm{~V}_{\mathrm{BE}} .
$$

The voltage on the base of $\mathbf{Q 6}$ will likewise be $3 \mathrm{~V}_{\mathrm{BE}}$ when the output is on the verge of switching from a zero to a one state. A differential input signal which causes $\mathbf{Q 2}$ to conduct more heavily will then make the output go high, while an input signal in the opposite direction will cause the output to saturate.

It should be noted that the balance of the circuit is not affected by absolute values of componentsonly by how well they match. Nor is it affected by variations in the positive supply voltage, so it will perform well with standard logic supply voltages between 4.5 V and 5.5 V . In addition, component values are chosen so that the collector currents of Q4 and Q6 are equal. As a result, the base currents of 04 and 06 do not upset the balance of the inpùt stage. This means that circuit performance is not greatly affected by production or temperature variations in transistor current gain.

A complete schematic of the line receiver, shown in Figure 10, shows several refinements of the basic circuit which are needed to secure proper
operation under all conditions. For one, the explanation of the simplified circuit ignores the fact that the collector current of Q1 will be affected by common mode voltage developed across R3. This can give a 0.5 V threshold error at the extremes of the $\pm 15 \mathrm{~V}$ common mode range. To compensate for this, a separate divider, R9 and R10, is used to maintain a constant collector current in Q1 with varying common mode signals. With an increasing common mode voltage on the non-inverting input, the voltage on the emitter of Q1 will increase. Normally, this would cause the voltage across R11 to decrease, reducing the collector current of Q1. However, the increasing common mode signal also drives the top end of R11 through R9 and R10 so as to hold the voltage drop across R11 constant.

In addition to improving the common mode rejection, R9 also forces the output of the receiver into the high state when nothing is connected to the input lines. This means that the output will be in a pre-determined state when the transmission cables are disconnected.

A diode connected transistor, $\mathbf{Q 5}$, is also added in the complete circuit to provide strobe capability. With a logic zero on the strobe terminal, the out-


FIGURE 10. Complete Schematic of One Half of the DS7820 Line Receiver
put will be high no matter what the input signal is. With the strobe, the receiver can be made immune to any noise signals during intervals where no digital information is expected. The output state with the strobe on is also the same as the output state with the input terminals open.

The collector of Q2 is brought out so that an external capacitor can be used to slow down the receiver to where it will not respond to fast noise spikes. This capacitor, which is connected between the response-time-control terminal and ground, does not give exactly-symmetrical delays. The delay for input signals which produce a positivegoing output will be less than for input signals of opposite polarity: This happens because the impedance on the collector of Q 2 drops as Q 6 goes into saturation, reducing the effectiveness of the capacitor.

Another difference in the complete circuit is that the output stage is improved both to provide more gain, and to reduce the output resistance in the high output state. This was accomplished by adding 09 and Q10. When the output stage is operating in the linear region, that is, on the verge of switching to either the high or the low state, Q9 and $\mathbf{Q 1 0}$ form sort of an active collector load for Q8. The current through R15 is constant at approximately 2 mA as the output voltage changes through the active region. Hence, the percentage change in the collector current of 08 due to the voltage change across R17 is made smaller by this pre-bias current; and the effective stage gain is increased.

With the output in the high state ( $\mathrm{Q8}$ cut off), the output resistance is equal to R15, as long as the load current is less than 2 mA . When the load current goes above this value, 09 turns on; and the output resistance increases to 1.5 K , the value of R17.

This particular output configuration gives a higher gain than either a standard DTL or TTL output stage. It can also drive enough current in the high state to make it compatible with TTL, yet outputs can be wire OR'ed as with DTL.

Remaining details of the circuit are that $Q 7$ is connected as an emitter follower to make the circuit even less sensitive to transistor current gains. R16 limits the base drive to $\mathrm{Q7}$ with the output saturated, while R17 limits the base drive to the output transistor, Q8. A resistor, R7, which can be used to terminate the twisted-pair line is also included on the chip. It is not connected directly
across the inputs. Instead, one end is left open so that a capacitor can be inserted in series with the resistor. The capacitor significantly reduces the power dissipation in both the line transmitter and receiver, especially in low-duty-cycle applications, by terminating the line at high frequencies but blocking steady-state current flow in the terminating resistor.

Since line receivers are generally used repetitively in a system, the DS7820 has been designed with two independent receivers on a single silicon chip. The device is fabricated on a $41 \times 49$ mil-square die using the standard six mask planar-epitaxial process. The processing employed is identical to that used on TTL circuits, and the design does not impose any unusual demands on the processing. It is only required that various parts within the circuit match well, but this is easily accomplished in a monolithic integrated circuit without any special effort in manufacturing. A photomicrograph of the integrated circuit chip is shown in Figure 11.


FIGURE 11. Photomicrograph of the DS7820 Dual Line Receiver
The only components in the circuit which see voltages higher than standard logic circuits are the resistors used to attenuate the input signal. These resistors, R1, R7, R8 and R9, are diffused into a separate, floating, N -type isolation tub, so that the higher voltage is not seen by any of the transistors. For a $\pm 15 \mathrm{~V}$ input voltage range, the breakdown voltages required for the collector-isolation and collector-base diodes are only 15 V and 19 V , respectively. These breakdown voltages can be achieved readily with standard digital processing.

The purpose of the foregoing was to provide some insight into circuit operation. A more exact mathematical analysis of the device is developed in Appendix A.

## RECEIVER PERFORMANCE

The characteristics of the line receiver are described graphically in Figures 12 through 18. Figure 12 illustrates the effect of supply voltage variations on the threshold accuracy. The upper curve gives the differential input voltage required to hold the output at 2.5 V while it is supplying $200 \mu \mathrm{~A}$ to the digital load. The lower curve shows the differential input needed to hold the output at 0.4 V while it sinks 3.5 mA from the digital load. This load corresponds to a worst case fanout of 2 with either DTL or TTL integrated circuits. The data shows that the threshold accuracy is only affected by $\pm 60 \mathrm{mV}$ for a $\pm 10 \%$ change in supply voltage. Proper operation can be secured over a wider range of supply voltages, although the error becomes excessive at voltages below 4 V .


FIGURE 12. Differential Input Voltage Required for High or Low Output as a Function of Supply Voltage

Figure 13 is a similar plot for varying common mode input voltage. Again the differential input voltages are given for high and low states on the output with a worst case fanout of 2. With precisely matched components within the integrated circuit, the threshold voltage will not


FIGURE 13. Differential Input Voltage Required for High or Low Output as a Function of Common Mode Voltage
change with common mode voltage. The mismatches typically encountered give a threshold voltage change of $\pm 100 \mathrm{mV}$ over a $\pm 20 \mathrm{~V}$ common mode range. This change can have either a positive slope or a negative slope.


FIGURE 14. Voltage Transfer Function

The transfer function of the circuit is given in Figure 14. The loading is for a worst case fanout of 2. The digital load is not linear, and this is reflected as a non-linearity in the transfer function which occurs with the output around 1.5 V . These transfer characteristics show that the only significant effect of temperature is a reduction in the positive swing at $-55^{\circ} \mathrm{C}$. However, the voltage available remains well above the 2.5 V required by digital logic.


FIGURE 15. Response Time With and Without an External Delay Capacitor

Figure 15 gives the response time, or propagation delay, of the receiver. Normally, the delay through the circuit is about 40 ns . As shown, the delay can be increased, by the addition of a capacitor between the response-time terminal and ground, to make the device immune to fast noise spikes on the input. The delay will generally be longer for negative going outputs than for positive going outputs.

Under normal conditions, the power dissipated in the receiver is relatively low. However, with large common mode input voltages, dissipation increases markedly, as shown in Figure 16. This is of little consequence with common mode transients, but the increased dissipation must be taken into account when there is a dc difference between the grounds of the transmitter and the receiver. It is important to note that Figure 16 gives the dissipation for one half the dual receiver. The total package dissipation will be twice the values given when both sides are operated under identical conditions.


FIGURE 16. Internal Power Dissipation as a Function of Common Mode Input Voltage

Figure 17 shows that the power supply current also changes with common mode input voltage due to the current drawn out of or fed into the supply through R9. The supply current reaches a maximum with negative input voltages and can actually reverse with large positive input voltages. The figure also shows that the supply current with the output switched into the low state is about 3 mA higher than with a high output.


FIGURE 17. Power Supply Current as a Function of Common Mode Input Voltage

The variation of the internal termination resistance with temperature is illustrated in Figure 18.Taking into account the initial tolerance as well as the change with temperature, the termination resistance is by no means precise. Fortunately, in most cases, the termination resistance can vary appreciably without greatly affecting the characteristics of the transmission line. If the resistor tolerance is a problem, however, an external resistor can be used in place of the one provided within the integrated circuit.


FIGURE 18. Variation of Termination Resistance With Temperature

## DATA TRANSMISSION

The interconnection of the DS7830 line driver with the DS7820 line receiver is shown in Figure 19. With the exception of the transmission line, the design is rather straightforward. Connections on the input of the driver and the output or strobe of the receiver follow standard design rules for DTL or TTL integrated logic circuits. The load presented by the driver inputs is equal to 3 standard digital loads, while the receiver can drive a worst-case fanout of 2 . The load presented by the receiver strobe is equal to one standard load.

The purpose of C 1 on the receiver is to provide dc isolation of the termination resistor for the transmission line. This capacitor can both increase the differential noise immunity, by reducing attenuation on the line, and reduce power dissipation in both the transmitter and receiver. In some applications, C1 can be replaced with a short between Pins 1 and 2, which connects the internal termination resistor of the DS7820 directly across the line. C2 may be included, if necessary, to control the response time of the receiver, making it immune to noise spikes that may be coupled differentially into the transmission lines.


FIGURE 20. Transmission Line Response With Various Termination Resistances

The effect of termination mismatches on the transmission line is shown in Figure 20. The line was constructed of a twisted pair of No. 22 copper conductors with a characteristic impedance of approximately $170 \Omega$. The line length was about 150 ns and it was driven directly from a DS7830 line driver. The data shows that termination resistances which are a factor of two off the nominal value do not cause significant reflections on the line. The lower termination resistors do, however, increase the attenuation.


FIGURE 19. Interconnection of the Line Driver and Line Receiver

Figure 21 gives the line-transmission characteristics with various termination resistances when a dc isolation capacitor is used. The line is identical to that used in the previous example. It can be seen that the transient response is nearly the same as a dc terminated line. The attenuation, on the other hand, is considerably lower, being the same as an unterminated line. An added advantage of using the isolation capacitor is that the dc signal current is blocked from the termination resistor which reduces the average power drain of the driver and the power dissipation in both the driver and receiver.


FIGURE 21. Line Response for Various Termination Resistances With a DC Isolation Capacitor

The effect of different values of dc isolation capacitors is illustrated in Figure 22. This shows that the RC time constant of the termination resistor/isolation capacitor combination should be 2 to 3 times the line delay. As before, this data was taken for a 150 ns long line.


FIGURE 22. Response of Terminated Line With Different DC Isolation Capacitors

In Figure 23, the influence of a varying ground voltage between the transmitter and the receiver is shown. The difference in the characteristics arises because the source resistance of the driver is not constant under all conditions. The high output of


FIGURE 23. Line Response With Different Terminations and Common Mode Input Voltages
the transmitter looks like an open circuit to voltages reflected from the receiving end of the transmission line which try to drive it higher than its normal dc state. This condition exists until the voltage at the transmitting end becomes high enough to forward bias the clamp diode on the 5 V supply. Much of the phenomena which does not follow simple transmission-line theory is caused by this. For example, with an unterminated line, the overshoot comes from the reflected signal charging the line capacitance to where the clamp diodes are forward biased. The overshoot then decays at a rate determined by the total line capacitance and the input resistance of the receiver.

When the ground on the receiver is 15 V more negative than the ground at the transmitting end, the decay with an unterminated line is faster, as shown in Figure 23b. This occurs because there is more current from the input resistor of the receiver to discharge the line capacitance. With a terminated line, however, the transmission characteristics are the same as for equal ground voltages because the terminating resistor keeps the line from getting charged.

Figure 23c gives the transmission characteristics when the receiver ground is 15 V more positive than the transmitter ground. When the line is not terminated, the differential voltage swing is increased because the high output of the driver will be pulled against the clamp diodes by the common mode input current of the receiver. With a dc isolation capacitor, the differential swing will reach this same value with a time constant determined by the isolation capacitor and the input resistance of the receiver. With a dc coupled termination, the characteristics are unchanged because the differential load current is large by comparison to the common mode current so that the output transistors of the driver are always conducting.

The low output of the driver can also be pulled below ground to where the lower clamp diode con-
ducts, giving effects which are similar to those described for the high output. However, a current of about 9 mA is required to do this, so it does not happen under normal operating conditions.

To summarize, the best termination is an RC combination with a time constant approximately equal to 3 times the transmission-line delay. Even though its value is not precisely determined, the internal termination resistor of the integrated circuit can be used because the line characteristics are not greatly affected by the termination resistor.

The only place that an RC termination can cause problems is when the data transmission rate approaches the line delay and the attenuation down the line (terminated) is greater than 3 dB . This would correspond to more than 1000 ft . of twisted-pair cable with No. 22 copper conductors. Under these conditions, the noise margin can disappear with low-duty-cycle signals. If this is the case, it is best to operate the twisted-pair line without a termination to minimize transmission losses. Reflections should not be a problem as they will be absorbed by the line losses.

## CONCLUSION

A method of transmitting digital information in high-noise environments has been described. The technique is a much more attractive solution than high-noise-immunity logic as it has lower power consumption, provides more noise rejection, operates from standard 5 V supplies, and is fully compatible with almost all integrated logic circuits. An additional advantage is that the circuits can be fabricated with integrated circuit processes used for standard logic circuits.

## APPENDIX A

## LINE RECEIVER

## Design Analysis

The purpose of this appendix is to derive mathematical expressions describing the operation of the. line receiver. It will be shown that the performance of the circuit is not greatly affected by the absolute value of the components within the integrated circuit or by the supply voltage. Instead, it depends mostly on how well the various parts match.

The analysis will assume that all the resistors are well matched in ratio and that the transistors are likewise matched, since this is easily accomplished over a broad temperature range with monolithic construction. However, the effects of component mismatching will be discussed where important. Further, large transistor current gains will be assumed, but it will be pointed out later that this is valid for current gains greater than about 10.

A schematic diagram of the DS7820 line receiver is shown in Figure A-1. Referring to this circuit, the collector current of the input transistor is given by

$$
\begin{aligned}
I_{C 1} & =\frac{V^{+}-V_{B E 1}-V_{B E 3}-V_{B E 4}}{R 9 / / R 10+R 11+R 3 / / R 8} \\
& -\frac{\frac{R 3}{R 4+2 R 6+R 3} V_{B E 1}-\frac{R 3 / / R 11}{R 8+R 3 / / R 1} V_{I N}}{R 9 / / R 10+R 11+R 3 / / R 8} \\
& +\frac{\left(V_{I N}-V^{+}\right) \frac{R 10 / / R 11}{R 9+R 10 / / R 11}}{R 9 / / R 10+R 11+R 3 / / R 8} \quad \text { (A. 1) }
\end{aligned}
$$

where $\mathrm{V}_{\text {IN }}$ is the common mode input voltage and $\mathrm{R}_{\mathrm{a}} / / \mathrm{R}_{\mathrm{b}}$ denotes the parallel connection of the two resistors. In Equation (A. 1), R8 = R9, R3 = R10, $R 10 \ll R 11, R 9 \gg R 10, R 3 \ll R 11, R 8 \gg R 3$
and $\frac{R 3}{R 4+2 R 6+R 3} \ll 3$ so it can be reduced to
$I_{C 1}=\frac{V^{+}-3 V_{B E}-\frac{R 10}{R 9} v^{+}}{R 10+R 11+R 3}$
which shows that the collector current of Q1 is not affected by the common mode voltage.

The output voltage on the collector of Q 2 is

$$
\begin{equation*}
V_{c 2}=V^{+}-I_{C 2} R 12 \tag{A.3}
\end{equation*}
$$

For zero differential input voltage, the collector currents of Q1 and Q2 will be equal so Equation (A. 3) becomes
$V_{C 2}=\mathrm{V}^{+}-\frac{\mathrm{R} 12\left(\mathrm{~V}^{+}-3 \mathrm{~V}_{\mathrm{BE}}-\frac{\mathrm{R} 10}{\mathrm{R} 9} \mathrm{~V}^{+}\right)}{\mathrm{R} 10+\mathrm{R} 11+\mathrm{R} 3}$.
It is desired that this voltage be $3 V_{B E}$ so that the output stage is just on the verge of switching with zero input. Forcing this condition and solving for R12 yields

$$
R 12=(R 10+R 11+R 3) \frac{V^{+}-3 V_{B E}}{V^{+}-3 V_{B E}-\frac{R 10}{R 9} V^{+}}
$$

$R 9 / / R 10+R 11+R 3 / / R 8 \quad$ (A. 1)

This shows that the optimum value of R12 is dependent on supply voltage. For a 5 V supply it has a value of $4.7 \mathrm{k} \Omega$. Substituting this and the other component values into (A. 4),

$$
\begin{equation*}
\mathrm{V}_{\mathrm{C} 2}=2.83 \mathrm{~V}_{\mathrm{BE}}+0.081 \mathrm{~V}^{+}, \tag{A.6}
\end{equation*}
$$

which shows that the voltage on the collector of Q 2 will vary by about 80 mV for a 1 V change in supply voltage.

The next step in the analysis is to obtain an expression for the voltage gain of the input stage.


FIGURE A-2. Equivalent Circuit Used to Calculate Input Stage Gain
An equivalent circuit of the input stage is given in Figure A-2. Noting that $\mathrm{R} 6=\mathrm{R} 7=\mathrm{R} 8$ and $R 2 \cong 0.1$ ( $R 6+R 7 / / R 8$ ), the change in the emitter current of $\mathrm{Q1}$ for a change in input voltage is

$$
\begin{equation*}
\Delta I_{\mathrm{E} 2}=\frac{0.9 \mathrm{R} 2}{\mathrm{R} 1\left(0.9 \mathrm{R} 2+\mathrm{R}_{\mathrm{E} 2}\right)} \Delta \mathrm{V}_{1 \mathrm{~N}} . \tag{A.7}
\end{equation*}
$$

Hence, the change in output voltage will be

$$
\begin{align*}
\Delta V_{\text {OUT }} & =\left.\alpha\right|_{E_{2} R 12} \\
& =\frac{0.9 \alpha R 2 R 12}{R 1\left(0.9 R 2+R_{E 2}\right)} \Delta V_{\text {IN }} . \tag{A.8}
\end{align*}
$$

Since $\alpha \cong 1$, the voltage gain is

$$
\begin{equation*}
A_{V_{1}}=\frac{0.9 R_{2} R 12}{R 1\left(0.9 R_{2}+R_{E 2}\right)} \tag{A.9}
\end{equation*}
$$

The emitter resistance of Q 2 is given by

$$
\begin{array}{cc} 
& R_{E 2}=\frac{k T}{q l_{C 2}}, \\
\text { where } & I_{C 2}=\frac{V^{+}-3 V_{B E}}{R 12} \\
\text { so } & R_{E 2}=\frac{k T R 12}{q\left(V^{+}-3 V_{B E}\right)}
\end{array}
$$

Therefore, at $25^{\circ} \mathrm{C}$ where $\mathrm{V}_{\mathrm{BE}}=670 \mathrm{mV}$ and $k T / q=26 \mathrm{mV}$, the computed value for gain is 0.745 . The gain is not greatly affected by temperature as the gain at $-55^{\circ} \mathrm{C}$ where $\mathrm{V}_{\mathrm{BE}}=810 \mathrm{mV}$ and $\mathrm{kT} / \mathrm{q}=18 \mathrm{mV}$ is 0.774 , and the gain at $125^{\circ} \mathrm{C}$ where $V_{B E}=480 \mathrm{mV}$ and $\mathrm{kT} / \mathrm{q}=34, \mathrm{mV}$ is 0.730 .

With a voltage gain of 0.75 , the results of Equation (A. 6) show that the input referred threshold voltage will change by 0.11 V for a 1 V change in supply voltage. With the standard $\pm 10$-percent supplies used for logic circuits, this means that the threshold voltage will change by less than $\pm 60 \mathrm{mV}$.

Finally, the threshold error due to finite gain in the output stage can be considered. The collector current of Q7 from the bleeder resistor R14, is large by comparison to the base current of Q8, if Q8 has a reasonable current gain. Hence, the collector current of $\mathrm{Q7}$ does not change appreciably when the output switches from a logic one to a logic zero. This is even more true for Q6, an emitter follower which drives Q7. Therefore, it is safe to presume that Q 6 does not load the output of the first-stage amplifier, because of the compounded current gain of the three transistors, and that $\mathrm{Q8}$ is driven from a low resistance source.

It follows that the gain of the output stage can be determined from the change in the emitter-base voltage of $\mathrm{Q8}$ required to swing the output from a logic one state to a logic zero state. The expression

$$
\begin{equation*}
\Delta V_{B E}=\frac{k T}{q} \log _{e} \frac{I_{\mathrm{C} 1}}{I_{\mathrm{C} 2}} \tag{A.13}
\end{equation*}
$$

describes the change in emitter-base voltage required to vary the collector current from one value, $I_{C_{1}}$, to a second, $I_{C_{2}}$. With the output of the receiver in the low state, the collector current of $\mathrm{Q8}$ is

$$
\begin{align*}
\mathrm{I}_{\mathrm{OL}} & =\frac{\mathrm{V}^{+}-\mathrm{V}_{\mathrm{OL}}-\mathrm{V}_{\mathrm{BE9}}-\mathrm{V}_{\mathrm{BE} 10}}{\mathrm{R17}} \\
& +\frac{\mathrm{V}_{\mathrm{BE9}}}{\mathrm{R} 15}-\frac{\mathrm{V}_{\mathrm{BE}}}{\mathrm{R} 14}+\frac{\mathrm{V}_{\mathrm{BE7}}}{\mathrm{R} 13}+\mathrm{I}_{\mathrm{SINK}} . \tag{A.14}
\end{align*}
$$

where $\mathrm{V}_{\mathrm{OL}}$ is the low state output voltage and $I_{\text {SINK }}$ is the current load from the logic that the receiver is driving. Noting that $\mathrm{R} 13=2 \mathrm{R} 14$ and figuring that all the emitter-base voltages are the same, this becomes

$$
\begin{gather*}
\mathrm{I}_{\mathrm{OL}}=\frac{\mathrm{V}^{+}-\mathrm{V}_{\mathrm{OL}}-2 \mathrm{~V}_{\mathrm{BE}}}{\mathrm{R} 17}+\frac{\mathrm{V}_{\mathrm{BE}}}{\mathrm{R} 15} \\
-\frac{\mathrm{V}_{\mathrm{BE}}}{2 \mathrm{R} 14}+\mathrm{I}_{\mathrm{SINK}} . \tag{A.15}
\end{gather*}
$$

Similarly, with the output in the high state, the collector current of Q8 is

$$
\begin{align*}
I_{O H} & =\frac{V^{+}-V_{O H}-V_{B E 9}-V_{B E 10}}{R 17} \\
& +\frac{V_{B E 9}}{R 15}-\frac{V_{B E 8}}{R 14} \\
& +\frac{V_{B E 7}}{R 13}-I_{\text {SOURCE }} \tag{A.16}
\end{align*}
$$

where $\mathrm{V}_{\mathrm{OH}}$ is the high-level output voltage and $I_{\text {SOURCE }}$ is the current needed to supply the input leakage of the digital circuits loading the comparator.

With the same conditions used in arriving at (A. 15), this becomes
$\mathrm{I}_{\mathrm{OH}}=\frac{\mathrm{V}^{+}-\mathrm{V}_{\mathrm{OH}}-2 \mathrm{~V}_{\mathrm{BE}}}{\mathrm{R} 17}+\frac{\mathrm{V}_{\mathrm{BE}}}{\mathrm{R} 15}$

$$
\begin{equation*}
-\frac{V_{B E}}{2 R 14}-I_{\text {SOURCE }} \tag{A.17}
\end{equation*}
$$

From (A. 13) the change in the emitter-base voltage of $\mathbf{Q 8}$ in going from the high output level to the low output level is
$\Delta V_{B E}=\frac{k T}{q} \log _{e} \frac{l_{O L}}{l_{O H}}$
providing that Q 8 is not quite in saturation, although it may be on the verge of saturation.

The change of input threshold voltage is then
$\Delta V_{T H}=\frac{k T}{q A_{V 1}} \log _{\mathrm{e}} \frac{\mathrm{I}_{\mathrm{OL}}}{\mathrm{I}_{\mathrm{OH}}}$
where $A_{V_{1}}$ is the input stage gain. With a worst case fanout of 2 , where $\mathrm{V}_{\mathrm{OH}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$, $I_{\text {SOURCE }}=40 \mu \mathrm{~A}$ and $I_{\text {SINK }}=3.2 \mathrm{~mA}$, the calculated change in threshold is 37 mV at $25^{\circ} \mathrm{C}$, 24 mV at $-55^{\circ} \mathrm{C}$ and 52 mV at $125^{\circ} \mathrm{C}$.

The measured values of overall gain differ by about a factor of two from the calculated gain. This is not too surprising because a number of assumptions were made which introduce small errors, and all these errors lower the gain. It is also not too important because the gain is high enough where another factor of two reduction would not cause the circuit to stop working.

The main contributors to this discrepancy are the non-ideal behavior of the emitter-base voltage of Q8 due to current crowding under the emitter and the variation in the emitter base voltage of $\mathrm{Q7}$ and 08 with changes in collector-emitter voltage ( $h_{\text {RE }}$ ).

Although these parameters can vary considerably with different manufacturing methods, they are relatively fixed for a given process. The $\Delta \mathrm{V}_{\mathrm{BE}}$ errors introduced by these quantities, if known, can be added directly into Equation (A. 18) to give a more accurate gain expression.

The most stringent matching requirement in the receiver is the matching of the input stage divider resistors: 'R1 with R8 and R2 with R3. As little as $1 \%$ mismatch in one of these pairs can cause a threshold shift of 150 mV at the extremes of the $\pm 15 \mathrm{~V}$ common mode range. Because of this, it is necessary to make the resistors absolutely identical and locate them close together. In addition, since R1 and R8 do dissipate a reasonable amount of power, they have to be located to minimize the thermal gradient between them. To do this, R9 was located between R1 and R8 so that it would heat both of these resistors equally. There are not serious heating problems with R2 and R3; however, because of their low resistance value, it was necessary even to match the lengths of the aluminum interconnects, as the resistance of the aluminum is high enough to cause intolerable mismatches. Of secondary importance is the matching of Q1 and Q2 and the matching of ratios between R11 and R12. A 1 mV difference in the emitterbase voltages of Q1 and Q 2 causes a 30 mV input offset voltage as does a $1 \%$ mismatch in the ratio of R11 to R12.

The circuit is indeed insensitive to transistor current gains as long as they are above 10. The collector currents of Q4 and Q6 are made equal so that their base currents load the collectors of Q1 and Q2 equally. Hence, the input threshold voltage is affected only by how well the current gains match. Low current gain in the output transistor, Q8, can cause a reduction in gain. But even with a current gain of 10 , the error produced in the input threshold voltage is less than 50 mV .

## APPLYING MODERN CLOCK DRIVERS TO MOS MEMORIES

## INTRODUCTION

MOS memories present unique system and circuit challenges to the engineer since they require precise timing of input wave forms. Since these inputs present large capacitive loads to drive circuits, it is often that timing problems are not discovered until an entire system is constructed. This paper covers the practical aspects of using modern clock drivers in MOS memory systems. Information includes selection of packages and heat sinks, power dissipation, rise and fall time considerations, power supply decoupling, system clock line ringing and crosstalk, input coupling techniques, and example calculations. Applications covered include driving various types shift registers and RAM's (Random Access Memories) using logical control as well as other techniques to assure correct non-overlap of timing waveforms.

Although the information given is generally applicable to any type of monolithic integrated circuit, the DSOO25, DSOO26 and DSOO56 are selected as examples because of their low cost.

The DSOO25 was the first monolithic clock driver. It is intended for applications up to one megacycle where low cost is of prime concern. Table I illustrates its performance while Appendix I describes its circuit operation. Its monolithic, rather than hybrid or module construction, was made possible by a new high voltagegold doped process utilizing a collector sinker to minimize $V_{\text {CE }}$ SAT.

The DSOO26 is a high speed, low cost, monolithic clock driver intended for applications above one megacycle. Table II illustrates its performance characteristics while its unique circuit design is presented in Appendix 11 . The DSOO56 is a variation of the DSOO26 circuit which allows the system designer to modify the output performance of the circuit. The DSO056 can be connected (using a second power supply) to increase the positive output voltage level and reduce the effect of cross coupling capacitance between the clock lines in the system. Of course the above are just examples of the many different types that are commercially available. Other National Semiconductor MOS interface circuits are listed in Appendix III.

The following section will hopefully allow the design engineer to select and apply the best circuit to his particular application while avoiding common system problems.

## PRACTICAL ASPECTS OF USING MOS CLOCK DRIVERS

## Package and Heat Sink Selection

Package type should be selected on power handling capability, standard size, ease of handling, availability of sockets, ease or type of heat sinking required, reliability and cost. Power handling capability for various packages is illustrated in Table III. The following guidelines are recommended:

TABLE I. DS0025 Characteristics

| PARAMETER | CONDITIONS $\left(\mathrm{V}^{+}-\mathrm{V}^{-}\right)=17 \mathrm{~V}$ | VALUE | UNITS |
| :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{ON}}$ |  | 15 | ns |
| $\mathrm{t}_{\mathrm{OFF}}$ | $\mathrm{C}_{\mathrm{IN}}=0.0022 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{IN}}=0 \Omega$ | 30 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | $\mathrm{C}_{\mathrm{L}}=0.0001 \mu \mathrm{~F}, \mathrm{RO}=50 \Omega$ | 25 | ns |
| $\mathrm{t}_{\mathrm{f}}$ |  | 150 | ns |
| Positive Output Voltage Swing | $\mathrm{V}_{\mathrm{IN}}-\mathrm{V}^{-}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=-1 \mathrm{~mA}$ | $\mathrm{~V}^{+}-0.7$ | V |
| Negative Output Voltage Swing | $\mathrm{I}_{\mathrm{IN}}=10 \mathrm{~mA}, \mathrm{I}_{\mathrm{OUT}}=1 \mathrm{~mA}$ | $\mathrm{~V}^{-}+1.0$ | V |
| On Supply Current $\left(\mathrm{V}^{+}\right)$ | $\mathrm{I}_{\mathrm{IN}}=10 \mathrm{~mA}$ | 17 | mA |

TABLE II. DS0026 Characteristics

| PARAMETER | CONDITIONS $\left(\mathrm{V}^{+}-\mathrm{V}^{-}\right)=17 \mathrm{~V}$ | VALUE | UNITS |
| :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{ON}}$ |  | 7.5 | ns |
| $\mathrm{t}_{\mathrm{OFF}}$ | $\mathrm{C}_{\mathrm{IN}}=0.001 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{IN}}=0 \Omega$, | 7.5 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | $\mathrm{RO}=50 \Omega, \mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ | 25 | ns |
| $\mathrm{t}_{\mathbf{f}}$ | ns |  |  |
| Positive Output Voltage Swing | $\mathrm{V}_{\mathrm{IN}}-\mathrm{V}^{-}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=-1 \mathrm{~mA}$ | $\mathrm{~V}^{+}-0.7$ | V |
| Negative Output Voltage Swing | $\mathrm{I}_{\mathbb{N}}=10 \mathrm{~mA}, \mathrm{I}_{\mathrm{OUT}}=1 \mathrm{~mA}$ | $\mathrm{~V}^{-}+0.5$ | V |
| On Supply Current $\left(\mathrm{V}^{+}\right)$ | $\mathrm{I}_{\mathbb{N}}=10 \mathrm{~mA}$ | 28 | mA |

The TO-5 (" $\mathrm{H}^{\circ}$ ) package is rated at 750 mW still air (derate at $200^{\circ} \mathrm{C} / \mathrm{W}$ above $25^{\circ} \mathrm{C}$ ) soldered to PC board. This popular cavity package is recommended for small systems. Low cost (about 10 cents) clip-on heat sink increases driving capability by $50 \%$.

The 8-pin (" N ") molded mini-DIP is rated at 600 mW still air (derate at $90^{\circ} \mathrm{C} / \mathrm{W}$ above $25^{\circ} \mathrm{C}$ ) soldered to PC board (derate at 1.39 W ). Constructed with a special copper lead frame, this package is recommended for medium size commercial systems particularly where automatic insertion is used. (Please note for prototype work, that this package is only rated at 600 mW when mounted in a socket and not one watt until it is soldered down.)

To TO-8 (" G ") package is rated at 1.5 W still air (derate at $100^{\circ} \mathrm{C} / \mathrm{W}$ above $25^{\circ} \mathrm{C}$ ) and 2.3 W with clip-on heat sink (Wakefield type 215-1.9 or equivalent-derate at $15 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ ). Selected for its power handling capability and moderate cost, this hermetic package will drive very large systems at the lowest cost per bit.

Additional information is given in the section of this data book on Maximum Power Dissipation (page 2).

## Power Dissipation Considerations

The amount of registers that can be driven by a given clock driver is usually limited first by internal power dissipation. There are four factors:

1. Package and heat sink selection
2. Average dc power, $P_{D C}$
3. Average ac power, $P_{A C}$
4. Numbers of drivers per package, $n$

From the package heat sink, and maximum ambient temperature one can determine $P_{\text {MAX }}$, which is the maximum internal power a device can handle and still operate reliably. The total average power dissipated in a driver is the sum of dc power and ac power in each driver times the number of drivers. The total of which must be less than the package power rating.

$$
\begin{equation*}
P_{D I S S}=n \times\left(P_{A C}+P_{D C}\right) \leq P_{M A X} \tag{1}
\end{equation*}
$$

Average dc power has three components: input power, power in the "OFF" state (MOS logic " 0 ") and power in the "ON" state (MOS logic " 1 ").

$$
\begin{equation*}
P_{D C}=P_{I N}+P_{O F F}+P_{O N} \tag{2}
\end{equation*}
$$

For most types of clock drivers, the first two terms are negligible (less than 10 mW ) and may be ignored.

Thus:

$$
P_{D C} \cong P_{O N}=\frac{\left(\mathrm{V}^{+}-\mathrm{V}^{-}\right)^{2}}{\operatorname{Req}} \times(\mathrm{DC})
$$

where:

$$
\begin{align*}
\mathrm{V}^{+}-\mathrm{V}^{-} & =\text {Total voltage across the driver } \\
\text { Req } & =\text { Equivalent device resistance in the } \\
& =\mathrm{V}^{+}-\mathrm{V}^{-} /_{\mathrm{S}(\mathrm{ON})} \\
\text { DC } \quad & =\text { Duty Cycle }  \tag{3}\\
& =\frac{\text { "ON" Time }}{\text { "ON" Time }+ \text { "OFF" Time }}
\end{align*}
$$

For the DS0025, Req is typically. $1 \mathrm{k} \Omega$ while Req is typically $600 \Omega$ for the DSO026. Graphical solutions for $P_{D C}$ appear in Figure 1. For example if $V^{+}=+5 \mathrm{~V}$, $\mathrm{V}^{-}=-12 \mathrm{~V}$, Req $=500 \Omega$, and $\mathrm{DC}=25 \%$, then $\mathrm{P}_{\mathrm{DC}}{ }^{\prime}=$ 145 mW . However, if the duty cycle was only $5 \%$, $P_{D C}=29 \mathrm{~mW}$. Thus to maximize the number of registers that can be driven by a given clock driver as well as minimizing average system power, the minimum allowable clock pulse width should be used for the particular type of MOS register.


FIGURE 1. PDC vs Duty Cycle

In addition to $P_{D C}$, the power driving a capacitive load is given approximately by:

$$
\begin{equation*}
P_{A C}=\left(V^{+}-V^{-}\right)^{2} \times f \times C_{L} \tag{4}
\end{equation*}
$$

where:

$$
\begin{aligned}
& f=\text { Operating frequency } \\
& C_{L}=\text { Load capacitance }
\end{aligned}
$$

Graphical solutions for $\mathrm{P}_{\mathrm{AC}}$ are illustrated in Figure 2. Thus, any type of clock driver will dissipate internally 290 mW per MHz per thousand pF of load. At 5 MHz , this would be 1.5 W for a 1000 pF load. For long shift register applications, the driver with the highest package power rating will drive the largest number of bits.

Combining equations (1), (2), (3) and (4) yields a criterion for the maximum load capacitance which can be driven by a given driver:


FIGURE 2. PAC vs PRF

$$
\begin{equation*}
C_{L} \leq \frac{1}{f}\left[\frac{P_{M A X}}{n\left(V^{+}-V^{-}\right)^{2}}-\frac{(D C)}{R e q}\right] \tag{5}
\end{equation*}
$$

As an example, the DSO025CN can dissipate 890 mW at $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ when soldered to a printed circuit board. Req is approximately equal to 1 k . For $\mathrm{V}^{+}=5 \mathrm{~V}, \mathrm{~V}^{-}=$ $-12 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$, and $\mathrm{dc}=20 \%, \mathrm{C}_{\mathrm{L}}$ is:

$$
\begin{aligned}
& C_{L} \leq \frac{1}{10^{6}}\left[\frac{\left(890 \times 10^{-3}\right)}{(2)(17)^{2}}-\frac{0.2}{1 \times 10^{3}}\right] \\
& C_{L} \leq 1340 \mathrm{pF} \text { (each driver) }
\end{aligned}
$$

A typical application might involve driving an MM5013 triple 64 -bit shift register with the DS0025. Using the conditions above and the clock line capacitance of the MM5013 of 60 pF , a single DS0025 can drive $1340 \mathrm{pF} /$ 60 pF , or 22 MM5013's.

In summary, the maximum capacitive load that any clock driver can drive is determined by package type and rating, heat sink technique, maximum system ambient temperature, ac power (which depends on frequency, voltage across the device, and capacitive load) and dc power (which is principally determined by duty cycle).

## Rise and Fall Time Considerations

In general rise and fall times are determined by (a) clock driver design, (b) reflected effects of heavy external load, and (C) peak transient current available. Details of these are included in Appendixes I and II. Figures A/-3, A/-4, All-2 and Alll-3 illustrate performance under various operating conditions. Under light loads, performance is determined by internal design of the driver; for moderate loads, by load $C_{L}$ being reflected (usually as $C_{L / \beta}$ ) into the driver, and for large loads by peak output current where:

$$
\frac{\Delta V}{\Delta T}=\frac{\mathrm{IOUT}_{\mathrm{OEAK}}}{\mathrm{C}_{\mathrm{L}}}
$$

Logic rise and fall times must be known in order to assure non-overlap of system timing.

Note the definition of rise and fall times in this application note follow the convention that rise time is the transition from logic " 0 " to logic " 1 " levels and vice versa for fall times. Since MOS logic is inverted from normal TTL, "rise time" as used in this note is "voltage fall" and "fall time" is "voltage rise."

## Power Supply Decoupling

Although power supply decoupling is a wide spread and accepted practice, the question often arises as to how much and how often. Our own experience indicates that each clock driver should have at least $0.1 \mu \mathrm{~F}$ decoupling to ground at the $\mathrm{V}^{+}$and $\mathrm{V}^{-}$supply leads. Capacitors should be located as close as is physically possible to each driver. Capacitors should be non-inductive ceramic discs. This decoupling is necessary because currents in the order of 0.5 to 1.5 amperes flow during logic transitions.

There is a high current transient (as high as 1.5A) during the output transition from high to low through the $\mathrm{V}^{-}$lead. If the external interconnecting wire from the driving circuit to the $\mathrm{V}^{-}$lead is electrically long, or has significant dc resistance the current transient will appear as negative feedback and subtract from the switching response. To minimize this effect, short interconnecting wires are necessary and high frequency power supply decoupling capacitors are required if $\mathrm{V}^{-}$is different from the ground of the driving circuit.

## Clock Line Overshoot and Cross Talk

Overshoot: The output waveform of a clock driver can, and often does, overshoot. It is particularly evident on faster drivers. The overshoot is due to the finite inductance of the clock lines. Since most MOS registers require that clock signals not exceed $V_{S S}$, some method must be found in large systems to eliminate overshoot. A straightforward approach is shown in Figure 3. In this instance,


FIGURE 3. Use of Damping Resistor to Eliminate Clock Overshoot
a small damping resistor is inserted between the output of the clock driver and the load. The critical value for $\mathrm{R}_{\mathrm{S}}$ is given by:

$$
\begin{equation*}
R_{S}=2 \sqrt{\frac{L_{S}}{C_{L}}} \tag{6}
\end{equation*}
$$

In practice, analytical determination of the value for $R_{S}$ is rather difficult. However, $R_{S}$ is readily determined empirically, and typical values range in value between 10 and $50 \Omega$.

Use of the damping resistor has the added benefit of essentially unloading the clock driver; hence a greater number of loads may often be driven by a given driver. In the limit, however, the maximum value that may be used for $R_{S}$ will be determined by the maximum allowable rise and fall time needed to assure proper operation of the MOS register. In short:

$$
\begin{equation*}
\mathrm{t}_{\mathrm{r}(\mathrm{MAX})}=\mathrm{t}_{\mathrm{f}(\mathrm{MAX})} \leq 2.2 R_{S} C_{L} \tag{7}
\end{equation*}
$$

One last word of caution with regard to use of a damping resistor should be mentioned. The power dissipated in $R_{S}$ can approach $\left(\mathrm{V}^{+}-\mathrm{V}^{-}\right)^{2} \mathrm{fC}_{\mathrm{L}}$ and accordingly the resistor wattage rating may be in excess of 1 W . There are, obviously, applications where degradation of $t_{r}$ and $t_{f}$ by use of damping resistors cannot be tolerated. Figure 4 shows a practical circuit which will limit overshoot to a diode drop. The clamp network should physically be located in the center of the distributed load in order to minimize inductance between the clamp and registers.


Figure 4. Use of High Speed Clamp to Limit Clock Overshoot

Cross Talk: Voltage spikes from $\phi_{1}$ may be transmitted to $\phi_{2}$ (and vice versa) during the transition of $\phi_{1}$ to MOS logic "1." The spike is due to mutual capacitance between clock lines and is, in general, aggravated by long clock lines when numerous registers are being driven. Figure 5 illustrates the problem.


FIGURE 5. Clock Line Cross Talk

The negative going transition of $\phi_{1}$ (to MOS logic " 1 ") is capacitively coupled via $\mathrm{C}_{\mathrm{M}}$ to $\phi_{2}$. Obviously, the larger $\mathrm{C}_{\mathrm{M}}$ is, the larger the spike. Prior to $\phi_{1}$ 's transition, Q 1 is "OFF" since only $\mu \mathrm{A}$ are drawn from the device.

The DSO056 connected as shown in Figure 6 will minimize the effect of cross talk. The external resistors to the higher power supply pull the base of a Q1 up to a higher level and forward bias the collector base junction of Q1. In this bias condition the output impedance of the DSOO56 is very low and will reduce the amplitude of the spikes.


FIGURE 6. Use of DSO056 to Minimize
Clock Line Cross Talk

## Input Capacitive Coupling

Generally, MOS shift registers are powered from +5 V and -12 V supplies. A level shift from the TTL levels $(+5 \mathrm{~V})$ to MOS levels $(-12 \mathrm{~V})$ is therefore required. The level shift could be made utilizing a PNP transistor or zener diode. The disadvantage to dc level shifting is the increased power dissipation and propagation delay in the level shifting device. Both the DSOO25, DSOO26 and DS0056 utilize input capacitors when level shifting from

TTL to negative MOS capacitors. Not only do the capacitors perform the level shift function without inherent delay and power dissipation, but as will be shown later, the capacitors also enhance the performance of these circuits.

## CONCLUSION

The practical aspects of driving MOS memories with low cost clock drivers has been discussed in detail. When the design guide lines set forth in this paper are followed and reasonable care is taken in circuit layout, the DSOO25, DS0026 and DS0056 provide superior performance for most MOS input interface applications.

## REFERENCES

1. Bert Mitchell, "New MOS Clock Driver for MOS Shift Registers," National Semiconductor, AN-18, March 1969.
2. John Vennard, "MOS Clock Drivers," National Semiconductor, MB-9, December 1969.
3. Dale Mrazek, "MOS Delay Lines," National Semiconductor, AN-25, April 1969.
4. Dale Mrazek, "MOS Clock Savers," National Semiconductor, MB-5.
5. Dale Mrazek, "Silicon Disc's Challenge Magnetic Disc Memories," EDN/EEE Magazine, Sept. 1971.
6. Richard Percival, "Dynamic MOS Shift Registers Can Also Simulate Stack and Silo Memories," Electronics Magazine, November 8, 1971.
7. Bapat and Mrazek, "Dynamic MOS Random Access Memory System Considerations," National Semiconductor, AN-50, August 1971.
8. Don Femling, "Using the MM5704 Keyboard Interface in Keyboard Systems," National Semiconductor, AN-52.

## APPENDIXI

## DS0025 Circuit Operation

The schematic diagram of the DSOO25 is shown in Figure A/-1. With the TTL driver in the logic " 0 " state Q1 is "OFF" and Q2 is "ON" and the output is at approximately one $\mathrm{V}_{\mathrm{BE}}$ below the $\mathrm{V}^{+}$supply.


FIGURE AI-1. DS0026 Schematic (One-Half Circuit)

When the output of the TTL driver goes high, current is supplied to the base of Q1, through $\mathrm{C}_{\mathrm{IN}^{\prime}}$, turning it "ON." As the collector of Q 1 goes negative, Q 2 turns "OFF." Diode CR2 assures turn-on of Q1 prior to O2's turn-off minimizing current spiking on the $\mathrm{V}^{+}$line, as well as providing a low impedance path around O2's base emitter junction.

The negative voltage transition (to MOS logic " 1 ") will be quite linear since the capacitive load will force Q1 into its linear region until the load is discharged and Q1 saturates. Turn-off begins when the input current decays to zero or the output of the TTL driver goes low. Q1 turns "OFF" and Q2 turns "ON" charging the load to within a $V_{B E}$ of the $V^{+}$supply.

## Rise Time Considerations

The logic rise time (voltage fall) of the DSOO25 is primarily a function of the ac load, $\mathrm{C}_{\mathrm{L}}$, the available input current and total voltage swing. As shown in Figure A/-2,


FIGURE AI-2. Rise Time Model for the DS0025
the input current must charge the Miller capacitance of Q1, $\mathrm{C}_{\mathrm{TC}}$, as well as supply sufficient base drive to Q 1 to discharge $C_{L}$ rapidly. By inspection:

$$
\begin{align*}
& I_{I N}=I_{M}+I_{B}+I_{R 1}  \tag{Al-1}\\
& I_{I N} \cong I_{M}+I_{B}, \text { for } I_{M} \gg I_{R 1} \& I_{B} \gg I_{R 1} \\
& I_{B}=I_{I N}-C_{T C} \frac{\Delta V}{\Delta t} \tag{AI-2}
\end{align*}
$$

If the current through R2 is ignored,

$$
\begin{equation*}
I_{C}=I_{B} h_{F E Q 1}=I_{L}+I_{M} \tag{AI-3}
\end{equation*}
$$

where:

$$
I_{L}=C_{L} \frac{\Delta V}{\Delta t}
$$

Combining equations $\mathrm{Al}-1, \mathrm{Al}-2, \mathrm{Al}-3$ yields:

$$
\begin{equation*}
\frac{\Delta V}{\Delta t}\left[C_{L}+C_{T C}\left(h_{F E Q 1}+1\right)\right]=h_{F E Q 1} l_{I N} \tag{AI-4}
\end{equation*}
$$

or

$$
\begin{equation*}
\mathrm{t}_{\mathrm{r}} \cong \frac{\left[\mathrm{C}_{\mathrm{L}}+\left(\mathrm{h}_{\mathrm{FEQ} 1}+1\right) \mathrm{C}_{T \mathrm{C}}\right] \Delta V}{\mathrm{~h}_{\mathrm{FEQ} 1} \mathrm{l}_{\mathrm{IN}}} \tag{AI-5}
\end{equation*}
$$

Equation (AI-5) may be used to predict $t_{r}$ as a function of $C_{L}$ and $\Delta V$. Values for $C_{T C}$ and $h_{F E}$ are 10 pF and 25 respectively. For example, if a DM7440 with peak output current of 50 mA were used to drive a DS0025 loaded with 1000 pF , rise times of:

$$
\frac{(1000 \mathrm{pF}+250 \mathrm{pF})(17 \mathrm{~V})}{(50 \mathrm{~mA})(20)}
$$

or 21 ns may be expected for $\mathrm{V}^{+}=5.0 \mathrm{~V}, \mathrm{~V}^{-}=-12 \mathrm{~V}$, Figure Al-3 gives rise time for various values of $C_{L}$.


FIGURE AI-3. Rise Time vs $C_{L}$ for the DS0025

## Fall Time Considerations

The MOS logic fall time (voltage rise) of the DS0025 is dictated by the load, $C_{L}$, and the output capacitance of Q1. The fall time equivalent circuit of DSO025 may be approximated with the circuit of Figure AI-4. In actual


FIGURE AI-4. Fall Time Equivalent Circuit
practice, the base drive to Q 2 drops as the output volttage rises toward $\mathrm{V}^{+}$. A rounding of the waveform occurs as the output voltage reaches to within a volt of $\mathrm{V}^{+}$. The result is that equation ( $\mathrm{Al}-7$ ) predicts conservative values of $t_{f}$ for the output voltage at the beginning of the
voltage rise and optimistic values at the end. Figure A/- 5 shows $\mathrm{t}_{\mathrm{f}}$ as function of $\mathrm{C}_{\mathrm{L}}$.


FIGURE AI-5. DS0025 Fall Time vs $C_{L}$

Assuming $h_{\text {FE2 }}$ is a constant of the total transition:

$$
\begin{equation*}
\frac{\Delta V}{\Delta t}=\frac{\left(\frac{V^{+}-V^{-}}{2 R 2}\right)}{C_{T C Q 1}+C_{L} / h_{\text {FEQ } 1+1}} \tag{AI-6}
\end{equation*}
$$

or

$$
\begin{equation*}
t_{f} \cong 2 R 2\left(C_{T C O 1}+\frac{C_{L}}{h_{F E Q+1}}\right) \tag{AI-7}
\end{equation*}
$$

## DS0025 Input Drive Requirements

Since the DSOO25 is generally capacitively coupled at the input, the device is sensitive to current not input voltage. The current required by the input is in the 5060 mA region. It is therefore a good idea to drive the DS0025 from TTL line drivers, such as the DM7440 or DM8830. It is, possible to drive the DS0025 from standard $54 / 74$ series gates or flip-flops but $t_{O N}$ and $t_{r}$ will be somewhat degraded.

## Input Capacitor Selection

The DS0025 may be operated in either the logically controlled mode (pulse width out $\cong$ pulse width in) or $\mathrm{C}_{\mathrm{IN}}$ may be used to set the output pulse width. In the latter mode a long pulse is supplied to the DSOO25.


FIGURE AI-6. DS0025 Input Current Waveform

The input current is of the general shape as shown in Figure Al-6. I MAX is the peak current delivered by the TTL driver into a short circuit (typically $50-60 \mathrm{~mA}$ ). Q1 will begin to turn-off when $\mathrm{I}_{\mathrm{IN}}$ decays below $\mathrm{V}_{\mathrm{BE}} /$ R1 or about 2.5 mA . In general:

$$
\begin{equation*}
I_{I N}=I_{\text {MAX }} e^{-t / R O} C_{I N} \tag{AI-8}
\end{equation*}
$$

where:

> RO = Output impedance of the TTL driver

$$
\mathrm{C}_{\mathrm{IN}}=\text { Input coupling capacitor }
$$

Substituting $I_{I N}=I_{M I N}=\frac{V_{B E}}{R 1}$ and solving for $t_{1}$ vields:

$$
\begin{equation*}
t_{1}=R O C_{I N} \ln \frac{I_{M A X}}{I_{M I N}} \tag{AI-9}
\end{equation*}
$$

The total pulse width must include rise and fall time considerations. Therefore, the total expression for pulse width becomes:

$$
\begin{align*}
t_{P W} & \cong \frac{t_{r}+t_{f}}{2}+t_{1} \\
& =\frac{t_{r}+t_{f}}{2}+R O C_{I N} \ln \frac{I_{M A X}}{I_{M I N}} \tag{Al-10}
\end{align*}
$$



FIgure Al-7. Output PW Controlled by $\mathrm{C}_{\text {IN }}$

The logic " 1 " output impedance of the DM7440 is approximately $65 \Omega$ and the peak current ( $1_{\text {MAX }}$ ) is about 50 mA . The pulse width for $\mathrm{C}_{\mathrm{IN}}=2,200 \mathrm{pF}$ is:

$$
\mathrm{t}_{\mathrm{PW}} \cong \frac{25 \mathrm{~ns}+150 \mathrm{~ns}}{2}+(65 \Omega)(2200 \mathrm{pF}) \mathrm{In}
$$

$$
\frac{50 \mathrm{~mA}}{2.5 \mathrm{~mA}}=517 \mathrm{~ns}
$$

A plot of pulse width for various types of drivers is shown in Figure AI-7. For applications in which the output pulse width is logically controlled, $\mathrm{C}_{\mathbb{N}}$ should be chosen 2 to 3 times larger than the maximum pulse width dictated by equation (AI-10).

## DC Coupled Operation

The DSOO25 may be direct-coupled in applications when level shifting to a positive value only. For example, the MM1103 RAM typically operates between ground and +20 V . The DSOO25 is shown in Figure A/-8 driving the addres or precharge line in the logically controlled mode.

If DC operation to a negative level is desired, a level translator such as the DS7800 or DS0034 may be employed as shown in Figure AI-9. Finally, the level shift may be accomplished using PNP transistors are shown in Figure A/-10.


FIGURE AI-8. DC Coupled DS0025 Driving 1103 RAM


FIGURE AI-10. Transistor Coupled DS0025 Clock Driver


FIGURE AI-9. DC Coupled Clock Driver Using DS0034

## APPENDIX II

## DS0026 Circuit Operation

The schematic of the DS0026 is shown in Figure A/I-1. The device is typically ac coupled on the input and responds to input ciurrent as does the DS0025. Internal current gain allows the device to be driven by standard TTL gates and flip-flops.

With the TTL input in the low state Q1, Q2, Q5, Q6 and Q7 are "OFF" allowing Q3 and Q4 to come "ON." R6 assures that the output will pull up to within a $\mathrm{V}_{\mathrm{BE}}$ of $\mathrm{V}^{+}$volts. When the TTL input starts toward logic " 1 ," current is supplied via $\mathrm{C}_{1 \mathrm{~N}}$ to the bases of Q1 and Q2 turning them "ON." Simultaneously, Q3 and O4 are snapped "OFF." As the input voltage rises (to about 1.2V), Q5 and 06 turn-on. Multiple emitter transistor Q 5 provides additional base drive to Q 1 and Q 2 assuring their complete and rapid turn-on. Since Q3 and Q4 were rapidly turned "OFF" minimal 'power supply current spiking will occur when Q7 comes "ON."


FIGURE AlI-1. DS0025 Schematic (One-Half Circuit)
Q6 now provides sufficient base drive to $\mathrm{Q7}$ to turn it "ON." The load capacitance is then rapidly discharged toward $\mathrm{V}^{-}$. Diode D4 affords a low impedance path to Q6's collector which provides additional drive to the load through current gain of Q7. Diodes D1 and D2 prevent avalanching Q3's and Q4's base-emitter junction as the collectors of Q1 and Q2 go negative. The output of the DSOO26 continues negative stopping about 0.5 V more positive than $\mathrm{V}^{-}$.

When the TTL input returns to logic " 0 ," the input voltage to the DSOO26 goes negative by an amount proportional to the charge on $\mathrm{C}_{\mathrm{IN}}$. Transistors $\mathrm{Q8}$ and Q9. turn-on, pulling stored base charge out of Q7 and Q2 assuring their rapid turn-off. With Q1, Q2, Q6 and Q7 "OFF," Darlington connected Q3 and Q4 turn-on and rapidly charge the load to within a $\mathrm{V}_{\mathrm{BE}}$ of $\mathrm{V}^{+}$.

## Rise Time Considerations

Predicting the MOS logic rise time (voltage fall) of the DS0026 is considerably involved, but a reasonable approximation may be made by utilizing equation (AI-5), which reduces to:

$$
t_{r} \cong\left[C_{L}+250 \times 10^{-12}\right] \Delta V
$$

(AII-1)
For $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}, \mathrm{V}^{+}=5.0 \mathrm{~V}, \mathrm{~V}^{-}=-12 \mathrm{~V}, \mathrm{t}_{\mathrm{r}} \cong 21 \mathrm{~ns}$. Figure All-2 shows DS0026 rise times vs $\mathrm{C}_{\mathrm{L}}$.


FIGURE All-2. Rise Time vs Load Capacitance

## Fall Time Considerations

The MOS logic fall time of the DSOO26 is determined primarily by the capacitance Miller capacitance of $\mathbf{Q 5}$ and Q1 and R5. The fall time may be predicted by:

$$
\begin{aligned}
t_{f} & \cong(2.2)(R 5)\left(C_{S}+\frac{c_{L}}{h_{F E^{2}}}\right) \\
& \cong\left(4.4 \times 10^{3}\right)\left(C_{S}+\frac{C_{L}}{h_{F E}{ }^{2}}\right)
\end{aligned}
$$

(All-2)
where:

$$
\begin{aligned}
\mathrm{C}_{\mathrm{S}} & =\text { Capacitance to ground seen at the base of Q3 } \\
& =2 \mathrm{pF} \\
\mathrm{~h}_{\mathrm{FE}}^{2} & =\left(\mathrm{h}_{\mathrm{FEO} 3}+1\right)\left(\mathrm{h}_{\mathrm{FEO} 4}+1\right) \\
& \cong 500
\end{aligned}
$$

For the values given and $C_{L}=1000 \mathrm{pF}, \mathrm{t}_{\mathrm{f}} \cong 17.5 \mathrm{~ns}$. Figure All-3 gives $t_{f}$ for various values of $C_{L}$.


FIGURE All-3. Fall Time vs Load Capacitance

## DS0026 Input Drive Requirements

The DSOO26 was designed to be driven by standard 54/74 elements. The device's input characteristics are shown in Figure All-4. There is breakpoint at $V_{1 N} \cong$ 0.6 V which corresponds to turn-on of Q 1 and Q 2 . The input current then rises with a slope of about $600 \Omega$ (R2 || R3) until a second breakpoint at approximately 1.2 V is encountered, corresponding to the turn-on of Q5 and Q6. The slope at this point is about $150 \Omega$ (R1 || R2 || R3 || R4).


FIGURE All-4. Input Current vs Input Voltage
The current demanded by the input is in the $5-10 \mathrm{~mA}$ region. A standard $54 / 74$ gate can source currents in excess of 20 mA into 1.2 V . Obviously, the minimum " 1 " output voltage of 2.5 V under these conditions cannot be maintained. This means that a $54 / 74$ element must be dedicated to driving $1 / 2$ of a DS0026. As far as the DS0026 is concerned, the current is the determining turn-on mechanism not the voltage output level of the 54/74 gate.

## Input Capacitor Selection

A major difference between the DS0025 and DS0026 is that the DSOO26 requires that the output pulse width be logically controlled. In short, the input pulse width $\cong$ output pulse width. Selection of $\mathrm{C}_{1 \mathrm{~N}}$ boils down to choosing a capaceitor small enough to assure the capacitor takes on nearly full charge, but large enough so that the input current does not drop below a minimum level to keep the DS0026 "ON." As before:

$$
\begin{equation*}
t_{1}=R O C_{I N} \ln \frac{I_{M A X}}{I_{M I N}} \tag{All-3}
\end{equation*}
$$

or

$$
C_{I N}=\frac{t_{1}}{R O \ln \frac{I_{\mathrm{MAX}}}{I_{\mathrm{MIN}}}}
$$

In this case RO equals the sum of the TTL gate output impedance plus the input impedance of the DS0026 (about $150 \Omega$ ). I $\mathrm{I}_{\mathrm{MIN}}$ from Figure A/I-5 is about 1 mA . A standard $54 / 74$ series gate has a high state output impedance of about $150 \Omega$ in the logic " 1 " state and an output (short circuit) current of about 20 mA into 1.2 V . For an output pulse width of 500 ns ,

$$
C_{\mathrm{IN}}=\frac{500 \times 10^{-9}}{(150 \Omega+150 \Omega) \ln \frac{20 \mathrm{~mA}}{1 \mathrm{~mA}}}=560 \mathrm{pF}
$$



FIGURE All-5. Logical "1" Output Voltage vs Source Current

In actual practice it's a good idea to use values of about twice those predicted by equation (All-4) in order to account for manufacturing tolerances in the gate, DS0026 and temperature variations.

A plot of optimum value for $\mathrm{C}_{\text {IN }}$ vs desired output pulse width is shown in Figure All-6.


FIGURE All-6. Suggested Input Capacitance vs Output Pulse Width

## DC Coupled Applications

The DSO026 may be applied in direct coupled applications. Figure All-7 shows the device driving address or pre-charge lines on an MM1103 RAM.


FIGURE AlI-7. DC Coupled RAM Memory Address or Precharge Driver (Positive Supply Only)

For applications requiring a dc level shift, the circuit of Figure All-8 or AII-9 are recommended.


FIGURE All-8. Transistor Coupled MOS Clock Driver


FIGURE AII-9. DC Coupled MOS Clock Driver

## APPENDIX III

MOS Interface Circuits

MOS Clock Drivers
MH0007 Direct coupled, single phase, TTL compatible clock driver.
MH0009 Two phase, direct or ac coupled clock driver
MH0012 $\quad 10 \mathrm{MHz}$, single phase direct coupled clock driver.

MH0013 Two phase, ac coupled clock driver.
DS0025 Low cost, two phase clock driver.
DS0026 Low cost, two phase, high speed clock driver.
DS1671 Dual bootstrapped MOS driver.
DS1672 Dual TTL bootstrapped MOS driver.

DS1673
DS1674
DS75361
DS75365

Quad decoded MOS clock driver. Quad MOS clock driver. Dual TTL-to-MOS driver. Quad TTL-to-MOS driver.

MOS Oscillator/Clock Drivers
DS7803/DS7807, Complete two phase clock system DS7813/DS7817 for MOS microprocessors and calculators.

MOS RAM Memory Address and Precharge Drivers
DS0025 Dual address and precharge driver. DS0026 Dual high speed address and precharge driver.

## TTL to MOS Interface

DH0034 Dual high speed TTL to negative level converter.

DS7800

DS7810/DS7812/
DS7819
DS78L12

DS1640/DS1670
DS1645/DS1675
DS1646/DS1676

DS1647/DS1677 Quad TRI-STATE MOS driver I/O register.
DS1648/DS1678 TRI-STATE MOS driver multiplexer.
DS1649/DS1679 Hex TRI-STATE MOS driver.
DS16149/DS16179 Hex TRI-STATE MOS driver.

MOS to TTL Converters and Sense Amps
DS7802, DS7806* Dual sense amp for MM5262 2k MOS RAM memory.
DS165 Series* Hex sense amp MOS to TTL.
DS163, DS75107, Dual sense amp for MM1103 1k DS75207* MOS RAM memory.

Voltage Regulators for MOS Systems
LM109, LM140 Positive regulators.
Series.
LM120 Series Negative regulators.
LM125 Series* $\quad$ Dual + /- regulators.

Applications

## DATA BUS AND DIFFERENTIAL LINE DRIVERS AND RECEIVERS

## INTRODUCTION

Monolithic circuits designed specifically to transmit and receive digital data via buses and differential cables have been available for two or three years. But important changes in transmission concepts and IC designs have been made recently. This note will bring designers up to data on circuits developed at National Semiconductor. Table I and Figure 1 outline the devices to be discussed.

In general, the new bus circuits offer these advances: self-isolation of powered-down receivers;
much lower input currents, permitting more driver/ receivers pairs per bus line; input hysteresis to raise noise immunity; higher speed with better control of bus levels; and eliminating of terminating pull-up resistors by the TRI-STATE ${ }^{\circledR}$ designs.

The DS7820/DS8820 and DS7830/DS8830 were described in Application Note AN-22. This note adds to the previous discussion of termination techniques and reports on new tests of their longlines drive capability and crosstalk immunity.

TABLE I. Table of Devices Discussed

| LINE DRIVERS DEVICE NO. | LINE RECEIVERS DEVICE NO. | DESCRIPTION | POWER SUPPLY | COMMENTS |
| :---: | :---: | :---: | :---: | :---: |
| DS1488 | DS1489/DS1489A | Communication to EIA standard RS 232C. | $\begin{gathered} \pm 12 \mathrm{~V} \\ \text { DS1489A }+5.0 \mathrm{~V} \end{gathered}$ | Twisted pair single ended. Unidirectional. |
| DS7830/DS8830 | DS7820A/DS8820A | Dual differential line driver and receiver. | +5.0V | True differential. $\pm 15 \mathrm{~V}$ common mode rejection. Unidirectional. Use of internal receiver termination recommended up to 100 feet. |
| DS7831/DS8831 | DS7820A/DS8820A | Dual differential line driver and receiver. | +5.0V | True differential, bidirectional. Driver includes upper and lower level clamps to combat transients. Use of internal receiver termination optional. |
| DS7.832/DS8832 | DS7820A/DS8820A | Dual differential line driver and receiver. | +5.0V | As above, but without upper level clamping, so party line busses may be used, even with some peripherals powered down. |
| DS7831/DS8831 | DS7837/DS8837 (hex) or DS7836/ DS8836 (quad) | Quad single-ended line driver and hex receiver, or a quad 2 input NOR receiver. | +5.0V | If used unidirectionally, receiver should be terminated. In party line applications disabled driver clamps line. Receiver input current is $15 \mu \mathrm{~A}$ typical, has 1.0 V hysteresis. |
| TRANSCEIVER DEVICE NO. |  | DESCRIPTION | POWER SUPPLY | COMMENTS |
| DS7838/DS8838 |  | Quad open collector transceiver. | $+5.0 \mathrm{~V}$ | Receiver has typical $15 \mu \mathrm{~A}$ input current 1.0 V hysteresis. Driver will pull down double terminated $120 \Omega$ line. |
| DS7839/DS8839 |  | Quad TRI-STATE ${ }^{\circledR}$ transceiver. Four transmitters all disabled by control NOR gate. | +5.0V | Drivers have 10.4 mA forward drive at 2.4 V , sink 32 mA at 0.4 V . Receivers have 1.0 V hysteresis, input current is $15 \mu \mathrm{~A}$ typical. Disabled driver clamps undershoots. A transceiver on the bus may be powered down without affecting bus logic levels. |
| DS7833/DS8833 |  | Quad TRI-STATE transceiver. One control disables all transmitters; one control disables all receiver outputs. | +5.0V |  |
| DS7834/DS8834 |  | Quad TRI-STATE transceiver. Controls same as DM7839 but driver and receiver are inverting. | +5.0V |  |
| DS7835/DS8835 |  | Quad TRI-STATE transceiver. Controls same as DM7833 but driver and receiver are inverting. | +5.0V |  |



NOTE: PIN 7 CONNECTED TO BOTTOM OF CAVITY PACKAGE.
top view

DS7831/DS8831, DS7832/DS8832


DS7834/DS8834


TOP VIEW

DS7833/DS8833


TOP VIEW

DS7835/DS8835


TOP VIEW

Figure 1.

AN-83 Data Bus and Differential Line Drivers and Receivers

Not much need be said about the EIA RS232C designs. They meet or exceed a standard which is below today's attainable performance levels.

## UNIFIED BUS

A typical unified bus is a flat, multiconductor cable interconnecting the CPU and peripherals of a minicomputer (Figure 2). The lines are singleended (non-differential), ground-referenced, bidirectional, and terminated at each end in $120 \Omega$ to 3.2 V . The line level is high except when an open-collector driver pulls the line low. Drivers take turns transmitting, as controlled by "polling" or other control sequences.

Single-ended communications are susceptible to common mode voltage induced by ground currents between chassis. In a computer room, the problem is usually minimized by linking the chassis with heavy-gauge grounding cables. Communications with remote points go through differential transmission links, or modems coupled to phone lines.

In early unified bus designs, open-collector TTL buffers were used as drivers, and standard gates as receivers. However, the low threshold voltage of the receiving gate (it can be as low as 1.0 V ) is too close to ground potential, which can itself be carrying transients of almost a volt. In addition, the gate's input current can be as high as 1.6 mA , severely limiting the number of receivers which can be controlled by one driver. This is true particularly if the driver has an open collector output, and must also be sinking the current from a $120 \Omega$ termination at each end of the unified pus.

That problem was solved by the SP380 gate. Its signal input is the base of an NPN emitter-follower, giving a higher threshold and lower input current. Unfortunately, the input transistor's collector-base junction becomes forward-biased when $\mathrm{V}_{\mathrm{cc}}$ goes down. If a peripheral is shut off, the bus lines are clamped near ground unless the bus cable is disconnected manually.

The new unified bus designs in Table I have a receiver that is self-isolating when power is down. The main bus is still usable if peripherals are turned off.

Other improvements include: very low input current, typically $15 \mu \mathrm{~A}$ whether $\mathrm{V}_{\mathrm{cc}}$ is 5.0 V or zero; input hysteresis of 1.0 V , providing 1.8 V noise immunity; thresholds of 1.3 V and 2.3 V ; and temperature compensation to keep thresholds and noise immunity constant.

The DS7836/DS8836 is pin-compatible with the SP380 and adds the advantages of hystersis. The DS8640 is an exact replacement for the SP380. Each receiver trio in the DS7837/DS8837 has an enable control, so the system can force receiver outputs to zero whether the bus is pulled down or not. The four drivers in the DS7838/DS8838 transceiver are disabled by a NOR gate control.

Each open-collector driver in the transceiver sinks 50 mA at 0.7 V . It has the power to pull down the double-terminated bus and drive 20 of the low-ćurrent receivers.

## TRI-STATE BUS

TRI-STATE logic (or TSL) outputs are active in both the " 1 " and " 0 " state. This greatly improves risetimes and allows many more driver/receiver pairs to be connected to a bus since power is not wasted in terminations. Switching delays can be halved during certain data exchanges.

A disabled output switches into a third, highimpedance state. Only small leakage currents flow in the output in this state, virtually disconnecting the output from the bus. TSL outputs do not "wire-OR" - the bus is operated by one set of outputs at a time.

Figure 3 is a TSL bus line. Although there are no terminations, reflections are less of a problem than in a unified bus. The bus is tightly controlled without terminations because the disabled drivers actually clamp undershoots.


FIGURE 2. Unified Open Collector Bus


FIGURE 3. TRI-STATE Bus


FIGURE 4. Open Collector Line With Stub


FIGURE 5. TRI-STATE Line With Stub

Tests indicate the transceivers can drive bus lines longer than 25 feet. They are guaranteed to source 10.4 mA at the minimum "one", level of 2.4 V . Small-signal source impedance is typically $50 \Omega$ to 5.0 V compared with $120 \Omega$ to 3.2 V on the unified bus. That explains TSL's higher speed the active-pull-up output charges the line capacitance much faster. If even greater source current capability is needed, the DS7831/DS8831 and DS7832/DS8832 are available. As quad singleended drivers they can source and sink at least 40 mA (and have a source impedance of only $11 \Omega$ ). They can drive lines with characteristic impedance down to $40 \Omega$.

When a peripheral equipped with a transceiver is powered down or disabled, no current (apart from microamps of leakage) will flow in the input/ output while the data levels move between ground and +5.0 V . Other peripherals can still use the bus without their signals being shunted or degraded. The receivers are isolated like the unified bus designs. (The DS7832/DS8832 has the same
degree of freedom, However, the DS7831/DS8831 has an output diode to $V_{c c}$ to control transients when used in its differential mode. It will clamp the bus lines when powered-down, so it is not recommended for use in a peripheral which might be switched off in isolation from the rest of the system).

In the TSL transceiver family, typical receiver input characteristics are $17 \mu \mathrm{~A}$ current, 400 mV hysteresis, and 1.4 V noise immunity. All types are completely compatible with standard TTL.

Figure 4 shows a line with a stub (actually a branch of equal length, to ease analysis). It is terminated in the line's characteristic impedance at all three ends.

Figure 5 shows an identical hook-up, this time "terminated" only by a disabled TRI-STATE gate at the receiving end and the stub end.

The result of driving the circuit of Figure 4 is seen in Figure 6. The current pulled from the line by the driver (top trace) was determined by the effective impedance of the termination in parallel with the $120 \Omega$ line charged to 3.2 V . When this wavefront reached the fork, half the current was drawn from each leg. So when the half-current front arrives at the stub only half the voltage pull-down results (Figure 6 lower trace).

A series of these timed halvings and quarterings produces the bathtub effect shown. The duty cycle distortion experienced by a receiver at the stub termination is obvious. If we take off the stub termination network, the situation gets no better. Figure 7 shows it (time base and sensitivity unchanged). The undershoot in the lower trace is followed by an overshoot which reaches 1.0 V above ground: and the stub continues to ring (which isn't surprising since its two ends have terminations
in $60 \Omega$ and infinity respectively). A receiver at the end of the stub would have to be ignored until the ringing had decayed, and its output had become valid.

Contrast this with Figure 8, demonstrating the results of the TRI-STATE driver of Figure 5. The same rapid falling edge at the receiving end is brought to a halt very sharply, and instead of reflective overshoots, there is a shallow series of level adjustments which never cross the maximum zero level of 0.4 V above ground.

How is this achieved?

Figure 9 shows the schematic of the output stage of a TRI-STATE transceiver. Now if the output is disabled, point $A$ is held by the TRI-STATE control at $V_{C E}$ sat $+V_{B E}$, or 1.0 V at $25^{\circ} \mathrm{C}$.


FIGURE 6. Open Collector Bus With Two Terminated Stubs 2.0V/div 20 ns/div


FIGURE 7. Open Collector Bus at an Unterminated Stub


FIGURE 8. TRI-STATE ${ }^{\circledR}$ Bus at a Stub - Demonstration of the TSL Non-Linear Termination


FIGURE 9. DC Levels in a Disabled TRI-STATE Element

So to turn on the Darlington pull-up stage will take an undershoot below ground on the bus line of $2 \mathrm{~V}_{\mathrm{BE}}$ lower than point A . Or at $25^{\circ} \mathrm{C}, 1.0-1.6$, $=-0.6 \mathrm{~V}$. Allowing for a chip temperature somewhat above ambient, the output will begin to clamp at -0.4 V . Figure 10 shows a typical result of


FIGURE 10. Current Available as a Function of Bus Voltage at a Disabled TRI-STATE Output
a test of pulling current out of a disabled TRISTATE output.
O. A. Horna* has pointed out the effectiveness of a non-linear termination in emitter-coupled
logic transmission lines. The ability of the disabled TSL output to turn on very hard in a precisely similar way in an otherwise uncontrollable situation has been conclusively demonstrated.

A further advantage for an unterminated line appears under certain special conditions of architecture. Figures 11 and 12 compare two test circuits, simulating two peripherals one on each


FIGURE 11. Central Controller in an Open Collector Environment

[^8]side of a CPU, linked by, in the first case an open collector terminated bus; in the second case a TRI-STATE bus.


FIGURE 12. Central Controller in a TRI-STATE Environment

In both cases, the bus drivers are holding the bus in one state, and not switching data during the experiment.

Looking at Figure 13, in the open collector case, relinquishment by one driver and immediate taking up by the other at the low state still leaves the termination to pull the bus high for two line


FIGURE 13. Open Collector Bus Signals With Central Controller
delays. And the receiver, waiting for data from the far end, must obviously be ignored until a safe amount of time after the glitch seen in Figure 13 trace 3 has died down. Contrast this with the TRI-STATE case shown in Figure 14. The relinquished bus, seeing only extremely low leakage current, does not move. It may be safely assumed that very shortly after the changeover, a change on the line will be a signal being propagated on the bus.

## TRUE DIFFERENTIAL TRANSMISISON

Often, a zero ground reference can't be established between remote subsystems. One can overwhelm the ground difference with a high-amplitude, singleended transmission. But a differential transmission not referenced to ground is more efficient (Figure 15). The data is complemented at normal logic levels, transmitted over a twisted-pair cable, and received with a comparator sensitive enough to overcome signal degradations, yet rejecting common mode voltages.


FIGURE 14. TRI-STATE Bus Signals With Central Controller

FIGURE 15. Differential Drive - Ideal


FIGURE 16. DS7830 Schematic

We implemented the differential concept several years ago with the DS7830/DS8830 driver and DS7820/DS8820 receiver. More recently, the two TRI-STATE drivers have been used in such applications. DS7831 output characteristics in the differential driving mode are shown in Figure 17.


FIGURE 17. Differential Output Voltage as a Function of Differential Output Current in the DS7831

The DS7820 and DS7830 designs were explained in AN-22. Rather than repeat the information in that note, the following sections will answer questions frequently asked by users.

First, how does the new DS7820A differ from the DS7820? They both have the same schematic. One of the two receivers on the chip is shown in Figure 18. However, the " $A$ " version's fanout is 10 TTL or DTL loads rather than 2, the strobe input is specified fully and is guaranteed to be driven by saturated logic, and the speeds are guaranteed.

Second, what establishes the driver current requirement? The receiver's non-inverting input is at the center of a voltage divider between $\mathrm{V}_{\mathrm{cc}}$ and ground. This sets the voltage into the terminal at $1 / 2 \mathrm{~V}$ cc or 2.5 V in a 5.0 V system. The smallsignal input impedance is the parallel combination of the two $5.0 \mathrm{k} \Omega+167 \Omega$ paths, or about $2.5 \mathrm{k} \Omega$. When the input swings from high to ground, the current transient is about 1.0 mA . A similar analysis shows the driver must source about $1 / 2 \mathrm{~mA}$ to bring the inverting input up to 2.4 V .


Note: Schematic shows one-half of unit.

FIGURE 18. DS7820 Schematic


FIGURE 19. DS7830 Driving Daisy-Chained DS7820's

The DS7830 and DS7831 output curves are similar. Either can drive up to 12 DS7820 receivers strung along a cable, as in Figure 19, and have ample overdrive at the last receiver.

## TERMINATING THE DIFFERENTIAL LINE

There are three modes of operation of the differential line, each of which demands a different answer to the commonly asked question of how to terminate the line. AN-22 only went into one case, namely, terminating a short line where data period exceeds two line lengths. The second case covers those lines where the period is less than two line lengths, and the third the case where the line is long.

Why is two line delay times significant? It's a question of power dissipation only. When the line
is short, so that effectively no voltage is lost in the copper of the cable, running without a termination, where the differential capability of the driver exceeds 3.5 V will produce reflections of 7.0 V magnitude in the line.

This situation is best avoided, so a termination in the characteristic impedance of the line is advisable. When data rates are slow, this means that the driver, if the termination is dc, will continue to dissipate the power plotted on the load line of Figure 17, quite unnecessarily. If instead a capacitor is included in series with the dc termination, at the leading edge the termination appears dc, so Radio Frequency Interference (RFI) doesn't get generated. But as the capacitor charges, the voltage on the higher line rises, and the current in the driver drops, until at one $\mathrm{V}_{\mathrm{BE}}$ below $\mathrm{V}_{\mathrm{CC}}$, line power ceases to be dissipated.

So long as the rise is controlled, RFI won't be a problem. And the rule of thumb of $\mathrm{R}_{1} \mathrm{C}=3$ line lengths works very well. Where the driver is running so fast as never to be waiting for the reflection, it will be continuously dissipating the power indicated by the load line continuously.

As the line gets longer, the loop resistance gets up to the same order as the terminating resistor. That translates into an attenuation of the differential drive voltage at the receiver. Once the leading edge of the received voltage gets below 2.5 V , the reflection ceases to have RFI significance, and a progressively worse mismatch is acceptable as the line gets longer, since the higher the termination resistor value, the more signal is available. For a typical cable, 1000 feet marks the point where any termination serves only to weaken the signal and narrow the channel bandwidth.

The bandwidth of the DS7820 receiver may be reduced by use of a shunt capacitor. The response curve is shown in Figure 20.


FIGURE 20. Noise Rejection in the DS7820A

## MAXIMUM LINE LENGTHS

The tests in Table II were made with a DS7820 and DS7830 to settle questions about maximum line lengths and frequencies. Characteristics of the test cable were: 24 AWG gauge; $110 \Omega$ impedance; $5.6 \Omega / 100 \mathrm{ft}$ loop resistance; and $14 \mathrm{pF} / \mathrm{ft}$ capacitance.

Receiver inputs were complementary pulses with 25/75\% duty cycles. These simulate a string of alternating ones and zeros in an RZ (return to zero) format. The first results column indicates safe maximum data rates. The second column shows the rates at which attenuation reached a point where the signal could not switch the line receiver. These are typical, not maximum or safe rates.

Figure 21 illustrates the weaker signals which will switch the receiver. There is obviously no noise margin. For maximum performance, a single twisted-pair line should meet all three of these criteria:

1. High characteristic impedance (to maximize initial voltage step and voltage across the termination at the receiver)
2. Low capacitance (minimizes the "line charging" effect, which attenuates the signal's highfrequency components and makes dc loss worse by degrading the response to fast transients)
3. Low resistance to dc (use heavier-gauge cable for long runs driven at high frequency)

TABLE II. DS7830/DS7820A 24 Gauge $110 \Omega$

| Line Length | Point of Duty <br> Cycle Distortion | Point of Failure <br> To Invert |
| :---: | :---: | :---: |
| $25^{\prime}$ | 16 MHz | 25 MHz |
| $200^{\prime}$ | 5.0 MHz | 12 MHz |
| $1000^{\prime}$ | 1.25 MHz | 3.2 MHz |
| $5000^{\prime}$ | 0.125 MHz | 0.275 MHz |



FIGURE 21. Differential Drive Long Distance

## CROSSTALK IMMUNITY

One more question concerns crosstalk in multipair cables. The tests reported in Table III indicate that the individual pairs rarely, if ever, need individual shielding. One shield over all the pairs in the sheath should be adequate.

TABLE III.

| NOISE THRESHOLD AT POINT A <br> (VOLTS) <br> LOWER | UPPER |
| :---: | :---: | :---: | FREQUENCY

Two side-by-side runs of twisted pairs in the cable were selected to provide two 800 -foot lengths adjacent to each other in the bundle for their whole length. A DS7830 driver and a DS7820 receiver were connected to each pair. One driver's input was a pulse train and the other driver's input was a dc voltage. Tests were made to determine the susceptibility of the receiver on the dc line to signals cross-coupled into it from the pulsed line.

This driver/cable/receiver combination is susceptible in a transition region about 60 mV wide between the " 1 " and " 0 " states, indicated by the tabulated thresholds for the dc line. Signals from the ac side coupled-in sufficiently to trip the dc pair's receiver.

However, in a real system both driver outputs will swing through this region rapidly. The minimum swing is 2.0 V . Therefore, the sensitive region is $60 \mathrm{mV} / 2,000 \mathrm{mV}$, or $3 \%$ of the swing and of the logic switching time. The minimum risetime of a non-damped DS7820 receiver output is 50 ns. Assuming this is the result of a straight voltage/ time ramp input, the receiver is susceptible to crosstalk only if it is being driven with transition times greater than $50 \mathrm{~ns} / 3 \%$, or 1.6 ms .

In fact, the longest driver risetimes observed when the DS7830 was driving the longest cable in the previous test (Table II) were always less than 10 ns . We can conclude that a twisted pair with the driver and receiver is immune to crosstalk from another DS7830-DS7820 combination operating with any adjacent twisted pair.

## EIA STANDARD CIRCUITS

The drivers and receivers listed as EIA RS232C circuits in Table I meet the specifications of that standard. It might be noted, however, that the standard's provisions antedate the availability of integrated circuits for such communications. Thus, it tends to restrict further development.

Compare the results in Table II, for example, with paragraph 1.3 of the standard. The standard indicates 20 kilobits/second is a nominal data transfer rate. And paragraph 1.4 requires singleended, ground-referenced links even though true differential communications are demonstratedly more efficient in data exchanges between chassis.


FIGURE 22. Crosstalk Between Close Twisted Pairs

## DRIVING 7-SEGMENT GAS DISCHARGE DISPLAY TUBES WITH NATIONAL SEMICONDUCTOR CIRCUITS

## INTRODUCTION

Circuitry for driving high voltage cold cathode gas discharge 7 -segment displays, such as Sperry Information Displays* and Burroughs Panaplex II, is greatly simplified by a complete new line of monolithic integrated circuits from National Semiconductor. The new products also make possible reduced cost of system implementation. They are: DS8880 high voltage cathode decoder/ driver; DS8884A high voltage cathode decoder/ driver; DS8885 MOS to high voltage cathode buffer; DS8889 low power cathode driver; and DS8887 8-digit anode driver.

In addition to satisfying all the displays' parameter requirements, including high output breakdown voltage, the new circuits have capability of programming segment current, and providing constant current sinking for the display segments. This feature alleviates the problem of achieving uniformity of brightness with unregulated display anode voltage. The National circuits can drive the displays directly.

Sperry Information Displays* and Burroughs Panaplex II are used principally in calculators and digital instruments. These 7 -segment, multi-digit displays form characters by passing controlled currents through the appropriate anode/segment combinations. The cathode in any digit will glow when a voltage greater than the ionization voltage is applied between it (the cathode) and the anode for that digit. In the multiplexed mode of operation, a digit position is selected by driving the anode for that digit with a positive voltage pulse. At the same time, the selected cathode segments are driven with a negative current pulse. This causes the potential between the anode and the selected cathodes to exceed the ionization level, causing a visible glow discharge.

Generally, these displays exhibit the following characteristics: low "on" current per segmentfrom $200 \mu \mathrm{~A}$ (in DC mode) to 1.2 mA (in multiplex mode); high tube anode supply voltage -180 V to 200 V ; and moderate ionization voltage-170V. Once the element fires, operating voltage drops to approximately 150 V and light output becomes a direct function of current, which is controlled by current limiting or current regulating cathode circuits. Current regulation therefore is most desirable since brightness will then be constant for large anode voltage changes. Tube anode to cathode "off" voltage is approximately 100 V ; and maximum "off" cathode leakage is $3 \mu \mathrm{~A}$ to $5 \mu \mathrm{~A}$.

Correspondingly, specifications for the cathode driver must be complimentary, approximately as follows: A high "off" output breakdown voltage 80 V minimum; typical "on" output voltage of 50 V ; maximum "on" output current of 1.5 mA per segment; and maximum "off" leakage current of $3 \mu \mathrm{~A}$ to $5 \mu \mathrm{~A}$.

To allow operation without anode voltage regulation, the cathode driver must be able to sink a constant current in each output, with the output


FIGURE 1.
"on" voltage ranging from 5 V to 50 V (see Figure 1 ). The following is a brief description of the circuits now offered by National:

## DS8880 High Voltage Cathode Decoder/Driver

The DS8880 offers 7 -segment outputs with high output breakdown voltage of 80 V minimum; constant current-sink outputs; and programmable output current from 0.2 mA to 1.5 mA .

## Application

The circuit has a built-in BCD decoder and can interface directly to Sperry and Panaplex II displays, minimizing external components (Figure 2). The inputs can be driven by TTL or MOS outputs directly. It is optimized for use in systems with 5 V supplies.


FIGURE 2. DC Operation From TTL

The DS8880 decoder/driver provides for unconditional as well as leading and trailing zero blanking. It utilizes negative input voltage clamp diodes. Typically, output current varies only $1 \%$ for output voltage changes of 3 V to 50 V . Operating
power supply voltage is 5 V . The device can be used for multiplexed or DC operation.

Available in 16 -pin cavity DIP packages, the DS7880 is guaranteed over the full military operating temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; the DS8880 in molded DIP over the industrial range of $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.

DS8884A High Voltage Cathode Decoder/Driver
The DS8884A offers 9 -segment outputs with high output breakdown voltage of 80 V minimum; constant current-sink outputs, programmable from 0.2 mA to 1.2 mA . It also offers input negative and positive voltage clamp diodes for DC restoring, and low input load current of -0.25 mA maximum.

## Application

DS8884A decodes four lines of BCD input and drives 7 -segment digits of gas-filled displays. There are two separate inputs and two additional outputs for direct control of decimal point and comma cathodes. The inputs can be DC coupled to TTL (Figure 3) or MOS outputs (Figure 4), or ACcoupled to TTL or MOS outputs (Figure 5) using only a capacitor. This means the device is useful in applications where level shifting is required. It can be used in multiplexed operation, and is available in an 18 -pin molded DIP package.

Other advantages of the DS8884A are: typical output current variation of $1 \%$ for output voltage changes of 3 V to 50 V ; and operating power supply


FIGURE 3. Interfacing Directly With TTL Output


FIGURE 4. BCD Data Interfacing Directly With MOS Output


FIGURE 5. Cathode BCD Data AC Coupled From MOS Output
voltage of 5V. Inputs have pull-up resistors to increase noise immunity in $A C$ coupled applications.

The DS8884A is guaranteed over the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ operating temperature range.

## DS8885 MOS to High Voltage Cathode Buffer

The DS8885 features seven constant current-sink outputs; programmable output current of 0.2 mA to 1.5 mA ; high output breakdown voltage of 80 V minimum; and capability for blanking through program current input. It operates from a +5 V supply.

## Application

DS8885 is best suited for interfacing 7 -segment fully decoded MOS chips to digit displays. It is also useful for driving polarity, overrange, and decimal point segments.

DS8885 has 6 inputs and 7 outputs. Output c is decoded internally; the other 6 outputs are directly controlled by the 6 corresponding inputs. A typical application of this device is interfacing between an MOS calculator chip with 7 -segment decoded outputs (open-drain or push-pull) and Sperry/ Panaplex II displays (Figure 6).

When the DS8885 is used to drive minus and plus (polarity) cathodes, overrange, and decimal points, output c should be tied to $\mathrm{V}_{\mathrm{cc}}$ so it does not saturate (Figure 7). This leaves 6 inputs and 6 outputs related one-to-one. The inputs can be driven directly from TTL or MOS outputs.

*Output may be paralleled for cathodes requiring more current, providing the corresponding inputs are also paralleled.

FIGURE 7. Polarity, Overrange, Decimal Point Driving

The DS8885 is available in 16 -pin molded DIP package, and is guaranteed over the operating temperature range of $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.

## DS8889 Low Power Cathode Driver

The DS8889 requires no power supply since power is derived from program current. It offers extremely low standby power-only 1 mW internally. Features include programmable output currents 0.3 mA to $1.7 \mathrm{~mA} ; 8$ constant current-sink outputs; and input negative voltage clamp diodes for DC restoring. Outputs have 80 V minimum breakdown voltage.

The device is suitable for multiplexed operation from fully decoded chips and is capable of driving decimal point segments simultaneously with numeric segments.

## Application

The DS8889 has 8 inputs and 8 outputs, and interfaces directly between 7 -segment decoded MOS outputs and numeric display tubes (Figures 8 and 9). It is optimized for use in systems with a limited number of power supplies.


FIGURE 6. Fully Decoded MOS Cathode Outputs

The program input is characterized in terms of input current, therefore any supply (greater than 5 V ) can provide proper operation by connecting a single resistor to the program pin from the supply.

The DS8889, guaranteed for the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ operating temperature range, is offered in the 18 pin molded DIP.

## DS8887 8-Digit Anode Driver

The DS8887 interfaces directly to MOS chips and operates from a -40 V to -80 V power supply.

The DS8887 can operate virtually any multiplex display system requiring more output performance from the MOS chip than is available (Figures 4, 6, 8 and 9). It has low input current and voltage swing requirements but can drive up to 16 mA , and exhibits -55 V minimum output breakdown voltage.

The DS8887 is available in the 18 -pin molded DIP package; and is guaranteed over the operating temperature range of $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.


FIGURE 8. Decoded Cathode Data AC Coupled From MOS Output


FIGURE 9. Decoded Cathode Data Direct Coupled From MOS Output

Applications

## DRIVING 7-SEGMENT LED DISPLAYS WITH NATIONAL SEMICONDUCTOR CIRCUITS

## INTRODUCTION

There are many different information display technologies available today, including liquid crystals, gas-discharge tubes, fluorescent tubes, incandescent lamps, and light emitting diodes (LEDs). Each technology has its own particular drive requirement. This note will focus on 7 segment LED display drive requirements and demonstrate that National Semiconductor has a full line of display drivers that meet the requirements for most any 7 -segment LED drive application.

## WHY ARE LED DRIVERS NEEDED?

The purpose of 7 -segment LED drivers is to act as an interface element between data input and the display. This interface is necessary when either the input data format or circuitry current capabilities do not allow direct connection between input and display. To satisfy these needs, National's 7 -segment LED drivers are divided into two basic categories.

1. Internally decoded (BCD to 7-segment)

DS5446A/DS7446A
DS5447A/DS7447A
DS5448/DS7448
DS7856/DS8856
DS8857
DS7858/DS8858
2. Non-decoding, direct drive (MOS to LED)

| DS75491 | DS8864 |
| :---: | :---: |
| DS75492 | DS8865 |
| DS8861 | DS8866 |
| DS8863 |  |
| Thus, National has circuits that will drive 7 -segment LEDs from either fully decoded circuits or from non-decoded outputs. |  |
| CONFIGUR <br> 7-SEGMEN | ons and construction of s |

LEDs are segregated into two groupings with regard to construction, see Figure 1.

Common anode displays are constructed on a common substrate which forms the anode of the diodes, while each of the seven cathodes are bonded out to separate pins. The second type, common cathode, has the cathode fabricated on a common substrate with the anodes bonded out to individual pins. Due to these radically different configurations, drive circuits are usually tailored in their design for one or the other type. Tailoring in this respect means either sinking current (active low) or sourcing current (active high) when referenced to segment drive. In addition, drive requirements are quite variable because of LED light intensity requirements as well as digit size


FIGURE 1. 7-Segment LED Construction


FIGURE 2. Multi-Digit 7-Segment LED


FIGURE 3. A Typical Multiplexing Scheme
and efficiency. Thus the system designer needs a degree of latitude not only with respect to the type of display used but also the drive current available.

7-segment LEDs can be purchased in either single or multi-digit display packages. Single digit displays have individual segment and common pins while multi-digits have paralleled segment pins and separate digit pins equal to the number of digits in the package, see Figure 2.

Multi-digit displays, due to their configuration, must be driven in a multiplex mode of drive, where segment drivers are time shared by all the digits. This is contrasted to the single digit displays which
may be driven in either the multiplex or the nonmultiplex (direct drive) mode. The nonmultiplex mode uses separate segment drivers for each digit of the display. Multiplex operation has a decided cost saving advantage over nonmultiplex operation especially when the number of digits being driven is large.

## MODES OF 7-SEGMENT LED DRIVE

In the multiplex mode of drive the LED digits in a multi-digit format are driven by a single set of segment drivers while each digit is selected by its own digit driver. Figure 3 shows the circuitry needed to implement a typical six digit multiplexed display.

Each digit is selected individually by enabling its digit driver whose control is determined by a counter or equivalent circuitry operating at some clock frequency. Strobed data, by way of the counter and multiplex circuitry, is then displayed on the selected digit by the single set of segment drivers. If the strobe rate is high enough, from about 250 to $1,000 \mathrm{~Hz}$ depending on external conditions, the display will appear flicker free to the human eye. The BCD-to-7-segment decoder converts $B C D$ data to the desired 7 -segment output format.

In the multiplex mode each digit has a reduced duty cycle and is operated at somewhat higher than average or typical dc operating current levels. The amount of current will be a function of the number of digits, duty cycle, and the type and efficiency of the display used. Since currents are higher than average so also will be the LED brightness due to the nearly linear brightness versus current curve for most LEDs. The human eye will detect the brightness peaks and through a partially integrating and peak detecting action will perceive a higher display brightness at some average current level in the multiplex mode than the same average current in the nonmultiplex (direct drive) mode. The result is that a multiplexed display will operate at a lower total power than the same display operated in the nonmultiplex mode with the same apparent brightness.

In the nonmultiplex mode of 7 -segment LED drive each digit has its own set of segment drivers thereby dropping the digit driver select requirement of multiplexed operation. In this case, the common digit pin may be tied to the highest potential if common anode or the lowest if common cathode. It is evident that in a nonmultiplexed display the driver package count would be high since each digit requires its own set of segment and possibly decoder drivers. If a large number of digits are used the segment driver package count would equal the number of digits while in the multiplex mode this count is equal to one. Granted, in the multiplex mode additional control circuitry is required. Consideration of the relative cost of this circuitry in comparison to the segment decoder driver circuitry in the nonmultiplex mode results, in general, in the fact that if the number of digits in the display equals or is more than four, total package count and/or cost is less in the multiplex mode of drive.

In most MOS circuits multiplex operation is ideal since the counter, multiplexer, and BCD to 7 segment decoders or equivalent circuitry can usually be incorporated on the same chip along with calculator, clock or other function. In this case the only external interface components required would be the digit and segment drivers since MOS circuits are generally unable to sink or source the higher current required for most multiplex operations.

In summary, LED driver requirements for multiplex or nonmultiplex drive operation require either segment, digit or BCD to 7 -segment drivers. Analysis of the particular system needs with regard to the number of digits and relative circuit costs should be the determining factor for multiplex or nonmultiplex operation. Circuit requirements for multiplex operation will in general require relatively high current capabilities.

## NATIONAL'S 7-SEGMENT LED DRIVERS

Table I lists the 7 -segment LED drivers available from National. Each circuits application is divided into groupings with respect to common anode or cathode, digit or segment, multiplex or nonmultiplex areas. Additionally, current capabilities are also specified for each product.

From the table it is evident that some of the circuits may be used in dual roles - both multiplex or nonmultiplex; common cathode or anode. In general, what will determine whether one drivers application is multiplex or nonmultiplex is that drivers current capability. The direction of current flow through the driver (source or sink) is the determining factor in dual application with regard to common anode or cathode.

Table II lists the operating temperature range and package types for the 7 -segment LED drivers.

In the following sections each circuit is described in greater detail and typical applications are given.

## BCD TO 7-SEGMENT DECODER DRIVERS

## DM5446A/DM7446A, DM5447A/DM7447A, DM5448/DM7448

This family of BCD to 7 -segment decoder drivers was designed for the most general possible display drive applications including display technologies other than LEDs. The difference between the circuits is in their output stage configurations. These differences will be discussed separately later.

The circuits convert the standard 4-bit BCD input to the popular 7 -segment output format. All input BCD codes above 9 are decoded into unique patterns that verify operation. The circuits are TTL-DTL compatible and operate off of a single 5.0 V supply.

Added features included in all circuits are a ripple blanking input pin as well as a lamp test pin for display turn on. In addition the blanking input/ ripple blanking output pin may be used to modulate display intensity.



FIGURE 4a. Output Stage

The following equation may be used to determine the appropriate value of $\mathbf{R}_{\mathbf{X}}$
(segment current limit resistor) for some LED current/segment (segment current limit resistor) for some LED current/segment $I_{S}(\mathrm{~mA})$.

$$
\begin{aligned}
& R_{X}=\frac{V_{C C}-0.3-V_{L E D}\left(@ I_{S}\right)}{I_{S}} k \Omega \\
& \left(I_{s} \leq 40 \mathrm{~mA}\right)
\end{aligned}
$$



FIGURE 4b. Output Stage

## DM5446A/DM7446A, DM5447A/DM7447A

These circuits feature active-low, open collector high current outputs (Figure 4a). Each output is capable of sinking up to 40 mA at a maximum internal drop of 0.4 V . This high current capability makes these circuits particularly well suited for driving the large NSN71 or equivalent type displays directly. The circuits are also applicable, with or without the use of external current limit resistors, to driving lower current displays in the multiplex mode of drive.

The DM5446A and DM7446A outputs are capable of withstanding 30 V at a maximum leakage of $250 \mu \mathrm{~A}$ over temperature. The DM5447A and DM7447A have a 15 V output capability at a maximum leakage over temperature of $250 \mu \mathrm{~A}$. This standoff voltage ability makes the circuits applicable for direct drive to indicator lamp type displays. Figure 5 shows a typical application of the circuits with LEDs.

Refer to Table II for the operating temperature range and package types for the DM5446A/ DM7446A and DM5447A/DM7447A.

## DM5̣448/DM7448

The DM5448/DM7448 has active high passive pull-up outputs (Figure 4b) with a TTL fanout of 4. The typical output source current is 2.0 mA at an output voltage of 0.85 V . Each output is capable of sinking 6.4 mA with a maximum internal drop of 0.4 V . Since the output current level is low the circuit can be used to drive low current common cathode displays operating in the nonmultiplex mode.

The major application of the DM5448/DM7448 is to drive logic circuits, operate high-voltage loads such as electroluminescent displays through buffer transistors or SCR switches, or high-current


FIGURE 6. Nonmultiplex Application of the DM7448
loads through buffer transistors. Figure 6 shows the DM7448 in a low current direct drive LED application.

The operating temperature range and package types for the DM5448/DM7448 are given in Table II.

## BCD TO 7-SEGMENT LED DRIVERS DS7856/DS8856, DS8857, DS7858/DS8858

This series of three circuits was designed to provide a wide range of current capabilities in driving common cathode 7 -segment LEDs operating in the multiplex or nonmultiplex mode. The circuits, discussed individually below, have output stages with varying source current capability designed for specific as well as general applications.

All circuits accept 4-bit BCD and decode this input to the desired 7 -segment output format for direct drive to LEDs. In addition, the circuits feature a lamp test pin for display turn-on check, ripple blanking-input pin and blanking input/ripple blanking output pin which may be used to modulate display intensity.

The three circuits are TTL-DTL compatible and provide full decoding of the 16 possible input combinations. All parts operate off of a single 5.0 V supply.

## DS7856/DS8856

The DS7856/DS8856 output stages, passivepullup (active high, Figure 4b), provide a typical
source current of 6.0 mA at an output-voltage of 1.7 V . This current level was designed for directly driving, without the use of external current limit resistors, the NSN74 or equivalent type displays in the nonmultiplex mode of operation.

Each output has a fan-out of 4 and is capable of sinking 6.4 mA with a maximum internal drop of 0.4 V making the circuit suitable for use with logic circuits. With the use of an external buffer transistor per output the circuit may be used to drive high current common anode LED displays as well as high voltage electroluminescent displays. Figure 7 shows a typical application of the DS8856.


FIGURE 7. Nonmultiplex Application of the DS8856

Operating temperature range and package types for the DS7856/DS8856 are given in Table II.

## DS8857

The output stages of the DS8857, active pull-up (active-high, Figure 4c), source a typical current


FIGURE 4c. Output Stage
of 50 mA at an output voltage of 2.3 V . The circuit was designed to be used with NSN74 or equivalent type displays operating in the multiplex mode of drive. With this high current capability the circuit can drive up to 16 such digits.

The applications of this circuit obviously are not limited to just the NSN74 type of display. Common cathode displays with high dc current requirements or lower multiplex current levels may be driven by this circuit with the use of an external current limit resistor per segment. A typical application of the DS8857 is given in Figure 8.

Table II gives the operating temperature range and package type for the DS8857.

## DS7858/DS8858

The DS7858/DS8858 output stages are active pull-up (active-high, Figure 4d) like those of the


FIGURE 4d. Output Stage

DS8857. The output stages are exactly the same as the DS8857 except that the internal current limit resistor per output has been removed. External current limit resistors must then be used. This allows the circuit to be customized for a particular common cathode multiplex or nonmultiplex application. Each output stage, through its own external resistor, can be programmed to some current from 50 mA down to 0 mA . Care must be taken in not shorting the outputs to ground because of the excessive current flow that would result from the Darlington upper stage. See Figure 9 for a typical application of the DS8858.


For multiplex or nonmultiplex applications where an external current limit resistor per segment is required, see the output current vs voltage curve for the DS8857 and use the equation given in Figure 9 to calculator the resistor value.


FIGURE 8. DS8857 Typical Multiplexing Scheme

Maximum output source current per segment for the DS7858/DS8858 is 50 mA . Operating temperature range and package types are given in Table II.

Special care must be taken in the use of the DS7858 ceramic and the DS8858 plastic DIP's. with regard to not exceeding the maximum operating junction temperature of the devices. The maximum junction temperature of the DS7858J is $150^{\circ} \mathrm{C}$ and must be derated based on a thermal resistance of $80^{\circ} \mathrm{C} /$ Watt, junction to ambient. The maximum junction temperature for the DS8858N is $150^{\circ} \mathrm{C}$ and must be derated based on a thermal resistance of $140^{\circ} \mathrm{C} /$ Watt, junction to ambient.

DS75491, DS8861 MOS TO LED SEGMENT DRIVERS

The DS75491 and DS8861 were designed for MOS calculator applications. Both circuits feature

low input current, 3.3 mA maximum at 10 V input, making them suitable for direct drive from MOS circuits. The circuits are used to drive the paralleled segments in multi-digit displays. Since both circuits feature accessable collectors and emitters they may be used as either common cathode or anode segment drivers. They feature a source or sink current capability of up to 50 mA with a maximum collector to emitter drop of 1.5 V over the operating temperature range. In addition, each output is specified to have a maximum leakage of $100 \mu \mathrm{~A}$ at an output voltage of 10 V over temperature. Both circuits operate from a single supply that can have a maximum voltage of 10 V .

## DS75491 FOUR SEGMENT DRIVER

The DS75491 is a four-segment driver whose main application is with multi-digit LEDs operating in the multiplex mode of drive. Each package contains four separate segment drivers, each driver

vs Voltage

To find the appropriate value of the segment current limit resistor $R_{x}$ the following
equation should he used.

$$
\begin{aligned}
& R_{\mathrm{x}}=\frac{V_{\text {out }}-V_{D}}{I_{\mathrm{S}}} \\
& \text { where: } \\
& I_{\mathrm{S}}=\text { Seyment current }
\end{aligned}
$$

$$
V_{D}=L E D \text { diode drop at current } I_{s}
$$

$$
V_{\text {out }}=\text { DS8858 output voltage at current } I_{s} \text { (see graph) }
$$

Example:

$$
I_{\mathrm{s}}=5.0 \mathrm{~mA}
$$

$$
V_{D}=1.7 \mathrm{~V}(\mathrm{AT} 5.0 \mathrm{~mA})
$$

$$
\text { From graph }\left(V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)
$$

$$
V_{\text {OUT }}=3.53 \mathrm{~V}(\mathrm{AT} 5.0 \mathrm{~mA})
$$

$$
R_{x}=\frac{3.53 \mathrm{v}-1.7 \mathrm{v}}{5.0 \mathrm{~mA}}
$$

$$
\mathrm{R}_{\mathrm{x}}=36052
$$

$$
\begin{aligned}
& \text { The same equation may be used when either the DS7858 or the DS8858 are operating } \\
& \text { in the uutipotex mode of drive. If the atditional voltage drop due to the digit driver is } \\
& \text { taken into consideration, the new equation would have the following form: }
\end{aligned}
$$

$$
R_{X}=\frac{V_{O U T}-v_{D}-V_{D R}}{I_{s}}
$$

$$
V_{O R}=\text { Digit driver drop at current } I_{s}
$$

FIGURE 9. DS8858 Applications
with free collector and emitter points, see Figure 4 e .


FIGURE 4e. Circuit Schematic

In the multiplex mode of drive, a six digit calculator needs only two DS75491's to drive the segments in the display, see Figure 10. The total of eight segment drivers allows drive to each of the individual seven segments plus logic control for the decimal point. Figure 11 shows the DS75491 used in an 8 digit calculator application.

Table II lists the package type and temperature range of the DS75491.

## DM8861 FIVE SEGMENT DRIVER

The DS8861 is a five segment driver which like the DS75491 is used with multi-digit LEDs operating in the multiplex mode of drive. Each package contains five separate drivers, each driver with free collector and emitter points, Figure 4 e.

A typical application of the DS8861 is given in Figure 11 where the DS8861 is combined with the DS75491 to provide a total of nine independent sources of LED segment current from an MOS calculator. This allows control of the 7 segments plus decimal point and minus sign. This combination of circuits is not solely applicable to just the 8 digit calculator configuration shown but can be used with a display having as many digits as desired as long as the multiplexed segment current requirement does not exceed 50 mA .

As with the DS75491, the DS8861 is also applicable to use with common anode displays as well as common cathode since each driver has its collector bonded out to a separate pin.


FIGURE 10. 6-Digit Calculator

Refer to Table II for operating temperature range and package type for the DS8861.

DS75492, DS8863 MOS TO LED DIGIT DRIVERS

The DS75492 and DS8863 are digit drivers designed to drive multi-digit common cathode LEDs directly from MOS circuits. Since digit currents are quite high in multiplex operation MOS circuits usually cannot sink the required digit select current, therefore these circuits provide the required current buffering. The two circuits have different current handling capability as well as different numbers of drivers per package, each will be discussed individually later.

The circuits are totally compatible for use with both the DS75491 and the DS8861. The most common usage of the circuits is in MOS calculator applications where the DS75491 or the DS8861 source the segment current and either the DS75492 or the DS8863 sink the digit current.

## DS75492 SIX DIGIT DRIVER

The DS75492 is a six digit LED driver designed to be used with common cathode multi-digit
displays operating in the multiplex mode of drive.
The circuit features six high gain Darlington connected transistors, with collectors open and emitters tied to ground (Figure 4f), capable of


FIGURE 4f. Circuit Schematic
sinking up to 250 mA with a maximum collector to ground drop of 1.5 V over the operating temperature range. Low input current of 3.3 mA maximum at 10 V makes the drivers suitable for direct connection to MOS circuits. Output leakage is $200 \mu \mathrm{~A}$ maximum at 10 V over temperature. Maximum $\mathrm{V}_{\mathrm{cc}}$ is 10 V .


FIGURE 11. 8-Digit Calculator

In Figure 10 the DS75492 is shown along with the DS75491 in a typical six digit calculator application. Since the calculator circuit shown is operated in the multiplex mode of drive only one DS75492 is required, replacing at least six transistors and resistors for the equivalent discrete circuit.

The operating temperature range and package type for the DS75492 is given in Table II.

## DS8863 EIGHT DIGIT DRIVER

The DS8863 is an eight digit LED driver designed to be used in conjunction with either the DS75491 and/or the DS8861 in driving eight common cathode LED digits operating in the multiplex mode of drive.

This circuit features eight separate high gain Darlington connected transistor circuits, see Figure 4f. Each Darlington transistor pair is capable of sinking 500 mA with a maximum collector to ground drop of 1.6 V . Each collector can withstand

10 V at a maximum leakage of $250 \mu \mathrm{~A}$ in the off state. Maximum input current is 2.0 mA at 10 V , making the circuit particularly well suited for direct drive from MOS circuits.

Figure 11 shows the DS8863 used in a typical 8 -digit calculator application. The important feature of the DS8863 is the very high sink current capability. This allows multiplex operation of large digits or large numbers of digits without the use of discrete high current transistors.

Another application of the DS8863 is shown in Figure 12. In this case the DS8863 is used along with the MM5314 series digital clock circuits in the implementation of a 6 -digit clock display. Here the DS8863 is used as a segment driver for a common anode display. The use of the DS8863 in this manner replaces a total of 14 resistors and 7 transistors.

The DS8863 uses a single supply with a maximum voltage of 10 V . Table II specifies the operating temperature range and package type for the DS8863.

$\mathbf{R}_{\mathrm{X}}=\mathbf{2 0 0}$, variable depending on desired display brightness

FIGURE 12. Digital Clock Using DS8863

## DS8864, DS8865, DS8866 MOS TO LED DIGIT DRIVERS

The DS8864, DS8865, and DS8866 were designed to drive common cathode nine, eight, and seven digit displays respectively. The applications of these drivers are similar to those of the DS75492 and DS8863 except that operating current levels are lower.

All circuits feature maximum input current of 2.0 mA at a voltage of 6.5 V . Output sink capability is 50 mA at a maximum collector to ground drop of 1.5 V . Output leakage is $40 \mu \mathrm{~A}$ (max) at an output voltage of 6.0 V . All circuits operate from a supply that can vary from 5.0 V to 9.5 V .

## DS8864 NINE DIGIT DRIVER

The DS8864 is a nine digit common cathode LED driver. Each package contains nine separate digit drivers. The circuit also features a "low battery" indicator driver which will light a decimal point whenever a 9.0 V battery drops below 6.5 V typical.

Figure 13 shows the DS8864 in a typical calculator drive application. The operating temperature range
and package type for the DS8864 is given in Table II.

## DS8865 EIGHT DIGIT DRIVER

The DS8865 is, an eight digit common cathode LED driver. Eight separate drivers are contained within each package. As with the DS8864 and DS8866, the DS8865 can also be used as a segment driver for common anode displays in the multiplex or nonmultiplex mode as long as the segment current does not exceed 50 mA and is current limited with external resistors.

Table II gives the operating temperature range and package type for the DS8865.

## DS8866 SEVEN DIGIT DRIVER

The DS8866 is a seven digit common cathode LED driver. Each package contains seven separate digit drivers. Logic is also provided for a "low battery" indicator which will detect a 9.0 V battery drop to below 6.5 V typical and drive a decimal point.

Table II lists the package type and temperature range of the DS8866.


FIGURE 13. A Typical Application of the DS8864, Showing a Complete 8-Digit, 5 Function Calculator with Memory.

NATIONAL

## TRANSMISSION LINE CHARACTERISTICS

## INTRODUCTION

Digital systems generally require the transmission of digital signals to and from other elements of the system. The component wavelengths of the digital signals will usually be shorter than the electrical length of the cable used to connect the subsystems together and, therefore, the cables should be treated as a transmissions line. In addition, the digital signal is usually exposed to hostile electrical noise source which will require more noise immunity then required in the individual subsystems environment.

The requirements for transmission line techniques and noise immunity are recognized by the designers of subsystems and systems, but the solution used vary considerably. Two widely used example methods of the solution are shown in Figure 1. The two methods


FIGURE 1.
illustrated use unbalanced and balanced circuit techniques. This application note will delineate the characteristics of digital signals in transmission lines and characteristics of the line that effect the quality, and will compare the unbalanced and balanced circuits perfor mance in digital systems.

NOISE
The cables used to transmit digital signals external to a subsystem and in route between the subsystem, are exposed to external electromagnetic noise caused by
switching transients from actuating devices of neighboring control systems. Also external to a specific subsystem, another subsystem may have a ground problem which will induce noise on the system, as indicated in Figure 2


Induced noise along cable route
Ground problems in associated equipment
FIGURE 2. External Noise Sources
The signals in adjacent wires inside a cable may induce electromagnetic noise on other wires in the cable. The induced electromagnetic noise is worse when a line terminated at one end of the cable is near to a driver at the same end, as shown in Figure 3. Some noise may be


8
FIGURE 3. Internal Noise Sources
induced from relay circuits which have very large transient voltage swings compared to the digital signals in the same cable. Another source of induced noise is current in the common ground wire or wires in the cable.

## DISTORTION

The objective is the transmission and recovery of digital intelligence between subsystems, and to this end, the characteristics of the data recovered must resemble the data transmitted. In Figure 4 there is a difference in the pulse width of the data and timing signal transmitted, and the corresponding signal received. In addition there is a further difference in the signal when the data is "AND"ed with the timing signal. The distortion of the signal occurred in the transmission line and in the line driver and receiver.


FIGURE 4. Effect of Distortion

A primary cause of distortion is the effect the transmission line has on the rise time of the transmitted data. Figure 5 shows what happens to a voltage step from the driver as it travels down the line. The rise time of the signal increases as the signal travels down the line. This effect will tend to affect the timing of the recovered signal.


FIGURE 5. Signal Response at Receiver


FIGURE 6. Signal Rise Time

The rise time in a transmission line is not an exponential function but a complementary error function. The high frequency components of the step input are attenuated and delayed more than the low frequency components. This attenuation is inversely proportional to the frequency. Notice in Figure 6 particularly that the signal takes much longer to reach its final dc value. This effect is more significant for fast risetimes.

The Duty Cycle of the transmitted signal also causes distortion. The effect is related to the signal rise time as shown in Figure 7. The signal doesn't reach one logic level before the signal changes to another level. If the signal has a $1 / 2$ ( $50 \%$ ) Duty Cycle and the threshold of the receiver is halfway between the logic levels, the distortion is small. But if the Duty Cycle is $1 / 8$ as shown in the second case the signal is considerably distorted. In some cases, the signal may not reach the receiver threshold at all.


FIGURE 7. Signal Distortion Due to Duty Cycle
In the previous example, it was assumed that the threshold of the receiver was halfway between the ONE and ZERO logic levels. If the receiver threshold isn't halfway the receiver will contribute to the distortion of the recovered signal. As shown in Figure 8, the pulse time is lengthened or shortened, depending on the polarity of the signal at the receiver. This is due to the offset of the receiver threshold.


FIGURE 8. Slicing Level Distortion

## UNBALANCED METHOD

Another source of distortion is caused by the IR losses in the wire. Figure 9 shows the IR losses that occur in a thousánd feet of no. 22 AWG wire. Notice in this
example that the losses reduce the signal below the threshold of the receiver in the unbalanced method. Also that part of the IR drop in the ground wire is common to other circuits-this ground signal will appear as a source of noise to the other unbalanced line receivers in the system.


FIGURE 9. Unbalanced Method
Transmission lines don't necessarily have to be perfectly terminated at both ends, (as will be shown later) but the termination used in the unbalanced method will cause additional distortion. Figure 10 shows the signal on the transmission line at the driver and at the receiver. In this case the receiver was terminated in $120 \Omega$, but the characteristic impedance of the line is much less. Notice that the wave forms have significant steps due to the incorrect termination of the line. The signal is subject to misinterpretation by the line receiver during the period of this signal transient because of the distortion caused by Duty Cycle and attenuation. In addition, the noise margin of the signal is reduced.


The signal waveforms on the transmission line can be estimated before hand by a reflection diagram. Figure 11 shows the reflection diagram of the rise time wave forms. The voltage versus current plot on left is used to predict the transient rise time of the signal shown on the right. The initial condition on the transmission line is an IR drop across the line termination. The first transient on the line traverses from this initial point to zero current. The path it follows corresponds to the characteristic impedance of the line. The second transient on the diagram is at the line termination. As shown, the signal reflects back and forth until it reaches its final dc value.

Figure 12 shows the reflection diagram of the fall time. Again the signal reflects back and forth between the line
termination until it reaches its final dc value. In both the rise and fall time diagrams, there are transient voltage. and current signals that subtract from the particular signal and add to the system noise.


FIGURE 11. Line Reflection Diagram of Rise Time


FIGURE 12. Line Reflection Diagram of Fall Time

## BALANCED METHOD

In the balanced method shown in Figure 13, the transient voltages and currents on the line are equal and


The ground loop current is much less than signal current
FIGURE 13. Cross Talk of Signals
opposite and cancel each others noise. Also unlike the unbalanced method, they generate very little ground noise. As a result, the balanced circuit doesn't contribute to the noise pollution of its environment.

The circuit used for a line receiver in the balanced method is a differential amplifier. Figure 14 shows a noise transient induced equally on line $A$ and line $B$ from line C. Because the signals on line $A$ and $B$ are equal, the signals are ignored by the differential line receiver.

Likewise for the same reason, the differential signals on line A\&B from the driver will not induce transients on line C. Thus, the balanced method doesn't generate noise and also isn't susceptible to noise. On the other hand the unbalanced method is more sensitive to noise and also generates more noise.


FIGURE 14. Cross Talk of Signals
The characteristic impedance of the unbalanced transmission line is less than the impedance of the balanced transmission line. In the unbalanced method there is more capacitance and less inductance than in the balanced method. In the balance method the Reactance to adjacent wires is almost cancelled (see Figure 15). As a result a transmission line may have a $60 \Omega$ unbalanced impedance and a $90 \Omega$ balanced impedance. This means that the unbalanced method, which is more susceptible to IR drop, must use a smaller value termination, which will further increase the IR drop in the line.


FIGURE 15. $\mathbf{Z}_{O}$ Unbalanced $<Z_{O}$ Balanced
The impedance measurement of an unbalance and balance line must be made differently. The balanced impedance must be measured with a balanced signal. If there is any unbalance in the signal on the balanced line, there will be
an unbalance reflection at the terminator. Therefore, the lines should also be terminated for unbalanced signals. Figure 16 shows the perfect termination configuration of a balänced transmission line. This termination method is primarily required for accurate impedance measurements.


FIGURE 16. Impedance Measurement
The unbalanced method circuit used in this application note up to this point is the unbalanced circuit shown in Figure 1. The termination of its transmission line was greater than the characteristic impedance of the unbalanced line and the circuit had considerable threshold offset. The measured performance of the unbalanced circuit wasn't comparable to the balanced method. Therefore, for the following comparison of unbalanced and balanced circuits, an improved termination shown in Figure 17 will be used. This circuit terminates the line in $60 \Omega$ and minimized the receiver threshold offset.


FIGURE 17. Improved Unbalanced Method
A plot of the Absolute Maximum Data Rate versus cable type is shown in Figure 18. The graph shows the different performances of the DS7820A line receiver and


FIGURE 18. Data Rate vs Cable Type


FIGURE 19. Data Rate vs Duty Cycle


FIGURE 20. Data Rate vs Line Termination


FIGURE 21. Data Rate vs Distortion of DS75452, DM7400
the DS7830 line driver circuits with a worse case $1 / 8$ Duty Cycle in no. 22 AWG stranded wire cables. In a single twisted pair cable there is less reactance than in a cable having nine twisted pairs and in turn this cable has less reactance than shielded pairs. The line length is reduced in proportion to the increased line attenuation which is proportional to the line reactance. The plot shows that the reactance and attenuation has a significant effect on the cable length. Absolute Maximum Data Rate is defined as the Data Rate at which the output of the line receiver is starting to be degraded. The roll off of the performance above 20 mega baud is due to the circuit switching response limitation.

Figure 19 shows the reduction in Data Rate caused by Duty Cycle. It can be observed that the Absolute Maximum Duty Rate of $1 / 8$ Duty Cycle is less than $1 / 2$ Duty Cycle. The following performance curves will use $1 / 8$ Duty Cycle since it is the worst case.

Absolute Maximum Duty Rate versus the Line Termination Resistance for two different lengths of cable is shown in Figure 20. It can be seen from the figure that the termination doesn't have to be perfect in the case of balanced circuits. It is better to have a termination resistor to minimize the extra transient signal reflecting between the ends of the line. The reason the Data Rate increases with increased Termination Resistance is that there is less IR drop in the cable.

The graphs in Figure 21 shows the Data Rate versus the Line Length for various percentage of timing distortion using the unbalanced DS75452 and DM7400 circuits shown in Figure 17. The definition of Timing Distortion


FIGURE 22. Data Rate vs Distortion of DS7820A, DS7830
is the percentage difference in the pulse width of the data sent versus the data received.

Data Rate versus the Line Length for various percentage of timing distortion using the balanced DS7820A and DS7830 circuit is shown in Figure 22. The distortion of this method is improved over the unbalanced method, as was previously theorized.

The Absolute Maximum Data Rate versus Line Lengths shown in the previous two figures didn't include any induced signal noise. Figure 23 shows the test configuration of the unbalanced circuits which was used to


FIGURE 23. Signal Cross Talk Experiment Using DS75452, DM7400
measure near end cross talk noise. In this configuration there are eight line drivers and one receiver at one end of the cable. The performance of the receiver measured in the presence of the driver noise is shown in Figure 24.

Figure 24 shows the Absolute Maximum Duty Rate of the unbalanced method versus line length and versus the number of line drivers corresponding to the test configuration delineated in Figure 23. In the noise measurement set-up there was a ground return for each signal wire. If there is only one ground return in the cable the performance is worse. The graph shows that the effective line length is drastically reduced as additional Near End Drivers are added. When this performance is compounded by timing distortion the performance is further reduced.


FIGURE 24. Data Rate vs Signal Cross Talk of DS75452, DM7400

Figure 25 shows the test configuration of the balanced circuit used to generate worst case Near End cross talk

figure 25. Signal Cross Talk Experiment Using DS7830, DS7820A
noise similar to the unbalance performance shown in the previous figure. Unlike the unbalanced case, there was no measurable degradation of the circuits Data Rate or distortion.

## CONCLUSION

National has a full line of both Balanced and Unbalanced Line Drivers and Receivers. Both circuit types work well when used within their limitations. This application note shows that the balanced method is perferable for long lines in noisy electrical evironments. On the other hand the unbalanced circuit works perfectly well with shorter lines and reduced data rates. It should be kept in mind that when you are spending $\$ 500,000$ for a CPU and $\$ 75,000$ for peripherals, it pays to investigate the best way to transmit data between them.

## DEFINITION OF BAUD RATE



The data in this note was plotted versus Baud Rate. The minimum unit interval reflected the worse case conditions and also normalized the diagrams so that the diagrams were independent of duty cycle. If the duty cycle is $50 \%$ then the Baud Rate is twice the Bit Rate.

## REFERENCES

IC's for Digital Data Transmission , Widlar and Kubinec, National Semiconductor Application Note AN-22.

Data Bus and Differential Line Drivers and Receivers, Richard Percival, National Semiconductor Application Note AN-83.

RADC TR73-309, Experimental Analysis of the Transmission of Digital Signals over Twisted Pair Cable, Hendrickson and Evanowski, Digital Communication Section Communications and Navigation Division, Rome Air Development Center, Griffis Air Force Base, New York.

Fast Pulse Techniques, Thad Dreher, E-H Research Laboratories, Inc., The Electronic Engineer, Aug. 1969.

Transient Analysis of Coaxial Cables, Considering Skin Effects, Wigingtom and Nahmaj, Proceedings of the IRE, Feb. 1957.

Reflection and Crosstalk in Logic, Circuit Interconnections, John DeFalco, Honeywell, Inc., IEEE Spectrum, July 1970.

## DRIVER UPDATE-NEW DRIVERS FOR LED DISPLAYS

## INTRODUCTION

Many new LED drivers have been introduced in the past year. This application note picks up where AN-99 left off and expands into recent developments in LED displays. If the particular display requirements are known, inspection of Table I will narrow down the selection of drivers to the most appropriate few, or the one that will do the job. Reading the description provided in this note, or on the data sheet for a particular driver should help complete the design project. If more information on drivers in general is desired, then read on. Since this is an application note, as many circuit applications as possible for each driver are included.

## GENERAL CONSIDERATIONS

To multiplex or not to multiplex is an important consideration. Some of the reasoning and arguments, pro and con, are covered very well in AN-99 and reading of that application note is recommended. An important factor affecting display operation is that most multi-digit displays presently available are interconnected for multiplexing only, removing any choice by the systems designer.

The mathematics of multiplexing is fairly straightforward. The drive requirement for most LED displays is stated in the form of an average segment current. Peak segment current-the current a driver has to supply-is derived by dividing the average segment current by the duty cycle. For instance, it may be desirable to drive a 9 -digit LED display, like National's NSA1298, with an average segment current of 0.7 mA . If the duty cycle were $10 \%$, derived by driving the 9 digits for equal periods plus a $10 \%$ of period interdigit blanking time, then the peak segment current would be $7 \mathrm{~mA}(0.7 \mathrm{~mA}$ $\div 10 \%$ ). Digit current is then the peak segment current multiplied by the number of segments that are "ON." Including the decimal point, the maximum digit current would be 56 mA ( $7 \mathrm{~mA} \times 8$ segments). In addition to this rather simple example, the designer needs to account for the specified variation in segment currents due to resistor tolerance, etc. and its effect on the digit driver specification. However, the example serves to show the basic mathematics involved.

## CATEGORIZING DRIVERS

Drivers may be categorized by various functions and conditions. Some of these are:
a) Segment drivers or digit drivers
b) Anode drivers or cathode drivers
c) MOS compatible or TTL compatible inputs
d) Inverting or non-inverting outputs
e) Decoded or straight through drivers
f) Number of outputs
g) Current handling capability
h) Design supply voltage, particularly if an integral low battery indicator is included

The design guide in Table I should help in locating devices in most of these categories.

## FEATURES

There are many features available on the newer segment and digit drivers which help make the overall cost of production lower or make the end product more appealing or both.

One of these features is pinout. The newer segment and digit drivers have all the inputs grouped together and all the outputs grouped together, usually on opposite sides of the package. This vastly simplifies circuit board layout often eliminating costly jumper wires and very tight circuit board traces that lead to troublesome solder bridging.

Another feature is that some of the newer segment drivers incorporate the current setting resistors internally, saving the cost of purchasing, stocking, forming, inserting and board layout for discrete resistors.

On many of the newer digit drivers, a new feature is the self-contained low battery indicator. These indicators are generally set for 9 V battery systems or 6 V ( 4 -cell) or $41 / 2 \mathrm{~V}$ (3-cell) battery systems. They are an appealing sales feature that warns the purchaser when to recharge the batteries (if ni-cads) or replace them if they are throw-aways.

TABLE $I$.
Refer to LED Driver Guide in Front of Catalog

| National Part Number | Status | Output <br> Current (Note 1) Min (mA) | $\begin{gathered} \hline \text { Off-State } \\ \text { Output } \\ \text { Voltage } \\ \text { Max } \\ \text { (V) } \end{gathered}$ | Package Size inumber of Pins) | Number of Drivers | Decoded | Inverting | NonInverting | Driver |  | Driver |  | ForCommon Anode | $\begin{array}{\|c\|} \text { For } \\ \text { Common } \\ \text { Cathode } \end{array}$ | mos Inputs | TTL Inputs | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | Anode | Cathode | Digit | Segment |  |  |  |  |  |
| DM7446A | Production | 40 | 30 | 16 | 7 | X |  |  |  | $x$ |  | x | X |  |  | $x$ |  |
| DM7447A | Production | 40 | 15 | 16 | 7 | x |  |  |  | $\times$ |  | x | x |  |  | x |  |
| DM7448 | Production | -2 | NA | 16 | 7 | X |  |  |  | ${ }^{\dagger}{ }^{\dagger}$ |  | $x$ | ${ }^{\dagger}{ }^{\dagger}$ |  |  | x | ${ }^{\dagger}$ Through External Transistor |
| DS8646 | Development | 84 | 5 | Dice | 6 |  | $x$ |  |  | $\times$ | x |  |  | $x$ | $x$ |  | For CMOS Watch Circuits |
| DS8647 | Development | -7 | -4 | Dice | 9 |  | x |  | x |  |  | $x$ |  | $x$ | $x$ |  | For CMOS Watch Circuits |
| DS8648 | Development | -7 | -4 | Dice | 9 |  |  | X | X |  |  | X |  | X | X |  | For CMOS Watch Circuits |
| DS8650 | Production | 50 | 5 | Dice | 4 |  | $x$ |  |  | x | x |  |  | x | $\times$ |  | For CMOS Watch Circuits |
| DS8651 | Production | -5 | -4 | Dice | 7 |  | $x$ |  | $x$ |  |  | $x$ |  | x | $x$ |  | For CMOS Watch Circuits |
| DS8658 | Production | 84 | 5 | Dice | 4 |  | x |  |  | $x$ | $x$ |  |  | $\times$ | $x$ |  | For CMOS Watch Circuits |
| DS8659 | Production | -7 | -4 | Dice | 7 | - | $x$ |  | x |  |  | $\times$ |  | $\underline{x}$ | $x$ |  | For CMOS Watch Circuits |
| DS8844 | Production | 50 | 10 | 16 | 7 |  | X |  |  | X | $\overline{\text { x }}$ |  |  | X | X |  |  |
| DS8855 | Production | 50 | 10 | 22 | 9 |  | $\times$ |  |  | $\times$ | $\times$ |  |  | $\times$ | x |  |  |
| DS8856 | Production | ${ }_{-6} \quad$ max | 5.5 | 16 | 7 | $x$ |  |  |  | ${ }^{+}$ |  | $x$ | $x^{\dagger}$ |  |  | ${ }^{x}$ | ${ }^{\dagger}$ Through External Transistor |
| DS8857 | Production | -50 - max | 5.5 | 16 | 7 | $\times$ |  |  | $\times$ |  |  | $x$ | ; | $x$ |  | x |  |
| DS8858 | Production. | -50 max | 5.5 | 16 | 7 | $\times$ |  |  | $\times$ |  |  | $\underline{x}$ |  | $x$ |  | $x$ |  |
| DS8859 | Production | 0-40 | 5.5 | 16 | 6 |  | $x$ |  |  | $\times$ |  | X | X |  |  | X | Lamp Driver With Latch |
| DS8861 | Production | $\pm 50$ | 10 | 18 | 5 |  | ${ }^{*}$ | x | x | x* | ${ }^{*}$ | X |  | $x$ | $x$ |  | *With Emitter Grounded |
| DS8863 | Production | 500 | 10 | 18 | 8 |  | X |  |  | $\times$ | x |  |  | x | x |  |  |
| DS8864 | Production | 50 | 10 | 22 | 9 |  | $x$ |  |  | $\times$ | x |  |  | x | x |  | For 9V Battery With Low Battery |
| DS8865 | Production | 50 | 10 | 18 | 8 |  | $x$ |  |  | $x$ | $x$ |  |  | $x$ | $x$ |  |  |
| DS8866 | Production | 18 | 10 | 18 | 7 |  | X |  |  | X | X |  |  | X | X |  | For 9V Battery With Low Battery |
| DS8867 | Production | -10 | 8 | 18 | 8 |  |  | $x$ | x |  |  | $x$ |  | x | $x$ |  | Preset lout |
| DS8868 | Production | 110 | 5 | 18 | 12 | x |  |  |  | $x$ | $x$ |  |  | $x$ | $x$ |  | For 4.5V Battery With Low Battery |
| DS8869 | Production | 0-40 | 5.5 | 16 | 6 |  |  | $x$ |  | $x$ |  | x | $x$ |  |  | x | Lamp Driver With Latch |
| DS8870 | Production | 350 | 10 | 14 | 6 |  | $x$ |  |  | x | $x$ |  |  | $x$ | $x$ |  |  |
| DS8871 | Production | 50 | 10 | 18 | 8 |  | X |  |  | $x$ | x |  |  | X | $x$ |  |  |
| DS8872 | Production | 50 | 10 | 22 | 9 |  | $\times$ |  |  | x | $\times$ |  |  | $x$ | x |  |  |
| DS8873 | Production | 50 | 10 | 22 | 9 |  | $\times$ |  |  | $x$ | $x$ |  |  | $x$ | $x$ |  | For 9V Battery With Low Battery |
| DS8874 | Development | 50 | 10 | 14 | 9 | $x$ |  |  |  | $\times$ | $\times$ |  |  | x | x |  | For 9V Battery; Shift Input |
| DS8876 | Development | 50 | 10 | 14 | 9 | x |  |  |  | x | x |  |  | X | x |  | For 6V Battery; Shift Input |
| DS8877 | Production | 40 | 10 | 14 | 6 |  | X |  |  | $\times$ | $\times$ |  |  | X | x |  | DS75492 Pin Out |
| DS8879 | Development | 50 | 10 | 14 | 9 | x | . |  |  | x | $\times$ |  |  | X | $x$ |  | For 4.5V Battery; Shift Input |
| DS8895 | Production | -14 | 10 | 16 | 4 |  |  | $x$ | x |  |  | $x$ |  | $x$ | x |  | Internal Set lout |
| DS8973 | Development | 100 | 10 | 22 | 9 |  | $x$ |  |  | ${ }^{x}$ | x |  |  | x | $x$ |  | For 4.5V Battery With Low Battery |
| DS8974 | Development | 100 | 10 | 22 | 9 |  | $x$ |  |  | $x$ | $x$ |  |  | X | $x$ |  | For 6V Battery With Low Battery |
| DS8976 | Development | 100 | 10 | 22 | 9 |  | X |  |  | X | $\underline{x}$ |  |  | X | X |  | For 9V Battery With Low Battery |
| DS75491 | Production .. | $\pm 50$ | 10 | 14. | 4 |  | ${ }^{*}{ }^{*}$ | $x$ | ${ }^{\prime}$ | X* | ** | $x$ |  | x | $x$ |  | *With Emitter Grounded |
| DS75492 | Production | 250 | 10 | 14 | 6 |  | $\times$ |  |  | x | $x$ |  |  | $x$ | $\times$ |  |  |
| DS75493 | Production | -30. | 10 | 16 | 4 |  |  | x | x |  |  | $x$ |  | x | $\times$ |  | Iout Set By Rext |
| DS75494 | Production | 180 | 10 | 16 | 6 |  | $x$ |  |  | x | $\times$ |  |  | x | x |  |  |

Note 1; Positive current is into the device (sinking).

## Watch Circuits Using LED's

Two new drivers designed to drive LED displays in watches are the DS8658 and DS8659. The DS8658 is a 4 -digit driver which is basically 4 NPN transistors on a chip with their emitters tied together. The 4 bases are brought out on one side of the chip and the 4 collectors on the opposite side to make assembly easier. The DS8659 is a constant current segment driver designed to supply $10 \pm 3 \mathrm{~mA}$. To accomplish this with only a 2.4-2.7V battery, the circuit uses a PNP current mirror driven by a PNP emitter-follower. This is believed to be the first all PNP integrated circuit in large scale production. Figure 1 shows a typical watch circuit using these drivers. If, for reasons of battery life or for a smaller


FIGURE 1. Typical Watch Circuit
ladies type watch, a smaller display is used, then lower segment currents can be generated. The watch circuit in Figure 2 shows just such a circuit. The DS8651 will supply $6.5 \pm 1.5 \mathrm{~mA}$ per segment.

The NSC0175 are 75\% the height of the NSC0101 used in Figure 1 and can be spaced closer together. An even smaller, brighter display can be made using the NSC0155 which are $55 \%$ the height of the NSCO101.

If the CMOS watch chip is designed to drive non-inverting segment drivers, then the DS8649 8 -segment driver can be used. The output current of the DS8649 has a much higher battery voltage dependence than the DS8651 or DS8659, but is more efficient since all display driver current goes through the display. Figure 3 shows how the DS8649 would be connected in a watch circuit. With a fresh set of batteries, the DS8649 delivers typically $10-12 \mathrm{~mA}$ per segment, dropping to 5 mA typically at $1 / 2$ battery life.

As might be expected, digital watches are being designed with more and more features. One of these features includes the provision for an alpha-numeric representation for day of the week. This requires a 9 -segment driver, such as the DS8647 (inverting) or DS8648 (non-inverting). Also some designs show a third pair of digits to show seconds or date at the same time hours and minutes are being displayed. For these applications, a 6 -digit driver such as the DS8646 (inverting) can be used. An example of the application of these circuits is shown in Figure 4.


FIGURE 2. Low Power Watch Circuit


FIGURE 3. Watch Circuit Using DS8649


FIGURE 4. Alpha-Numeric Date Watch

## Clock Applications of LED Drivers

Clocks are generally viewed at some distance, and therefore require larger displays. Larger displays in turn require higher operating segment currents. Figure 5 shows a typical clock circuit-in this case a clock for automobiles. In this circuit, the segment currents are set to approximately 45 mA by the 4 resistors connected to each DS75491. The DS8870 hex digit driver will sink the 360 mA maximum digit current.

Clocks for home use don't require the high degree of light output that an auto clock requires. For these applications it becomes more cost-effective to use two DS8867's in parallel to produce a typical segment current of 28 mA . The digit driver in this case can be a DS75492 and each digit driver will sink typically 208 mA with a figure 8 displayed and the colon displayed. This application is illustrated in Figure 6.

If a high brightness, large display is desired, then the application shown in Figure 7 can be used. In this circuit, 2 -segment drivers rated at 50 mA each are paralleled to supply 100 mA of segment current to the large 0.6 inch NSN64R display. The digit drivers are also paralleled to sink the required 700 mA .

## Calculator Applications of Display Drivers

The key to low cost calculators has been to reduce the number of components required to an absolute minimum. An example of an extremely simple, low cost calculator is shown in Figure 8. The DS8877 driver will sink 35 mA min and consists of 6 drivers per package.




FIGURE 6. Clock For ac Power


FIGURE 8. 6-Digit Calculator Configuration

Just because the calculator gets more complicated doesn't mean that the component count has to increase. In Figure 9, the calculator circuit has 2 less components than the circuit in Figure 8 (one switch and one resistor).

Yet this calculator provides an 8-digit floating point display with memory and constant. In addition the DS8864 display driver supplies a low battery indication besides driving 9 digits. This low battery indicator supplies current to turn on the decimal point segment in the digit 9 position whenever the battery voltage drops into the $6-7 \mathrm{~V}$ region. It is specified to be "ON" if the $\mathrm{V}_{\mathrm{cc}}$ is 6 V or less and to be "OFF" for any voltage over 7V.

Even a sophisticated circuit as the Programmable Financial Computer shown in Figure 10 doesn't require any driver circuitry more complicated than a single DS8864.

If for some reason, such as ac operation, or different battery voltage, etc., a low battery indicator is not desired or needed, then the DS8855 can be used. It is identical in specification and pin out to the DS8864,
except for the absence of any specification regarding a low battery indicator.

## Rechargeable Battery and 3 or 4 Cell Systems

All of the previous discussion and applications have applied to a single 9 V throw-away battery system. Rechargeable cells are expensive, and it would require 6 cells to work in the previously described circuits. It is even cost effective to replace an expensive rechargeable cell with a less expensive segment driver. Also dc-todc converters can be obtained for less than the cost of two cells. The following applications apply to just such systems.

But first let us consider the question of just how many cells to use. Any calculator system using less than 6 cells will supply less than 6.6 V end of life (assuming 1.1 V per cell to be end of useful life for a nickel-cadmium rechargeable cell.) Most calculator chips require at least 6.5 V to work. Therefore any system of fewer than 6 cells will require a dc-to-dc converter to raise the voltage for the MOS calculator chip.


FIGURE 9. Memory Calculator


FIGURE 10. Low Cost Hand Held Programmable Financial Computer Using the MM5762 Calculator and MM5765 Programmer


FIGURE 11. 4-Cell Caiculator System

Next, a GAAs LED display requires a $1.7-2.0 \mathrm{~V}$ drop to operate. If we could get segment and digit drivers that dropped less than 0.3 V each, the required supply for the display would be 2.6 V min . This eliminates the use of 1 or 2 cells to operate the display directly. The most efficient, least power wasting system would use 3 cells to operate the display directly (since it takes $3 / 4$ or more of the power in a calculator) and use a 3 V to 8 V converter to run the MOS chip.

Any 3-cell system also requires the use of a segment driver, otherwise all of the segment current, e.g., display current, would have to be generated by the MOS chip off of the dc-to-dc converted 8 V supply and all of the efficiency we hoped to gain from using 3 cells would be lost. Battery current drain would at least double and typically triple with the resultant drastic decrease in battery life.

A compromise system using 4 cells can be constructed. In. this system the calculator chip's $V_{\text {ss }}$ terminal is connected to the positive battery terminal, so that the MOS calculator chip supplies direct segment drive, yet all of this current flows from the battery, not the dc-todc converter. Such a system is shown in Figure 11. The reason 4 cells are required is that the MOS chip requires at least 2 V across its segment drivers in order to generate the required segment current.

This system does require a digit driver with a lower output drop than the DS8864's Darlington outputs. The DS8864 is specified to be less than 1.5 V which is adequate in 9 V systems. Therefore a saturating output driver like the DS8872 or DS8873 is required. Their outputs are specified at less than 0.5 V . Their pinouts are identical to the DS8864 and the DS8872 has no low battery indicator, while the DS8873 does.

In a 3 cell system, one cell of the 4 cell system above is traded for a segment driver (Figure 12).

The DS8867 segment driver has 8 drivers, each designed to supply 14 mA segment current, independent of supply voltage. The DS8973 9-digit driver will sink 100 mA typically and has a low battery indicator set to turn on the decimal point segment at the digit 9 time if the battery voltage drops below 3.1 V . It will be off for any battery voltage greater than 3.5 V .

Some other drivers that have particular uses are the DS8844, DS8865 and DS8871. The DS8844 is a 7-digit driver with Darlington outputs which are specified like the DS8864. The DS8865 is an 8 -digit driver which just adds one driver to the DS8844 and is in an 18-pin package instead of the DS8844's 16-pin package. The DS8871 has a saturating output similar to the DS8872 and DS8873 (specified at 0.5 V ) and has 8 drivers in an

18 -pin package. These drivers are useful for smaller 6 -digit calculators (Figure 6). They are also useful for the newer scientific calculators that have 12 or more digits. One example of this application is shown in Figure 13.

## Some Newer Driver Circuits

One scheme to reduce the number of drivers or the number of pins on a driver resulted in the DS8868 which is a 12 -digit driver with low battery indicator all in an 18 -pin package. This bit of magic is accomplished by incorporating a 4 input decoder on chip with the drivers and by feeding the low battery condition information back into the MOS calculator circuit through one of the input pins. Of course this requires a special calculator chip to drive the DS8868. One such calculator circuit is the MM5758 Scientific Calculator shown in the application block diagram in Figure 14.


FIGURE 12. Typical 3-Cell Mathematical Calculator Circuit


FIGURE 13. 14-Digit Calculator

Another interesting scheme to reduce package size and number of interconnections is shown in Figure 15.

The digit driver in this application, the DS8874, is a shift register that only requires a SET input to set the first digit driver and clock to step the "ON" signal from the first to the second and on down to the 9 th driver. The SET signal also resets the 9th driver. One added pin is used for a low battery output. This allows a 9 -digit driver to be put in a 14 -pin package. In the DS8874, the low battery indicator is set for a 6 -cell ( 9 V ) battery system. The DS8876 is a DS8874 with a 4-cell low battery system and a 3 -cell version is the DS8879. This driver also requires a special compatible and comple-
mentary MOS calculator chip. One of these is the MM5784. The interconnection diagram is shown in Figure 16.

## CONCLUSION

In this application note we have tried to stay away from a cookbook approach. Rather, we have tried to stir the interest and ingenuity of the reader in applying various LED drivers to the system design problem that may be facing the reader. You are invited to inspect the specific data sheets of any devices that seem to apply to your application to enable you to complete your design calculations. May your new design be a winner!


FIGURE 14. Typical 3-Cell Scientific Calculator System


FIGURE 16. 4-Cell Shift Driver Calculator System

OPTO BRIEF 1

## SWITCHING TIME TESTING OF OPTO-COUPLERS

## INTRODUCTION

Simple opto-couplers, such as those with transistor and darlington outputs, have improved much in the last few years, however the circuitry and the manner of obtaining switching times have not changed, thus leaving a lot to be desired. After all, the only real purpose of such measurements is to convey, via the spec sheet, the top speed of your device to a design engineer. This top speed must, however, be defined in a reasonable manner, and by logical terms, and to meaningful levels.

Present methods of specifying switching times are at some completely unknown LED drive from which of course no engineer can design. The LED forward current ( $I_{F}$ ) is varied until the transistor collector current ( $I_{C}$ ) reaches some specified limit (typically this is at 1 or 2 mA ). The rise and fall times ( $\mathrm{t}_{\mathrm{r}}$ and $\mathrm{t}_{\mathrm{f}}$ ) are defined as the time it takes the $I_{C}$ to reach from $10 \%$ to $90 \%$, and $90 \%$ to $10 \%$ respectively its specified level. The $t_{r}$ and $t_{f}$ of the detectors $I_{C}$ is not adequate in defining opto-coupler speed as both lack reference to the input, emitter waveform. A $1 \mu \mathrm{~s}$ rise time of the detector's $I_{C}$ is meaningless if $I_{F}$ must flow for $2 \mu \mathrm{~s}$ (delay time, $\mathrm{t}_{\mathrm{d}}$ ) before any $\mathrm{I}_{\mathrm{C}}$ begins. As such, "on-time, $t_{O N}$, which is $t_{d}+t_{r}$ " and "off-time, $t_{\text {OFF }}$, which is $t_{s}{ }^{*}+t_{f}{ }^{\prime \prime}$ will better define opto-coupler speed. Note, that unlike $t_{r}$ and $t_{f}, t_{\text {ON }}$ and $t_{\text {OFF }}$ both have reference to the input emitter waveform.

Since most transistor type opto-couplers are driven from TTL type logic, the input current to the LED is constant. Thus, 1 feel the following conditions are the most meaningful in testing opto-coupler speed. All emitter drive characteristics are fixed and constant in pulse width, pulse amplitude and duty cycle. This, also implies a completely fixed $i_{F}$ for the emitter of the opto-coupler. The base terminal of the detector must have some electrical definition rather than the usual-no connection. A very high value resistor is connected between the base and the emitter of the detector. This resistor has a very minor effect on the speed and the current transfer ratio of the device. The $\mathrm{V}_{\mathrm{CE}}$ of the detector must also be held as constant as reasonably possible. I have elected the following specific conditions for the measurement of National Semiconductor's opto-coupler's ton and toff parameters.

The emitter $\mathrm{I}_{\mathrm{F}}$ pulse is fixed and constant at 10 mA peak ( $-0 \%,+10 \%$ ), $8 \mu \mathrm{~s}$ in duration and a duty cycle of no greater than $10 \%$. The $\mathrm{V}_{\text {CE }}$ of the detector is fixed and constant at $4.0 \mathrm{~V}_{\mathrm{DC}}(-0 \%,+10 \%)$. The apparent $\mathrm{R}_{\mathrm{L}}$ (detector load) is to be no greater than 50 ohms. Using these test conditions, the measured parameters are defined as:

- The $\Delta t$ between the beginning of the on drive $I_{F}$ pulse and time when $I_{C}$ exceeds 1 mA . This is defined as $\mathrm{t}_{\mathrm{ON}}$.
- The $\Delta t$ between the end of the on drive $I_{F}$ pulse and time when $I_{C}$ decreases below 1 mA . This is defined as $t_{\text {OFF }}$.


FIGURE 1.
The following circuit is used for the measurement of switching times with the conditions just stated.

The output of Q 2 when compared to the input TTL is directly comparable to $t_{\text {ON }}$ and $t_{\text {OFF }}$ of the optocoupler as follows:


If the user so wishes, the LED drive level, the $I_{C}$ sort level and the $R_{L}$ can be varied.

To change the LED $I_{F}$, the series limiting resistor (R1, $300 \Omega$ ) can be increased or decreased to obtain less current or greater current respectively. If R1 is decreased in value, be sure the TTL can sink the particu$\operatorname{lar} I_{F}$ that is required.

The input impedance of the base-emitter of Q2 defines the apparent $\mathrm{R}_{\mathrm{L}}$. Little can be done to decrease this value. $R_{L}$ can be increased at your discretion by inserting a resistor directly in series with the base of Q2 only. I feel, however, there is no reason to decrease the $R_{L}$ below 25 ohms and no advantage can be seen in increasing this resistance.

The present $\mathrm{I}_{\mathrm{C}}$ sort level is determined by R3. The 1 mA level presently used was arrived at by dividing 0.75 V by the $R 3$ value. The 0.75 V is the $\mathrm{V}_{\mathrm{BE}(\mathrm{ON})}$ voltage of Q 2 hence, if a $2 \mathrm{~mA} \mathrm{I}_{\mathrm{C}}$ level is desired, R3 must be halved, if a $1 / 2 \mathrm{~mA}$ level is desired, R3 must be doubled. Note that R4 must be approximately the same resistance as that of R3 at any sort point to assure a logic " 1 " 'level Q2 output. IC sort points of $100 \mu \mathrm{~A}$ to 10 mA can be obtained this way.

This method of measuring switching times is directly comparible to the methods used to obtain simple transistor switching times (i.e., fixed base drive, fixed collector current). In addition to switching time testing the circuit in Figure 1 could be functional as an optocoupler to TTL interface buffer amplifier.

## OPTO BRIEF 2

## THE ODD COUPLER

## NATIONAL

## INTRODUCTION

The opto-coupler is not such an odd device as one would think. This simple opto-electronic system is an outgrowth of the LED technology which has matured in the last few years.
The basic opto-coupler consists of gallium-arsenide LED, which emits infrared light through a clear coupling media onto a photosensitive detector. The emitter and detector are both mounted in a sealed package, the most popular being the 6 -lead plastic mini-DIP. A close analogy of an opto-coupler is the electro-magnetic relay.


In a relay, the coil is energized, the contact closes and starts conducting current through the load. In the optocoupler, the LED is forward biased, emitting photons, which are intercepted by the detector causing it to conduct current. Electrical isolation is achieved in the coupler because there is no electrical connection between the LED terminals and the detector terminals. Isolation voltages up to 3500 volts dc can be achieved in a 6 -lead DIP package.
The photon source of the coupler is an efficient galliumarsenide die which, when forward biased, emits light in the 9000 angstrom region.
Most couplers have silicon phototransistor detectors that respond most efficiently to the infrared wavelength of 9000 angstrom region. In addition to phototransistors, photodiodes, photodarlingtons and photo SCRs are being used as detectors. The most important characteristics to consider in each device are:

- Current transfer ratio (CTR)
- Switching speed
- Isolation voltage
- Breakdown voltage of the detector

Most of these terms are self-explanatory, but it would be helpful to review current transfer ratio (CTR). CTR is the efficiency of current transfer from the input to the output of the opto-coupler. CTR is expressed as a percent ratio of the collector current compared to the input LED current. Generally, CTR has an inverse relationship with speed and bandwidth. In other words, the greater the CTR the less is the bandwidth and the lower the switching speed.
Photodiode couplers offer very low-current transfer ratios (usually less than $1 \%$ ) and extremely high switching speeds in the 10 to 20 nanosecond range. Moreover, leakage is very low in these devices, usually less than a
nanoamp. Photodiode couplers are especially desirable for dc coupling applications where very low-level circuitry is coupled to high-input signal level circuitry.
Photodarlington couplers offer high-current transfer ratios from $50 \%$ to $500 \%$. This seeming paradox occurs because of the high gain of the paired transistor output stage. However, there is a trade-off for this gain: switching speed is relatively low-in the 50 to 150 microsecond range, and leakage is relatively high-in the microamp range. Unfortunately, leakage increases with temperature. Photodarlingtons are also used in dc applications for coupling low-power circuits to high-power circuits.
Phototransistor couplers generally offer current transfer ratios in the $5 \%$ to $100 \%$ range. These devices are fast with switching speed less than 10 microseconds. Leakage is relatively low-less than 5 nanoamps, and is related to the thermal characteristics of the transistor. Phototransistor couplers are the most popular type and are typically used where dc low-power circuits are coupled to high-power input signals. The NCT200 series couplers are such devices.
Photo SCR couplers are specialized devices used almost exclusively in high-current ac applications. Examples include driving larger SCRs as "on-off" switches rather than analog modulators. Current transfer ratio cannot be, applied in the usual sense. The term "turn-on current" as applied to these devices refers to that current through the emitter which will cause the SCR to latch. Photo SCRs are generally used where it is desired to switch high-power ac circuitry with low to medium power signals. Typically this is a relay application.
Speaking of applications. .
Wherever information is transmitted between switching circuits that must be electrically isolated, an optocoupler could be used. Non-solid-state devices like relays and isolation transformers are still doing this job for some companies.
Most opto-coupler applications are in digital circuitry. Usually the common couplers (transistors and darlingtons) are not recommended for linear applications because of the CTR non-linearity which changes with temperature and input current. The opto-coupler can be used in data communications systems where line isolation is required between a remote computer terminal and a Central Processing Unit. With the power line isolated from the rest of the circuitry, the opto-coupler provides immunity from ground current noise.
An opto-coupler can be used between a telephone exchange and a telephone receiver for signaling digital logic levels to some other place in the system. The optocoupler is faster than the standard relay coils that are being used.
In the medical electronics an opto-coupler could be used as the isolation element between the patient and an ac line. The opto-coupler will isolate the patient to keep lethal currents from flowing through him during a hospital test process. A solid-state relay can be built with distinct advantages over a mechanical relay. Faster speeds, longer life and no moving parts are some reasons for using a solid-state relay over a mechanical relay.
If you are in electronics, you are probably using switching circuits, and if you are using switching circuits there is most likely an application for opto-couplers in your company.

MIL-STD-883/MIL-M-38510

## MIL-STD-883

Mil-Standard-883 is a Test Methods and Procedures Document for Microelectronic Circuits. It was derived from MIL-S-19500, MIL-STD-750, and MIL-STD-202C for transistors and diodes at about the time that National Semiconductor Corporation was entering the military microelectronics market. As a result, our standard quality control operations are written around MIL-STD-883. The bonding control, visual inspections, and post seal screening requirements set forth by 883 (as well as added control procedures beyond the requirements of 883) have been part of National's quality control procedures almost from the start. Our Quality Assurance Procedures Manual is available upon request.

## MIL-M-38510

MIL-M-38510 specifies the general requirements for supplying microcircuits. These are; product assurance, which includes screening and quality conformance inspection; design and construction; marking; and workmanship. The screening and quality conformance inspection are conducted in accordance with MIL-STD-883

## SCREENING

All microcircuits delivered in accordance with MIL-M- 38510 must have been subjected to, and passed all the screening tests detailed in Method 5004 of MIL-STD-883 for the type of microcircuit and product assurance level.

The device electrical and package requirements of MIL-M-38510 are detailed by a device specification referred to as a slash sheet. Each slash sheet defines the microcircuit electrical performance and mechanical requirements. Each device listed on a slash sheet is referred to as a slash number and the group of the microcircuits contained on a slash sheet is defined as a family of devices. The device may be Class B or C as defined by MIL-STD-883, Method 5004 and 5005. Three lead finishes are allowed by the slash sheet, pot solder dip, bright tin plate, and gold plate.

We offer a complete line of interface 1883 (Class B) products as standard, off-the-shelf items. Special interface/883 data sheets have been prepared to reflect this capability. They show process flow, electrical parameters, end of test criteria, and test circuits. We save you the problem of specifying test and inspection procedures, and offer significant cost savings by having an off-the-shelf, "to the letter" 883 program. In addition, we will test any of our integrated circuits to any class of MIL. STD-883.

The detailed information concerning MIL-STD-883 screening is contained in National's specification NSC 10002

The MIL-M-38510 specs for standard interface devices require $100 \%$ DC testing at $25^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$. AC testing is performed at $+25^{\circ} \mathrm{C}$. The electrical parameters specified are tighter than the normal data sheet guaranteed limits. Additionally, MIL-M-38510 requires device traceability, extensive documentation and closely matched maintenance.

## QUALITY CONFORMANCE

Quality conformance inspection is conducted in accordance with the applicable requirements of Group A, (electrical test), Group B and C, (environmental test) of Method 5005, MIL-STD-883. These tests are conducted on a sample basis with GroupA performed on each sublot, Group B on each lot, and Group C as specified (usually every three months).

To supply devices to MIL-M-38510, the IC manufacturer must quality the devices he plans to supply to the detail specifications. Qualification consists of notifying the qualifying activity of one's intent to qualify to MIL-M-38510. After passing comprehensive audits of facilities and documentation systems, the IC manufacturer will subject the device to and demonstrate that they satisfy all of

## MIL-M-38510 (con't)

the Group A, B, and C requirements of Method 5005 of MIL-STD-883 for the specified classes and types of IC. The qualification tests shall be monitored by the qualifying agency. Finally the IC manufacturer shall prepare and submit qualification test data to the qualifying agency. Groups $A$, $B$, and $C$ inspections then shall be performed at intervals no greater than three months.

The purpose of qualification testing is to assure that the device and lot quality conform to certain standard limits. In effect, lot qualification tests tend to ensure that once a particular device type is demonstrated to be acceptable, it's production, including materials, processing, and testing will continue to be acceptable. These limits are specified in MIL-STD-883 in terms of LTPD's (Lot Tolerance Percent Defective) for the various qualification test sub-groups. Qualification testing is
performed on a sample of devices which are chosen at random from a lot of devices that has satisfactorily completed the screening of Method 5004 must be performed on each device, i.e. on a $100 \%$ basis as opposed to qualification testing (Method 5005) which occurs on a random sample basis.

In summary, the entire purpose of MIL-M-38510 and MIL-STD-883 is to provide the military, through its contractors with standard devices.

We at National Semiconductor have supplied and are supplying devices to the MIL-M- 38510 specifications. To order a MIL-M-38510 microcircuit, specify the following:
For example; to specify a DS55107 in a DIP processed to the requirements of MIL-M-38510, Class B, with gold plated leads, specify M-38510/ 10401 BCC.

| MM38510/ | XXX | XX | X | X | X |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1 |  |
| Specifies the | Slash | Device | Device | Case | Lead |
| General Require- | Sheet | Type | Class | Outline | Finish |
| MIL-M-38510 |  |  |  |  |  |

## sense amplifiers

ferential voltage required to prodcue a given output level, against power supply voltage (V Pin 14 $\vee \operatorname{Pin} 7$ ).

Disabled Output Clamp Current: The current which flows from the output of a disabled TRI-STATE gate when it is dragged below ground (for instance by a transmission-line-associated transient). It is derived from the $V_{C C}$ power rail.

## interface circuits

Common Mode Voltage: Arithmetic mean of voltages at the differential inputs referenced to ground pin at the receiver.

Common Mode Sensitivity: Rate of change of input differential voltage required to produce a given output level, against common mode voltage.

Supply Sensitivity: Rate of change of input dif-

AC Common-Mode Input Firing Voltage: The peak level of a common-mode pulse which will peak level of a common-mode pulse which will
exceed the input dynamic range and cause the logic output to switch. Pulse characteristics: $t_{r}=t_{f}$ $\leq 15 \mathrm{~ns}, \mathrm{PW}=50 \mathrm{~ns}$.

Common-Mode Input Overload Recovery Time: The time necessary for the device to recover from a $\pm 2 \mathrm{~V}$ common-mode pulse ( $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}$ ) prior to the strobe enable signal.
Differential Input Offset Current: The absolute difference in the two input bias currents of one differential input.
Differential Input Overload Recovery Time: The time necessary for the device to recover from a 2 V differential pulse ( $\mathrm{t}_{\mathrm{f}}=\mathrm{t}_{\mathrm{r}}=20 \mathrm{~ns}$ ) prior to the strobe enable signal. $15 \mathrm{~ns}, \mathrm{PW}$ = 50 .

Differential Input Threshold Voltage: The DC input voltage which forces the logic output to the logic threshold voltage ( $\sim 1.5 \mathrm{~V}$ ) level.

Input Bias Current: The DC current which flows into each input pin with differential input of OV .

Supply Current: The total DC current per package drawn from the voltage supply.

Offset Voltage: Difference between the absolute values of threshold voltage in positive- and negativegoing directions.

Propagation Delay Time: Interval from switching input through 1.5 V to output traversing its $50 \%$ voltage point. Measured with $50 \Omega$ load to +10 V 15 pF total capacitance.

## Physical Dimensions

(All dimensions are in inches.)



10 Lead TO-5 Metal Can (H)
(Low Profile)



16 Lead Cavity DIP (J)


18-Lead Cavity DIP (J)


6-Lead Molded Mini-DIP (N)


8 Lead Molded Mini DIP (N)


10 Lead Molded DIP (N)


14 Lead Molded DIP (N)


22 Lead Molded DIP (N)


14 Lead Flat Package (W)


| INCHES TO MILLIMETERS CONVERSION TABLE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INCHES | MM | INCHES | MM | INCHES | MM |
| 0.001 | 0.0254 | 0.010 | 0.254 | 0.100 | 2.54 |
| 0.002 | 0.0508 | 0.020 | 0.508 | 0.200 | 5.08 |
| 0.003 | 0.0762 | 0.030 | 0.762 | 0.300 | 7.62 |
| 0.004 | 0.1016 | 0.040 | 1.016 | 0.400 | 10.16 |
| 0.005 | 0.1270 | 0.050 | 1.270 | 0.500 | 12.70 |
| 0.006 | 0.1524 | 0.060 | 1.524 | 0.600 | 15.24 |
| 0.007 | 0.1778 | 0.070 | 1.778 | 0.700 | 17.78 |
| 0.008 | 0.2032 | 0.080 | 2.032 | 0.800 | 20.32 |
| 0.009 | 0.2286 | 0.090 | 2.286 | 0.900 | 22.86 |

## 16 Lead Flat Package (W)

National Semiconductor GmbH
808 Fuerstenfeldbruck
Industriestrasse 10
West Germany
Telephone: (08141) 1371
Telex: 05-27649

Telephone: 5171
Telex: NSELECT 519 MALACCA (c/o Kuala Lumpur)

REGIONAL AND DISTRICT SALES OFFICES

ALABAMA FLORIDA
DIXIE REGIONAL OFFICE
3322 Memorial Parkway, S.W. \#67. Huntsville, Alabama 35802 (205) 881-0622

TWX: 810-726-2207
ARIZONA
ROCKY MOUNTAIN REGIONAL OFFICE
7353 Sixth Avenue
Scottsdale, Arizona 85251
(602) 945-8473

TWX: 910-950-1195
CALIFORNIA
NORTH-WEST REGIONAL OFFICE
2680 Bayshore Frontage Road, Suite 112
Mountain View, California 94043
(415) $961-4740$

TWX: 910-379-6432
LOS ANGELES REGIONAL OFFICE
Valley Freeway Center Building
15300 Ventura Boulevard, Suite 305
Sherman Oaks, California 91403
(213) 783-8272

TWX: 910-495-1773
SOUTHERN CALIFORNIA REGIONAL OFFICE
17452 Irvine Boulevard. Suite M
Justin, California 92680
(714) 832-8113

TWX: 910-595-1523
8333 Clairemont Mesa Blvd., Suite 213
San Diego, California 92111
(714)
TWX
565-841b

TWX: 910-335-1566
CONNECTICUT
DISTRICT OFFICE
MID-ATLANTIC REGIONAL SALES OFFICE
Piersall Bldg., Suites 214-215
Wilton Canter
Wilton, Connecticut 06897
TWX:
INTERNATIONAL SALES OFFICES AUSTRALIA
NS ELECTRONICS PTY, LTD.
Ont. Stud Road \&lytuntain Highway
Bayswater, Victoria >3153
Australia
Telephone: 03-729-6333
Telex: 32096
belgium
NATIONAL SEMICONDUCTOR BELGIUM
789 Ave. Houba de Strooper

- 1020 Bruxelles

Telephone: 02-478-3400
Telex: 61007 NatSem B
cANADA
NATIONAL SEMICONDUCTOR
DISTRICT OFFICE
268 Wildcat Road
Downview, Ontario
MB 2N5
(416) $630-5751$

TWX: 610-492-1337
DENMARK
NATIONAL SEMICONDUCTOR DENMARK
Nyhavn 69
1051 Copenhagen
Telephone: (1) 153110
Telex: 16039
(305) 46-8309
TWX.

ILLINOIS
(312) 394 -8040

INDIANA

MARYLAND
(301) $760-5220$
\# 8 Wallis Ct .
michigan

MINNESOTA

CARIBBEAN REGIONAL OFFICE
2721 South' Bayshore Drive, Suite 121
Miami, Florida 33133
TWX: 810-848-9725
WEST-CENTRAL REGIONAL OFFICE 800 E. Northwest Highway, Suite 203 Mt. Prospect, Illinois 60056
TWX: 910-689-3346
NORTH-CENTRAL REGIONAL OFFICE
P.O. Box 40073

Indianapolis, Indiana 46240
TWX: 810-341-3300
CAPITAL REGIONAL SALES OFFICE
95 Aquahart Ad., Suite 204
Glen Burnie, Maryland 21061
TWX: 710-867-0508
MASSACHUSETTS
NORTHEAST REGIONAL OFFICE
Lexington, Massachusetts 02173
(617) $861-6090$

TWX: 710-332-0166
REGIONAL OFFICE
27650 Farmington Rd.
Farmington Hills, Michigan 48024
(313) 477-0400

TWX: 810-242-2902

DISTRICT SALES OFFICE
8053 Bloomington Freeway, Suite 101
Minneapolis, Minnesota 55420
(612) $888-3060$
Telex $290-766$

Telex: 290-766


NEW JERSEY
DISTRICT SALES OFFICE
140 Sylvan Avenue
Englewood Cliffs, New Jersey 07632
(201) 461-5959

TWX: 710-991-9734
AREA OFFICE
14 Commerce Drive Cranford, New Jersey 07016 (201) $272-3344$

TWX: 710-996-5803
DISTRICT OFFICE
304 Haddon Avenue
Radon Field, New Jersey 08033
(609) 629.5704

NEW YORK
CAN-AM REGIONAL SALES OFFICE
104 Pickard Drive
Syracuse, New York 13211
(315) 455-5858

REGIONAL OFFICE (IBM only)
576 South Road, Rm. 128
Poughkeepsie, New York 12601
(914) $462-2380$

OHIO
DISTRICT SALES OFFICE
Financial South Building
5335 Far Hills, Suite 214
Dayton, Ohio 45429
TWX: 810-459-1615
TEXAS
SOUTH-CENTRAL REGIONAL OFFICE
13773 No. Central Expressway, Suite 1132
Dallas, Texas 75231
(214) $690-4552$

TWX: 910-867-4741
WASHINGTON
DISTRICT OFFICE
300 120 th Avenue N.E.
Building 2, Suite 205
Bellevue, Washington 98005
(206) 454-4600

Italy
NATIONAL SEMICONDUCTOR SAL
al Abort Mario 26
146 Milan
telephone: (02) 4692864/4692431
Japan
NATIONAL SEMICONDUCTOR JAPAN
Nakazawa Building
tersuya, Shinjuku-Ku 160
Tokyo, Japan
Telex: J 28592
SWEDEN
NATIONAL SEMICONDUCTOR SWEDEN
sinvagenils
T3500 Tyreso-Stockholm
Telex: 11293
TAIWAN
NS ELECTRONICS (AK) LTD.
TAIWAN LIAISON OFFICE
$\pm 60$ Ton Hwei Street
Taipei Taiwan RoC
Telephone: 563354
PRINTED IN U.S.A.
$\qquad$
BRITAIN
NATIONAL SEMICONDUCTOR (UK) LTD.
19 Goldington Rd.
Bedford
Telephone: 0234-211262
TWX: 826209
FRANCE
NATIONAL SEMICONDUCTOR FRANCE
EXPANSION 10000
28 rue de la Redoute
92-260 Fountenay Aux Roses
Telephone: 660.81 .40
Telex: NSF 25956F +
GERMANY
NATIONAL SEMICONDUCTOR GmbH
8000Munchen 81 .
Cosimastr. $4 / 1$
Telephone: 089/915027
Telex: O5-22772
HONG KONG
NS ELECTRONICS (HONG KONG) Ltd.
11th Floor
4 Hing Yip Street
Kwun Tong
Kowloon, Hong Kong
Telephone: $3-41241-8$
Telex: 73866 NSF HI HP
Cable: NATSEMI


[^0]:    Manufactured under one or more of the following U.S. patents: $3083262,3189758,3231797,3303356,3317671,3323071,3381071,3408542,3421025,3426423,3440498,3518750,3519897,3557431,3560765$
    $356518,3571630,3575609,3579059,3593069,3597640,3607469,3617859,3631312,3633052,3638131,3648071,3651565,3693248$, 3566218, 3571630, 3575609, 3579059, 3593069, 3597640, $3607469,3617859,3631312,3633052,3638131,3648071,3651565,3693248$
    National does not assume any responsibility for use of any circuitry described; no circurt patent licenses are implied; and National reserves the right, at any time without notice, to change said circuitry.

[^1]:    SEE CONNECTION DIAGRAMS FOR ORDERING INFORMATION

[^2]:    Note: When using $V_{C C 1}$ (pin 15), $\mathrm{V}_{\mathrm{CC} 2}$ (pin 16) may be left open or shorted to $\mathrm{V}_{\mathrm{CC} 1}$.
    When using $\mathrm{V}_{\mathrm{CC} 2}, \mathrm{~V}_{\text {CC1 }}$ must be left open or connected to the threshold control pins.

[^3]:    $X=$ Don't Care State.

[^4]:    Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
    Note 2: Unless otherwise specified $\min / \max$ limits apply across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DS 3673 . All typicals are given for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$, $V_{C C 2}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=15 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
    Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min 'on absolute value' basis.
    Note 4: For ac measurements, a 10 ohm resistor must be placed in series with the output of the DS3673. This resistor is internal to the DS3643, however, and need not be added.

[^5]:    $X=$ Don't care.

[^6]:    *Trademark of Burroughs Corporation

[^7]:    *J. Kalb, "Design Considerations for a TTL Gate, "National Semiconductor TP-6, May, 1968.

[^8]:    *O. A. Horna - "Non-Linear Termination of Transmission Lines" IEEE Transactions on Computers, Sept. 1972, pp. 1011-1-15.

