

INTRODUCTION TO 74C

74 C is a CMOS pin for pin, function for function, equivalent to the 7400 TTL family. This new concept in CMOS was designed with the engineer in mind. Strict design rules were adhered to in the input and output characteristics, such as making all outputs capable of sinking $360 \mu \mathrm{~A}$ (two LPT ${ }^{2} \mathrm{~L}$ loads) and specifying all $A C$ parameters at 50 pF loads. These consistent design rules will simplify system design by giving the engineer realistic and workable parameters. The engineer can take full advantage of his knowledge of the 7400 line and utilize the design tricks he has learned.

For those designs that require 4000 Series, National manufactures these circuits.
Introduction to 74C ..... i
CMOS Guide ..... iv
54C/74C Power Consumption Characteristics Guide. ..... $v$
CMOS Cross Reference Guide ..... vi
74C DATA SHEETS IN NUMERICAL ORDER
MM54C00/MM74C00 Quad 2-Input NAND Gate ..... 1
MM54C02/MM74C02 Quad 2-Input NOR Gate ..... 1
MM54C04/MM74C04 Hex Inverter ..... 1
MM54C08/MM74C08 Quad 2-Input AND Gate ..... 5
MM54C10/MM74C10 Triple 3-Input NAND Gate ..... 1
MM54C14/MM74C14 Hex Schmitt Trigger ..... 8
MM54C20/MM74C20 Dual 4-Input NAND Gate ..... 1
MM54C30/MM74C30 8-Input NAND Gate ..... 11
MM54C32/MM74C32 Quad 2-Input OR Gate ..... 14
MM54C42/MM74C42 BCD-to-Decimal Decoder. ..... 16
MM54C48/MM74C48 BCD-to-7 Segment Decoder. ..... 18
MM54C73/MM74C73 Dual J-K Flip-Flops with Clear ..... 22
MM54C74/MM74C74 Dual D Flip-Flop ..... 25
MM54C76/MM74C76 Dual J-K Flip-Flops with Clear and Preset. ..... 22
MM54C83/MM74C83 4-Bit Binary Full Adder ..... 28
MM54C85/MM74C85 4-Bit Magnitude Comparator ..... 32
MM54C86/MM74C86 Quad 2-Input EXCLUSIVE-OR Gate. ..... 5
MM54C89/MM74C89 64-Bit TRI-STATE® Random Access Read/Write Memory ..... 35
MM54C90/MM74C90 4-Bit Decade Counter ..... 39
MM54C93/MM74C93 4-Bit Binary Counter ..... 39
MM54C95/MM74C95 4-Bit Right-Shift/Left-Shift Register ..... 43
MM54C107/MM74C107 Dual J-K Flip-Flops with Clear ..... 22
MM54C151/MM74C151 8-Channel Digital Multiplexer. ..... 45
MM54C154/MM74C154 4-Line to 16-Line Decoder/Demultiplexer. ..... 48
MM54C157/MM74C157 Quad 2-Input Multiplexer ..... 51
MM54C160/MM74C160 Decade Counter with Asynchronous Clear ..... 53
MM54C161/MM74C161 Binary Counter with Asynchronous Clear ..... 53
MM54C162/MM74C162 Decade Counter with Synchronous Clear ..... 53
MM54C163/MM74C163 Binary Counter with Synchronous Clear ..... 53
MM54C164/MM74C164 8-Bit Parallel-Out Serial Shift Register ..... 57
MM54C165/MM74C165 Parallel-Load 8-Bit Shift Register ..... 60
MM54C173/MM74C173 TRI-STATE® Quad D Flip-Flop ..... 64
MM54C174/MM74C174 Hex D Flip-Flop ..... 67
MM54C175/MM74C175 Quad D Flip-Flop ..... 70
MM54C192/MM74C192 Synchronous 4-Bit Up/Down Decade Counter. ..... 73
MM54C193/MM74C193 Synchronous 4-Bit Up/Down Binary Counter ..... 73
MM54C195/MM74C195 4-Bit Register ..... 76
MM54C200/MM74C200 256-Bit TRI-STATE® Random Access Read/Write Memory. ..... 79
MM54C221/MM74C221 Dual Monostable Multivibrator ..... 82
MM54C901/MM74C901 Hex Inverting TTL Buffer ..... 86
MM54C902/MM74C902 Hex Non-Inverting TTL Buffer ..... 86
MM54C903/MM74C903 Hex Inverting PMOS Buffer ..... 86
MM54C904/MM74C904 Hex Non-Inverting PMOS Buffer. ..... 86
MM54C905/MM74C905 12-Bit Successive Approximation Register ..... 90
MM54C906/MM74C906 Hex Open Drain N-Channel Buffer ..... 95
MM54C907/MM74C907 Hex Open Drain P-Channel Buffer ..... 95
MM74C908 Dual High Voltage CMOS Driver ..... 98
MM54C909/MM74C909 Quad Comparator ..... 102
MM54C910/MM74C910 256-Bit TRI-STATE® Random Access Read/Write Memory ..... 107
MM54C914/MM74C914 Hex Schmitt Trigger ..... 109
MM74C918 Dual High Voltage CMOS Driver ..... 98
MM54C925/MM74C925 4-Digit Counter with. Multiplexed 7-Segment Output Driver ..... 112
MM54C926/MM74C926 4-Digit Counter with Multiplexed 7-Segment Output Driver ..... 112
MM54C927/MM74C927 4-Digit Counter with Multiplexed 7-Segment Output Driver ..... 112
MM54C928/MM74C928 4-Digit Counter with Multiplexed 7-Segment Output Driver ..... 112
MM70C95/MM80C95 TRI-STATE® Hex Non-Inverting Buffer ..... 113
MM70C97/MM80C97 TRI-STATE® Hex Non-Inverting Buffer ..... 113
MM78C29/MM88C29 Quad Single Ended Line Driver ..... 116
MM78C30/MM88C30 Dual Differential Line Driver. ..... 116
CD4000 DATA SHEETS IN NUMERICAL ORDER
CD4001M/CD4001C Quadruple 2-Input NOR Gate ..... 121
CD4002M/CD4002C Dual 4-Input NOR Gate ..... 124
CD4006M/CD4006C 18-Stage Static Shift Register ..... 126
CD4007M/CD4007C Dual Complementary Pair Plus Inverter ..... 129
CD4009M/CD4009C Hex Buffer (Inverting) ..... 132
CD4010M/CD4010C Hex Buffer (Non-Inverting) ..... 132
CD4011M/CD4011C Quad 2-Input NAND Gate ..... 134
CD4012M/CD4012C Dual 4-Input NAND Gate ..... 134
CD4013M/CD4013C Dual D Flip-Flop ..... 136
CD4014M/CD4014C 8-Stage Static Shift Register ..... 139
CD4015M/CD4015C Dual 4-Bit Static Register ..... 142
CD4016M/CD4016C Quad Bilateral Switch ..... 146
CD4017M/CD4017C Divide-by-10 Counter/Divider with 10 Decoded Outputs ..... 150
CD4019M/CD4019C Quad AND-OR Select Gate ..... 154
CD4020M/CD4020C 14-Stage Ripple-Carry Binary Counter/Divider. ..... 156
CD4021M/CD4021C 8-Stage Static Shift Register ..... 159
CD4022M/CD4022C Divide-by-8 Counter/Divider with 8 Decoded Outputs ..... 162
CD4023M/CD4023C Triple 3-Input NAND Gate ..... 134
CD4024M/CD4024C 7-Stage Ripple-Carry Binary Counter/Divider ..... 166
CD4025M/CD4025C Triple 3-Input NOR Gate ..... 170
CD4027M/CD4027C Dual J-K Master/Slave Flip-Flop with Set and Reset ..... 173
CD4028M/CD4028C BCD-to-Decimal Decoder ..... 176
CD4029M/CD4029C Presettable, Binary/Decade, Up/Down Counter ..... 179
CD4030M/CD4030C Quad EXCLUSIVE-OR Gate. ..... 183
CD4035M/CD4035C 4-Bit Parallel-In/Parallel-Out Shift Register ..... 186
CD4040M/CD4040C 12-Stage Ripple-Carry Binary Counter/Divider ..... 190
CD4042M/CD4042C Quad Clocked D Latch ..... 193
CD4049M/CD4049C MOS (CMOS) Hex Buffer ..... 196
CD4050M/CD4050C MOS (CMOS) Hex Buffer ..... 196
CD4066M/CD4066C Quad Bilateral Switch ..... 199
CD4069BM/CD4069BC Hex Inverter ..... 203
CD4070BM/CD4070BC Quad EXCLUSIVE-OR Gate. ..... 203
CD4076BM/CD4076BC TRI-STATE® Quad D Flip-Flop ..... 203
CD40106BM/CD40106BC Hex Schmitt Trigger ..... 203
CD40192BM/CD40192BC Synchronous Up/Down Decade Counter ..... 203
CD40193BM/CD40193BC Synchronous Up/Down Binary Counter ..... 203
CD4511BM/CD4511BC BCD-to-7 Segment Latch/Decoder/Driver ..... 204
APPLICATION NOTES/BRIEFS
AN-77, CMOS, The Ideal Logic Family ..... 209
AN-88, CMOS Linear Applications ..... 217
AN-90, 54C/74C Family Characteristics ..... 220
AN-118, CMOS Oscillators ..... 226
AN-138, Using the CMOS Dual Monostable Multivibrator ..... 230
AN-140, CMOS Schmitt Trigger-A Uniquely Versatile Design Component ..... 236
MB-18, MM54C/MM74C Voltage Translation/Buffering ..... 242
CMOS Packages ..... 244
Ordering Information ..... 246

CMOS GUIDE

GATES
MM74C00
MM74C02
MM74C04
MM74C08
MM74C10
MM74C20
MM74C30
MM74C32
MM74C86
CD4001
CD4002
CD4007
CD4011
CD4012
CD4019
CD4023
CD4025
CD4030
CD4069 CD4070B

MM74C901
MM74C902
MM74C903
MM74C904
MM74C906
MM74C907
MM80C95
MM80C97
CD4009
CD4010
CD4049
CD4050

MM74C73
MM74C74
MM74C76
MM74C107
MM74C173
MM74C174
MM74C175
CD4013
CD4027
CD4042
CD4076

MM74C90
MM74C93
MM74C160
MM74C161
MM74C162
MM74C163
MM74C192
Quad 2-Input NOR Gate Hex Inverter
Quad 2-Input AND Gate
Triple 3-Input AND Gate
Dual 4-Input NAND Gate
8-Input NAND Gate
Quad 2-Input OR Gate

Quad 2-Input NOR Gate
Dual 4-Input NOR Gate Dual 4-Input NAND Gate Hex Inverter

## BUFFERS

Hex Inverting TTL Buffer Hex Buffer (Inverting) Hex Buffer Hex Buffer (4009) Hex Buffer (4010)

## FLIP-FLOPS

Dual J-K Flip-Flop
Dual D Flip-Flop
Dual J-K Flip-Flop
Dual J-K Flip-Flop

Hex D Flip-Flop
Quad D Flip-Flop
Dual D Flip-Flop
Dual J-K Flip-Flop
Quad D Latch

## COUNTERS

Decade Counter
Binary Counter
Sync Decade Counter
Sync Binary Counter

Quad 2-Input NAND Gate

Quad 2-Input EXCLUSIVE-OR Gate

Dual Complementary Pair Plus Inverter Quad 2-Input NAND Gate Quad AND-OR Select Gate Triple 3-Input NAND Gate Triple 3-Input NOR Gate Quad EXCLUSIVE-OR Gate

Quad EXCLUSIVE-OR Gate Hex Non-Inverting TTL Buffer Hex Inverting PMOS Buffer Hex Non-Inverting PMOS Buffer Open Drain Buffer (Active Pull Down) Open Drain Buffer (Active Pull Up) TRI-STATE® Hex Buffer TRI-STATE® Hex Buffer

TRI-STATE® Quad D Flip-Flop

TRI-STATE® Quad D Flip-Flop Fully Sync Decade Counter Fully Sync Binary Counter Sync Up/Down Decade Counter

COUNTERS (CON'T)
MM74C193
CD4017
CD4018 CD4020

CD4022
CD4024
CD4029
CD4040
CD40192
CD40193

MM74C95
MM74C164
MM74C165
MM74C195
CD4006
CD4014
CD4015
CD4021
CD4035

MM74C42
MM74C48
MM74C151
MM74C154
MM74C157
CD4016
CD4066
CD4028
CD4511

MM74C89
MM74C200

MM74C83
MM74C85

MM74C14
MM74C221
MM74C905
MM74C908
MM74C909
MM88C29
MM88C30
CD4016
CD40106

Sync Up/Down Binary Counter Divide-by-10 Counter/Divider with 10 Decoded Outputs
Presettable Divide-by-"N" Counter 14 Stage Ripple Carry Binary Counter/ Divider
Divide-by-8 Counter/Divider with 8 Decoded Outputs
Divide-by-8 Counter/Divider Presettable Up/Down Counter 12-Bit Binary Ripple Counter Sync Up/Down Decade Counter Sync Up/Down Binary Counter

## SHIFT REGISTERS

4-Bit R-S L-S Register
8-Bit S-In P-Out Shift Register
8-Bit S-In P-Out Shift Register 4-Bit Parallel Shift Register 18-Bit Shift Register 8-Bit Static Shift Register Dual 4-Bit Shift Register 8-Bit Shift Register 4-Bit Parallel-In/Parallel-Out Shift Register

## DECODERS/MULTIPLEXERS

BCD-to-Decimal Decoder BCD-to-7 Segment Decoder 8 Channel Digital Multiplexer 4:16 Decoder/Demultiplexer Quad 2-Input Multiplexer Quad Bilateral Switch Quad Bilateral Switch BCD-to-Decimal Decoder BCD-to-7 Segment Decoder

## MEMORIES

64-Bit TRI-STATE® Random Access Read/Write Memory 256-Bit TRI-STATE ${ }^{\circledR}$ Random Access Read/Write Memory

## ARITHMETIC FUNCTIONS

4-Bit Binary Full Adder
4-Bit Magnitude Comparator

## SPECIAL FUNCTIONS

Hex Schmitt Trigger
Dual Monostable Multivibrator
Successive Approximation Register
Dual -30V 250 mA Buffer
Linear Comparator
Dual Line and Clock Driver
Dual Line Driver
Quad Bilateral Switch
Hex Schmitt Trigger

54C/74C POWER CONSUMPTION CHARACTERISTICS GUIDE

Typical characteristics $T_{A}=25^{\circ} \mathrm{C}$.

| DEVICE TYPE/PRODUCT DESCRIPTION | $\begin{gathered} \mathrm{C}_{\text {PD }} \\ \text { (pF) } \\ \text { (Note 3) } \end{gathered}$ | $\begin{gathered} t_{p d}(n s) \\ C_{L}=50 \mathrm{pF} \\ \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \end{gathered}$ | $\Delta t_{\mathbf{p d}} / \mathrm{pF}$ CURVE | $\begin{aligned} & \text { LTTL (TTL)* } \\ & \text { FAN OUT } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| MM54C00/MM74C00 Quad 2-Input NAND Gate | 12 | 50 | A | 2 |
| MM54C02/MM74C02 Quad 2-Input NOR Gate | 12 | 50 | A | 2 |
| MM54C04/MM74C04 Hex Inverter | 12 | 50 | A | 2 |
| MM54C08/MM74C08 Quad 2-Input AND Gate | 14 | 80 | A | 2 |
| MM54C10/MM74C10 Triple 3-Input AND Gate | 18 | 60 | A | 2 |
| MM54C14/MM74C14 Hex Schmitt Trigger | 20 | 220 | A | 2 |
| MM54C20/MM74C20 Dual 4-Input NAND Gate | 30 | 70 | A | 2 |
| MM54C30/MM74C30 8-Input NAND Gate | 26 | 125 | A | 2 |
| MM54C32/MM74C32 Quad 2-Input OR Gate | 15 | 80 | A | 2 |
| MM54C42/MM74C42 BCD-to-Decimal Decoder | 50 | 200 | A | 2 |
| MM54C48/MM74C48 BCD-to-7 Segment Decoder | NA | 450 (1) | NA | 2 |
| MM54C73/MM74C73 Dual J-K Flip-Flop | 40 | 180 | A | 2 |
| MM54C74/MM74C74 Dual D Flip-Flop | 40 | 180 | A | 2 |
| MM54C76/MM74C76 Dual J-K Flip-Flop | 40 | 180 | A | 2 |
| MM54C83/MM74C83 4-Bit Binary Full Adder | 120 | 300 | A | 2 |
| MM54C85/MM74C85 4-Bit Magnitude Comparator | 45 | 220 (1) | A | 2 |
| MM54C86/MM74C86 Quad 2-Input EXCLUSIVE-OR Gate | 20 | 110 | A | 2 |
| MM54C89/MM74C89 64-bit TRI-STATE® Random Access Memory | 230 | 270 | A | 2 |
| MM54C90/MM74C90 4-Bit Decade Counter | 45 | 400 | A | 2 |
| MM54C93/MM74C93 4-Bit Binary Counter | 45 | 400 | A | 2 |
| MM54C95/MM74C95 4-Bit R-S/L-S Register | 100 | 200 | A | 2 |
| MM54C107/MM74C107 Dual J-K Flip-Flop | 40 | 180 | A | 2 |
| MM54C151/MM74C151 8-Channel Digital Multiplexer | 50 | 200 (1) | A | 2 |
| MM54C154/MM74C154 4:16 Decoder/Demultiplexer | 60 | 275 (1) | A | 2 |
| MM54C157/MM74C157 Quad 2-Input Multiplexer | 20 | 150 (1) | A | 2 |
| MM54C160/MM74C160 Sync Decade Counter | 95 | 250 (2) | A | 2 |
| MM54C161/MM74C161 Sync 4-Bit Binary Counter | 95 | 250 (2) | A | 2 |
| MM54C162/MM74C162 Sync Decade Counter | 95 | 250 (2) | A | 2 |
| MM54C163/MM74C163 Sync 4-Bit Binary Counter | 95 | 250 (2) | A | 2 |
| MM54C164/MM74C164 8-Bit SI/PO S/R | 140 | 230 (2) | A | 2 |
| MM54C165/MM74C165 8-Bit PI/SO S/R | 55 | 210 (2) | A | 2 |
| MM54C173/MM74C173 TRI-STATE® Quad D Flip-Flop | 180 | 220 (2) | A | 2 |
| MM54C174/MM74C174 Hex D Flip-Flop | 95 | 150 (2) | A | 2 |
| MM54C175/MM74C175 Quad D Flip-Flop | 130 | 190 (2) | A | 2 |
| MM54C192/MM74C192 Sync Up/Down Decade Counter | 70 | 250 (2) | A | 2 |
| MM54C193/MM74C193 Sync Up/Down Binary Counter | 70 | 250 (2) | A | 2 |
| MM54C195/MM74C195 4-Bit Parallel S/R | 130 | 200 (2) | A | 2 |
| MM54C221/MM74C221 Dual Monostable Multivibrators | NA | 250 (2) | A | 2 |
| MM54C901/MM74C901 Hex Inverting TTL Buffer | 30 | 38 | B | 2* |
| MM54C902/MM74C902 Hex Non-Inverting TTL Buffer | 50 | 57 | B | 2* |
| MM54C903/MM74C903 Hex Inverting TTL Buffer | 30 | 38 | B | 2* |
| MM54C904/MM74C904 Hex Non-Inverting TTL Buffer | 50 | 57 | B | 2* |
| MM54C905/MM74C905 12-Bit Successive Approximation Register | 100 | 200 | A | 2 |
| MM54C906/MM74C906 Hex Open Drain N-Channel Buffers | 30 | NA | NA | 2* |
| MM54C907/MM74C907 Hex Open Drain P-Channel Buffers | 30 | NA | NA | 2* |
| MM54C908/MM74C908 Dual High Voltage CMOS Driver | NA | 150 (1) | NA | NA |
| MM54C918/MM74C918 Dual High Voltage CMOS Driver | NA | 150 (1) | NA | NA |
| MM70C95/MM80C95 TRI-STATE® Hex Non-Inverting Buffer | 60 | 60 | B | $1 *$ |
| MM70C97/MM80C97 TRI-STATE® Hex Non-Inverting Buffer | 60 | 60 | B | 1* |
| MM78C29/MM88C29 Quad Single Ended Line Driver | 150 | 200 | NA | 5* |
| MM78C30/MM88C30 Dual Differential Line Driver | 200 | 350 | NA | 5* |

Note 1: $t_{\text {pd }}$ shown is from data input to output. For more detailed specifications see individual data sheet.
Note 2: $t_{p d}$ shown is from clock to output. For more detailed specifications see individual data sheet.
Note 3: CPD numbers shown are for independent identical functions within a package. For instance the total CPD for a MM75C157 is $4 \times 20 \mathrm{pF}=80 \mathrm{pF}$ while the total CPD for the MM74C173 is 180 pF because all flip-flops have a common clock.


For complete explanation on use of curves see application note AN-90, 54C/74C Family Characteristics.

74C CROSS REFERENCE


[^0]
## 4000 CROSS REFERENCE


 そ

## MM54C00/MM74C00 quad two-input NAND gate <br> MM54C02/MM74C02 quad two-input NOR gate <br> MM54C04/MM74C04 hex inverter <br> MM54C10/MM74C10 triple three-input NAND gate <br> MM54C20/MM74C20 dual four-input NAND gate

## general description

These logic gates employ complementary MOS (CMOS) to achieve wide power supply operating range, low power consumption, high noise immunity and symmetric controlled rise and fall times. With features such as this the 54C/74C logic family is close to ideal for use in digital systems. Function and pin out compatibility with series 54/74 devices minimizes design time for those designers already familiar with the standard 54/74 logic family.

All inputs are protected from damage due to static discharge by diode clamps to $\mathrm{V}_{\mathrm{CC}}$ and GND.

## features

- Wide supply voltage range 3.0 V to 15 V
- Guaranteed noise margin
- High noise immunity
$0.45 \mathrm{~V}_{\mathrm{cc}}$ typ.
- Low power consumption $10 \mathrm{nW} /$ package typ.
- Low power
fan out of 2
TTL compatibility driving 74L


## connection diagrams

MM54C00/MM74C00


MM54C02/MM74C02


MM54C04/MM74C04


MM54C10/MM74C10


MM54C20/MM74C20


# absolute maximum ratings (Note 1) 

Voltage at Any Pin
Operating Temperature Range

54 C

74C
Storage Temperature Range
Maximum $V_{c c}$ Voltage
Package Dissipation
Lead Temperature (Soldering, 10 seconds)

16 V
-0.3 V to $\mathrm{V}_{\mathrm{cc}}+0.3 \mathrm{~V}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$\because-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
500 mW
$300^{\circ} \mathrm{C}$
dc electrical characteristics
$\mathrm{Min} / \mathrm{max}$ limits apply across the guaranteed temperature range unless otherwise noted.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| cmos to cmos |  |  |  |  |  |
| ```Logical " }1\mathrm{ " Input Voltage (V VN(1) Logical "O" Input Voltage (ViN(0) Logical "1" Output Voltage (V Out(1) Logical " 0" Output Voltage (V VOT(0) Logical "1" Input Current (IIN(1) Logical "0" Input Current (IIN(O) Supply Current (Icc)``` |  | $\begin{aligned} & 3.5 \\ & 8.0 \end{aligned}$ <br> 4.5 <br> 9.0 $-1.0$ | $\begin{gathered} 0.005 \\ -0.005 \\ 0.01 \end{gathered}$ | 1.5 2.0 <br> 0.5 <br> 1.0 <br> 1.0 <br> 15 | $\begin{gathered} V \\ V \\ V \\ V \\ V \\ V \\ V \\ V \\ \mu A \\ \mu A \\ \mu A \end{gathered}$ |
| LOW POWER TO CMOS. - |  |  |  |  |  |
| Logical " 1 " Input Voltage ( $\mathrm{V}_{\text {IN(1) }}$ ) <br> Logical " 0 " Input Voltage ( $\mathrm{V}_{1 \mathrm{~N}(0)}$ ) <br> Logical "1" Output Voltage ( $\mathrm{V}_{\text {OUT(1) }}$ ) <br> Logical " 0 " Output Voltage ( $V_{\text {OUT }(0)}$ ) | $54 \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V}$ <br> $74 \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ <br> $54 \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ <br> $74 \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=4.75 \mathrm{~V}$ <br> $54 \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-10 \mu \mathrm{~A}$ <br> $74 \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-10 \mu \mathrm{~A}$ <br> $54 \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=+10 \mu \mathrm{~A}$ <br> $74 \mathrm{C}, \mathrm{V}_{\mathrm{Cc}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=+10 \mu \mathrm{~A}$ | $\begin{aligned} & \mathrm{v}_{\mathrm{cc}}-1.5 \\ & \mathrm{v}_{\mathrm{cc}}-1.5 \end{aligned}$ $\begin{aligned} & 4.4 \\ & 4.4 \end{aligned}$ |  | $\begin{aligned} & 0.8 \\ & 0.8 \\ & \\ & 0.4 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \end{aligned}$ |
| CMOS TO LOW POWER |  |  |  |  |  |
| Logical "1" Input Voltage ( $\mathrm{V}_{\text {IN(1) }}$ ) <br> Logical " 0 " Input Voltage ( $\mathrm{V}_{\text {IN }(0)}$ ) <br> Logical "1" Output Voltage (Vout(i)) <br> Logical " 0 " Output Voltage ( $\mathrm{V}_{\text {OUt }(0)}$ ) | 54C, $V_{\mathrm{cc}}=4.5 \mathrm{~V}$ <br> $74 \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=4.75 \mathrm{~V}$ <br> $54 \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V}$ <br> $74 \mathrm{C}, \mathrm{V}_{\mathrm{Cc}}=4.75 \mathrm{~V}$ <br> $54 \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-360 \mu \mathrm{~A}$ <br> $74 \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-360 \mu \mathrm{~A}$ <br> $54 \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=360 \mu \mathrm{~A}$ <br> $74 \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.75, \mathrm{I}_{\mathrm{O}}=360 \mu \mathrm{~A}$ | $\begin{array}{r} 4.0 \\ 4.0 \\ \vdots \\ \hline \\ 2.4 \\ 2.4 \end{array}$ | . | $\begin{aligned} & 1.0 \\ & 1.0 \\ & 0.4 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \end{aligned}$ |
| OUTPUT DRIVE (See 54C/74C Family Characteristics Data Sheet) |  |  |  |  |  |
| Output Source Current ( 1 source ) <br> Output Source Current ( ${ }_{\text {sOURCE }}$ ) <br> Output Sink Current ( $I_{\text {SINK }}$ ) <br> Output Sink Current ( ${ }_{\text {SINK }}$ ) | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, V_{I N(O)}=0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, V_{O U T}=0 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V}, V_{I N(0)}=0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, V_{O U T}=0 \mathrm{~V} \\ & V_{C C}=5.0 \mathrm{~V}, V_{I N(1)}=5.0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, V_{O U T}=V_{C C} \\ & V_{C C}=10 \mathrm{~V}, V_{I N(1)}=10 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, V_{O U T}=V_{C C} \end{aligned}$ | 1.75 <br> 8.0 <br> 1.75 <br> 8.0 |  |  | mA <br> mA <br> mA <br> mA |

ac electrical characteristics
$T_{A}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MM54C00/MM74C00, MM54C02/MM74C02, MM54C04/MM74C04 |  |  |  |  |  |
| Propagation Delay Time to Logical " 1 " or " 0 " ( $t_{\text {pa }}$ ) <br> Input Capacitance ( $\mathrm{C}_{1 \mathrm{~N}}$ ) <br> Power Dissipation Capacitance ( $\mathrm{C}_{\text {PD }}$ ) | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ <br> (Note 2) <br> (Note 3) Per Gate or Inverter |  | $\begin{aligned} & 50 \\ & 30 \\ & 6.0 \\ & 12 \end{aligned}$ | $\begin{aligned} & 90 \\ & 60 \end{aligned}$ | ns ns pF pF |
| MM54C10/MM74C10 |  |  |  |  |  |
| Propagation Delay Time to Logical " 1 " or " 0 " ( $t_{\mathrm{pd}}$ ) <br> Input Capacitance ( $\mathrm{C}_{\mathrm{IN}_{N}}$ ) <br> Power Dissipation Capacitance ( $\mathrm{C}_{\text {PD }}$ ) | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ <br> (Note 2) <br> (Note 3) Per Gate |  | $\begin{aligned} & 60 \\ & 35 \\ & 7.0 \\ & 18 \end{aligned}$ | $\begin{aligned} & 100 \\ & 70 \end{aligned}$ | $\begin{gathered} \mathrm{ns} \\ \mathrm{~ns} \\ \mathrm{pF} \\ \mathrm{pF} \end{gathered}$ |
| MM54C20/MM74C20 |  |  |  |  |  |
| Propagation Delay Time to Logical " 1 " or " 0 " ( $t_{\text {pa }}$ ) <br> Input Capacitance ( $\mathrm{C}_{\text {IN }}$ ) <br> Power Dissipation Capacitance ( $\mathrm{C}_{\text {PD }}$ ) | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=10 \mathrm{~V} \end{aligned}$ <br> (Note 2) <br> (Note 3) Per Gate |  | $\begin{array}{r} 70 \\ 40 \\ 9 \\ 30 \end{array}$ | $\begin{aligned} & 115 \\ & 80 \end{aligned}$ | ns ns pF pF |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Capacitance is guaranteed by periodic testing
Note 3: $C_{P D}$ determines the no load ac power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note - AN-90

## typical performance characteristics



## typical performance characteristics (con't)


switching time waveforms and ac test circuits


NOTE: DELAYS MEASURED WITH INPUT $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}} \leq \mathbf{2 0} \mathrm{ns}$.

## MM54C08/MM74C08 quad 2-input AND gate MM54C86/MM74C86 quad 2-input EXCLUSIVE-OR gate

## general description

Employing complementary MOS (CMOS) transistors to achieve wide power supply operating range, low power consumption and high noise margin these gates provide basic functions used in the implementation of digital integrated circuit systems. The N and P -channel enchancement mode transistors provide a symmetrical circuit with output swing essentially equal to the supply voltage. No dc power other than that caused by leakage current is consumed during static condition. All inputs are protected from damage due to static discharge by diode clamps to $\mathrm{V}_{\mathrm{Cc}}$ and GND.

## features

- Wide supply voltage range 3.0 V to 15 V
- Guaranteed noise margin 1.0V
- High noise immunity $0.45 \mathrm{~V}_{\mathrm{cc}}$ typ
- Low power
fan out of. 2 driving 74L
- Low power $10 \mathrm{nW} /$ package typ consumption


## connection diagrams



MM54C86/MM74C86


## truth tables



MM54C86/MM74C86

| INPUTS |  | OUTPUTS |
| :---: | :---: | :---: |
| A | B | $Y$ |
| L | L | L |
| L | H | H |
| H | L | H |
| H | H | L |

## absoluṭe maximum ratings (Note 1 )

## Voltage at Any Pin

Operating Temperature Range
MM54C08, MM54C86
MM74C08, MM74C86
Storage Temperature Range
Package Dissipation
Operating $V_{c c}$ Range
Absolute Maximum $V_{\text {cc }}$
Lead Temperature (Soldering, 10 seconds)
-0.3 V to $\mathrm{V}_{\mathrm{cc}}+0.3 \mathrm{~V}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
500 mW
3.0 V to 15 V

16 V
$300^{\circ} \mathrm{C}$

## dc electrical characteristics

$\mathrm{Min} / \mathrm{max}$ limits apply across temperature range, unless otherwise noted.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| cmos to cmos |  |  |  |  |  |
| Logical "1" Input Voltage ( $\mathrm{V}_{\text {IN(1) }}$ ) <br> Logical " 0 " Input Voltage ( $\mathrm{V}_{\text {IN }(0)}$ ) <br> Logical " 1 " Output Voltage ( $\mathrm{V}_{\text {OUT (1) }}$ ) <br> Logical " 0 " Output Voltage (Vout(0)) <br> Logical " 1 " Input Current (I ${ }_{\mathrm{IN}(1)}$ ) <br> Logical " 0 " Input Current (IIN(0) <br> Supply Current ( $I_{\text {CC }}$ ) | $\begin{aligned} & V_{\mathrm{CC}}=5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V} \\ & V_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-10 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V}, I_{\mathrm{O}}=-10 \mu \mathrm{~A} \\ & V_{\mathrm{CC}}=5.0 \mathrm{~V}, I_{\mathrm{O}}=+10 \mu \mathrm{~A} \\ & V_{\mathrm{CC}}=10 \mathrm{~V}, I_{\mathrm{O}}=+10 \mu \mathrm{~A} \\ & V_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=15 \mathrm{~V} \\ & V_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{~V}_{I \mathrm{~N}}=0 \mathrm{~V} \\ & V_{\mathrm{CC}}=15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 8.0 \end{aligned}$ $4.5$ $9.0$ $-1.0$ | $\begin{gathered} 0.005 \\ -0.005 \\ 0.01 \end{gathered}$ | $\begin{aligned} & 1.5 \\ & 2.0 \end{aligned}$ <br> 0.5 <br> 1.0 <br> 1.0 <br> 15 | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \end{gathered}$ |
| CMOS/LPTTL INTERFACE |  |  |  |  |  |
| Logical " 1 " Input Voltage ( $\mathrm{V}_{\text {IN(1) }}$ ) <br> Logical " 0 " Input Voltage ( $\mathrm{V}_{\mathrm{IN}(0)}$ ) <br> Logical " 1 " Output Voltage (Vout(1)) <br> Logical "0" Output Voltage ( $\mathrm{V}_{\text {OUt (0) }}$ ) | $54 \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V}$ <br> $74 \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=4.75 \mathrm{~V}$ <br> $54 \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V}$ <br> $74 \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=4.75 \mathrm{~V}$ <br> $54 \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-360 \mu \mathrm{~A}$ <br> $74 \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-360 \mu \mathrm{~A}$ <br> $54 \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=+360 \mu \mathrm{~A}$ <br> $74 \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=+360 \mu \mathrm{~A}$ | $\begin{aligned} & V_{c c}-1.5 \\ & V_{c c}-1.5 \end{aligned}$ $\begin{aligned} & 2.4 \\ & 2.4 \end{aligned}$ | " ${ }^{\text {, }}$ | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ <br> 0.4 $0.4$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{v} \\ & \mathrm{~V} \\ & \mathrm{v} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| OUTPUT DRIVE (See 54C/74C Family Characteristics Data Sheet) |  |  |  |  |  |
| Output Source Current (ISOURCE $)$ <br> (P-Channel) <br> Output Source Current (I SOURCE) <br> (P-Channel). <br> Output Sink Current (I ${ }_{\text {SINK }}$ ) <br> ( N -Channel) <br> Output Sink Current ( $I_{\text {SINK }}$ ) <br> ( N -Channel) | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, V_{\text {OUT }}=0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C} \\ & V_{C C}=10 \mathrm{~V}, V_{\text {OUT }}=0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C} \\ & V_{C C}=5.0 \mathrm{~V}, V_{O U T}=V_{C C} \\ & T_{A}=25^{\circ} \mathrm{C} \\ & V_{C C}=10 \mathrm{~V}, V_{O U T}=V_{C C} \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | $-1.75$ $-8.0$ $1.75$ $8.0$ | $-3.3$ <br> $-15$ <br> 3.6 <br> 16 | , | mA <br> mA <br> mA <br> mA |

## ac electrical characteristics

(MM54C08/MM74C08) $T_{A}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX |
| :--- | :--- | :--- | :--- | :---: |
| Propagation Delay Time to Logical | $V_{C C}=5.0 \mathrm{~V}$ |  | 80 | 140 |
| " 1 " or " 0 " $\left(t_{p d}\right)$ | $V_{c c}=10 \mathrm{~V}$ |  | 40 | 70 |
| Input Capacitance ( $C_{1 N}$ ) | Note 2 |  | 5.0 | ns |
| Power Dissipation Capacitance $\left(C_{p d}\right)$ | Note 3 Per Gate |  | pF |  |

ac electrical characteristics
(MM54C86/MM74C86) $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, unless otherwise specified

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay Time to Logical " 1 " or " 0 " $\left\langle t_{\text {pd }}\right\rangle$ <br> Input Capacitance ( $\mathrm{C}_{1 \mathrm{~N}}$ ) <br> Power Dissipation Capacitance ( $\mathrm{C}_{\mathrm{pd}}$ ) | $\begin{aligned} & \mathrm{V}_{\mathrm{Cc}}=5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=10 \mathrm{~V} \end{aligned}$ <br> Note 2 <br> Note 3 Per Gate |  | 110 <br> 50 <br> 5.0 <br> 20 | $\begin{aligned} & 185 \\ & 90 \end{aligned}$ | $\begin{gathered} \mathrm{ns} \\ \mathrm{~ns} \\ \mathrm{pF} \\ \mathrm{pF} \end{gathered}$ |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Capacitance is guaranteed by periodic testing.
Note 3: CPD determines the no load ac power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note, AN-90.

## typical performance characteristics


switching time waveforms


MM54C14/MM74C14 hex schmitt trigger

## general description

The MM54C14/MM74C14 Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with N and P-channel enhancement transistors. The positive and negative going threshold voltages, $\mathrm{V}_{\mathrm{T}+}$ and $\mathrm{V}_{\mathrm{T}-}$, show low variation with respect to temperature ( $\operatorname{typ} 0.0005 \mathrm{~V} /{ }^{\circ} \mathrm{C}$ at $\mathrm{V}_{\mathrm{cc}}=10 \mathrm{~V}$ ), and hysteresis, $\mathrm{V}_{\mathrm{T}^{+}}-\mathrm{V}_{\mathrm{T}-} \geq 0.2 \mathrm{~V}_{\mathrm{Cc}}$ is guaranteed.

All inputs are protected from damage due to static discharge by diode clamps to $\mathrm{V}_{\mathrm{Cc}}$ and GND.

## features

- Wide supply voltage range 3.0 V to 15 V
- High noise immunity $0.70 \mathrm{~V}_{\text {cc }}$ typ
- Low power

TTL compatibility
fan out of 2
driving 74L
$0.4 \mathrm{~V}_{\text {cc }}$ typ
$0.2 \mathrm{~V}_{\text {cc }}$ guaranteed

## connection diagram



## absolute maximum ratings

Voltage at Any Pin
Operating Temperature Range
MM54C14
MM74C14
Storage Temperature Range
-0.3 V to $\mathrm{V}_{\mathrm{cc}}+0.3 \mathrm{~V}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Package Dissipation
500 mW
Operating $V_{\text {cc }}$ Range 3.0 V to 15 V

Absolute Maximum $\mathrm{V}_{\mathrm{cc}}$
16 V
Lead Temperature (Soldering, 10 seconds) $300^{\circ} \mathrm{C}$
dc electrical characteristics Min/max limits apply across temperature range, unless otherwise noted.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CMOS TO CMOS |  |  |  |  |  |
| $V_{T+}$ Positive Going Threshold Voltage | $\begin{aligned} & V_{c c}=5 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \\ & V_{c c}=15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 6.0 \\ & 9.0 \end{aligned}$ | $\begin{array}{r} 3.6 \\ 6.8 \\ 10.0 \end{array}$ | $\begin{array}{r} 4.3 \\ 8.6 \\ 12.9 \end{array}$ | V |
| $V_{T}$ - Negative Going Threshold | $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$ | 0.7 | 1.4 | 2.0 | V |
| Voltage | $V_{c c}=10 \mathrm{~V}$ $V_{c c}=15 \mathrm{~V}$ | 1.4 2.1 | 3.2 5.0 | 4.0 6.0 | V |
|  | $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$ | 1.0 | 2.2 | 3.6 | v |
|  | $\mathrm{V}_{\mathrm{cc}}=10 \mathrm{~V}$ | 2.0 | 3.6 | 7.2 | V |
|  | $V_{c c}=15 \mathrm{~V}$ | 3.0 | 5.0 | 10.8 | V |
| Logical "1" Output Voltage ( $\mathrm{V}_{\text {out (1) }}$ ) | $\begin{aligned} & V_{c c}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-10 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{cc}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-10 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 9.0 \end{aligned}$ |  |  | V |
| Logical " 0 " Output Voltage ( $\mathrm{V}_{\text {out (0) }}$ ) | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, \quad I_{O}=+10 \mu \mathrm{~A} \\ & V_{C C}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=+10 \mu \mathrm{~A} \end{aligned}$ |  |  | $\begin{aligned} & 0.5 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Logical " 1 " Input Current ( $I_{\text {IN(1) }}$ ) | $V_{C C}=15 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=15 \mathrm{~V}$ |  | 0.005 | 1.0 | $\mu \mathrm{A}$ |
| Logical " 0 " Input Current ( $1_{\text {IN ( }}(0)$ ) | $V_{C C}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -1.0 | $-0.005$ |  | $\mu \mathrm{A}$ |
| Supply Current ( ${ }_{\text {cc }}$ ) | $\begin{aligned} & V_{C C}=15 \mathrm{~V}, V_{I N}=0 \mathrm{~V} / 15 \mathrm{~V} \\ & V_{C C}=5 \mathrm{~V}, \mathrm{~V}_{1 N}=2.5 \mathrm{~V}(\text { Note } 4) \\ & V_{\mathrm{CC}}=10 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{~N}}=5 \mathrm{~V}(\text { Note } 4) \\ & V_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=7.5 \mathrm{~V}(\text { Note 4) } \end{aligned}$ |  | $\begin{aligned} & 0.05 \\ & 20 \\ & 200 \\ & 600 \end{aligned}$ | 15 | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |

CMOS/LPTTL INTERFACE

| Logical "1" Input Voltage ( $\mathrm{V}_{\text {IN(1) }}$ ) | $V_{c c}=5 \mathrm{~V}$ | 4.3 |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Logical " 0 " Input Voltage ( $\mathrm{V}_{\text {IN (0) }}$ ) | $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$ |  |  | 0.7 | v |
| Logical "1" Output Voltage | $54 \mathrm{C}, \mathrm{V}_{C C}=4.5 \mathrm{~V}, \quad \mathrm{I}_{\mathrm{O}}=-360 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| (Vout(1)) | $74 \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=4.75 \mathrm{~V}, \mathrm{I}_{0}=-360 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| Logical '0' Output Voltage | $54 \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V}, \mathrm{I}_{0}=360 \mu \mathrm{~A}$ |  |  | 0.4 | V |
| ( $\mathrm{V}_{\text {Out (0) }}$ ) | $74 \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=4.75 \mathrm{~V}, \mathrm{I}_{0}=360 \mu \mathrm{~A}$ |  |  | 0.4 | V |

## OUTPUT DRIVE (See 54C/74C Family Characteristics Data Sheet)

Output Source Current
(Isource) (P-Channel)
Output Source Current
(ISOURCE) (P-Channel)
Output Sink Current (ISINK) ( N -Channel)

Output Sink Current (ISINK) ( N -Channel)

| $V_{C C}=5 \mathrm{~V}, V_{\text {OUT }}=0 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$ | -1.75 | -3.3 |  | mA |
| :--- | :---: | :---: | :---: | :---: |
| $V_{C C}=10 \mathrm{~V}, V_{\text {OUT }}=0 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$ | -8.0 | -15 |  | mA |
| $V_{C C}=5 \mathrm{~V}, V_{\text {OUT }}=V_{C C}$, | 1.75 | 3.6 | mA |  |
| $T_{A}=25^{\circ} \mathrm{C}$ |  |  |  |  |
| $V_{C C}=10 \mathrm{~V}, V_{\text {OUT }}=V_{C C}$, | 8.0 | 16 | mA |  |
| $T_{A}=25^{\circ} \mathrm{C}$ |  |  |  |  |

## ac electrical characteristics

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :--- | :--- | :--- | :---: | :---: |
| Propagation Delay from Input | $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$ |  | 220 | 400 | ns |
| to Output ( $\mathrm{t}_{\mathrm{pd} \text { o }}$ or $\mathrm{t}_{\mathrm{pd} 1}$ ) | $\mathrm{V}_{\mathrm{cC}}=10$ |  | 80 | 200 | ns |
| Input Capacitance | Any Input (Note 2) | 5.0 |  | pF |  |
| Power Dissipation Capacitance <br> $\left(\mathrm{C}_{\text {PD }}\right)$ | (Note 3) Per Gate |  | 20 | pF |  |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Capacitance is guaranteed by periodic testing.
Note 3: CPD determines the no load ac power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note, AN-90.
Note 4: Only one of the six inputs is at $1 / 2 V_{C C}$, the others are either at $V_{C C}$ or GND.

## typical application

Low Power Oscillator


$$
\begin{aligned}
& \mathrm{t}_{1} \approx \operatorname{RC} \ln \frac{V_{T_{+}}}{V_{T_{-}}} \\
& \mathrm{t}_{2} \approx \operatorname{RC} \ln \frac{V_{C C}-V_{T_{-}}}{V_{C C}-V_{T_{+}}} \\
& \approx \frac{1}{R C \ln \frac{\left.V_{T_{+}+} V_{C C}-V_{T_{-}}\right)}{V_{T-}\left(V_{C C}-V_{T_{+}}\right)}}
\end{aligned}
$$



Note: The equations assume $t_{1}+t_{2} \gg t_{\text {pd } 0}+t_{\text {pd } 1}$

## typical performance characteristics



## MM54C30/MM74C30 8-input NAND gate

## general description

The logic gate employs complementary MOS (CMOS) to achieve wide power supply operating range, low power consumption and high noise immunity. Function and pin out compatibility with series $54 / 74$ devices minimizes design time for those designers familiar with the standard 54/74 logic family.

All inputs are protected from damage due to static discharge by diode clamps to $\mathrm{V}_{\mathrm{Cc}}$ and GND.

## features

- Wide supply voltage range 3.0 V to 15 V
- Guaranteed noise margin
- High noise immunity
$0.45 \mathrm{~V}_{\mathrm{cc}}$ typ
- Low power
fan out of 2
TTL compatibility


## logic and connection diagrams


top view

# absolute maximum ratings (Note 1) 

Voltage at Any Pin
Operating Temperature Range
MM54C30
MM74C30
Storage Temperature Range
Package Dissipation
Operating $\mathrm{V}_{\mathrm{cc}}$ Range
Absolute Maximum $\mathrm{V}_{\mathrm{Cc}}$
Lead Temperature (Soldering, 10 seconds)
-0.3 V to $\mathrm{V}_{\mathrm{cc}}+0.3 \mathrm{~V}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
500 mW
3.0 V to 15 V

16 V
$300^{\circ} \mathrm{C}$

## dc electrical characteristics

Min/max limits apply across temperature range, unless otherwise noted.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CMOS TO CMOS |  |  |  |  |  |
| Logical "11" Input Voltage ( $\mathrm{V}_{\text {IN(1) }}$ ) | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 8.0 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| Logical "0" Input Voltage ( $\mathrm{V}_{1 \mathrm{~N}(0)}$ ) | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ |  |  | 1.5 2.0 | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
| Logical "1" Output Voltage (Vout (1) | $\begin{aligned} & V_{c C}=5.0 \mathrm{~V}, I_{0}=-10 \mu \mathrm{~A} \\ & V_{c c}=10 \mathrm{~V}, I_{0}=-10 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 9.0 \end{aligned}$ |  |  | $\begin{aligned} & v \\ & v \end{aligned}$ |
| Logical "0" Output Voltage ( $\mathrm{V}_{\text {Out }}(0)$ ) | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V}, I_{0}=+10 \mu \mathrm{~A} \\ & V_{c c}=10 \mathrm{~V}, \quad I_{0}=+10 \mu \mathrm{~A} \end{aligned}$ |  |  | 0.5 1.0 | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| Logical "1" Input Current ( $\mathrm{I}_{\text {IN }(1)}$ ) | $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=15 \mathrm{~V}$ |  | 0.005 | 1.0 | $\mu \mathrm{A}$ |
| Logical " 0 " Input Current ( $1_{\text {N }}(0)$ ) | $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, ~ \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ | -1.0 | -0.005 |  | $\mu \mathrm{A}$ |
| Supply Current ( $\mathrm{I}_{\text {cc }}$ ) | $V_{c c}=15 \mathrm{~V}$ |  | 0.01 | 15 | $\mu \mathrm{A}$ |
| CMOS/LPTTL INTERFACE |  |  |  |  |  |
| Logical "1" Input Voltage ( $\mathrm{V}_{\text {IN }(1)}$ ) | $\begin{aligned} & 54 \mathrm{C}, V_{c C}=4.5 \mathrm{~V} \\ & 74 \mathrm{C}, V_{c \mathrm{CC}}=4.75 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{v}_{\mathrm{cc}^{-1}} .5 \\ & \mathrm{v}_{\mathrm{cc}^{-1}}{ }^{-1.5} \end{aligned}$ |  |  | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
| Logical " 0 " Input Voltage ( $\mathrm{V}_{\text {IN }}(0)$ ) | $\begin{aligned} & 54 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.5 \mathrm{~V} \\ & 74 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.75 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
| Logical " 1 " Output Voltage ( $\mathrm{V}_{\text {OUT(1) }}$ ) | $54 \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-360 \mu \mathrm{~A}$ <br> $74 \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=4.75 \mathrm{~V}, I_{\mathrm{O}}=-360 \mu \mathrm{~A}$ | 2.4 2.4 |  |  | $\begin{aligned} & v \\ & v \end{aligned}$ |
| Logical " 0 " Output Voltage ( $\mathrm{V}_{\text {Out (0) }}$ ) | $54 \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=360 \mu \mathrm{~A}$ <br> $74 \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=360 \mu \mathrm{~A}$ |  |  | $\begin{aligned} & 0.4 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & v \\ & v \end{aligned}$ |
| OUTPUT DRIVE (See 54C/74C Family Characteristics Data Sheet) |  |  |  |  |  |
| Output Source Current (ISOURCE) (P-Channel) | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \quad V_{\text {OUT }}=0 \mathrm{~V}, \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | -1.75 | -3.3 |  | mA |
| Output Source Current (I source) <br> (P-Channel) | $\begin{aligned} & V_{C C}=10 \mathrm{~V}, \quad V_{\text {OUT }}=0 \mathrm{~V}, \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | -8.0 | -15 |  | mA |
| Output Sink Current ( $I_{\text {sink }}$ ) ( N -Channel) | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, V_{\text {OUT }}=V_{C C} \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | 1.75 | 3.6 |  | mA |
| Output Sink Current ( $1_{\text {SINK }}$ ) <br> (N.Channel) | $\begin{aligned} & V_{c C}=10 \mathrm{~V}, \quad V_{O U T}=V_{C C} \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | 8.0 | 16 |  | mA |

ac electrical characteristics $T_{A}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX |
| :--- | :--- | :--- | :--- | :---: |
| Propagation Delay Time to Logical "1" | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  | 125 | 180 |
| or "0" $\left(\mathrm{t}_{\mathrm{pd}}\right)$ | $\mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}$ |  | ns |  |
| Input Capacitance (C $\mathrm{IN}^{\prime}$ ) | (Note 2) |  | ns |  |
| Power Dissipation Capacitance $\left(\mathrm{C}_{\mathrm{pd}}\right)$ | (Note 3) Per Gate | 40 | pF |  |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Capacitance is guaranteed by periodic testing.
Note 3: $C_{P D}$ determines the no load ac power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note, AN-90.

## typical performance characteristics



## switching time waveforms



NOTE: DELAYS MEASURED WITH INPUT $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathbf{f}}=\mathbf{2 0} \mathrm{ns}$.
ac test circuit


## MM54C32/MM74C32 quad 2-input OR gate

## general description

Employing complementary MOS (CMOS) transistors to achieve low power and high noise margin, these gates provide the basic functions used in the implementation of digital integrated circuit systems. The N and P -channel enhancement mode transistors provide a symmetrical circuit with output swings essentially equal to the supply voltage. This results in high noise immúnity over a wide supply voltage range. No dc power other than that caused by leakage current is consumed during static conditions. All inputs are protected against static discharge damage.

## features

- Wide supply voltage range 3.0 V to 15 V
- Guaranteed noise margin 1.0 V
- High noise immunity $0.45 \mathrm{~V}_{\mathrm{Cc}}$ typ
- Low power TTL fan out of 2 compatibility


## connection diagram



| absolute maximum ratings (Note 1) |  |  |  |
| :--- | ---: | :--- | ---: |
| Voltage at Any Pin | -0.3 V to $\mathrm{V}_{\mathrm{cc}}+0.3 \mathrm{~V}$ | Package Dissipation | 500 mW |
| Operating Temperature Range | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Operating $V_{\mathrm{cc}}$ Range | Absolute Maximum $V_{\mathrm{cc}}$ |
| MM54C32 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Lead Temperature (Soldering, 10 seconds) | 3.0 V to 15 V |
| MM 74 C 32 | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  | $16 \mathrm{~V}^{\circ} \mathrm{C}$ |
| Storage Temperature Range |  |  |  |

dc electrical characteristics Min/max limits apply across temperature range, unless otherwise noted.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CMOS TO CMOS |  |  |  |  |  |
| Logical "1" Input Voltage ( $\mathrm{V}_{\text {IN(1) }}$ ) | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 8.0 \end{aligned}$ |  |  | $\begin{aligned} & V \\ & v \end{aligned}$ |
| Logical " 0 " Input Voltage ( $\mathrm{V}_{1 \mathrm{~N}(0)}$ ) | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 1.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & \text { V } \\ & \mathrm{V} \end{aligned}$ |
| Logical "1" Output Voltage ( $\mathrm{V}_{\text {Out(1) }}$ ) | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, I_{O}=-10 \mu \mathrm{~A} \\ & V_{C C}=10 \mathrm{~V}, I_{O}=-10 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 9.0 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Logical " 0 " Output Voltage ( $\mathrm{V}_{\text {OUT(0) }}$ ) | $\begin{aligned} & V_{C c}=5.0 \mathrm{~V}, I_{O}=10 \mu \mathrm{~A} \\ & V_{C C}=10 \mathrm{~V}, I_{O}=10 \mu \mathrm{~A} \end{aligned}$ |  |  | $\begin{aligned} & 0.5 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Logical "1" Input Current ( ${ }_{\text {IN }(1)}$ ) | $V_{C C}=15 \mathrm{~V}, V_{\text {IN }}=15 \mathrm{~V}$ |  | 0.005 | 1.0 | $\mu \mathrm{A}$ |
| Logical "0" Input Current ( $1_{\text {IN }(0)}$ ) | $V_{C C}=15 \mathrm{~V}, V_{\text {IN }}=0 \mathrm{~V}$ | -1.0 | -0.005 |  | $\mu \mathrm{A}$ |
| Supply Current ( ${ }_{\text {cce }}$ ) - | $V_{C C}=15 \mathrm{~V}$ |  | 0.05 | 15 | $\mu \mathrm{A}$ |
| CMOS/LPTTL INTERFACE |  |  |  |  |  |
| ```Logical "1" Input Voltage (VIN(1) MM54C32 MM74C32``` | $\begin{aligned} & V_{c c}=4.5 \mathrm{~V} \\ & V_{C c}=4.75 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & V_{c C^{-1}} .5 \\ & v_{C C^{-1}} .5 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| ```Logical " O" Input Voltage (V VN(0) MM54C32 MM74C32``` | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=4.75 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & V \\ & v \end{aligned}$ |
| ```Logical "1" Output Voltage (V OUT(1) MM54C32 MM74C32``` | $\begin{aligned} & V_{c c}=4.5 \mathrm{~V}, \quad \mathrm{I}_{\mathrm{O}}=-360 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{cc}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-360 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 2.4 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| ```Logical "0" Output Voltage (V VUT(0) MM54C32 MM74C32``` | $\begin{aligned} & V_{\mathrm{cc}}=4.5 \mathrm{~V}, \quad \mathrm{I}_{\mathrm{O}}=360 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{cc}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=360 \mu \mathrm{~A} \end{aligned}$ |  |  | $\begin{aligned} & 0.4 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| OUTPUT DRIVE (See 54C/74C Family Characteristics Data Sheet) |  |  |  |  |  |
| Output Source Current (Isource) (P-Channel) | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, V_{\text {OUT }}=0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | -1.75 | -3.3 |  | mA |
| Output Source Current (Isource) <br> (P-Channel) | $\begin{aligned} & V_{\mathrm{CC}}=10 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V} \\ & T_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | -8.0 | -15 |  | mA |
| Output Sink Current (ISINK) <br> ( N -Channel) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | 1.75 | 3.6 |  | mA |
| Output Sink Current (ISINK) <br> (N-Channel) | $\begin{aligned} & V_{C C}=10 \mathrm{~V}, V_{\text {OUT }}=V_{C C} \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | 8.0 | 16 |  | mA |

ac electrical characteristics $T_{A}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Provagation Delay Time to Logical " 1 " <br> ( $t_{\text {pd1 }}$ ) or " 0 " ( $t_{\text {pdo }}$ ) | $\begin{aligned} & v_{c c}=5 \mathrm{~V} \\ & v_{c c}=10 \mathrm{~V} \end{aligned}$ |  | 80 35 | $\begin{aligned} & 150 \\ & .70 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Input Capacitance ( $\mathrm{C}_{\text {IN }}$ ) | Any Input (Note 2) |  | 5 |  | pF |
| Power Dissipation Capacitance ( $\mathrm{C}_{\mathrm{pa}}$ ) | Per Gate (Note 3) |  | 15 |  | pF |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Capacitance is guaranteed by periodic testing.
Note 3: CPD determines the no load ac power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note, AN-90.

MM54C42/MM74C42 BCD to decimal decoder

## general description

The MM54C42/MM74C42 one-of-ten decoder is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. This decoder produces a logical " 0 " at the output corresponding to a four bit binary input from zero to nine, and a logical " 1 " at the other outputs. For binary inputs from ten to fifteen all outputs are logical " 1 ".

## features

- Supply voltage range

3 V to 15 V
drive 2 LPTTL loads
$0.45 \mathrm{~V}_{\mathrm{CC}}$ (typ.)

- Low power
- Medium speed operation


## applications

- Automotive
- Data terminals
- Instrumentation
- Medical electronics
- Alarm systems
- Industrial electronics
- Remote metering
- Computers


## schematic diagram




INPUT PROTECTION FOR ALL INPUTS

## connection diagram


truth table

| INPUTS | OUTPUTS |
| :---: | :---: |
| D C B A | 123456789 |
| 000 | 0 1 1 1 1 1 1 1 1 |
| 000 | 10011111111111 |
| 001 | 11001.11111111 |
| 001 | $1 \begin{array}{lllllllllll}1 & 1 & 1 & 1 & 1 & 1 & \end{array}$ |
| 010 | 1111100111111 |
| 010 | 1111101111 |
| 01.1 | 111111100111 |
| 01 | 11111119011 |
| 10 | 1111111111101 |
| 10 | 11111.1 .11110 |
| 10 |  |
| 10 | 1.111111111 |
| 0 | 11111111111 |
| 11 | 1111.111191111 |
| 1110 | 11111.1111111 |
| 1. | 111111111 |

## absolute maximum ratings

Voltage at Any Pin (Note 1
Operating Temperature MM54C42 MM74C42
Maximum $\mathrm{V}_{\mathrm{Cc}}$ Voltage
-0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ 500 mW 3 V to 15 V $300^{\circ} \mathrm{C}$
electrical characteristics Min/Max limits apply across temperature range unless otherwise specified


Note 1: This device should not be connected to circuits with the power on because high transient voltages may cause permanent damage.

## MM54C48/MM74C48 BCD-to-7 segment decoder

## general description

The MM54C48/MM74C48 BCD-to-7 segment decoder is a monolithic complementary MOS (CMOS) integrated circuit constructed with N - and P -channel enhancement transistors. Seven NAND gates and one driver are connected in pairs to make binary-coded decimal (BCD) daṭa and its complement available to the seven decoding AND-OR-INVERT gates. The remaining NAND gate and three input buffers provide test blanking input/rippleblanking oûtput, and ripple-blanking inputs.

## features

- Wide supply voltage range $\quad 3.0 \mathrm{~V}$ to 15 V
- Guaranteed noise margin 1.0 V
- High noise immunity $0.45 \mathrm{~V}_{\mathrm{Cc}}$ typ
- Low power TTL compatibility driving 74L
- High current sourcing output (up to 50 mA )
- Ripple blanking for leading or trailing zeros (optional)
- Lamp test provision


## connection diagram



## absolute maximum ratings（Note 1）

Voltage at Any Pin
Operating Temperature Range MM54C48 MM74C48
Storage Temperature Range
Package Dissipation
Operating $\mathrm{V}_{\mathrm{cc}}$ Range
Absolute Maximum $\mathrm{V}_{\mathrm{Cc}}$
Lead Temperature（Soldering， 10 seconds）
-0.3 V to $\mathrm{V}_{\mathrm{Cc}}+0.3 \mathrm{~V}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
500 mW
3.0 V to 15 V

16 V
$300^{\circ} \mathrm{C}$

## dc electrical characteristics

$\mathrm{Min} / \mathrm{max}$ limits apply across temperature range，unless otherwise noted．

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| cmos to cmos |  |  |  |  |  |
| Logical＂1＂Input Voltage（ $\mathrm{V}_{\text {IN（1）}}$ ） | $\begin{aligned} & V_{\mathrm{cc}}=5.0 \mathrm{~V} \\ & V_{\mathrm{cc}}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 8.0 \end{aligned}$ |  |  | $\begin{aligned} & v \\ & v \end{aligned}$ |
| Logical＂ 0 ＂Input Voltage（ $\mathrm{V}_{\text {IN（0）}}$ ） | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 1.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & v \\ & v \end{aligned}$ |
| Logical＂ 1 ＂Output Voltage（ $\mathrm{V}_{\text {OUT（1）}}$ ） （RB Output Only） | $\begin{aligned} & V_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-10 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-10 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 9.0 \end{aligned}$ |  |  | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
| Logical＂0＂Output Voltage（ $\mathrm{V}_{\text {OUT（0）}}$ ） | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=+10 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{cc}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=+10 \mu \mathrm{~A} \end{aligned}$ |  |  | $\begin{aligned} & 0.5 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
| Logical＂＂1＂Input Current（ $\mathrm{I}_{\text {IN（1）}}$ ） | $\mathrm{V}_{\text {CC }}=15 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=15 \mathrm{~V}$ |  | 0.005 | 1.0 | $\mu \mathrm{A}$ |
| Logical＂ 0 ＂Input Current（ $1_{\text {IN }(0)}$ ） | $V_{C C}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | －1．0 | －0．005 |  | $\mu \mathrm{A}$ |
| Supply Current（ $\mathrm{Icc}_{\text {c }}$ ） | $\mathrm{V}_{\mathrm{cc}}=15 \mathrm{~V}$ |  | 0.05 | 300 | $\mu \mathrm{A}$ |
| CMOS／LPTTL INTERFACE |  |  |  |  |  |
| Logical＂1＂Input Voltage（ $\mathrm{V}_{\text {IN（1）}}$ ） | $\begin{aligned} 54 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}} & =4.5 \mathrm{~V} \\ 74 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}} & =4.75 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}-1.5 \\ & \mathrm{~V}_{\mathrm{cc}}-1.5 \end{aligned}$ |  |  | $\begin{aligned} & v \\ & v \end{aligned}$ |
| Logical＂ 0 ＂Input Voltage（ $\mathrm{V}_{\text {IN（0）}}$ ） | $\begin{aligned} & 54 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.5 \mathrm{~V} \\ & 74 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.75 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & v \\ & v \end{aligned}$ |
| Logical＂ 1 ＂Output Voltage（ $\mathrm{V}_{\text {OUT（1）}}$ ） （RB Output Only） | $\begin{aligned} & 54 \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{I}_{\mathrm{O}}=-50 \mu \mathrm{~A} \\ & 74 \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \quad \mathrm{I}_{\mathrm{O}}=-50 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 2.4 \end{aligned}$ |  |  | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
| Logical＂0＂Output Voltage（ $\mathrm{V}_{\text {OUT（0）}}$ ） | $\begin{array}{ll} 54 \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, & \mathrm{I}_{\mathrm{O}}=360 \mu \mathrm{~A} \\ 74 \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \quad \mathrm{I}_{\mathrm{O}}=360 \mu \mathrm{~A} \end{array}$ |  |  | $\begin{aligned} & 0.4 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & v \\ & v \end{aligned}$ |
| OUTPUT DRIVE（See 54C／74C Family Characteristics Data Sheet） |  |  |  |  |  |
| Output Source Current（I SOURCE ） （P－Channel）（RB Output Only） | $\mathrm{V}_{\text {cC }}=4.75 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0.4 \mathrm{~V}$ |  |  | －0．80 | mA |
| Output Sink Current（1sink） （N－Channel） | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \quad \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | 1.75 | 3.6 |  | mA |
| Output Sink Current（ $I_{\text {SINK }}$ ） （N－Channel） | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}, \quad \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\mathrm{CC}} \\ & T_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | 8.0 | 16 |  | mA |
| Output Source Current | $\mathrm{V}_{\text {CC }}=5.0 \mathrm{~V}, \quad \mathrm{~V}_{\text {OUT }}=3.4$ | 20 |  | 50 | mA |
| （NPN Bipolar） | $\mathrm{V}_{\text {cC }}=5.0 \mathrm{~V}, \quad \mathrm{~V}_{\text {OUT }}=3.0$ |  |  | 65 | mA |
|  | $\begin{array}{ll} V_{\mathrm{CC}}=10 \mathrm{~V}, & V_{\text {OUT }}=8.4 \\ V_{\mathrm{CC}}=10 \mathrm{~V}, & V_{\text {OUT }}=8.0 \end{array}$ | 20 |  | $\begin{aligned} & 50 \\ & 65 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |

Note 1：＂Absolute Maximum Ratings＂are those values beyond which the safety of the device cannot be guaranteed．Except for＂Operating Temperature Range＂they are not meant to imply that the devices should be operated at these limits．The table of＂Electrical Characteristics＂ provides conditions for actual device operation．
Note 2：Capacitance is guaranteed by periodic testing．
Note 3：CPD determines the no load ac power consumption of any CMOS device．For complete explanation see 54C／74C Family Characteristics application note，AN－90．
ac electrical characteristics $T_{A}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ ；unless otherwise specified．


## typical applications

Typical Connection Utilizing the Ripple－Blanking Feature
 stage will not blank zeros）

Blanking Input Connection Diagram

（When RBO／Bl is foreed low，all segment outputs are off
regardless of the state of any other input condition）

Light Emitting Diode（LED）Readout


## typical applications (con't)



## Gas Discharge Readout



Fluorescent Readout


Liquid Crystal (LC) Readout


Direct dc drive of LC's not recommended for life of LC readouts.

## truth table

| DECIMAL OR FUNCTION | INPUTS |  |  |  |  |  | B1/RBO ${ }^{+}$ | OUTPUTS |  |  |  |  |  |  | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | LT | RB1 | D | c | B | A |  | a | b | c | d | e | f | $g$ |  |
| 0 | H | H | L | L. | L | L | H | H | H | H | H | H | H | L | 1 |
| 1 | H | X | L | L | L | H | H | L | H | H | L | L | L | L | 1 |
| 2 | H | x | L | L | H | L | H | H | H | L | H | H | L | H |  |
| 3 | H | x | L | L | H | H | H | H | H | H | H | L | L | H |  |
| 4 | H | x | L | H | L | L | H | L | H | H | L | L | H | H |  |
| 5 | H | $\times$ | L. | H | L | H | H | H | 1 | H | H | L | H | H |  |
| 6 | H | x | L | H | H | L | H | L | 1 | H | H | H | H | H |  |
| 7 | H | x | L | H | H | H | H | H | H | H | L | L | L | L |  |
| 8 | H | x | H | L | L | L | H | H | H | H | H | H | H | H |  |
| 9 | H | x | H | L | L | H | H | H | H | H | L | L | H | H |  |
| 10 | H | x | H | L | H | L | H | L | L | L | H | H | L | H |  |
| 11 | H | $x$ | H | L | H | H | H | L. | L | H | H | L | 1 | H |  |
| 12 | H | x | H | H | L | L | H | L | H | L | L | L | H | H |  |
| 13 | $\mathrm{H}^{\prime}$ | x | H | H | L | H, | H | H | L | L. | H | L | H | H |  |
| 14 | H | $\times$ | H | H | H | L | H | L | L | L | H | H | H | H |  |
| 15 | H | x | H | H | H | H | H | L | L | L | L | L | L | L |  |
| B1 | $\times$ | x | x | x | $\times$ | x | L | L | L | L | L | L | L | L | 2 |
| R81 | H | L | L | L | L | L | L | L | L | L | L | L | L | L | 3 |
| LT | L | x | x | X | $\times$ | x | H | H | H | H | H | H | H | H | 4 |

$H=$ high level, $L=$ low level, $X=$ irrelevant
Note 1: The blanking input (BI) must be open when output functions $0-15$ are desired. The ripple-blanking input (RBI) must be high, if blanking of a decimal zero is not desired.
Note 2: When a low logic level is applied directly to the blanking input (BI), all segment outputs are low regardless of the level of any other input. Note 3: When ripple-blanking input (RBI) and inputs A, B, C, and D are at a low level with the lamp-test input high, all segment outputs go low and the ripple-blanking output (RBO) goes to a low level (response condition).
Note 4: When the blanking input/ripple-blanking output (BI/RBO) is open and a low is applied to the lamp-test input, all segment outputs are high. t One $B I / R B O$ is wire-AND logic serving as blanking input (BI) and/or ripple-blanking output (RBO).

## MM54C73/MM74C73 dual J-K flip-flops with clear MM54C76/MM74C76 dual J-K flip-flops with clear and preset MM54C107/ MM74C107 dual J-K flip-flops with clear general description

These dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits constructed with N - and P-channel enhancement transistors. Each flip-flop has independent J, K, clock and clear inputs and Q and $\overline{\mathrm{Q}}$ outputs. The MM54C76/MM74C76 flip flops also include preset inputs and are supplied in 16 pin packages. These flip flops are edge sensitive to the clock input and change state on the negative going transition of the clock pulses. Clear or preset is independent of the clock and is accomplished by a low level on the respective input.

## features

- Supply voltage range
- Tenth power TTL compatible
- High noise immunity
- Low power
- Medium speed operation
$0.45 \mathrm{~V}_{\mathrm{cc}}$ (typ) 50 nW (typ)
10 MHz (typ) with 10 V supply


## logic and connection diagrams



MM54C73/MM74C73 and MM54C107/MM74C107



Note: A logic " 0 " on clear sets 0 to logic " 0 ." MM54C73/MM74C73


Note: A logic " 0 " on clear sets $\mathbf{Q}$ to logic " 0 ."
MM54C107/MM74C107


Note 1: A logic " 0 " on clear sets Q to a logic " 0 . . Note 2: A logic " 0 " on preset sets 0 to a logic " 1 ." MM54C76/MM74C76
absolute maximum ratings
Voltage at any pin (Note 1)
Operating Temperature MM54CXX
MM74CXX

$$
\begin{array}{r}
-0.3 \mathrm{~V} \text { to } \mathrm{V} \text { cc }+0.3 \mathrm{~V} \\
-55^{\circ} \mathrm{C} \text { to } 125^{\circ} \mathrm{C} \\
-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
-65^{\circ} \mathrm{C} \text { to } 150^{\circ} \mathrm{C} \\
16 \mathrm{~V} \\
500 \mathrm{~mW} \\
300^{\circ} \mathrm{C} \\
+3 \mathrm{~V} \text { to } 15 \mathrm{~V}
\end{array}
$$

Lead Temperature (Soldering, 10 sec )
electrical characteristics


Note 1: This device should not be connected to circuits with the power on because high transient voltages may cause permanent damage.
ac test circuit


## typical applications



Shift Registers


| $t_{n}$ |  | $t_{n+1}$ |
| :---: | :---: | :---: |
| $J$ | $K$ | $Q$ |
| 0 | 0 | $Q_{n}$ |
| 0 | 1 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | $\bar{Q}_{n}$ |

$\mathrm{t}_{\mathrm{n}}=$ bit time before clock pulse. $t_{n+1}=$ bit time after clock pulse.

## 74C Compatibility



Guaranteed Noise Margin as a
Function of $V_{\mathbf{C C}}$


## switching time waveforms



## MM54C74／MM74C74 dual D flip－flop general description

The MM54C74／MM74C74 dual D flip flop is a monolithic complementary MOS（CMOS） integrated circuit constructed with N －and P－channel enhancement transistors．Each flip flop has independent data，preset，clear and clock inputs and Q and $\overline{\mathrm{Q}}$ outputs．The logic level present at the data input is transferred to the output during the positive going transition of the clock pulse．Preset or clear is independent of the clock and accomplished by a low level at the preset or clear input．

## features

－Supply voltage range
－Tenth power TTL compatible
－High noise immunity
－Low power
－Medium speed operation

## logic and connection diagrams



## absolute maximum ratings

Voltage at any pin (Note 1)
Operating temperature MM54C74 MM74C74
Storage temperature
Maximum $V_{\text {cc }}$ Voltage
Package dissipation
Lead temperature (Soldering, 10 sec i
Operating $\mathrm{V}_{\mathrm{cc}}$ range
-0.3 V to $\mathrm{V} \mathrm{CC}+0.3 \mathrm{~V}$
$-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
16 V
500 mW
$300^{\circ} \mathrm{C}$
+3 V to +15 V
electrical characteristics
$\mathrm{Min} / \mathrm{Max}$ limits apply across temperature range unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CMOS TO CMOS |  |  |  |  |  |
| Logical "1" Input Voltage $\mathrm{V}_{\text {IN(1) }}$ | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ | 3.5 |  |  | V |
|  | $V_{c c}=10.0 \mathrm{~V}$ | 8.0 |  |  | V |
| Logical "0" Input Voltage VIN(0) | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ |  |  | 1.5 | v |
|  | $V_{c c}=10.0 \mathrm{~V}$ |  |  | 2.0 | v |
| Logical "1" Output Voltage $\mathrm{V}_{\text {OUT(1) }}$ | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ | 4.5 |  |  | v |
|  | $V_{c c}=10.0 \mathrm{~V}$ | 9.0 |  |  | v |
| Logical " 0 " Output Voltage $\mathrm{V}_{\text {Out }}$ (0) | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ |  |  | 0.5 | V |
|  | $V_{c c}=10.0 \mathrm{~V}$ |  |  | 1.0 | V |
| Logical " 1 " Input Current $\mathrm{I}_{\text {IN(1) }}$ | $\mathrm{V}_{\text {cc }}=15.0 \mathrm{~V}$ |  |  | 1.0 | $\mu \mathrm{A}$ |
| Logical "0" Input Current $\mathrm{I}_{\text {IN(0) }}$ | $V_{c c}=15.0 \mathrm{~V}$ | -1.0 |  |  | $\mu \mathrm{A}$ |
| Supply Current Icc | $V_{c c}=15.0 \mathrm{~V}$ |  | 0.05 | 60 | $\mu \mathrm{A}$ |
| Input Capacitance | Any Input |  | 5.0 |  | pF |
| Propagation Delay Time to a Logical " 0 " $t_{\text {pao }}$ or Logical " 1 " $t_{p d 1}$ from clock to Q or $\overline{\mathrm{Q}}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 180 | 300 | ns |
|  | $\mathrm{V}_{\mathrm{CC}}=10.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 70 | 110 | ns |
| Propagation Delay Time to a Logical " 0 " from Preset or Clear | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 180 | 300 | ns |
|  | $\mathrm{V}_{\mathrm{CC}}=10.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 70 | 110 | ns |
| Propagation Delay Time to a Logical " 1 " from Preset or Clear | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 250 | 400 | ns |
|  | $V_{C C}=10.0 \mathrm{~V}, \mathrm{C}_{L}=50 \mathrm{pF}, \mathrm{T}_{A}=25^{\circ} \mathrm{C}$ | , | 100 | 150 | ns |
| Time Prior to Clock Pulse That Data Must be Present $\mathrm{t}_{\text {SETUP }}$ | $V_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 100 | 50 |  | ns |
|  | $V_{C C}=10.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 40 | 20 |  | ns |
| Time After Clock Pulse That Data Must be Held | $V_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | -20 | 0 | ns |
|  | $\mathrm{V}_{\mathrm{CC}}=10.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | -8.0 | 0 | ns |
| Minimum Clock Pulse Width$\left(t_{W L}=t_{W H}\right)$ | $V_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 100 | 250 | ns |
|  | $\mathrm{V}_{\mathrm{CC}}=10.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 40 | 100 | ns |
| Minimum Preset and Clear Pulse Width | $V_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 100 | 160 | ns |
|  | $\mathrm{V}_{\mathrm{CC}}=10.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 40 | 70 | ns |
| Maximum Clock Rise and Fall Time Maximum Clọck Frequency | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 15.0 |  |  | $\mu \mathrm{s}$ |
|  | $\mathrm{V}_{\mathrm{CC}}=10.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 5.0 |  |  | $\mu \mathrm{s}$ |
|  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 2.0 | 3.5 |  | MHz |
|  | $\mathrm{v}_{\mathrm{CC}}=10.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 5.0 | 8.0 |  | MHz |
| LOW POWER TTL/CMOS INTERFACE |  |  |  |  |  |
| Logical "1" Input Voltage VIN(1) | $\begin{aligned} & 54 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.5 \mathrm{~V} \\ & 74 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.75 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{cc}}-1.5$ |  |  |  |
| Logical "0" Input Voltage ViN(0) | $\begin{aligned} & 54 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.75 \mathrm{~V} \\ & 74 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.75 \mathrm{~V} \end{aligned}$ |  |  | 0.8 | v |
| Logical "1" Output Voltage $\mathrm{V}_{\text {OUT(1) }}$ | $\begin{aligned} & 54 \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=-360 \mu \mathrm{~A} \\ & 74 \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=-360 \mu \mathrm{~A} \end{aligned}$ | 2.4 |  |  | v |
| Logical " 0 " Output Voltage $V_{\text {Out }}(0)$ | $\begin{aligned} & 54 \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=4.50 \mathrm{~V}, I_{\mathrm{D}}=360 \mu \mathrm{~A} \\ & 74 \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=360 \mu \mathrm{~A} \end{aligned}$ |  |  | 0.4 | v |

Note 1: These devices should not be connected under power on conditions.

## switching time waveforms

## CMOS to CMOS



TTL to CMOS


## ac test circuit



## typical applications

Ripple Counter (Divide by $\mathbf{2}^{\mathbf{n}}$ )


Shift Register


Guaranteed Noise Margin as a
Function of VCC


MM54C83/MM74C83 4-bit binary full adder

## general description

The MM54C83/MM74C83 4-bit binary full adder performs the addition of two 4 -bit binary numbers. A carry input $\left(C_{0}\right)$ is included and the sum ( $\Sigma$ ) outputs are provided for each bit and the resultant carry $\left(\mathrm{C}_{4}\right)$ is obtained from the fourth bit. Since the carry-ripple-time is the limiting delay in the addition of a long word length, carry look-ahead circuitry has been included in the design to minimize this delay. Also, the logic levels of the input and output, including the carry, are in their true form. Thus the end-around carry is accomplished without the need for level inverison.

## features

- Wide supply voltage range 3 V to 15 V
- Guaranteed noise margin 1V
- High noise immunity $0.45 \mathrm{~V}_{\mathrm{Cc}}$ typ
- Low power TTL compatibility
fan out of 2 driving 74L
- Fast carry ripple' $\left(C_{0}\right.$ to $\left.C_{4}\right) \quad 50$ ns typ $@ V_{C C}=10 \mathrm{~V}$ and $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$
- Fast summing ( $\Sigma_{\text {IN }}$ to $\left.\Sigma_{\text {OUT }}\right) 125 \mathrm{~ns}$ typ $@ \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V}$ and $C_{L}=50 \mathrm{pF}$


## logic diagram



## absolute maximum ratings (Note 1)

Voltage at Any Pin
Operating Temperature Range
MM54C83
MM74C83
Storage Temperature Range
Package Dissipation
Operating $V_{c c}$ Range
-0.3 V to $\mathrm{V}_{\mathrm{Cc}}+0.3 \mathrm{~V}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
500 mW
3 V to 15 V
Absolute Maximum $\mathrm{V}_{\text {cc }}$
Lead Temperature (Soldering, 10 seconds)

## dc electrical characteristics

$\mathrm{Min} / \mathrm{max}$ limits apply across temperature range, unless otherwise noted.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| cmos to cmos |  |  |  |  |  |
| Logical "1" Input Voltage ( $\mathrm{V}_{\text {IN(1) }}$ ) | $\begin{aligned} & V_{c C}=5.0 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 8.0 \end{aligned}$ |  |  | v |
| Logical " 0 " Input Voltage ( $\mathrm{V}_{\text {IN }(0)}$ ) | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 1.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| Logical " 1 " Output Voltage ( $\mathrm{V}_{\text {Out }(1)}$ ) | $\begin{aligned} & V_{c C}=5.0 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-10 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{cc}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-10 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 9.0 \end{aligned}$ |  |  | v |
| Logical "0" Output Voltage ( $\mathrm{V}_{\text {Out(0) }}$ ) | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=+10 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=+10 \mu \mathrm{~A} \end{aligned}$ |  |  | $\begin{aligned} & 0.5 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| Logical "1" input Current ( $1_{\text {IN(1) }}$ ) | $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=15 \mathrm{~V}$ |  | 0.005 | 1.0 | $\mu \mathrm{A}$ |
| Logical " 0 " Input Current ( $\mathrm{I}_{\text {(N }(0)}$ ) | $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ | -1.0 | -0.005 |  | $\mu \mathrm{A}$ |
| Supply Current ( ${ }_{\text {cc }}$ ) | $V_{c c}=15 \mathrm{~V}$ |  | 0.05 | 300 | $\mu \mathrm{A}$ |
| CMOS/LPTTL INTERFACE |  |  |  |  |  |
| Logical " 1 " Input Voltage ( $\mathrm{V}_{\mathrm{IN}(1)}$ ) | $\begin{aligned} & 54 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.5 \mathrm{~V} \\ & 74 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.75 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}-1.5 \\ & \mathrm{~V}_{\mathrm{cc}}-1.5 \end{aligned}$ |  |  | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
| Logical "0" Input Voltage ( $\mathrm{V}_{\text {IN(0) }}$ ) | $\begin{aligned} & 54 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.5 \mathrm{~V} \\ & 74 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.75 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & v \\ & v \end{aligned}$ |
| Logical " 1 " Output Voltage ( $\mathrm{V}_{\text {OUT (1) }}$ ) | $\begin{aligned} & 54 \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-360 \mu \mathrm{~A} \\ & 74 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-360 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 2.4 \end{aligned}$ |  |  | $\begin{aligned} & v \\ & v \end{aligned}$ |
| Logical "0" Output Voltage ( $\mathrm{V}_{\text {OUT }}$ (0) ${ }^{\text {) }}$ | $\begin{aligned} & 54 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.5 \mathrm{~V}, \quad \mathrm{I}_{\mathrm{O}}=360 \mu \mathrm{~A} \\ & 74 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=360 \mu \mathrm{~A} \end{aligned}$ |  |  | $\begin{aligned} & 0.4 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
| OUTPUT DRIVE (See 54C/74C Family Characteristics Data Sheet) |  |  |  |  |  |
| Output Source Current (ISOURCE) (P-Channel) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | -1.75 | -3.3 |  | mA |
| Output Source Current (ISOurce $)$ <br> (P-Channel) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V} \\ & T_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | -8.0 | -15 |  | mA |
| Output Sink Current ( $\left.\right\|_{\text {sink }}$ ) ( N -Channel) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | 1.75 | 3.6 |  | mA |
| Output Sink Current (ISINK) <br> ( N -Channel) | $\begin{aligned} & V_{C C}=10 \mathrm{~V}, V_{\text {OUT }}=V_{C C} \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | 8.0 | 16 |  | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Capacitance is guaranteed by periodic testing.
Note 3: CPD determines the no load ac power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note, AN-90.
ac electrical characteristics $T_{A}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay from $\mathrm{C}_{0}$ to $\mathrm{C}_{4}$ ( $\mathrm{tPDO}^{\text {or }} \mathrm{t}_{\text {PD1 }}$ ) | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 120 \\ & 50 \end{aligned}$ | $\begin{aligned} & 200 \\ & 80 \end{aligned}$ | ns |
| Propagation Delay from Sum Inputs to $\mathrm{C}_{4}$ | $V_{C C}=5.0 \mathrm{~V}$ |  | 250 | 450 | ns |
| ( $\mathrm{t}_{\text {PDO }}$ or $\mathrm{t}_{\text {PD1 }}$ ) | $\mathrm{V}_{\mathrm{cc}}=10 \mathrm{~V}$ |  | 90 | 150 | ns |
| Propagation Delay from $\mathrm{C}_{0}$ to Sum Outputs | $V_{c c}=5.0 \mathrm{~V}$ |  | 350 | 550 | ns |
| ( $\mathrm{PPDO}^{\text {or } \mathrm{t}_{\text {PD1 }} \text { ) }}$ | $\mathrm{V}_{\mathrm{cc}}=10 \mathrm{~V}$ |  | 125 | 200 | ns |
| Propagation Delay from Sum Inputs | $V_{C C}=5.0 \mathrm{~V}$ |  | 300 | 550 | ns |
| to Sum Outputs ( $\mathrm{t}_{\text {PDo }}$ or $\mathrm{t}_{\text {PD1 } 1}$ ) | $\mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}$ |  | 110 | 180 | ns |
| Input Capacitance | Any Input (Note 2) |  | 5.0 |  | pF |
| Power Dissipation Capacitance ( $\mathrm{C}_{\text {PD }}$ ) | Per Package (Note 3) | ; | 120 |  | pF |

## connection diagram



## switching time waveforms



Inputs must be tied to appropriate logic level.

## truth table

(
$H=$ high level, $L=$ low level
Note: Input conditions at A3, A2, B2 and C0 are used to determine outputs $\Sigma 1$ and $\Sigma 2$ and the value of the internal carry C2. The values at $C 2, A 3, B 3, A 4$, and $B 4$ are then used to determine outputs $\Sigma 3, \Sigma 4$, and C4.

## typical applications



## APPLICATION

Connect the MM54C83/MM74C83 in the following manner to implement a dual single bit full adder.


## CASCADING

Connect the MM54C83/MM74C83 in the following manner to implement full adders with more than 4 bits.

## MM54C85/MM74C85 4-bit magnitude comparator

## general description

The MM54C85/MM74C85 is a four-bit magnitude comparator which will perform comparison of straight binary or $B C D$ codes. The circuit consists of eight comparing inputs (A0, A1, A2, A3, B0, $B 1, B 2, B 3)$, three cascading inputs ( $A>B, A<B$ and $A=B$ ), and three outputs ( $A>B, A \leq B$ and $\mathrm{A}=\mathrm{B}$ ). This device compares two four-bit words ( $A$ and $B$ ) and determines whether they are "greater than," "less than," or "equal to" each other by a high level on the appropriate output. For words greater than four-bits, units can be cascaded by connecting the outputs ( $A>B, A<B$, and $A=B$ ) of the least-significant stage to the cascade inputs ( $A>B, A<B$ and $A=B$ ) of the next-significant stage. In addition the least significant stage must
have a high level voltage ( $\mathrm{V}_{\operatorname{IN}(1)}$ ) applied to the $\mathrm{A}=\mathrm{B}$ input and low level voltages ( $\mathrm{V}_{\mathrm{IN}(0)}$ ) applied to $A>B$ and $A<B$ inputs.

## features

- Wide supply voltage range $\quad 3.0 \mathrm{~V}$ to 15 V
- Guaranteed noise margin 1.0 V
- High noise immunity $0.45 \mathrm{~V}_{\mathrm{cc}}$ typ
- Low power fan out of 2 TTL compatibility driving 74L
- Expandable to ' N ' stages
- Applicable to binary or BCD


## logic diagram



## absolute maximum ratings（Note 1）

Voltage at Any Pin
-0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
Operating Temperature Range
MM54C85
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
MM74C85
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature Range
Package Dissipation
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
500 mW
Operating $V_{\text {Cc }}$ Range
3.0 V to 15 V

16 V
Vc
$300^{\circ} \mathrm{C}$

## dc electrical characteristics

$\mathrm{Min} / \max$ limits apply across temperature range，unless otherwise noted．

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| cmos to cmos |  |  |  |  |  |
| Logical＂ 1 ＂Input Voltage（ $\mathrm{V}_{\text {IN（1）}}$ ） <br> Logical＂ 0 ＂Input Voltage（ $\mathrm{V}_{\mathrm{IN}(\mathrm{O})}$ ） <br> Logical＂1＂Output Voltage（ $\mathrm{V}_{\text {OUT（1）}}$ ） <br> Logical＂ 0 ＂Output Voltage（ $\mathrm{V}_{\text {OUt }}(0)$ ） <br> Logical＂ 1 ＂Input Current（ $1_{\text {IN（1）}}$ ） <br> Logical＂ 0 ＂Input Current（ $1_{\text {IN }(0)}$ ） <br> Supply Current（ $I_{\mathrm{cc}}$ ） |  | 3.5 8.0 <br> 8.0 <br> 4.5 <br> 9.0 <br> 1.0 | $\begin{gathered} 0.005 \\ -0.005 \\ 0.05 \end{gathered}$ | $\begin{aligned} & 1.5 \\ & 20 \\ & \\ & 0.5 \\ & 1.0 \\ & 1.0 \\ & \\ & 300 \end{aligned}$ | $V$ $V$ $V$ $V$ $V$ $V$ $V$ $V$ V L |
| CMOS／LPTTL INTERFACE |  |  |  |  |  |
| Logical＂1＂Input Voltage（ $\mathrm{V}_{\mathrm{N}(1)}$ ） <br> Logical＂ 0 ＂Input Voltage（ $\mathrm{V}_{\mathrm{IN}(0)}$ ） <br> Logical＂ 1 ＂Output Voltage（ $\mathrm{V}_{\text {OUT（1）}}$ ） <br> Logical＂ 0 ＂Output Voltage（ $\mathrm{V}_{\text {OUT }}(0)$ ） | 54C，$V_{C C}=4.5 \mathrm{~V}$ <br> $74 \mathrm{C}, V_{C . C}=4.75 \mathrm{~V}$ <br> $54 \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V}$ <br> $74 \mathrm{C}, V_{\mathrm{Cc}}=4.75 \mathrm{~V}$ <br> $54 \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-360 \mu \mathrm{~A}$ <br> $74 \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-360 \mu \mathrm{~A}$ <br> $54 \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=360 \mu \mathrm{~A}$ <br> $74 \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=360 \mu \mathrm{~A}$ | $\begin{aligned} & V_{c c}-1.5 \\ & V_{c c}-1.5 \end{aligned}$ $\begin{aligned} & 2.4 \\ & 2.4 \end{aligned}$ | － | $\begin{gathered} 0.8 \\ 0.8 \\ \\ 0.4 \\ 0.4 \end{gathered}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \end{aligned}$ |
| OUTPUT DRIVE（See 54C／74C Family Characteristics Data Sheet） |  |  |  |  |  |
| Output Source Current（ISOURCE） <br> （P－Channel） <br> Output Source Current（ $1_{\text {SOURCE }}$ ） <br> （P－Channel） <br> Output Sink Current（I SINK ）（N－Channel） <br> Output Sink Current（I SINK ）（N－Channel） | $\begin{array}{ll} V_{C C}=5.0 \mathrm{~V}, & V_{O U T}=0 \mathrm{~V} \\ T_{A}=25^{\prime} \mathrm{C} & \\ V_{C C}=10 \mathrm{~V}, & V_{O U T}=0 \mathrm{~V} \\ T_{A}=25^{\circ} \mathrm{C} & \\ V_{C C}=5.0 \mathrm{~V}, & V_{O U T}=V_{C C} \\ T_{A}=25^{\circ} \mathrm{C} & \\ V_{C C}=10 \mathrm{~V}, & V_{\text {OUT }}=V_{C C} \\ T_{A}=25^{\circ} \mathrm{C} & \end{array}$ | $\begin{array}{r} -1.75 \\ -8.0 \\ 1.75 \\ 8.0 \end{array}$ | $\begin{array}{r} -3.3 \\ -15 \\ 3.6 \\ 16 \end{array}$ |  | $m A$ <br> mA <br> mA <br> mA |

ac electrical characteristics $T_{A}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ ，unless otherwise specified．

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay Time from any $A$ or | $\mathrm{V}_{\mathrm{Cc}}=5.0 \mathrm{~V}$ |  | 250 | 600 | ns |
| B Data Input to any Data Output（ $t_{\text {pdo }}$ or $t_{p d 1}$ ） | $\mathrm{V}_{\mathrm{cc}}=10 \mathrm{~V}$ |  | 100 | 300 | ns |
| Propagation Delay Time from any Cascade | $\mathrm{V}_{\mathrm{Cc}}=5.0 \mathrm{~V}$ |  | 200 | 500 | ns |
| Input to any Output（ $t_{\text {pao }}$ or $t_{\text {pd } 11}$ ） | $\mathrm{V}_{\mathrm{Cc}}=10 \mathrm{~V}$ |  | 100 | 250 | ns |
| Input Capacitance | Any Input． |  | 5.0 |  | pF |
| Power Dissipation Capacitance（ $\mathrm{C}_{\mathrm{pd}}$ ） | （Note 3）Per Package |  | 45 |  | pF |

Note 1：＂Absolute Maximum Ratings＂are those values beyond which the safety of the device cannot be guaranteed．Except for＂Operating Range＂they are not meant to imply that the devices should be operated at these limits．The table of＂Electrical Characteristics＇provides conditions for actual device operation．
Note 2：Capacitance is guaranteed by periodic testing．
Note 3： $\mathrm{C}_{\mathrm{pd}}$ determines the no load ac power consumption of any CMOS device．For complete explanation see 54C／74C Family Characteristics application note，AN－90．
typical application
Four Digit Comparator

connection diagram


## switching time waveform



Unused inputs must be tied to an appropriate logic level.

## truth table

| COMPARING INPUTS |  |  |  | CASCADING INPUTS |  |  | OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A3, B3 | A2, B2 | A1, ${ }^{1} 1$ | A0, B0 | $A>B$ | $A<B$ | $A=B$ | A $>$ B | $A<B$ | $A=B$ |
| A $3>$ B 3 | X | $x$ | X | x | $\times$ | X | H | L | L |
| $A 3<B 3$ | x | $x$ | x | $x$ | x | . x | L | H | L |
| $A 3=B 3$ | $\mathrm{A} 2>\mathrm{B} 2$ | $\times$ | $x$ | $x$ | $x$ | x | H | L | L |
| $A 3=B 3$ | $\mathrm{A} 2<\mathrm{B} 2$ | $\times$ | X | x | $x$ | X | L | H | L |
| $A 3=B 3$ | $A 2=B 2$ | $A_{1}>{ }^{\text {P }} 1$ | $x$ | x | x | x | H | L | L |
| $A 3=B 3$ | $A 2=B 2$ | $A 1<B 1$ | $x$ | $x$ | x | x | L | H | L |
| $A 3=B 3$ | $A 2=B 2$ | $A 1=B 1$ | $A 0>B 0$ | x | $x$ | x | H | L | L |
| $A 3=B 3$ | $\mathrm{A} 2=\mathrm{B} 2$ | $A 1=B 1$ | $A 0<B 0$ | x | X | x | L | H | L |
| $A 3=B 3$ | $A 2=B 2$ | $A 1=B 1$ | $A 0=B 0$ | H | L | 1 | H | L | $L$ |
| $A 3=B 3$ | $A 2=B 2$ | $A 1=B 1$ | $A 0=B 0$ | L | H | L | L | H | L |
| $A 3=B 3$ | $A 2=B 2$. | $A 1=B 1$ | $A 0=B 0$ | ᄂ | L | H | $L$ | L | H |
| $A 3=B 3$ | $A 2=B 2$ | $A 1=B 1$ | $A 0=B 0$ | 1 | H | H | L | H | H |
| $A 3=B 3$ | $A 2=B 2$ | $A 1=B 1$ | $A 0=B 0$ | H | L | H | H | L | H |
| $A 3=B 3$ | $A 2=B 2$ | $A 1=B 1$ | $A 0=B 0$ | H | H | H | H | H | H |
| $A 3=B 3$ | $A 2=B 2$ | $A 1=B 1$ | $A 0=B 0$ | H | H | L | H | H | L |
| $A 3=B 3$ | $A 2=B 2$ | $A 1=B 1$ | $A 0=B 0$ | L | L | $L$ | L | L | L |

[^1]
## MM54C89/MM74C89 64-bit TRI-STATE ${ }^{\circledR}$ random access read/write memory

## general description

The MM54C89/MM74C89 is a 16 -word by 4 -bit random access read/write memory. Inputs to the memory consist of four address lines, four data input lines, a write enable line and a memory enable line. The four binary address inputs are decoded internally to select each of the 16 possible word locations. An internal address register, latches the address information on the positive to negative transition of the memory enable input. The four TRI-STATE® data output lines working in conjunction with the memory enable input provides for easy memory expansion.

Address Operation: Address inputs must be stable $t_{\text {SA }}$ prior to the positive to negative transition of memory enable. It is thus not necessary to hold address information stable for more than $t_{H A}$ after the memory is enabled (positive to negative transition of memory enable).

Note: The timing is different than the DM7489 in that a positive to negative transition of the memory enable must occur for the memory to be selected.

Write Operation: Information present at the data inputs is written into the memory at the selected
address by bringing $\overline{\text { write }} \overline{\text { enable }}$ and $\overline{\text { memory }}$ enable low.

Read Operation: The complement of the information which was written into the memory is nondestructively read out at the four outputs. This is accomplished by selecting the desired address and bringing $\overline{\text { memory }} \overline{\text { enable low and write }} \overline{\text { enable }}$ high.

When the device is writing or disabled the output assumes a TRI-STATE (Hi-z) condition.

## features

- Wide supply voltage range 3.0 V to 15 V
- Guaranteed noise margin 1.0 V
- High noise immunity
$0.45 \mathrm{~V}_{\text {cc }}$ typ
- Low power TTL fan out of 2 driving 74L compatibility
- Input address register
- Low power consumption $100 \mathrm{nW} /$ package typ
$@ V_{c c}=5 \mathrm{~V}$
- Fast access time 130 ns typ at $\mathrm{V}_{\mathrm{cc}}=10 \mathrm{~V}$
- TRI-STATE output


## logic and connection diagrams



## absolute maximum ratings

Voltage at Any Pin
Operating Temperature Range MM54C89 MM74C89
Storage Temperature Range
Package Dissipation
Operating $\mathrm{V}_{\mathrm{Cc}}$ Range
Absolute Maximum $V_{c c}$
Lead Temperature (Soldering, 10 seconds)
-0.3 V to $\mathrm{V}_{\mathrm{cc}}+0.3 \mathrm{~V}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
500 mW
3.0 V to 15 V

16 V $300^{\circ} \mathrm{C}$

## dc electrical characteristics

Min/max limits apply across temperature range, unless otherwise noted.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| cmos to cmos |  |  |  |  |  |
| Logical "1" Input Voltage ( $\mathrm{V}_{\text {IN (1) }}$ ) <br> "Logical " 0 " Input Voltage ( $\mathrm{V}_{\text {IN(0) }}$ ) <br> Logical "1" Output Voltage (Vout (1) $)$ <br> Logical " 0 " Output Voltage (Voutio) <br> Logical " 1 " Input Current ( $\mathrm{IIN(1)}$ ) <br> Logical " 0 " Input Current ( $I_{\text {IN (0) }}$ ) <br> Output Current in High Impedance State <br> Supply Current ( $I_{\text {cc }}$ ) | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=10 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=10 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=5.0 \mathrm{~V}, I_{\mathrm{O}}=-10 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{cc}}=10 \mathrm{~V}, I_{\mathrm{O}}=-10 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{cc}}=5.0 \mathrm{~V}, I_{\mathrm{O}}=+10 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{cc}}=10 \mathrm{~V}, I_{\mathrm{O}}=+10 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{cc}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=15 \mathrm{~V} \end{aligned}$ | 3.5 <br> 8.0 <br> 4.5 <br> 9.0 <br> -1.0 <br> $-1.0$ | $\begin{array}{r} 0.005 \\ -0.005 \\ 0.005 \\ -0.005 \\ 0.05 \end{array}$ | 1.5 <br> 2.0 <br> 0.5 <br> 1.0 <br> 1.0 <br> 1.0 <br> 300 | $\begin{gathered} V \\ V \\ V \\ V \\ V \\ V \\ V \\ V \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \end{gathered}$ |
| CMOS/LPTTL INTERFACE |  |  |  |  |  |
| Logical " 1 " Input Voltage ( $\left.\mathrm{V}_{\text {IN }(1)}\right)$ <br> Logical " 0 " Input Voltage ( $\mathrm{V}_{\text {IN }(0)}$ ) <br> Logical "1" Output Voltage ( $\mathrm{V}_{\text {OUT(1) }}$ ) <br> Logical " 0 " Output Voltage ( $V_{\text {OUT(0) }}$ ) | $\begin{aligned} & 54 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.5 \mathrm{~V} \\ & 74 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.75 \mathrm{~V} \\ & 54 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.5 \mathrm{~V} \\ & 74 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.75 \mathrm{~V} \\ & 54 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-360 \mu \mathrm{~A} \\ & 74 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-360 \mu \mathrm{~A} \\ & 54 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=+360 \mu \mathrm{~A} \\ & 74 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=+360 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}-1.5 \\ & \mathrm{~V}_{\mathrm{cc}}-1.5 \end{aligned}$ $\begin{aligned} & 2.4 \\ & 2.4 \end{aligned}$ |  | $\begin{aligned} & 0.8 \\ & 0.8 \\ & \\ & \\ & 0.4 \\ & 0.4 \end{aligned}$ | $V$ $v$ $v$ $v$ $v$ $v$ $V$ $V$ |
| OUTPUT DRIVE (See 54C/74C Family Characteristics Data Sheet) |  |  |  |  |  |
| Output Source Current (ISOURCE) : <br> (P-Channel) <br> Output Source Current (ISOURCE) <br> (P-Channel) <br> Output Sink Current (ISINK) <br> (N-Channel) <br> Output Sink Current (I ${ }_{\text {SINK }}$ ) <br> ( N -Channel) | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, V_{\text {OUT }}=0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C} \\ & V_{C C}=10 \mathrm{~V}, V_{\text {OUT }}=0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C} \\ & V_{C C}=5.0 \mathrm{~V}, V_{\text {OUT }}=V_{C C} \\ & T_{A}=25^{\circ} \mathrm{C} \\ & V_{C C}=10 \mathrm{~V}, V_{\text {OUT }}=V_{C C} \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} -1.75 \\ -8.0 \\ 1.75 \\ 8.0 \end{gathered}$ | $-3.3$ <br> $-15$ <br> 3.6 <br> 16 | , | mA <br> mA <br> mA <br> mA |

ac electrical characteristics $\left(T_{A}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\right.$, unless otherwise noted.)

| PARAMETER | - CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay from Memory Enable ( $\mathrm{t}_{\mathrm{pd}}$ ) | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 270 \\ & 100 \end{aligned}$ | $\begin{aligned} & 500 \\ & 220 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Access Time from Address Input ( $\mathrm{tacc}^{\text {a }}$ ) | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10 \end{aligned}$ |  | $\begin{aligned} & 350 \\ & 130 \end{aligned}$ | $\begin{aligned} & 650 \\ & 280 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Address Input Setup Time ( $\mathrm{t}_{\mathbf{S A}}$ ) | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 150 \\ & 60 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Address Input Hold Time ( $\mathrm{t}_{\mathrm{HA}}$ ) | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 60 \\ & 40 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
|  | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 400 \\ & 150 \end{aligned}$ | $\begin{aligned} & 250 \\ & 90 \end{aligned}$ |  | ns ns |
|  | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 400 \\ & 150 \end{aligned}$ | $\begin{aligned} & 200 \\ & 70 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |

ac electrical characteristics (con't)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { Write Enable Setup Time for a Read }}$ ( $\mathrm{t}_{\mathrm{sR}}$ ) | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\overline{\text { Write }}$ Enable Setup Time for a Write (tws) | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & \mathbf{t}_{\mathrm{ME}} \\ & \mathbf{t}_{\mathrm{ME}} \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| $\overline{\text { Write }}$ Enable Pulse Width ( $\mathrm{t}_{\text {WE }}$ ) | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V}, \mathrm{t}_{\mathrm{ws}}=0 \\ & V_{c c}=10 \mathrm{~V}, \mathrm{t}_{\mathrm{ws}}=0 \end{aligned}$ | $\begin{aligned} & 300^{\circ} \\ & 100 \end{aligned}$ | $\begin{aligned} & 160 \\ & 60 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Data Input Hold Time ( $\mathbf{t}_{\mathbf{H O}}$ ) | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 50 \\ & 25 \end{aligned}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Data Input Setup (tso) | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 50 \\ & 25 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Propagation Delay from a Logical " 1 " or Logical " 0 " to the High Impedance State from Memory Enable ( $\mathrm{t}_{\mathrm{IH}}, \mathrm{t}_{\mathrm{OH}}$ ) | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \\ & \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \end{aligned}$ |  | $\begin{aligned} & 180 \\ & 85 \end{aligned}$ | $\begin{aligned} & 300 \\ & 120 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Propagation Delay from a Logical " 1 " or Logical " 0 " to the High Impedance State from Write Enable ( $\mathrm{t}_{1 \mathrm{H}}, \mathrm{t}_{\mathrm{OH}}$ ) | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \\ & \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \end{aligned}$ |  | $\begin{aligned} & 180 \\ & 85 \end{aligned}$ | $\begin{aligned} & 300 \\ & 120 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Input Capacity ( $\mathrm{C}_{1 \mathrm{~N}}$ ) 。 | Any Input (Note 2) |  | 5.0 |  | pF |
| Output Capacity ( $\mathrm{C}_{\text {OUT }}$ ) | Any Output (Note 2) |  | 6.5 |  | pF |
| Power Dissipation Capacity ( $\mathrm{C}_{\mathrm{pd}}$ ) | (Note 3) |  | 230 |  | pF |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Capacitance is guaranteed by periodic testing.
Note 3: ${ }^{*} C_{P D}$ determines the no load ac power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note, AN-90.

## truth table

| ME | WE | OPERATION | CONDITION OF OUTPUTS |
| :---: | :---: | :--- | :--- |
| L | L | Write | TRI-STATE |
| L | H | Read | Complement of Selected Word |
| H | L | Inhibit, Storage | TRI-STATE |
| H | H | Inhibit, Storage | TRI-STATE |

## ac test circuits


switching time waveforms

switching time waveforms (con't)


Read Modify Write Cycle


## MM54C90/MM74C90 4-bit decade counter <br> MM54C93/MM74C93 4-bit binary counter

## general description

The MM54C90/MM74C90 decade counter and the MM54C93/MM74C93 binary counter are complementary MOS (CMOS) integrated circuits constructed with N and P-channel enhancement mode transistors. The 4 -bit decade counter can be reset to zero or preset to nine by applying appropriate logic level on the $R_{01}, R_{02}, R_{91}$ and $R_{92}$ inputs, also a separate flip-flop on the A-bit enables the user to operate it as a divide-by-2,5 or 10 frequency counter. The 4 -bit binary counter can be reset to zero by applying high logic level on inputs $\mathrm{R}_{01}$ and $R_{02}$, also a separate flip-flop on the $A$-bit enables the user to operate it as a divide-by-2, 8 or 16 divider.

All inputs are protected against static discharge damage.

## features

- Wide supply voltage range

3 V to 15 V

- Guaranteed noise margin
- High noise immunity
- Low power

TTL compatibility
$0.45 \mathrm{~V}_{\mathrm{Cc}}$ (typ)
fan out of 2
driving 74L

## logic and connection diagrams

## MM54C90/MM74C90

top view

MM54C93/MM74C93


TOP VIEW

absolute maximum ratings (Note 1)
Voltage at Any Pin
Operating Temperature Range
MM54C90, MM54C93
$-0.3 V$ to $V_{C C}+0.3 V$
Operating $V_{C C}$ Range
$3 V$ to 15 V
Absolute Maximum $\mathrm{V}_{\mathrm{C}}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage Temperature Range
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Package Dissipation
Lead Temperature (Soldering, 10 seconds) $300^{\circ} \mathrm{C}$
dc electrical characteristics Min/max limits apply across temperature range, unless otherwise noted.

ac electrical characteristics $T_{A}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, unless otherwise specified.


## ac electrical characteristics (con't)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay Time From $\mathrm{R}_{01}$ or $\mathrm{R}_{02}$ to $Q_{A}, Q_{B}, Q_{C}$ or $Q_{D}\left(t_{p d 0}\right.$ or $\left.t_{p d 1}\right)$ (MM54C93/MM74C93) | $\begin{aligned} & V_{c c}=5 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 150 \\ & 75 \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Propagation Delay Time From $\mathrm{R}_{01}$ or $\mathrm{R}_{02}$ to $\mathrm{Q}_{\mathrm{A}}, \mathrm{Q}_{\mathrm{B}}, \mathrm{Q}_{\mathrm{C}}$ or $\mathrm{Q}_{\mathrm{D}}\left(\mathrm{t}_{\mathrm{pd} 0}\right.$ or $\left.\mathrm{t}_{\mathrm{pd} 1}\right)$ (MM54C90/MM74C90) | $\begin{aligned} & V_{c c}=5 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ |  | 200 75 | $\begin{aligned} & 400 \\ & 150 \end{aligned}$ |  |
| Propagation Delay Time From $\mathrm{R}_{91}$ or $\mathrm{R}_{92}$ to $Q_{A}$ or $Q_{D}\left(t_{p d O}\right.$ or $\left.t_{p d 1}\right)$ (MM54C90/MM74C90) | $\begin{aligned} & V_{c c}=5 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 250 \\ & 1.00 \end{aligned}$ | $\begin{aligned} & 500 \\ & 200 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Maximum Clock Rise and Fall Time | $\begin{aligned} & V_{\mathrm{Cc}}=5 \mathrm{~V} \\ & V_{\mathrm{cc}}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 15 \\ & 5 \end{aligned}$ | $\begin{aligned} & \mu_{\mathrm{s}} \\ & \mu_{\mathrm{s}} \end{aligned}$ |
| Minimum Clock Pulse Width ( $\mathrm{t}_{\mathrm{w}}$ ) | $\begin{aligned} & V_{c c}=5 \mathrm{~V} \\ & V_{\mathrm{cc}}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 250 \\ & 100 \end{aligned}$ | $\begin{aligned} & 100 \\ & 50 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Maximum Clock Frequency | $\begin{aligned} & V_{c c}=5 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 2 \\ & 5 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| Input Capacitance | Any Input (Note 2) |  | 5 |  | pF |
| Power Dissipation Capacitance ( $\mathrm{C}_{\text {PD }}$ ) | Per Package (Note 3) |  | 45 |  | pF |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Capacitance is guaranteed by periodic testing.
Note 3: CPD determines the no load ac power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note, AN-90.

## switching time waveforms and ac test circuits



[^2]

Clock rise and fall time $t_{r}=t_{t}=20 \mathrm{~ns}$
MM54C90/MM74C90


## truth tables

MM54C90/MM74C90 4-Bit Decade Counter BCD Count Sequence

| COUNT | OUTPUT |  |  | $\mathbf{Q}_{\mathbf{D}}$ |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{Q}_{\mathbf{B}}$ | $\mathbf{Q}_{\mathbf{A}}$ |  |  |
| 0 | L | L | L | L |
| 1 | L | L | L | $H$ |
| 2 | L | L | $H$ | $L$ |
| 3 | $L$ | $L$ | $H$ | $H$ |
| 4 | $L$ | $H$ | $L$ | $L$ |
| 5 | $L$ | $H$ | $L$ | $H$ |
| 6 | $L$ | $H$ | $H$ | $L$ |
| 7 | $L$ | $H$ | $H$ | $H$ |
| 8 | $H$ | $L$ | $L$ | $L$ |
| 9 | $H$ | $L$ | $L$ | $H$ |

Output $Q_{A}$ is connected to input $B$ for $B C D$ count.
$H=$ High level
$L=$ Low level
$X=$ Irrelevant

Reset/Count Function Table

| RESET INPUTS |  |  |  | OUTPUT |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{01}$ | $\mathrm{R}_{02}$ | R91 | $\mathrm{R}_{92}$ | $\mathrm{a}_{\mathrm{D}}$ | $\mathrm{a}_{\mathrm{C}} \quad \mathrm{a}_{\mathrm{B}}$ | $a_{A}$ |
| H | H | L | $\times$ | L | L L | L |
| H | H | X | L | L | L L | L |
| x | x | H | H | H | L | H |
| x | L | x | L |  | COUNT. |  |
| L | X | L | x |  | COUNT |  |
| L | x | x | L |  | COUNT |  |
| x | L | L | x |  | COUNT |  |

MM54C93/MM74C93 4-Bit Binary Counter
Binary Count Sequence

| COUNT | OUTPUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{Q}_{\mathbf{D}}$ | $\mathbf{Q}_{\mathbf{C}}$ | $\mathrm{a}_{B}$ | $\mathbf{Q}_{\mathbf{A}}$ |
| 0 | L | L | $L$ | L |
| 1 | L | $L$ | L | H |
| 2 | $L$ | $L$ | H | L |
| 3 | L. | L' | H | H |
| 4 | L | H | L | $L$ |
| 5 | L | H | L | H |
| 6 | L | H | H | L' |
| 7 | L | H | H | H |
| 8 | H | L | L | L |
| 9 | H | L | $L$ | H |
| 10 | H | $L$ | H | L |
| 11 | H | $L$ | H | H |
| 12 | H | H | L | H |
| 13 | H | H | L | $L$ |
| 14 | H | H | H | L |
| 15 | H | H | H | H |

Output $Q_{A}$ is connected to input 8 for binary count sequence.
$H=$ High level
L = Low level
$X=$ Irrelevant
Reset/Count Function Table

| RESET INPUTS | OUTPUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{R}_{01}$ | $\mathbf{R}_{02}$ | $\mathbf{Q}_{\mathbf{D}}$ | $\mathbf{Q}_{\mathbf{C}}$ | $\mathbf{a}_{\mathbf{B}}$ |
| $\mathbf{a}_{\mathbf{A}}$ |  |  |  |  |
| $H$ | $H$ | $L$ | $L$ | $L$ |
| $L$ | $X$ |  | $L$ |  |
| $X$ | $L$ | COUNT |  |  |
| COUNT |  |  |  |  |

## general description

This 4-bit shift register is a monolithic complementary MOS (CMOS) integrated circuit composed of four D flip flops. This register will perform rightshift or left-shift operations dependent upon the logical input level to the mode control. A number of these registers may be connected in series to form an N -bit right shift or left shift register.

When a logical " 0 " level is applied to the mode control input, the output of each flip flop is coupled to the $D$ input of the succeeding flip flop. Right-shift operation is performed by clocking at the clock 1 input, and serial data entered at the serial input, clock 2 and parallel inputs $A$ through D are inhibited. With a logical " 1 " level applied to the mode control, outputs to succeeding stages are decoupled and parallel loading is possible, or with external interconnection, shift-left operation can be accomplished by connecting the output of each flip flop to the parallel input of the previous flip flop and serial data is entered at input D.

## features

- Medium speed operation

10 MHz typ $V_{C C}=10 \mathrm{~V}, C_{L}=50 \mathrm{pF}$

- High noise immunity $0.45 \mathrm{~V}_{\mathrm{cc}}$ typ
- Low power
- Tenth power TTL compatible 100 nW typ Drive 2 LTTL loads
- Wide supply voltage range 3 V to 15 V
- Synchronous parallel load
- Parallel inputs and outputs from each flip flop
- Negative edge triggered clocking


## applications

- Data terminals
- Instrumentation
- Automotive
-. Medical electronics
- Alarm systems
- Remote metering
- Industrial electronics
- Computers


## block and connection diagrams


absolute maximum ratings

Voltage at Any Pin (Note 1)
Operating Temperature MM54C95

MM74C95
Storage Temperature
$-0.3 V$ to $V_{c c}+0.3 V$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Maximum $V_{\text {cc }}$ Voltage
Package Dissipation
Operating $\mathrm{V}_{\mathrm{Cc}}$ Range
Lead Temperature (Soldering, 10 sec )

## 16 V <br> 500 mW $+3 V$ to $+15 V$

 $300^{\circ} \mathrm{C}$
## electrical characteristics

Max/min limits apply across temperature range unless otherwise specified.

| PARAMETER | CONDITİNS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CMOS To CMOS |  |  |  |  |  |
| Logical "1" Input Voltage $\mathrm{V}_{\text {tN(1) }}$ | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10.0 \mathrm{~V} \end{aligned}$ | $3.5$ |  |  | v |
| Logical "0" Input Votage $\mathrm{V}_{\text {IN(0) }}$ | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10.0 \mathrm{~V} \end{aligned}$ |  |  | 1.5 2 | $v$ |
| Logical "1"Output Voitage $\mathrm{V}_{\text {OUT(1) }}$ | $\begin{aligned} & V_{\mathrm{cc}}=5.0 \mathrm{~V} \\ & V_{\mathrm{cc}}=10.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 9 \end{aligned}$ |  |  | $v$ |
| Logical "0" Output Voltage $\mathrm{V}_{\text {OUTio) }}$ | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10.0 \mathrm{~V} \end{aligned}$ |  |  | $1^{.5}$ | v |
| Logical "1" Input Current In(1) | $\mathrm{V}_{\mathrm{CC}}=15.0 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| Logical "0." Input Current Iin ${ }^{\text {or }}$ | $\mathrm{V}_{\mathrm{cc}}=15.0 \mathrm{~V}$ | -1 |  |  | $\mu \mathrm{A}$ |
| Supply Current Icc | $\mathrm{V}_{\mathrm{cc}}=15.0 \mathrm{~V}$ |  | 0.050 | 300 | $\mu \mathrm{A}$ |
| Input Capacitance | Any Input |  | 5 |  | pF |
| Propagation Delay Time to a Logical " 0 " $\mathrm{t}_{\text {pdO }}$ or Logical " 1 " $t_{\text {pa } 1}$ From Clock to Q or $\overline{0}$ | $\begin{aligned} & V_{c C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & V_{\mathrm{CC}}=10.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{array}{r} 200 \\ 80 \end{array}$ | $\begin{aligned} & 400 \\ & 160 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns. } \end{aligned}$ |
| Time Prior to Clock Pulse That Data Must be Preset $\mathrm{t}_{\mathrm{sE} \text { tup }}$ | $\begin{aligned} & V_{c C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & V_{\mathrm{cc}}=10.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 60 \\ & 25 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Time After Clock Pulse That Data Must be Held | $\begin{aligned} & V_{c C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & V_{\mathrm{cc}}=10.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 25 \\ & 10 \end{aligned}$ | $\begin{aligned} & 10 \\ & 50 \end{aligned}$ |  | ns ns. |
| Minimum Clock Puise Width ( $\mathrm{twL}^{\text {L }}=\mathrm{t}_{\mathbf{W H}}$ ) | $\begin{aligned} & V_{c C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & V_{\mathrm{cC}}=10.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  | 100 50 |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Time Prior to Clock Puise that Mode Control must be Preset | $\begin{aligned} & V_{c C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=10.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | 100 50 |  | ns ns |
| Maximum Input Clock Frequency | $\begin{aligned} & V_{c C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \\ & V_{c \mathrm{CC}}=10.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 3 \\ & 6.5 \end{aligned}$ | $\begin{aligned} & 5 \\ & 10 \end{aligned}$ |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| LOW POWER TTL/CMOS INTERFACE |  |  |  |  |  |
| Logical "1" Input Voltage ViN(1) | $\begin{aligned} & 54 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.5 \mathrm{~V} \\ & 74 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.75 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{cc}}{ }^{-1.5}$ |  |  | v |
| Logical "0" Input Voltage $\mathrm{V}_{\text {in(0) }}$, | $\begin{aligned} & 54 \mathrm{C}, \mathrm{v}_{\mathrm{cc}}=4.5 \mathrm{~V} \\ & 74 \mathrm{C}, \mathrm{v}_{\mathrm{cc}}=4.75 \mathrm{~V} \end{aligned}$ |  |  | 0.8 | v |
| Logical "1" Output Voltage $\mathrm{V}_{\text {out }}$ (1) | $\begin{aligned} & 54 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.5 \mathrm{~V}, I_{\mathrm{D}}=-100 \mu \mathrm{~A} \\ & 74 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.75 \mathrm{~V}, I_{\mathrm{D}}=-100 \mu \mathrm{~A} \end{aligned}$ | 2.4 |  |  | v |
| Logical "0" Output Voltage $\mathrm{V}_{\text {outio) }}$ | $\begin{aligned} & 54 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.5 \mathrm{~V}, I_{\mathrm{D}}=360 \mu \mathrm{~A} \\ & 74 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=360 \mu \mathrm{~A} \end{aligned}$ |  |  | - 0.4 | v |
| Propagation Delay Time to a Logical " 0 " $t_{\text {pdo }}$ or Logical " 1 " $t_{\text {pd } 1}$ From Clock to Q or $\overline{\mathrm{Q}}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 175 |  | ns |

Note 1: These devices should not be connected under "Power On" conditions.

## function table

| INPUTS |  |  |  |  |  |  |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MODE CONTROL | CLOCKS |  | SERIAL | PARALLEL |  |  |  | $\mathrm{Q}_{\mathrm{A}}$ | $\mathrm{O}_{\mathrm{B}}$ | $\mathrm{a}_{\mathrm{c}}$ | $\mathrm{o}_{\mathrm{D}}$ |
|  | 2 (L) | 1 (R) |  | A | B | c | D |  |  |  |  |
| H | H | X | X | X | X | X | X | $\mathrm{O}_{\mathrm{AO}}$ | $\mathrm{O}_{\text {B0 }}$ | $\mathrm{Q}_{\mathrm{co}}$ | $\mathrm{Q}_{\mathrm{Do}}$ |
| H | $\downarrow$ | X | X | a | b | c | d | a | b | c | d |
| H | $\downarrow$ | X | X | $\mathrm{O}_{\mathrm{B}}{ }^{\text { }}$ | $\mathrm{a}_{\mathrm{c}}{ }^{\dagger}$ | $\mathrm{o}^{+}{ }^{\dagger}$ | d | $\mathrm{Q}_{\mathrm{Bn}}$ | $\mathrm{Q}_{\mathrm{cn}}$ | $\mathrm{Q}_{\mathrm{Dn}}$ | d |
| L | L | H | X | x | X | $\times$ | X | $\mathrm{Q}_{\mathrm{AO}}$ | $\mathrm{O}_{\mathrm{BO}}$ | $\mathrm{O}_{\mathrm{co}}$ | $\mathrm{O}_{\mathrm{DO}}$ |
| L | x | $\downarrow$ | H | x | x | x | X | H | $\mathrm{a}_{\text {An }}$ | $\mathrm{Q}_{\mathrm{Bn}}$ | $\mathrm{O}_{\mathrm{Cn}}$ |
| L | X | $\downarrow$ | L | x | X | x | X | L | $\mathrm{O}_{\text {An }}$ | $\mathrm{O}_{\mathrm{Bn}}$ | $\mathrm{Q}_{\mathrm{c}}$ |
| $\uparrow$ | L | L | X | x | x | $x$ | X | $\mathrm{a}_{\text {AO }}$ | $\mathrm{O}_{\mathrm{Bo}}$ | $\mathrm{O}_{\mathrm{co}}$ | $\mathrm{O}_{\mathrm{Do}}$ |
| $\downarrow$ | L | L | X | X | X | x | X | $\mathrm{Q}_{\text {AO }}$ | $\mathrm{O}_{\mathrm{BO}}$ | $\mathrm{Q}_{\mathrm{co}}$ | $\mathrm{Q}_{\mathrm{DO}}$ |
| $\downarrow$ | L | H | x | x | x | X | X | $\mathrm{Q}_{\text {AO }}$ | $\mathrm{O}_{\mathrm{BO}}$ | $\mathrm{Q}_{\mathrm{Co}}$ | $\mathrm{Q}_{\mathrm{Do}}$ |
| $\uparrow$ | H | L | x | x | x | X | x | $\mathrm{Q}_{\text {AO }}$ | $\mathrm{O}_{\mathrm{BO}}$ | $\mathrm{Q}_{\mathrm{co}}$ | $\mathrm{Q}_{\mathrm{DO}}$ |
| $\uparrow$ | H | H | x | x | x | X | x | $\mathrm{Q}_{\text {AO }}$ | $\mathrm{O}_{\mathrm{BO}}$ | $\mathrm{Q}_{\mathrm{co}}$ | $\mathrm{Q}_{\mathrm{Do}}$ |
| $\uparrow$ | L | H | $\times$ | x | x | $\times$ | $\times$ | Unde |  |  |  |
| $\downarrow$ | H | L | X | X | X | $\times$ | X | Oper | g Co | ions |  |

${ }^{\dagger}$ Shifting left requires external connection of $Q_{B}$ to $A, Q_{C}$ to $B$, and $Q_{D}$ to $C$. Serial data is entered at input $D$.
$H=$ high level (steady state), $L=$ low level (steady state), $X=$ irrelevant (any input, including transitions)
$1=$ transition from high to low level, $\dagger=$ transition from low to high level
$\mathrm{a}, \mathrm{b}, \mathrm{c}, \mathrm{d}=$ the level of steady-state input at inputs $\mathrm{A}, \mathrm{B}, \mathrm{C}$ or D , respectively.
$Q_{A O}, Q_{B O}, Q_{C O}, Q_{D O}=$ the level of $Q_{A}, Q_{B}, Q_{C}$, or $Q_{D}$, respectively, before the indicated steady-state input conditions were established. $Q_{A n}, Q_{B n}, Q_{C n}, Q_{D n}=$ the level of $Q_{A}, Q_{B}, Q_{C}$, or $Q_{D}$, respectively, before the most-recent I transition of the clock.

## MM54C151/MM74C151 8 channel digital multiplexer general description

The MM54C151/MM74C151 multiplexer is a monolithic complementary MOS (CMOS) integrated circuit constructed with N - and P-channel enhancement transistors.

This data selector/multiplexer contains on-chip binary decoding. Two outputs provide true (output Y ) and complement (output W) data. A logical " 1 " on the strobe input forces $W$ to a logical " 1 " and $Y$ to a logical " 0 ."

All inputs are protected against electrostatic effects.

## features

- Supply voltage range

3 V to 15 V

- Tenth power TTL compatible
- High noise immunity
- Low power
drive 2 LPTTL loads
$0.45 V_{\text {cc }}$ typ 50 nW typ


## applications

- Automotive
- Data terminals
- Instrumentation
- Medical electronics
- Alarm systems
- Industrial electronics
- Remote metering
- Computers


## logic and connection diagrams


absolute maximum ratings

Voltage at Any Pin (Note 1)
Operating Temperature MM54C151
MM74C151
Storage Temperature
Maximum $V_{c c}$ Voltage
Package Dissipation
Operating $\mathrm{V}_{\mathrm{cc}}$ Range
Lead Temperature (Soldering, 10 sec )

$$
\begin{array}{r}
-0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V} \\
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
16 \mathrm{~V} \\
500 \mathrm{~mW} \\
3 \mathrm{~V} \text { to } 15 \mathrm{~V}
\end{array}
$$

## electrical characteristics

Min/Max limits apply across temperature range across otherwise specified


Note 1: This device should not be connected under power on conditions.

## switching time waveforms

CMOS to CMOS ( $\left.\mathrm{t}_{\mathrm{pd} 1} \& \mathrm{t}_{\mathrm{pd} 0}\right)$


TTL to CMOS ( $\mathbf{t}_{\mathbf{p d} \mathbf{1}} \& \mathbf{t}_{\mathbf{p d} \mathbf{0}}$ )


## ac test circuit



## truth table

| INPUTS |  |  |  |  |  |  |  |  |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| c | B | A | STROBE | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{4}$ | D5 | $\mathrm{D}_{6}$ | D7 | r | W |
| x | x | x | 1 | $\times$ | x | $x$ | x | x | x | x | x | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | $x$ | $x$ | $x$ | x | $x$ | $x$ | x | 0 | 1 |
| 0 | 0 | 0 | 0 | 1 | $x$ | $x$ | $x$ | $\times$ | x | x | $x$ | 1 | 0 |
| 0 | 0 | 1 | 0 | x | 0 | $x$ | $x$ | $x$ | $x$ | $x$ | x | 0 | 1 |
| 0 | 0 | 1 | 0 | $x$ | 1 | $x$ | $x$ | x | $x$ | $x$ | $x$ | 1 | 0 |
| 0 | 1 | 0 | 0 | x | x | 0 | x | $x$ | $x$ | $x$ | x | 0 | 1 |
| 0 | 1 | 0 | 0 | x | $x$ | 1 | x | $x$ | $x$ | x | $x$ | 1 | 0 |
| 0 | 1 | 1 | 0 | x | $x$ | x | 0 | $x$ | $\times$ | x | $x$ | 0 | 1 |
| 0 | 1 | 1 | 0 | x | x | x | 1 | x | x | x | $x$ | 1 | 0 |
| 1 | 0 | 0 | 0 | x | x | x | x | 0 | $x$ | x | x | 0 | 1 |
| 1 | 0 | 0 | 0 | x | $x$ | $x$ | x | 1 | x | x | $x$ | 1 | 0 |
| 1 | 0 | 1 | 0 | x | x | $x$ | x | $x$ | 0 | $x$ | $x$ | 0 | 1 |
| 1 | 0 | 1 | 0 | x | x | $x$ | x | x | 1 | $\times$ | x | 1 | 0 |
| 1 | 1 | 0 | 0 | x | x | x | x | $x$ | $x$ | 0 | $x$ | 0 | 1 |
| 1 | 1 | 0 | 0 | x | x | $x$ | x | x | $x$ | 1 | x | 1 | 0 |
| 1 | 1 | 1 | 0 | $x$ | $x$ | x | $x$ | x | $x$ | x | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 | $\times$ | $\times$ | x | x | x | x | x | 1 | 1 | 0 |

## MM54C154/MM74C154 4-line to 16 -line decoder/demultiplexer

## general description

The MM54C154/MM74C154 one of sixteen decoder is a monolithic complementary MOS (CMOS) integrated circuit constructed with N and P -channel enhancement transistors. The device is provided with two strobe inputs, both of which must be in the logical " 0 " state for normal operation. If either strobe input is in the logical " 1 " state, all 16 outputs will go to the logical " 1 " state.

To use the product as a demultiplexer, one of the strobe inputs serves as a data input terminal, while the other strobe input must be maintained in the logical " 0 " state. The information will then be transmitted to the selected output as determined by the 4 -line input address.

## features

- Supply voltage range

3 V to 15 V

- Tenth power TTL compatible
- High noise margin
- High noise immunity
- Low power


## applications

- Automotive
- Data terminals
- Instrumentation
- Medical electronics
- Alarm systems
- Industrial electronics
- Remote metering
- Computers
logic and connection diagrams



## absolute maximum ratings

Voltage at Any Pin (Note 1)
Operating Temperature Range
MM54C154
MM74C154
Storage Temperature Range
Maximum Vcc Voltage
Package Dissipation
Operating Range, $\mathrm{V}_{\mathrm{Cc}}$
Lead Temperature (Soldering, 10 sec )

$$
-0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{cc}}+0.3 \mathrm{~V}
$$

$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
16V
500 mW
+3 V to +15 V $300^{\circ} \mathrm{C}$

## electrical characteristics

(Min/max limits apply across temperature range unless otherwise specified.)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CMOS TO CMOS |  |  |  |  |  |
| Logical "1" Input Voltage ( $\mathrm{V}_{\text {IN(1) }}$ ) | $\begin{aligned} & V_{c c}=5 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ | $3.5$ |  |  | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| Logical " 0 " Input Voltage ( $\mathrm{V}_{\operatorname{IN}(0)}$ ) | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 1.5 \\ & 2 \end{aligned}$ | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
| Logical " 1 " Output Voltage ( $\mathrm{V}_{\text {Out(1) }}$ ) | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, I_{\mathrm{O}}=-10 \mu \mathrm{~A} \\ & V_{\mathrm{CC}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-10 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 9 \end{aligned}$ |  |  | $\begin{aligned} & v \\ & v \end{aligned}$ |
| Logical " 0 " Output Voltage ( $\mathrm{V}_{\text {Out }}(0)$ | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=+10 \mu \mathrm{~A} \\ & V_{C C}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=+10 \mu \mathrm{~A} \end{aligned}$ |  |  | $\begin{aligned} & 0.5 \\ & 1 \end{aligned}$ | $\begin{aligned} & v \\ & v \end{aligned}$ |
| Logical " 1 " input Current ( $1_{\text {IN }(1)}$ ) | $V_{C C}=15 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=15 \mathrm{~V}$ |  | 0.005 | 1 | $\mu \mathrm{A}$ |
| Logical " 0 " Input Current ( $1_{\text {IN }(0)}$ ) | $V_{C C}=15 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ | -1 | -0.005 |  | $\mu \mathrm{A}$ |
| Supply Current ( $\mathrm{I}_{\mathrm{cc}}$ ) | $\mathrm{V}_{\mathrm{cc}}=15 \mathrm{~V}$ |  | 0.05 | 300 | $\mu \mathrm{A}$ |
| Input Capacitance | Any Input |  | 5 |  | pF |
| Propagation Delay to a Logical " 0 " From Any Input to Any Output ( $\mathrm{t}_{\text {pat }}$ ) | $V_{C C}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ $V_{C C}=10 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 275 100 | $\begin{aligned} & 400 \\ & 200 \end{aligned}$ | ns |
| Propagation Delay to a Logical " 0 " From G 1 or G 2 to Any Output ( $\mathrm{t}_{\mathrm{paO}}$ ) | $V_{C C}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{A}=25^{\circ} \mathrm{C}$ |  | 275 100 | $\begin{aligned} & 400 \\ & 200 \end{aligned}$ | ns |
| Propagation Delay to a Logical " 1 " From Any Input to Any Output ( $\mathrm{t}_{\mathrm{pd} 1}$ ) | $V_{C C}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{A}=25^{\circ} \mathrm{C}$ $\mathrm{V}_{C C}=10 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 265 100 | $\begin{aligned} & 400 \\ & 200 \end{aligned}$ | ns |
| Propagation Delay to a Logical " 1 " From G1 or G2 to Any Output ( $\mathrm{t}_{\mathrm{pd} 1}$ ) | $V_{C C}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{A^{\prime}}=25^{\circ} \mathrm{C}$ $\mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 265 100 | $\begin{aligned} & 400 \\ & 200 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| LOW POWER TTL/CMOS INTERFACE |  |  |  |  |  |
| Logical "1" Input Voltage ( $\mathrm{V}_{\text {IN(1) }}$ ) | $\begin{array}{ll} 54 \mathrm{C} & \mathrm{~V}_{\mathrm{CC}}=4.5 \\ 74 \mathrm{C} & V_{c C}=4.75 \end{array}$ | $\mathrm{V}_{\mathrm{Cc}}-1.5$ |  |  | V |
| Logical " 0 " Input Voltage ( $\mathrm{V}_{\text {IN(0) }}$ ) ${ }^{\text {' }}$ | $\begin{array}{ll} 54 \mathrm{C} & V_{c c}=4.5 \\ 74 \mathrm{C} & V_{c c}=4.75 \end{array}$ |  |  | 0.8 | V |
| Logical "1" Output Voltage ( $\mathrm{V}_{\text {OUT(1) }}$ ) | $\begin{array}{ll} 54 \mathrm{C} & \mathrm{~V}_{C C}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-100 \mu \mathrm{~A} \\ 74 \mathrm{C} & \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-100 \mu \mathrm{~A} \end{array}$ | 2.4 |  |  | V |
| Logical '0" Output Voltage ( $\mathrm{V}_{\text {Out }}$ (0) $)^{\text {( }}$ | $\begin{array}{ll} 54 \mathrm{C} & \mathrm{~V}_{\mathrm{cc}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=360 \mu \mathrm{~A} \\ 74 \mathrm{C} & \mathrm{~V}_{\mathrm{cc}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=360 \mu \mathrm{~A} . \end{array}$ |  |  | 0.4 | V |

Note 1: This device should not be connected to circuits with the power on because high transient voltages may cause permanent damage.
switching time waveforms


Guaranteed Noise Margin as a
Function of $V_{\text {CC }}$


## truth table

| INPUTS |  |  |  |  | OUTPUTS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| G1 G2 | D | c | B | A | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| L L | L. | L | $L$ | L | L | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
| L L | L | L | L | H | H | L | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
| L L | L | L | H | $L$ | H | H | L | H | H | H | H | H | H | H | H | H | H | H | H | H |
| L L | L | L | H | H | H | H | H | L | H | H | H | H | H | H | H | H | H | $\mathrm{H}^{\prime}$ | H | H |
| L L | L | H | L | $L$ | H | H | H | H | L | H | H | H | H | H | H | H | H | H | H | H |
| L L | L | H | L | H | H | H | H | H | H | L | H | H | H | H | H | H | H | H | H | H |
| L L | L | H | H | L | H | H | H | H | H | H | L | H | H | H | H | H | H | H | H | H |
| L L | L | H | H | H | H | H | H | H | H | H | H | L | H | H | H | H | H | H | H | H |
| L L | H | L | $L$ | 1 | H | H | H | H | H | H | H | H | L | H | H | H | H | H | H | H. |
| L L | H | L | L | H | H | H | H | H | H | H | H. | H | H | L | H | H | H | H | H | H |
| L L | H | $L$ | H | L | H | H | H | H | H | H | H | H | H | H | L | H | H | H | H | H |
| L L | H | L | H | H | H | H | H | H | H | H | H | H | H | H | H | L | H | H | H | H |
| L L | H | H | L | L | H | H | H | H | H | H | H | H | H | H | H | H | L | H | H | H |
| L L | H | H | L | H | H | H | H | H | H | H | H | H | H | H | H | H | H | L | H | H |
| L L | H | H | H | L | H | H | H | H | H | H | H | H | H | H | H | H | H | H | L | H |
| L L | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | L |
| L H | X | $x$ | X | $\times$ | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
| H L | $x$ | x | $x$ | $\times$ | H | H | 'H | H | H | H | H | H | H | H | H | H | H | H | H | H |
| H H | X | $\times$ | x | $\times$ | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |

X = "Don't Care" Condition

MM54C157/MM74C157 quad 2-input multiplexers

## general description

These multiplexers are monolithic complementary MOS (CMOS) integrated circuits constructed with N and P channel enhancement transistors. They consist of four 2 -input multiplexers with a common select and enable inputs. When the enable input is at logical " 0 " the four outputs assume the values as selected from the inputs. When the enable input is at logical " 1 " the outputs assume logical " 0 ." Select decoding is done internally resulting in a single select input only.

## features

- Supply voltage range
3 V to 15 V
- High noise immunity
$0.45 V_{c c} \operatorname{typ}$


## schematic and connection diagrams



## truth table

| ENABLE | SELECT | A | B | OUTPUT Y |
| :---: | :---: | :---: | :---: | :---: |
| 1 | X | X | X | 0 |
| 0 | 0 | 0 | X | 0 |
| 0 | 0 | 1 | X | 1 |
| 0 | 1 | x | 0 | 0 |
| 0 | 1 | X | 1 | 1 |



74L Compatibility


Voltage at Any Pin (Note 1)
Operating Temperature MM54C157
MM74C157 $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ 16 V

Storage Temperature
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Package Dissipation 500 nW $300^{\circ} \mathrm{C}$ +3 V to 15 V
electrical characteristics
Min/Max limits apply across temperature range unless otherwise specified.


Note 1: This device should not be connected to circuits with the power on because high transient voltage may cause permanent damage.

MM54C160/MM74C160 decade counter with asynchronous clear MM54C161/MM74C161 binary counter with asynchronous clear MM54C162/MM74C162 decade counter with synchronous clear MM54C163/MM74C163 binary counter with synchronous clear

## general description

These (synchronous presettable up) counters are monolithic complementary MOS (CMOS) integrated circuits constructed with N and P channel enhancement mode transistors. They feature an internal carry lookahead for fast counting schemes and for cascading packages without additional gating.

A low level at the load input disables counting and causes the outputs to agree with the data input after the next positive clock edge. The clear function for the C162 and C163 is synchronous and a low level at the clear input sets all four outputs low after the next positive clock edge. The clear function for the C160 and C161 is asynchronous and a low level at the clear input sets all four outputs low regardless of the state of the clock.

Counting is enabled when both count enable inputs are high. Input $T$ is fed forward to also enable the carry out. The carry output is a positive pulse with a duration approximately equal to the positive portion of $Q_{A}$ and can be used to enable successive cascaded stages. Logic transitions at the enable P or T inputs can occur when the clock is high or low.

## features

- High noise margin

1 V guaranteed $0.45 \mathrm{~V}_{\text {cc }}$ typ

- High noise immunity drives 2 LPTTL loads compatible
- Wide supply voltage range

3 V to 15 V

- Internal look-ahead for fast counting scemes
- Carry output for N -bit cascading
- Load control line
- Synchronously programmable


## connection diagram


logic waveforms


logic diagrams

MM74C160, MM74C162; Clear is Synchronous for the MM74C162


MM74C161, MM74C163; Clear is Synchronous for the MM74C163

switching time waveforms


Note 1: All input pulses are from generators having the following characteristics: $t_{r}=t_{f}=$ 20 ns PRR $\leq 1 \mathrm{MHz}$ duty cycle $\leq 50 \%, \mathrm{Z}_{\text {Out }} \approx 50$ s. .
Note 2: All times are measured from $50 \%$ to $50 \%$.
cascading packages


## MM54C164/MM74C164

## 8 -bit parallel-out serial shift register

## general description

The MM54C164/MM74C164 shift registers are a monolithic complementary MOS (CMOS) integrated circuit constructed with N - and $P$-channel enhancement transistors. These 8 -bit shift registers have gated serial inputs and clear. Each register bit is a D-type master/slave flip flop. A high-level input enables the other input which will then determine the state of the flip flop.

Data is serially shifted in and out of the 8 -bit register during the positive going transition of clock pulse. Clear is independent of the clock and accomplished by a low level at the clear input. All inputs are protected against electrostatic effects.

## features

- Supply voltage range

3 V to 15 V

- Tenth power TTL compatible drive 2 LPTTL loads

| - High noise immunity | $0.45 \mathrm{~V}_{\mathrm{Cc}}$ typ |
| :--- | ---: |
| - Low power | 50 nW typ |
| - Medium speed operation | 8.0 MHz typ <br> with 10 V supply |

## applications

- Data terminals
- Instrumentation
- Medical electronics
- Alarm systems
- Industrial electronics
- Remote meterly
- Computers


## block diagram



## connection diagram


truth table

Serial Inputs A and B

| INPUTS <br> $\mathbf{t}_{\mathbf{n}}$ |  | OUTPUT <br> $\mathbf{t}_{\mathbf{n}+1}$ |
| :---: | :---: | :---: |
| $\mathbf{A}$ | B | $\mathrm{a}_{\mathbf{A}}$ |
| 1 | 1 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 0 | 0 | 0 |

absolute maximum ratings

Voltage at Any Pin (Note 1)
Operating Temperature MM54C164
MM74C164
Storage Temperature
Package Dissipation
Maximum $V_{c c}$ Voltage
Operating $\mathrm{V}_{\mathrm{cc}}$ Range
Lead Temperature (Soldering, 10 sec )

$$
\begin{array}{r}
-0.3 \mathrm{~V} \text { to } \mathrm{V} \mathrm{CC}+0.3 \mathrm{~V} \\
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
500 \mathrm{~mW} \\
16 \mathrm{~V} \\
3 \mathrm{~V} \text { to } 15 \mathrm{~V} \\
300^{\circ} \mathrm{C}
\end{array}
$$

## electrical characteristics

$\mathrm{Min} / \mathrm{max}$ limits apply across temperature range unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CMOS TO CMOS |  |  |  |  |  |
| Logical "1" Input Voltage $\mathrm{V}_{\text {IN(1) }}$ | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 8 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Logical " 0 " Input Voltage $\mathrm{V}_{\text {IN(0) }}$ | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10.0 \mathrm{~V} \end{aligned}$ |  |  | 1.5 2 | $\checkmark$ |
| Logical "1" Output Voltage $\mathrm{V}_{\text {Out(1) }}$ | $\begin{array}{ll} V_{c c}=5.0 \mathrm{~V} & \mathrm{I}_{\mathrm{O}}=-10 \mu \mathrm{~A} \\ \mathrm{~V}_{\mathrm{cc}}=10.0 \mathrm{~V} & \mathrm{I}_{\mathrm{O}}=-10 \mu \mathrm{~A} \end{array}$ | $\begin{aligned} & 4.5 \\ & 9.0 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Logical " 0 " Output Voltage $\mathrm{V}_{\text {OUT }}(0)$ | $\begin{array}{ll} V_{\mathrm{cc}}=5.0 \mathrm{~V} & I_{\mathrm{O}}=-10 \mu \mathrm{~A} \\ V_{\mathrm{CC}}=10.0 \mathrm{~V} & \mathrm{I}_{\mathrm{O}}=-10 \mu \mathrm{~A} \end{array}$ |  |  | 0.5 1 | $\begin{aligned} & v \\ & v \end{aligned}$ |
| Logical "1" Input Current IIN(1) | $\mathrm{V}_{\mathrm{cc}}=15.0 \mathrm{~V} \quad \mathrm{~V}_{\text {IN }}=15 \mathrm{~V}$ |  | 0.005 | 1 | $\mu \mathrm{A}$ |
| Logical "0" Input Current $\mathrm{I}_{\text {IN(0) }}$ | $\mathrm{V}_{\mathrm{CC}}=15.0 \mathrm{~V} \quad \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | $-1$ | -0.005 |  | $\mu \mathrm{A}$ |
| Supply Current ICc | $\mathrm{V}_{\mathrm{cc}}=15.0 \mathrm{~V}$ |  | 0.05 | 300 | $\mu \mathrm{A}$ |
| - Input Capacitance | Any Input ${ }^{\text {' }}$ |  | 5 |  | pF |
| Propagation Delay Time to a Logical " 0 " or | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 230 | 310 | ns |
| Logical " 1 " From Clock to Q | $V_{C C}=10.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | . | 90 | 120 | ns |
| Propagation Delay Time to a Logical " 1 " From | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 280 | 380 | ns |
| Clear to Q | $V_{C C}=10.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 110 | 150 | ns |
| Time Prior to Clock Pulse That Data Must be | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | $110$ |  | ns |
| Present $\mathrm{t}_{\text {SETUP }}$ | $V_{C C}=10.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 30 |  | ns |
| Time After Clock Pulse That Data Must be | $V_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 0 |  | ns |
| Held $\quad \therefore$ | $V_{C C}=10.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 0 |  | ns |
| Maximum Clock Frequency, | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=10.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 2 \\ & 5.5 \end{aligned}$ | $\begin{array}{r} 3 \\ 8 \end{array}$ | " | MHz MHz |
| Minimum Clear Puise Width | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=10.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{array}{r} 150 \\ 55 \end{array}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Maximum Clock Rise and Fall Time | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=10.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | 15 5 |  |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| CMOS TO TENTH POWER INTERFACE |  |  |  |  |  |
| Logical " 1 " Input Voltage $\mathrm{V}_{\text {IN(1) }}$ | $\begin{aligned} & 54 \mathrm{C} \quad-V_{c c}=4.5 \mathrm{~V} \\ & 74 \mathrm{C} \quad V_{c c}=4.75 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{cc}}{ }^{-1.5}$ | ; |  | V |
| Logical " 0 " Input Voltage $V_{\text {IN }}(0)$ | $\begin{aligned} & 54 \mathrm{C} \quad V_{c c}=4.5 \mathrm{~V} \\ & 74 \mathrm{C} \quad V_{c c}=4.75 \mathrm{~V} \end{aligned}$ |  |  | 0.8 | V |
| Logical "1" Output Voltage $\mathrm{V}_{\text {Out }}$ (1) | $\begin{aligned} & 54 \mathrm{C} \quad V_{\mathrm{CC}}=4.5 \mathrm{~V}, I_{\mathrm{O}}=-360 \mu \mathrm{~A} \\ & 74 \mathrm{C} \quad \mathrm{~V}_{\mathrm{cc}}=4.75 \mathrm{~V}, I_{0}=-360 \mu \mathrm{~A} \end{aligned}$ | 2.4 |  |  | V |
| Logical " 0 " Output Voltage $V_{\text {out }}$ (0) | $\begin{aligned} & 54 \mathrm{C} \\ & 74 \mathrm{C} \end{aligned} \mathrm{~V}_{\mathrm{cc}}=4.5 \mathrm{~V}, I_{\mathrm{O}}=360 \mu \mathrm{~A}$ |  |  | 0.4 | V |
| Propagation Delay Time to a Logical " 0 " or Logical "1" From Clock To O |  |  | 320 |  | ns |

Note 1: These devices should not be connected under power on conditions.
ac test circuit


## switching time waveforms



## typical applications

Guaranteed Noise Margin as a Function of $\mathbf{V}_{\mathbf{C C}}$

## 74C Compatibility



MM54C165/MM74C165 parallel-load 8-bit shift register

## general description

The MM54C165/MM74C165 is an 8-bit serial shift register which shifts däta from $Q_{A}$ to $Q_{H}$ when clocked. Parallel inputs to each stage are enabled by a low level at the shift/load input. Also included is a gated clock input and a complementary output from the eighth-bit.

Clocking is accomplished through a 2 -input NORgate permitting one input to be used as a clockinhibit function. Holding either of the clock inputs high inhibits clocking, and holding either clock input low with the shift/load input high enables the other clock input. Data transfer occurs on the positive edge of the clock. The clock inhibit input should be changed to a high level only while the clock input is high. Parallel loading is inhibited as
long as the shift/load input is high. When taken low, data at the parallel inputs is loaded directly into the register independent of the state of the clock.

## features

- Wide supply voltage range
3.0 V to 15 V
- Guaranteed noise margin 1.0 V
- High noise immunity
$0.45 \mathrm{~V}_{\mathrm{Cc}}$ typ
- Low power fan out of 2 TTL compatibility driving 74L
- Direct overriding load
- Gated clock inputs
- Fully static operation


## connection diagram



## block diagram



## absolute maximum ratings (Note 1)

Voltage at Any Pin
Operating Temperature Range
MM54C165
MM74C165
Storage Temperature Range
Package Dissipation
Operating $V_{c c}$ Range
Absolute Maximum $\mathrm{V}_{\mathrm{Cc}}$
Lead Temperature (Soldering, 10 seconds)
-0.3 V to $\mathrm{V}_{\mathrm{cc}}+0.3 \mathrm{~V}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
500 mW
3.0 V to 15 V

16 V
$300^{\circ} \mathrm{C}$

## dc electrical characteristics

$\mathrm{Min} / \mathrm{max}$ limits apply across temperature range, unless otherwise noted.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CMOS TO CMOS |  |  |  |  |  |
| Logical "1" Input Voltage ( $\mathrm{V}_{\text {IN(1) }}$ ) | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 8.0 \end{aligned}$ |  |  | V |
| Logical " 0 " Input Voltage ( $\mathrm{V}_{\text {IN }(0)}$ ) | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 1.5 \\ & 2.0 \end{aligned}$ | V |
| Logical "1" Output Voltage ( $\mathrm{V}_{\text {Out }}(1)$ ) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-10 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V}, \quad \mathrm{I}_{\mathrm{O}}=-10 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 9.0 \end{aligned}$ |  |  | V |
| Logical "0' Output Voltage ( $\mathrm{V}_{\text {OUT (0) }}$ ) | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=+10 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V}, \quad \mathrm{I}_{\mathrm{O}}=+10 \mu \mathrm{~A} \end{aligned}$ |  |  | $\begin{aligned} & 0.5 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & V \\ & v \end{aligned}$ |
| Logical " 1 " Input Current ( $\mathrm{I}_{\text {IN (1) }}$ ) | $V_{C C}=15 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=15 \mathrm{~V}$ |  | 0.005 | 1.0 | $\mu \mathrm{A}$ |
| Logical " 0 " Input Current ( $\mathrm{I}_{\mathrm{N}(0)}$ ) | $\mathrm{V}_{\text {CC }}=15 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ | $-1.0$ | $\cdots 0.005$ |  | $\mu \mathrm{A}$ |
| Supply Current ( $1_{\text {cc }}$ ) | $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}$ |  | 0.05 | 300 | $\mu \mathrm{A}$ |
| CMOS/LPTTL INTERFACE, |  |  |  |  |  |
| Logical "1" Input Voltage ( $\mathrm{V}_{\mathrm{iN}(1)}$ ) | $\begin{aligned} & 54 \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \\ & 74 \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & V_{\mathrm{cc}^{-1}}{ }^{1.5} \\ & V_{\mathrm{cc}^{-1}} \end{aligned}$ |  |  | $\begin{aligned} & V \\ & v \end{aligned}$ |
| Logical " 0 ' Input Voltage ( $\mathrm{V}_{1 \mathrm{~N}(0)}$ ) | $\begin{aligned} & 54 \mathrm{C}, \mathrm{~V}_{\mathrm{Cc}}=4.5 \mathrm{~V} \\ & 74 \mathrm{C}, \mathrm{~V}_{\mathrm{Cc}}=4.75 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | V |
| Logical "1" Output Voltage ( $\mathrm{V}_{\text {OUt }}$ (1) $)$ | $54 \mathrm{C}, \mathrm{V}_{\mathrm{Cc}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-360 \mu \mathrm{~A}$ <br> $74 \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-360 \mu \mathrm{~A}$ | $\begin{aligned} & 2.4 \\ & 2.4 \end{aligned}$ | * |  | $\checkmark$ |
| Logical "0' Output Voltage ( $\mathrm{V}_{\text {OUt }(0)}$ ) | $\begin{aligned} & 54 \mathrm{C}, V_{C C}=4.5 \mathrm{~V}, I_{\mathrm{O}}=360 \mu \mathrm{~A} \\ & 74 \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=360 \mu \mathrm{~A} \end{aligned}$ |  | . | $\begin{aligned} & 0.4 \\ & 0.4 \end{aligned}$ | V |

OUTPUT DRIVE (See 54C/74C Family Characteristics Data Sheet)

Output Source Current (I Source)
(P-Channel)
Output Source Current (I ${ }_{\text {source }}$ ) (P-Channel)

Output Sink Current ( $I_{\text {SINK }}$ ) ( N -Channel)

Output Sink Current ( $I_{\text {SINK }}$ ) ( N -Channel)

$$
\begin{aligned}
& V_{C C}=5.0 \mathrm{~V}, \quad V_{O U T}=0 \mathrm{~V}, \\
& T_{A}=25^{\circ} \mathrm{C} \\
& V_{C C}=10 \mathrm{~V}, \quad V_{O U T}=0 \mathrm{~V}, \\
& T_{A}=25^{\circ} \mathrm{C} \\
& V_{C C}=5.0 \mathrm{~V}, \quad V_{O U T}=V_{C C}, \\
& T_{A}=25^{\circ} \mathrm{C} \\
& V_{C C}=10 \mathrm{~V}, \quad V_{O U T}=V_{C C} \\
& T_{A}=25^{\circ} \mathrm{C}
\end{aligned}
$$

| -1.75 | -3.3 |
| :---: | :---: | :---: |
| -8.0 | -15 |
| 1.75 | 3.6 |
| 8.0 | 16 |

m

| mA |
| :---: | :---: |
| mA |
| mA |
| mA |

ac electrical characteristics $T_{A}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, unless otherwise specified.


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Capacitance is guaranteed by periodic testing.
Note 3: $\mathrm{C}_{\text {pd }}$ determines the no load ac power consumption of any CMOS device. For complete explanation see $54 \mathrm{C} / 74 \mathrm{C}$ Family Characteristics application note, AN-90.
switching time waveforms


## truth table

| INPUTS |  |  |  |  | INTERNAL OUTPUTS |  | OUTPUT $a_{H}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SHIFT/ LOAD | $\begin{aligned} & \text { CLOCK } \\ & \text { INHIBIT } \end{aligned}$ | CLOCK | SERIAL | PARALLEL |  |  |  |
|  |  |  |  | A... H | $\mathrm{a}_{\mathrm{A}}$ | $\mathrm{a}_{\mathrm{B}}$ |  |
| L | X | X | X | a ... h | a | b | h |
| H | L | L | $x$ | $x$ | $\mathrm{Q}_{\text {A }}$ | $\mathrm{Q}_{\mathrm{BO}}$ | $\mathrm{O}_{\mathrm{Ho}}$ |
| H | $L$ | $\uparrow$ | H | x | H | $a_{A n}$ | $\mathrm{O}_{\mathrm{Gn}}$ |
| H | L | $\uparrow$ | L | x | L | $a_{A n}$ | $\mathrm{a}_{\mathrm{Gn}}$ |
| H | H | $\uparrow$ | x | x | $\mathrm{O}_{\mathrm{AO}}$ | $\mathrm{a}_{\mathrm{B0}}$ | $\mathrm{O}_{\mathrm{HO}}$ |

$H=V_{1 N(1)}, L=V_{I N(0)}$
$X=$ irrelevant
$1=$ transition from $\mathrm{V}_{1 \mathrm{~N}(0)}$ to $\mathrm{V}_{1 \mathrm{~N}(1)}$
a $. . . h=$ the level at data inputs $A$ thru $H$
$a_{A O}, a_{B O}, a_{H O}=$ the level of $Q_{A}, a_{B}$ or $Q_{H}$, before the indicated input conditions were established $\alpha_{A n}, Q_{6 n}=$ the level of $Q_{A}$ or $\alpha_{6}$ before the most recent $t$ transition of the clock

## logic waveforms



MM54C173/MM74C173 TRI-STATE ${ }^{\circledR}$ quad D flip-flop general description

The MM54C173/MM74C173 TRI-STATE quad D flip flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N and P -channel enhancement transistors. The four D type flip flops operate synchronously from a common clock. The TRI-STATE output allows the device to be used in bus organized systems. The outputs are placed in the TRI-STATE mode when either of the two output disable pins are in the logic " 1 " level. The input disable allows the flip flop to remain in their present states without disrupting the clock. If either of the two input disables are taken to a logic " 1 " level, the 0 outputs are fed back to the inputs and in this manner the flip flops do not change state.

Clearing is enabled by taking the input to a logic " 1 " level. Clocking occurs on the positive going transition.

## features

- Supply voltage range

3 V to 15 V

- Tenth power TTL compatible

Drive 2 LPTTL

- High noise immunity $0.45 \mathrm{~V}_{\mathrm{cc}}$ typ
- Low power
- Medium speed operation
- High impedance TRI-STATE
- Input disabled without gating the clock


## applications

- Automotive
- Data terminals
- Instrumentation
- Medical electronics
- Alarm systems
- Industrial electronics
- Remote metering
- Computers


## logic and connection diagrams



Voltage at Any Pin (Note 1)
Operating Temperature MM54C173
MM74C173
Storage Temperature
Maximum $V_{c c}$ Voltage
Package Dissipation
Operating $\mathrm{V}_{\mathrm{cc}}$ Range
Lead Temperature (Soldering, 10 sec )
-0.3 to $\mathrm{V}_{\mathrm{cc}}+0.3 \mathrm{~V}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
16 V
500 mW
+3 V to +15 V
$300^{\circ} \mathrm{C}$

## electrical characteristics

Min/max limits apply across temperature range unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CMOS TO CMOS |  |  |  |  |  |
| Logical "1" Input Voltage $\mathrm{V}_{\text {IN(1) }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=10.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 8 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Logical " 0 "' Input Voltage $\mathrm{V}_{\text {IN(O) }}$ | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10.0 \mathrm{~V} \end{aligned}$ |  |  | 1.5 2 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Logical "1" Output Voltage $\mathrm{V}_{\text {OUT(1) }}$ | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 9 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Logical "0" Output Voltage $\mathrm{V}_{\text {OUT(0) }}$ | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10.0 \mathrm{~V} \end{aligned}$ |  |  | 0.5 1 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Logical "1" Input Current $\mathrm{I}_{\mathbf{N}(1)}$ | $V_{c c}=15.0 \mathrm{~V}$ |  | 0.005 | 1 | $\mu \mathrm{A}$ |
| Logical ' 0 ' Input Current $\mathrm{I}_{\text {IN }}(0)$ |  | '-1 | -0.005 |  | $\mu \mathrm{A}$ |
| Output Current in High Impedance State | $\mathrm{V}_{\mathrm{cc}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=15 \mathrm{~V}$ |  | $\begin{aligned} & 0.001 \\ & 0.001 \end{aligned}$ |  | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Supply Current $\mathrm{I}_{\text {cc }}$ | $\mathrm{V}_{\mathrm{cc}}=15 \mathrm{~V}$ |  | 0.05 | 300 | $\mu \mathrm{A}$ |
| Input Capacitance | Any Input |  | 5 |  | pF |
| Propagation Delay Time to a Logical " 0 " ( $\mathrm{t}_{\mathrm{pdo}}$ ) or Logical " 1 " ( $t_{\text {pd1 }}$ ) From Clock to Output | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \\ & V_{C C}=10.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  | 220 80 | 400 200 | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Input Data Setup Time, $\mathrm{ts} \mathrm{mata}^{\text {d }}$ | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, C_{L}=50 \mathrm{pF}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \\ & V_{C C}=10.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  | 40 15 | 80 30 | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Input Data Hold Time, $\mathrm{t}_{\mathrm{H}}$ DATA | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=10.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Input Disable Setup Time, $\mathrm{t}_{\text {s diss }}$ | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \\ & V_{C C}=10.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  | 100 35 | 200 70 | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Input Disable Hold Time, $\mathrm{t}_{\mathrm{H}}$ DIss | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, C_{L}=50 \mathrm{pF}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \\ & V_{C C}=10.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Delay From Output Disable to High Impedance State (From Logical " 1 " or Logical " 0 " Level), $t_{I H}, t_{\mathrm{OH}}$ | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \\ & V_{C C}=10.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  | 170 70 | $\begin{aligned} & 340 \\ & 140 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Delay From Output Disable to Logical " 1 " Level, $t_{\text {HI }}$ (From High Impedance State) | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & V_{C C}=10.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50^{\circ} \mathrm{pF}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  | 170 70 | 340 140 | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Delay From Output Disable to Logical "0" Level, $\mathrm{t}_{\text {HO }}$ (From High Impedance State) | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, C_{L}=50 \mathrm{pF}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \\ & V_{C C}=10.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  | 170 70 | 340 140 | ns |
| Propagation Delay From Clear to Output tar | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & V_{C C}=10.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{array}{r} 240 \\ 90 \end{array}$ | $\begin{aligned} & 490 \\ & 180 \end{aligned}$ | ns |
| Maximum Clock Frequency | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \\ & V_{C C}=10.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | $3.0$ | $\begin{gathered} 4.0 \\ 12 \end{gathered}$ |  | MHz |
| Minimum Clear Pulse Width | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, C_{L}=50 \mathrm{pF}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \\ & V_{C C}=10.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{array}{r} 150 \\ 70 \end{array}$ |  | ns |
| Maximum Clock Rise and Fall Time | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, C_{L}=50 \mathrm{pF} \\ & V_{C C}=10.0 \mathrm{~V}, C_{L}=50 \mathrm{pF} \end{aligned}$ | $\begin{array}{r} 10 \\ 5 \end{array}$ |  |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |

Note 1: These devices should not be connected under "Power On" conditions.
electrica! characteristics (con't)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LOW POWER TTL/CMOS INTERFACE |  |  |  |  |  |
| Logical "1" Input Voltage $\mathrm{V}_{\text {IN(1) }}$ | $\begin{aligned} & 54 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.5 \mathrm{~V} \\ & 74 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.75 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{cc}}{ }^{-1.5}$ |  |  | v |
| Logical "0" Input Voltage $\mathrm{V}_{\text {iN(0) }}$ | $\begin{aligned} & 54 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.5 \mathrm{~V} \\ & 74 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.75 \mathrm{~V} \end{aligned}$ |  |  | . 8 | v |
| Logical "1" Output Voltage $\mathrm{V}_{\text {OUT(1) }}$ | $\begin{aligned} & 54 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-360 \mu \mathrm{~A} \\ & 7.4 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-360 \mu \mathrm{~A} \end{aligned}$ | 2.4 |  |  | v |
| Logical "0" Output Voltage $\mathrm{V}_{\text {outio) }}$ | $\begin{aligned} & 54 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=360 \mu \mathrm{~A} \\ & 74 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=360 \mu \mathrm{~A} \end{aligned}$ |  |  | . 4 | v |
| Propagation Delay Time to a Logical " 0 ", $\mathrm{t}_{\text {pdo }}$ or Logical " 1 " $t_{\text {pd } 1}$ From Clock | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 500 |  | ns |

## truth table

Truth Table (Both Output Disables Low)

| $t_{n}$ |  | $t_{n+1}$ |
| :--- | :---: | :---: |
| DATA INPUT DISABLE | DATA |  |
| INPUT | OUTPUT |  |
| Logic " 1 " on One or Both Inputs | $\times$ | $Q_{n}$ |
| Logic " 0 " on Both Inputs | 1 | 1 |
| Logic " 0 " on Both Inputs | 0 | 0 |

## switching time waveforms



## MM54C174/MM74C174 hex D flip-flop

## general description

The MM54C174/MM74C174 hex D flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N - and P -channel enhancement transistors. All have a direct clear input. Information at the $D$ inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clear is independent of clock and accomplished by a low. level at the clear input. All inputs are protected by diodes to $\mathrm{V}_{\mathrm{Cc}}$ and GND.

## features

- Wide supply voltage range 3.0 V to 15 V
- Guaranteed noise margin 1.0V
- High noise immunity
$0.45 V_{C c}$ typ
- Low power

TTL compatibility
fan out of 2 driving 74L

## logic diagram



## connection diagram



## truth table

| INPUTS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: |
| CLEAR | CLOCK | D | Q |
| L | X | X | L |
| H | $\uparrow$ | H | H |
| H | $\uparrow$ | L | L |
| H | L | $\times$ | Q |

# absolute maximum ratings (Note 1) 

Voltage at Any Pin
Operating Temperature Range
MM54C174 MM74C174
Storage Temperature Range
Package Dissipation
Operating $\mathrm{V}_{\mathrm{Cc}}$ Range
Absolute Maximum $\mathrm{V}_{\mathrm{cc}}$
Lead Temperature (Soldering, 10 seconds)
-0.3 V to $\mathrm{V}_{\mathrm{cc}}+0.3 \mathrm{~V}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
500 mW
3.0 V to 15 V

16 V
$300^{\circ} \mathrm{C}$

## dc electrical characteristics

Min/max limits apply across temperature range, unless otherwise noted.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CMOS то сMOs |  |  |  |  |  |
| Logical "1" Input Voltage ( $\mathrm{V}_{\text {IN(1) }}$ ) | $\begin{aligned} & V_{c \mathrm{cc}}=5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 8.0 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| Logical " 0 " Input Voltage ( $\mathrm{V}_{\text {IN }(0)}$ ) | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ |  |  | 1.5 2.0 | v |
| Logical " 1 " Output Voltage (Vout(1) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-10 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{cc}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-10 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 9.0 \end{aligned}$ |  |  | v |
| Logical "0" Output Voltage ( $\mathrm{V}_{\text {OUT }}(0)$ ) ${ }^{\text {, }}$ | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, I_{\mathrm{O}}=+10 \mu \mathrm{~A} \\ & V_{C C}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=+10 \mu \mathrm{~A} \end{aligned}$ |  |  | 0.5 1.0 | $\begin{aligned} & v \\ & v \end{aligned}$ |
| Logical " 1 " Input Current ( $1_{\text {IN(1) }}$ ) | $V_{C C}=15 \mathrm{~V}, V_{\text {IN }}=15 \mathrm{~V}$ |  | 0.005 | 1.0 | $\mu \mathrm{A}$ |
| Logical " 0 " Input Current ( $I_{\text {IN }(0)}$ ) | $V_{C C}=15 \mathrm{~V}, V_{\text {IN }}=0 \mathrm{~V}$ | $-1.0$ | -0.005 |  | $\mu \mathrm{A}$ |
| Supply Current ( $1_{\text {cc }}$ ) | $V_{c c}=15 \mathrm{~V}$ |  | 0.05 | 300 | $\mu \mathrm{A}$ |
| CMOS/LPTTL INTERFACE |  |  |  |  |  |
| Logical "1" Input Voltage ( $\mathrm{V}_{\text {IN }(1)}$ ) | 54C, $V_{C C}=4.5 \mathrm{~V}$ <br> $74 \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ | $\begin{gathered} v_{c c}-1.5 \\ v_{c c}-1.5 \end{gathered}$ |  |  | $\begin{aligned} & v \\ & v \end{aligned}$ |
| Logical " 0 " Input Voltage ( $\mathrm{V}_{\text {IN }(0)}$ ) | $\begin{aligned} & 54 \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \\ & 74 \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V} \end{aligned}$ |  |  | 0.8 0.8 | $\begin{aligned} & v \\ & v \end{aligned}$ |
| Logical " 1 " Output Voltage ( $\mathrm{V}_{\text {OUT }}(1)$ ) | $54 \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-360 \mu \mathrm{~A}$ <br> $74 \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-360 \mu \mathrm{~A}$ | $\begin{aligned} & 2.4 \\ & 2.4 \end{aligned}$ |  |  | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
| Logical "0" Output Voltage (VOUT(0) | $54 \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{I}_{\mathrm{O}}=360 \mu \mathrm{~A}$ <br> $74 \mathrm{C}, \mathrm{V}_{\mathrm{Cc}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=360 \mu \mathrm{~A}$ |  | 4 | $\begin{aligned} & 0.4 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & v \\ & v \end{aligned}$ |
| OUTPUT DRIVE (See 54C/74C Family Characteristics Data Sheet) |  |  |  |  |  |
| Output Source Current (Isource) (P-Channel) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}, \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | $-1.75$ | $-3.3$ |  | mA |
| Output Source Current (ISOURCE) (P-Channel) | $\begin{aligned} & V_{\mathrm{CC}}=10 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}, \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | -8.0 | -15 |  | mA |
| Output Sink Current (ISINK) ( N -Channel) | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, V_{\text {OUT }}=V_{C C} . \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | 1.75 | 3.6 |  | mA |
| Output Sink Current (Isink) (N-Channel) | $\begin{aligned} & V_{C C}=10 \mathrm{~V}, V_{\text {OUT }}=V_{C C} \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | 8.0 | 16 |  | mA |

ac electrical characteristics $T_{A}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay Time to a Logical " 0 " ( $t_{\text {pdo }}$ ) or Logical " 1 " ( $\left.t_{\text {pd } 1}\right)$ from Clock to Q <br> Propagation Delay Time to a Logical " 0 " from Clear | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{\mathrm{Cc}}=10 \mathrm{~V} \end{aligned}$ |  |  | 300 | ns |
|  |  |  | $70$ | 110 | ns |
|  | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V} \end{aligned}$ |  | 110 | 300 | ns |
|  |  |  | 50 | 110 | ns |
| Time Prior to Clock Pulse that Data | $V_{C C}=5.0 \mathrm{~V}$ | $\begin{aligned} & 75 \\ & 25 \end{aligned}$ |  |  | ns |
| Must be Present ( $\mathrm{t}_{\text {Setup }}$ ) | $V_{C C}=10 \mathrm{~V}$ |  |  |  | ns |
| Time After Clock Pulse that Data | $V_{c c}=5.0 \mathrm{~V}$ | 7525 |  |  | ns |
| Must be Held (thold) | $V_{c c}=10 \mathrm{~V}$ |  |  |  | ns |
| Minimum Clock Pulse Width | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ |  | 50 |  | ns |
|  |  |  | 35 |  | ns |
| Minimum Clear Puise Width | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ |  | 65 | 140 | ns |
|  |  |  | 35 | 70 | ns |
| Maximum Clock Rise and Fall Time | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ | 155.0 | $\begin{aligned} & >1200 \\ & >1200 \end{aligned}$ |  | $\mu s$ |
|  |  |  |  |  | $\mu \mathrm{s}$ |
| Maximum Clock Frequency | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{C c}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 5.0 \end{aligned}$ | 6.5 |  | MHz |
|  |  |  | 12 |  | MHz |
| Input Capacitance ( $\mathrm{C}_{1 \mathrm{~N}}$ ) | $V_{c c}=10 \mathrm{~V}$ <br> Clear Input (Note 2) <br> Any Other Input |  | 11 |  | pF |
|  |  |  | 5.0 |  | pF |
| Power Dissipation Capacitance ( $\mathrm{C}_{\mathrm{pd}}$ ) | Per Package (Note 3) |  | 95 |  | pF |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation:
Note 2: Capacitance is guaranteed by periodic testing.
Note 3: $\mathrm{C}_{\mathrm{pd}}$ determines the no load ac power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note, AN-90.

## switching time waveforms

CMOS to CMOS

ac test circuit


## MM54C175/MM74C175 quad D flip-flop

## general description

The MM54C175/MM74C175 consists of four positive-edge-triggered D-type flip-flops implemented with monolithic CMOS technology. Both true and complemented outputs from each flip-flop are externally available. All four flip-flops are controlled by a common clock and a common clear. Information at the $D$ inputs meeting the set-up time requirements is transferred to the Q outputs on the positive going edge of the clock pulse. The clearing operation, enabled by a negative pulse at Clear input, clears all four Q outputs to logical " 0 " and $\overline{\mathrm{Q}}$ 's to logical "1."

All inputs are protected from static discharge by diode clamps to $\mathrm{V}_{\mathrm{Cc}}$ and GND.

## features

- Wide supply voltage range
3.0 V to 15 V
- Guaranteed noise margin 1.0 V
- High noise immunity
$0.45 \mathrm{~V}_{\text {cc }}$ typ
- Low power
fan out of 2
TTL compatibility


## connection diagram and truth table



Each Flip-Fiop

| INPUTS |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: |
| CLEAR | CLOCK | D | Q | $\overline{\mathbf{Q}}$ |
| L | $X$ | X | L | $H$ |
| $H$ | $\uparrow$ | $H$ | $H$ | L |
| $H$ | $\uparrow$ | L | L | $H$ |
| $H$ | $H$ | $X$ | NC | NC |
| $H$ | L | $X$ | NC | NC |

$H=$ High level
L = Low level
$X=$ Irrelevant
$\uparrow=$ Transition from low to high level
$N C=$ No change

## logic diagrams



## absolute maximum ratings (Note 1)

Voltage at Any Pin
-0.3 V to $\mathrm{V}_{\mathrm{cc}}+0.3 \mathrm{~V}$
Operating Temperature Range
MM54C175
MM74C175
Storage Temperature Range
Package Dissipation
Operating $\mathrm{V}_{\mathrm{cc}}$ Range
Absolute Maximum $\mathrm{V}_{\mathrm{cc}}$
Lead Temperature (Soldering, 10 seconds)
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
500 mW
3.0 V to 15 V

16 V
$300^{\circ} \mathrm{C}$
dc electrical characteristics Min/max limits apply across temperature range, unless otherwise noted.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| cmos to cmos |  |  |  |  |  |
| Logical "1" Input Voltage ( $\mathrm{V}_{\mathrm{IN}(1)}$ ) | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 8.0 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Logical " 0 " Input Voltage ( $\mathrm{V}_{\text {IN }(0)}$ ) | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 1.5 \\ & 2.0 \end{aligned}$ | V |
| Logical "1" Output Voltage ( $\mathrm{V}_{\text {OUT }(1)}$ ) | $\begin{aligned} & \mathrm{V}_{\mathrm{Cc}}=5.0 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-10 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{Cc}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-10 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 9.0 \end{aligned}$ |  |  | V |
| Logical "0' Output Voltage ( $\mathrm{V}_{\text {OUT }}(0)$ ) | $\begin{aligned} & \mathrm{V}_{\mathrm{Cc}}=5.0 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=10 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{cc}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=10 \mu \mathrm{~A} \end{aligned}$ |  |  | $\begin{aligned} & 0.5 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Logical "1" Input Current ( $1_{\text {IN(1) }}$ ) | $V_{C C}=15 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=15 \mathrm{~V}$ |  | 0.005 | 1.0 | $\mu \mathrm{A}$ |
| Logical " 0 " Input Current ( $I_{\text {IN(0) }}$ ) | $V_{C C}=15 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ | $-1.0$ | -0.005 |  | $\mu \mathrm{A}$ |
| Supply Current ( $\mathrm{I}_{\mathrm{Cc}}$ ) | $V_{c c}=15 \mathrm{~V}$ |  | 0.05 | 300 | $\mu \mathrm{A}$ |

## CMOS/LPTTL INTERFACE

Logical "1" Input Voltage ( $\mathrm{V}_{\text {iN(1) }}$ )
MM54C175
MM74C175
Logical " 0 " Input Voltage ( $\mathrm{V}_{\text {IN }}$ (0) )
MM54C175
MM74C175
Logical " 1 " Output Voltage ( $\mathrm{V}_{\text {OUT(1) }}$ )
MM54C175
MM74C175
Logical " 0 " Output Voltage ( $\mathrm{V}_{\text {OUT }(0)}$ ) MM54C175
MM74C175


OUTPUT DRIVE (See 54C/74C Family Characteristics Data Sheet)

| Output Source Current (ISOURCE (P-Channel) | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} ; \mathrm{V}_{\text {OUT }}=0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | $-1.75$ | -3.3 | mA |
| :---: | :---: | :---: | :---: | :---: |
| Output Source Current (Isource) <br> (P-Channel) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | -8.0 | -15 | mA |
| Output Sink Current (ISINK) <br> (N-Channel) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\mathrm{CC}} \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | 1.75 | 3.6 | mA |
| Output Sink Current (ISINK) <br> (N-Channel) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | 8.0 | 16 | mA |

ac electrical characteristics $T_{A}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay Time to a Logical | $\mathrm{V}_{C C}=5.0 \mathrm{~V}$ |  | 190 | 300 | ns |
| " 0 " ( $t_{\text {pa0 }}$ ) or Logical " 1 " ( $t_{\text {pd } 1}$ ) from Clock to Q or $\overline{\mathrm{Q}}$ | $\mathrm{V}_{\mathrm{cc}}=10 \mathrm{~V}$ |  | 75 | 110 | ns |
| Propagation Delay Time to a Logical | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  | 180 | 300 | ns |
| "0" from Clear to 0 | $\mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}$ |  | 70 | 110 | ns |
| Propagation Delay Time to a Logical | $V_{C C}=5.0 \mathrm{~V}$ |  | 230 | 400 | ns |
| "1" from Clear to $\overline{\mathrm{Q}}$ | $V_{c c}=10 \mathrm{~V}$ |  | 90 | 150 | ns |
| Time Prior to Clock Pulse that Data | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 100 | 45 |  | ns |
| must be Present ( $\mathrm{t}_{\text {SET-UP }}$ ) | $V_{C C}=10 \mathrm{~V}$ | 40 | 16 |  | ns |
| Time after Clock Pulse that Data | $V_{C c}=5.0 \mathrm{~V}$ |  | -11 | 0 | ns |
| must be Held ( $\mathrm{t}_{\text {HOLD }}$ ) | $V_{c c}=10 \mathrm{~V}$ |  | -4 | 0 | ns |
| Minimum Clock Pulse Width | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ |  | 130 | 250 | ns |
|  | $V_{c c}=10 \mathrm{~V}$ |  | 45 | 100 | ns |
| Minimum Clear Pulse Width | $V_{C C}=5.0 \mathrm{~V}$ |  | 120. | 250 | ns |
|  | $V_{c c}=10 \mathrm{~V}$ |  | 45 | 100 | ns |
| Maximum Clock Rise Time | $V_{C C}=5.0 \mathrm{~V}$ | 15 | 450 |  | $\mu \mathrm{s}$ |
|  | $V_{c c}=10 \mathrm{~V}$ | 5.0 | 125 |  | $\mu \mathrm{s}$ |
| Maximum Clock Fall Time | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ | 15 | 50 |  | $\mu \mathrm{s}$ |
|  | $V_{c c}=10 \mathrm{~V}$ | 5.0 | 50 |  | $\mu \mathrm{S}$ |
| Maximum Clock Frequency | $V_{c c}=5.0 \mathrm{~V}$ | 2.0 | 3.5 |  | MHz |
|  | $V_{c c}=10 \mathrm{~V}$ | 5.0 | 10 |  | MHz |
| Input Capacitance ( $\mathrm{C}_{\text {IN }}$ ) | Clear Input (Note 2) |  | 10 |  | pF |
|  | Other Input |  | 5.0 |  | pF |
| Power Dissipation Capacitance ( $\mathrm{C}_{\mathrm{pd}}$ ) | Per Package (Note 3) |  | 130 |  | pF |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Capacitance is guaranteed by periodic testing.
Note 3: CPD determines the no load ac power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note, AN-90.
switching time waveforms


MM54C192/MM74C192 synchronous
4-bit up/down decade counter

## MM54C193/MM74C193 synchronous <br> 4-bit up/down binary counter

## general description

These up/down counters are monolithic complementary MOS (CMOS) integrated circuits. The MM54C192 and MM74C192 are BCD counters. While the MM54C193 and MM74C193 are binary counters.

Counting up and counting down is performed by two count inputs, one being held high while the other is clocked. The outputs change on the positive going transition of this clock.

These counters feature preset inputs that are set when load is a logical " 0 " and a clear which forces all outputs to " 0 " when it is at logical " 1. ." The
counters also have carry and borrow outputs so that they can be cascaded using no external circuitry.

## features

- High noise margin

1V guaranteed

- Tenth power drive 2 LPTTL loads
3 V to 15 V
- Wide supply range
- Carry and borrow outputs for N -bit cascading
- Asynchronous clear
- High noise immunity $0.45 \mathrm{~V}_{\mathrm{Cc}}$ typ


## connection diagram



## cascading packages



Guaranteed Noise Margin as A Function of $\mathrm{V}_{\mathrm{CC}}$


## absolute maximum ratings

Voltage at Any Pin (Note 1)
Operating Temperature Range
MM54C192, MM54C193
MM74C192, MM74C193
Storage Temperature Range
Maximum V cc Voltage
Package Dissipation
Operating $\mathrm{V}_{\mathrm{cc}}$ Range
Lead Temperature (Soldering, 10 sec )
-0.3 V to $\mathrm{V}_{\mathrm{Cc}}+0.3 \mathrm{~V}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
16 V
500 mW
+3 V to +15 V
$300^{\circ} \mathrm{C}$
electrical characteristics
( $\mathrm{Min} / \mathrm{max}$ limits apply across temperature range unless otherwise specified.)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CMOS TO MOS |  |  |  |  |  |
| Logical "1" Input Voltage ( $\mathrm{V}_{\text {IN(1) }}$ ) | $\begin{aligned} & V_{c c}=5 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 8 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Logical " 0 " Input Voltage ( $\mathrm{V}_{\text {IN }}(0)$ ) | $\begin{aligned} & V_{c c}=5 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 1.5 \\ & 2 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Logical "1" Output Voltage ( $\mathrm{V}_{\text {Out }}(1)$ ) | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, \quad I_{O}=-10 \mu \mathrm{~A} \\ & V_{C C}=10 \mathrm{~V}, I_{O}=-10 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 9 \end{aligned}$ |  |  | V |
| Logical " 0 " Output Voltage ( $\mathrm{V}_{\text {OUt (0) }}$ ) | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=+10 \mu \mathrm{~A} \\ & V_{C C}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=+10 \mu \mathrm{~A} \end{aligned}$ |  |  | 0.5 1 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Logical " 1 " Input Current ( $I_{\text {IN (1) }}$ ) | $V_{C C}=15 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{~N}}=15 \mathrm{~V}$ |  | 0.005 | 1.0 | $\mu \mathrm{A}$ |
| Logical " 0 " Input Current ( $I_{\text {IN (0) }}$ ) | $\mathrm{V}_{C C}=15 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{~N}}=0 \mathrm{~V}$ | -1.0 | -0.005 |  | $\mu \mathrm{A}$ |
| Supply Current ( ${ }_{\text {cc }}$ ) | $\mathrm{V}_{\mathrm{cc}}=15 \mathrm{~V}$ |  | 0.05 | 300 | $\mu \mathrm{A}$ |
| Input Capacitance | Any Input, |  | 5 |  | pF |
| Propagation Delay Time to Q From | $V_{C C}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 250 | 400 | ns |
| Count Up or Down ( $\mathrm{t}_{\mathrm{pd} 0}$ or $\mathrm{t}_{\mathrm{pd} 1}$ ) | $V_{C C}=10 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 100 | 160 | ns |
| Propagation Delay Time to Borrow | $V_{C C}=5 \mathrm{~V}, \quad C_{L}=50 \mathrm{pF}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 120 | 200 | ns |
| From Count Down ( $\mathrm{t}_{\mathrm{pdo}}$ or $\mathrm{t}_{\mathrm{pd1}}$ ) | $V_{C C}=10 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 50 | 80 | ns |
| Propagation Delay Time to Carry | $V_{C C}=5 \mathrm{~V}, \quad C_{L}=50 \mathrm{pF}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 120 | 200 | ns |
| From Count Up ( $\mathrm{t}_{\mathrm{pd} 0}$ or $\mathrm{t}_{\mathrm{pd} 1}$ ) | $V_{C C}=10 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 50 | 80 | ns |
| Time Prior to Load That Data | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 100 | 160 | ns |
| Must be Present ( $\mathrm{t}_{\text {SETUP }}$ ) | $V_{C C}=10 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 30 | 50 | ns |
| Minimum Clear Pulse Width | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, C_{L}=50 \mathrm{pF}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \\ & V_{C C}=10 \mathrm{~V}, \mathrm{C}_{1}=50 \mathrm{pF}, \quad T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  | 300 120 | $\begin{aligned} & 480 \\ & 190 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Minimum Load Pulse Width | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, \quad C_{L}=50 \mathrm{pF}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \\ & V_{C C}=10 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  | 100 40 | $\begin{array}{r} 160 \\ 65 \end{array}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Propagation Delay Time to Q From | $V_{C C}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{A}=25^{\circ} \mathrm{C}$ |  | 300 | 480 | ns |
| Load ( $\mathrm{t}_{\text {pdo }}$ or $\mathrm{t}_{\text {pd } 1}$ ) | , $\mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | . 120 | 190 | ns |
| Minimum Count Pulse Width | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, C_{L}=50 \mathrm{pF}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \\ & V_{C C}=10 \mathrm{~V}, C_{L}=50 \mathrm{pF}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  | 120 35 | 200 80 | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Maximum Count Frequency | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, C_{L}=50 \mathrm{pF}, T_{A}=25^{\circ} \mathrm{C} \\ & V_{C C}=10 \mathrm{~V}, C_{L}=50 \mathrm{pF}, T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 6 \end{aligned}$ | $\begin{array}{r} 4 \\ 10 \end{array}$ |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| Count Rise and Fall Time | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, \quad C_{L}=50 \mathrm{pF}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \\ & V_{C C}=10 \mathrm{~V}, C_{L}=50 \mathrm{pF}, T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  | . | 15 5 | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| CMOS TO TENTH POWER INTERFACE |  |  |  |  |  |
| Logical "1" Input Voltage ( $\mathrm{V}_{\text {IN }(1)}$ ) | $\begin{array}{ll} 54 \mathrm{C} & \mathrm{~V}_{\mathrm{cc}}=4.5 \mathrm{~V} \\ 74 \mathrm{C} & \mathrm{~V}_{\mathrm{cc}}=4.75 \mathrm{~V} \end{array}$ | $\begin{aligned} & V_{\mathrm{Cc}^{-1}} .5 \\ & \mathrm{~V}_{\mathrm{cc}^{-1}} .5 \end{aligned}$ |  | . | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Logical ' 0 " Input Voltage ( $\mathrm{V}_{\text {IN }(0)}$ ) | $\begin{array}{ll} 54 \mathrm{C} & V_{c c}=4.5 \mathrm{~V} \\ 74 \mathrm{C} & V_{c c}=4.75 \mathrm{~V} \end{array}$ |  |  | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & v \\ & v \end{aligned}$ |
| Logical "1" Output Voltage (Vout (1) ${ }^{\text {l }}$ | $\begin{aligned} & 54 \mathrm{C} \quad V_{C C}=4.5 \mathrm{~V}, I_{\mathrm{O}}=-100 \mu \mathrm{~A} \\ & 74 \mathrm{C} \quad V_{C C}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-100 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 2.4 \end{aligned}$ |  |  | $\begin{aligned} & v \\ & v \end{aligned}$ |
| Logical ' 0 ' Output Voltage ( $\mathrm{V}_{\text {OUt }}(0)$ ) | $\begin{aligned} & 54 \mathrm{C} \quad V_{C C}=4.5 \mathrm{~V}, 1_{O}=360 \mu \mathrm{~A} \\ & 74 \mathrm{C} \quad \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}, 1_{0}=360 \mu \mathrm{~A} \end{aligned}$ |  |  | 0.4 0.4 | $\begin{aligned} & v \\ & v \end{aligned}$ |

Note 1: This device should not be connected to circuits with the power on because high transient voltage may cause permanent damage.
schematic diagrams



Note 2: Load (preset) to BCD seven.
Note 3: Count up to eight, nine, carry, zero, one, and two.
Note 4: Count down to one, zero, borrow, nine, eight, and seven.


Note 1: Clear outputs to zero.
Note 2: Load (preset) to binary thirteen.
Note 3: Count up to fourteen, fifteen, carry, zero, one, and two.
Note 4: Count down to one, zero, borrow, fifteen, fourteen, and thirteen

## MM54C195/MM74C195 4-bit registers

## general description

The MM54C195/MM74C195 CMOS 4-bit registers feature parallel inputs, parallel outputs, J-K serial inputs, shift/load control input and a direct overriding clear. The following two modes of operation are possible.

Parallel Load
Shift in direction $Q_{A}$ towards $Q_{D}$
Parallel loading is accomplished by applying the four bits of data and taking the shift/load control input low. The data is loaded into the associated flip-flops and appears at the outputs after the positive transition of the clock input. During parallel loading, serial data flow is inhibited.

Serial shifting is accomplished synchronously when the shift/load control input is high. Serial data for this mode is entered at the J- $\overline{\mathrm{K}}$ inputs. These inputs allow the first stage to perform as a $J-\bar{K}$, D or T-type flip flop as shown in the truth table.

## features

- Medium speed operation 8.5 MHz (typ) with 10 V supply and 50 pF load
- High noise immunity $0.45 \mathrm{~V}_{\mathrm{Cc}}$ (typ)
- Low power 100 nW (typ)
- Tenth power TTL compatible drive 2 LPTTL loads
- Supply voltage range 3 V to 15 V
- Synchronous parallel load
- Parallel inputs and outputs from each flip-flop
- Direct overriding clear
- J and $\bar{K}$ inputs to first stage
- Complementary outputs from last stage
- Positive edge triggered clocking
- Diode clamped inputs to protect against static charge


## applications

- Automotive
- Data terminals
- Instrumentation
- Medical electronics
- Alarm systems
- Remote metering
- Industrial electronics
- Computers


## schematic and connection diagrams



## absolute maximum ratings

Voltage at Any Pin (Note 1)
Operating Temperature MM54C195
MM74C195
Storage Temperature
Maximum $V_{c c}$ Voltage
Package Dissipation
Lead Temperature (Soldering, 10 sec )
Operating $\mathrm{V}_{\mathrm{cc}}$ Range
-0.3 V to $\mathrm{V}_{\mathrm{cc}}+0.3 \mathrm{~V}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
16 V
500 mW
$300^{\circ} \mathrm{C}$
+3 V to +15 V
electrical characteristics Max/Min limits apply across temperature range unless otherwise specified.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| cmos to cmos |  |  |  |  |  |  |
|  | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ |  | 3.5 |  |  | V |
| Logical "1" Input Voltage $\mathrm{V}_{\text {IN(1) }}$ | $\mathrm{V}_{\mathrm{cc}}=10.0 \mathrm{~V}$ |  | 8.0 |  |  | V |
|  | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ |  |  |  | 1.5 | v |
| Logical " 0 " Input Voltage $\mathrm{V}_{\text {IN }}(0)$ | $\mathrm{V}_{\mathrm{cc}}=10.0 \mathrm{~V}$ |  |  |  | 2.0 | V |
|  | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ |  | 4.5 |  |  | $v$ |
| Logical "1" Output Voltage $\mathrm{V}_{\text {Out }}$ (1) | $\mathrm{V}_{\mathrm{cc}}=10.0 \mathrm{~V}$ |  | 9.0 |  |  | V |
|  | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ |  |  |  | 0.5 | $v$ |
| Logical 0 Output Voltage $V_{\text {OUT }}(0)$ | $\mathrm{V}_{\mathrm{cc}}=10.0 \mathrm{~V}$ |  |  |  | 1.0 | V |
| Logical " 1 " Input Current IIN(1) | $\mathrm{V}_{\mathrm{CC}}=15.0 \mathrm{~V}$ |  | -- | 0.005 | 1.0 | $\mu \mathrm{A}$ |
| Logical " 0 " Input Current $\mathrm{I}_{\text {IN }}(0)$ | $\mathrm{V}_{\mathrm{cc}}=15.0 \mathrm{~V}$ |  | -1.0 | -0.005 |  | $\mu \mathrm{A}$ |
| Supply Current Icc | $V_{C C}=15.0 \mathrm{~V}$ |  |  | 0.050 | 300 | $\mu \mathrm{A}$ |
| Input Capacitance | Any Input |  |  | 5.0 |  | pF |
| Propagation Delay Time to a Logical | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 150 | 300 | ns |
| " 0 " $t_{\text {pdo }}$ or Logical " 1 " $t_{\text {pd1 }}$ from Clock to Q or $\overline{\mathrm{Q}}$ | $\mathrm{V}_{\mathrm{cc}}=10.0 \mathrm{~V}$ | $\mathrm{C}_{L}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 75 | 130 | ns |
| Propagation Delay Time to a Logical " 0 " | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 150 | 300 | ns |
| or Logical "1" From Clear to Q or $\overline{\mathrm{Q}}$ | $\mathrm{V}_{\mathrm{cc}}=10.0 \mathrm{~V}$ | $\mathrm{C}_{L}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 50 | 130 | ns |
| Time Prior to Clock Pulse That Data | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 80 | 200 | ns |
| Must be Present $\mathrm{t}_{\text {SETUP }}$ | $\mathrm{V}_{\mathrm{cc}}=10.0 \mathrm{~V}$ | $C_{L}=50 \mathrm{pF}, \mathrm{T}_{A}=25^{\circ} \mathrm{C}$ |  | 35 | 70 | ns |
| Time Prior to Clock Pulse That | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 110 | 150 | ns |
| Shift/Load Must be Present $\mathrm{t}_{\text {SETUP }}$ | $\mathrm{V}_{\mathrm{cc}}=10.0 \mathrm{~V}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 60 | 90 | ns |
| Time After Clock Pulse That Data | $\mathrm{V}_{\text {cc }}=5.0 \mathrm{~V}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | -10 | 0 | ns |
| Must be Held | $\mathrm{V}_{\mathrm{cc}}=10.0 \mathrm{~V}$ | $\mathrm{C}_{L}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | -5 | 0 | ns |
|  | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ | $C_{L}=50 \mathrm{pF}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$ |  | 100 | 200 | ns |
| Minimum Clock Pulse Width ( $\mathrm{twL}=\mathrm{t}_{\mathrm{wH}}$ ) | $\mathrm{V}_{\mathrm{cc}}=10.0 \mathrm{~V}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 50 | 100 | ns |
|  | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 90 | 130 | ns |
| Minimum Clear Pulse Width | $V_{c c}=10 \mathrm{~V}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 40 | 60 | ns |
|  | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 5.0 |  |  | $\mu \mathrm{s}$ |
| Maximum Clock Rise and Fall Time | $\mathrm{V}_{\mathrm{cc}}=10.0 \mathrm{~V}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 2.0 |  |  | $\mu \mathrm{s}$ |
|  | $V_{c c}=5.0 \mathrm{~V}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 2.0 | 3.0 |  | MHz |
| Maximum Input Clock Frequency | $\mathrm{V}_{\mathrm{cc}}=10.0 \mathrm{~V}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 5.5 | 8.5 |  | MHz |
| LOW POWER TTL/CMOS INTERFACE |  |  |  |  |  |  |
| Logical "1". Input Voltage $V^{1 N(1)}$ | $\begin{aligned} & 54 \mathrm{C} \\ & 74 \mathrm{C} \end{aligned}$ | $\begin{aligned} & V_{c c}=4.5 \mathrm{~V} \\ & V_{c c}=4.75 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{cc}}{ }^{-1.5}$ |  |  | V |
| Logical "0" Input Voltage $\mathrm{V}_{\text {IN }}(0)$ | $\begin{aligned} & 54 \mathrm{C} \\ & 74 \mathrm{C} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=4.75 \mathrm{~V} \end{aligned}$ |  |  | 0.8 | V |
| Logical " 1 " Output Voltage $\mathrm{V}_{\text {OUT(1) }}$ | $\begin{aligned} & 54 \mathrm{C} \\ & 74 \mathrm{C} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, I_{D}=-360 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=-360 \mu \mathrm{~A} \end{aligned}$ | 2.4 |  |  | V |
| Logical "0' Output Voltage $\mathrm{V}_{\text {Out }}(0)$ | $\begin{aligned} & 54 \mathrm{C} \\ & 74 \mathrm{C} \end{aligned}$ | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V}, I_{D}=360 \mu \mathrm{~A} \\ & V_{C C}=4.75 \mathrm{~V}, I_{D}=360 \mu \mathrm{~A} \end{aligned}$ |  |  | 0.4 | V |

Note: These devices should not be connected under power on condition.

## switching time waveforms

## CMOS to CMOS



TTL to CMOS


## truth table

| INPUTS AT $\mathrm{t}_{\mathrm{n}}$ |  | OUTPUTS AT $\mathrm{t}_{\mathrm{n}+1}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| J | $\overline{\mathrm{K}}$ | $\mathrm{a}_{\text {A }}$ | $\mathrm{O}_{\mathrm{B}}$ | $\mathrm{a}_{\mathrm{c}}$ | $\mathrm{a}_{\mathrm{D}}$ | $\overline{\mathrm{O}}_{\mathrm{D}}$ |
| L | H | $\mathrm{a}_{\text {An }}$ | $\mathrm{Q}_{\text {An }}$ | $\mathrm{O}_{\mathrm{Bn}}$ | $\mathrm{O}_{\mathrm{Cn}}$ | $\overline{\mathrm{a}}_{\mathrm{Cn}}$ |
| L | L | L | $\mathrm{a}_{\text {A }}$ | $\mathrm{Q}_{\mathrm{Bn}}$ | $\mathrm{Q}_{\mathrm{Cn}}$ | $\overline{\mathrm{a}}_{\mathrm{Cn}}$ |
| H | H | H | $\mathrm{a}_{\text {An }}$ | $\mathrm{O}_{8 n}$ | $\mathrm{O}_{\mathrm{Cn}}$ | $\overline{\mathrm{Q}}_{\mathrm{Cn}}$ |
| H | L | $\overline{\mathrm{a}}_{\text {An }}$ | $Q_{A n}$ | $\mathrm{Q}_{\mathrm{Bn}}$ | $\mathrm{O}_{\mathrm{Cn}}$ | $\overline{\mathrm{o}}_{\mathrm{Cn}}$ : |

Note: $H=$ HIGH LEVEL, L: LOW LEVEL.
$t_{n}=$ bit time before clock pulse
$t_{n+1}=$ bit time after clock puise
$Q_{A n}=$ State of $Q_{A}$ at $t_{n}$

Guaranteed noise Margin as a Function of $V_{\mathbf{C C}}$


## MM54C200／MM74C200 256－bit TRI－STATE ${ }^{\circledR}$ random access read／write memory

## general description

The MM54C200／MM74C200 is a 256 －bit random access read／write memory．Inputs consist of eight address lines，a data input line，a write enable line，and three chip enables．The eight binary address inputs are decoded internally to select each of the 256 locations．An internal address register，latches and address information on the positive to negative edge of $\overline{\mathrm{CE}}_{3}$ ．The TRI－ STATE data output line working in conjunction with $\overline{\mathrm{CE}}_{1}$ or $\overline{\mathrm{CE}}_{2}$ inputs provides for easy memory expansion．

Address Operation：Address inputs must be stable ${ }^{t_{S A}}$ prior to the positive to negative transition of $\overline{\mathrm{CE}}_{3}$ ．It is thus not necessary to hold address information stable for more than $t_{H A}$ after the memory is enabled（positive to negative transition）．

Note：The timing is different than the DM74200 in that a positive to negative transition of the memory enable must occur for the memory to be selected．

Read Operation：The data is read out by selecting the proper address and bringing $\overline{\mathrm{CE}}_{3}$ low and $\overline{\text { write }}$ enable high．Holding $\overline{\mathrm{CE}}_{1}$ or $\overline{\mathrm{CE}}_{2}$ or $\overline{\mathrm{CE}}_{3}$ at a high level forces the output into TRI－STATE． When used in bus organized systems，$\overline{\mathrm{CE}}_{1}$ ，or $\overline{\mathrm{CE}}_{2}$ ， a TRI－STATE control，provides for fast access times by not totally disabling the chip．

Write Operation：Data is written into the memory with $\overline{\mathrm{CE}}_{3}$ low and write enable low．The state of $\overline{\mathrm{CE}}_{1}$ or $\overline{\mathrm{CE}}_{2}$ has no effect on the write cycle．The output assumes TRI－STATE with write enable low．

## features

[^3]
## logic and connection diagrams



## absolute maximum ratings (Note 1)

Voltage at Any Pin
Operating Temperature Range
MM54C200
MM74C200
Storage Temperature Range
Package Dissipation
Operating $\mathrm{V}_{\mathrm{cc}}$ Range
Absolute Maximum $\mathrm{V}_{\mathrm{cc}}$
Lead Temperature (Soldering, 10 seconds)
-0.3 V to $\mathrm{V}_{\mathrm{Cc}}+0.3 \mathrm{~V}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
500 mW
3.0 V to 15 V

16 V
$300^{\circ} \mathrm{C}$

## dc electrical characteristics

$\mathrm{Min} / \mathrm{max}$ limits apply across temperature range, unless otherwise noted.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| cmos to cmos |  |  |  |  |  |
| Logical " 1 " Input Voltage ( $\mathrm{V}_{\mathrm{IN}(1)}$ ) <br> Logical " 0 " Input Voltage ( $\mathrm{V}_{1 \mathrm{~N}}(0)$ ) <br> Logical "1" Output Voltage (VOUT(1) <br> Logical " 0 " Output Voltage (Vout (0) <br> Logical "1" Input Current ( $I_{\text {IN(1) }}$ ) <br> Logical " 0 ". Input Current ( $\left.\\|_{\text {IN }(0)}\right)$ <br> Supply Current ( $\mathrm{ICC}_{\mathrm{cc}}$ ) | $\begin{array}{ll} V_{C C}=5.0 \mathrm{~V} \\ V_{C C}=10 \mathrm{~V} \\ V_{C C}=5.0 \mathrm{~V} \\ V_{C C}=10 \mathrm{~V} & \\ V_{C C}=5.0 \mathrm{~V}, & I_{\mathrm{O}}=-10 \mu \mathrm{~A} \\ V_{C C}=10 \mathrm{~V}, & I_{\mathrm{O}}=-10 \mu \mathrm{~A} \\ V_{C C}=5.0 \mathrm{~V}, & I_{\mathrm{O}}=+10 \mu \mathrm{~A} \\ V_{C C}=10 \mathrm{~V}, & I_{\mathrm{O}}=+10 \mu \mathrm{~A} \\ V_{C C}=15 \mathrm{~V}, & V_{I N}=15 \mathrm{~V} \\ V_{C C}=15 \mathrm{~V}, & V_{\mathrm{IN}}=0 \mathrm{~V} \\ V_{C C}=15 \mathrm{~V} & \end{array}$ | $\begin{aligned} & 3.5 \\ & 8.0 \end{aligned}$ <br> 4.5 <br> 9.0 <br> $-1.0$ | $\begin{gathered} 0.005 \\ -0.005 \\ 0.10 \end{gathered}$ | $\begin{aligned} & 1.5 \\ & 2.0 \\ & \\ & 0.5 \\ & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{gathered} V \\ V \\ V \\ V \\ V \\ V \\ V \\ V \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \end{gathered}$ |
| CMOS/LPTTL INTERFACE |  |  |  |  |  |
| Logical "1" Input Voltage ( $\mathrm{V}_{\text {IN }}(1)$ ) <br> Logical " 0 " Input Voltage ( $\mathrm{V}_{1 \mathrm{~N}(0)}$ ) <br> Logical "1" Output Voltage (Vout (1) <br> Logical " 0 " Output Voltage ( $\mathrm{V}_{\text {Out (0) }}$ ) | 54C, $V_{C C}=4.5 \mathrm{~V}$ <br> $74 \mathrm{C} . V_{\mathrm{Cc}}=4.75 \mathrm{~V}$ <br> $54 \mathrm{C}, \mathrm{V}_{\mathrm{Cc}}=4.5 \mathrm{~V}$ <br> $74 \mathrm{C}, \mathrm{V}_{\mathrm{Cc}}=4.75 \mathrm{~V}$ <br> $54 \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{I}_{\mathrm{O}}=-1.6 \mathrm{~mA}$ <br> $74 \mathrm{C}, V_{\mathrm{CC}}=4.75 \mathrm{~V}, 1_{0}=-1.6 \mathrm{~mA}$ <br> $54 \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{I}_{\mathrm{O}}=1.6 \mathrm{~mA}$ <br> $74 \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=1.6 \mathrm{~mA}$ | $\begin{aligned} & \mathrm{V}_{c c}-1.5 \\ & \mathrm{~V}_{\mathrm{cc}}-1.5 \end{aligned}$ $\begin{aligned} & 2.4 \\ & 2.4 \end{aligned}$ | - | $\begin{aligned} & 08 \\ & 0.8 \\ & \\ & \\ & 0.4 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \end{aligned}$ |
| OUTPUT DRIVE (See 54C/74C Family Characteristics Data Sheet) |  |  |  |  |  |
| Output Source Current (ISOURCE) <br> (P-Channel) <br> Output Source Current (Isourice) <br> (P-Channel) <br> Output Sink Current (ISINK) (N-Channel) <br> Output Sink Current (Isink) (N-Channel) | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \quad V_{\text {OUT }}=0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C} \\ & V_{C C}=10 \mathrm{~V}, \quad V_{O U T}=0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, \\ & V_{C C}=5.0 \mathrm{~V}, \quad V_{\text {OUT }}=V_{C C} \\ & T_{A}=25^{\circ} \mathrm{C} \\ & V_{C C}=10 \mathrm{~V}, \quad V_{\text {OUT }}=V_{C C} \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | $-4.0$ <br> $-16.0$ <br> 5.0 <br> 20.0 | $\begin{array}{r} -6.0 \\ -25 \\ 8.0 \\ 30 \end{array}$ | . | mA <br> mA <br> mA <br> mA |

ac electrical characteristics $T_{A}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, unless otherwise specified.


## ac electrical characteristics (con't)



Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Capacitance is guaranteed by periodic testing.
Note 3: $\mathrm{C}_{\text {pd }}$ determines the no load ac power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note, AN-90.

## switching time waveforms

## Read and Write Cycles Using $\overline{C E}_{3}\left(\overline{C E}_{1}=\overline{\mathbf{C E}}_{2}=\operatorname{logic} 0\right)$



## MM54C221/MM74C221 dual monostable multivibrator

## general description

The MM54C221/MM74C221 dual monostable multivibrator is monolithic complementary MOS integrated circuit. Each multivibrator features a negative-transitiontriggered input and a positive-transition-triggered input either of which can be used as an inhibit input, and a clear input.

Once fired, the output pulses are independent of further transitions of the $A$ and $B$ inputs and are a function of the external timing components $\mathrm{C}_{\mathrm{EXt}}$ and $\mathrm{R}_{\mathrm{EXT}}$. The pulse width is stable over a wide range of temperature and $\mathrm{V}_{\mathrm{cc}}$. Pulse stability will be limited by the accuracy
of external timing components. The pulse width is approximately defined by the relationship $\mathrm{t}_{\mathrm{W}(\mathrm{OUT})} \approx$ $\mathrm{C}_{\text {EXt }} \mathrm{R}_{\mathrm{EXT}}$. For further information and applications, see AN-138.

## features

- Wide supply voltage range $\quad 4.5 \mathrm{~V}$ to 15 V
- Guaranteed noise margin 1.0 V
- High noise immunity
- Low power
$0.45 \mathrm{~V}_{\mathrm{cc}}$ typ

TTL compatibility
fan out of 2 driving 74L

## connection diagrams

Timing Component


## truth table

| INPUTS |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: |
| CLEAR | $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{Q}$ | $\overline{\mathbf{Q}}$ |
| L | X | X | L | H |
| X | H | X | L | H |
| X | X | L | L | H |
| H | L | $\uparrow$ | $\Omega$ | $工$ |
| $H$ | $\downarrow$ | H | L | U |

$H=H i g h ~ l e v e l$
$L$ = Low level
$\uparrow=$ Transition from low to high
$t=$ Transition from high to low
$\Omega=$ One high level pulse
$\tau=$ One low level pulse
X $=$ Irrelevant

## absolute maximum ratings（Note 1

Voltage at Any Pin
-0.3 V to $\mathrm{V}_{\mathrm{Cc}}+0.3 \mathrm{~V}$
Operating Temperature Range
MM54C221
MM74C221
Storage Temperature Range
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Package Dissipation
500 mW
Operating $\mathrm{V}_{\mathrm{Cc}}$ Range
4.5 V to 15 V

Absolute Maximum $\mathrm{V}_{\mathrm{Cc}}$ 16V
$R_{\text {EXT }} \geq 80 V_{C C}(\Omega)$
Lead Temperature（Soldering， 10 seconds）
$300^{\circ} \mathrm{C}$
dc electrical characteristics Min／max limits apply across temperature range，unless otherwise noted．

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| cmos to cmos |  |  |  |  |  |
| Logical＂1＂Input Voltage（ $\mathrm{V}_{\text {IN（1）}}$ ） | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 8.0 \end{aligned}$ |  |  | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
| Logical＂${ }^{\text {O＂}}$＂Input Voltage（ $\mathrm{V}_{\text {IN（0）}}$ ） | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 1.5 \\ & 2.0 \end{aligned}$ | V |
| Logical＂ 1 ＂Output Voltage（ $\mathrm{V}_{\text {OUT（1）}}$ ） | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V}, I_{\mathrm{O}}=-10 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{cc}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-10 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 9.0 \end{aligned}$ |  |  | v |
| Logical＂0＇Output Voltage（ $\mathrm{V}_{\text {OUT }}(0)$ ） | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=10 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{cc}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=10 \mu \mathrm{~A} \end{aligned}$ |  |  | $\begin{aligned} & 0.5 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
| Logical＂1＂Input Current（ $1_{\text {IN（1）}}$ ） | $V_{C C}=15 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=15 \mathrm{~V}$ |  | 0.005 | 1.0 | $\mu \mathrm{A}$ |
| Logical＂ 0 ＂Input Current（ $I_{\text {IN（0）}}$ ） | $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ | －1．0 | －0．005 |  | $\mu \mathrm{A}$ |
| Supply Current（ $\mathrm{I}_{\mathrm{CC}}$ ） | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=15 \mathrm{Y}, \mathrm{R}_{\mathrm{EXT}}=\infty, \\ & \mathrm{Q} 1, \mathrm{Q} 2=\operatorname{Logic} 0 \text { (Note 3) } \end{aligned}$ |  | 0.05 | 300 | $\mu \mathrm{A}$ |
|  | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=15 \mathrm{~V}, \mathrm{Q} 1=\operatorname{Logic} 1, \\ & \mathrm{Q} 2=\operatorname{Logic} 0 \end{aligned}$ |  | 15 |  | mA |
|  | $\begin{aligned} & \mathrm{V}_{\mathrm{Cc}}=5.0 \mathrm{~V}, \mathrm{Q} 1=\text { Logic } 1, \\ & \mathrm{Q} 2=\operatorname{Logic} 0 \end{aligned}$ |  | 2 |  | mA |
| Leakage Current at $\mathrm{R} / \mathrm{C}_{\mathrm{EXT}}$ Pin | $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{~V}_{\text {CEXT }}=5.0 \mathrm{~V}$ |  | 0.01 | 3 | $\mu \mathrm{A}$ |

## CMOS／LPTTL INTERFACE

Logical＂ 1 ＂Input Voltage（ $\mathrm{V}_{\text {IN }}(1)$ ）

MM54C221
MM74C221
Logical＂ 0 ＂Input Voltage（ $\mathrm{V}_{\mathrm{IN}(0)}$ ）
MM54C221
MM74C221
Logical＂ 1 ＂Output Voltage（ $V_{\text {OUT（1）}}$ ） MM54C221
MM74C221
Logical＂ 0 ＂Output Voltage（ $\mathrm{V}_{\text {OUt（0）}}$ ） MM54C221
MM74C221
$\mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V}$
$\mathrm{V}_{\mathrm{cc}}=4.75 \mathrm{~V}$
$V_{c c}=4.5 \mathrm{~V}$
$\mathrm{V}_{\mathrm{Cc}}=4.75 \mathrm{~V}$
$\mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-360 \mu \mathrm{~A}$
$V_{C C}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-360 \mu \mathrm{~A}$
$V_{C C}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=360 \mu \mathrm{~A}$
$\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=360 \mu \mathrm{~A}$

|  |
| :---: |
|  |
|  |
|  |
|  |
|  |
| $\mathrm{V}_{\mathrm{cc}}-1.5$ |
|  |
|  |
| 2.4 |
| 2.4 |
|  |
|  |
|  |

v
V
0.8

$$
\mathrm{V}
$$

v
v

$$
0.4
$$

v

$$
\mathrm{V}
$$

## OUTPUT DRIVE（See 54C／74C Family Characteristics Data Sheet）

Output Source Current（ISOURCE $)$
（P－Channel）
Output Source Current（ISOURCE （P－Channel）

Output Sink Current（I $I_{\text {SINK }}$ ）
（ N －Channel）
Output Sink Current（ISINK）
（ N －Channel）
$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ ，
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
$V_{C C}=10 \mathrm{~V}, V_{\text {OUT }}=0 \mathrm{~V}$ ，
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}}$ ，
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
$V_{C C}=10 \mathrm{~V}, V_{\text {OUT }}=V_{C C}$ ．
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
-1.75
-8.0
1.75
8.0
ac electrical characteristics $T_{A}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay from Trigger Input (A, B) to Output $\mathrm{Q}, \overline{\mathrm{C}}\left(\mathrm{t}_{\mathrm{PD}} \mathrm{A}, \mathrm{B}\right)$ | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 250 \\ & 120 \end{aligned}$ | $\begin{aligned} & 500 \\ & 250 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Propagation Delay from Clear Input (CL) to Output $\mathrm{Q}, \overline{\mathrm{Q}}$ ( $\mathrm{t}_{\text {PDCL }}$ ) | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ |  | 250 120 | 500 250 | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Time Prior to Trigger Input ( $\mathrm{A}, \mathrm{B}$ ) that Clear must be set ( $\mathrm{t}_{\mathrm{SET}}$ ) | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{\mathrm{cc}}=10 \mathrm{~V} \end{aligned}$ | 150 60 | 50 20 |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Trigger Input (A, B) Pulse Width ( $\mathrm{t}_{\text {W(A,B) }}$ ) | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=10 \mathrm{~V} \end{aligned}$ | 150 70 | $\begin{aligned} & 50 \\ & 30 \end{aligned}$ | ' | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Clear Input (CL) Pulse Width ( $\mathrm{t}_{\text {W(CL) }}$ ) | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=10 \mathrm{~V} \end{aligned}$ | 150 70 | $\begin{array}{r} 50 \\ -\quad 30 \end{array}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Q or $\overline{\mathrm{Q}}$ Output Pulse Width ( $\mathrm{t}_{\text {wout }}$ ) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{EXT}}=10 \mathrm{k}, \\ & \mathrm{C}_{\mathrm{EXT}}=0 \mathrm{pF} \end{aligned}$ |  | 900 |  | ns |
|  | $\begin{aligned} & V_{C C}=10 \mathrm{~V}, R_{E X T}=10 \mathrm{k}, \\ & C_{E X T}=0 \mathrm{pF} \end{aligned}$ |  | 350 |  | ns |
|  | $\begin{aligned} & V_{C C}=15 \mathrm{~V}, R_{E X T}=10 \mathrm{k}, \\ & C_{E X T}=0 \mathrm{pF} \end{aligned}$ |  | 320 |  | ns |
|  | $\begin{aligned} & V_{C C}=5.0 V_{,} R_{E X T}=10 \mathrm{k}, \\ & C_{E X T}=1000 \mathrm{pF} \end{aligned}$ | 9 | 10.6 | 12.2 | $\mu \mathrm{s}$ |
|  | $\begin{aligned} & V_{C C}=10 \mathrm{~V}, R_{E X T}=10 \mathrm{k}, \\ & C_{E X T}=1000 \mathrm{pF} \end{aligned}$ | 9 | 10 |  | $\mu \mathrm{s}$ |
|  | $\begin{aligned} & V_{C C}=15 \mathrm{~V}, R_{E X T}=10 \mathrm{k}, \\ & C_{E X T}=1000 \mathrm{pF} \end{aligned}$ | 8.9 | 9.8 | 10.8 | $\mu \mathrm{s}$ |
|  | $\begin{aligned} & V_{C C}=5.0 V, R_{E X T}=10 \mathrm{k}, \\ & C_{E X T}=0.1 \mu \mathrm{~F} \end{aligned}$ | 900 | 1020 | 1200 | $\mu \mathrm{s}$ |
|  | $\begin{aligned} & V_{C C}=10 \mathrm{~V}, \mathrm{R}_{E X T}=10 \mathrm{k}, \\ & C_{E X T}=0.1 \mu \mathrm{~F} \end{aligned}$ | 900 | 1000 | 1100 | $\mu \mathrm{s}$ |
| , | $\begin{aligned} & V_{C C}=15 \mathrm{~V}, R_{E X T}=10 \mathrm{k}, \\ & C_{E X T}=0.1 \mu \mathrm{~F} \end{aligned}$ | 900 | 990 | 1100 | $\mu \mathrm{s}$ |
| ON Resis*ance of Transistor Between | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ (Note 4) |  | 50 | 150 | $\Omega$ |
| R/C $\mathrm{C}_{\text {EXT }}$ to $\mathrm{C}_{\text {EXT }}\left(\mathrm{R}_{\text {ON }}\right)$ | $\mathrm{V}_{\mathrm{cc}}=10 \mathrm{~V}$ (Note 4) |  | 25 | 65 | $\Omega$ |
|  | $\mathrm{V}_{\mathrm{cc}}=15 \mathrm{~V}$ (Note 4) |  | 16.7 | 45 | $\Omega$ |
| Output Duty Cycle | $\begin{aligned} & R=10 k, C=1000 \mathrm{pF} \\ & R=10 k, C=0.1 \mu \mathrm{~F} \end{aligned}$ |  |  | 90 95 | $\begin{aligned} & \% \\ & \% \end{aligned}$ |
| Input Capacitance ( $\mathrm{C}_{\text {iN }}$ ) | R/C EXT Input (Note 2) Any Other Input (Note 2) |  | $\begin{aligned} & 15 \\ & 5 \end{aligned}$ | 25 | $\begin{aligned} & \mathrm{pF} \\ & \mathrm{pF} \end{aligned}$ |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Capacitance is guaranteed by periodic testing.
Note 3: In Standby ( $\mathrm{Q}=$ Logic 0 ) the power dissipated equals the leakage current plus $\mathrm{V}_{\mathrm{CC}} / \mathrm{R}_{\mathrm{EXT}}$.
Note 4: See An-138 for detailed explanation of RON.

## typical performance characteristics

Typical Distribution of Units for

## Output Pulse Width



Typical Variation in Output Pulse Width vs Temperature


Typical Distribution of Units for Output Pulse Width

$0 \%$ Point pulse width:
At $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \quad \mathrm{~T}_{\mathrm{w}}=1020 \mu \mathrm{~s}$ At $V_{C C}=10 \mathrm{~V}, \quad T_{w}=1000 \mu \mathrm{~s}$ At $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, \quad \mathrm{~T}_{\mathrm{w}}=982 \mu \mathrm{~s}$

Percentage of units within $\pm 4 \%$,
At $\mathrm{V}_{\text {cc }}=5 \mathrm{~V}, \quad 95 \%$ of units At $V_{c c}=10 \mathrm{~V}, 97 \%$ of units At $V_{C C}=15 \mathrm{~V}, 98 \%$ of units

Typical Power Dissipation per Package


## switching time waveforms



MM54C901/MM74C901 hex inverting TTL buffer MM54C902/MM74C902 hex non-inverting TTL buffer MM54C903/MM74C903 hex inverting PMOS buffer MM54C904/MM74C904 hex non-inverting PMOS buffer
general description

These hex buffers employ complementary MOS to achieve wide supply operating range, low power consumption, high noise immunity. These buffers provide direct interface from PMOS into CMOS or TTL and direct interface from CMOS to TTL or CMOS operating at a reduced $\mathrm{V}_{\mathrm{cc}}$ supply. For specific applications see MOS Brief 18 in the back of this catalog.

## features

- Wide supply voltage range 3.0 V to 15 V
- Guaranteed noise margin 1.0 V
- High noise immunity
$0.45 \mathrm{~V}_{\mathrm{cc}}$ typ
- TTL compatibility fan out of 2 driving standard TTL


## connection and logic diagrams

MM54C901/MM7.4C901
MM54C903/MM74C903


MM54C901/MM74C901
CMOS to TTL Inverting Buffer


MM54C902/MM74C902 CMOS to TTL Buffer


MM54C902/MM74C902
MM54C904/MM74C904


MM54C903/MM74C903
PMOS to TTL or CMOS Inverting Buffer


MM54C904/MM74C904 PMOS to TTL or CMOS Buffer


# absolute maximum ratings (Note 1) 

| Voltage at Any Output Pin | -0.3 V to $\mathrm{V}_{\mathrm{cc}}+0.3 \mathrm{~V}$ |
| :--- | ---: |
| Voltage at Any Input Pin |  |
| MM54C901/MM74C901 | -0.3 V to +15 V |
| MM54C902/MM74C902 | -0.3 V to +15 V |
| MM54C903/MM74C903 | $\mathrm{V}_{\mathrm{cc}}-17 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}+0.3 \mathrm{~V}$ |
| MM54C904/MM74C904 | $\mathrm{V}_{\mathrm{cc}}-17 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}+0.3 \mathrm{~V}$ |
| Operating Temperature Range |  |
| MM54C901, MM54C902, MM54C903, MM54C904 $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| MM74C901, MM74C902, MM74C903, MM74C904 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Package Dissipation | 500 mW |
| Operating $\mathrm{V}_{\mathrm{cc}}$ Range | 3.0 V to 15 V |
| Absolute Maximum $V_{c \mathrm{cc}}$ | 16 V |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |

dc electrical characteristics
$\mathrm{Min} /$ max limits apply across temperature range, unless otherwise noted.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| cmos to cmos |  |  |  |  |  |
| Logical "1" Input Voltage ( $\mathrm{V}_{\text {IN(1) }}$ ) <br> Logical " 0 " Input Voltage ( $\mathrm{V}_{\text {IN }(0)}$ ) <br> Logical " 1 " Output Voltage ( $\mathrm{V}_{\text {OUT(1) }}$ ) <br> Logical " 0 " Output Voltage ( $\mathrm{V}_{\text {OUt (0) }}$ ) <br> Logical " 1 " Input Current $\left(I_{\text {IN (1) }}\right)$ <br> Logical " 0 " Input Current ( $I_{\text {IN }}(0)$ ) <br> Supply Current ( $\mathrm{I}_{\mathrm{CC}}$ ) | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V} \\ & V_{C C}=5.0 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V} \\ & V_{C C}=5.0 \mathrm{~V}, I_{0}=-10 \mu \mathrm{~A} \\ & V_{C C}=10 \mathrm{~V}, I_{0}=-10 \mu \mathrm{~A} \\ & V_{C C}=5.0 \mathrm{~V}, I_{O}=+10 \mu \mathrm{~A} \\ & V_{C C}=10 \mathrm{~V}, I_{O}=+10 \mu \mathrm{~A} \\ & V_{C C}=15 \mathrm{~V}, V_{I N}=15 \mathrm{~V} \\ & V_{C C}=15 \mathrm{~V}, V_{I N}=0 \mathrm{~V} \\ & V_{C C}=15 \mathrm{~V} \end{aligned}$ | 3.5 8.0 <br> 4.5 <br> 9.0 <br> $-1.0$ | $\begin{gathered} 0.005 \\ -0.005 \\ 0.05 \end{gathered}$ | $\begin{aligned} & 1.5 \\ & 2.0 \end{aligned}$ <br> 0.5 <br> 1.0 <br> 1.0 <br> 15 | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \end{gathered}$ |
| TTL TO CMOS |  |  |  |  |  |
| Logical "1" Input Voltage ( $\mathrm{V}_{\mathrm{IN}(1)}$ ) <br> Logical " 0 " Input Voltage ( $\mathrm{V}_{\text {IN }(0)}$ ) | $54 \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ <br> $74 \mathrm{C}, \mathrm{V}_{\mathrm{Cc}}=4.75 \mathrm{~V}$ <br> $54 \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ <br> $74 \mathrm{C}, \mathrm{V}_{\mathrm{Cc}}=4.75 \mathrm{~V}$ | $\begin{aligned} & V_{c c^{-1}} .5 \\ & V_{c c^{-1}} \end{aligned}$ |  | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & V \\ & v \\ & v \\ & v \end{aligned}$ |
| CMOS TO TTL |  |  |  |  |  |
| Logical " 1 " Input Voltage ( $\mathrm{V}_{\mathrm{IN}(1)}$ ) <br> MM54C901, MM54C903 <br> MM54C902, MM54C904 <br> MM74C901, MM74C903 <br> MM74C902, MM74C904 <br> Logical " 0 " Input Voltage ( $\mathrm{V}_{\text {IN }(0)}$ ) <br> MM54C901, MM54C903 <br> MM54C902, MM54C904 <br> MM74C901, MM74C903 <br> MM74C902, MM74C904 <br> Logical "1" Output Voltage ( $\mathrm{V}_{\text {OUT(1) }}$ ) <br> Logical " 0 " Output Voltage ( $\mathrm{V}_{\text {OUt(0) }}$ ) <br> MM54C901, MM54C903 <br> MM54C902, MM54C904 <br> MM74C901, MM74C903 <br> MM74C902, MM74C904 | $\begin{aligned} & V_{\mathrm{Cc}}=4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=4.75 \\ & \mathrm{~V}_{\mathrm{cc}}=4.75 \end{aligned}$ $\begin{aligned} & V_{c c}=4.5 \mathrm{~V} \\ & V_{c c}=4.5 \mathrm{~V} \\ & V_{c c}=4.75 \\ & V_{c c}=4.75 \end{aligned}$ <br> $54 \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-800 \mu \mathrm{~A}$ $74 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-800 \mu \mathrm{~A}$ $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=2.6 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=3.2 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=2.6 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{Cc}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=3.2 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} 4.0 \\ \mathrm{~V}_{\mathrm{cc}}-1.5 \\ 4.25 \\ \mathrm{~V}_{\mathrm{cc}^{-1}} \end{gathered}$ | - | $\begin{aligned} & 1.0 \\ & 1.5 \\ & 1.0 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| OUTPUT DRIVE (MM54C901/MM74C901, MM54C903/MM74C903) (See 54C/74C Family Characteristics Data Sheet) |  |  |  |  |  |
| Output Source Current (ISOURCE) <br> (P-Channel) <br> Output Source Current (ISOURCE) <br> (P-Channel) <br> Output Sink Current (ISINK) <br> (N-Channel) <br> Output Sink Current (ISINK) <br> (N-Channel) | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, V_{\text {OUT }}=0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V}, V_{\text {OUT }}=0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V} \\ & V_{C C}=5.0 \mathrm{~V}, V_{\text {OUT }}=V_{C C} \\ & T_{A}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\text {IN }}=V_{C C} \\ & V_{C C}=5.0 \mathrm{~V}, V_{\text {OUT }}=0.4 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, V_{\text {IN }}=V_{C C} \end{aligned}$ | 5.0 <br> 20 <br> 9 <br> 3.8 | - |  | mA <br> mA <br> mA <br> mA |

Output Source Current (I SOURCE)
(P-Channel)
Output Sink Current (ISINK)

Output Sink Current (ISINK) (N-Channel)
dc electrical characteristics (con't)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OUTPUT DRIVE (MM54C902/MM74C902, MM54C904/MM74C904 (See 54C/74C Family Characteristics Data Sheet) |  |  |  |  |  |
| Output Source Current (Isource) (P-Channel) | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}} \end{aligned}$ | 5.0 | $\cdots$ | , | mA |
| Output Source Current (ISource $)$ (P-Channel) | $\begin{aligned} & V_{C C}=10 \mathrm{~V}, V_{O U T}=0 V \\ & T_{A}=25^{\circ} \mathrm{C}, V_{I N}=V_{C C} \end{aligned}$ | 20 |  |  | mA |
| Output Sink Current (ISINK) ( N -Channel) | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, V_{\text {OUT }}=V_{C C} \\ & T_{A}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V} \end{aligned}$ | 9 |  | , | mA |
| Output Sink Current (I SINK) <br> ( N -Channel) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0.4 \mathrm{~V} \\ & T_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V} \end{aligned}$ | 3.8 |  |  | mA |

ac electrical characteristics $T_{A}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MM54C901/MM74C901, MM54C903/MM74C903 |  |  |  |  |  |
| Input Capacitance ( $\mathrm{C}_{\mathrm{IN}}$ ) <br> Power Dissipation Capacity ( $\mathrm{C}_{\mathrm{pd}}$ ) <br> Propagation Delay Time to a Logical "1" ( $\left.\mathrm{t}_{\mathrm{pd}(1)}\right)$ <br> Propagation Delay Time to a Logical " 0 " $\left(\mathrm{t}_{\mathrm{pd}(0)}\right)$ | Any Input (Note 2) (Note 3) Per Buffer $\begin{aligned} & V_{\mathrm{Cc}}=5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{Cc}}=10 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{Cc}}=5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 14 \\ & 30 \\ & 38 \\ & 22 \\ & 21 \\ & 13 \end{aligned}$ | $\begin{aligned} & 70 \\ & 30 \\ & 35 \\ & 20 \end{aligned}$ | $\begin{aligned} & \mathrm{pF} \\ & \mathrm{pF} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \text { ns } \\ & \mathrm{ns} \end{aligned}$ |
| MM54C902/MM74C902, MM54C904/MM74C904 |  |  |  |  |  |
| Input Capacitance ( $\mathrm{C}_{\mathrm{IN}_{\mathrm{N}}}$ ) <br> Power Dissipation Capacity ( $\mathrm{C}_{\mathrm{pd}}$ ) <br> Propagation Delay Time to a Logical "1" ( $\left.\mathrm{t}_{\mathrm{pd}(1)}\right)$ <br> Propagation Delay Time to a Logical " 0 " $\left(\mathrm{t}_{\mathrm{pd}(0)}\right)$ | Any Input (Note 2) <br> (Note 3) Per Buffer $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=10 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=10 \mathrm{~V} \end{aligned}$ | ‘ | $\begin{aligned} & 5.0 \\ & 50 \\ & 57 \\ & 27 \\ & 54 \\ & 25 \end{aligned}$ | 90 <br> 40 <br> 90 <br> 40 | pF <br> pF <br> ns <br> ns <br> ns <br> ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Capacitance is guaranteed by periodic testing.
Note 3: CPD determines the no load ac power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note, AN-90.
typical applications


## ac test circuit and switching time waveforms

CMOS to CMOS


## typical performance characteristics

Typical Propagation Delay to a Logical " 0 " for the MM54C901/ MM74C901 and MM54C903/ MM74C903

$C_{L}(\mathrm{pF})$

Typical Propagation Delay to a Logical " 0 " for the MM54C902/ MM74C902 and MM54C904/ MM74C904


Typical Propagation Delay to a Logical " 1 " for the MM54C901/ MM74C901 and MM54C903/ MM74C903


Typical Propagation Delay to a Logical "1" for the MM54C902/ MM74C902 and MM54C904/ MM74C904


## MM54C905/MM74C905 12-bit successive approximation register

## general description

The MM54C905/MM74C905 CMOS 12-bit successive approximation register contains all the digit control and storage necessary for successive approximation analog-to-digital conversion. Because of the unique capability of CMOS to switch to each supply rail without any offset voltage, it can also be used in digital systems as the control and storage element in repetitive routines.

## features

- Wide supply voltage range
3.0 V to 15 V
- Guaranteed noise margin
1.0 V
- High noise immunity
- Low power TTL compatibility
$0.45 \mathrm{~V}_{\text {cc }}$ typ
fan out of 2 driving 74L
- Provision for register extension or truncation
- Operates in START/STOP or continuous conversion mode
- Drive ladder switches directly. For 10 bits or less with 50k/100k R/2R ladder network


## connection diagram


truth table

| TIME | INPUTS |  |  | OUTPUTS |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{n}}$ | D | $\overline{\mathbf{S}}$ | $\overline{\mathrm{E}}$ | D0 | Q11 | Q10 | 09 | Q8 | 07 | Q6 | Q5 | 04 | Q3 | Q2 | Q1 | Q0 | $\overline{\mathbf{C C}}$ |
| 0 | X | L | L | $x$ | X | X | X | X | $X$ | X | X | X | $X$ | $X$ | $X$ | X | X |
| 1 | D11 | H | L | X | L | H | H | H | H | H | H | H | H | H | H | H | H |
| 2 | D10 | H | L | D11 | D11 | L | H | H | H | H | H | H | H | H | H | H | H |
| 3 | D9 | H | L | D10 | D11 | D10 | L | H | H | H | H | H | H | H | H | H | H |
| 4 | D8 | H | $L$ | D9 | D11 | D10 | D9 | L | H | H | H | H | H | H | H | H | H |
| 5 | D7 | H | L | * D8 | D11 | D10 | D9 | D8 | L | H | H | H | H | H | H | H | H |
| 6 | D6 | H | L | D7 | D11 | D10 | D9 | D8 | D7 | L | H | H | H | H | H | H | H |
| 7 | D5 | H | L | D6 | D11 | D10 | D9 | D8 | D7 | D6 | L | H | H | H | H | H | H |
| 8 | D4 | H | $L$ | D5 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | L | H | H | H | H | H |
| 9 | D3 | H | $L$ | D4 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | L | H | H | H | H |
| 10 | D2 | H | L | D3 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | L | H | H | H |
| 11 | D1 | H | $L$ | D2 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | L | H | H |
| 12 | D0 | H | L. | D1 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | - 33 | D2 | D1 | $L$ | H |
| 13 | $x$ | H | $L$ | DO | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | DO | L |
| 14 | $x$ | X | L | $x$ | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 . | D1 | D0 | L |
|  | $x$ | X | H | $x$ | H | NC | NC | NC | NC | NC | NC | NC | NC. | NC | NC | NC | NC |

$H=$ High level
$L=$ Low level
X = Don't care
NC $=$ No change

## absolute maximum ratings (Note 1)

Voltage at Any Pin
Operating Temperature Range
MM54C905
MM74C905
Storage Temperature Range
Package Dissipation
Operating $\mathrm{V}_{\mathrm{Cc}}$ Range
Absolute Maximum $\mathrm{V}_{\mathrm{cc}}$
Lead Temperature (Soldering, 10 seconds)
-0.3 V to $\mathrm{V}_{\mathrm{cc}}+0.3 \mathrm{~V}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
500 mW
3.0 V to 15 V

16 V
$300^{\circ} \mathrm{C}$
dc electrical characteristics Min/max limits apply across temperature range, unless otherwise noted.


OUTPUT DRIVE (See 54C/74C Family Characteristics Data Sheet)

| -1.75 | -3.3 |  | mA |
| :---: | :---: | :---: | :---: |
| -8.0 | -15 |  | mA |
| 1.75 | 3.6 |  | mA |
| 8.0 | 16 |  | mA |
| 150 |  | 350 | $\Omega$ |
| 80 |  | 230 | $\Omega$ |

ac electrical characteristics $T_{A}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay Time From Clock | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ |  | 200 | 350 | ns |
| Input To Outputs (00-011) ( $\mathrm{t}_{\mathrm{pd}(\mathrm{Q})}$ ) | $\mathrm{V}_{\mathrm{cc}}=10 \mathrm{~V}$ |  | 80 | 150 | ns |
| Propagation Delay Time From Clock | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ |  | 180 | 325 | ns |
| Input To $\mathrm{D}_{\mathrm{O}}\left(\mathrm{t}_{\mathrm{pd}\left(\mathrm{D}_{\mathrm{O}}\right)}\right)$ | $V_{c c}=10 \mathrm{~V}$ |  | 70 | 125 | ns |
| Propagation Delay Time From Register | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ |  | 190 | 350 | ns |
| Enable ( $\overline{\mathrm{E}})$ To Output (Q11) ( $\mathrm{t}_{\mathrm{pd}(\overline{\mathrm{E}})}$ ) | $V_{C C}=10 \mathrm{~V}$ |  | 75 | 150 | ns |
| Propagation Delay Time From Clock | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ |  | 190 | 350 | ns |
| To $\overline{\mathrm{CC}}\left(\mathrm{t}_{\mathrm{pd}(\overline{\mathrm{CC}})}\right)$ | $\mathrm{V}_{\mathrm{cc}}=10 \mathrm{~V}$ |  | 75 | 0.50 | ns |
| Data Input Set-Up Time ( $\mathrm{t}_{\text {DS }}$ ) | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ | 80 |  |  | ns |
|  | $V_{c c}=10 \mathrm{~V}$ | 30 |  |  | ns |
| Start Input Set-Up Time ( $\mathrm{t}_{\text {ss }}$ ) | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ | 80 |  |  | ns |
|  | $V_{C C}=10 \mathrm{~V}$ | 30 |  |  | ns |
| Minimum Clock Pulse Width ( $\mathrm{t}_{\text {PWL }}, \mathrm{t}_{\text {PWH }}$ ) | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ | 250 | 125 |  | ns |
|  | $V_{C C}=10 \mathrm{~V}$ | 100 | 50 |  | ns |
| Maximum Clock Rise and Fall Time ( $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{f}$ ) | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ |  |  | 15 | $\mu \mathrm{s}$ |
|  | $\mathrm{V}_{\mathrm{cc}}=10 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{s}$ |
| Maximum Clock Frequency ( $\mathrm{f}_{\text {MAX }}$ ) | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ | 2 | 4 |  | MHz |
|  | $V_{c c}=10 \mathrm{~V}$ | 5 | 10 |  | MHz |
| Clock Input Capacitance ( $\mathrm{C}_{\text {CLK }}$ ) | Clock Input $\left.{ }_{\text {( Note }} \mathbf{2}\right)$. |  | 10 |  | pF |
| Input Capacitance ( $\mathrm{C}_{\mathrm{IN}}$ ) , | Any Other Input (Note 2) |  | 5 |  | pF |
| Power Dissipation Capacitance ( $\mathrm{C}_{\text {PD }}$ ) | (Note 3) |  | 100 |  | pF |

Note 1: "Absolute Maximum Ratings" are those values beyond which the säfety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical 'Characteristics" provides conditions for actual device operation.
Note 2: Capacitance is guaranteed by periodic testing.
Note 3: CPD determines the no load ac power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note, AN-90.

## typical performance characteristics




TA - AMBIENT TEMPERATURE ( ${ }^{\circ} \mathrm{C}$ )
These points are guaranteed by automatic testing.

## timing diagram


switching time waveforms


## USER NOTES FOR A/D CONVERSION

The register can be used with either current switches that require a low voltage level to turn the switch ON or current switches that require a high voltage level to turn the switch ON. If current switches are used which turn ON with a low logic level, the resulting digit output from the register is active low. That is, a logic " 1 " is represented as a low voltage level. If current switches are used which turn ON with a high logic level, the resulting digit output is active high. A logic " 1 " is represented as a high voltage level.

For a maximum error of $\pm 1 / 2$ LSB, the comparator must be biased. If current switches that require a high voltage level to turn ON are used, the comparator should be biased $+1 / 2$ LSB and if the current switches require a low logic level to turn ON, then the comparator must be biased -1/2 LSB.

The register can be used to perform 2's complement conversion by offsetting the comparator one half full
range $+1 / 2$ LSB and using the complement of the MSB Q11 as the sign bit.

If the register is truncated and operated in the continuous conversion mode, a lock-up condition may occur on power=ON. This situation can be overcome by making the START input the "OR" function of $\overline{\mathrm{CC}}$ and the appropriate register output.

The register, by suitable selection of register ladder network, can be used to perform either binary or BCD conversion.

The register outputs can drive the 10 bits or less with $50 \mathrm{k} / 100 \mathrm{k}$ R/2R ladder network directly for $\mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}$ or higher. In order to drive the 12 -bit $50 \mathrm{k} / 100 \mathrm{k}$ ladder network and have the $\pm 1 / 2$ LSB resolution, the MM54C902/MM74C902 or MM54C904/MM74C904 is used as buffers, three buffers for MSB (Q11), two buffers for O10, and one buffer for 09.

## typical applications

12-Bit Successive Approximation A-to-D Converter, Operating in Continuous Mode, Drives the 50k/100k Ladder Network Directly

12-Bit Successive Approximation A-to-D Converter Operating in Continuous 8-Bit Truncated Mode


## definition of terms

CP: Register clock input.
$\overline{\mathbf{C C}}$ : Conversion complete-this output remains at $\mathrm{V}_{\mathrm{OUT}(1)}$ during a conversion and goes to $\mathrm{V}_{\text {OUT(0) }}$ when conversion is complete.
D: Serial data input-connected to comparator output in A-to-D applications.
$\overline{\mathrm{E}}$ : Register enable-this input is used to expand the length of the register. When $\bar{E}$ is at $V_{I N(1)} Q 11$ is forced to $\mathrm{V}_{\text {Out(1) }}$ and inhibits conversion. When not used for expansion $E$ must be connected to $\mathrm{V}_{\mathrm{IN}(0)}$ (GND).
Q11: True register MSB output.
$\overline{\mathbf{Q}} 11$ : Complement of register MSB output.
Qi ( $\mathbf{i}=\mathbf{0}$ to 11): Register outputs.
$\overline{\mathbf{S}}$ : Start input-holding start input at $\mathrm{V}_{\mathrm{IN}(0)}$ for at least one clock period will initiate a conversion by setting MSB (Q11) at $\mathrm{V}_{\text {OUT(0) }}$ ) and all other output ( $\mathrm{Q} 10-\mathrm{O} 0$ ) at $\mathrm{V}_{\mathrm{OUT}(1)}$. If set-up time requirements are met, a conversion may be initiated by holding start input at $\mathrm{V}_{\text {IN }}(0)$ for less than one clock period.
DO: Serial data output-D input delayed by one clock period.

## MM54C906/MM74C906 hex open drain N-channel buffers MM54C907/MM74C907 hex open drain P-channel buffers

## general description

These buffers employ monolithic CMOS technology in achieving open drain outputs. The MM54C906/ MM74C906 consists of six inverters driving six N -channel devices; and the MM54C907/MM74C907 consists of six inverters driving six $P$-channel devices. The open drain feature of these buffers makes level shifting or wire AND and wire OR functions by just the addition of pull-up or pull-down resistors. All inputs are protected from static discharge by diode clamps to $\mathrm{V}_{\mathrm{Cc}}$ and to ground.

## features

- Wide supply voltage range
3.0 V to 15 V
- Guaranteed noise margin 1.0V
- High noise immunity
$0.45 \mathrm{~V}_{\mathrm{cc}}$ typ
- High current sourcing and sinking open drain outputs


## connection diagram



## logic diagrams


absolute maximum ratings (Note 1)

Voltage at Any Input Pin
Voltage at Any Output Pin
MM54C906/MM74C906
MM54C907/MM74C907
Operating Temperature Range
MM54C906/MM54C907
MM74C906/MM74C907
Storage Temperature Range
Package Dissipation
Operating $\mathrm{V}_{\mathrm{cc}}$ Range
Absolute Maximum $\mathrm{V}_{\mathrm{cc}}$
Lead Temperature (Soldering, 10 seconds)
-0.3 V to $\mathrm{V}_{\mathrm{cc}}+0.3 \mathrm{~V}$
$V_{c \mathrm{Cc}}-18 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}+0.3 \mathrm{~V}$ to +18 V
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
500 mW
3.0 V to 15 V

16 V
$300^{\circ} \mathrm{C}$
dc electrical characteristics Min/max limits apply across temperature range, unless otherwise noted.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CMOS TO CMOS |  |  |  |  |  |
| Logical "1" Input Voltage ( $\mathrm{V}_{\text {IN(1) }}$ ) | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & v_{c c}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 8.0 \end{aligned}$ |  |  | $\begin{aligned} & V \\ & v \end{aligned}$ |
| Logical " 0 " Input Voltage ( $\mathrm{V}_{\mathrm{IN}(0)}$ ) | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 1.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Logical " 1 " Input Current ( $\mathrm{I}_{\text {IN(1) }}$ ) | $V_{C C}=15 \mathrm{~V}, V_{\text {IN }}=15 \mathrm{~V}$ |  | 0.005 | 1.0 | $\mu \mathrm{A}$ |
| Logical " 0 " Input Current ( $\mathrm{I}_{\text {IN(0) }}$ ) | $V_{C C}=15 \mathrm{~V}, V_{\text {IN }}=0 \mathrm{~V}$ | -1.0 | -0.005 |  | $\mu \mathrm{A}$ |
| Supply Current ( $\mathrm{I}_{\text {cc }}$ ) | $\mathrm{V}_{C C}=15 \mathrm{~V}$, Output Open |  | 0.05 | 15 | $\mu \mathrm{A}$ |
| Output Leakage |  |  |  |  |  |
| MM54C906 | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V}, \quad V_{\text {IN }}=V_{\mathrm{CC}}-1.5 \\ & V_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{OUT}}=18 \mathrm{~V} \end{aligned}$ |  | 0.005 | 5 | $\mu \mathrm{A}$ |
| MM74C906 | $\begin{aligned} & V_{C C}=4.75 \mathrm{~V}, V_{\text {IN }}=V_{\mathrm{CC}}-1.5 \\ & V_{\mathrm{CC}^{\prime}}=4.75 \mathrm{~V}, V_{\text {OUT }}=18 \mathrm{~V} \end{aligned}$ |  | 0.005 | 5 | $\mu \mathrm{A}$ |
| MM54C907 | $\begin{array}{ll} V_{C C}=4.5 \mathrm{~V}, & V_{\text {IN }}=1.0 \mathrm{~V}+0.1 \mathrm{~V} \\ V_{\mathrm{CC}}=4.5 \mathrm{~V}, & V_{\text {OUT }}=V_{\mathrm{CC}}-18 \mathrm{~V} \end{array}$ | - | 0.005 | 5 | $\mu \mathrm{A}$ |
| MM74C907 | $\begin{aligned} & V_{C C}=4.75 \mathrm{~V}, V_{\text {IN }}=1.0 \mathrm{~V}+0.1 \mathrm{~V} \mathrm{CC} \\ & V_{C C}=4.75 \mathrm{~V}, V_{O U T}=V_{C C}-18 \mathrm{~V} \end{aligned}$ |  | 0.005 | 5 | $\mu \mathrm{A}$ |
| CMOS/LPTTL INTERFACE |  |  |  |  |  |
| Logical "1" Input Voltage ( $\mathrm{V}_{\text {(N }(1)}$ ) | $\begin{aligned} & 54 \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \\ & 74 \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}-1.5 \\ & \mathrm{~V}_{\mathrm{cc}}-1.5 \end{aligned}$ |  | , | $\begin{aligned} & V \\ & V \end{aligned}$ |
| Logical " 0 " Input Voltage ( $\mathrm{V}_{\text {IN(0) }}$ ) | $\begin{aligned} & 54 \mathrm{C}, \mathrm{~V}_{\mathrm{Cc}}=4.5 \mathrm{~V} \\ & 74 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.75 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | V |
| OUTPUT DRIVE CURRENT |  |  |  |  |  |
| MM54C906 | $\begin{array}{ll} \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, & \mathrm{~V}_{\text {IN }}=1.0 \mathrm{~V}+0.1 \mathrm{~V} \mathrm{CC} \\ \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, & \mathrm{~V}_{\text {OUT }}=0.5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, & \mathrm{~V}_{\text {OUT }}=1.0 \mathrm{~V} \end{array}$ |  | $\begin{aligned} & 8 \\ & 12 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| MM74C906 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=1.0 \mathrm{~V}+0.1 \mathrm{~V} \mathrm{CC} \\ & \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.0 \mathrm{~V} \end{aligned}$ |  | 8 12 |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| MM54C907 | $\begin{array}{ll} \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, & \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}-1.5 \\ \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, & \mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}}-0.5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, & \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\mathrm{Cc}}-1.0 \mathrm{~V} \end{array}$ |  | 1.5 3.0 |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| MM74C907 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}-1.5 \\ & \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}}-0.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}}-1.0 \mathrm{~V} \end{aligned}$ |  | 1.5 3.0 |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| MM54C906/MM74C906 | $\begin{array}{ll} V_{\mathrm{CC}}=10 \mathrm{~V}, & V_{\text {IN }}=2.0 \mathrm{~V} \\ V_{\mathrm{CC}}=10 \mathrm{~V}, & V_{\text {OUT }}=0.5 \mathrm{~V} \\ V_{\mathrm{CC}}=10 \mathrm{~V}, & V_{\text {OUT }}=1.0 \mathrm{~V} \end{array}$ | , | 20 30 |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| MM54C907/MM74C907. | $\begin{array}{ll} \mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}, & \mathrm{~V}_{\text {IN }}=8.0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V}, & \mathrm{~V}_{\text {OUT }}=9.5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V}, & \mathrm{~V}_{\text {OUT }}=9.0 \mathrm{~V} \end{array}$ |  | 4.0 8.0 |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |

ac electrical characteristics $T_{A}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay to a Logical " 0 " ( $t_{\text {pao }}$ ) |  |  |  |  |  |
| MM54C906/MM74C906 | $\begin{array}{ll} V_{c c}=5 \mathrm{~V}, & R=10 \mathrm{k} \\ V_{c C}=10 \mathrm{~V}, & \mathrm{R}=10 \mathrm{k} \end{array}$ |  |  | $\begin{aligned} & 150 \\ & 75 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| MM54C907/MM74C907 | $\begin{array}{ll} V_{\mathrm{cc}}=5 \mathrm{~V}, & (\text { Note 4) } \\ \mathrm{V}_{\mathrm{cc}}=10 \mathrm{~V}, & (\text { Note } 4) \end{array}$ |  |  | $\begin{array}{r} 150+0.7 R C \\ 75+0.7 R C \end{array}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Propagation Delay to a Logical " 1 " ( $\mathrm{t}_{\mathrm{pd} 1}$ ) |  |  |  |  |  |
| MM54C906/MM74C906 | $\begin{array}{ll} V_{\mathrm{cc}}=5 \mathrm{~V}, & (\text { Note } 4) \\ \mathrm{V}_{\mathrm{cc}}=10 \mathrm{~V} & (\text { Note } 4) \end{array}$ |  |  | $\begin{array}{r} 150+0.7 R C \\ 75+0.7 R C \end{array}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| MM54C907/MM74C907 | $\begin{array}{ll} V_{C C}=5 \mathrm{~V}, & R=10 \mathrm{k} \\ V_{C C}=10 \mathrm{~V}, & R=10 \mathrm{k} \end{array}$ |  |  | $\begin{aligned} & 150 \\ & 75 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Input Capacity ( $\mathrm{C}_{\text {IN }}$ ) | (Note 2) |  | 5 |  | pF |
| Output Capacity ( $\mathrm{C}_{\text {Out }}$ ) | (Note 2) |  | 20 |  | pF |
| Power Dissipation Capacity ( $\mathrm{C}_{\mathrm{pd}}$ ) | (Note 3) Per Buffer |  | 30 |  | pF |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Capacitance is guranteed by periodic testing.
Note 3: $C_{P D}$ determines the no load ac power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note, AN-90. (Assumes outputs are open.)
Note 4: " $C$ " used in calculating propagation includes output load capacity ( $C_{L}$ ) plus device output capacity ( $C_{O U T}$ ).

## typical applications



CMOS or TTL to PMOS Interface


CMOS or TTL to CMOS at a Higher VCC


## MM74C908, MM74C918 dual high voltage CMOS drivers

## general description

The MM74C908 and MM74C918 are general purpose dual high voltage drivers, each capable of sourcing a minimum of 250 mA at $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{CC}}-3 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{j}}=+65^{\circ} \mathrm{C}$.

The MM74C908 and MM74C918 consist of two CMOS NAND gates driving an emitter follower darlington output to achieve high current drive and high voltage capabilities. In the "OFF" state the outputs can withstand a maximum of 30 V across the device. These

CMOS drivers are useful in interfacing normal CMOS voltage levels to driving relays, regulators, lamps, etc.

## features

- Wide supply voltage range

3 V to 18 V

- High noise immunity
- Low output "ON" resistance
$0.45 \mathrm{~V}_{\mathrm{cc}}$ (typ)
- High voltage $8 \Omega$ (typ)
- High current 250 mA


## connection diagrams



## absolute maximum ratings (Note 1)

Voltage at Any Input Pin
Voltage at Any Output Pin
Operating Temperature Range MM74C908/MM74C918
Operating $\mathrm{V}_{\mathrm{Cc}}$ Range
Absolute Maximum $V_{c c}$
I Source
Storage Temperature Range
Lead Temperature (Soldering, 10 seconds)
Package Dissipation

Refer to Maximum Power Dissipation vs
Ambient Temperature Graph
dc electrical characteristics Min/max limits apply across temperature range, unless otherwise noted.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| cmos to cmos |  |  |  |  |  |
| Logical "1" Input Voltage (VIN(1) | $\begin{aligned} & V_{c c}=5 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 8 \end{aligned}$ |  |  | v |
| Logical " 0 " Input Voltage ( $\mathrm{V}_{1 \mathrm{~N}(0)}$ ) | $\begin{aligned} & V_{c \mathrm{cc}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 1.5 \\ & 2 \end{aligned}$ | V |
| Logical "1" Input Current (liN(1) | $V_{\text {CC }}=15 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=15 \mathrm{~V}$ |  | 0.005 | 1 | $\mu \mathrm{A}$ |
| Logical " 0 " Input Current ( $\mathrm{I}_{\text {IN }(0)}$ ) | $\mathrm{V}_{\text {cc }}=15 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ | -1 | -0.005 |  | $\mu \mathrm{A}$ |
| Supply Current ( $\mathrm{I}_{\text {cc }}$ ) | $V_{C C}=15 \mathrm{~V}$, Outputs Open Circuit |  | 0.05 | 15 | $\mu \mathrm{A}$ |
| Output "OFF" Voltage , | $V_{\text {IN }}=V_{\text {CC }}$, lout $=-200 \mu \mathrm{~A}$ | 30 | 56 |  | V |
| CMOS/LPTTL INTERFACE |  |  |  |  |  |
| Logical " 1 " Input Voltage ( $\mathrm{V}_{\text {iN (1) }}$ ) MM74C908/MM74C918 | $\mathrm{V}_{\mathrm{cc}}=4.75 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}-1.5$ |  |  | v |
| Logical " 0 " Input Voltage ( $\mathrm{V}_{\text {IN }}(0)$ ) MM74C908/MM74C918 | $V_{\mathrm{cc}}=4.75 \mathrm{~V}$ |  | 0.8 |  | v |
| OUTPUT DRIVE |  |  |  |  |  |
| Output Voltage (V OUT $^{\text {) }}$ | $\begin{aligned} & I_{\text {OUT }}=-300 \mathrm{~mA}, V_{\text {CC }} \geq 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \\ & \text { IOUT }=-250 \mathrm{~mA}, V_{C C} \geq 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=65^{\circ} \mathrm{C} \\ & \text { IOUT }=-200 \mathrm{~mA}, V_{\text {CC }} \geq 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=150^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}^{-1}} .8 \\ & \mathrm{~V}_{\mathrm{cc}^{-1} .9} \\ & \mathrm{~V}_{\mathrm{cc}}-2.0 \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}^{-2.7}} \\ & \mathrm{~V}_{\mathrm{cc}^{-3.0}} \\ & \mathrm{~V}_{\mathrm{cc}^{-3.6}} \end{aligned}$ | v v |
| Output Resistance ( $\mathrm{RON}_{\text {O }}$ ) | $\begin{aligned} & \text { IOUT }=-300 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}} \geq 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \\ & \text { IOUT }=-250 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}} \geq 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=65^{\circ} \mathrm{C} \\ & \text { IOUT }=-200 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}} \geq 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=150^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & 6 \\ & 7.5 \\ & 10 \end{aligned}$ | $\begin{aligned} & 9 \\ & 12 \\ & 18 \end{aligned}$ | $\begin{aligned} & \Omega \\ & \Omega \\ & \Omega \end{aligned}$ |
| Output Resistance Temperature Coefficient |  |  | 0.55 | 0.80 | \%/ ${ }^{\circ} \mathrm{C}$ |
| $\begin{aligned} & \text { Thermal Resistance }\left(\theta_{\mathrm{jA}}\right) \\ & \text { MM74C908 } \\ & \text { MM74C918 } \end{aligned}$ | (Note 3) (Note 3) |  | $\begin{aligned} & 100 \\ & 45 \end{aligned}$ | $\begin{aligned} & 110 \\ & 55 \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} / \mathrm{w} \\ & { }^{\circ} \mathrm{C} / \mathrm{w} \end{aligned}$ |

## ac electrical characteristics

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay to a Logic " 1 " ( $\mathrm{t}_{\mathrm{pd} 1}$ ) | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, \quad R_{L}=50 \Omega, C_{L}=50 \mathrm{pF}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \\ & V_{C C}=10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & 150 \\ & 65 \end{aligned}$ | $\begin{aligned} & 300 \\ & 120 \end{aligned}$ |  |
| Propagation Delay to a Logic " 0 " ( $\mathrm{t}_{\mathrm{paO}}$ ) | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & V_{C C}=10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{aligned} & 10 \\ & 20 \end{aligned}$ | $\mu \mathrm{s}$ $\mu \mathrm{s}$ |
| Input Capacitance ( $\mathrm{C}_{1 \times}$ ) | ( Note 2) |  | 5.0 |  | pF |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Capacitance is guaranteed by periodic testing.
Note 3: $\theta_{\mathrm{j} A}$ measured in free air with device soldered into printed circuit board.


## ac test circuit


switching time waveforms


## power considerations

Calculating Output "ON" Resistance ( $\mathrm{R}_{\mathrm{L}}>18 \Omega$ )
The output "ON" resistance, $\mathrm{R}_{\mathrm{ON}}$, is a function of the junction temperature, $T_{j}$, and is given by:

$$
\begin{equation*}
\mathrm{R}_{\mathrm{ON}}=9\left(\mathrm{~T}_{\mathrm{j}}-25\right)(0.008)+9 \tag{1}
\end{equation*}
$$

and $T_{j}$ is given by:

$$
\begin{equation*}
T_{j}=T_{A}+P_{D A V} \theta_{j A}, \tag{2}
\end{equation*}
$$

where $T_{A}=$ ambient temperature, $\theta_{j A}=$ thermal resistance, and $P_{\text {DAV }}$ is the average power dissipated within the device. $P_{\text {DAV }}$ consists of normal CMOS power terms (due to leakage currents, internal capacitance, switching, etc.) which are insignificant when compared to the power dissipated in the outputs. Thus, the output power term defines the allowable limits of operation and includes both outputs, $A$ and $B . P_{D}$ is given by:

$$
\begin{equation*}
P_{D}=I_{O A}{ }^{2} R_{O N}+I_{O B}{ }^{2} R_{O N} \text {, } \tag{3}
\end{equation*}
$$

where $I_{O}$ is the output current, given by:

$$
\begin{equation*}
I_{O}=\frac{V_{C C}-V_{L}}{R_{O N}+R_{L}} \tag{4}
\end{equation*}
$$

$V_{L}$ is the load voltage.
The average power dissipation, $\mathrm{P}_{\mathrm{DAV}}$, is a function of the duty cycle:

$$
\begin{align*}
\mathrm{P}_{\mathrm{DAV}}= & \mathrm{I}_{\mathrm{OA}}^{2} \mathrm{R}_{\mathrm{ON}} \text { (Duty Cycle }  \tag{5}\\
& \mathrm{I}_{\mathrm{OB}}{ }^{2} \mathrm{R}_{\mathrm{ON}} \text { (Duty Cycle }{ }_{\mathrm{B}} \text { ) }
\end{align*}
$$

where the duty cycle is the \% time in the current source state. Substituting equations (1) and (5) into (2) yields:

$$
\begin{equation*}
T_{j}=T_{A}+\theta_{j A}\left[9\left(T_{j}-25\right)(0.008)+9\right] \tag{6a}
\end{equation*}
$$

$\left[I_{O A S_{A}}{ }^{2}\left(\right.\right.$ Duty Cycle $\left.{ }_{A}\right)+I_{O B}{ }^{2}$ (Duty Cycle $\left.\left.{ }_{B}\right)\right]$
simplifying:
$T_{j}=\frac{T_{A}+7.20_{\mathrm{iA}}\left[I_{\mathrm{OA}^{2}}{ }^{2}\left(\text { Duty Cycle }_{\mathrm{A}}\right)+\mathrm{I}_{\mathrm{OB}}{ }^{2}\left(\text { Duty Cycle }{ }_{\mathrm{B}}\right)\right]}{1-0.0720_{\mathrm{iA}}\left[I_{\mathrm{OA}}{ }^{2}\left(\text { Duty Cycle }_{A}\right)+\mathrm{I}_{\mathrm{OB}}{ }^{2}\left(\text { Duty Cycle }_{\mathrm{B}}\right)\right]}$
Equations (1), (4), and (6b) can be used in an iterative method to determine the output current, output resistance and junction temperature.


For example, let $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{R}_{\mathrm{LA}}=100 \Omega, \mathrm{R}_{\mathrm{LB}}=100 \Omega$, $\mathrm{V}_{\mathrm{L}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \theta_{\mathrm{jA}}=110^{\circ} \mathrm{C} / \mathrm{W}$, Duty $\mathrm{Cycle}_{\mathrm{A}}=$ $50 \%$, Duty Cycle $_{\mathrm{B}}=75 \%$.
Assuming $\mathrm{R}_{\mathrm{ON}}=11 \Omega$, then:
$I_{O A}=\frac{V_{C C}-V_{L}}{R_{O N}+R_{L A}}=\frac{15}{11+100}=135.1 \mathrm{~mA}$,
$I_{O B}=\frac{V_{C C}-V_{L}}{R_{O N}+R_{L B}}=135.1 \mathrm{~mA}$
and
$T_{j}=\frac{T_{A}+7.20_{\text {iA }}\left[I_{O A}{ }^{2}\left(\text { Duty } \text { Cycle }_{A}\right)+I_{O B}{ }^{2}\left(\text { Duty Cycle }{ }_{B}\right)\right]}{1-0.0720_{\text {jA }}\left[I_{O A}{ }^{2}\left(\text { Duty Cycle }_{A}\right)+I_{O B}{ }^{2}\left(\text { Duty } \text { Cycle }_{B}\right)\right]}$
$T_{j}=\frac{25+(7.2)(110)\left[(0.1351)^{2}(0.5)+(0.1351)^{2}(0.75)\right]}{1-(0.072)(110)\left[(0.1351)^{2}(0.5)+(0.1351)^{2}(0.75)\right]}$
$\mathrm{T}_{\mathrm{j}}=52.6^{\circ} \mathrm{C}$
and $R_{\text {ON }}=9\left(T_{j}-25\right)(0.008)+9=$
$9(52.6-25)(0.008)+9=11 \Omega$

## MM54C909/MM74C909 quad comparator

## general description

The MM54C909/MM74C909 contains four independent voltage comparators designed to operate from standard 54C/74C power supplies. The output allows current sinking only thus the wire OR function is possible using a common resistor pull up.

Not only does the MM54C909/MM74C909 function as a comparator for analog inputs but also has many applications as a voltage translator and buffer when interfacing the 54C/74C family to other logic systems.

## features

- Wide supply voltage range
- TTL compatibility
- Low power consumption
- Low input bias current
- Low input offset current
- Low input offset voltage
- Large common mode input voltage range
- Large differential input voltage range
3.0 V to 15 V
fan out of 1 driving 74
$I_{c \mathrm{C}}=800 \mu \mathrm{~A}$ typ at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}_{\mathrm{DC}}$ 250 nA max $\pm 50 \mathrm{nA}$ max $\pm 5.0 \mathrm{mV}$ max 0 V to $\mathrm{V}_{\mathrm{cc}}-1.5 \mathrm{~V}$
$\mathrm{V}_{\mathrm{cc}}$


## connection diagram


typical applications $\left(\mathrm{V}^{+}=5.0 \mathrm{~V}_{\mathrm{DC}}\right)$


CMOS/TTL to MOS Logic Converter

# absolute maximum ratings (Note 1) 

Voltage at Any Pin<br>-0.3 V to $\mathrm{V}_{\mathrm{cc}}+.0 .3 \mathrm{~V}$<br>Operating Temperature Range<br>MM54C909<br>MM74C909<br>Storage Temperature Range<br>Package Dissipation (Notes 2 and 3)<br>Operating $V_{\text {cc }}$ Range<br>$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$<br>$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$<br>$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$<br>500 mW<br>3.0 V to 15 V<br>Absolute Maximum $\mathrm{V}_{\mathrm{cc}}$<br>18V<br>Input Current ( $\mathrm{V}_{\mathrm{IN}}<-0.3 \mathrm{~V}$ ) (Note 4) 50 mA<br>Lead Temperature (Soldering, 10 seconds) $300^{\circ} \mathrm{C}$

## dc electrical characteristics

$\mathrm{Min} /$ max limits apply across temperature range, unless otherwise noted. $\left(\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}_{\mathrm{DC}}\right)$

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage (Note 9) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | $\pm 2$ | $\begin{aligned} & \pm 9 \\ & \pm 5 \end{aligned}$ | $\begin{aligned} & m V \\ & m V \end{aligned}$ |
| Input Bias Current ( $\mathrm{I}_{\mathrm{IN}(+)}$ or $\left.\mathrm{I}_{\mathrm{IN}(-)}\right)$ (Note 5) | $T_{A}=25^{\circ} \mathrm{C}$, With Output in Linear Range |  | 25 | 250 400 | $n \mathrm{nA}$ |
| Input Offset Current $\left(I_{\operatorname{IN}(+)}-I_{\operatorname{IN}(-)}\right)$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | $\pm 5$ | $\begin{aligned} & \pm 150 \\ & \pm 50 \end{aligned}$ | $n \mathrm{nA}$ |
| Input Common Mode Voltage (Note 6) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  | $\begin{gathered} V_{\mathrm{CC}^{-2}} \\ \mathrm{~V}_{\mathrm{Cc}^{-1}} .5 \end{gathered}$ | V |
| Supply Current ( ${ }_{\text {cc }}$ ) | $T_{A}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=\infty$ <br> On All Outputs |  | 800 | 2000 | $\mu \mathrm{A}$ |
| Voltage Gain | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}} \geq 15 \mathrm{k} \Omega$ |  | 200 |  | $\mathrm{V} / \mathrm{mV}$ |

OUTPUT DRIVE (See 54C/74C Family Characteristics Data Sheet)

| ```Output Sink Current (ISINK) MM54C909 MM74C9009``` | $\begin{aligned} & V_{C C}=4.50 \mathrm{~V} \\ & V_{C C}=4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{1 \mathrm{~N}(-)} \geq 1.0 \mathrm{~V}_{\mathrm{DC}} \\ & \mathrm{~V}_{(N(+)}=0 \mathrm{~V}_{\mathrm{DC}} \end{aligned}$ | 1.6 | 3.2 |  | mA |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Leakage Current | $\begin{aligned} & V_{I N(+)} \geq 1.0 V_{D C}, V_{I N(-)}=0 V_{D C} \\ & V_{O U T}=15 V_{D C} \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ |
|  | $\begin{aligned} & V_{I N(+)} \geq 1.0 V_{D C}, V_{I N(-)}=0 V_{D C} \\ & V_{O U T}=5 V_{D C}, T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  | 0.1 |  | nA |
| Differential Input Voltage (Note 8) | All $V_{\text {IN }}{ }^{\prime} \geq 0 V_{\text {DC }}$ |  |  | 15 | V |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: For operating at high temperatures, the MM74C909 must be derated based on $+125^{\circ} \mathrm{C}$ maximum junction temperature and a thermal resistance of $+175^{\circ} \mathrm{C} / \mathrm{W}$ which applies to the device soldered in a printed circuit board, operating in a still air ambient. The MM54C909 must be derated based on a $+150^{\circ} \mathrm{C}$ maximum junction temperature. The low bias dissipation and the ON-OFF characteristic of the outputs keeps the chip dissipation very small ( $\mathrm{Pd} \leq \mathbf{1 0 0} \mathbf{~ m W}$ ), provided the output sink current is within specified limits.
Note 3: Short circuits from the output to $\mathrm{V}^{+}$can cause excessive heating and eventual destruction. The maximum output current is approximately 20 mA independent of the magnitude of $\mathrm{V}^{+}$.
Note 4: This input current will only exist when the voltage at any of the input leads is driven negative. There is a lateral NPN parasitic transistor action on the IC chip. The transistor action can cause the output voltages of the comparators to go to the $\mathrm{V}^{+}$voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will reestablish when the input voltage, which was negative, again returns to a value greater than -0.3 V .
Note 5: The direction of the input current is out of the IC. This current is essentially constant, independent of the state of the output so no loading change exists on the reference or input lines.
Note 6: The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3 V . The upper end of the common-mode voltage range is $\mathrm{V}^{+}-1.5 \mathrm{~V}$, but either or both inputs can go to +15 V without damage.
Note 7: The response time specified is for a 100 mV input step with 5.0 mV overdrive. For larger overdrive signals 300 ns can be obtained, see typical performance characteristics section.
Note 8: The positive excursions of the input can equal $V_{C C}$ supply voltage level, and if the other input voltage remains within the common-mode voltage range, the comparator will provide a proper output state. The low input voltage state must not be less than -0.3 V .
Note 9: At output switch point, $V_{O}=1.4 \mathrm{~V}_{\mathrm{DC}}, R_{S}=0 \Omega$ with $\mathrm{V}^{+}$from $5 \mathrm{~V}_{\mathrm{DC}}$ to $30 \mathrm{~V}_{\mathrm{DC}}$ and over the full input common mode range ( $O V_{D C}$ ) to $\mathrm{V}^{+} \pm 1.5 \mathrm{~V}_{\mathrm{DC}}$ ).
ac electrical characteristics $R_{L}=5.1 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{RL}}=5.0 \mathrm{~V}_{\mathrm{DC}}$, unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Large Signal Response Time | $V_{I N}=T T L$ Swing |  | 300 |  |  |
| Response Time | $V_{R E F}=1.4 V_{D C}$ |  |  |  |  |

## typical performance characteristics



Response Time for Various
Input Overdrives - Positive Transition

## application hints

The MM54C909/MM74C909 is a high gain, wide bandwidth device; which, like most comparators, can easily oscillate if the output lead is inadvertently allowed to capacitively couple to the inputs via stray capacitance. This shows up only during the output voltage transition intervals as the comparator changes states. Power supply bypassing is not required to solve this problem. Standard PC board layout is helpful as it reduces stray inputoutput coupling. Reducing the input resistors to $<10 \mathrm{k} \Omega$ reduces the feedback signal levels and finally, adding even a small amount ( 1 to 10 mV ) of positive feedback (hysteresis) causes such a rapid transition that oscillations due to stray feedback are not possible. Simply socketing the I/C and attaching resistors to the pins will cause input-output oscillations during the small transition intervals unless hysteresis is used. If the input signal is a pulse waveform, with relatively fast rise and fall times, hysteresis is not required.

All pins of any unused comparators should be grounded.
The bias network of the MM54C909/MM74C909 establishes an I cc current which is independent of the magnitude of the power supply voltage over the range of from 3.0 V to 15 V .

Response Time for Various
Input Overdrives - Negative
Transition


It is usually unnecessary to use a bypass capacitor across the power supply line.

The differential input voltage may be larger than $\mathrm{V}^{+}$ without damaging the device. Protection should be provided to prevent the input voltages from going negative more than $-0.3 \mathrm{~V}_{\mathrm{DC}}$ (at $25^{\circ} \mathrm{C}$ ). An input clamp diode and input resistor can be used as shown in the applications section.

Many outputs can be tied together to provide an output OR'ing function. An output "pull-up" resistor can be connected to any available power supply voltage within the permitted supply voltage range and there is no restriction on this voltage due to the magnitude of the voltage which is applied to the $\mathrm{V}^{+}$terminal of the MM54C909/MM74C909 package. The output can also be used as a simple SPST switch to ground (when a "pull-up" resistor is not used). The amount of current which the output device can sink is limited by the drive available (which is independent of $\mathrm{V}^{+}$) and the gain of the output device. When the maximum current limit is reached (approximately 16 mA ), the output transistor will come out of saturation and the output voltage will rise very rapidly.

## typical applications (con't) $\left(\mathrm{v}^{+}=5.0 \mathrm{~V}_{\mathrm{DC}}\right)$



Basic Comparator


Driving CMOS


Non-Inverting Comparator with Hysteresis.
typical applications (con't) $\left(\mathrm{v}^{+}=5.0 \mathrm{~V}_{\mathrm{DC}}\right)$


Driving TTL


Note: For inverting buffer reverse input connection.
5V Logic to CMOS Operating at $\mathrm{V}_{\mathrm{CC}} \neq 5 \mathrm{~V}$


Inverting Comparator with Hysteresis

Visible Voltage Indicator


Note For non-mvertung but - wise inpur comection
Hi Voltage Inverting PMOS to CMOS or TTL
typical applications (con't) $\left(\mathrm{V}^{+}=5.0 \mathrm{~V}_{\mathrm{DC}}\right)$


Squarewave Oscillator


Two-Decade High-Frequency VCO


## MM54C910/MM74C910 256-bit TRI-STATE ${ }^{\circledR}$ random access read/write memory

## general description

The MM54C910/MM74C910 is a 64 word by 4 bit random access memory. Inputs consist of six address lines, four data input lines, a write enable, and a memory enable line. The six address lines are internally decoded to select one of 64 word locations. An internal address register, latches the address information on the positive to negative transition of memory enable. The TRI-STATE outputs allow for easy memory expansion. This circuit operates on a 3 to 5 V power supply.

Address Operation: Address inputs must be stable $\mathrm{t}_{\mathrm{SA}}$ prior to the positive to negative transition of memory enable, and $t_{H A}$ after the positive to negative transition of memory enable. The address register holds the information and stable address inputs are not needed at any other time.

Write Operation: Data is written into memory at the selected address if $\overline{\text { write enable goes low while } \overline{\text { memory }}}$ enable is low. Write enable must be held low for $\mathrm{t}_{\overline{W E}}$ and data must remain stable $t_{H D}$ after write enable returns high.

Read Operation: Data is nondestructively read from a memory location by an address operation with write $\overline{\text { enable held high: }}$

Outputs are in the TRI-STATE ( $\mathrm{Hi}-\mathrm{Z}$ ) condition when the device is writing or disabled.

## features

- Supply voltage range

3 V to 6 V

- High noise immunity
- TTL compatible fan out
$0.45 \mathrm{~V}_{\mathrm{Cc}}$ typ
- Input address register
- Low power consumption

200 nW/
package

- Fast access time

300 ns typ
at 5 V

- TRI-STATE outputs


## logic and connection diagrams


top view



Read Modify Write Cycle


## truth table

| $\overline{M E}$ | $\overline{\text { WE }}$ | OPERATION | OUTPUTS |
| :---: | :---: | :--- | :--- |
| L | L | Write | TRI-STATE |
| L | $H$ | Read | Data |
| $H$ | L | Inhibit, Store | TRI-STATE |
| $H$ | $H$ | Inhibit, Store | TRI-STATE |

## MM54C914/MM74C914 hex schmitt trigger

## general description

The MM54C914/MM74C914 is a monolithic CMOS Hex Schmitt trigger with special input protection scheme. This scheme allows the input voltage levels to exceed $\mathrm{V}_{\mathrm{cc}}$ or ground by at least 25 V , and is valuable for applications involving voltage level shifting or mismatched power supplies.

The positive and negative-going threshold voltages, $\mathrm{V}_{\mathrm{T}+}$ and $\mathrm{V}_{\mathrm{T}-}$, show low variation with respect to temperature (typ $0.005 \mathrm{~V} /{ }^{\circ} \mathrm{C}$ at $\mathrm{V}_{\mathrm{cc}}=10 \mathrm{~V}$ ). And the hysteresis, $\mathrm{V}_{\mathrm{T}_{+}}-\mathrm{V}_{\mathrm{T}_{-}} \geq 0.2 \mathrm{~V}_{\mathrm{Cc}}$ is guaranteed.

## features

- Hysteresis $0.4 \mathrm{~V}_{\mathrm{CC}}$ typ $0.2 \mathrm{~V}_{\mathrm{cc}}$ guaranteed

Extended Input Voltage Range
3.0 V to 15 V
$0.70 \mathrm{~V}_{\mathrm{Cc}}$ typ
fan out of 2 driving 74L

## connection diagram



Special Input Protection


## absolute maximum ratings

Voltage at Any Input Pin
Voltage at Any Other Pin
Operating Temperature Range
MM54C914
MM74C914
$\mathrm{V}_{\mathrm{cc}}-25 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}+25 \mathrm{~V}$ -0.3 V to $\mathrm{V}_{\mathrm{cc}}+0.3 \mathrm{~V}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

Storage Temperature Range
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ 500 mW 3.0 V to 15 V Operating $V_{c c}$ Range 16 V Absolute Maximum $\mathrm{V}_{\mathrm{cc}}$ Lead Temperature (Soldering, 10 seconds)
$300^{\circ} \mathrm{C}$
dc electrical characteristics $\operatorname{Min} / \max$ limits apply across temperature range, unless otherwise noted.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| cmos to cmos |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{T}+}$ Positive Going Threshold Voltage | $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$ | 3.0 | 3.6 | 4.3 | V |
|  | $V_{C c}=10 \mathrm{~V}$ | 6.0 | 6.8 | 8.6 | V |
|  | $V_{\text {cc }}=15 \mathrm{~V}$ | 9.0 | 10.0 | 12.9 |  |
| $\mathrm{V}_{\mathrm{T} \text { - Negative }}$ Going Threshold Voltage | $V_{c c}=5 \mathrm{~V}$ | 0.7 | 1.4 | 2.0 | v |
|  | $\mathrm{V}_{\mathrm{cc}}=10 \mathrm{~V}$ | 1.4 | 3.2 | 4.0 | v |
|  | $\mathrm{V}_{\mathrm{cc}}=15 \mathrm{~V}$ | 2.1 | 5.0 | 6.0 |  |
| Hysteresis ( $\mathrm{V}_{\mathrm{T}+}-\mathrm{V}_{\mathrm{T}_{-}}$) | $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$ | 1.0 | 2.2 | 3.6 | v |
|  | $\mathrm{V}_{\mathrm{cc}}=10 \mathrm{~V}$ | 2.0 | 3.6 | 7.2 | V |
|  | $\mathrm{V}_{\mathrm{cc}}=15 \mathrm{~V}$ | 3.0 | 5.0 | 10.8 | v |
| Logical " 1 " Output Voltage ( $\mathrm{V}_{\text {OUT(1) }}$ ) | $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}, \quad \mathrm{I}_{\mathrm{O}}=-10 \mu \mathrm{~A}$ | 4.5 |  |  | V |
|  | $\mathrm{V}_{\mathrm{cc}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-10 \mu \mathrm{~A}$ |  |  |  | V |
| Logical " 0 " Output Voltage ( $\mathrm{V}_{\text {OUt (0) }}$ ) | $V_{C C}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=+10 \mu \mathrm{~A}$ |  |  | 0.5 | V |
|  | $V_{\text {cc }}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=+10 \mu \mathrm{~A}$ |  |  | 1.0 | V |
| Logical "1" Input Current $\left(1_{\text {IN (1) }}\right)$ | $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=15 \mathrm{~V}$ |  | 0.005 | 5.0 | $\mu \mathrm{A}$ |
| Logical " 0 " Input Current ( $I_{\mathrm{IN}(0)}$ ) | $V_{C C}=15 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{~N}}=-10 \mathrm{~V}$ | -100.0 | -0.005 |  | $\mu \mathrm{A}$ |
| Supply Current ( ${ }_{\text {cc }}$ ) | $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=-10 \mathrm{~V} / 25 \mathrm{~V}$ |  | 0.05 | 300 | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=2.5 \mathrm{~V}$ (Note 4) |  | 20 |  | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5 \mathrm{~V}$ (Note 4) |  | 200 |  | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\text {CC }}=15 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=7.5 \mathrm{~V}$ (Note 4) |  | 600 |  | $\mu \mathrm{A}$ |
| CMOS/LPTTL INTERFACE |  |  |  |  |  |
| Logical "1" Input Voltage ( $\mathrm{V}_{\text {IN(1) }}$ ) | $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$ | 4.3 |  |  | V |
| Logical " 0 " Input Voltage ( $\mathrm{V}_{\text {IN(0) }}$ ) | $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$ |  |  | 0.7 | V |
| Logical "1" Output Voltage ( $\mathrm{V}_{\text {OUT(1) }}$ ) | $54 \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{I}_{\mathrm{O}}=-360 \mu \mathrm{~A}$ | $2.4$ |  |  | V |
|  | $74 \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-360 \mu \mathrm{~A}$ | $2.4$ |  |  | V |
| Logical " 0 ". Output Voltage ( $\mathrm{V}_{\text {out(0) }}$ ) | $54 \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V}, \quad \mathrm{I}_{\mathrm{O}}=360 \mu \mathrm{~A}$ |  |  | 0.4 | v |
|  | $74 \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=360 \mu \mathrm{~A}$ | , |  | 0.4 | V |
| OUTPUT DRIVE (See 54C/74C Family Characteristics Data Sheet) |  |  |  |  |  |
| Output Source Current (Isource) (P-Channel) | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $-1.75$ | -3.3 |  | mA |
| Output Source Current (I ${ }_{\text {SOURCE }}$ ) (P-Channel) | $V_{C C}=10 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | -8.0 | -15 |  | mA |
| Output Sink Current (ISINK) <br> ( N -Channel) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | 1.75 | 3.6 |  | mA |
| Output Sink Current (ISINK) <br> ( N -Channel) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | 8.0 | 16 |  | mA |

ac electrical characteristics $T_{A}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :--- | :--- | :--- | :---: | :---: |
| Propagation Delay from Input <br> to Output ( $t_{p d 0}$ or $t_{p d 1}$ ) | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  | 220 | 400 | ns |
| Input Capacitance | $\mathrm{V}_{\mathrm{CC}}=10$ |  | 80 | 200 | ns |
| Power Dissipation Capacitance <br> (C $C_{P D}$ ) | (Note 3) Per Gate |  | 5.0 |  | pF |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Capacitance is guaranteed by periodic testing.
Note 3: CPD determines the no load ac power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note, AN-90.
Note 4: Only one input is at $1 / 2 V_{C C}$, the others are either at $V_{C C}$ or GND.

## typical application



## typical performance characteristics



MM54C925/MM74C925, MM54C926/MM74C926, MM54C927/MM74C927, MM54C928/MM74C928

## 4-digit counter with multiplexed 7 -segment output drivers

## general description

These CMOS counters consist of a 4-digit counter, an internal output latch, NPN output sourcing drivers for a 7 -segment display, and internal multiplexing circuitry with 4 multiplexing outputs. The counters have a reset and count on the negative edge of clock. The multiplexing circuit has its own free running oscillator and requires no external clock. This circuit operates on a 3 to 5 V power supply.

The MM54C925/MM74C925 is a 4-decade counter and has Latch Enable, Clock and Reset inputs.

The MM54C926/MM74C926 is like the MM54C925/ MM74C925 except that it has a Carry Out used for cascading counters, and it has a Display Select that allows the user to select whether the number in the latch or the number in the counter is displayed.

The MM54C927/MM74C927 is like the MM54C926/ MM74C926 except the second most significant digit
divides by 6 rather than 10. Thus, if the clock input frequency was 10 Hz , the display would read tenths of seconds, seconds, tens of seconds, and minutes (i.e. 9:59.9).

The MM54C928/MM74C928 is like the MM54C926/ MM74C926 except the most significant digit, divides by 2 rather than 10 and the Carry Out is an overflow indicator. Thus, this is a " $31 / 2$ digit counter."

## features

- Supply range
3.0 V to 6.0 V
- Guaranteed noise margin 1.0 V
- High noise immunity
- High segment sourcing current 0.45 typ

40 mA @
$\mathrm{V}_{\mathrm{cc}}-1.6 \mathrm{~V}$

- Internal multiplexing circuitry
connection diagrams
MM54C925/MM74C925


Segment Identification



MM54C926/MM74C926, MM54C927/MM74C927, MM54C928/MM74C928


## typical application



MM70C95/MM80C95, MM70C97/MM80C97 TRI-STATE ${ }^{\circledR}$ hex non-inverting buffers

## general description

These gates are monolithic complementary MOS (CMOS) integrated circuits constructed with N and P-channel enhancement mode transistors. Each of the devices are used to convert CMOS or TTL outputs to TRI-STATE ${ }^{\circledR}$ outputs with no logic inversion. The MM70C95/MM80C95 has common TRI-STATE controls for all six buffers. The MM70C97/MM80C97 has two TRI-STATE controls, one for two buffers and one for the other four.
Inputs are protected from damage due to static discharge by diode clamps to $\mathrm{V}_{\mathrm{CC}}$ and GND.

## features

- Wide supply voltage range 3.0 V to 15 V
- Guaranteed noise margin
- High noise immunity
$0.45 \mathrm{~V}_{\mathrm{cc}}$ (typ)
- TTL compatible

Drive 1 TTL load

## applications

- Bus drivers


## connection diagrams



MM70C97/MM80C97

## truth tables

MM70C95/MM80C95

| DISABLE $^{2}$ INPUT |  | INPUT | OUTPUT |
| :---: | :---: | :---: | :---: |
| DIS $_{\mathbf{1}}$ | DIS $_{\mathbf{2}}$ |  |  |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | X | $\mathrm{H} \cdot \mathrm{z}$ |
| 1 | 0 | X | $\mathrm{H} \cdot \mathrm{z}$ |
| 1 | 1 | X | $\mathrm{H} \cdot \mathrm{z}$ |

MM70C97/MM80C97

| DISABLE $^{2}$ INPUT |  | INPUT | OUTPUT |
| :---: | :---: | :---: | :---: |
| DIS $_{\mathbf{4}}$ | DIS $_{\mathbf{2}}$ |  |  |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| $X$ | 1 | $X$ | $\mathrm{H} \cdot \mathrm{z}^{*}$ |
| 1 | X | X | $\mathrm{H} \mathrm{z}^{* *}$ |

[^4]
## absolute maximum ratings (Note 1)

Voltage at Any Pin
Operating Temperature Range MM70C95, MM70C97 MM80C95, MM80C97
-0.3 V to $\mathrm{V}_{\mathrm{cc}}+0.3 \mathrm{~V}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

Storage Temperature Range Package Dissipation
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Pack 500 mW Power Supply Voltage, $V_{c c}$ Lead Temperature (Soldering, 10 seconds)
dc electrical characteristics Min/max limits apply across temperature range unless otherwise specified.

ac electrical characteristics $T_{A}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, unless otherwise specified.


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Capacitance is guaranteed by periodic testing.
Note 3: $C_{P D}$ determines the no load ac power consumption of any CMOS device. For complete explanation see 54C/74C Farnily Characteristics application note, AN-90.

## typical performance characteristics


ac test circuits and switching time waveforms


(For TRI-STATE ${ }^{\circledR}$ Parameters)

## MM78C29/MM88C29 quad single ended line driver MM78C30/MM88C30 dual differential line driver

## general description

The MM78C30/MM88C30 is a dual differential line driver that also performs the dual four-input NAND or dual four-input AND function. The absence of a clamp diode to $\mathrm{V}_{\mathrm{cc}}$ in the input protection circuitry allows a CMOS user to interface systems operating at different voltage levels. Thus, a CMOS digital signal source can operate at a $\mathrm{V}_{\mathrm{cc}}$ voltage greater than the $\mathrm{V}_{\mathrm{Cc}}$ voltage of the MM78C30 line driver. The differential output of the MM78C30/MM88C30 eliminates ground-loop errors.

The MM78C29/MM88C29 is a non-inverting single-wire transmission line driver with a similar input protection circuit. And since the output ON resistance is a low $20 \Omega$
typ, the device can be used to drive lamps, relays, solenoids, and clock lines, besides driving data lines.

## features

\author{

- Wide supply voltage range <br> 3.0 V to 15 V <br> - High noise immunity <br> $0.45 \mathrm{~V}_{\mathrm{cc}}$ typ <br> $20 \Omega$ typ
}


## logic and connection diagrams

1/4 MM78C29/MM88C29


1/2 MM78C30/MM88C30


top view

top view
absolute maximum ratings ..... (Note 1)

Voltage at Any Pin

$$
-0.3 \mathrm{~V} \text { to }+16 \mathrm{~V}
$$

Operating Temperature Range
MM78C29/MM78C30

$$
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
$$

MM88C29/MM88C30
Storage Temperature Range
Package Dissipation

$$
-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
$$

Operating $V_{C C}$ Range

$$
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
$$

$$
500 \mathrm{~mW}
$$

Absolute Maximum $\mathrm{V}_{\mathrm{Cc}}$
3.0 V to 15 V

Average Current at $\mathrm{V}_{\mathrm{cc}}$ and Ground .16 V

Average Current at Output

| MM78C30/MM88C30 | 50 mA |
| :--- | :--- |
| MM78C29/MM88C29 | 25 mA |
| Maximum Junction Temperature, $\mathrm{T}_{\mathrm{j}}$ | $150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |

dc electrical characteristics Min/max limits apply across temperature range, unless otherwise noted.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CMOS TO CMOS |  |  |  |  |  |
| Logical "1" Input Voltage ( $\mathrm{V}_{\text {iN(1) }}$ ) | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 8.0 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Logical " 0 " Input Voltage ( $\mathrm{V}_{\text {IN }(0)}$ ) | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 1.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & V \\ & v \end{aligned}$ |
| Logical "1" Input Current ( $\mathrm{I}_{\text {iN(1) }}$ ) | $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=15 \mathrm{~V}$ |  | 0.005 | 1.0 | $\mu \mathrm{A}$ |
| Logical " 0 " Input Current ( $1_{\operatorname{IN}(0)}$ ) | $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ | $-1.0$ | -0.005 |  | $\mu \mathrm{A}$ |
| Supply Current ( $\mathrm{ICC}^{\text {) }}$ | $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}$ |  | 0.05 | 100 | $\mu \mathrm{A}$ |

OUTPUT DRIVE (See 54C/74C Family Characteristics Data Sheet)

dc electrical characteristics (con't)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Sink Resistance MM78C29/MM78C30 | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{j}}=125^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\text {OUT }}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{j}}=125^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & 20 \\ & 28 \\ & \\ & 10 \\ & 14 \end{aligned}$ | $\begin{aligned} & 36 \\ & 50 \\ & \\ & 18 \\ & 25 \end{aligned}$ | $\begin{aligned} & \Omega \\ & \Omega \\ & \Omega \\ & \Omega \\ & \Omega \end{aligned}$ |
| MM88C29/MM88C30 | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{j}}=85^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\text {OUT }}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{j}}=85^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & 18 \\ & 22 \\ & \\ & 10 \\ & 12 \end{aligned}$ | $\begin{aligned} & 41 \\ & 50 \\ & 21 \\ & 26 \end{aligned}$ | $\begin{aligned} & \Omega \\ & \Omega \\ & \Omega \\ & \Omega \end{aligned}$ |
| Output Resistance TemperatureCoefficient <br> Source <br> Sink |  |  | $\begin{aligned} & 0.55 \\ & 0.40 \end{aligned}$ |  | $\begin{aligned} & \% /{ }^{\circ} \mathrm{C} \\ & \% /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| Thermal Resistance, $\theta_{\mathrm{jA}}$ MM78C29/MM78C30 (D-Package) <br> MM88C29/MM88C30 (N-Package) |  |  | $\begin{aligned} & 100 \\ & 150 \end{aligned}$ |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

ac electrical characteristics $T_{A}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay Time to Logical "1" or " 0 " ( $\mathrm{t}_{\mathrm{pd}}$ ) | (See Figure 2) |  |  |  |  |
| MM78C29/MM88C29 | $\mathrm{V}_{\mathrm{Cc}}=5 \mathrm{~V}$ |  | 80 | 200 | ns |
|  | $\mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}$ |  | 35 | 10 | ns |
| MM78C30/MM88C30 | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  | 110 | 350 | ns |
|  | $\mathrm{V}_{\mathrm{cc}}=10 \mathrm{~V}$ |  | 50 | 150 | ns |
| Power Dissipation Capacitance ( $\mathrm{C}_{\text {PD }}$ ) |  |  |  |  |  |
| MM78C29/MM88C29 | (Note 3) |  | 150 |  | pF |
| MM78C30/MM88C30 | (Note 3) |  | 200 |  | pF |
| Input Capacitance ( $\mathrm{C}_{1 \mathrm{~N}}$ ) |  |  |  |  |  |
| MM78C29/MM88C29 | (Note 2) |  | 5.0 |  | pF |
| MM78C30/MM88C30 | (Note 2) |  | 5.0 |  | pF |
| Differential Propagation Delay Time to Logical " 1 " or " 0 " | $\mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=5000 \mathrm{pF}$ <br> (See Figure 1) |  |  |  |  |
| MM78C30/MM88C30 | $V_{c c}=5 \mathrm{~V}$ |  |  | 400 | ns |
|  | $\mathrm{V}_{\mathrm{cc}}=10 \mathrm{~V}$ |  |  | 150 | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed, Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated' at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Capacitance is guaranteed by periodic testing.
Note 3: CPD determines the no load ac power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note, AN-90.

## typical performance characteristics



## ac test circuits




FIGURE 1.


FIGURE 2.

## typical applications



Typical Data Rate vs Transmission Line Length


Note 1: The transmission line used was \#22 guage unshielded twisted pair (40k termination).
Note 2: The curves generated assume that both drivers are driving equal lines, and that the maximum power is $500 \mathrm{~mW} /$ package.

## CD4001M/CD4001C quadruple 2-input NOR gate

## general description

The CD4001M/CD4001C is a monolithic complementary MOS (CMOS) quadruple two-input NOR gate integrated circuit. N and P -channel enhancement mode transistors provide a symmetrical circuit with output swings essentially equal to the supply voltage. This results in high noise immunity over a wide supply voltage range. No dc power other than that caused by leakage current is consumed during static conditions.

All inputs are protected against static discharge and latching conditions.

## features

- Wide supply voltage range

3 V to 15 V

- Low power 10 nW (typ)
$0.45 \mathrm{~V}_{\mathrm{DD}}$ (typ)


## schematic and connection diagrams



## absolute maximum ratings

Voltage at Any Pin (Note 1)
Operating Temperature Range
CD4001M
CD4001C
Storage Temperature Range
Package Dissipation
Operating $\mathrm{V}_{\mathrm{DD}}$ Range
Lead Temperature (Soldering, 10 seconds)
$V_{S S}-0.3 V$ to $V_{D D}+0.3 V$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
500 mW
$\mathrm{V}_{\mathrm{SS}}+3.0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+15 \mathrm{~V}$
$300^{\circ} \mathrm{C}$

## dc electrical characteristics CD4001M

| PARAMETER | CONDITIONS | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-55^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $125^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Quiescent Device Current ( $I_{L}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 0.05 \\ & 0.1 \end{aligned}$ |  | $\begin{aligned} & 0.001 \\ & 0.001 \end{aligned}$ | $\begin{aligned} & 0.05 \\ & 0.1 \end{aligned}$ |  |  | 3 | $\mu A$ $\mu A$ |
| Quiescent Device Dissi- | $V_{D D}=5 \mathrm{~V}$ |  |  | 0.25 |  | 0.005 | 0.25 |  |  | 15 | $\mu \mathrm{W}$ |
| pation/Package ( $\mathrm{P}_{\mathrm{D}}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 1 |  | 0.01 | 1 |  |  | 60 | $\mu \mathrm{W}$ |
| Output Voltage Low | $V_{D D}=5 \mathrm{~V}, V_{1}=V_{D D}, I_{0}=0 A$. |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | V |
| Level ( $\mathrm{V}_{\text {OL }}$ ) | $V_{D D}=10 \mathrm{~V}, V_{1}=V_{D D}, I_{O}=0 A$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | V |
| Output Voltage High | $V_{D D}=5 \mathrm{~V}, \mathrm{~V}_{1}=V_{S S}, \mathrm{I}_{0}=0 \mathrm{~A}$ | 4.99 |  |  | 4.99 | 5 |  | 4.95 |  |  | V |
| Level ( $\mathrm{V}_{\mathrm{OH}}$ ) | $V_{D D}=10 \mathrm{~V}, V_{1}=V_{S S}, I_{0}=0 \mathrm{~A}$ | 9.99 |  |  | 9.99 | 10 |  | 9.95 |  |  | V |
| Noise Immunity | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=3.6 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=0 \mathrm{~A}$ | 1.5 |  |  | 1.5 | 2.25 |  | 1.4 |  |  | v |
| ( $\mathrm{V}_{\mathrm{NL}}$ ) (All Inputs) | $\mathrm{V}_{\text {DD }}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=7.2 \mathrm{~V}, \mathrm{I}_{0}=0 \mathrm{~A}$ | 3 |  |  | 3 | 4.5 |  | 2.9 |  |  | V |
| Noise Immunity |  | 1.4 |  |  | 1.5 | 2.25 |  | 1.5 |  |  | V |
| ( $\mathrm{V}_{\mathrm{NH}}$ ) (All Inputs) | $V_{D D}=10 \mathrm{~V}, V_{O}=2.9 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=0 \mathrm{~A}$ | 2.9 |  |  | 3 | 4.5 |  | 3 |  |  | V |
| Output Drive Current | $V_{D D}=5 \mathrm{~V}, \quad V_{O}=0.4 \mathrm{~V}, \mathrm{~V}_{1}=V_{D D}$ | 0.5 | , |  | 0.40 | 1 |  | 0.28 |  |  | mA |
| N -Channel ( $\mathrm{I}_{\mathrm{D}} \mathrm{N}$ ) | $V_{D D}=10 \mathrm{~V}, \mathrm{~V}_{0}=0.5 \mathrm{~V}, \mathrm{~V}_{1}=V_{D D}$ | 1.1 |  |  | 0.9 | 2.5 |  | 0.65 |  |  | mA |
| Output Drive Current |  | -0.62 |  |  | -0.5 | -2 |  | -0.35 |  |  | $m A$ |
| P-Channel ( $I_{D} \mathrm{P}$ ) | $V_{D D}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=9.5 \mathrm{~V}, \mathrm{~V}_{1}=\mathrm{V}_{\text {SS }}$ | -0.62 |  |  | -0.5 | -1 |  | -0.35 |  |  | mA |
| Input Current ( $1_{1}$ ) |  |  |  |  |  | 10 |  |  |  |  | pA |

dc electrical characteristics CD4001C

| PARAMETER | CONDITIONS | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Quiescent Device | $V_{D D}=5 \mathrm{~V}$ |  |  | 0.5 |  | 0.005 | 0.5 |  |  | 15 | $\mu \mathrm{A}$ |
| Current ( $\mathrm{I}_{\text {L }}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 5 |  | 0.005 | 5 |  |  | 30 | $\mu \mathrm{A}$ |
| Quiescent Device Dissi- | $V_{D D}=5 \mathrm{~V}$ |  |  | 2.5 |  | 0.025 | 2.5 |  |  | 75 | $\mu \mathrm{W}$ |
| pation/Package ( $\mathrm{P}_{\mathrm{D}}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 50 |  | 0.05 | 50 |  |  | 300 | $\mu \mathrm{W}$ |
| Output Voltage Low | $V_{D D}=5 \mathrm{~V}, \quad V_{1}=V_{D D}, I_{O}=0 \mathrm{~A}$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | $v$ |
| Level ( $\mathrm{V}_{\mathrm{OL}}$ ) | $V_{D D}=10 \mathrm{~V}, V_{1}=V_{D D}, I_{0}=0 \mathrm{~A}$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | V |
| Output Voltage High | $V_{D D}=5 \mathrm{~V}, V_{1}=V_{S S}, I_{0}=0 \mathrm{~A}$ | 4.99 |  |  | 4.99 | 5 |  | 4.95 |  |  | V |
| Level ( $\mathrm{VOH}_{\mathrm{OH}}$ ) | $V_{D D}=10 \mathrm{~V}, \mathrm{~V}_{1}=V_{S S}, \mathrm{I}_{0}=0 \mathrm{~A}$ | 9.99 |  |  | 9.99 | 10 |  | 9.95 |  |  | v |
| Noise Immunity | $V_{D D}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=3.6 \mathrm{~V}, \mathrm{I}_{0}=0 \mathrm{~A}$ | 1.5 |  |  | 1.5 | 2.25 |  | 1.4 |  |  | $v$ |
| ( $\mathrm{V}_{\mathrm{NL}}$ ) (All Inputs) | $V_{D D}=10 \mathrm{~V}, \mathrm{~V}_{0}=7.2 \mathrm{~V}, \mathrm{I}_{0}=0 \mathrm{~A}$ | 3 |  |  | 3 | 4.5 |  | 2.9 |  |  | V |
|  |  | 1.4 |  |  | 1.5 | 2.25 |  | 1.5 |  |  | $v$ |
| ( $\mathrm{V}_{\mathrm{NH}}$ ) (All Inputs) | $V_{D D}=10 \mathrm{~V}, V_{O}=2.9 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=0 \mathrm{~A}$ | 2.9 |  |  |  | 4.5 |  |  |  |  | V |
| Output Drive Current | $V_{D D}=5 \mathrm{~V}, V_{0}=0.4 \mathrm{~V}, \mathrm{~V}_{1}=V_{D D}$ | 0.35 |  | , | 0.3 | 1 \% |  | 0.24 |  |  | mA |
| N -Channel ( $\mathrm{I}_{\mathrm{D}} \mathrm{N}$ ) . | $V_{D D}=10 \mathrm{~V}, \mathrm{~V}_{0}=0.5 \mathrm{~V}, \mathrm{~V}_{1}=\mathrm{V}_{D D}$ | 0.72 |  |  | 0.6 | 2.5 |  | 0.48 |  |  | mA |
| Output Drive Current | $\mathrm{V}_{\text {DD }}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.5 \mathrm{~V}, \mathrm{~V}_{1}=\mathrm{V}_{\text {SS }}$ | -0.35 |  |  | -0.3 | -2 |  | -0.24 |  |  | mA |
| P-Channel ( $1_{D} \mathrm{P}$ ) | $V_{D D}=10 \mathrm{~V}, \mathrm{~V}_{0}=9.5 \mathrm{~V}, \mathrm{~V}_{1}=V_{S S}$ | -0.3 |  |  | -0.25 | -1 |  | -0.2 |  |  | mA |
| Input Current ( $1_{1}$ ) |  |  |  |  |  | 10 |  |  |  |  | pA |

Note 1: This device should not be connected to circuits with the power on because high transient voltages may cause permanent damage,

## ac electrical characteristics $\operatorname{CD} 4001 \mathrm{M}$

$T_{A}=25^{\circ} \mathrm{C}$ and $C_{L}=15 \mathrm{pF}$ and input rise and fall times $=20 \mathrm{~ns}$. Typical temperature coefficient for all values of $\mathrm{V}_{\mathrm{DD}}=0.3 \% /{ }^{\circ} \mathrm{C}$.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay Time High | $\mathrm{V}_{\text {DD }}=5 \mathrm{~V}$ |  | 35 | 65 | ns |
| to Low Level ( $\mathrm{t}_{\mathrm{PHL}}$ ) | $V_{D D}=10 \mathrm{~V}$ |  | 25 | 40 | ns |
| Propagation Delay Time Low | $V_{D D}=5 \mathrm{~V}$ |  | 35 | 65 | ns |
| to High Level ( $\mathrm{t}_{\text {PLH }}$ ) | $V_{\text {DD }}=10 \mathrm{~V}$ |  | 25 | 40 | ns |
| Transition Time High to Low | $V_{D D}=5 \mathrm{~V}$ |  | 65 | 125 | ns |
| Level ( $\mathrm{t}_{\text {THL }}$ ) | $V_{D D}=10 \mathrm{~V}$ |  | 35 | 70 | ns |
| Transition Time Low to High | $V_{D D}=5 \mathrm{~V}$ |  | 65 | 175 | ns |
| Level ( $\mathrm{t}_{\text {TLH }}$ ) | $\mathrm{V}_{\text {DD }}=10 \mathrm{~V}$ |  | 35 | 75 | ns |
| Input Capacitance ( $\mathrm{C}_{1}$ ) | Any Input |  | 5 |  | pF |

## ac electrical characteristics CD4001C

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ and input rise and fall times $=20 \mathrm{~ns}$. Typical temperature coefficient for all values of $\mathrm{V}_{\mathrm{DD}}=0.3 \% /{ }^{\circ} \mathrm{C}$.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay Time High | $\mathrm{V}_{\text {DD }}=5 \mathrm{~V}$ |  | 35 | 80 | ns |
| to Low Level ( $\mathrm{t}_{\text {PHL }}$ ) | $V_{D D}=10 \mathrm{~V}$ |  | 25 | 55 | ns |
| Propagation Delay Time Low | $V_{D D}=5 \mathrm{~V}$ |  | 35 | 120 | ns |
| to High Level ( $\mathrm{t}_{\text {PLH }}$ ) | $V_{D D}=10 \mathrm{~V}$ |  | 25 | 65 | ns |
| Transition Time High to Low | $V_{D D}=5 \mathrm{~V}$ |  | 65 | 200 | ns |
| Level ( $\mathrm{t}_{\text {THL }}$ ) | $V_{D D}=10 \mathrm{~V}$ |  | 35 | 115 | ns |
| Transition Time Low to High | $V_{D D}=5 \mathrm{~V}$ |  | 65 | 300 | ns |
| Level ( $\mathrm{t}_{\text {TLH }}$ ) | $V_{D D}=10 \mathrm{~V}$ |  | 35 | 125 | ns |
| Input Capacitance ( $\mathrm{C}_{1}$ ) | Any Input |  | 5. |  | pF |

## CD4002M/CD4002C dual 4 -input NOR gate

## general description

These NOR gates are monolithic complementary MOS (CMOS) integrated circuits. The $N$ and $P$ channel enhancement mode transistors provide a symmetrical circuit with output swings essentially equal to the supply voltage. This results in high noise immunity over a wide supply voltage range: No DC power other than that caused by leakage current is consumed during static conditions. All inputs are protected against static discharge and latching conditions.

## features

- Wide supply voltage range

3 V to 15 V

- Low power

10 nW (typical)

- High noise immunity
$0.45 \mathrm{~V}_{\text {DD }}$ (typical)


## applications

- Automotive
- Data terminals
- Instrumentation
- Medical electronics
- Alarm system
- Industrial controls
- Remote metering
- Computers
schematic and connection diagrams


Voltage at Any Pin (Note 1)
Operating Temperature Range CD4002M CD4002C
Storage Temperature Range

Package Dissipation
Lead Temperature (Soldering, 10 sec ) Operating $V_{D O}$ Range
$V_{S S}+3 V$ to $V_{S S}+15 V$
electrical characteristics

| CHARACTERISTIC | test CONDITIONS |  | LIMITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CD4002M |  |  |  |  |  |  |  |  | CD4002C |  |  |  |  |  |  |  |  |  |
|  |  |  | $-55^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $125^{\prime \prime} \mathrm{C}$ |  |  | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  |  |
|  | $\begin{gathered} V_{0} \\ \text { VOLTS } \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{DD}} \\ \text { VOLTS } \end{gathered}$ | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | Max | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Quiescent Device |  | 5 | - | - | 05 | - | 0001 | 0.05 | - | - | 3 | - | - | 05 | - | 0.005 | 0.5 | - | - | 15 | $\mu \mathrm{A}$ |
| Current ( $\mathrm{l}_{\text {L }}$ ) |  | 10 | - | - | 0.1 | - | 0.001 | 01 | - | - | 6 | - | - | 5 | - | 0.005 | 5 | - | -- | 30 | $\mu \mathrm{A}$ |
| Quiescent Device |  | 5 | - | - | 0.25 | - | 0.005 | 0.25 | - | - | 15 | - | - | 25 | - | 0.025 | 25 | - | - | 75 |  |
| Dissipation/Package ( $\mathrm{P}_{\mathrm{D}}$ ) |  | 10 | - | - | 1 | - | 001 | 1 | - | - | 60 | - | - | 50 | - | 0.05 | 50 | - | - | 300 | $\mu \mathrm{W}$ |
| Output Voltage |  | 5 | - | - | 0.01 | - | 0 | 0.01 | - | - | 0.05 | - | - | 001 | - | 0 | 0.01 | - | - | 0.05 |  |
| Low Level ( $\mathrm{V}_{\mathrm{OL}}$ ) |  | 10 | - | - | 0.01 | - | 0 | 0.01 | - | - | 0.05 | - | - | 001 | - | 0 | 0.01 | - | - | 0.05 | v |
| High Level ( $\mathrm{V}_{\mathrm{OH}}$ ) |  | 5 | 4.99 | - | - | 4.99 | 5 | - | 4.95 | - | - | 499 | - | - | 4.99 | 5 | - | 4.95 | - | - | $v$ |
|  |  | 10 | 9.99 | - | - | 9.99 | 10 | - | 9.95 | - | - | 9.99 | - | - | 9.99 | 10 | - | 9.95 | -. | -- | $v$ |
| Noise Immunity |  | 5 | 15 | - | - | 1.5 | 2.25 | - | 14 | - | - | 1.5 | - | - | 15 | 2.25 | - | 1.4 |  | - |  |
| (All Inputs) ( $\mathrm{V}_{\mathrm{N}}$ ) | $v_{0}>7.0$ | 10 | 3 | - | - | 3 | 4.5 | - | 2.9 | - | . | 3 | - | - | 3 | $4.5$ | - | 2.9 | - | - | $v$ |
|  | $v_{0}<15$ | 5 | 1.4 | - | - | 15 | 2.25 | - | 15 | - | - | 14 | - | - | 1.5 | 2.25 | - | 1.5 | - | - | v |
| $\left(\mathrm{VHH}^{\text {N }}\right.$ | $\mathrm{v}_{0}<3.0$ | 10 | 2.9 | - | - | 3 |  |  | 3 | - | - | 2.9 | - | - | 3 | 4.5 | - | 3 | - | - | $v$ |
| Output Drive Current |  |  |  | - |  |  |  |  |  | - |  |  | - |  |  |  |  |  | - |  |  |
| $N$ Channel ( $\left.\mathrm{I}_{\mathrm{D}} \mathrm{N}\right)$ | $V_{1}=V_{\text {DD }} 0.4$ | 10 | 0.5 11 | $\stackrel{-}{-}$ | - | 040 09 | - | - | 0.28 0.65 | - | - | $072$ | - |  | $0.6$ | $2.5$ | - | $0.48$ | - | - | mA |
|  | $v_{1}=v_{\text {SS }} 2.5$ | 5 | -0.62 | - | - | -05 | " | - | -0.35 | - | - | -035 | \% | - | -0.3 | -2 | - | -0.24 | - | - |  |
| P.Channel ( ${ }_{0} \mathrm{P}$ ) | $\mathrm{V}_{1}=\mathrm{V}_{\text {ss }} 9.5$ | 10 | -062 | - | -. | -0.5 | - | - | -0.35 | - | - | $-0.3$ | - | - | -0.25 | -1 | - | -0.2 | - | - | mA |
| Input Current (1,) |  |  | - | - | - | - | 10 | - | - | - | - | - | - | - | - | 10 | - | - | - | - | pA |

Note 1: This device should not be connected to circuits with the power on because high transient voltage may cause permanent damage.

| CHARACTERISTICS | $\begin{gathered} \text { TEST } \\ \text { CONDITIONS } \end{gathered}$ | Limits |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CD4002M |  |  | CD4002C |  |  |  |
|  | $\begin{gathered} \mathrm{V}_{\mathrm{OD}} \\ \text { (VOLTS) } \end{gathered}$ | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Propagation Delay Time: | 5 | - | 35 | 50 | - | 35 | 80 | ns |
| Low-to High Level (tplu) | 10 | - | 25 | 40 | - | 25 | 55 |  |
| High-to-Low Level (tpHL) | 5 | - | 35 | 95 | - | 35 | 120 | ns |
|  | 10 | - | 25 | 45 | - | 25 | 65 |  |
| Transition Time: | 5 | - | 65 | 125 | - | 65 | 200 | ns |
| Low-to-High Level ( $\mathrm{t}_{\text {TLH }}$ ) | 10 | - | 35 | 70 | - | 35 | 115 |  |
| Highto-Low Level ( $\mathrm{t}_{\text {THL }}$ ) | 5 | - | 65 | 175 | - | 65 | 300 | ns |
|  | 10 | - | 35 | 75 | - | 35. | 125 |  |
| Input Capacitance ( $\mathrm{C}_{1}$ ) | Any Input | - | 5 | - | - | 5 | - | pF |

## CD4006M／CD4006C 18－stage static shift register

## general description

The CD4006M／CD4006C 18－stage static shift register is comprised of four separate shift register sections， two sections of four stages and two sections of five stages．Each section has an independent data input． Outputs are available at the fourth stage and the fifth stage of each section．A common clock signal is used for all stages．Data is shifted to the next stage on the negative－going transition of the clock．Through appro－ priate connections of inputs and outputs，multiple register sections of $4,5,8$ and 9 stages or single register section of $10,12,13,14,16,17$ ，and 18 stages can be implemented using one package．

## features

－Wide supply voltage range
3.0 V to 15 V
$0.45 \mathrm{~V}_{\mathrm{DD}}$ typ
6 pF typ
－Medium speed operation
－Low power
－Fully static operation

## applications

－Automotive
－Data terminals
－Instrumentation
－Medical electronics
－Alarm system
－Industry control
－Remote metering
－Computers

## logic diagrams



## connection diagram



## truth table

| D | $\mathrm{CL}^{\Delta}$ | $\mathrm{D}+1$ |
| :---: | :---: | :---: |
| 0 | $\square$ | 0 |
| 1 | $\square$ | 1 |
| X | - | NC |

X＝Don＇t care
$\Delta=$ Level change
$N C=$ No change

## absolute maximum ratings

Voltage at Any Pin (Note 1)
Operating Temperature Range CD4006M CD4006C
Storage Temperature Range
Package Dissipation
Operating $\mathrm{V}_{\mathrm{DD}}$ Range
Lead Temperature (Soldering, 10 seconds)
$V_{S S}-0.3 V$ to $V_{D D}+0.3 V$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
500 mW
$V_{S S}+3.0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+15 \mathrm{~V}$
$300^{\circ} \mathrm{C}$
dc electrical characteristics CD4006M

| PARAMETER | CONDITIONS | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-55^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $125^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Quiescent Device | $\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V}$ |  |  | 0.5 |  | 0.01 | 0.5 |  |  | 30 | $\mu \mathrm{A}$ |
| Current ( $\mathrm{L}_{\mathrm{L}}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 1.0 |  | 0.01 | 1.0 |  |  | 60 | $\mu \mathrm{A}$ |
| Quiescent Device Dissi- | $V_{D D}=5.0 \mathrm{~V}$ |  |  | 2.5 |  | 0.05 | 2.5 |  |  | 150 | $\mu \mathrm{W}$ |
| pation/Package ( $\mathrm{P}_{\mathrm{D}}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 10 |  | 0.1 | 10 |  |  | 600 | $\mu \mathrm{W}$ |
| Output Voltage Low | $V_{D D}=5.0 \mathrm{~V}$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | V |
| Level ( $\mathrm{V}_{\mathrm{OL}}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | V |
| Output Voltage High | $V_{D D}=5.0 \mathrm{~V}$ | 4.99 |  |  |  | 4.99 | 5 | 4.95 |  |  | V |
| Level ( $\mathrm{V}_{\mathrm{OH}}$ ) | $V_{D D}=10 \mathrm{~V}$ | 9.99 |  |  |  | 9.99 | 10 | 9.95 |  |  | V |
| Noise Immunity | $\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V}$ | 1.5 |  |  | 1.5 | 2.25 |  | 1.4 |  |  | V |
| ( $\mathrm{V}_{\text {NL }}$ ) (All Inputs) | $V_{D D}=10 \mathrm{~V}$ | 3.0 |  |  | 3.0 | 4.5 |  | 2.9 |  |  | V |
| Noise Immunity | $V_{D D}=5.0 \mathrm{~V}$ | 1.4 |  |  | 1.5 | 2.25 |  | 1.5 |  |  | V |
| $\left(\mathrm{V}_{\mathrm{NH}}\right)$ (All inputs) | $V_{D D}=10 \mathrm{~V}$ | 2.9 |  |  | 3.0 | 4.5 |  | 3.0 |  |  | V |
| Output Drive Current | $V_{D D}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V}$ | 0.155 |  |  | 0.125 | 0.25 |  | 0.085 |  |  | mA |
| $N$-Channel ( $\mathrm{D}_{\mathrm{D}} \mathrm{N}$ ) | $V_{D D}=10 \mathrm{~V}, \mathrm{~V}_{0}=0.5 \mathrm{~V}$ | 0.31 |  |  | 0.25 | 0.5 |  | 0.175 |  |  | mA |
| Output Drive Current | $\mathrm{V}_{D D}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=4.5 \mathrm{~V}$ | -0.125 |  |  | -0.1 | -0.15 |  | -0.07 |  |  | mA |
| P-Channel ( ${ }_{D}$ P) | $V_{D D}=10 \mathrm{~V}, \mathrm{~V}_{0}=9.5 \mathrm{~V}$ | -0.25 |  |  | -0.2 | -0.3 |  | -0.14 |  |  | mA |
| Input Current ( $I_{1}$ ) | Any Input |  |  |  |  | 10 |  |  |  |  | pA |

dc electrical characteristics CD4006C

| PARAMETER | CONDITIONS | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Quiescent Device | $\mathrm{V}_{\mathrm{DO}}=5.0 \mathrm{~V}$ |  |  | 5 |  | 0.03 | 5 |  |  | 70 | $\mu \mathrm{A}$ |
| Current ( $I_{\text {L }}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 10 |  | 0.05 | 10 |  |  | 140 | $\mu \mathrm{A}$ |
| Quiescent Device Dissi- | $\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V}$ |  |  | 25 |  | 0.15 | 25 |  |  | 350 | $\mu \mathrm{W}$ |
| pation/Package ( $\mathrm{P}_{\mathrm{D}}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 100 |  | 0.5 | 100 |  |  | 1400 | $\mu \mathrm{W}$ |
| Output Voltage Low | $V_{D O}=5.0 \mathrm{~V}$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | $v$ |
| Level ( $\mathrm{V}_{\text {OL }}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | V |
| Output Voltage High | $V_{D D}=5.0 \mathrm{~V}$ | 4.99 |  |  | 4.99 | 5 |  | 4.95 |  |  | $v$ |
| Level ( $\mathrm{VOH}_{\mathrm{OH}}$ ) | $V_{D D}=10 \mathrm{~V}$ | 9.99 |  |  | 9.99 | 10 |  | 9.95 |  |  | v |
| Noise Immunity | $V_{D D}=5.0 \mathrm{~V}$ | 1.5 |  |  | 1.5 | 2.25 |  | 1.4 |  |  | v |
| ( $\mathrm{V}_{\text {NL }}$ ) (All Inputs) | $V_{D D}=10 \mathrm{~V}$ | 3 |  |  | 3 | 4.5 |  | 2.9 |  |  | v |
| Noise Immunity | $V_{\text {DD }}=5.0 \mathrm{~V}$ | 1.4 |  |  | 1.5 | 2.25 |  | 1.5 |  |  | v |
| ( $\mathrm{V}_{\mathrm{NH}}$ ) (All Inputs) | $\mathrm{V}_{D D}=10 \mathrm{~V}$ | 2.9 |  |  | 3 | 4.5 |  | 3 |  |  | $v$ |
| Output Drive Current | $V_{D D}=5.0 \mathrm{~V}, V_{O}=0.5 \mathrm{~V}$ | 0.072 |  |  | 0.06 | 0.25 |  | 0.048 |  |  | mA |
| N -Channel ( $\mathrm{l}_{\mathrm{D}} \mathrm{N}$ ) | $V_{D D}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V}$ | 0.15 |  |  | 0.125 | 0.5 |  | 0.10 |  |  | mA |
| Output Drive Current | $\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=4.5 \mathrm{~V}$ | -0.06 |  |  | -0.05 | -0.15 |  | -0.04 |  |  | mA |
| P-Channel ( $\mathrm{I}_{\mathrm{D}} \mathrm{P}$ ) | $V_{D D}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=9.5 \mathrm{~V}$ | -0.12 |  |  | -0.1 | -0.3 |  | -0.08 |  |  | mA |
| Input Current (1, | Any Input |  |  |  |  | 10 |  |  |  |  | pA |

Note 1: This device should not be connected to circuits with power on because high transient voltages may cause permanent damage.

## ac electrical characteristics

$C D 4006 \mathrm{M}$ at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$. Typical temperature coefficient for all values of $\mathrm{V}_{\mathrm{DD}}=0.3 \% /{ }^{\circ} \mathrm{C}$.

| PARAMETER | CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| Propagation Delay Time ( $\mathrm{t}_{\text {PLH }}=\mathrm{t}_{\text {PHL }}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 180 \\ & 80 \end{aligned}$ | $\begin{aligned} & 400 \\ & 200 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Transition Time ( $\mathrm{t}_{\mathrm{TLH}}=\mathrm{t}_{\text {THL }}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | 150 60 | $\begin{array}{r} 400 \\ 200 \end{array}$ | ns ns |
| Minimum Clock Pulse Width ( $T_{W L}=T_{W H}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | 100 50 | $\begin{array}{r} 500 \\ 200 \end{array}$ | ns |
| Clock Rise and Fall Time $\left(\mathrm{t}_{\mathrm{rCl}}=\mathrm{t}_{\mathrm{f} \mathrm{Cl}}\right)^{*}$ | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 15 \\ & 5 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| Set-Up Time | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 50 \\ & 25 \end{aligned}$ | $\begin{aligned} & 80 \\ & 40 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Maximum Clock Frequency ( $\mathrm{f}_{\mathrm{cl}}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 5 \\ & 10 \end{aligned}$ |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| Input Capacitance ( $\mathrm{C}_{1}$ ) | Data Input Clock Input |  | $\begin{aligned} & 5 \\ & 6 \end{aligned}$ |  | pF pF |

ac electrical characteristics CD4006C

| PARAMETER | CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| Propagation Delay Time ( $\mathrm{t}_{\text {PLH }}=\mathrm{t}_{\text {PHL }}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 180 \\ & 80 \end{aligned}$ | $\begin{aligned} & 500 \\ & 250 \end{aligned}$ | ns |
| Transition Time ( $\left.\mathrm{t}_{\mathbf{T L H}}=\mathrm{t}_{\mathbf{T H L}}\right)$ | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 150 \\ & 60 \end{aligned}$ | $\begin{aligned} & 400 \\ & 250 \end{aligned}$ | ns ns |
| Minimum Clock Pulse Width $\left(T_{W H}=T_{W L}\right)$ | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 100 \\ & 50 \end{aligned}$ | $\begin{aligned} & 830 \\ & 250 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Clock Rise and Fall Time $\left(\mathrm{t}_{\mathrm{rcl}}=\mathrm{t}_{\mathrm{f} \mathrm{Cl}}\right)^{*}$ | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | 15 5 | $\mu \mathrm{s}$ $\mu \mathrm{s}$ |
| Set-Up Time | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 50 \\ & 25 \end{aligned}$ | $\begin{aligned} & 100 \\ & 50 \end{aligned}$ | ns |
| Maximum Clock Frequency ( $\mathrm{f}_{\mathrm{cl}}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0.6 \\ & 2 \end{aligned}$ | $\begin{aligned} & 5 \\ & 10 \end{aligned}$ |  | MHz <br> MHz |
| Input Capacitance ( $C_{1}$ ) | Data Input Clock Input |  | $\begin{aligned} & 5 \\ & 6 \end{aligned}$ |  | $\begin{aligned} & \mathrm{pF} \\ & \mathrm{pF} \end{aligned}$ |

*If more than one unit is cascaded $t_{r} \mathrm{Cl}$ should be made less than or equal to the sum of the fixed propagation delay time at 15 pF and the transition time of the output stage for the estimated capacitive load.
switching time waveforms


CD4007M/CD4007C dual complementary pair plus inverter

## general description

The CD4007M/CD4007C consists of three complementary pairs of N -channel and P -channel enhancement mode MOS transistors. All inputs are protected from static discharge by diode clamps to $V_{D D}$ and $\mathrm{V}_{\mathrm{SS}}$.

For proper operation the voltages at all pins must be constrained to be between $\mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ at all times.
features

- Wide supply voltage range
3.0 V to 15 V
$0.45 \mathrm{~V}_{\mathrm{cc}}$ typ


## connection diagram



Note: All P-channel substrates are connected to $\mathrm{V}_{\mathrm{DD}}$,
and all N -channel sabstrates are connected to $\mathrm{V}_{\text {SS }}$.
ac test circuits




## absolute maximum ratings (Note 1)

Voltage at Any Pin
Operating Temperature Range
CD4007M
CD4007C
Storage Temperature Range
Package Dissipation
Operating $V_{D D}$ Range
Lead Temperature (Soldering, 10 seconds)
$V_{S S}-0.3 V$ to $V_{D D}+0.3 V$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
500 mW
$V_{S S}+3.0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+15 \mathrm{~V}$ $300^{\circ} \mathrm{C}$
dc electrical characteristics CD4007M

| PARAMETER | CONDITIONS | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-55^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $125^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Quiescent Device |  |  |  | 0.05 |  | 0.001 | 0.05 |  |  | 3 | $\mu \mathrm{A}$ |
| Current (IL) | $V_{D D}=10 \mathrm{~V}$ |  |  | 0.1 |  | 0.001 | 0.1 |  |  | 6 | $\mu \mathrm{A}$ |
|  |  | , |  | 0.25 |  | 0.005 | 0.25 |  |  | 15 | $\mu \mathrm{W}$ |
| pation/Package ( $P_{D}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 1 |  | 0.01 | 1 |  |  | 60 | $\mu \mathrm{W}$ |
| Output Voltage Low | $V_{\text {DD }}=5 \mathrm{~V}$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | $v$ |
| Level ( $\mathrm{V}_{\mathrm{OL}}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | V |
| Output Voltage High | $V_{D D}=5 \mathrm{~V}$ | 4.99 |  |  | 4.99 | 5 |  | 4.95 |  |  | V |
| Level ( $\mathrm{VOH}_{\mathrm{OH}}$ ) | $V_{D D}=10 \mathrm{~V}$ | 9.99 |  |  | 9.99 | 10 |  | 9.95 |  |  | V |
| Noise Immunity | $\mathrm{V}_{D D}=5 \mathrm{~V}, \quad \mathrm{~V}_{O}=3.6 \mathrm{~V}$ | 1.5 |  |  | 1.5 | 2.25 |  | 1.4 |  |  | V |
| ( $\mathrm{V}_{\mathrm{NL}}$ ) (All Inputs) | $V_{D D}=10 \mathrm{~V}, \mathrm{~V}_{O}=7.2 \mathrm{~V}$ | 3 |  |  | 3 | 4.5 |  | 2.9 |  |  | V |
| Noise Immunity | $V_{D D}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.95 \mathrm{~V}$ | 1.4 |  |  | 1.5 | 2.25 |  | 1.5 |  |  | V |
| ( $\mathrm{V}_{\mathrm{NH}}$ ) (All inputs) | $V_{D D}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.9 \mathrm{~V}$ | 2.9 |  |  | 3 | 4.5 |  |  |  |  | - V |
| Output Drive Current |  | 0.75 |  |  | 0.6 | 1 |  | 0.4 |  |  | mA |
| N -Channel ( $\mathrm{I}_{\mathrm{D}} \mathrm{N}$ ) | $V_{D D}=10 \mathrm{~V}, V_{O}=0.5 \mathrm{~V}, V_{1}=V_{D D}$ | 1.6 |  |  | 1.3 | 2.5 |  | 0.95 |  |  | mA |
| Output Drive Current | $V_{D D}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.5 \mathrm{~V}, \mathrm{~V}_{1}=\mathrm{V}_{S S}$ | -1.75 |  |  | -1.4 | -4 |  | -1 |  |  | mA |
| P-Channel ( $I_{D} P$ ) | $V_{D D}=10 \mathrm{~V}, \mathrm{~V}_{O}=9.5 \mathrm{~V}, \mathrm{~V}_{1}=\mathrm{V}_{S S}$ | -1.35 |  |  | -1.1 | -2.5 |  | -0.75 |  |  | mA |
| Input Current ( $1_{1}$ ) |  |  |  |  |  | 10 |  |  |  |  | pA |

dc electrical characteristics CD4007C

| PARAMETER | CONDITIONS | Limits |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Quiescent Device Current ( $I_{L}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | $0.5$ |  | $\begin{aligned} & 0.005 \\ & 0.005 \end{aligned}$ | $\begin{aligned} & 0.5 \\ & 1 \end{aligned}$ |  |  | $\begin{aligned} & 15 \\ & 30 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Quiescent Device Dissipation/Package ( $P_{D}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | 2.5 10 |  | $\begin{aligned} & 0.025 \\ & 0.05 \end{aligned}$ | 2.5 10 |  |  | $\begin{aligned} & 75 \\ & 300 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{W} \\ & \mu \mathrm{~W} \end{aligned}$ |
| Output Voltage Low Level ( $\mathrm{V}_{\mathrm{OL}}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 0.01 \\ & 0.01 \end{aligned}$ |  |  | $\begin{aligned} & 0.01 \\ & 0.01 \end{aligned}$ |  |  | $\begin{aligned} & 0.05 \\ & 0.05 \end{aligned}$ | $v$ |
| Output Voltage High Level ( $\mathrm{V}_{\mathrm{OH}}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 4.99 \\ & 9.99 \end{aligned}$ |  |  | 4.99 9.99 | $\begin{aligned} & 5 \\ & 10 \end{aligned}$ |  | 4.95 9.95 |  |  | v |
| Noise Immunity ( $\mathrm{V}_{\mathrm{NL}}$ ) (All Inputs) | $\begin{aligned} & V_{D D}=5 \mathrm{~V}, V_{O}=3.6 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V}, V_{O}=7.2 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 3 \end{aligned}$ |  |  | 1.5 <br> 3 | $\begin{aligned} & 2.25 \\ & 4.5 \end{aligned}$ |  | 1.4 |  |  | v |
| Noise Immunity ( $\mathrm{V}_{\mathrm{NH}}$ ) (All Inputs) | $\begin{aligned} & V_{D D}=5 \mathrm{~V}, \quad V_{O}=0.95 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V}, V_{O}=2.9 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1.4 \\ & 2.9 \end{aligned}$ |  |  | 1.5 3 | $\begin{aligned} & 2.25 \\ & 4.5 \end{aligned}$ |  | 1.5 3 |  |  | v |
| Output Drive Current N -Channel (10 N ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V}, \quad V_{O}=0.4 \mathrm{~V}, V_{1}=V_{D D} \\ & V_{D D}=10 \mathrm{~V}, V_{O}=0.5 \mathrm{~V}, V_{1}=V_{D D} \end{aligned}$ | $\begin{aligned} & 0.35 \\ & 1.2 \end{aligned}$ |  |  | 0.3 1 | 1 |  | 0.24 0.8 |  |  | mA |
| Output Drive Current <br> P-Channel (ID P ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V}, \quad V_{O}=2.5 \mathrm{~V}, \mathrm{~V}_{1}=\mathrm{V}_{\mathrm{SS}} \\ & V_{D D}=10 \mathrm{~V}, V_{O}=9.5 \mathrm{~V}, \mathrm{~V}_{1}=\mathrm{V}_{\mathrm{SS}} \end{aligned}$ | $\begin{aligned} & -1.3 \\ & -0.65 \end{aligned}$ |  |  | $\begin{aligned} & -1.1 \\ & -0.55 \end{aligned}$ | -4 -2.5 |  | -0.9 -0.45 |  |  | mA |
| Input Current ( 11 ) |  |  |  |  |  |  |  |  |  |  | pA |

Note 1: This device should not be connected to circuits with the power on because high transient voltages may cause permanent damage.

## ac electrical characteristics CD4007M

$T_{A}=25^{\circ} \mathrm{C}$ and $C_{L}=15 \mathrm{pF}$ and input rise and fall times $=20 \mathrm{~ns}$. Typical temperature coefficient for all values of $\mathrm{V}_{D D}=0.3 \% /{ }^{\circ} \mathrm{C}$.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay Time $\left(\mathrm{t}_{\mathrm{PLH}}=\mathrm{t}_{\mathrm{PHL}}\right)$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  | 35 | 60 | ns |
|  | $\mathrm{~V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  | 20 | 40 | ns |
| Transition Time $\left(\mathrm{t}_{\mathrm{TLH}}=\mathrm{t}_{\mathrm{THL}}\right)$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  | 50 | 75 | ns |
| Input Capacitance $\left(C_{1}\right)$ | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  | 30 | 40 | ns |
|  | Any Input |  | 5 |  | pF |

ac electrical characteristics CD4007C
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ and input rise and fall times $=20 \mathrm{~ns}$. Typical temperature coefficient for all values of $\mathrm{V}_{\mathrm{DD}}=0.3 \% /{ }^{\circ} \mathrm{C}$.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay Time $\left(t_{P L H}=t_{P H L}\right)$ | $V_{D D}=5 \mathrm{~V}$ |  | 35 | 75 | ns |
|  | $\mathrm{~V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  | 20 | 50 | ns |
| Transition Time $\left(\mathrm{t}_{\mathrm{TLH}}=\mathrm{t}_{\mathrm{THL}}\right)$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  | 50 | 100 | ns |
|  | $\mathrm{~V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  | 30 | 50 | ns |
| Input Capacitance $\left(\mathrm{C}_{1}\right)$ | Any Input |  | 5 |  | pF |

## switching time waveforms



## CD4009M/CD4009C hex buffers (inverting) CD4010M/CD4010C hex buffers (non-inverting)

## general description

These hex buffers are monolithic complementary MOS (CMOS) integrated circuits. The $N$ and $P$ channel enhancement mode transistors provide a symmetrical circuit with output swings essentially equal to the supply voltage. This results in high noise immunity over a wide supply voltage range. No DC power other than that caused by leakage current is consumed during static conditions. All inputs are protected against static discharge. These gates may be used as hex buffers, CMOS to DTL or TTL interface or as CMOS current drivers. Conversion ranges are from 3 to 15 volts providing $\mathrm{V}_{\mathrm{CC}} \leq \mathrm{V}_{\mathrm{DD}}$.

## features

- Wide supply voltage range

3 V to 15 V 100 nW (typical)

- High noise immunity $0.45 \mathrm{~V}_{\mathrm{DD}}$ (typical)
- High current sinking capability $8 \mathrm{~mA}(\mathrm{~min})$ at $\mathrm{VO}=0.5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$


## applications

- Automotive
- Data terminals
- Instrumentation
- Medical electronics
- Alarm system
- Industrial controls
- Remote metering
- Computers


## schematic and connection diagrams




| Voltage at Any Pin (Note 1) |  | $V_{\text {SS }}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\text {SS }}+15.5 \mathrm{~V}$ |
| :--- | ---: | ---: |
| Operating Temperature Range | $\mathrm{CD} 40 \times \times \mathrm{M}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | $\mathrm{CD} 40 \times \times \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range |  | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Operating $V_{D D}$ Range

500 mW
dc electrical characteristics


Note 1: This device should not be connected to circuits with the power on because high transient voltage may cause permanent damage.
ac electrical characteristics at $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$
Typical Temperature Coefficient for all values of $\mathrm{V}_{\mathrm{DD}}=0.3 \%{ }^{\circ} \mathrm{C}$

| CHARACTERISTIC | test CONDITIONS |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CD40xxm |  |  | CD40xXc |  |  |  |
|  |  | $\begin{gathered} \mathrm{V}_{\mathrm{DD}} \\ \text { (VOLTS) } \end{gathered}$ | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Propagation Delay Time: High to-Low Level (tpHL) | $V_{C c}=V_{D O}$ | 5 | - | 15 | 55 | - | 15 | 70 | ns |
|  |  | 10 | - | 10 | 30 | - | 10 | 40 |  |
|  | $V_{D O}=10 \mathrm{~V}$ |  | - | 10 | 25 | - | 10 | 35 |  |
|  | $\mathrm{V}_{\text {cc }}=5 \mathrm{~V}$ |  | - | 10 | 2 | - | 10 | 35 |  |
| Low-to-High Level ( $\mathrm{tPLH}^{\text {) }}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\text {OD }}$ | 5 | - | 50 | 80 | - | 50 | 100 | ns |
|  |  | 10 | - | 25 | 55 | - | 25 | 70 |  |
|  | $V_{D D}=10 \mathrm{~V}$ | 510 | - | 15 | 30 | - | 15 | 40 |  |
|  | $\mathrm{V}_{\mathrm{cc}}=.5 \mathrm{~V}$ |  |  |  |  |  |  |  |  |
| Transition Time: High-to-Low Level ( $\mathrm{t}_{\mathrm{THL}}$ ) | $v_{C C}=V_{\text {DO }}$ |  | - | $\begin{aligned} & 20 \\ & 16 \end{aligned}$ | $\begin{aligned} & 45 \\ & 40 \end{aligned}$ | - | $20$$16$ | 6050 | ns |
|  |  |  |  |  |  |  |  |  |  |
|  | $V_{C C}=V_{\text {OD }}$ | 510 | - | $\begin{aligned} & 80 \\ & 50 \end{aligned}$ | $\begin{aligned} & 125 \\ & 100 \end{aligned}$ | - | $\begin{aligned} & 80 \\ & 50 \end{aligned}$ | $160$ | ns |
| Low-to-High Level ( $\mathrm{t}_{\text {TLH }}$ ) |  |  |  |  |  |  |  |  |  |
| Input Capacitance ( $\mathrm{C}_{1}$ ) | Any Input |  | - | 5 | - | - | 5 | - | pF |

## typical applications



CD4011M/CD4011C quad 2 -input NAND gate CD4012M/CD4012C dual 4 -input NAND gate CD4023M/CD4023C triple 3 -input NAND gate general description

These NAND gates are monolithic complementary MOS (CMOS) integrated circuits. The $N$ and $P$ channel enhancement mode transistors provide a symmetrical circuit with output swings essentially equal to the supply voltage. This results in high noise immunity over a wide supply voltage range. No DC power other than that caused by leakage current is consumed during static conditions. All inputs are protected against static discharge and latching conditions.
features

- Wide supply voltage range

3 V to 15 V

- Low power
- High noise immunity

10 nW (typical)
$0.45 \mathrm{~V}_{\mathrm{DD}}$ (typical)

## applications

- Automotive
- Data Terminals
- Instrumentation
- Medical Electronics
- Alarm System
- Industrial Controls
- Remote Metering
- Computers


## schematic and connection diagrams

CD4011M/CD4011C SCHEMATIC


CD4012M/CD4012C SCHEMATIC

CD4023M/CD4023C SCHEMATIC




## absolute maximum ratings

Voltage at Any Pin (Note 1)
Operating Temperature Range CD40XXM

CD40XXC
Storage Temperature Range
$\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ damage.
dc electrical characteristics

ac electrical characteristics @ $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$
Typical Temperature Coefficient for all values of $\mathrm{V}_{\mathrm{DD}}=0.3 \% /{ }^{\circ} \mathrm{C}$

| CHARACTERISTICS | TEST <br> CONDITIONS <br> $V_{\text {DD }}$ <br> (VOLTS) | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CD40XXM |  |  | CD40XXC |  |  |  |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Propagation Delay Time: Low-to-High Level ( $\mathrm{t}_{\text {PLH }}$ ) | 5 | - | 50 | 75 | - | 50 | 100 | ns |
|  | 10 | - | 25 | 40 | - | 25 | 50 |  |
| High-to Low Level ( $\mathrm{t}_{\text {PHL }}$ ) | 5 | - | 50 | 75 | - | 50 | 100 | ns |
|  | 10 | - | 25 | 40 | - | 25 | 50 |  |
| Transition Time: Low-to-High Level ( $\mathrm{t}_{\mathrm{TLH}}$ ) | 5 | - | 75 | 100 | - | 75 | 125 | ns |
|  | 10 | - | 40 | 60 | - | 40 | 75 |  |
| High-to-Low Level ( $\mathrm{t}_{\text {THL }}$ ) | 5 | - | 75 | 125 |  | . 75 | 150 | ns |
|  | 10 | - | 50 | 75 | - | 50 | 100 |  |
| Input Capacitance ( $\mathrm{C}_{1}$ ) | Any Input | - | 5 | - | - | 5 | - | pF |

## CD4013M/CD4013C dual D flip-flop

## general description

The CD4013M/CD4013C dual D flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N and P channel enhancement transistors. Each flip flop has independent data, set, reset, and clock inputs and, " Q " and " $\overline{\mathrm{Q}}$ " outputs. These devices can be used for shift register applications, and, by connecting " $\overline{\mathrm{O}}$ " output to the data input, for counter and toggle applications. The logic level present at the " $D$ " input is transfered to the $Q$ output during the positive-going transition of the clock pulse. Setting or resetting is independent of the clock and is accomplished by a high level on the set or reset line respectively.

## features

- Supply voltage range

3 V to 15 V

- Noise Immunity
- Low power
- Medium speed operation

$$
\begin{array}{r}
0.45 \mathrm{~V}_{\mathrm{DO}} \text { (typ) } \\
50 \mathrm{nW} \text { (typ) } \\
10 \mathrm{MHz} \text { (typ) with } \\
10 \text { volt supply }
\end{array}
$$

## applications

- Automotive
- Data terminals
- Instrumentation
- Medical electronics
- Alarm system
- Industrial electronics
- Remote metering
- Computers.


## schematic and connection diagrams



## absolute maximum ratings

Voltage at Any Pin（Note 1）
Operating Temperature Range CD4013M CD4013C
Storage Temperature Range
Package Dissipation
Lead Temperature（Soldering， 10 sec ）
Operating $\mathrm{V}_{\mathrm{DD}}$ Range
$\mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+15.5 \mathrm{~V}$

$$
\begin{array}{r}
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
500 \mathrm{~mW} \\
300^{\circ} \mathrm{C} \\
\mathrm{~V}_{\mathrm{SS}}+3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{SS}}+15 \mathrm{~V}
\end{array}
$$

dc electrical characteristics

| CHARACTERISTIC | TEST CONDITIONS |  | LIMITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CD4013M |  |  |  |  |  |  |  |  | CD4013C |  |  |  |  |  |  |  |  |  |
|  |  |  | -55 c |  |  | 25 c |  |  | 125 C |  |  | －40 C |  |  | 25 C |  |  | 85 C |  |  |  |
|  | $\begin{aligned} & \mathrm{V}_{\mathrm{o}} \\ & \text { VOLTS } \end{aligned}$ | $\begin{aligned} & V_{D D} \\ & \text { VOLTS } \end{aligned}$ | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Quiescent Device Current |  | 5 | － | － | 1 | －－ | 0005 | 1 | $\cdots$ | － | 60 | － | － | 10 |  | 001 | 10 |  | － | 140 |  |
| （IL） |  | 10 | － | － | 2 | ． | 0.005 | 2 | ． | － | 120 |  | － | 20 |  | 002 | 20 | － | － | 280 | $\mu \mathrm{A}$ |
| Quiescent Device |  | 5 | － | － | 5 |  | ， 0025 | 5 |  | － | 300 | － | － | 50 | ． | 005 | 50 | － | － | 700 |  |
| Dissipation／Package（ $\mathrm{P}_{\mathrm{D}}$ ） |  | 10 | － | － | 20 | － | 005 | 20 | ， | － | 1200 | ． | － | 200 |  | 02 | 200 | ．． | ． | 2800 | $\mu \mathrm{W}$ |
| Output Voltage | $\mathrm{V}_{\text {IN }}=5$ | 5 | － | － | 001 | － | 0 | 0.01 | － | ＊ | 0.05 | － | － | 001 | － | 0 | 001 | － | － | 005 |  |
| Low－Level（ $\mathrm{V}_{\mathrm{OL}}$ ） | $v_{1, N}=10$ | 10 | － | － | 0.01 | － | 0 | 001 | －． | － | 0.05 | － |  | 001 | ． | 0 | 001 | ． | ． | 005 | $v$ |
|  | $V_{\text {IN }}=0$ | 5 | 499 | － | － | 499 | 5 |  | 495 | － |  | 499 |  | － | 499 | 5 | $\cdots$ | 495 |  |  |  |
| High－Level（ $\mathrm{V}_{\mathrm{OH}}$ ） | $V_{\text {IN }}=0$ |  |  | － |  | 999 |  | － | 995 | － | － | 999 | ．． | － | 999 | 10 | － | 995 | ． | － | v |
| Noise Immunity（All | $v_{0}>35$ | 5 | 15 | － | $\cdots$ | 15 | 225 |  | 14 | － | － | 15 | － | － | 15 | 225 | －－ | 14 | － | － | v |
| Inputs）（ $\mathrm{V}_{\mathrm{NL}}$ ） | $v_{0} \geq 70$ | 10 | 3 | －． | －． | 3 | 4.5 | － | 2.9 | － | － | 3 | $\therefore$ | － | 3 | 45 | － | 29 | － | － | $v$ |
| （ $\mathrm{V}_{\mathrm{NH}}$ ） | $\mathrm{v}_{0}<1.5$ | 5 | 14 | － | － | 15 | 225 | － | 15 | － | ． | 14 | － | ． | 15 | 225 | － | 15 | － | － | v |
|  | $v_{0} \leq 30$ | 10 | 29 | － | － | 3 | 45 | － | 3 | － | － | 29 | － | － | 3 | 45 | $\sim$ |  | － | － |  |
| Output Drive Current | $v_{0}=0.5$ | 5 | 0.65 | － | － | 0.5 | 1 | － | 0.35 | － | － | 035 | － | － | 03 | 1 | － | 024 | － | － |  |
| $N \cdot C h a n n e l(10 N)$ | $v_{0}=0.5$ | 10 | 1.25 | － | － | 1.0 | 25 | － | 0.75 | － | － | 072 | － | － | 06 | 25 | － | 05 | － | － | mA |
| P．Channel（ ${ }_{\text {d }} \mathrm{P}$ ） | $v_{0}=4.5$ | 5 | －031 | － | － | －0．25 | －0．5 | － | －0 175 | － | － | －0．17 | － | － | －0．14 | －05 | － | －0095 | － | － | mA |
| P－Chamet ${ }^{\text {dora }}$ | $v_{0}=9.5$ | 10 | －0．8 | － | － | －065 | $-13$ | － | －0 45 | － | － | －0．4 |  | － | －033 | －13 | － | －027 | － | － |  |
| Input Current（ $1_{1}$ ） |  |  | － | － | － | － | 10 | － | －－ | － | － | －． | － | －－ | － | 10 | － | － | －－ | － | pA |

Note 1：Devices should not be connected with power on．
＊Test performed with the following sequence of 1 ＇s and 0 ＇s．

| $\mathbf{C}_{\mathbf{L}}$ | $\mathbf{D}$ | $\mathbf{S}$ | $\mathbf{R}$ |
| :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 |

ac electrical characteristics at $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$
Typical Temperature Coefficient for all values of $\mathrm{V}_{\mathrm{DD}}=0.3 \% /{ }^{\circ} \mathrm{C}$

| CHARACTERISTICS | TEST CONDITIONS |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CD4013M |  |  | CD4013C |  |  |  |
|  |  | $\begin{aligned} & V_{D D} \\ & \text { (VOLTS) } \end{aligned}$ | MIN | TYP | MAX | MIN | TYP | MAX |  |
| CLOCKED OPERATION |  |  |  |  |  |  |  |  |  |
| Propagation Delay Time． |  | 5 | － | 150 | 250 | － | 150 | 250 | ns |
| $\left(\mathrm{t}_{\mathrm{PHL}}=\mathrm{t}_{\text {PLH }}\right)$ |  | 10 | － | 75 | 110 | － | 75 | 125 |  |
|  |  | 1 5 | － | 75 | 125 | － | 75 | 150 |  |
| Transition Time（ $\mathrm{T}_{\text {THL }}=\mathrm{t}_{\text {TLH }}$ ） |  | 10 | － | 50 | 70 | － | 50 | 75 | ns |
| Minımum Clock Pulse |  | 5 | － | 125 | 175 | － | 125 | 200 | ns |
| Width（ $\mathrm{W}_{\text {WL }}=\mathrm{t}_{\text {WH }}$ ） |  | 10 | － | 50 | 80 | － | 50 | 100 | ns |
| Maximum Clock Rise \＆ |  | 5 | 15 | － | － | 15 |  | － |  |
| Fall Time（ ${ }^{\text {treL }}$（ $=\mathrm{t}_{\text {CLL }}$ ） |  | 10 | 5 | － | － | 5 |  | － | $\mu \mathrm{s}$ |
|  |  | 5 | － | 20 | 40 | － | 20 | 50 |  |
| Set－Up Time |  | 10 | － | 10 | 20 | － | 10 | 25 |  |
|  |  | 5 | 3 | 4 | ． | 25 | 4 | － |  |
| Maximum Clock Frequency（ ${ }_{\text {cla }}$ ） |  |  | 7 | 10 | － | 5 | 10 | － | MHz |
| Input Capacitance（ $C_{1}$ ） | Any Input |  | － | 5 | － | － | 5 | － | ${ }_{\mathrm{p}} \mathrm{F}$ |
| SET \＆RESET OPERATION |  |  |  |  |  |  |  |  |  |
| Propagation Delay Time |  | 5 | － | 175 | 225 |  | 175 | 250 |  |
| $(\mathrm{tPHL(R)})\left(\mathrm{t}_{\text {PLH }}(\mathrm{S}) \quad\right)$ |  | 10 |  | 75 | 110 |  |  | 125 | ns |
| Mınımum Set and Reset Pulse |  | 5 |  | 125 | 175 | －－ | 125 | 200 | ns |
|  |  | 10 | － | 50 | 80 | $\sim$ | 50 | 100 | \％ |

## truth table

| $\mathbf{C L T}$ | $\mathbf{D}$ | $\mathbf{R}$ | $\mathbf{s}$ | $\mathbf{0}$ | $\overline{\mathbf{0}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\Gamma$ | 0 | 0 | 0 | 0 | 1 |
| $\Gamma$ | 1 | 0 | 0 | 1 | 0 |
| $\sim$ | x | 0 | 0 | 0 | $\overline{\mathbf{\alpha}}$ |
| $\times$ | x | 1 | 0 | 0 | 1 |
| x | $\times$ | 0 | 1 | 1 | 0 |
| x | x | 1 | 1 | $*$ | $*$ |

No change

* $=$ Invalid condition
** $=$ FF1/FF2 terminal assignments
$t=$ Level change
x = Don't care case
logic diagram



## switching time waveforms




## absolute maximum ratings (Note 1)

Voltage at Any Pin
Operating Temperature Range
CD4014M
CD4014C
Storage Temperature Range
Package Dissipation
Operating $V_{D D}$ Range
Lead Temperature (Soldering, 10 seconds)
$V_{S S}-0.3 V$ to $V_{D D}+0.3 V$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
500 mW
$\mathrm{V}_{\mathrm{SS}}+3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+15 \mathrm{~V}$ $300^{\circ} \mathrm{C}$
dc electrical characteristics CD4014M

| PARAMETERS | CONDITIONS | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-55^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $125^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Quiescent Device Current ( $L_{\text {L }}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 5 \\ & 10 \end{aligned}$ |  | $\begin{aligned} & 0.5 \\ & 1 \end{aligned}$ | $\begin{aligned} & 5 \\ & 10 \end{aligned}$ |  |  | $\begin{aligned} & 300 \\ & 600 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Quiescent Device Dissipation | $V_{D D}=5 \mathrm{~V}$ |  |  | 25 |  | 2.5 | 25 |  |  | 1,500 | $\mu \mathrm{W}$ |
| Package ( $\mathrm{P}_{\mathrm{D}}$ ) . | $V_{D D}=10 \mathrm{~V}$ |  |  | 100 |  | 10 | - 100 |  |  | 6,000 | $\mu \mathrm{W}$ |
| Output Voltage | $V_{D D}=5 \mathrm{~V}$ | . |  | 0.01 | $\cdots$ | 0 | 0.01 | . |  | 0.05 | V |
| Low-Level ( $\mathrm{V}_{\text {OL }}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | V |
| Output Voltage | $V_{D D}=5 V$ | 4.99 |  |  | 4.99 | $5$ |  | 4.95 |  |  | V |
| High-Level ( $\mathrm{V}_{\mathrm{OH}}$ ) | $V_{D D}=10 \mathrm{~V}$ | 9.99 |  |  | 9.99 | 10 |  | 9.95 |  |  | V |
| Noise Immunity | $V_{O}=0.8 \mathrm{~V}, V_{D D}=5 \mathrm{~V}$ | 1.5 |  | $\cdots$ | 1.5 | 2.25 | $\cdots$ | $1.4$ |  |  | V |
| (All Inputs) ( $\mathrm{V}_{\mathrm{NL}}$ ) | $V_{O}=1 \mathrm{~V}, \quad V_{D D}=10 \mathrm{~V}$ | 3 |  |  | 3 | 4.5 |  | 2.9 |  |  | V |
| Noise Immunity | $V_{O}=4.2 \mathrm{~V}, V_{D D}=5 \mathrm{~V}$ | $1.4$ |  |  | 1.5 " | $2.25$ |  | $1.5$ |  |  | V |
| (All Inputs) $\left(\mathrm{V}_{\mathrm{NH}}\right)$ | $V_{O}=9 V, \quad V_{D D}=10 \mathrm{~V}$ | $2.9$ |  |  | 3 : | 4.5 |  | $3$ |  |  | V |
| Output Drive Current | $V_{O}=0.5 \mathrm{~V}, V_{D D}=5 \mathrm{~V}$ | 0.15 |  |  | 0.12 | 0.3 |  | 0.085 |  |  | mA |
| N -Channel ( $\mathrm{I}_{\mathrm{D}} \mathrm{N}$ ) | $\mathrm{V}_{\text {O }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {DD }}=10 \mathrm{~V}$ | 0.31 |  |  | 0.25 | 0.5 |  | 0.175 |  |  | mA |
| Output Drive Current | $\mathrm{V}_{\mathrm{O}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ | -0.1 |  |  | -0.08 | -0.16 |  | -0.055 |  |  | mA |
| P-Channel ( $\mathrm{I}_{\mathrm{D}} \mathrm{P}$ ) | $\mathrm{V}_{O}=9.5 \mathrm{~V}, \mathrm{~V}_{D D}=10 \mathrm{~V}$ | -0.25 | $\cdots$ |  | -0.20 | -0.44 | *. | -0.14. |  |  | mA |
| Input Current ( 1, ) |  |  |  |  |  | 10 |  |  |  |  | pA |

## dc electrical characteristics CD4014C

| PARAMETERS | CONDITIONS | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | Min | TYP | MAX |  |
| Quiescent Device Current ( $L_{\text {L }}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | 50 100 |  | 0.5 1 | 50 100 |  |  | 700 1,400 | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Quiescent Device Dissipation | $V_{D D}=5 \mathrm{~V}$ |  |  | 250 |  | 2.5 | 250 |  |  | 3,500 | $\mu \mathrm{W}$ |
| Package ( $\mathrm{P}_{\mathrm{D}}$ ) , . | $V_{D D}=10 \mathrm{~V}$ |  |  | 1,000 |  | 10 | 1,000 |  |  | 14,000 | $\mu \mathrm{W}$ |
| Output Voltage | $V_{D D}=5 \mathrm{~V}$ |  | - | 0.01 |  | 0 | 0.01 |  |  | 0.05 | $v$ |
| Low-Level ( $\mathrm{V}_{\text {OL }}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | v |
| Output Voltage | $V_{D D}=5 \mathrm{~V}$ | 4.99 |  |  | 4.99 | 5 |  | 4.95 |  |  | $v$ |
| High-Level ( $\mathrm{V}_{\mathrm{OH}}$ ) | $V_{D D}=10 \mathrm{~V}$ | 9.99 |  |  | 9.99 | 10 |  | 9.95 |  |  | $v$ |
| Noise Immunity |  | $1.5$ |  |  | 1.5 |  |  | 1.4 |  |  | v |
| (All Inputs) ( $\mathrm{V}_{\text {NL }}$ ) | $V_{O}=1 \mathrm{~V}, \quad V_{D D}=10 \mathrm{~V}$ | $3$ |  |  | 3 | 4.5 |  | 2.9 |  |  | v |
| Noise Immunity | V ${ }^{\text {V }}=4.2 \mathrm{~V}, V_{D D}=5 \mathrm{~V}$ | 1.4 |  |  |  | 2.25 |  | 1.5 |  |  | v |
| (All Inputs) ( $\mathrm{VNH}^{\text {) }}$ | $V_{O}=9 \mathrm{~V}, V_{D D}=10 \mathrm{~V}$ |  |  |  |  | 4.5 |  |  |  |  |  |
| Output Drive Current |  | 0.072 |  |  | 0.06 | 0.3 |  | 0.05 |  |  | mA |
| N -Channel ( $\mathrm{I}_{\mathrm{D}} \mathrm{N}$ ). | $V_{O}=0.5 \mathrm{~V}, V_{D D}=10 \mathrm{~V}$ | 0.12 |  |  | 0.1 | 0.5 |  | 0.08 |  |  | mA |
| Output Drive Current | $\mathrm{V}_{0}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {DD }}=5 \mathrm{~V}$ | -0.06 |  |  | -0.05 | -0.16 |  | -0.04 |  |  | mA |
| P-Channel (10 P) | $\mathrm{V}_{O}=9.5 \mathrm{~V}, \mathrm{~V}_{D D}=10 \mathrm{~V}$ | -0.12 |  |  | -0.1 | -0.44 |  | -0.08 |  |  | mA |
| Input Current ( 11 ) |  |  |  |  |  | 10 |  |  |  |  | pA |

ac electrical characteristics CD4014M

| PARAMETERS | CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| Propagation Delay Time ( $\mathrm{t}_{\text {PHL }}, \mathrm{t}_{\text {PLH }}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | 300 100 | 750 225 | ns |
| Transition Time ( $\mathrm{t}_{\text {THL }}, \mathrm{t}_{\text {TLH }}$ ) | $V_{\text {DD }}=5 \mathrm{~V}$ |  | 150 | 300 | ns |
|  | $V_{D D}=10 \mathrm{~V}$ |  | 75 | 125 | ns |
| Minimum Clock Pulse Width ( $\mathrm{t}_{\mathrm{WL}}, \mathrm{t}_{\mathrm{WH}}$ ) | $V_{D D}=5 \mathrm{~V}$ |  | 200 | 500 | ns |
|  | $V_{D D}=10 \mathrm{~V}$ |  | 100 | 175 | ns |
| Minimum High Level Parallel/Serial Control Pulse Width | $V_{D D}=5 \mathrm{~V}$ |  | 200 | 500 | ns |
| ( $\mathrm{t}_{\mathrm{WH}(\mathrm{P} / \mathrm{S})}$ ) | $V_{D D}=10 \mathrm{~V}$ |  | 100 | 175 | ns |
| Clock Rise Time ( $\mathrm{r}_{\mathrm{rcL}}$ ) or Clock Fall Time ( $\mathrm{t}_{\mathrm{f} \mathrm{CL}}$ ) | $V_{D D}=5 \mathrm{~V}$ |  |  | 15 | $\mu \mathrm{s}$ |
|  | $V_{D D}=10 \mathrm{~V}$ |  |  | 15 | $\mu \mathrm{s}$ |
| Set-up Time | $V_{D D}=5 \mathrm{~V}$ |  | 100 | 350 | ns |
|  | $V_{D D}=10 \mathrm{~V}$ |  | 50 | 80 | ns |
| Maximum Clock Frequency ( ${ }_{\text {c }}$ CL) | $V_{D D}=5 \mathrm{~V}$ | 1 | 2.5 |  | MHz |
|  | $V_{D D}=10 \mathrm{~V}$ | 3 | 5 |  | MHz |
| Input Capacitance ( $\mathrm{C}_{1}$ ) . (Note 2) | Any Input |  | 5 |  | pF |

ac electrical characteristics CD4014C

| PARAMETERS | CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| Propagation Delay Time ( $\left.\mathrm{t}_{\text {PHL }}, \mathrm{t}_{\text {PLH }}\right)$ | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | 300 100 | $\begin{aligned} & 1,000 \\ & 300 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Transition Time ( $\left.\mathrm{t}_{\mathrm{THL}}, \mathrm{t}_{\text {TLH }}\right)$ | $V_{D O}=5 \mathrm{~V}$ |  | 150 | 400 | ns |
|  | $V_{D D}=10 \mathrm{~V}$ |  | 75 | 150 | ns |
| Minimum Clock Pulse Width ( $\mathrm{t}_{\mathrm{WL}}, \mathrm{t}_{\text {WH }}$ ) | $V_{\text {DD }}=5 \mathrm{~V}$ |  | 200 | 830 | ns |
|  | $V_{\text {DO }}=10 \mathrm{~V}$ |  | 100 | 200 | ns |
| Minimum High Level Parallel/Serial Control Pulse Width | $V_{D D}=5 \mathrm{~V}$ |  | 200 | 830 | ns |
| $\left(\mathrm{t}_{\mathrm{WH}(\mathrm{P} / \mathrm{S})}\right)$ | $V_{D D}=10 \mathrm{~V}$ |  | 100 | 200 | ns |
| Clock Rise Time ( $\mathrm{r}_{\mathrm{rcL}}$ ) or Clock Fall Time ( $\mathrm{t}_{\mathrm{f} \mathrm{CL}}$ ) | $V_{D D}=5 \mathrm{~V}$ |  |  | 15 | $\mu \mathrm{s}$ |
|  | $V_{D D}=10 \mathrm{~V}$ |  |  | 15 | $\mu \mathrm{s}$ |
| Set-up Time | $V_{D D}=5 \mathrm{~V}$ |  | 100 | 500 | ns |
|  | $V_{D D}=10 \mathrm{~V}$ |  | 50 | 100 | ns |
| Maximum Clock Frequency ( $\mathrm{f}_{\text {cL }}$ ) | $V_{D D}=5 \mathrm{~V}$ | 0.6 | 2.5 |  | MHz |
|  | $V_{D D}=10 \mathrm{~V}$ | 2.5 | 5 |  | MHz |
| Input Capacitance ( $\mathrm{C}_{1}$ ) (Note 2) | Any Input |  | 5 |  | pF |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Capacitance is guaranteed by periodic testing.

## CD4015M/CD4015C dual 4-bit static register

## general description

The CD4015M/CD4015C consist of two identical, independent, 4-stage serial-input/parallel-output registers. Each register has independent "Clock" and "Reset" inputs as well as a single serial "Data" input. " $Q$ " outputs are available from each of the four stages on both registers. All register stages are D-type, master-slave flip-flops. The logic level present at the data input is transferred into the first register stage and shifted over one stage at each positive-going clock transition. Resetting of all stages is accomplished by a high level on the reset line. Register expansion to 8 stages using one CD4015M/CD4015C package, or to more than 8 stages using additional CD4015M/CD4015C is possible. All inputs are protected from static discharge by diode clamps to $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$.

## features

- Wide supply voltage range 3.0 V to 15 V
- High noise immunity
$0.45 \mathrm{~V}_{\mathrm{Cc}}$ typ
- Medium speed operation
- Fully static operation


## applications

- Serial-input/parallel-output data queueing
- Serial to parallel data conversion
- General purpose register


## connection diagram and truth table



| $C L$ | $D$ | $R$ | $\mathbf{Q 1}$ | $\mathbf{Q}_{\mathrm{n}}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\sim$ | 0 | 0 | 0 | $\mathrm{Q}_{\mathrm{n}-1}$ |
|  | 1 | 0 | 1 | $\mathrm{Q}_{\mathrm{n}-1}$ |
|  | X | 0 | Q 1 | $\mathrm{Q}_{\mathrm{n}}$ |
|  | 1 | 0 | 0 |  |

$\triangle$ Level change.
$X$ Don't care case.

## logic diagrams



Voltage at Any Pin $\quad V_{S S}-0.3 V$ to $V_{D D}+0.3 V$
Operating Temperature Range
CD4015M
CD4015C
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

Storage Temperature Range
Package Dissipation
Operating $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}$ Range
Lead Temperature (Soldering, 10 seconds)
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
500 mW
3.0 V to 15 V
$300^{\circ} \mathrm{C}$
dc electrical characteristics CD4015M

| PARAMETER | CONDITIONS | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-55^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $125^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Quiescent Device | $V_{D D}=5 \mathrm{~V}$ |  |  | 5 |  | 0.5 | 5 |  |  | 300 | $\mu \mathrm{A}$ |
| Current ( $L_{L}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 10 |  | 1 | 10 |  |  | 600 | $\mu \mathrm{A}$ |
| Quiescent Device Dissi- | $V_{D D}=5 \mathrm{~V}$ |  |  | 25 |  | 2.5 | 25 |  |  | 1500 | $\mu \mathrm{W}$ |
| pation/Package ( $P_{\text {O }}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 100 |  | 10 | 100 |  |  | 6000 | $\mu \mathrm{W}$ |
| Output Voltage Low | $V_{D D}=5 V$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | V |
| Level ( $V_{O L}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | V |
| Output Voltage High | $V_{D D}=5 \mathrm{~V}$ | 4.99 |  |  | 4.99 | 5 |  | 4.95 |  |  | V |
| Level ( $\mathrm{V}_{\mathrm{OH}}$ ) | $V_{D D}=10 \mathrm{~V}$ | 9.99 |  |  | 9.99 | 10 |  | 9.95 |  |  | V |
| Noise Immunity (Any | $V_{D D}=5 \mathrm{~V}, \quad V_{O}=0.8 \mathrm{~V}$ | 1.5 |  |  | 1.5 | 2.25 |  | 1.4 |  |  | V |
| Input) ( $\mathrm{V}_{\mathrm{NL}}$ ) | $V_{D D}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=1.0 \mathrm{~V}$ | 3 |  |  | 3 | 4.5 |  | 2.9 |  |  | V |
| Noise Immunity (Any | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{O}}=4.2 \mathrm{~V}$ | 1.4 |  |  | 1.5 | 2.25 |  | 1.5 |  |  | V |
| Input) ( $\mathrm{V}_{\mathrm{NH}}$ ) | $\mathrm{V}_{D D}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=9.0 \mathrm{~V}$ | 2.9 |  |  | 3 | 4.5 |  | 3 |  |  | V |
| Output Drive Current | $V_{D D}=5 \mathrm{~V}, V_{O}=0.5 \mathrm{~V}$ | 0.15 |  |  | 0.12 | 0.3 |  | 0.085 |  |  | mA |
| $N$-Channel ( $\mathrm{I}_{\mathrm{D}} \mathrm{N}$ ) | $V_{D D}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V}$ | 0.31 |  |  | 0.25 | 0.5 |  | 0.175 |  |  | mA |
|  | $V_{D D}=5 \mathrm{~V}, \quad V_{O}=4.5 \mathrm{~V}$ | $-0.1$ |  |  | -0.08 | -0.16 |  | -0.055 |  |  | mA |
| P-Channel ( $I_{D} P$ ) | $\mathrm{V}_{\text {DD }}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=9.5 \mathrm{~V}$ | -0.25 |  |  | $-0.20$ | -0.44 |  | -0.14 |  |  | mA |
| Input Current ( $I_{1}$ ) |  |  |  |  |  | 10 |  |  |  |  | pA |

dc electrical characteristics CD4015C

| PARAMETER | CONDITIONS | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Quiescent Device Current (IL) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 50 \\ & 100 \end{aligned}$ |  | $\begin{aligned} & 0.5 \\ & 1 \end{aligned}$ | $\begin{aligned} & 50 \\ & 100 \end{aligned}$ |  |  | $\begin{aligned} & 700 \\ & 1400 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Quiescent Device Dissipation/Package ( $P_{D}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 250 \\ & 1000 \end{aligned}$ |  | $\begin{aligned} & 2.5 \\ & 10 \end{aligned}$ | $\begin{aligned} & 250 \\ & 1000 \end{aligned}$ |  |  | $\begin{aligned} & 3500 \\ & 14000 \end{aligned}$ | $\mu \mathrm{W}$ $\mu \mathrm{W}$ |
| Output Voltage Low Level ( $\mathrm{V}^{\text {I }}$ ) | $V_{D D}=10 \mathrm{~V}$ $V_{\text {DD }}=5 \mathrm{~V}$ $V_{D D}=10 \mathrm{~V}$ |  |  | $\begin{aligned} & 0.01 \\ & 0.01 \end{aligned}$ |  | 0 | 0.01 0.01 |  |  | 0.05 0.05 | v |
| Level (VoL) | $V_{D D}=10 \mathrm{~V}$ |  |  |  |  | 0 |  |  |  |  | V |
| Output Voltage High | $V_{\text {DD }}=5 \mathrm{~V}$ | 4.99 |  |  | 4.99 | 5 |  | 4.95 |  |  | $v$ |
| Level ( $\mathrm{V}_{\mathrm{OH}}$ ) | $V_{D D}=10 \mathrm{~V}$ | 9.99 |  |  | 9.99 | 10 |  | 9.95 |  |  | v |
| Noise Immúnity (Any | $V_{D D}=5 \mathrm{~V}, V_{O}=0.8 \mathrm{~V}$ | 1.5 |  |  | 1.5 | 2.25 |  | 1.4 |  |  | v |
| Input ( $\mathrm{V}_{\mathrm{NL}}$ ) | $V_{D D}=10 \mathrm{~V}, V_{O}=1.0 \mathrm{~V}$ | 3 |  |  | 3 | 4.5 |  | 2.9 |  |  | v |
| Noise Immunity (Any | $V_{D D}=5 \mathrm{~V}, V_{0}=4.2 \mathrm{~V}$ | 1.4 |  |  | 1.5 | 2.25 |  | 1.5 |  |  | v |
| Input ( $\mathrm{V}_{\mathrm{NH}}$ ) | $V_{D D}=10 \mathrm{~V}, V_{O}=9.0 \mathrm{~V}$ | 2.9 |  |  | 3 | 4.5 |  | 3 |  |  | V |
| Output Drive Current |  | 0.072 |  |  | 0.06 | 0.3 |  | 0.05 |  |  | mA |
| N -Channel ( $\mathrm{I}_{\mathrm{D}} \mathrm{N}$ ) | $V_{D D}=10 \mathrm{~V}, V_{O}=0.5 \mathrm{~V}$ | 0.12 |  |  | 0.1 | 0.5 |  | 0.08 |  |  | mA |
| Output Drive Current | $V_{D D}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=4.5 \mathrm{~V}$ | -0.06 |  |  | -0.05 | -0.16 |  | -0.04 |  |  | mA |
| P-Channel ( $I_{0} \mathrm{P}$ ) | $V_{D D}=10 \mathrm{~V}, \mathrm{~V}_{0}=9.5 \mathrm{~V}$ | -0.12 |  |  | -0.1 | -0.44 |  | -0.08 |  |  | mA |
| Input Current ( $1_{1}$ ) |  |  |  |  |  | 10 |  |  |  |  | pA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
OSLOtaכ/WGLOtaO
ac electrical characteristics CD4015M

| PARAMETER | CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| CLOCKED OPERATION |  |  |  |  |  |
| Propagation Delay Time ( $\left.\mathrm{t}_{\mathrm{PHL}}, \mathrm{t}_{\text {PLH }}\right)$ | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | 250 100 | $\begin{aligned} & 750 \\ & 225 \end{aligned}$ | ns |
| Transition Time $\left(\mathrm{t}_{\mathrm{THL}}, \mathrm{t}_{\mathrm{TLH}}\right)$ | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 150 \\ & 75 \end{aligned}$ | 300 125 | ns |
| Minimum Clock Pulse Width ( $\mathrm{t}_{\text {WL }}, \mathrm{t}_{\mathrm{WH}}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | 100 50 | $\begin{aligned} & 500 \\ & 175 \end{aligned}$ | ns ns |
| Clock Rise and Fall Time ( $\mathrm{trcL}_{\text {L }}, \mathrm{t}_{\mathrm{f} \mathrm{CL}}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| Set-Up Time | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 50 \\ & 25 \end{aligned}$ | $\begin{aligned} & 350 \\ & 80 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Maximum Clock Frequency ( $\mathrm{f}_{\mathrm{CL}}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ | 1 3 | $\begin{aligned} & 4 \\ & 9 \end{aligned}$ |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| Input Capacitance ( $\mathrm{C}_{1}$ ) |  |  | 5 |  | pF |
| RESET OPERATION |  |  |  |  |  |
| Propagation Delay Time ( $\mathrm{t}_{\mathrm{PHL}(\mathrm{R})}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | $\begin{aligned} & 750 \\ & 205 \end{aligned}$ | ns ns |
| Minimum Set and Reset Pulse Widths ( $\mathrm{t}_{\mathrm{WH}(\mathrm{R})}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ | , | $\begin{aligned} & 150 \\ & 100 \end{aligned}$ | $\begin{aligned} & 500 \\ & 175 \end{aligned}$ | ns |

ac electrical characteristics CD4015C

| PARAMETER | CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| CLOCKED OPERATION |  |  |  |  |  |
| Propagation Delay Time ( $\left.\mathrm{t}_{\text {PHL }}, \mathrm{t}_{\text {PLH }}\right)$ | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | 250 100 | $\begin{aligned} & 1000 \\ & 300 \end{aligned}$ | ns ns |
| Transition Time ( $\mathrm{t}_{\mathbf{T H L}}, \mathrm{t}_{\text {TLH }}$ ) | $V_{D D}=5 \mathrm{~V}$ |  | 150 | 400 | ns |
|  | $V_{D D}=10 \mathrm{~V}$ |  | 75 | 150 | ns |
| Minimum Clock Pulse Width ( $\mathrm{t}_{\text {WL }}, \mathrm{t}_{\text {WH }}$ ) | $V_{D D}=5 \mathrm{~V}$ |  | 100 | 830 | ns |
|  | $V_{D D}=10 \mathrm{~V}$ |  | 50 | 200 | ns |
| Clock Rise and Fall Time | $V_{D D}=5 \mathrm{~V}$ |  |  | 15 | $\mu \mathrm{s}$ |
|  | $V_{\text {DD }}=10 \mathrm{~V}$ |  |  | 15 | $\mu \mathrm{s}$ |
| Set-Up Time | $V_{D D}=5 \mathrm{~V}$ |  | 50 | 500 | ns |
|  | $V_{D D}=10 \mathrm{~V}$ |  | 25 | 100 | ns |
| Maximum Clock Frequency ( $\mathrm{f}_{\mathrm{CL}}$ ) | $V_{D D}=5 \mathrm{~V}$ | 0.6 | 4 |  | MHz |
|  | $V_{\text {DD }}=10 \mathrm{~V}$ | 2.5 | 9 |  | MHz |
| Input Capacitance ( $\mathrm{C}_{1}$ ) |  |  | 5 |  | pF |
| RESET OPERATION |  |  |  |  |  |
| Propagation Delay Time ( $\mathrm{t}_{\mathrm{PHL}(\mathrm{R})}$ ) | $V_{\text {DD }}=5 \mathrm{~V}$ |  | 200 | - 1000 | ns |
|  | $V_{D D}=10 \mathrm{~V}$ |  | 100 | 300 | ns |
| Minimum Set and Reset Pulse Widths | $V_{\text {DD }}=5 \mathrm{~V}$ |  | 150 | 830 | ns |
| $\left(t_{W H(R)}\right)$ | $V_{D D}=10 \mathrm{~V}$ |  | 100 | 200 | ns |

## schematic diagram



## CD4016M/CD4016C quad bilateral switch

 general descriptionThe CD4016M/CD4016C is a quad bilateral switch which utilizes P -channel and N -channel complementary MOS (CMOS) circuits to provide an extremely high "OFF" resistance and low "ON" resistance switch. The switch will pass signals in either direction and is extremely useful in digital switching.

## features

- Wide supply voltage range
- Transmits frequencies up to 10 MHz

$$
\begin{aligned}
V_{\text {is }} & =5 V_{p-p} \\
V_{D D}-V_{S S} & =10 \mathrm{~V} \\
R_{L} & =10 \mathrm{k} \Omega
\end{aligned}
$$

- Extremely low leakage
characteristics
- High "ON/OFF" output voltage ratio
- High degree of linearity
- High noise immunity
- Wide range of digital and analog levels
- Low "ON" resistance
- Matched switch

|  | applications |
| :---: | :--- |
| 3 V to 15 V | - Analog signal switching/multiplexing |
| $0.45 \mathrm{~V}_{\mathrm{CC}}$ typ. | - Signal gating |
| $\pm 7.5 \mathrm{~V}_{\text {PEAK }}$ | - Squelch control |
| $300 \Omega \mathrm{typ}$. | - Chopper |
| $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}=15 \mathrm{~V}$ | - Modulator |
|  | - Demodulator |
| $\Delta \mathrm{R}_{\mathrm{ON}}=40 \Omega \mathrm{typ}$. | - Commutating switch |
| 65 dB typ. | - Digital signal switching/multiplexing |
| @ $\mathrm{f}_{\text {is }}=10 \mathrm{kHz}$ | - CMOS logic implementation |
| $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k}$ | - Analog to digital/digital to analog conversion |
| $.5 \%$ distortion typ. | - Digital control of frequency, impedance, phase, |
| @ $\mathrm{f}_{\text {is }}=1 \mathrm{kHz}$ | and analog-signal gain |

## applications

- Analog signal switching/multiplexing
- Signal gating
- Squelch control
- Chopper
- Modulator
- Demodulator
- Commutating switch


## schematic and connection diagrams



Note 1: All switch P-channel substrates are internally connected to terminal No. 14.
Signai-level range: $\mathbf{V}_{\mathbf{S S}}<\mathbf{V}_{\text {is }}>\mathbf{V}_{\text {DD }}$
Normal operation: Controi-line biasing, Note 2: All switch $N$-channel substrates are internally connected to terminal $\operatorname{No} .7$.


| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Package Dissipation | 500 mW |
| Lead Temperature (Soldering, 10 sec ) | $300^{\circ} \mathrm{C}$ |
| Operating $V_{\text {DD }}$ Range | $V_{\text {SS }}+3 \mathrm{~V}$ to $\mathrm{V}_{\text {SS }}+15 \mathrm{~V}$ |


electrical characteristits CD4016C


Note 3: Symmetrical about 0V.

## typical ON resistance characteristics

| CHARACTERISTIC* | SUPPLY CONDITIONS |  | LOAD CONDITIONS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |  | $R_{L}=100 \mathrm{k} \Omega$ |  |
|  | VO <br> (V) | $\begin{aligned} & \mathrm{V}_{\mathbf{S S}} \\ & (\mathrm{V}) \end{aligned}$ | VALUE $(\Omega)$ | $V_{\text {is }}$ <br> (V) | VALUE <br> $(\Omega)$ | $V_{\text {is }}$ <br> (V) | VALUE $(\Omega)$ | $V_{\text {is }}$ <br> (V) |
|  |  |  | 200 | +15 | 200 | +15 | 180 | +15 |
| RON | +15. | 0 | 200 | 0 | 200 | 0 | 200 | 0 |
| $\mathrm{R}_{\text {ON }}$ (max.) | +15 | 0 | 300 | +11 | 300 | +9.3 | 320 | +9.2 |
|  |  |  | 290 | +10 | 250 | +10 | 240 | +10 |
| Ron : | +10 | 0 | 290 | 0 | 250 | 0 | 300 | 0 |
| Ron (max.) | +10 | 0 | 500 | +7.4 | 560 | +5.6 | 610 | +5.5 |
|  |  |  | 860 | +5 | 470 | +5 | 450 | +5 |
| $\mathrm{R}_{\mathrm{ON}}$ | +5 | 0 | 600 | 0 | 580 | 0 | 800 | 0 |
| $\mathrm{R}_{\text {ON }}$ (max.) | +5 | 0 | 1.7 k | +4.2 | 7 k | +2.9 | 33k | +2.7 |
|  |  |  | 200 | +7.5 | 200 | +7.5 | 180 | +7.5 |
| $\mathrm{R}_{\text {ON }}$ | +7.5 | -7.5 | 200 | $-7.5$ | 200 | -7.5 | 180 | -7.5 |
| $\mathrm{R}_{\text {ON }}$ (max.) | +7.5 | -7.5 | 290 | $\pm 0.25$ | 280 | $\pm 25$ | 400 | $\pm 0.25$ |
|  |  |  | 260 | +5 | 250 | +5 | 240 | +5 |
| $\mathrm{R}_{\mathrm{ON}}$ | +5 | -5 | 310 | -5 | 250 | -5 | 240 | -5 |
| $\mathrm{R}_{\text {ON }}$ (max.) | +5 | -5 | 600 | $\pm 0.25$ | 580 | $\pm 0.25$ | 760 | $\pm 0.25$ |
|  |  |  | 590 | +2.5 | 450 | +2.5 | 490 | +2.5 |
| RON | $+2.5$ | -2.5 | 720 | $-2.5$ | 520 | -2.5 | 520 | -2.5 |
| $\mathrm{R}_{\text {ON }}$ (max.) | +2.5 | -2.5 | 232k | $\pm 0.25$ | 300k | $\pm 0.25$ | 870k | $\pm 0.25$ |

*Variation from a perfect switch: $\mathrm{R}_{\mathrm{ON}}=0 \Omega$.

## CD4017M/CD4017C divide-by-10 counter/divider with 10 decoded outputs

 general descriptionThe CD4017M/CD4017C is a 5 -stage divide-by10 Johnson counter with 10 decoded outputs and a carry out bit. The counter is cleared to its zero count by a logical " 1 " on its reset line. The counter is advanced on the positive edge of the clock signal when the clock enable signal is in the logical " 0 " state.

The configuration of the CD4017M/CD4017C permits medium speed operation and assures a hazard free counting sequence. The 10 decoded outputs are normally in the logical " 0 " state and go to the logical " 1 " state only at their respective time slot. Each decoded output remains high for 1 full clock cycle. The carry-out signal completes a full cycle for every 10 clock input cycles and is used as a ripple carry signal to any succeeding stages.

## features

- Wide supply voltage range 3.0 V to 15 V
- High noise immunity $0.45 \mathrm{~V}_{\text {DD }}$ typ 5.0 MHz typ with 10 V VD $10 \mu \mathrm{~W}$ typ
- Low power


## applications

- Automotive
- Instrumentation
- Medical electronics
- Alarm systems
- Industrial electronics
- Remote metering


## connection and logic diagrams



dc electrical characteristics CD4017M
ac electrical characteristics CD4017M
$T_{A}=25^{\circ} \mathrm{C}$ and $C_{L}=15 \mathrm{pF}$. Typical Temperature Coefficient for all values of $\mathrm{V}_{D D}=0.3 \% /{ }^{\circ} \mathrm{C}$.

ac electrical characteristics CD4017C
$T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$. Typical Temperature Coefficient for all values of $\mathrm{V}_{\mathrm{DD}}=0.3 \% /{ }^{\circ} \mathrm{C}$.

| PARAMETER | CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| CLOCKED OPERATION |  |  |  |  |  |
| Propagation Delay Time CarryOut Line ( $\mathrm{t}_{\mathrm{PHL}}$ ) <br> Propagation Delay Time Decode Out Lines ( $\mathrm{t}_{\mathrm{PLH}}$ ) <br> Transition Time Carry-Out Line ( $\mathrm{t}_{\mathrm{THL}}$ ) <br> Transition Time Decode-Out Line ( $\mathrm{t}_{\mathrm{TLH}}$ ) <br> Minimum Clock Pulse Width ( $\mathrm{t}_{\mathrm{wL}}$ ) <br> Minimum Clock Pulse Width ( $\mathrm{t}_{\mathrm{wH}}$ ) <br> Clock Rise and Fall Time ( $\mathrm{t}_{\mathrm{r} \mathrm{CL}}$ ) <br> Clock Rise and Fall Time ( $\mathrm{t}_{\mathrm{fLL}}$ ) <br> Set-Up Time <br> Maximum Clock Frequency ( $\mathrm{f}_{\mathrm{CL}}$ ) <br> Input Capacitance ( $\mathrm{C}_{1}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ <br> Any Input | $\begin{aligned} & 0.6 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 350 \\ & 125 \\ & 500 \\ & 200 \\ & 100 \\ & 50 \\ & 300 \\ & 125 \\ & 200 \\ & 100 \\ & \\ & 100 \\ & 100 \\ & 50 \\ & 2.5 \\ & 5.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 1300 \\ & 300 \\ & 1600 \\ & 500 \\ & 350 \\ & 200 \\ & 1200 \\ & 450 \\ & 830 \\ & 250 \\ & 15 \\ & 15 \\ & 700 \\ & 300 \end{aligned}$ |  |
| RESET OPERATION |  |  | , |  |  |
| Propagation Delay Time To Carry Out Line ( $\mathrm{t}_{\mathrm{PH} L(\mathrm{R})}$ ) <br> Propagation Delay Time To <br> Decode Out Lines ( $\mathrm{t}_{\text {PHL(R) }}$ ) <br> Reset Pulse Width ( $\mathrm{t}_{\mathrm{WH}(\mathrm{R})}$ ) <br> Reset Removal Time | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | 350 <br> 125 <br> 450 <br> 200 <br> 200 <br> 100 <br> 300 <br> 100 | $\begin{aligned} & 1300 \\ & 300 \\ & 1600 \\ & 500 \\ & 830 \\ & 250 \\ & 1000 \\ & 275 \end{aligned}$ | ns <br> ns <br> ns ns ns ns ns ns |

switching time waveforms


CD4019M/CD4019C quad AND-OR select gate

## general description

The CD4019M/CD4019C is a Complementary MOS quad AND-OR select gate. Low power and high noise margin over a wide voltage range is possible through implementation of $N$ AND Pchannel enhancement mode transistors. These Complementary MOS (CMOS) transistors provide the building blocks for the four "AND-OR select", gate configurations, each consisting of two 2 -input AND gates driving a single 2 -input OR gate. Selection is accomplished by control bits $\mathrm{K}_{\mathrm{A}}$ and $\mathrm{K}_{\mathrm{B}}$. All inputs are protected against static discharge damage.

## features

- Wide Supply Voltage Range 3 V to 15 V
- High Noise Immunity $0.45 \mathrm{~V}_{\mathrm{cc}}$ typ.
- Medium-Speed Operation $\quad t_{P H L}=t_{\text {PLH }}=$ 50 ms typ at 15 pF


## applications

- AND-OR Select Gating
- Shift-Right/Shift-Left Registers
- True/Complement Selection
- AND/OR/EXCLUSIVE-OR Selection


## schematic and connection diagrams



[^5]
## absolute maximum ratings



Note 1: This device should not be connected to circuits with the power on because high transient voltage may cause permanent damage.
dc electrical characteristics


## ac electrical characteristics

$T_{A}=25^{\circ} \mathrm{C}$ and $C_{L}=15 \mathrm{pF} \quad$ Typical Temperature Coefficient for all values of $\mathrm{V}_{\mathrm{DD}}=0.3 \% /{ }^{\circ} \mathrm{C}$

| CHARACTERISTICS | SYMBOLS | CONDITIONS |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | CD4019M |  |  | CD4019C |  |  |  |
|  |  |  | (Volts) | Min | Typ | Max | Min | Typ | Max |  |
| High to Low Level | $\left(\mathrm{t}_{\text {PHL }}\right)=$ |  | 5 |  | 100 | 225 |  | 100 | 300 |  |
| Propagation Delay Time: Low to High Level |  |  | 10 |  | 50 | 100 |  | 50 | 125 | ns |
| High to Low Level | $\left(\mathrm{t}_{\text {THL }}\right)=$ |  | 5 |  | 100 | 200 |  | 100 | 275 |  |
| Transition Time Low to High Level |  |  | 10 |  | 40 | 65 |  | 40 | 80 | ns |
|  |  | All A and B Inputs |  |  | 5 |  |  | 5 |  |  |
|  | C | $\mathrm{K}_{\mathrm{A}}$ and $\mathrm{K}_{\mathrm{B}}$ Inputs |  |  | 12 |  |  | 12 |  | pF |

## CD4020M/CD4020C

14-stage ripple-carry binary counter/divider

## general description

The CD4020M/CD4020C is a 14 -stage ripplecarry binary counter. Buffered outputs are externally available from stages 1 , and 4 through 14. The counter is reset to its logical " 0 " state by a logical " 1 " on the reset input. The counter is advanced, one count on the negative transition of each clock pulse.

## features

- Wide supply voltage range
3.0 V to 15 V
$0.45 \mathrm{~V}_{\mathrm{Cc}}$ typ
10.0 MHz typ with $V_{D D}=10 \mathrm{~V}$
- Low power
- Fully static operation


## applications

- Automotive
- Instrumentation
- Medical electronics
- Alarm systems
- Industrial electronics
- Remote metering


## logic and connection diagrams

Stage 1 of 14 Binary Stages


| absolute maximum ratings |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Voltage at Any Pin <br> Operating Temperature Range |  | $\mathrm{V}_{\text {ss }}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\text {ss }}+15.5$ |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |
| Operating Temperature Range CD4020M |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |  |  |  |  |  |  |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |  |  |  |  |  |  |  |
| Storage Temperature Range |  | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |  |  |  |  |  |  |  |
| Package Dissipation |  | 500 mW |  |  |  |  |  |  |  |  |  |
| Operating $\mathrm{V}_{\text {DD }}$ Range |  | $\mathrm{V}_{\text {ss }}+3.0 \mathrm{~V}$ to $\mathrm{V}_{\text {ss }}+15 \mathrm{~V}$ |  |  |  |  |  |  |  |  |  |
| Lead Temperature（Soldering， 10 second |  | $300^{\circ} \mathrm{C}$ |  |  |  |  |  |  |  |  |  |
| dc electrical characteristics CD4020M |  |  |  |  |  |  |  |  |  |  |  |
| parameter | conditions | Limits |  |  |  |  |  |  |  |  | UNits |
|  |  | $-55^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $125^{\circ} \mathrm{C}$ |  |  |  |
|  |  | min | TYP | max | min | TYp | max | min | TYP | max |  |
| Quiescent Device | $\mathrm{V}_{\text {D }}=5.0 \mathrm{~V}$ |  |  | 15 |  | 0.5 | 15 |  |  | 900 | $\mu \mathrm{A}$ |
| Current（ $1 /$ ） | $\mathrm{V}_{\text {DO }}=10 \mathrm{~V}$ |  |  | 25 |  | 1.0 | 25 |  |  | 1500 | ${ }^{\mu \mathrm{A}}$ |
| Quiescent Device Dissi－ pation Package（ $\mathrm{P}_{\mathrm{D}}$ ） | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & v^{2} \end{aligned}$ |  |  | 75 <br> 250 <br>  <br> 0 |  | 2.5 10 | 75 250 |  |  | $4500$ $15000$ | ${ }_{\mu \mathrm{L}}^{\mu} \mathrm{w}$ |
| Output Voltage Low | $\mathrm{V}_{\text {D }}=5.0 \mathrm{~V}$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | v |
| Level（ $\mathrm{V}_{\text {OL }}$ ） | $\mathrm{V}_{\text {DO }}=10 \mathrm{~V}$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | $v$ |
| Output Voltage High Level（Vor） | $V_{\text {D }}=5.0 \mathrm{~V}$ $\mathrm{~V}_{\text {DO }}=10 \mathrm{~V}$ | 4.99 9.99 |  |  | 4.99 9.99 | 5 50 10 |  | 4.95 9.95 |  |  | v |
|  |  | 9.99 |  |  | 9.99 | 10 |  | 9.95 |  |  | $v$ |
| Noise Immunity （ $\mathrm{V}_{\mathrm{NL}}$ ）（All Inputs） | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V}, V_{0}=0.8 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V}, v_{0}=1.0 \mathrm{l} \end{aligned}$ | 1.5 3.0 |  |  | 1.5 3.0 | $\begin{aligned} & 2.25 \\ & 4.5 \end{aligned}$ |  | 1.4 2.9 |  |  | v |
| Noise Immunity （ $\mathrm{V}_{\mathrm{NH}}$ ）（All Inputs） | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V}, V_{0}=4.2 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V}, V_{\mathrm{O}}=9.0 \mathrm{ov} \end{aligned}$ | $\begin{aligned} & 1.4 \\ & 2.9 \end{aligned}$ |  |  | 1.5 3.0 | $\begin{aligned} & 2.25 \\ & 4.5 \end{aligned}$ |  | 1.5 3.0 3.0 |  |  | v |
| Output Drive Current | $\mathrm{v}_{\mathrm{DD}}=5.0 \mathrm{v}, \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ | 0.09 |  |  | 0.075 | 0.2 |  | 0.05 |  |  |  |
| $N$ Channel（ $\left.\mathrm{I}_{\mathrm{D}} \mathrm{N}\right)$ | $\mathrm{V}_{\text {DO }}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V}$ | 0． 185 |  |  | 0.15 | 0.4 |  | 0.105 |  |  | mA |
| Output Drive Current P－Channel（ $I_{D} P$ ） | $\begin{aligned} & v_{D D}=5.0 \mathrm{~V}, v_{0}=4.5 \mathrm{~V} \\ & v_{D D}=10 \mathrm{~V}, v_{O}=9.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -0.11 \\ & -0.25 \end{aligned}$ |  |  | －0．09 | －0．25 -0.5 |  | $\left[\begin{array}{l} -0.065 \\ -0.14 \end{array}\right.$ |  |  | mA mA |
| Input Current（ 1,1 | Any Input |  |  |  |  | 10 |  |  |  |  | pA |

dc electrical characteristics CD4020C

| PARAMETER | CONDITIONS | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Quiescent Device Current（IL） | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 50 \\ & 100 \end{aligned}$ |  | $\begin{aligned} & 1.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 50 \\ & 100 \end{aligned}$ |  |  | $\begin{aligned} & 700 \\ & 1400 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Quiescent Device Dissi－ pation Package（ $\mathrm{P}_{\mathrm{D}}$ ） | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 250 \\ & 1000 \end{aligned}$ |  | 5.0 20 | 250 1000 |  |  | 3500 14000 | $\mu \mathrm{W}$ $\mu \mathrm{W}$ |
| Output Voltage Low | $V_{D D}=5.0 \mathrm{~V}$ |  |  | $0.01$ |  | 0 | $0.01$ |  |  | 0.05 | $\checkmark$ |
| Level（ $\mathrm{V}_{\text {OL }}$ ） | $V_{D D}=10 \mathrm{~V}$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | V |
| Output Voltage High | $V_{D D}=5.0 \mathrm{~V}$ | 4.99 |  |  | 4.99 | 5 |  | 4.95 |  |  | V |
| Level（ $\mathrm{V}_{\mathrm{OH}}$ ） | $V_{D D}=10 \mathrm{~V}$ | 9.99 |  |  | 9.99 | 10 |  | 9.95 |  |  | v |
| Noise Immunity （ $\mathrm{V}_{\mathrm{NL}_{L}}$ ）（All Inputs） | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V}, V_{O}=0.8 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V}, V_{O}=1.0 \mathrm{~V} \end{aligned}$ | 1.5 3.0 |  |  | 1.5 3 | 2.25 4.5 |  | 1.4 2.9 |  |  | v |
| （ $\mathrm{V}_{\mathrm{NL}}$ ）（All Inputs） | $V_{D D}=10 \mathrm{~V}, V_{O}=1.0 \mathrm{~V}$ | 3.0 |  |  |  | 4.5 |  | 2.9 |  |  | V |
| Noise Immunity | $V_{D D}=5.0 \mathrm{~V}, \mathrm{~V}_{0}=4.2 \mathrm{~V}$ | 1.4 |  |  | 1.5 | 2.25 |  | 1.5 |  |  | v |
| $\left(\mathrm{V}_{\text {NH }}\right)$（All Inputs） | $\mathrm{V}_{D D}=10 \mathrm{~V}, \mathrm{~V}_{O}=9.0 \mathrm{~V}$ | 2.9 |  |  | 3.0 | 4.5 |  | 3.0 |  |  | V |
| Output Drive Current | $V_{D D}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V}$ | 0.085 |  |  | 0.07 | 0.33 |  | 0.06 |  |  | mA |
| N －Channel（ $\mathrm{I}_{\mathrm{D}} \mathrm{N}$ ） | $V_{D D}=10 \mathrm{~V}, \mathrm{~V}_{O}=0.5 \mathrm{~V}$ | 0.16 |  |  | 0.13 | 0.5 |  | 0.10 |  |  | mA |
| Output Drive Current P－Channel（ $I_{D} \mathrm{P}$ ） | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V}, V_{O}=4.5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V}, V_{O}=9.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -0.09 \\ & -0.18 \end{aligned}$ |  |  | $\begin{aligned} & -0.06 \\ & -0.15 \end{aligned}$ | -0.25 -0.5 |  | －0．05 |  |  | mA |
| P－Channel（ID ${ }^{\text {P }}$ ） | $V_{D D}=10 \mathrm{~V}, V_{O}=9.5 \mathrm{~V}$ |  |  |  |  | －0．5 |  | －0．12 |  |  | mA |
| Input Current（ $1_{1}$ ） | Any Input |  |  |  |  | 10 |  |  |  |  | pA |

ac electrical characteristics $C D 4020 \mathrm{M} \quad \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, and
input rise and fall times $=20 \mathrm{~ns}$ except $\mathrm{t}_{\mathrm{rCL}}, \mathrm{t}_{\mathrm{fCL}}$. Typical Temperature Coefficient (for all values of $\mathrm{V}_{\mathrm{DD}}$ ) $=0.3 \% /{ }^{\circ} \mathrm{C}$.

| PARAMETER | CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| CLOCKED OPERATION |  |  |  |  |  |
| Propagation Delay Time ( $\left.\mathrm{t}_{\mathrm{PHL}}=\mathrm{t}_{\mathrm{PLH}}\right)$ | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 220 \\ & 80 \end{aligned}$ | $\begin{aligned} & 600 \\ & 225 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Transition Time ( $\mathrm{t}_{\text {THL }}=\mathrm{t}_{\text {TLH }}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 120 \\ & 60 \end{aligned}$ | $\begin{aligned} & 600 \\ & 300 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Minimum Clock Pulse Width ( $\mathrm{W}_{\mathrm{WL}}=\mathrm{t}_{\mathrm{WH}}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 150 \\ & 50 \end{aligned}$ | $\begin{aligned} & 335 \\ & 125 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Clock Rise and Fall Time ( $\mathrm{r}_{\mathrm{rCL}}=\mathrm{t}_{\mathrm{f} \mathrm{CL}}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| Maximum Clock Frequency ( $\mathrm{f}_{\mathrm{CL}}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 10 \end{aligned}$ |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| Input Capacitance ( $\mathrm{C}_{1}$ ) | Any Input |  | 5.0 |  | pF |
| RESET OPERATION |  |  |  |  |  |
| $\text { Propagation Delay Time ( } \left.t_{\text {PHL }}(\mathrm{R})\right)$ <br> Minimum Reset Pulse Width ( $\mathrm{t}_{\mathrm{WH}(\mathrm{R})}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{array}{r} 350 \\ 150 \\ 350 \\ 150 \end{array}$ | $\begin{aligned} & 3000 \\ & 775 \\ & 2500 \\ & 475 \end{aligned}$ | ns ns <br> ns ns |

ac electrical characteristics CD4020C $T_{A}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, and input rise and fall
times $=20 \mathrm{~ns}$ except $\mathrm{t}_{\mathrm{rcL}}, \mathrm{t}_{\mathrm{fCL}}$ Typical Temperature Coefficient (for all values of $\mathrm{V}_{\mathrm{DD}}$ ) $=0.3 \% /{ }^{\circ} \mathrm{C}$.

| PARAMETER | CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| CLOCKED OPERATION |  |  |  |  |  |
| Propagation Delay Time ( $\mathrm{t}_{\text {PHL }}=\mathrm{tPLH}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 220 \\ & 80 \end{aligned}$ | $\begin{aligned} & 650 \\ & 250 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Transition Time ( $\left.\mathrm{t}_{\mathrm{THL}}=\mathrm{t}_{\mathrm{TLH}}\right)$ | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 120 \\ & 60 \end{aligned}$ | $\begin{aligned} & 650 \\ & 350 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Minimum Clock Pulse Width ( $\mathrm{twL}=\mathrm{t}_{\mathrm{WH}}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 150 \\ & 50 \end{aligned}$ | $\begin{aligned} & 500 \\ & 165 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Clock Rise and Fall Time ( $\left.\mathrm{r}_{\mathrm{CLL}}=\mathrm{t}_{\mathrm{f} C L}\right)$ | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| Maximum Clock Frequency ( $\mathrm{f}_{\mathrm{CL}}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 10 \end{aligned}$ |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| Input Capacitance ( $C_{1}$ ) | Any Input |  | 5.0 |  | pF |
| RESET OPERATION |  |  |  |  |  |
| Propagation Delay Time ( $\mathrm{t}_{\mathrm{PHL}(\mathrm{R})}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 350 \\ & 150 \end{aligned}$ | $\begin{aligned} & 3500 \\ & 900 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Minimum Reset Pulse Width ( $\mathrm{THH}(\mathrm{R}))^{\text {a }}$ | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 350 \\ & 150 \end{aligned}$ | $\begin{aligned} & 3000 \\ & 550 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |

## CD4021M/CD4021C 8-stage static shift register

## general description

The CD4021M/CD4021C is an 8 -stage parallel input/ serial output shift register. A parallel/serial control input enables individual " jam " inputs to each of 8 stages. Q outputs are available from the sixth, seventh and eighth stages.

When the parallel/serial control input is in the logical " 0 " state, data is serially shifted into the register synchronously with the positive transition of the clock. When the parallel/serial control is in the logical " 1 " state, data is "jammed" into each stage of the register asynchronously with the clock.

## features

- Asynchronous parallel or synchronous serial operation.
- Wide supply voltage range 3.0 V to 15 V
- High noise immunity
$0.45 \mathrm{~V}_{\mathrm{cc}}$ typ
- Medium speed operation 5 MHz typ clock rate at $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}=10 \mathrm{~V}$
- Fully static operation


## applications

- Parallel to serial data conversion
- General purpose register


## logic diagram



## connection diagram


truth table

| CL ${ }^{\text {* }}$ | SERIAL INPUT | PARALLEL/ SERIAL CONTROL | PI 1 | PIn | Q1 (INTERNAL) | $\mathrm{a}_{\mathrm{n}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $x$ | $x$ | 1 | 0 | 0 | 0 | 0 |
| X | $x$ | 1 | 0 | 1 | 0 | 1 |
| $x$ | $x$ | 1 | 1 | 0 | 1 | 0 |
| $\times$ | $x$ | 1 | 1 | 1 | 1 | 1 |
| $\sim$ | 0 | 0 | x | $x$ | 0 | $\mathrm{O}_{\mathrm{n}} 1$ |
| $\sim$ | 1 | 0 | $x$ | $x$ | 1 | $\mathrm{O}_{\mathrm{n}} 1$ |
| $\checkmark$ | $\times$ | 0 | $\times$ | $\times$ | Q1 | $\mathrm{Q}_{\mathrm{n}}$ |

$\stackrel{\Delta}{ }$ = LEVEL Change
$X=$ DON'T CARE CASE

## absolute maximum ratings (Note 1)

Voltage at Any Pin
Operating Temperature Range
CD4021M
CD4021C
Storage Temperature Range
Package Dissipation
Operating $\mathrm{V}_{\mathrm{DD}}$ Range
Lead Temperature (Soldering, 10 seconds)
$V_{S S}-0.3 V$ to $V_{D D}+0.3 V$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
500 mW
$\mathrm{V}_{\mathrm{SS}}+3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+15 \mathrm{~V}$ $300^{\circ} \mathrm{C}$
dc electrical characteristics CD4021M

| PARAMETERS | CONDITIONS | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-55^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $125^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Quiescent Device Current (IL) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | 5 10 |  | 0.5 1 | 5 10 |  |  | $\begin{aligned} & 300 \\ & 600 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Quiescent Device Dissipation Package ( $P_{D}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | 25 100 |  | 2.5 10 | 25 100 |  |  | 1,500 6,000 | $\mu \mathrm{W}$ |
| Output Voltage <br> Low-Level ( $\mathrm{V}_{\mathrm{OL}}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 0.01 \\ & 0.01 \end{aligned}$ |  |  | $\begin{aligned} & 0.01 \\ & 0.01 \end{aligned}$ |  |  | $\begin{aligned} & 0.05 \\ & 0.05 \end{aligned}$ | v |
| Output Voltage <br> High-Level ( $\mathrm{V}_{\mathrm{OH}}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 4.99 \\ & 9.99 \end{aligned}$ |  |  | 4.99 9.99 | $\begin{aligned} & 5 \\ & 10 \end{aligned}$ |  | 4.95 9.95 |  |  | v |
| Noise Immunity (All Inputs) ( $\mathrm{V}_{\mathrm{NL}}$ ) | $\begin{aligned} & V_{0}=0.8 \mathrm{~V}, \quad V_{D D}=5 \mathrm{~V} \\ & V_{0}=1 \mathrm{~V}, \quad V_{D D}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 3 \end{aligned}$ |  |  | 1.5 3 | $\begin{aligned} & 2.25 \\ & 4.5 \end{aligned}$ |  | $\begin{aligned} & 1.4 \\ & 2.9 \end{aligned}$ |  |  | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
| Noise Immunity (All Inputs) ( $\mathrm{V}_{\mathrm{NH}}$ ) | $\begin{aligned} & V_{O}=4.2 \mathrm{~V}, \quad V_{D D}=5 \mathrm{~V} \\ & V_{O}=9 \mathrm{~V}, \quad V_{D D}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1.4 \\ & 2.9 \end{aligned}$ |  |  | 1.5 3 | $\begin{aligned} & 2.25 \\ & 4.5 \end{aligned}$ |  | $\begin{aligned} & 1.5 \\ & 3 \end{aligned}$ |  |  | $\begin{aligned} & v \\ & v \end{aligned}$ |
| Output Drive Current N -Channel (IDN) | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0.15 \\ & 0.31 \end{aligned}$ |  |  | 0.12 0.25 | $\begin{aligned} & 0.3 \\ & 0.5 \end{aligned}$ |  | 0.085 0.175 |  |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Output Drive Current P-Channel (IDP) | $\begin{aligned} & V_{O}=4.5 \mathrm{~V}, V_{D D}=5 \mathrm{~V} \\ & V_{O}=9.5 \mathrm{~V}, V_{D D}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -0.1 \\ & -0.25 \end{aligned}$ |  |  | -0.08 -0.20 | $\begin{aligned} & -0.16 \\ & -0.44 \end{aligned}$ |  | -0.055 -0.14 |  |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Input Current ( 1, ) |  |  |  |  |  | 10 |  |  |  |  | pA |

## dc electrical characteristics CD4021C

| PARAMETERS | CONDITIONS | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | min | TYP | MAX |  |
| Quiescent Device Current ( $I_{\text {L }}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | 50 .100 |  | 0.5 1 | $\begin{aligned} & 50 \\ & 100 \end{aligned}$ |  |  | $\begin{aligned} & 700 \\ & 1,400 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Quiescent Device Dissipation | $V_{D D}=5 \mathrm{~V}$ |  |  | 250 |  | 2.5 | 250 |  |  | 3,500 | $\mu \mathrm{W}$ |
| Package ( $\mathrm{P}_{\mathrm{D}}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 1,000 |  | 10 | 1,000 |  |  | 14,000 | $\mu \mathrm{W}$ |
| Output Voltage | $V_{D D}=5 \mathrm{~V}$ $V_{D D}=10 \mathrm{~V}$ |  |  | 0.01 0.01 |  |  | 0.01 0.01 |  |  | 0.05 0.05 | v |
| Low-Level (VoL) | $V_{D D}=10 \mathrm{~V}$ |  |  | 0.01 |  |  | 0.01 |  |  | 0.05 | v |
| Output Voltage | $V_{D D}=5 \mathrm{~V}$ | 4.99 |  |  | 4.99 | 5 |  | 4.95 |  |  | $v$ |
| High-Level ( $\mathrm{V}_{\mathrm{OH}}$ ) | $V_{D D}=10 \mathrm{~V}$ | 9.99 |  |  | 9.99 | 10 |  | 9.95 |  | , | v |
| Noise Immunity | $\mathrm{V}_{\mathrm{O}}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {DD }}=5 \mathrm{~V}$ | 1.5 |  |  | 1.5 | 2.25 |  | 1.4 |  |  | v |
| (All Inputs) ( $\mathrm{V}_{\mathrm{NL}}$ ) | $V_{O}=1 \mathrm{~V}, V_{D D}=10 \mathrm{~V}$ | 3 |  |  | 3 | 4.5 |  | 2.9 |  |  | v |
|  |  |  |  |  |  |  |  |  |  | , |  |
| (All Inputs) ( $\mathrm{V}_{\mathrm{NH}}$ ) | $V_{O}=9 V, \quad V_{D D}=10 \mathrm{~V}$ | 2.9 | , |  | 3 | 4.5 |  | 3 |  |  | $v$ |
| Output Drive Current | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {DD }}=5 \mathrm{~V}$ | - 0.072 |  |  | 0.06 | 0.3 |  | 0.05 |  |  | m. |
| N -Channel ( $\mathrm{I}_{\mathrm{D}} \mathrm{N}$ ) | $V_{O}=0.5 \mathrm{~V}, V_{D D}=10 \mathrm{~V}$ | 0.12 |  |  | 0.1 | 0.5 |  | 0.08 |  |  | mA |
| Output Drive Current | $\mathrm{V}_{\mathrm{O}}=4.5 \mathrm{~V}, \mathrm{~V}_{D D}=5 \mathrm{~V}$ | -0.06 |  |  | -0.05 | -0.16 |  | -0.04 |  |  | mA |
| P-Channel ( $\mathrm{I}_{\mathrm{D}} \mathrm{P}$ ) | $\mathrm{V}_{0}=9.5 \mathrm{~V}, \mathrm{~V}_{D D}=10 \mathrm{~V}$ | $-0.12$ |  |  | -0.1 | -0.44 |  | -0.08 |  |  | mA |
| Input Current ( 1,1 ) |  |  |  |  |  | 10 |  |  |  |  | pA |

ac electrical characteristics CD4021M

| PARAMETERS | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay Time ( $\left.\mathrm{t}_{\text {PHL }}, \mathrm{t}_{\text {PLH }}\right)$ | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 300 \\ & 100 \end{aligned}$ | $\begin{aligned} & 750 \\ & 225 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Transition Time ( $\mathrm{t}_{\mathrm{THL}}, \mathrm{t}_{\mathrm{TLH}}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | 150 75 | $\begin{aligned} & 300 \\ & 125 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Minimum Clock Pulse Width ( $\mathrm{t}_{\mathrm{WL}}, \mathrm{t}_{\text {WH }}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | 200 100 | $\begin{aligned} & 500 \\ & 175 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Minimum High Level Parallel/Serial Control Pulse Width ( $\mathrm{t}_{\mathrm{WH}(\mathrm{P} / \mathrm{s})}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | 200 100 | $\begin{aligned} & 500 \\ & 175 \end{aligned}$ | ns ns |
| Clock Rise Time ( $\mathrm{trcL}^{\text {l }}$ ) or Clock Fall Time ( $\mathrm{t}_{\mathrm{fCL}}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| Set-up Time | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 100 \\ & 50 \end{aligned}$ | $\begin{aligned} & 350 \\ & 80 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Maximum Clock Frequency ( $f_{\mathrm{CL}}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 3 \end{aligned}$ | $2.5$ | - | $\mathrm{MHz}$ $\mathrm{MHz}$ |
| Input Capacitance ( $\mathrm{C}_{1}$ ) (Note 2) | Any Input |  | 5 |  | pF |

ac electrical characteristics CD4021C

| PARAMETERS | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay Time ( $\mathrm{t}_{\text {PHL }}, \mathrm{t}_{\text {PLH }}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 300 \\ & 100 \end{aligned}$ | $\begin{aligned} & 1,000 \\ & 300 \end{aligned}$ | ns |
| Transition Time ( $\left.\mathrm{t}_{\text {THL }}, \mathrm{t}_{\text {TLH }}\right)$ | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 150 \\ & 75 \end{aligned}$ | $\begin{aligned} & 400 \\ & 150 \end{aligned}$ | ns |
| Minimum Clock Pulse Width ( $\mathrm{t}_{\mathrm{WL}}, \mathrm{t}_{\mathrm{WH}}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | $\begin{aligned} & 830 \\ & 200 \end{aligned}$ | ns |
| Minimum High Level Parallel/Serial Control Pulse Width ( $\mathrm{t}_{\mathrm{WH}(\mathrm{P} / \mathrm{s})}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | $\begin{aligned} & 830 \\ & 200 \end{aligned}$ | ns |
| Clock Rise Time ( $\mathrm{trcL}^{\text {) }}$ ) or Clock Fall Time ( $\mathrm{t}_{\mathrm{f} \mathrm{CL}}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | . | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| Set-up Time | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 100 \\ & 50 \end{aligned}$ | $\begin{aligned} & 500 \\ & 100 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Maximum Clock Frequency ( $\mathrm{f}_{\mathrm{CL}}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0.6 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 5 \end{aligned}$ |  | MHz <br> MHz |
| Input Capacitance ( $\mathrm{C}_{1}$ ) (Note 2) | Any Input |  | 5 |  | pF |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Capacitance is guaranteed by periodic testing.

## CD4022M/CD4022C divide-by-8 counter/divider with 8 decoded outputs

## general description

The CD4022M/CD4022C is a 4 -stage divide-by- 8 Johnson counter with 8 decoded outputs and a carry-out bit. The counter is cleared to its zero count by a logical " 1 " on its reset line. The counter is advanced on the positive edge of the clock signal when the clock enable signal is in the logical " 0 " state.

The configuration of the CD4022M/CD4022C permits medium speed operation and assures an error free counting sequence. The 8 decoded outputs are normally in the logical " 0 " state and go to the logical " 1 " state only at their respective time slot. Each decoded output remains high for 1 full clock cycle. The carry-out signal completes a full cycle for every 8 clock input cycles and is used as a ripple carry signal to any succeeding stages.

## features

- Wide supply voltage range 3.0 V to 15 V
- High noise immunity
$0.45 \mathrm{~V}_{\text {DD }}$ typ 5.0 MHz typ with $10 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}}$ $10 \mu \mathrm{~W}$ typ
- Low power
- Fully static operation


## applications

- Automotive
- Instrumentation
- Medical electronics
- Alarm systems
- Industrial electronics
- Remote metering


## logic and connection diagrams



## absolute maximum ratings

Voltage at Any Pin
Operating Temperature Range

## CD4022M

 CD4022CStoarge Temperature Range
Package Dissipation
Operating $\mathrm{V}_{\mathrm{DD}}$ Range
Lead Temperature (Soldering, 10 seconds)
$V_{S S}-0.3 V$ to $V_{S S}+15.5 \mathrm{~V}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ 500 mW
$\mathrm{V}_{\mathrm{SS}}+3.0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+15 \mathrm{~V}$ $300^{\circ} \mathrm{C}$
dc electrical characteristics CD4022M

| PARAMETER | CONDITIONS | L.IMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-55^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $125^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Quiescent Device | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  |  | 5.0 |  | 0.3 | 5.0 |  |  | 300 | $\mu \mathrm{A}$ |
| Current ( $I_{L}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 10 |  | 0.5 | 10 |  |  | 600 | $\mu \mathrm{A}$ |
| Quiescent Device Dissi- | $\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V}$ |  |  | 25 |  | 1.5 | 25 |  |  | 1,500 | $\mu \mathrm{W}$ |
| pation/Package ( $\mathrm{P}_{\mathrm{D}}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 100 |  | 5.0 | 100 |  |  | 6,000 | $\mu \mathrm{W}$ |
| Output Voltage Low | $V_{D D}=5.0 \mathrm{~V}$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | v |
| Level ( $\mathrm{V}_{\text {OL }}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | $v$ |
| Output Voltage High | $V_{D D}=5.0 \mathrm{~V}$ | 4.99 |  |  | 4.99 | 5.0 |  | 4.95 |  |  | $v$ |
| Level ( $\mathrm{V}_{\mathrm{OH}}$ ) | $V_{D D}=10 \mathrm{~V}$ | 9.99 |  |  | 9.99 | 10 |  | 9.95 |  |  | v |
| Noise Immunity ( $\mathrm{V}_{\mathrm{NL}}$ ) | $\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.8 \mathrm{~V}$ | 1.5 |  |  | 1.5 | 2.25 |  | 1.4 |  |  | $v$ |
| (All Inputs) | $V_{D D}=10 \mathrm{~V}, V_{O}=1.0 \mathrm{~V}$ | 3.0 |  |  | 3.0 | 4.5 |  | 2.9 |  |  | v |
| Noise Immunity ( $\mathrm{V}_{\mathrm{NH}}$ ) | $\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V}, \mathrm{~V}_{0}=4.2 \mathrm{~V}$ | 1.4 |  |  | 1.5 | 2.25 |  | 1.5 |  |  | $v$ |
| (All Inputs) | $V_{D D}=10 \mathrm{~V}, V_{O}=9.0 \mathrm{~V}$ | 2.9 |  |  | 3.0 | 4.5 |  | 3.0 |  |  | v |
| Output Drive Current | Decoded Outputs |  |  |  |  |  |  |  |  |  |  |
| N -Channel ( $\mathrm{I}_{\mathrm{D}} \mathrm{N}$ ) |  | $0.062$ |  |  | 0.05 | 0.15 |  | 0.035 |  |  | mA |
|  | $V_{D D}=10 \mathrm{~V}, V_{O}=0.5 \mathrm{~V}$ | $0.12$ |  |  | 0.1 | 0.3 |  | 0.07 |  |  | mA |
| Output Drive Current | Carry Outputs |  |  |  |  |  |  |  |  |  |  |
| N-Channel ( $\mathrm{I}_{\mathrm{D}} \mathrm{N}$ ) | $v_{D D}=5.0 \mathrm{~V}, V_{O}=0.5 \mathrm{~V}$ | $0.185$ |  |  | 0.15 | 0.5 |  | 0.105 |  |  | mA |
|  | $v_{D D}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V}$ | 0.375 |  |  | 0.3 | 1.0 |  | 0.21 |  |  | mA |
| Output Drive Current | Decoded Outputs |  |  |  |  |  |  |  |  |  |  |
| P-Channel ( ${ }_{\text {D }}$ P) | $\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=4.5 \mathrm{~V}$ | -0.038 |  |  | -0.03 | -0.075 |  | -0.021 |  |  | mA |
|  | $\mathrm{V}_{D D}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=9.5 \mathrm{~V}$ | $-0.062$ |  |  | -0.05 | -0.15 |  | $-0.035$ |  |  | mA |
| Output Drive Current | Carry Outputs |  |  |  |  |  |  |  |  |  |  |
| P.Channel ( ${ }_{0} \mathrm{P}$ ) | $V_{D D}=5.0 \mathrm{~V}, V_{O}=4.5 \mathrm{~V}$ | -0.185 |  |  | $-0.15$ | -0.4 |  | -0.105 |  |  | mA |
|  | $V_{D D}=10 \mathrm{~V}, V_{O}=9.5 \mathrm{~V}$ | -0.375 |  |  | -0.3 | -0.8 |  | -0.21 |  |  | mA |
| Input Current ( 11 ) |  |  |  |  |  | 10 |  |  |  |  | pA |

dc electrical characteristics CD4022C

| PARAMETER | CONDITIONS | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Quiescent Device | $\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V}$ |  |  | 50 |  | 0.5 | 50 |  |  |  | $\mu \mathrm{A}$ |
| Current ( $L_{\text {L }}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 100 |  | 1.0 | 100 |  |  | 1,400 | $\mu \mathrm{A}$ |
| Quiescent Device Dissi- | $\mathrm{V}_{\text {D }}=5.0 \mathrm{~V}$ |  |  | 350 |  | 2.5 | 250 |  |  | 3,500 | $\mu \mathrm{W}$ |
| pation/Package ( $\mathrm{P}_{\mathrm{D}}$ ) | $V_{\text {DD }}=10 \mathrm{~V}$ |  |  | 1,000 |  | 10 | 1,000 |  |  | 14,000 | $\mu \mathrm{W}$ |
| Output Voltage Low | $\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V}$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | v |
| Level ( $\mathrm{V}_{\text {OL }}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | v |
| Output Voltage High | $\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V}$ | 4.99 |  |  | 4.99 | 5.0 |  | 4.95 |  |  | v |
| Level ( $\mathrm{V}_{\mathrm{OH}}$ ) | $V_{D D}=10 \mathrm{~V}$ | 9.99 |  |  | 9.99 | 10 |  | 9.95 |  |  | V |
| Noise Immunity ( $\mathrm{V}_{\mathrm{NL}}$ ) | $\mathrm{V}_{\text {DO }}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.8 \mathrm{~V}$ | 1.5 |  |  | 1.5 | 2.25 |  | 1.4 |  |  | $v$ |
| (All Inputs) | $V_{D D}=10 \mathrm{~V}, \mathrm{~V}_{0}=1.0 \mathrm{~V}$ | 3.0 |  |  | 3.0 | 4.5 |  | 2.9 |  |  | V |
| Noise Immunity ( $\mathrm{V}_{\mathrm{NH}}$ ) | $\mathrm{V}_{D D}=5.0 \mathrm{~V}, \mathrm{~V}_{0}=4.2 \mathrm{~V}$ | 1.4 |  |  | 1.5 | 2.25 |  | 1.5 |  |  | v |
| (All Inputs) | $\mathrm{V}_{D D}=10 \mathrm{~V}, \mathrm{~V}_{0}=9.0 \mathrm{~V}$ | 2.9 |  |  | 3.0 | 4.5 |  | 3.0 |  |  | v |
| Output Drive Current | Decoded Outputs |  |  |  |  |  |  |  |  |  |  |
| N -Channel ( $\mathrm{I}_{\mathrm{D}} \mathrm{N}$ ) | $\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V}, \mathrm{~V}_{0}=0.5 \mathrm{~V}$ | 0.03 |  |  | 0.025 | 0.15 |  | 0.02 |  |  | mA |
|  | $\mathrm{V}_{D D}=10 \mathrm{~V}, \mathrm{~V}_{0}=0.5 \mathrm{~V}$ | 0.06 |  |  | 0.05 | 0.3 |  | 0.04 |  |  | mA |
| Output Drive Current | Carry Outputs |  | - |  |  |  |  |  |  |  |  |
| N -Channel ( $\mathrm{I}_{\mathrm{D}} \mathrm{N}$ ) | $V_{D D}=5.0 \mathrm{~V}, \mathrm{~V}_{0}=0.5 \mathrm{~V}$ | 0.095 |  |  | 0.08 | 0.5 |  | 0.065 |  |  | mA |
|  | $V_{D D}=10 \mathrm{~V}, \mathrm{~V}_{0}=0.5 \mathrm{~V}$ | 0.155 |  |  | 0.13 | 1.0 |  | 0.105 |  |  | mA |
| Output Drive Current |  |  |  | . |  |  |  |  |  |  |  |
| P-Channel ( ${ }_{\text {D }}$ P ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V}, V_{O}=4.5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V}, V_{O}=9.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -0.018 \\ & -0.06 \end{aligned}$ |  |  | -0.015 -0.05 | $\begin{aligned} & -0.075 \\ & -0.15 \end{aligned}$ |  | -0.012 -0.04 |  |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Output Drive Current P-Channel (IDP) |  |  |  |  |  |  |  |  |  |  |  |
| P-Channel ( ${ }_{\text {D }}$ P ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V}, V_{O}=4.5 \mathrm{~V} \\ & V_{D D}=1 \mathrm{~V}, V_{O}=9.5 \end{aligned}$ | $\begin{aligned} & -0.095 \\ & -0.155 \end{aligned}$ |  |  | -0.13 | -0.8 |  | -0.105 |  |  | mA |
| Input Current ( 11 ) |  |  |  |  |  | 10 |  |  |  |  | pA |

ac electrical characteristics CD4022M
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$. Typical Temperature Coefficient for all values of $\mathrm{V}_{\mathrm{DD}}=0.3 \% /{ }^{\circ} \mathrm{C}$.

| PARAMETER | CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| CLOCKED OPERATION |  |  |  |  |  |
| Propagation Delay Time Carry- <br> Out Line ( $\mathrm{t}_{\mathrm{PHL}}=\mathrm{t}_{\mathrm{PLH}}$ ) <br> Propagation Delay Time Decode- <br> Out Lines ( $\mathrm{t}_{\mathrm{PHL}}=\mathrm{t}_{\mathrm{PLH}}$ ) <br> Transition Time Carry-Out Line $\left(t_{T H L}=t_{T L H}\right)$ <br> Transition Time Decode-Out Lines ( $\mathrm{t}_{\mathrm{THL}}=\mathrm{t}_{\mathrm{TLH}}$ ) <br> Minimum Clock Pulse Width ( $\mathrm{t}_{\mathbf{W} L}=\mathrm{t}_{\mathrm{WH}}$ ) <br> Minimum Clock Pulse Width ( $\mathrm{t}_{\mathrm{WL}}=\mathrm{t}_{\mathrm{WH}}$ ) <br> Clock Rise and Fall Time ( $\mathrm{t}_{\mathrm{rcL}}$ ) <br> Clock Rise and Fall Time ( $\mathrm{t}_{\mathrm{f} \mathrm{CL}}$ ) <br> Clock Enable Set-Up Time <br> Maximum Clock Frequency ( $f_{\mathrm{cL}}$ ) <br> Input Capacitance ( $\mathrm{C}_{1}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ <br> Any Input | $\begin{aligned} & 350 \\ & 150 \\ & 1.0 \\ & 3.0 \end{aligned}$ | 325 <br> 125 <br> 400 <br> 200 <br> 85 <br> 50 <br> 300 <br> 125 <br> 250 <br> 85 <br> 175 <br> 75 <br> 2.5 <br> 5.0 <br> 5.0 | 1,000 250 1,200 400 300 100 900 250 500 170 15 15 |  |
| RESET OPERATION |  |  |  |  |  |
| Propagation Delay Time Carry- <br> Out Line ( $\mathrm{t}_{\mathrm{PLH}}$ ) <br> Propagation Delay Time Decode- <br> Out Line ( $\mathrm{t}_{\mathrm{PLH}}$ ) <br> Minimum Reset Pulse Width ( $t_{\text {wL }}$ ) <br> Minimum Reset Puise Width ( $\mathrm{t}_{\mathrm{wh}}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 300 \\ & 125 \\ & 500 \\ & 200 \\ & 150 \\ & 75 \end{aligned}$ | $\begin{aligned} & 900 \\ & 250 \\ & 1,250 \\ & 400 \\ & 300 \\ & 150 \end{aligned}$ | ns <br> ns <br> ns <br> ns <br> ns <br> ns |

ac electrical characteristics CD4022C

| PARAMETER | CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| CLOCKED OPERATION |  |  |  |  |  |
| Propagation Delay Time Carry- <br> Out Line ( $\mathrm{t}_{\mathrm{PHL}}=\mathrm{t}_{\mathrm{PLH}}$ ) <br> Propagation Delay Time Decode- <br> Out Line ( $\mathrm{t}_{\mathrm{PHL}}=\mathrm{t}_{\mathrm{PLH}}$ ) <br> Transition Time Carry-Out Line $\left(t_{T H L}=t_{T L H}\right)$ <br> Transition Time Decode-Out <br> Lines ( $\mathrm{t}_{\mathrm{THL}}=\mathrm{t}_{\mathrm{TLH}}$ ) <br> Minimum Clock Pulse Width ( $\mathrm{t}_{\mathrm{WL}}=\mathrm{t}_{\mathrm{WH}}$ ) <br> Minimum Clock. Pulse Width ( $\mathrm{t}_{\text {WL }}=\mathrm{t}_{\text {WH }}$ ) <br> Clock Rise and Fall Time ( $\mathrm{t}_{\mathrm{rcL}}$ ) <br> Clock Rise and Fall Time ( $\mathrm{t}_{\mathrm{f} C \mathrm{~L}}$ ) <br> Clock Enable Set-Up Time <br> Maximum Clock Frequency ( $\mathrm{f}_{\mathrm{CL}}$ ) <br> Input Capacitance ( $C_{1}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ <br> Any Input | $\begin{aligned} & 700 \\ & 300 \\ & 0.6 \\ & 2.0 \end{aligned}$ | $\begin{gathered} 325 \\ 125 \\ 400 \\ 200 \\ 85 \\ 50 \\ 300 \\ 125 \\ -250 \\ 85 \\ \\ \\ \hline 175 \\ 75 \\ 2.5 \\ 5.0 \\ 5.0 \end{gathered}$ | 1,300 <br> 500 <br> 1,600 <br> 800 <br> 340 <br> 200 <br> 1,200 <br> 500 <br> 830 <br> 250 <br> 15 <br> 15 |  |
| RESET OPERATION |  |  |  |  |  |
| Propagation Delay Time Carry- <br> Out Line ( $\mathrm{t}_{\mathrm{PHL}}$ ) <br> Propagation Delay Time Decode- <br> Out Line (tpLH) <br> Minimum Reset Pulse Width ( $\mathrm{t}_{\mathbf{w L}}$ ) <br> Minimum Reset Pulse Width ( $\mathbf{t w H}_{\mathbf{W}}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 300 \\ & 125 \\ & 500 \\ & 200 \\ & 150 \\ & 75 \end{aligned}$ | 1,200 <br> 500 <br> 2,500 <br> 800 <br> 600 <br> 300 |  |

timing diagram


CD4024M／CD4024C 7－stage ripple－carry binary counter／divider

## general description

The CD4024M／CD4024C is a 7－stage ripple－carry binary counter．Buffered outputs are externally available from stages 1 through 7．The counter is reset to its logical＂ 0 ＂ state by a logical＂ 1 ＂on the reset input．The counter is advanced one count on the negative transition of each clock pulse．

## features

－Wide supply voltage range
3.0 V to 15 V
$0.45 \mathrm{~V}_{\mathrm{cc}}$ typ
－High speed
－Fully static operation
－Low power
－Frequency dividing circuits
－Time－delay circuits
－Counter control

## logic diagram



## connection diagram



## absolute maximum ratings (Note 1)

Voltage at Any Pin
Operating Temperature Range
CD4024M
CD4024C
Storage Temperature Range
Package Dissipation
Operating $V_{D D}$ Range
Leading Temperature (Soldering, 10 seconds)

$$
\mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{SS}}+15.5
$$

$$
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
$$

$$
-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
$$

$$
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
$$

500 mW
$\mathrm{V}_{\mathrm{SS}}+3.0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+15 \mathrm{~V}$
$300^{\circ} \mathrm{C}$
dc electrical characteristics CD4024M

| PARAMETERS | CONDITIONS | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-55^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $125^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Quiescent Device Current ( ${ }_{\text {L }}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | 5 10 |  | $\begin{aligned} & 0.3 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & 5 \\ & 10 \end{aligned}$ |  |  | $\begin{aligned} & 300 \\ & 600 \end{aligned}$ | $\begin{gathered} \mu \mathrm{A} \\ \mu \mathrm{~A} \end{gathered}$ |
| Quiescent Device Dissipation Package ( $P_{D}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 25 \\ & 100 \end{aligned}$ |  | 1.5 5 | $\begin{aligned} & 25 \\ & 100 \end{aligned}$ |  |  | 1,500 6,000 | $\mu \mathrm{W}$ |
| Output Voltage <br> Low-Level ( $\mathrm{V}_{\mathrm{OL}}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 0.01 \\ & 0.01 \end{aligned}$ |  | 5 0 0 | $\begin{aligned} & 0.01 \\ & 0.01 \end{aligned}$ |  |  | $0.05$ | V V |
| Output Voltage High-Level ( $\mathrm{V}_{\mathrm{OH}}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 4.99 \\ & 9.99 \end{aligned}$ |  |  | $\begin{aligned} & 4.99 \\ & 9.99 \end{aligned}$ | $\begin{aligned} & 5 \\ & 10 \end{aligned}$ |  | 4.95 9.95 |  |  | v |
| Noise Immunity (All Inputs) ( $\mathrm{V}_{\mathrm{NL}}$ ) | $\begin{aligned} & V_{O}=0.8 \mathrm{~V}, \\ & V_{O D}=1 \mathrm{~V}, \quad V_{D D}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 3 \end{aligned}$ |  |  | 1.5 3 | $\begin{aligned} & 2.25 \\ & 4.5 \end{aligned}$ |  | 1.4 2.9 |  |  | v |
| Noise Immunity (All Inputs) ( $\mathrm{V}_{\mathrm{NH}}$ ) | $\begin{array}{ll} V_{O}=4.2 \mathrm{~V}, & V_{D D}=5 \mathrm{~V} \\ V_{O}=9 \mathrm{~V}, & V_{D D}=10 \mathrm{~V} \end{array}$ | $\begin{aligned} & 1.4 \\ & 2.9 \end{aligned}$ |  |  | 1.5 3 | $\begin{aligned} & 2.25 \\ & 4.5 \end{aligned}$ |  | 1.5 3 |  |  | $\begin{aligned} & v \\ & v \end{aligned}$ |
| Output Drive Current <br> N -Channel ( $\mathrm{I}_{\mathrm{D}} \mathrm{N}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0.31 \\ & 0.62 \end{aligned}$ |  |  | 0.25 0.5 | 0.5 1 |  | 0.175 0.35 |  |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Output Device Current P-Channel ( $I_{D} P$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -0.19 \\ & -0.45 \end{aligned}$ |  |  |  | -0.3 -0.7 |  | $\left\lvert\, \begin{aligned} & -0.105 \\ & -0.25 \end{aligned}\right.$ |  |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Input Current ( 1,1 ) |  |  |  |  |  |  |  |  |  |  | pA |

## dc electrical characteristics CD 4024 C

| PARAMETERS | CONDITIONS | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Quiescent Device Current ( $I_{L}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | 50 100 |  | 0.5 1 | 50 100 |  |  | 700 1,400 | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Quiescent Device Dissipation | $V_{D D}=5 \mathrm{~V}$ |  |  | 250 |  | 2.5 | 250 |  |  | 3,500 | $\mu \mathrm{A}$ |
| Package ( $\mathrm{P}_{\mathrm{D}}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 1,000 |  | 10 | 1,000 |  |  | 14,000 | $\mu \mathrm{A}$ |
| Output Voltage | $V_{D D}=5 \mathrm{~V}$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | $v$ |
| Low-Level ( $\mathrm{V}_{\text {OL }}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | v |
| Output Voltage | $\mathrm{V}_{\text {DD }}=5 \mathrm{~V}$ | 4.99 |  |  | 4.99 | 5 |  | 4.95 |  |  | $v$ |
| High-Level ( $\mathrm{V}_{\mathrm{OH}}$ ) | $V_{D D}=10 \mathrm{~V}$ | 9.99 |  |  | 9.99 | 10 |  | 9.95 |  |  | V |
| Noise Immunity | $\mathrm{V}_{\mathrm{O}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 1.5 |  |  | 1.5 | 2.25 |  |  |  |  |  |
| (All Inputs) ( $\mathrm{V}_{\mathrm{NL}}$ ) | $V_{O}=1 \mathrm{~V}, \quad V_{D D}=10 \mathrm{~V}$ | 3 |  |  | 3 | 4.5 |  | 2.9 |  |  | v |
| Noise Immunity | $V_{O}=4.2 \mathrm{~V}, V_{D D}=5 \mathrm{~V}$ | 1.4 |  |  | 1.5 | 2.25 |  | 1.5 |  |  |  |
| (All Inputs) $\left(\mathrm{V}_{\mathrm{NH}}\right)$ | $V_{O}=9 \mathrm{~V}, \quad V_{D D}=10 \mathrm{~V}$ | 2.9 |  |  | 3 | 4.5 |  | 3 |  |  | v |
| Output Drive Current | $V_{\text {DO }}=5 \mathrm{~V}$ | 0.15 |  |  | 0.12 | 0.5 |  | 0.95 |  |  | mA |
| N -Channel ( $\mathrm{I}_{0} \mathrm{~N}$ ) | $V_{D D}=10 \mathrm{~V}$ | 0.31 |  |  | 0.25 | 1 |  | 0.2 |  |  | mA |
| Output Drive Current | $V_{D D}=5 \mathrm{~V}$ | $-0.145$ |  |  | -0.12 | -0.3 |  | -0.95 |  |  | mA |
| P-Channel ( $1_{0} \mathrm{P}$ ) | $V_{D D}=10 \mathrm{~V}$ | -0.31 |  |  | -0.25 | $-0.7$ |  | -0.2 |  |  | mA |
| Input Current ( 11 ) |  |  |  |  |  | 10 |  |  |  |  | pA |

ac electrical characteristics CD4024M

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\phi$ INPUT OPERATION |  |  |  |  |  |
| Propagation Delay Time ( $\mathrm{t}_{\text {PHL }}, \mathrm{t}_{\text {PLH }}$ ) <br> (Note 3) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | 150 70 | $\begin{aligned} & 350 \\ & 125 \end{aligned}$ | ns |
| Transition Time ( $\mathrm{T}_{\text {THL }}, \mathrm{t}_{\text {TLH }}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} . \end{aligned}$ |  | $\begin{aligned} & 75 \\ & 40 \end{aligned}$ | $\begin{aligned} & 225 \\ & 125 \end{aligned}$ | ns |
| Minimum Input-Pulse Width ( $\mathrm{t}_{\mathrm{WL}}, \mathrm{t}_{\text {WH }}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 75 \\ & 40 \end{aligned}$ | $\begin{aligned} & 330 \\ & 125 \end{aligned}$ | ns |
| Input Pulse Time ( $\mathrm{t}_{\mathrm{r} \phi}, \mathrm{t}_{\text {¢ }}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 15 \\ & 10 \end{aligned}$ | ns |
| Maximum Input Pulse Frequency ( $\mathrm{f} \phi$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 4 \end{aligned}$ | $\begin{aligned} & 5 \\ & 12 \end{aligned}$ |  | MHz <br> MHz |
| Input Capacitance ( $\mathrm{C}_{1}$ ) (Note 2) | Any Input |  | 5 |  | pF |
| RESET OPERATION |  |  |  |  |  |
| Propagation Delay Time ( $\mathrm{tPHL}^{\text {P }}$ ) $)$ | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | $\begin{aligned} & 700 \\ & 350 \end{aligned}$ | ns |
| Minimum Pulse Reset Width ( $\mathrm{t}_{\mathbf{W H}(\mathrm{R})}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | $\begin{aligned} & 500 \\ & 300 \end{aligned}$ | ns |

ac electrical characteristics CD4024C


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Capacitance is guaranteed by periodic testing.
Note 3: To Q1 output.

## schematic diagram



## CD4025M/CD4025C triple 3-input NOR gate

## general description

These NOR gates are monolithic complementary MOS (CMOS) integrated circuits. The N and P . channel enhancement mode transistors provide a symmetrical circuit with output swings essentially equal to the supply voltage. This results in high noise immunity over a wide supply voltage range. No dc power other than that caused by leakage current is consumed during static conditions. All inputs are protected against static discharge and latching conditions.

## features

- Wide supply voltage range
3.0 V to 15 V
- Low power
- High noise immunity $0.45 \mathrm{~V}_{\mathrm{DD}}$ (typ.)
- Medium speed $\quad t_{\text {PHL }}=t_{\text {PLH }}=25$ ns (typ.) operation
at $C_{L}=15 \mathrm{pF}$


## applications

- Automotive
- Data terminals
- Instrumentation
- Medical electronics
- Industrial controls
- Remote metering
- Computers


## logic and connection diagrams


tof View

## absolute maximum ratings

Voltage at Any Pin (Note 1)
Operating Temperature Range
CD4025M
CD4025C
Storage Temperature Range
Package Dissipation
Operating $\mathrm{V}_{\mathrm{DD}}$ Range
Lead Temperature (Soldering, 10 seconds)
$V_{S S}-0.3 V$ to $V_{S S}+15.5 V$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
500 mW
$\mathrm{V}_{\mathrm{Ss}}+3.0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{Ss}}+15 \mathrm{~V}$ $300^{\circ} \mathrm{C}$
dc electrical characteristics CD4025M

| PARAMETER | CONDITIONS | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-55^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $125^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Quiescent Device Current (IL) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 0.05 \\ & 0.1 \end{aligned}$ |  | $\begin{aligned} & 0.001 \\ & 0.001 \end{aligned}$ | $\begin{aligned} & 0.05 \\ & 0.1 \end{aligned}$ |  |  | $\begin{aligned} & 3.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Quiescent Device Dissi- | $V_{\text {OD }}=5.0 \mathrm{~V}$ |  |  | 0.25 |  | 0.005 | 0.25 |  |  | 15 | $\mu \mathrm{W}$ |
| pation Package ( $\mathrm{P}_{\mathrm{D}}$ ) | $V_{\text {DO }}=10 \mathrm{~V}$ |  |  | 1.0 |  | 0.01 | 1.0 |  |  | 60 | $\mu \mathrm{W}$ |
| Output Voltage Low | $V_{1}=V_{S S}, I_{O}=0 \mathrm{~A}, V_{D D}=5.0 \mathrm{~V}$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | v |
| Level ( $\mathrm{V}_{\mathrm{OL}}$ ) | $V_{1}=V_{S S}, I_{0}=0 \mathrm{~A}, \mathrm{~V}_{D D}=10 \mathrm{~V}$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | v |
| Output Voltage High | $V_{1}=V_{D D}, l_{0}=0 A, V_{D D}=5.0 \mathrm{~V}$ | 4.99 |  |  | 4.99 | 5.0 |  | 4.95 |  |  | $v$ |
| Level ( $\mathrm{VOH}_{\mathrm{OH}}$ ) | $V_{1}=V_{D D}, I_{O}=0 \mathrm{~A}, V_{D D}=10 \mathrm{~V}$ | 9.99 |  |  | 9.99 | 10 |  | 9.95 |  |  | v |
| Noise Immunity | $\mathrm{V}_{0}=0, V_{O}=4.3 \mathrm{~V}, \mathrm{~V}_{\text {DD }}=5.0 \mathrm{~V}$ | 1.5 |  |  | 1.5 | 2.25 |  | 1.4 |  |  | v |
| ( $\mathrm{V}_{\mathrm{NL}}$ ) (All Inputs) | $\mathrm{I}_{0}=0, \mathrm{~V}_{O}=9.3 \mathrm{~V}, \mathrm{~V}_{D D}=10 \mathrm{~V}$ | 3.0 |  |  | 3.0 | 4.5 |  | 2.9 |  |  | v |
| Noise Immunity | $\mathrm{I}_{\mathrm{O}}=0, \mathrm{~V}_{\mathrm{O}}=0.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | $1.4$ |  |  | 1.5 | $-2.25$ |  | 1.5 |  |  | $v$ |
| $\left(\mathrm{V}_{\mathrm{NH}}\right)$ (All Inputs) | $\mathrm{I}_{\mathrm{O}}=0, \mathrm{~V}_{\mathrm{O}}=0.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 2.9 |  |  | 3.0 | $4.5$ |  | 3.0 | , |  | $v$ |
| Output Drive Current | V $V_{\text {l }}=V_{D D}, V_{O}=0.4, V_{D D}=5.0 \mathrm{~V}$ | 0.5 |  |  | 0.40 |  |  | 0.28 |  |  | mA |
| N -Channel ( $\mathrm{I}_{\mathrm{D}} \mathrm{N}$ ) | $V_{1}=V_{D D}, V_{O}=0.5, V_{D D}=10 \mathrm{~V}$ | 1.1 |  |  | 0.9 |  |  | 0.65 |  |  | mA |
| Output Drive Current | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{O}} \neq 2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | -0.62 |  |  | -0.5 |  |  | -0.35 |  |  | mA |
| P-Channel ( $1_{0} \mathrm{P}$ ) | $\mathrm{V}_{1}=\mathrm{V}_{\text {SS }}, \mathrm{V}_{\mathrm{O}}=9.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=10 \mathrm{~V}$ | -0.62 |  |  | -0.5 |  |  | -0.35 |  |  | mA |
| Input Current ( 11 ) |  |  |  |  |  | 10 |  |  |  |  | pA |

dc electrical characteristics CD4025C

| PARAMETER | CONDITIONS | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Quiescent Device Current ( $I_{L}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 0.5 \\ & 1.0 \end{aligned}$ |  | 0.005 | 0.5 1.0 |  |  | $\begin{aligned} & 15 \\ & 30 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Quiescent Device Dissi- | $\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V}$ |  |  | 0.25 |  | 0.025 | 2.5 |  |  | 75 | $\mu \mathrm{A}$ |
| pation Package ( $\mathrm{P}_{\mathrm{D}}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 10 |  | 0.05 | 10 |  |  | 300 | $\mu \mathrm{W}$ |
| Output Voltage Low | $V_{1}=V_{S S}, I_{0}=0 \mathrm{~A}, \mathrm{~V}_{\text {DD }}=5.0 \mathrm{~V}$ |  |  | 0.01 |  |  | 0.01 |  |  | 0.05 | $v$ |
| Level ( $\mathrm{V}_{\mathrm{OL}}$ ) | $V_{1}=V_{S S}, I_{O}=0 \mathrm{~A}, V_{D D}=10 \mathrm{~V}$ |  |  | 0.01 |  |  | 0.01 |  |  | 0.05 | v |
| Output Voltage High | $V_{1}=V_{D D}, 1_{0}=0 A, V_{D D}=5.0 \mathrm{~V}$ | 4.99 |  |  | 4.99 | 5.0 |  | 4.95 |  |  | $v$ |
| Level ( $\mathrm{V}_{\mathrm{OH}}$ ) | $V_{1}=V_{D D}, I_{0}=0 A, V_{D D}=10 \mathrm{~V}$ | 9.99 |  |  | 9.99 | 10 |  | 9.95 |  |  | v |
| Noise Immunity | $I_{O}=0, v_{O}=4.3 \mathrm{~V}, v_{D D}=5.0 \mathrm{~V}$ | 1.5 |  |  | 1.5 | 2.25 |  | 1.4 |  |  | v |
| ( $\mathrm{V}_{\mathrm{NL}}$ ) (All Inputs) | $I_{O}=0, V_{O}=9.3 \mathrm{~V}, V_{D D}=10 \mathrm{~V}$ | 3.0 |  |  | 3.0 | 4.5 |  | 2.9 |  |  | V |
| Noise Immunity ( $\mathrm{V}_{\mathrm{NH}}$ )(All Inputs) | $\begin{aligned} & I_{O}=0, V_{O}=0.7 \mathrm{~V}, V_{D D}=5.0 \mathrm{~V} \\ & I_{O}=0, V_{O}=0.7 \mathrm{~V}, V_{D D}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1.4 \\ & 2.9 \end{aligned}$ |  |  | 1.5 3.0 | $2.25$ $4.5$ |  | 1.5 3.0 |  |  | v |
|  |  |  |  |  |  |  | . |  |  |  |  |
|  | $V_{1}=V_{D D}, V_{O}=0.4 \mathrm{~V}, V_{D D}=5.0 \mathrm{~V}$ | 0.35 |  |  | 0.3 | 1.0 |  | 0.24 |  |  | mA |
| N -Channel ( $\mathrm{I}_{\mathrm{o}} \mathrm{N}$ ) | $V_{1}=V_{D D}, V_{O}=0.5 \mathrm{~V}, V_{D D}=10 \mathrm{~V}$ | 0.72 |  |  | 0.6 | 2.5 |  | 0.48 |  |  | mA |
| Output Drive Current | $V_{1}=V_{S S}, V_{O} \neq 2.5 \mathrm{~V}, V_{D D}=5.0 \mathrm{~V}$ | -0.35 |  |  | -0.3 | $-2.0$ |  | $-0.24$ |  |  | mA |
| P-Channel ( $I_{D} P$ ) | $V_{1}=V_{S S}, V_{O}=9.5 \mathrm{~V}, \mathrm{~V}_{\text {DD }}=10 \mathrm{~V}$ | -0.3 |  |  | -0.25 | $-1.0$ |  | -0.2 |  |  | mA |
| Input Current ( $1_{1}$ ) |  |  |  |  |  | 10 |  |  |  |  | pA |

Note 1: This device should not be connected to circuits with the power on because high transient voltages may cause permanent damage.
ac electrical characteristics CD4025M
$T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$. Typical temperature coefficient for all values of $\mathrm{V}_{D D}=0.3 \% /{ }^{\circ} \mathrm{C}$.

| PARAMETER | CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| Propagation Delay Time High to | $V_{\text {DD }}=5.0 \mathrm{~V}$ |  | 35 | 50 | ns |
| Low Level ( $\mathrm{t}_{\text {PHL }}$ ) | $V_{D D}=10 \mathrm{~V}$ |  | 25 | 40 | ns |
| Propagation Delay Time Low to | $V_{D D}=5.0 \mathrm{~V}$ |  | 35 | 70 | ns |
| High Level ( $\mathrm{t}_{\text {PLH }}$ ) | $V_{D D}=10 \mathrm{~V}$ |  | 25 | 45 | ns |
| Transition Time High to Low | $V_{\text {DD }}=5.0 \mathrm{~V}$ |  | 65 | 125 | ns |
| Level ( $\mathrm{t}_{\text {+ }}$ L ) | $V_{D D}=10 \mathrm{~V}$ |  | 35 | 70 | ns |
| Transition Time Low to High | $V_{D D}=5.0 \mathrm{~V}$ |  | 65 | 175 | ns |
| Level ( $\mathrm{t}_{\text {TLH }}$ ) | $V_{D D}=10 \mathrm{~V}$ |  | - 35 | 75 | ns |
| Input Capacitance ( $\mathrm{C}_{1}$ ) | Any Input |  | 5.0 |  | pF |

ac electrical characteristics CD4025C
$T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$. Typical temperature coefficient for all values of $\mathrm{V}_{\mathrm{DD}}=0.3 \% /{ }^{\circ} \mathrm{C}$.

| PARAMETER | CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| Propagation Delay Time High to | $V_{D D}=5.0 \mathrm{~V}$ |  | 35 | 80 | ns |
| Low Level ( $\mathrm{t}_{\text {PHL }}$ ) | $V_{D D}=10 \mathrm{~V}$ |  | 25 | 55 | ns |
| Propagation Delay Time Low to | $V_{\text {DD }}=5.0 \mathrm{~V}$ |  | 35 | 120 | ns |
| High Level (tplH) | $V_{D D}=1.0 \mathrm{~V}$ |  | 25 | 65 | ns |
| Transition Time High to Low | $V_{D D}=5.0 \mathrm{~V}$ |  | 65 | 200 | ns |
| Level ( $\mathrm{T}_{\text {HLL }}$ ) | $V_{D D}=10 \mathrm{~V}$ |  | 35 | 115 | ns |
| Transition Time Low to High | $V_{\text {DD }}=5.0 \mathrm{~V}$ |  | 65 | 300 | ns |
| Level ( $\mathrm{t}_{\text {TLH }}$ ) | $V_{D D}=10 \mathrm{~V}$ |  | 35 | 125 | ns |
| - Input Capacitance ( $\mathrm{C}_{1}$ ) | Any Input |  | 5.0 |  | pF |

## CD4027M／CD4027C dual JK master／slave flip－flop with set and reset

## general description

These dual JK flip－flops are monolithic Comple－ mentary MOS（CMOS）integrated circuits con－ structed with N and P －channel enhancement mode transistors．Each flip－flop has independent J，K， set，reset and clock inputs and buffered Q and $\overline{\mathrm{Q}}$ outputs．These flip－flops are edge sensitive to the clock input and change state on the positive going transition of the clock pulses．Set or reset is independent of the clock and is accomplished by a high level on the respective input．

## features

－Wide supply voltage range
3.0 V to 15 V
－Low power
－Medium speed operation
－High noise immunity

## applications

－Automotive
－Data terminals
－Instrumentation
－Medical electronics
－Alarm systems
－Remote metering
－Computers

## schematic diagram



## connection diagram


truth table

| ${ }^{\bullet} t_{n-1}$ INPUTS |  |  |  |  |  | ${ }^{1} t_{n}$ OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CL＊ | $J$ | K | S | R | 0 | 0 | $\overline{\mathbf{Q}}$ |  |
| $\Gamma$ | 1 | X | 0 | 0 | 0 | 1 | 0 |  |
| $\Gamma$ | X | 0 | 0 | 0 | 1 | 1 | 0 |  |
| $\Gamma$ | 0 | X | 0 | 0 | 0 | 0 | 1 |  |
| 5 | X | 1 | 0 | 0 | 1 | 0 | 1 |  |
| $2$ | $x$ | $x$ | 0 | 0 | $x$ |  |  | （No change） |
| X | x | X | 1 | 0 | $x$ | 1 | 0 |  |
| $x$ | $x$ | $x$ | 0 | 1 | $x$ | 0 | 1 |  |
| x | x | x | 1 | 1 | x | ＊ | ＊ |  |

Where：
$\begin{array}{lr}\text { I＝High Level } & =t_{n-1} \text { refers to the time interval prior to the } \\ O=\text { Low Level } & \text { positive clock pulse transition }\end{array}$
A＝Level Change
X＝Don＇t Care
$\star=$ Invalid Condition
8.0 MHz typ with 10 V supply
$0.45 \mathrm{~V}_{\mathrm{cc}}$ typ

## absolute maximum ratings

Voltage at Any Pin (Note 1)
Operating Temperature Range CD4027M CD4027C
Storage Temperature Range
Package Dissipation
Operating $V_{D D}$ Range
Lead Temperature (Soldering, 10 seconds)

$$
V_{S S}-0.3 V \text { to } V_{S S}+15.5 \mathrm{~V}
$$

$$
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
$$

$$
-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
$$

$$
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
$$

$$
500 \mathrm{~mW}
$$

$$
\mathrm{V}_{\mathrm{SS}}+3.0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{SS}}+15 \mathrm{~V}
$$

$$
300^{\circ} \mathrm{C}
$$

dc electrical characteristics $\operatorname{CD} 4027 \mathrm{M}$

| PARAMETER | CONDITIONS | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-55^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $125^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Quiescent Device | $\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V}$ |  |  | 1.0 |  | 0.005 | 1.0 |  |  | 60 | $\mu \mathrm{A}$ |
| Current ( $\mathrm{I}_{L}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 2.0 |  | 0.005 | 2.0 |  |  | 120 | $\mu \mathrm{A}$ |
| Quiescent Device Dissi- | $\mathrm{V}_{\text {DO }}=5.0 \mathrm{~V}$ |  |  | 5.0 |  | 0.025 | 5.0 |  |  | 300 | $\mu \mathrm{W}$ |
| pation/Package ( $\mathrm{P}_{\mathrm{D}}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 20 |  | 0.05 | 20 |  |  | 1,200 | $\mu \mathrm{W}$ |
| Output Voltage Low | $V_{D D}=5.0 \mathrm{~V}$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | V |
| Level ( $\mathrm{V}_{\text {OL }}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | V |
| Output Voltage High | $V_{\text {DD }}=5.0 \mathrm{~V}$ | 4.99 |  |  | 4.99 | 5.0 |  | 4.95 |  |  | V |
| Level ( $\mathrm{V}_{\mathrm{OH}}$ ) | $V_{D D}=10 \mathrm{~V}$ | 9.99 |  |  | 9.99 | 10 |  | 9.95 |  |  | V |
| Noise Immunity | $V_{D D}=5.0 \mathrm{~V}$ | 1.5 |  |  | 1.5 | 2.25 |  | 1.4 |  |  | V |
| ( $\mathrm{V}_{\mathrm{NL}}$ ) (All Inputs) | $V_{D D}=10 \mathrm{~V}$ | 3.0 |  |  | 3.0 | 4.5 |  | 2.9 |  | , | V |
| Noise Immunity | $V_{D D}=5.0 \mathrm{~V}$ | 1.4 | , |  | 1.5 | 2.25 |  | 1.5 |  |  | V |
| ( $\mathrm{V}_{\mathrm{NH}}$ ) (All Inputs) | $V_{D D}=10 \mathrm{~V}$ | 2.9 |  |  | 3.0 | 4.5 |  | 3.0 |  |  | V |
| Output Drive Current | $\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V}$ | 0.63 |  |  | 0.5 | 1.0 |  | 0.33 |  |  | mA |
| N -Channel ( $\mathrm{I}_{\mathrm{D}} \mathrm{N}$ ) | $V_{D D}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V}$ | 1.25 |  |  | 1.0 | 2.5 |  | 0.7 |  |  | mA |
| Output Drive Current | $\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=4.5 \mathrm{~V}$ | -0.31 |  |  | -0.25 | -0.5 |  | -0.175 |  |  | $m A$ |
| P-Channel ( $\mathrm{I}_{\mathrm{D}} \mathrm{P}$ ) | $V_{D D}=10 \mathrm{~V}, \mathrm{~V}_{0}=9.5 \mathrm{~V}$ | -0.8 |  |  | -0.65 | -1.3 |  | -0.45 |  |  | mA |
| Input Current ( $I_{1}$ ) | Any Input |  |  |  |  | 10 |  |  | 1 |  | pA |

dc electrical characteristics CD4027C

| PARAMETER | CONDITIONS | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Quiescent Device | $V_{D D}=5.0 \mathrm{~V}$ |  |  | 10 |  | 0.01 | 10 |  |  | 140 | $\mu \mathrm{A}$ |
| Current ( $L_{L}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 20 |  | 0.05 | 20 | . |  | 280 | $\mu \mathrm{A}$ |
| Quiescent Device Dissi- | $V_{D D}=5.0 \mathrm{~V}$ |  |  | 50 |  | 0.05 | 50 |  |  | 700 | $\mu \mathrm{W}$ |
| pation/Package ( $\mathrm{P}_{\mathrm{D}}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 200 |  | 0.02 | 200 |  |  | 2,800 | $\mu \mathrm{W}$ |
| Output Voltage Low | $V_{D D}=5.0 \mathrm{~V}$ | : |  | 0.01 |  | 0 | 0.01 | : |  | 0.05 | V |
| Level (VOL) | $V_{D D}=10 \mathrm{~V}$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | V |
| Output Voltage High | $V_{D D}=5.0 \mathrm{~V}$ | 4.99 | $\cdot$ |  | 4.99 | 5.0 |  | 4.95 |  |  | V |
| Level ( $\mathrm{V}_{\mathrm{OH}}$ ) | $V_{D D}=10 \mathrm{~V}$ | 9.99 |  |  | 9.99 | 10 |  | 9.95 |  |  | V |
| Noise Immunity | $\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V}$ | 1.5 | - |  | 1.5 | 2.25 |  | 1.4 |  |  | V |
| ( $\mathrm{V}_{\text {NL }}$ )(All Inputs) | $V_{D D}=10 \mathrm{~V}$ | 3.0 |  |  | 3.0 | 4.5 |  | 2.9 |  |  | V |
| Noise Immunity | $V_{D D}=5.0 \mathrm{~V}$ | 1.4 |  |  | 1.5 | 2.25 |  | 1.5 | , |  | V |
| ( $\mathrm{V}_{\mathrm{NH}}$ ) (All Inputs) | $V_{D D}=10 \mathrm{~V}$ | 2.9 |  |  | 3.0 | 4.5 |  | 3.0 |  |  | V |
| Output Drive Current | $\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V}$ | 0.3 |  |  | 0.3 | 1.0 |  | 0.24 |  |  | mA |
| N -Channel ( $\mathrm{I}_{\mathrm{D}} \mathrm{N}$ ) | $\mathrm{V}_{\text {DD }}=10 \mathrm{~V}, \mathrm{~V}_{0}=0.5 \mathrm{~V}$ | 0.72 |  |  | 0.6 | 2.5 |  | 0.5 |  |  | mA |
| Output Drive Current | $\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=4.5 \mathrm{~V}$ | -0.17 |  |  | -0.14 | -0.5 |  | -0.063 |  |  | mA |
| P-Channel ( $I_{D} P$ ) | $\mathrm{V}_{\text {DD }}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=9.5 \mathrm{~V}$ | -0.4 |  |  | -0.33 | -1.3 |  | -0.27 |  |  | mA |
| Input Current ( $\mathrm{I}_{1}$ ) | Any Input |  |  |  |  | 10 |  |  |  |  | pA |

Note 1: This device should not be connected to circuits with power on because high transient voltages may cause permanent damage.

## ac electrical characteristics CD4027M

$T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, and input rise and fall times $=20 \mathrm{~ns}$, except $\mathrm{t}_{\mathrm{r}} \mathrm{CL}$ and $\mathrm{t}_{\mathrm{f} C \mathrm{~L}}$.

ac electrical characteristics CD4027C
$T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, and input rise and fall times $=20 \mathrm{~ns}$, except $\mathrm{t}_{\mathrm{rcL}}$ and $\mathrm{t}_{\mathrm{f}} \mathrm{CL}$.


## CD4028M/CD4028C BCD-to-decimal decoder

## general description

The CD4028M/CD4028C is a BCD-to-decimal or binary-to-octal decoder consisting of four inputs, decoding logic gates, and ten output buffers. A BCD code applied to the four inputs, $A, B, C$ and $D$, results in a high level at the selected one of ten decimal decoded outputs. Similarly, a 3-bit binary code applied to inputs A, B and C is decoded in octal at outputs 0 through 7. A high level signal at the D input inhibits octal decoding and causes outputs 0 through 7 to go low.

All inputs are protected against static discharge damage by diode clamps to $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$.

## features

- Wide supply voltage range
- High noise immunity
3.0 V to 15 V
$0.45 \mathrm{~V}_{\mathrm{cc}}$ (typ)
- Low power
- Medium speed operation $\quad \mathrm{t}_{\mathrm{THL}}, \mathrm{t}_{\mathrm{TLH}}=30 \mathrm{~ns}$ (typ) at $V_{D D}=10 \mathrm{~V}$
- Glitch free outputs
- High decoded output drive capability . 8 mA (typ)
- "Positive logic" on inputs and outputs


## applications

- Code conversion
- Address decoding
- Indicator-tube decoder


## logic and connection diagrams




## absolute maximum ratings

Voltage at Any Pin（Note 1）
$V_{S S}-0.3 V$ to $V_{D D}+0.3 V$
Operating Temperature Range

CD4028M
CD4028C
Storage Temperature Range
Package Dissipation
Operating $V_{D D}$ Range
Lead Temperature（Soldering， 10 seconds）
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
500 mW
$\mathrm{V}_{\mathrm{SS}}+3.0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+15 \mathrm{~V}$
$300^{\circ} \mathrm{C}$
dc electrical characteristics CD4028M

| PARAMETER | CONDITIONS | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-55^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $125^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Quiescent Device Current（IL） | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 5 \\ & 10 \end{aligned}$ |  | $\begin{aligned} & 0.5 \\ & 1 \end{aligned}$ | $\begin{aligned} & 5 \\ & 10 \end{aligned}$ |  |  | $\begin{aligned} & 300 \\ & 600 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Quiescent Device Dissi－ pation／Package（ $\mathrm{P}_{\mathrm{D}}$ ） | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | 25 100 |  | 2.5 10 | 25 100 |  |  | 1500 6000 | $\begin{aligned} & \mu \mathrm{W} \\ & \mu \mathrm{~W} \end{aligned}$ |
| Output Voltage Low | $V_{D D}=5 V$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | V |
| Level（ $\mathrm{V}_{\mathrm{OL}}$ ） | $V_{D D}=10 \mathrm{~V}$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | V |
| Output Voltage High | $V_{D D}=5 \mathrm{~V}$ | 4.99 |  |  | 4.99 | $5$ |  |  | 4.95 |  | V |
| Level（ $\mathrm{V}_{\mathrm{OH}}$ ） | $V_{D D}=10 \mathrm{~V}$ | 9.99 |  |  | 9.99 | 10 |  |  | 9.95 |  | V |
| Noise Immunity | $V_{D D}=5 \mathrm{~V}$ | 1.5 |  |  | 1.5 | 2.25 |  |  |  |  | $v$ |
| （ $\mathrm{V}_{\mathrm{NL}}$ ）（All Inputs） | $V_{D D}=10 \mathrm{~V}$ | 3 |  |  | 3 | 4.5 |  | 2.9 |  |  | V |
| Noise Immunity | $V_{D D}=5 \mathrm{~V}$ | $1.4$ |  |  | 1.5 | 2.25 |  | 1.5 |  |  | V |
| （ $\mathrm{V}_{\mathrm{NH}}$ ）（All Inputs） | $V_{D D}=10 \mathrm{~V}$ | 2.9 |  |  | 3 | 4.5 |  | 3 |  |  | V |
| Output Drive Current | $V_{D D}=5 \mathrm{~V}, \quad V_{O}=0.5 \mathrm{~V}$ | 0.75 |  |  | 0.6 | 1.2 |  | 0.45 |  |  | mA |
| N －Channel（ $\mathrm{I}_{\mathrm{D}} \mathrm{N}$ ） | $V_{D D}=10 \mathrm{~V}, V_{O}=0.5 \mathrm{~V}$ | 1.5 |  |  | 1.2 | 2.4 |  | 0.9 |  |  | $m A$ |
| Output Drive Current | $V_{\text {DD }}=5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{O}}=4.5 \mathrm{~V}$ | $-0.7$ |  |  | －0．45 | －0．9 |  | －0．32 |  |  | mA |
| P－Channel（ $\mathrm{I}_{\mathrm{D}} \mathrm{P}$ ） | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=9.5 \mathrm{~V}$ | －1．4 |  |  | －0．95 | －1．9 |  | －0．65 |  |  | mA |
| Input Current（ $1_{1}$ ） | Any Input |  |  |  |  | 10 |  |  |  |  | pA |

dc electrical characteristics CD4028C

| PARAMETER | CONDITIONS | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Quiescent Device Current（ $I_{L}$ ） | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 50 \\ & 100 \end{aligned}$ |  | 5 10 | $\begin{aligned} & 50 \\ & 100 \end{aligned}$ |  |  | $\begin{aligned} & 700 \\ & 1400 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Quiescent Device Dissi－ pation／Package（ $\mathrm{P}_{\mathrm{D}}$ ） | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 250 \\ & 1000 \end{aligned}$ |  | $\begin{aligned} & 25 \\ & 100 \end{aligned}$ | $\begin{aligned} & 250 \\ & 1000 \end{aligned}$ |  |  | $\begin{aligned} & 3500 \\ & 14000 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{W} \\ & \mu \mathrm{~W} \end{aligned}$ |
| Output Vo＇tage Low Level（VOL） | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 0.01 \\ & 0.01 \end{aligned}$ |  | 0 | $\begin{aligned} & 0.01 \\ & 0.01 \end{aligned}$ |  |  | 0.05 0.05 | $\begin{aligned} & v \\ & v \end{aligned}$ |
| Output Voltage High Level（ $\mathrm{V}_{\mathrm{OH}}$ ） | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 4.99 \\ & 9.99 \end{aligned}$ |  |  | 4.99 9.99 | 5 10 |  | 4.95 9.95 |  |  | v |
| Noise Immunity （ $\mathrm{V}_{\mathrm{NL}}$ ）（All Inputs） | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 3.0 \end{aligned}$ |  |  | 1.5 | 2.25 4.5 |  | 1.4 |  |  | v |
| Noise Immunity （ $\mathrm{V}_{\mathrm{NH}}$ ）（All Inputs） | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1.4 \\ & 2.9 \end{aligned}$ |  | － | 1.5 3 | $\begin{aligned} & 2.25 \\ & 4.5 \end{aligned}$ |  | 1.5 3 |  |  | v |
| Output Drive Current N －Channel（ $\mathrm{I}_{\mathrm{D}} \mathrm{N}$ ） | $\begin{aligned} & V_{D D}=5 \mathrm{~V}, V_{O}=0.5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V}, V_{O}=0.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0.35 \\ & 0.7 \end{aligned}$ |  |  | 0.3 | $\begin{aligned} & 1.2 \\ & 2.4 \end{aligned}$ |  | 0.25 0.5 |  |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Output Drive Current P－Channel（ $I_{D} P$ ） | $\begin{aligned} & V_{D D}=5 \mathrm{~V}, \quad V_{O}=4.5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V}, V_{O}=9.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -0.32 \\ & -0.65 \end{aligned}$ |  |  | $\begin{aligned} & -0.22 \\ & -0.48 \end{aligned}$ | －0．9 -1.9 |  | $\begin{aligned} & -0.18 \\ & -0.4 \end{aligned}$ |  |  | mA |
| Input Current（ $1_{1}$ ） | Any Input |  |  |  |  | 10 |  |  |  |  | pA |

Note 1：This device should not be connected to circuits with power on because high transient voltages may cause permanent damage．

## ac electrical characteristics CD4028M

$T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, and input rise and fall times $=20 \mathrm{~ns}$.

| PARAMETERS | CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| Propagation Delay Time ( $\mathrm{tPHL}, \mathrm{t}_{\text {PLH }}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | $\begin{aligned} & 480 \\ & 180 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \text { ns } \end{aligned}$ |
| Transition Time ( $\mathrm{t}_{\text {THL }}, \mathrm{t}_{\text {TLH }}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 60 \\ & 30 \end{aligned}$ | $\begin{aligned} & 150 \\ & 75 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Input Capacitance ( $C_{1}$ ) | Any Input |  | 5 |  | pF |

## ac electrical characteristics CD4028C

$T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, and input rise and fall times $=20 \mathrm{~ns}$.

| PARAMETERS | CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| Propagation Delay Time ( $\mathrm{t}_{\mathrm{PHL}}, \mathrm{t}_{\mathrm{PLH}}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | $\begin{aligned} & 700 \\ & 290 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \mathrm{ns} \end{aligned}$ |
| Transition Time ( $\mathrm{t}_{\text {THL }}, \mathrm{t}_{\text {TLH }}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 60 \\ & 30 \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Input Capacitance ( $\mathrm{C}_{1}$ ) | Any Input |  | 5 |  | pF |

## truth table

| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ | $\mathbf{5}$ | $\mathbf{6}$ | $\mathbf{7}$ | $\mathbf{8}$ | $\mathbf{9}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{0}$ | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

$1=$ High Level
$0=$ Low Level

The CD4029M／CD4029C is a presettable up／down counter which counts in either binary or decade mode depending on the voltage level applied at binary／decade input．When binary／decade is at logical＂ 1 ＂the counter counts in binary，otherwise it counts in decade．Similarly， the counter counts up when the up／down input is at logical＂ 1 ＂and vice versa．

A logical＂ 1 ＂preset enable signal allows information at the＂jam＂inputs to preset the counter to any state asynchronously with the clock．The counter is advanced one count at the positive－going edge of the clock if the carry in and preset enable inputs are at logical＂ 0 ．＂ Advancement is inhibited when either or both of these two inputs is at logical＂1．＂The carry out signal is
normally at logical＂ 1 ＂state and goes to logical＂ 0 ＂ state when the counter reaches its maximum count in the＂up＂mode or the minimum count in the＂down＂ mode provided the carry input is at logical＂ 0 ＂state．

All inputs are protected against static discharge by diode clamps to both $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ ．

## features

－Wide supply voltage range
3.0 V to 15 V
－High noise immunity
－Medium speed operation
$0.45 \mathrm{~V}_{\mathrm{DD}}$ typ 9.0 MHz typ with $10 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}}$ and 15 pF load

## connection diagram



## cascading packages


absolute maximum ratings
Voltage at Any Pin
$V_{S S}-0.3 V$ to $V_{S S}+15.5 \mathrm{~V}$
Operating Temperature Range CD4029M
CD4029C
dc electrical characteristics CD4029M

dc electrical characteristics CD4029C


## ac electrical characteristics CD4029M

$T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$. Typical Temperature Coefficient for all values of $\mathrm{V}_{\mathrm{DD}}=0.3 \% /{ }^{\circ} \mathrm{C}$.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLOCKED OPERATION |  |  |  |  |  |
| Propagation Delay Time to $\mathbf{Q}$ Outputs ( $\mathrm{t}_{\mathrm{PHL}}, \mathrm{t}_{\mathrm{PLH}}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 150 \\ & 65 \end{aligned}$ | $\begin{aligned} & 650 \\ & 230 \end{aligned}$ | ns |
| Propagation Delay Time to Carry Output ( $\mathrm{t}_{\mathrm{PHL}}, \mathrm{t}_{\mathrm{PLH}}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | 280 | 850 300 | ns |
| Transition Time/Q Outputs ( $\mathrm{t}_{\mathrm{THL}}, \mathrm{t}_{\mathrm{TLH}}$ ) | $\begin{aligned} & V_{D D}=5,0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | 50 25 | 200 100 | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Transition Time/Carry Output ( $\mathrm{t}_{\mathrm{THL}}, \mathrm{t}_{\mathrm{TLH}}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 40 \\ & 20 \end{aligned}$ | $\begin{aligned} & 400 \\ & 200 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Minimum Clock Pulse Width ( $\mathrm{w}_{\mathrm{WL}}, \mathrm{t}_{\mathrm{WH}}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 80 \\ & 30 \end{aligned}$ | $\begin{aligned} & 340 \\ & 170 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Clock Rise and Fall Time ( $\mathrm{t}_{\mathrm{rCL}}, \mathrm{t}_{\mathrm{f}} \mathrm{CL}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | $\underset{\mu \mathrm{s}}{\mu \mathrm{~s}}$ |
| Set-Up Time ( $\mathrm{t}_{\text {SHL }}, \mathrm{t}_{\text {SLH }}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 140 \\ & 55 \end{aligned}$ | $\begin{aligned} & 650 \\ & 230 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Maximum Clock Frequency ( $\mathrm{f}_{\mathrm{cL}}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 3.3 \\ & 9.0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| Input Capacitance ( $C_{1}$ ) | Any input |  | 5.0 |  | pF |
| PRESET ENABLE OPERATION |  |  |  |  |  |
| Propagation Delay Time To Q Outputs ( $\mathrm{t}_{\mathrm{PHL}}, \mathrm{t}_{\mathrm{PLH}}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 230 \\ & 100 \end{aligned}$ | $\begin{aligned} & \hline 650 \\ & 230 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Propagation Delay Time to Carry Output ( $\mathrm{t}_{\mathrm{PHL}}, \mathrm{t}_{\mathrm{PLH}}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 340 \\ & 150 \end{aligned}$ | $\begin{aligned} & 850 \\ & 300 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Minimum Preset Enable Pulse Width ( $\mathrm{t}_{\mathrm{WH}}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 80 \\ & 30 \end{aligned}$ | $\begin{aligned} & 330 \\ & 160 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Minimum Preset Enable Removal Time ( $\mathrm{t}_{\text {REMOVAL }}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 145 \\ & 60 \end{aligned}$ | $\begin{aligned} & 650 \\ & 230 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| CARRY INPUT OPERATION |  |  |  |  |  |
| Propagation Delay Time to Carry Output ( $\mathrm{t}_{\mathrm{PHL}}, \mathrm{t}_{\mathrm{PLH}}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 200 \\ & 85 \end{aligned}$ | $\begin{aligned} & 350 \\ & 150 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |

ac electrical characteristics CD4029C
$T_{A}=25^{\circ} \mathrm{C}$ and $C_{L}=15 \mathrm{pF}$. Typical Temperature Coefficient for all values of $\mathrm{V}_{\mathrm{DD}}=0.3 \% /{ }^{\circ} \mathrm{C}$.


switching time waveforms


## general description

These EXCLUSIVE－OR gates are monolithic Com－ plementary MOS（CMOS）integrated circuits con－ structed with N and P －channel enhancement mode transistors．All inputs are protected against static discharge with diodes to $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ ．

## features

－Wide supply voltage range
－Low power
－Medium speed operation
$t_{\text {PHL }}=t_{\text {PLH }}=40 \mathrm{~ns}$（typ） at $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, 10 \mathrm{~V}$ supply
－High noise immunity $\quad 0.45 \mathrm{~V}_{\mathrm{cc}}$（typ）

## applications

－Automotive
－Data terminals
－Instrumentation
－Medical electronics
－Industrial controls
－Remote metering
－Computers

## schematic diagram


connection diagram


## absolute maximum ratings

Voltage at Any Pin (Note 1)
Operating Temperature Range
CD4030M
CD4030C
Storage Temperature Range
Package Dissipation
Operating $\mathrm{V}_{\mathrm{DD}}$ Range
Lead Temperature (Soldering, 10 seconds)
$V_{S S}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+15.5 \mathrm{~V}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ 500 mW
$\mathrm{V}_{\mathrm{SS}}+3.0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+15 \mathrm{~V}$
$300^{\circ} \mathrm{C}$
dc electrical characteristics CD4030M

| PARAMETER | CONDITIONS | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-55^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $125^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Quiescent Device | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  |  | 0.5 |  | 0.005 | 0.5 |  |  | 30 | $\mu \mathrm{A}$ |
| Current ( $L_{L}$ ) | $V_{D D}=10 \mathrm{~V}$. |  |  | 1.0 |  | 0.01 | 1.0 |  |  | 60 | $\mu \mathrm{A}$ |
| Quiescent Device Dissi- | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  |  | 2.5 |  | 0.025 | 2.5 |  |  | 150 | $\mu \mathrm{W}$ |
| pation Package ( $\mathrm{P}_{\mathrm{D}}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 10 |  | 0.1 | 10 | - |  | 600 | $\mu \mathrm{W}$ |
| Output Voltage Low | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | v |
| Level ( $\mathrm{V}_{\text {OL }}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | v |
| Output Voltage High | $\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V}$ | 4.99 |  |  | 4.99 | 5.0 |  | 4.95 |  |  | v |
| Level ( $\mathrm{V}_{\mathrm{OH}}$ ) | $V_{D D}=10 \mathrm{~V}$ | 9.99 |  |  | 9.99 | 10 |  | 9.95 |  |  | v |
| Noise Immunity | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 1.5 |  |  | 1.5 | 2.25 |  | 1.4 |  |  | V |
| (All inputs) ( $\mathrm{V}_{\mathrm{NL}}$ ) | $V_{D D}=10 \mathrm{~V}$ | 3.0 |  |  | 3.0 | 4.5 |  | 2.9 |  |  | V |
| Noise Immunity | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 1.4 |  |  | 1.5 | 2.25 |  | 1.5 |  |  | V |
| (All Inputs) $\left(\mathrm{V}_{\mathrm{NH}}\right)$ | $V_{D D}=10 \mathrm{~V}$ | 2.9 |  |  | 3.0 | 4.5 |  | 3.0 |  |  | V |
| Output Drive Current | $V_{D D}=5.0 \mathrm{~V}$ | 0.75 |  |  | 0.6 | 1.2 |  | 0.45 |  |  | mA |
| N-Channel ( $\mathrm{I}_{\mathrm{O}} \mathrm{N}$ ) | $V_{D D}=10 \mathrm{~V}$ | 1.5 |  | , | 1.2 | 2.4 |  | 0.9 |  |  | mA |
| Output Drive Current | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | -0.45 | ' |  | -0.3 | -0.6 |  | -0.21 |  |  | mA |
| P-Channel ( $\mathrm{I}_{\mathrm{D}} \mathrm{P}$ ) | $V_{D D}=10 \mathrm{~V}$ | -0.95 |  |  | -0.65 | -1.3 |  | -0.45 |  |  | mA |
| Input Current ( $1_{1}$ ) | $V_{1}=0 \mathrm{~V}$ or $V_{1}=V_{D D}$ |  |  |  |  | 10 |  |  |  |  | pA |

dc electrical characteristics $C D 4030 \mathrm{C}$

| PARAMETER | CONDITIONS | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Quiescent Device | $V_{D D}=5.0 \mathrm{~V}$ |  |  | 5.0 |  | 0.05 | 5.0 |  |  | 70 | $\mu \mathrm{A}$ |
| Current ( $\mathrm{I}_{\mathrm{L}}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 10 |  | 0.1 | 10 |  |  | 140 | $\mu \mathrm{A}$ |
| Quiescent Device Dissi- | $V_{D D}=5.0 \mathrm{~V}$ |  |  | 25 |  | 0.25 | 25 |  |  | 350 | $\mu \mathrm{W}$ |
| pation Package ( $\mathrm{P}_{\mathrm{D}}$ ) , | $V_{D D}=10 \mathrm{~V}$ |  |  | 100 |  | 1.0 | 100 |  |  | 1,400 | $\mu \mathrm{W}$ |
| Output Voltage Low | $V_{\text {DD }}=5.0 \mathrm{~V}$ |  |  | 0.01 |  | 0 | 0.01 |  | , | 0.05 | V |
| Level ( $\mathrm{V}_{\text {OL }}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | V |
| Output Voltage High | $V_{\text {DD }}=5.0 \mathrm{~V}$ | 4.99 |  |  | 4.99 | 5.0 |  | 4.95 |  |  | V |
| Level ( $\mathrm{V}_{\mathrm{OH}}$ ) | $V_{D D}=10 \mathrm{~V}$ | 9.99 |  |  | 9.99 | 10 |  | 9.95 | . |  | V |
| Noise Immunity | $V_{\text {DO }}=5.0 \mathrm{~V}$ | 1.5 | , |  | 1.5 | 2.25 |  | 1.4 |  |  | V |
| (All Inputs) ( $\mathrm{V}_{\mathrm{NL}}$ ) | $V_{D D}=10 \mathrm{~V}$ | 3.0 |  |  | 3.0 | 4.5 |  | 2.9 |  |  | V |
| Noise Immunity | $V_{\text {DD }}=5.0 \mathrm{~V}$ | 1.4 |  | . | 1.5 | 2.25 |  | 1.5 |  |  | V |
| (All Inputs) ( $\mathrm{V}_{\mathrm{NH}}$ ) | $V_{D D}=10 \mathrm{~V}$ | 2.9 |  |  | 3.0 | 4.5 |  | 3.0 |  |  | $v$ |
| Output Drive Current | $V_{\text {DD }}=5.0$ | 0.35 |  |  | 0.3 | 1.2 |  | 0.25 |  |  | mA |
| $N$-Channel ( $I_{D} N$ ) | $V_{D D}=10 \mathrm{~V}$ | 0.7 |  |  | 0.6 | 2.4 |  | 0.5 |  |  | $m A$ |
| Output Drive Current | $\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V}$ | -0.21 |  |  | -0.15 | -0.6 |  | -0.12 |  |  | $m A$ |
| P-Channel ( $I_{D} P$ ) | $V_{D D}=10 \mathrm{~V}$ | -0.45 |  |  | -0.32 | -1.3 | , | -0.25 |  |  | mA |
| Input Current ( $l_{1}$ ) | $V_{1}=0 V$ or $V_{1}=V_{D D}$ |  |  |  |  | 10 |  |  |  |  | pA |

Note 1: This device should not be connected to circuits with power on because high transient voltages may cause permanent damage.
ac electrical characteristics CD4030M
at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$ ，and $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ ．Typical temperature coefficient for all values of $\mathrm{V}_{\mathrm{DD}}=0.3 \% \rho^{\circ} \mathrm{C}$ ．

| PARAMETER | CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| Propagation Delay Time（ $\mathrm{t}_{\text {PHL }}$ ） | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 100 \\ & 40 \end{aligned}$ | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Propagation Delay Time（ $\mathrm{t}_{\text {PLH }}$ ） | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | 100 40 | 200 100 | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Transition Time High to Low | $V_{D D}=5.0 \mathrm{~V}$ |  | 70 | 150 | ns |
| Level（ $\mathrm{t}_{\text {THL }}$ ） | $V_{D D}=10 \mathrm{~V}$ |  | 25 | 75 | ns |
| Transition Time Low to High | $\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V}$ |  | 80 | 150 | ns |
| Level（ $\mathrm{t}_{\text {TLH }}$ ） | $V_{D D}=10 \mathrm{~V}$ |  | 30 | 75 | ns |
| Input Capacitance（ $\mathrm{C}_{1}$ ） | $V_{1}=0 \mathrm{~V}$ or $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ |  | 5.0 |  | pF |

ac electrical characteristics $C D 4030 C$

| PARAMETER | CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| Propagation Delay Time（ $\mathrm{t}_{\text {PHL }}$ ） | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 100 \\ & 40 \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Propagation Delay Time（ $\mathrm{t}_{\text {PLH }}$ ） | $\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V}$ |  | 100 | 300 | ns |
|  | $V_{D D}=10 \mathrm{~V}$ |  | 40 | 150 | ns |
| Transition Time High to Low | $V_{D D}=5: 0 \mathrm{~V}$ |  | 70 | 300 | ns |
| Level（ $\mathrm{t}_{\text {H } \mathrm{LL}}$ ） | $V_{D D}=10 \mathrm{~V}$ |  | 25 | 150 | ns |
| Transition Time Low to High | $V_{\text {DD }}=5.0 \mathrm{~V}$ |  | 80 | 300 | ns |
| Level（ $\mathrm{t}_{\text {LLH }}$ ） | $V_{D D}=10 \mathrm{~V}$ |  | 30 | 150 | ns |
| Input Capacitance（ $\mathrm{C}_{1}$ ） | $V_{1}=0 V$ or $V_{1}=V_{D D}$ |  | 5.0 |  | pF |

truth table（For One of Four Identical Gates）

| $A$ | $B$ | $J$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 1 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 1 | 0 |

Where：＂1＂＝High Level
＂ 0 ＂＝Low Level

## CD4035M/CD4035C 4-bit parallel-in/parallel-out shift register

## general description

The CD4035M/CD4035C 4-bit parallel-in/parallelout shift register is a monolithic complementary MOS (CMOS) integrated circuit constructed with P and N -channel enhancement mode transistors. This shift register is a four-stage clocked serial register having provisions for synchronous parallel inputs to each stage and serial inputs to the first stage via $\mathrm{J} \overline{\mathrm{K}}$ logic. Register stages 2,3 , and 4 are coupled in a serial " $D$ " flip-flop configuration when the register is in the serial mode (Parallel/ Serial control low).

Parallel entry via the " $D$ " line of each register stage is permitted only when the Parallel/Serial control is "high."

In the parallel or serial mode information is transferred on positive clock transitions.

When the True/Complement control is "high," the True contents of the register are available at the output terminals. When the True/Complement control is "low," the outputs are the complements of the data in the register. The True/Complement control functions asynchronously with respect to the clock signal.
$J \bar{K}$ input logic is provided on the first stage serial input to minimize logic requirements particularly in counting and sequence-generation applications. With $J \bar{K}$ inputs connected together, the first stage
becomes a " $D$ " flip-flop. An asynchronous common reset is also provided.

## features

- Wide supply voltage range 3.0 V to 15 V
- 4-stage clocked shift operation
- Synchronous parallel entry on all 4 stages
- J $\bar{K}$ inputs on first stage
- Asynchronous True/Complement control on all outputs
- Reset control
- Static flip-flop operation; master/slave configuration
- Buffered outputs
- Low-power dissipation $5.0 \mu \mathrm{~W}$ typ (ceramic)
- High speed
to 5.0 MHz


## applications

- Automotive
- Data terminals
- Instrumentation
- Medical electronics -
- Alarm systems
- Industrial controls
- Remote metering
- Computers


## logic diagram



Voltage at Any Pin (Note 1)
Operating Temperature Range

CD4035M CD4035C
Storage Temperature Range
Package Dissipation
Operating $V_{D D}$ Range
Lead Temperature (Soldering, 10 seconds)
$V_{S S}-0.3 V$ to $V_{S S}+15.5 \mathrm{~V}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
500 mW
$\mathrm{V}_{\mathrm{Ss}}+3.0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+15 \mathrm{~V}$ $300^{\circ} \mathrm{C}$
dc electrical characteristics CD4035M

| PARAMETER | CONDITIONS | Limits |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-55^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $125^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Quiescent Device Current ( $I_{L}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | 5.0 10 |  | 0.3 0.5 | $\begin{aligned} & 5.0 \\ & 10 \end{aligned}$ |  |  | 300 600 | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Quiescent Device Dissi- | $\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V}$ |  |  | 25 |  | 1.5 | 25 |  |  | 1,500 | $\mu \mathrm{W}$ |
| pation Package ( $\mathrm{P}_{\mathrm{D}}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 100 |  | 5.0 | 100 |  |  | 6,000 | $\mu \mathrm{W}$ |
| Output Voltage Low | $\mathrm{V}_{D D}=5.0 \mathrm{~V}$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | $v$ |
| Level ( $\mathrm{V}_{\mathrm{OL}}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | V |
| Output Voltage High | $V_{D D}=5.0 \mathrm{~V}$ | 4.99 |  |  | 4.99 | 5.0 |  | 4.95 |  |  | V |
| Level ( $\mathrm{V}_{\mathrm{OH}}$ ) | $V_{D D}=10 \mathrm{~V}$ | 9.99 |  |  | 9.99 | 10 |  | 9.95 |  |  | V |
| Noise Immunity | $\mathrm{V}_{\mathrm{O}}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {DO }}=5.0 \mathrm{~V}$ | 1.5 |  |  | 1.5 | 2.25 |  | 1.4 |  |  | $v$ |
| ( $\mathrm{V}_{\mathrm{NL}}$ ) (All Inputs) | $\mathrm{V}_{O}=1.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 3.0 |  |  | 3.0 | 4.5 |  | 2.9 |  |  | V |
| Norse Immunity | $\mathrm{V}_{\mathrm{O}}=4.2 \mathrm{~V}, \mathrm{~V}_{\text {DD }}=5.0 \mathrm{~V}$ | 1.4 | - |  | 1.5 | 2.25 |  | 1.5 |  |  | V |
| ( $\mathrm{V}_{\mathrm{NH}}$ ) (All inputs) | $\mathrm{V}_{0}=9.0 \mathrm{~V}, \mathrm{~V}_{D D}=10 \mathrm{~V}$ | 2.9 |  |  | 3.0 | 4.5 |  | 3.0 |  |  | V |
| Output Drive Current | $\mathrm{V}_{O}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {DD }}=5.0 \mathrm{~V}$ | 0.62 |  |  | 0.50 | 1.0 |  | 0.35 |  |  | mA |
| N-Channel ( $\mathrm{I}_{\mathrm{D}} \mathrm{N}$ ) . | $V_{O}=0.5 \mathrm{~V}, V_{D D}=10 \mathrm{~V}$ | 1.55 |  |  | 1.25 | 2.5 |  | 0.87 |  |  | mA |
| Output Drive Current | $V_{O}=4.5 \mathrm{~V}, \mathrm{~V}_{D D}=5.0 \mathrm{~V}$ | $-0.31$ |  |  | -0.25 | -0.5 |  | -0.17 |  |  | mA |
| P-Channel ( $1_{0} \mathrm{P}$ ) | $V_{O}=9.5 \mathrm{~V}, V_{D D}=10 \mathrm{~V}$ | $-0.81$ |  |  |  | -1.3 |  | -0.45 |  |  | mA |
| Input Current ( $I_{1}$ ) |  |  |  |  |  | 10 |  |  |  |  | pA |

## dc electrical characteristics CD4035C

| PARAMETER | CONDITIONS | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Quiescent Device Current ( $I_{L}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 50 \\ & 100 \end{aligned}$ |  | 0.5 1.0 | $\begin{aligned} & 50 \\ & 100 \end{aligned}$ |  |  | $\begin{aligned} & 700 \\ & 1,400 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Quiescent Device Dissi- | $V_{D D}=5.0 \mathrm{~V}$ |  |  | 250 |  | 2.5 | $250$ |  |  | $3,500$ | $\mu \mathrm{W}$ |
| pation Package ( $\mathrm{P}_{\mathrm{D}}$ ) | $V_{D O}=10 \mathrm{~V}$ |  |  | 1,000 |  | 10 | $1,000$ |  |  | $14,000$ | $\mu \mathrm{W}$ |
| Output Voltage Low | $V_{D D}=5.0 \mathrm{~V}$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | v |
| Level ( $\mathrm{VOL}_{\text {L }}$ ) | $V_{D O}=10 \mathrm{~V}$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | V |
| Output Voltage High | $V_{D D}=5.0 \mathrm{~V}$ | 4.99 |  |  | 4.99 | 5.0 |  | 4.95 |  |  | v |
| Level ( $\mathrm{V}_{\mathrm{OH}}$ ) | $V_{D D}=10 \mathrm{~V}$ | 9.99 |  |  | 9.99 | 10 |  | 9.95 |  |  | V |
| Noise Immunity | $\mathrm{V}_{\mathrm{O}}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {DD }}=5.0 \mathrm{~V}$ | 1.5 |  |  | 1.5 | 2.25 |  | 1.4 |  |  | V |
| ( $\mathrm{V}_{\mathrm{NL}}$ )(All Inputs) | $V_{O}=1.0 \mathrm{~V}, V_{D D}=10 \mathrm{~V}$ | 3.0 |  |  | 3.0 | 4.5 |  | 2.9 |  |  | V |
| Noise Immunity | $\mathrm{V}_{\mathrm{O}}=4.2 \mathrm{~V}, \mathrm{~V}_{\text {DD }}=5.0 \mathrm{~V}$ | 1.4 |  |  | 1.5 | 2.25 |  | 1.5 |  |  | V |
| ( $\mathrm{V}_{\mathrm{NH}}$ ) (All Inputs) | $V_{O}=9.0 \mathrm{~V}, V_{D O}=10 \mathrm{~V}$ | 2.9 |  |  | 3.0 | 4.5 |  | 3.0 |  |  | V |
| Output Drive Current | $V_{O}=0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 0.43 |  | . | 0.35 | 1.0 |  | 0.24 |  |  | mA |
| N -Channel ( $\mathrm{D}_{\mathrm{D}} \mathrm{N}$ ) | $V_{O}=0.5 \mathrm{~V}, V_{D D}=10 \mathrm{~V}$ | 1.05 |  |  | 0.85 | 2.5 |  | 0.59 |  |  | mA |
| Output Drive Current | $\mathrm{V}_{0}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | -0.2 |  |  | -0.18 | -0.5 |  | -0.12 |  |  | mA |
| P-Channel ( ${ }_{0} \mathrm{P}$ ) | $\mathrm{V}_{O}=9.5 \mathrm{~V}, \mathrm{~V}_{D D}=10 \mathrm{~V}$ | -0.56 |  |  | -0.45 | -0.31 |  | -0.31 |  |  | mA |
| Input Current ( $1_{1}$ ) |  |  |  |  |  | 10 |  |  |  |  | pA |

Note 1: This device should not be connected to circuits with the power on because high transient voltages may cause permanent damage.

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} \& \multirow[b]{2}{*}{CONDITIONS} \& \multicolumn{3}{|c|}{LIMITS} \& \multirow{2}{*}{UNITS} \\
\hline \& \& MIN \& TYP \& MAX \& \\
\hline \multicolumn{6}{|l|}{CLOCKED OPERATION} \\
\hline \begin{tabular}{l}
Propagation Delay Time ( \(\mathrm{t}_{\mathrm{PLH}}\) ) \\
Propagation Delay Time ( \(\mathrm{t}_{\text {PHL }}\) ) \\
Transition Time ( \(\mathrm{t}_{\mathrm{TH}}\) ) \\
Transition Time ( \(\mathrm{t}_{\mathrm{TLH}}\) ) \\
Minimum Clock Pulse Duration ( \(\mathrm{t}_{\mathrm{wL}}\) ) \\
Minimum Clock Pulse Duration ( \(\mathrm{t}_{\mathrm{wH}}\) ) \\
Clock Rise and Fall Time ( \(\mathrm{t}_{\mathrm{r}} \mathrm{CL}\) )* \\
Clock Rise and Fall Time ( \(\mathrm{t}_{\mathrm{f} \mathrm{CL}}\) ) \\
\(J \bar{K}\) Lines Setup Time \\
Parallel-In Lines Setup Time \\
Maximum Clock Frequency ( \(\mathrm{f}_{\mathrm{CL}}\) ) \\
Input Capacitance ( \(\mathrm{C}_{1}\) )
\end{tabular} \& \begin{tabular}{l}
\[
\begin{aligned}
\& V_{D D}=5.0 \mathrm{~V} \\
\& V_{D D}=10 \mathrm{~V} \\
\& V_{D D}=5.0 \mathrm{~V} \\
\& V_{D D}=10 \mathrm{~V} \\
\& V_{D D}=5.0 \mathrm{~V} \\
\& V_{D D}=10 \mathrm{~V} \\
\& V_{D D}=5.0 \mathrm{~V} \\
\& V_{D D}=10 \mathrm{~V} \\
\& V_{D D}=5.0 \mathrm{~V} \\
\& V_{D D}=10 \mathrm{~V} \\
\& V_{D D}=5.0 \mathrm{~V} \\
\& V_{D D}=10 \mathrm{~V} \\
\& V_{D D}=5.0 \mathrm{~V} \\
\& V_{D D}=10 \mathrm{~V}
\end{aligned}
\] \\
Any Input
\end{tabular} \& \begin{tabular}{l}
15 \\
5.0
\[
\begin{aligned}
\& 1.5 \\
\& 3.0
\end{aligned}
\]
\end{tabular} \& 250
100
100
50
200
100

250
100
100
50
2.5
5.0

5.0 \& $$
\begin{aligned}
& 500 \\
& 200 \\
& 200 \\
& 100 \\
& 335 \\
& 165 \\
& 15 \\
& 5.0 \\
& 500 \\
& 200 \\
& 350 \\
& 80
\end{aligned}
$$ \&  <br>

\hline \multicolumn{6}{|l|}{RESET OPERATION} <br>

\hline | Propagation Delay Time ( $\mathrm{t}_{\text {PHL }}$ ) |
| :--- |
| Propagation Delay Time ( $\mathrm{t}_{\mathrm{PLH}}$ ) |
| Minimum Reset Pulse Duration ( $\mathrm{t}_{\mathrm{WL}}$ ) |
| Minimum Reset Pulse Duration ( $\mathrm{t}_{\mathrm{WH}}$ ) | \& \[

$$
\begin{aligned}
& V_{D D}=5.0 \mathrm{~V} \\
& V_{D D}=10 \mathrm{~V} \\
& V_{D D}=5.0 \mathrm{~V} \\
& V_{D D}=10 \mathrm{~V}
\end{aligned}
$$

\] \& - \& \[

$$
\begin{aligned}
& 250 \\
& 100 \\
& 200 \\
& 100
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 500 \\
& 200 \\
& 400 \\
& 175
\end{aligned}
$$
\] \& ns

ns
ns
ns <br>
\hline
\end{tabular}

ac electrical characteristics CD 4035 C

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} \& \multirow[t]{2}{*}{CONDITIONS} \& \multicolumn{3}{|c|}{LIMITS} \& \multirow{2}{*}{UNITS} \\
\hline \& \& MIN \& TYP \& MAX \& \\
\hline \multicolumn{6}{|l|}{CLOCKED OPERATION} \\
\hline \begin{tabular}{l}
Propagation Delay Time ( \(\mathrm{t}_{\mathrm{PLH}}\) ) \\
Propagation Delay Time ( \(\mathrm{t}_{\text {PHL }}\) ) \\
Transition Time ( \(\mathrm{t}_{\mathrm{THL}}\) ) \\
Transition Time ( \(\mathrm{t}_{\mathrm{TLH}}\) ) \\
Minimum Clock Pulse Duration ( \(\mathrm{t}_{\mathrm{WL}}\) ) \\
Minimum Clock Pulse Duration ( \(\mathrm{t}_{\mathrm{WH}}\) ) \\
Clock Rise and Fall Time ( \(\mathrm{t}_{\mathrm{rcL}}\) )* \\
Clock Rise and Fall Time ( \(\mathrm{t}_{\mathrm{fCL}}\) ) \\
\(J \bar{K}\) Lines Setup Time \\
J \(\bar{K}\) Lines Setup Time \\
Parallel-In Lines Setup Time \\
Maximum Clock Frequency ( \(\mathrm{f}_{\mathrm{CL}}\) ) \\
Input Capacitance ( \(\mathrm{C}_{1}\) )
\end{tabular} \& \[
\begin{aligned}
\& V_{D D}=5.0 \mathrm{~V} \\
\& V_{D D}=10 \mathrm{~V} \\
\& V_{D D}=5.0 \mathrm{~V} \\
\& V_{D D}=10 \mathrm{~V} \\
\& V_{D D}=5.0 \mathrm{~V} \\
\& V_{D D}=10 \mathrm{~V} \\
\& V_{D D}=5.0 \mathrm{~V} \\
\& V_{D D}=10 \mathrm{~V} \\
\& V_{D D}=5.0 \mathrm{~V} \\
\& V_{D D}=10 \mathrm{~V} \\
\& V_{D D}=5.0 \mathrm{~V} \\
\& V_{D D}=10 \mathrm{~V} \\
\& V_{D D}=5.0 \mathrm{~V} \\
\& V_{D D}=10 \mathrm{~V} \\
\& \text { Any Input }
\end{aligned}
\] \& 15
5.0

1.0

2.0 \& $$
\begin{aligned}
& 250 \\
& 100 \\
& 100 \\
& 50 \\
& 200 \\
& 100 \\
& \\
& 250 \\
& 100 \\
& 100 \\
& 50 \\
& 2.5 \\
& 5.0 \\
& 5.0
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& 700 \\
& 300 \\
& 300 \\
& 150 \\
& 500 \\
& 250 \\
& 15 \\
& 5.0 \\
& 750 \\
& 250 \\
& 500 \\
& 100
\end{aligned}
$$
\] \&  <br>

\hline \multicolumn{6}{|l|}{RESET OPERATION} <br>

\hline | Propagation Delay Time (t $\mathrm{t}_{\mathrm{PL}}$ ) |
| :--- |
| Propagation Delay Time ( $\mathrm{t}_{\mathrm{PL}}$ ) |
| Minimum Reset Pulse Duration ( $\mathrm{t}_{\mathrm{wL}}$ ) |
| Minimum Reset Pulse Duration ( $\mathrm{t}_{\mathrm{WH}}$ ) | \& \[

$$
\begin{aligned}
& V_{D D}=5.0 \mathrm{~V} \\
& V_{D D}=10 \mathrm{~V} \\
& V_{D D}=5.0 \mathrm{~V} \\
& V_{D D}=10 \mathrm{~V}
\end{aligned}
$$

\] \& \& \[

$$
\begin{aligned}
& 250 \\
& 100 \\
& 200 \\
& 100
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 700 \\
& 300 \\
& 500 \\
& 200
\end{aligned}
$$
\] \& ns

ns
ns
ns <br>
\hline
\end{tabular}

[^6]
## connection diagram



## truth table

| $c_{L}$ | $t_{n, 1}$（INPUTS） |  |  |  | $t_{n}$（OUTPUTS） |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | J | $\overline{\mathrm{K}}$ | R | $\mathrm{a}_{\mathrm{n} .1}$ | $\mathrm{o}_{\mathrm{n}}$ |
| J | 0 | x | 0 | 0 | 0 |
| － | 1 | $\times$ | 0 | 0 | 1 |
| 5 | x | 0 | 0 | 1 | 0 |
| 5 | 1 | 0 | 0 | $\mathrm{o}_{\mathrm{n}}$ ， | $\overline{\mathrm{a}_{n} 1}{ }_{\text {MODE }}^{\text {MOGGLE }}$ |
| － | $\times$ | 1 | 0 | 1 | 1 |
| $\checkmark$ | $x$ | x | 0 | $\mathrm{O}_{\mathrm{n}}$ ， | $\mathrm{O}_{\mathrm{n}}$ ， |
| x | $\times$ | $\times$ | 1 | $\times$ | 0 |

## CD4040M/CD4040C 12 -stage ripple-carry binary counter/divider

## general description

The CD4040M/CD4040C is a 12 -stage ripple-carry binary counter. Buffered outputs from each stage are externally available. The counter is reset to its logical " 0 " state by a logical " 1 " on the reset input. The counter is advanced one count on the negative transition of each clock pulse.

## features

- Wide supply voltage range
3.0 V to 15 V
- High noise immunity
- Medium speed operation
$0.45 \mathrm{~V}_{\mathrm{cc}}$ typ 10.0 MHz typ with $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$
- Low power
- Fully static operation


## applications

- Automotive
- Instrumentation
- Medical electronics
- Alarm systems
- Industrial electronics
- Remote metering


## logic diagram

Stage 1 of 12 Binary Stages

connection diagram

switching time waveforms


## absolute maximum ratings

Voltage at Any Pin
Operating Temperature Range
CD4040M
CD4040C
Storage Temperature Range
Package Dissipation
Operating $\mathrm{V}_{\mathrm{DD}}$ Range
Lead Temperature (Soldering, 10 seconds)
$\mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
500 mW
$\mathrm{V}_{\mathrm{SS}}+3.0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+15 \mathrm{~V}$ $300^{\circ} \mathrm{C}$
dc electrical characteristics CD4040M

| - PARAMETER | CONDITIONS | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-55^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $125^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Quiescent Device | $V_{D D}=5.0 \mathrm{~V}$ |  |  | 15 |  | 0.5 | 15 |  |  | 900 | $\mu \mathrm{A}$ |
| Current (1L) | $V_{D D}=10 \mathrm{~V}$ |  |  | 25 |  | 1.0 | 25 |  |  | 1500 | $\mu \mathrm{A}$ |
| Quiescent Device Dissi- | $V_{D D}=5.0 \mathrm{~V}$ |  |  | 75 |  | 2.5 | 75 |  |  | 4500 | $\mu \mathrm{W}$ |
| pation/Package ( $\mathrm{P}_{\mathrm{D}}$ ) | $V_{D D}=10 \mathrm{~V}$ |  |  | 250 |  | 10 | 250 |  |  | 15000 | $\mu \mathrm{W}$ |
| Output Voltage Low | $V_{D D}=5.0 \mathrm{~V}$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | v |
| Level (Vou) | $V_{D D}=10 \mathrm{~V}$ |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | v |
| Output Voltage High | $V_{\text {DO }}=5.0 \mathrm{~V}$ | 4.99 |  |  | 4.99 | 5.0 |  | 4.95 |  |  | v |
| Level ( $\mathrm{V}_{\mathrm{OH}}$ ) | $V_{D D}=10 \mathrm{~V}$ | 9.99 |  |  | 9.99 | 10 |  | 9.95 |  |  | v |
| Noise Immunity | $V_{D D}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.8 \mathrm{~V}$ | 1.5 |  |  | 1.5 | 2.25 |  | 1.4 |  |  | v |
| ( $\mathrm{V}_{\text {NL }}$ ) (All inputs) | $V_{D D}=10 \mathrm{~V}, V_{O}=1.0 \mathrm{~V}$ | 3.0 | . |  | 3.0 | 4.5 |  | 2.9 |  |  | $v$ |
| Noise Immunity | $V_{D D}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=4.2 \mathrm{~V}$ | 1.4 |  |  | 1.5 | 2.25 |  | 1.5 |  |  | v |
| $\left(V_{N H}\right)$ (All Inputs) | $V_{D D}=10 \mathrm{~V}, V_{0}=9.0 \mathrm{~V}$ | 2.9 |  |  | 3.0 | 4.5 |  | 3.0 |  |  | $v$ |
| Output Drive Current | $\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V}$ | 0.22 |  |  | 0.18 | 0.55 |  | 0.125 |  |  | mA |
| N -Channel ( $\mathrm{I}_{0} \mathrm{~N}$ ) | $V_{D D}=10 \mathrm{~V}, \mathrm{~V}_{0}=0.5 \mathrm{~V}$ | 0.44 |  |  | 0.36 | 1.1 |  | 0.25 |  |  | mA |
| Output Drive Current | $V_{D D}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=4.5 \mathrm{~V}$ | -0.15 |  |  | -0.125 | -0.35 |  | -0.085 |  |  | mA |
| P.Channel ( $\mathrm{I}_{\mathrm{D}} \mathrm{P}$ ) | $V_{D D}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=9.5 \mathrm{~V}$ | -0.3 |  |  | -0.25 | -0.7 |  | -0.175 |  |  | mA |
| Input Current ( 1, ) | Any Input |  |  |  |  | 10 |  |  |  |  | pA |

dc electrical characteristics CD4040C

ac electrical characteristics CD4040M $T_{A}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, and input rise and fall times $=20 \mathrm{~ns}$ except $\mathrm{t}_{\mathrm{rcL}}, \mathrm{t}_{\mathrm{fL}}$. Typical Temperature Coefficient (for all values of $\mathrm{V}_{\mathrm{DD}}$ ) $=0.3 \% /{ }^{\circ} \mathrm{C}$.

| PARAMETER | CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| CLOCKED OPERATION |  |  |  |  |  |
| Propagation Delay Time $\left(\mathrm{t}_{\mathrm{PHL}}=\mathrm{t}_{\mathrm{PLH}}\right)$ (Note 1) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 220 \\ & 80 \end{aligned}$ | $\begin{aligned} & 900 \\ & 450 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Transition Time ( $\mathrm{t}_{\mathrm{THL}}=\mathrm{t}_{\mathrm{TLH}}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 120 \\ & 60 \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Minimum Clock Pulse Width ( $\mathrm{W}_{\mathrm{WL}}=\mathrm{t}_{\mathrm{WH}}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 150 \\ & 50 \end{aligned}$ | $\begin{aligned} & 400 \\ & 110 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Clock Rise and Fall Time ( $\left.\mathrm{trCL}=\mathrm{t}_{\mathrm{fCL}}\right)$. | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 15 \\ & 7.5 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| Maximum Clock Frequency ( $\mathrm{f}_{\mathrm{CL}}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 10 \end{aligned}$ |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| Input Capacitance ( $\mathrm{C}_{1}$ ) |  |  | 5.0 - |  | pF |
| RESET OPERATION |  |  |  |  |  |
| Propagation Delay Time $\left(t_{\text {PHL(R) }}\right)$ | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 350 \\ & 150 \end{aligned}$ | $\begin{aligned} & 1000 \\ & 500 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Minimum Reset Pulse Width ( $\mathrm{t}_{\mathrm{WH}(\mathrm{R})}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} . \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 350 \\ & 150 \end{aligned}$ | $\begin{aligned} & 1000 \\ & 500 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |

ac electrical characteristics CD4040C $T_{A}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, and input rise and fall times $=20 \mathrm{~ns}$ except $\mathrm{t}_{\mathrm{rCL}}, \mathrm{t}_{\mathrm{fCL}}$. Typical Temperature Coefficient (for all values of $\mathrm{V}_{\mathrm{DD}}$ ) $=0.3 \%{ }^{\circ} \mathrm{C}$.

| PARAMETER | CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| CLOCKED OPERATION |  |  |  |  |  |
| Propagation Delay Time $\left(\mathrm{t}_{\mathrm{PHL}}=\mathrm{t}_{\text {PLH }}\right)$ <br> (Note 1) <br> Transition Time $\left(\mathrm{t}_{\mathrm{THL}}=\mathrm{t}_{\mathrm{TLH}}\right)$ <br> Minimum Clock Pulse Width $\left(\mathrm{t}_{\text {WL }}=\mathrm{t}_{\mathrm{WH}}\right)$ <br> Clock Rise and Fall Time ( $\mathrm{trCL}_{\mathrm{r}}=\mathrm{t}_{\mathrm{fCL}}$ ) <br> Maximum Clock Frequency ( $\mathrm{f}_{\mathrm{CL}}$ ) <br> Input Capacitance ( $\mathrm{C}_{1}$ ). | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ <br> Any Input | $\begin{aligned} & 1.0 \\ & 3.25 \end{aligned}$ | $\begin{aligned} & 220 \\ & 80 \\ & 120 \\ & 60 \\ & 150 \\ & 50 \\ & \\ & \\ & 3.0 \\ & 10 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 950 \\ & 475 \\ & 350 \\ & 175 \\ & 500 \\ & 125 \\ & 15 \\ & 7.5 \end{aligned}$ | ns ns ns ns ns ns ns $\mu \mathrm{s}$ $\mu \mathrm{s}$ MHz MHz pF |
| RESET OPERATION |  |  |  |  |  |
| Propagation Delay Time ( $\left.\mathrm{t}_{\mathrm{PHL}(\mathrm{R})}\right)$ <br> Minimum Reset Pulse Width ( $\mathrm{t}_{\mathrm{WH}(\mathrm{R})}$ ) | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=5.0 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ | : | $\begin{aligned} & 350 \\ & 150 \\ & 350 \\ & 150 \end{aligned}$ | $\begin{aligned} & 1250 \\ & 600 \\ & 1250 \\ & 600 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |

Note 1: Measured from clock to $Q_{1}$, or $Q_{i}$ to $Q_{i+1 . i}=1, \ldots, 11$.

## CD4042M／CD4042C quad clocked D latch

## general description

The CD4042M／CD4042C quad clocked＂$D$＂latch is a monolithic complementary MOS（CMOS）integrated circuit constructed with P and N －channel enhancement mode transistors．The outputs Q and $\overline{\mathrm{Q}}$ either latch or follow the data input depending on the clock level which is programmed by the polarity input．For polarity $=0$ ；the information present at the data input is trans－ ferred to Q and $\overline{\mathrm{Q}}$ during 0 clock level；and for polarity $=1$ the transfer occurs during the 1 clock level．When a clock transition occurs（positive for polarity $=0$ and
negative for polarity $=1$ ）the information present at the input during the clock transition is retained at the outputs until an opposite clock transition occurs．

## features

－Wide supply voltage range 3.0 V to 15 V
－High noise immunity
$0.45 \mathrm{~V}_{\text {cc }}$ typ
－Clock polarity control

## connection diagram and truth table



| CLOCK | POLARITY | $\mathbf{Q}$ |
| :---: | :---: | :---: |
| 0 | 0 | $D$ |
| $\Gamma$ | 0 | Latch |
| 1 | 1 | $D$ |
| $L$ | 1 | Latch |

## logic diagrams



POLARITY

absolute maximum ratings (Note 1)

Voltage at Any Pin
Operating Temperature Range
CD4042M
CD4042C.
Storage Temperature Range
Package Dissipation
Operating $\mathrm{V}_{\mathrm{DD}}$ Range
Lead Temperature (Soldering, 10 seconds)
$V_{S S}-0.3 V$ to $V_{D D}+0.3 V$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
500 mW .
$V_{S S}+3.0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+15 \mathrm{~V}$
$300^{\circ} \mathrm{C}$
dc electrical characteristics CD4042M

| PARAMETERS | CONDITIONS | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-55^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $125^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Quiescent Device Current ( $I_{L}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | 1 |  | $\begin{aligned} & 0.005 \\ & 0.005 \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ |  |  | $\begin{aligned} & 60 \\ & 120 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Quiescent Device Dissipation/Package ( $\mathrm{P}_{\mathrm{D}}$ ). | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | 5 20 |  | $\begin{aligned} & 0.025 \\ & 0.05 \end{aligned}$ | $\begin{aligned} & 5 \\ & 20 \end{aligned}$ |  |  | 300 1200 | $\begin{aligned} & \mu W \\ & \mu W \end{aligned}$ |
| Output Voltage Low Level ( $V_{\mathrm{OL}}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 0.01 \\ & 0.01 \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0.01 \\ & 0.01 \end{aligned}$ |  |  | $\begin{aligned} & 0.05 \\ & 0.05 \end{aligned}$ | V |
| Output Voltage High Level ( $\mathrm{V}_{\mathrm{OH}}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 4.99 \\ & 9.99 \end{aligned}$ |  |  | 4.99 9.99 | $\begin{aligned} & 5 \\ & 10 \end{aligned}$ |  | 4.95 9.95 |  |  | v |
| Noise Immunity (All Inputs) ( $\mathrm{V}_{\mathrm{NL}}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V}, V_{O}=0.95 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V}, V_{O}=2.9 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 3 \end{aligned}$ |  |  | 1.5 3 | $\begin{aligned} & 2.25 \\ & 4.5 \end{aligned}$ |  | 1.4 |  |  | v |
| Noise Immunity (All Inputs) ( $\mathrm{V}_{\mathrm{NH}}$ ) $\quad ;$ | $\begin{aligned} & V_{D D}=5 \mathrm{~V}, V_{O}=3.6 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V}, V_{O}=7.2 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1.4 \\ & 2.9 \end{aligned}$ |  |  | 1.5 3 | $\begin{aligned} & 2.25 \\ & 4.5 \end{aligned}$ |  | $\begin{aligned} & 1.5 \\ & 3 \end{aligned}$ |  |  | V |
| Output Drive Current N -Channel ( $\mathrm{I}_{\mathrm{D}} \mathrm{N}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0.5 \\ & 1.25 \end{aligned}$ |  |  | 0.4 1 | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ |  | 0.27 0.7 |  |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Output Device Current P-Channel ( $I_{D} P$ ) | $\begin{aligned} & V_{D D}=5 \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -0.45 \\ & -1.15 \end{aligned}$ |  |  | $\begin{aligned} & -0.35 \\ & -0.9 \end{aligned}$ | -1 -2 |  | $\begin{aligned} & -0.25 \\ & -0.6 \end{aligned}$ | . |  | mA |
| Input Current ( 1,1 |  |  |  |  |  |  |  |  |  |  | pA |

dc electrical characteristics CD4042C

| PARAMETERS | CONDITIONS | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Quiescent Device Current ( $I_{L}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | 10 20 |  | 0.01 0.02 | 10 20 |  | i | 140 280 | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Quiescent Device Dissipation/Package ( $\mathrm{P}_{\mathrm{D}}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | 50 200 |  | 0.05 0.2 | 50 200 |  |  | 700 2800 | $\mu \mathrm{W}$ $\mu \mathrm{W}$ |
| Output Voltage Low Level ( $V_{O L}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | 0.01 0.01 |  | 0 0 | 0.01 0.01 |  |  | 0.05 0.05 | v |
| Output Voltage High Level ( $\mathrm{V}_{\mathrm{OH}}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ | 4.99 9.99 |  |  | 4.99 9.99 | 5 10 |  | 4.95 9.95 |  |  | V |
| Noise Immunity (All Inputs) ( $\mathrm{V}_{\mathrm{NL}}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V}, V_{O}=0.95 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V}, V_{O}=2.9 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 9.99 \\ & 1.5 \\ & 3 \end{aligned}$ |  | i | 9.99 1.5 3 | $\begin{aligned} & 2.25 \\ & 4.5 \end{aligned}$ |  | 9.95 1.4 2.9 |  |  | v |
| Noise Immunity (All Inputs) ( $\mathrm{V}_{\mathrm{NH}}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V}, \quad V_{O}=3.6 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V}, V_{O}=7.2 \mathrm{~V} \end{aligned}$ | 1.4 2.9 |  |  | 1.5 3 | 2.25 4.5 |  | 1.5 3 |  |  | V |
| Outpút Drive Current N -Channel ( $\mathrm{I}_{\mathrm{D}} \mathrm{N}$ ) | $\begin{aligned} & V_{D D}=5 V \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ | 0.24 0.6 |  |  | 0.2 0.5 | 1 |  | 0.18 0.45 | - |  | mA |
| Output Drive Current P-Channel ( $I_{D} P$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -0.2 \\ & -0.34 \end{aligned}$ |  |  | -0.175 -0.45 | -1 -2 |  | -0.15 -0.4 |  |  | $m A$ $m A$ |
| Input Current ( $I_{1}$ ) |  |  |  |  |  | 10 |  |  |  |  | pA |

ac electrical characteristics CD4042M

| PARAMETERS | CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| Propagation Delay Time ( $\left.\mathrm{t}_{\text {PHL }}, \mathrm{t}_{\text {PLH }}\right)$ | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 150 \\ & 75 \end{aligned}$ | $\begin{aligned} & 300 \\ & 125 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Transition Time ( $\mathrm{t}_{\text {THL }}, \mathrm{t}_{\text {TLH }}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 100 \\ & 50 \end{aligned}$ | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Minimum Clock Pulse Width ( $\mathrm{t}_{\text {WL }}, \mathrm{t}_{\text {WH }}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 175 \\ & 50 \end{aligned}$ | $\begin{aligned} & 250 \\ & 75 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Clock Rise Time ( $\mathrm{t}_{\mathrm{rcL}}$ ) or Clock Fall Time ( $\mathrm{t}_{\mathrm{f}} \mathrm{L}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 15 \\ & 5 \end{aligned}$ | $\mu \mathrm{s}$ $\mu \mathrm{s}$ |
| Set-up Time | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 50 \\ & 25 \end{aligned}$ | $\begin{aligned} & 100 \\ & 50 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Input Capacitance ( $\mathrm{C}_{1}$ ) (Note 2) | Any Input |  | 5 |  | pF |

ac electrical characteristics CD4042C

| PARAMETERS | CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| Propagation Delay Time ( $\mathrm{t}_{\text {PHL }}, \mathrm{t}_{\text {PLH }}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 150 \\ & 75 \end{aligned}$ | $\begin{aligned} & 400 \\ & 200 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Transition Time ( $\mathrm{t}_{\mathrm{THL}}, \mathrm{t}_{\mathrm{TLH}}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 100 \\ & 50 \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Minimum Clock Pulse Width ( $\mathrm{t}_{\text {WL }}, \mathrm{t}_{\text {WH }}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 175 \\ & 50 \end{aligned}$ | $\begin{aligned} & 350 \\ & 175 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Clock Rise Time ( $\mathrm{t}_{\mathrm{rcL}}$ ) or Clock Fall Time ( $\mathrm{t}_{\mathrm{fcL}}$ ) | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 15 \\ & 5 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| Set-up Time | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 50 \\ & 25 \end{aligned}$ | $\begin{aligned} & 125 \\ & 60 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Input Capacitance ( $\mathrm{C}_{1}$ ) (Note 2) | Any Input |  | 5 |  | pF |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Capacitance is guaranteed by periodic testing.

## CD4049M/CD4049C, CD4050M/CD4050C

 hex buffers
## general description

These hex buffers are monolithic complementary MOS (CMOS) integrated circuits constructed with N - and P-Channel enhancement mode transistors. These devices feature logic-level conversion using only one supply voltage ( $\mathrm{V}_{\mathrm{cc}}$ ). The input-signal high level ( $\mathrm{V}_{\mathrm{IH}}$ ) can exceed the $\mathrm{V}_{\mathrm{CC}}$ supply voltage when these devices are used for logic-level conversions. These devices are intended for use as hex buffers, CMOS to DTL/TTL converters, or as CMOS current drivers, and they can drive directly two DTL/TTL loads.

## features

- Wide supply voltage range
3.0 V to 15 V
$0.45 \mathrm{~V}_{\mathrm{cc}}$ typ
- Low power 100 nW typ
- Direct drive to 2 TTL loads at $5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{Cc}}=5.0 \mathrm{~V}$, $\mathrm{V}_{\mathrm{OL}} \leq 0.4 \mathrm{~V}, \mathrm{I}_{\mathrm{DN}} \geq 3.0 \mathrm{~mA}$
- High source and sink current capability


## applications

- CMOS hex inverter
- CMOS to DTiL/TTL hex converter
- CMOS current "Sink" or "Source" driver
- CMOS high-to-low logic-level converter


## schematic diagrams


(a) Schematic Diagram of CD4049M, 1 of 6 Identical Units

(b) Schematic Diagram of CD4050M, 1 of 6 Identical Units

## connection diagrams

CD4049M/CD4049C


TOP VIEW

CD4050M/CD4050C


## absolute maximum ratings <br> (Note 1)

Voltage at Any Pin
Operating Temperature Range

## CD40XXM

CD40XXC
$V_{S S}-0.3 V$ to $V_{S S}+15.5 \mathrm{~V}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

Storage Temperature Range Package Dissipation
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ 500 mW
Operating $V_{D O}$ Range
Lead Temperature (Soldering, 10 seconds)
$V_{S S}+3.0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+15 \mathrm{~V}$
$300^{\circ} \mathrm{C}$
dc electrical characteristics CD4049C, CD4050C

| PARAMETER | CONDITIONS | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Quiescent Device Current ( $I_{L}$ ) | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{H}}=\mathrm{V}_{\mathrm{cc}} \\ & \mathrm{~V}_{\mathrm{cc}}=10 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{H}}=\mathrm{V}_{\mathrm{cc}} \end{aligned}$ |  |  | $\begin{aligned} & 3.0 \\ & 5.0 \end{aligned}$ |  | $\begin{aligned} & 0.03 \\ & 0.05 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 5.0 \end{aligned}$ |  |  | $\begin{aligned} & 42 \\ & 70 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Quiescent Device Dissipation Package ( $\mathrm{P}_{\mathrm{D}}$ ) | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{H}}=\mathrm{V}_{\mathrm{cc}} \\ & \mathrm{~V}_{\mathrm{cc}}=10 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{H}}=\mathrm{V}_{\mathrm{cc}} \end{aligned}$ |  |  | $\begin{aligned} & 15 \\ & 50 \end{aligned}$ |  | $\begin{aligned} & 0.15 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & 15 \\ & 50 \end{aligned}$ |  |  | $\begin{aligned} & 210 \\ & 700 \end{aligned}$ | $\mu \mathrm{W}$ $\mu \mathrm{W}$ |
| Output Voltage Low Level ( $V_{O L}$ ) | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 0.01 \\ & 0.01 \end{aligned}$ |  | 0 | $\begin{aligned} & 0.01 \\ & 0.01 \end{aligned}$ |  |  | $\begin{aligned} & 0.05 \\ & 0.05 \end{aligned}$ | v |
| Output Voltage High Level ( $\mathrm{V}_{\mathrm{OH}}$ ) | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V} \\ & V_{c c}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 4.99 \\ & 9.99 \end{aligned}$ |  |  | $\begin{aligned} & 4.99 \\ & 9.99 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 10 \end{aligned}$ |  | $\begin{aligned} & 4.95 \\ & 9.95 \end{aligned}$ |  |  | v |
| Noise Immunity ( $\mathrm{V}_{\mathrm{NL}}$ ) <br> (All Inputs) CD4049M | $\begin{aligned} & \mathrm{V}_{\mathrm{Cc}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=7.2 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 2.0 \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 2.25 \\ & 4.5 \end{aligned}$ |  | 0.9 1.9 |  |  | v |
| Noise Immunity ( $\mathrm{V}_{\mathrm{NL}}$ ) <br> (All Inputs) CD4050M | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, V_{O L}=0.95 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V}, V_{O L}=2.9 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 3.0 \end{aligned}$ |  |  | 1.5 3.0 | $\begin{aligned} & 2.25 \\ & 4.5 \end{aligned}$ |  | $\begin{aligned} & 1.4 \\ & 2.9 \end{aligned}$ | : |  | v |
| Noise Immunity ( $\mathrm{V}_{\mathrm{NH}}$ ) (All Inputs) CD4050M | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=7.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.6 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 2.9 \\ & 1.4 \end{aligned}$ |  |  | $\begin{aligned} & 3.0 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 2.25 \end{aligned}$ |  | $\begin{aligned} & 3.0 \\ & 1.5 \end{aligned}$ |  |  | v |
| Noise Immunity ( $\mathrm{V}_{\mathrm{NH}}$ ) (All Inputs) CD4049M | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=2.9 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.95 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 2.9 \\ & 1.4 \end{aligned}$ |  |  | $\begin{aligned} & 3.0 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 2.25 \end{aligned}$ |  | $\begin{aligned} & 3.0 \\ & 1.5 \end{aligned}$ |  |  | v |
| Output Drive Current N -Channel ( $\mathrm{I}_{\mathrm{D}} \mathrm{N}$ ) | $\begin{aligned} & V_{\mathrm{cc}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 3.1 \\ & 3.6 \\ & 9.6 \end{aligned}$ |  |  | 2.6 3.0 8.0 | $\begin{aligned} & 5.2 \\ & 6.0 \\ & 16 \end{aligned}$ |  | 2.1 2.5 6.6 |  |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Output Drive Current P-Channel ( $I_{D} P$ ) | $\begin{aligned} & V_{\mathrm{cc}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=4.5 \mathrm{~V} \\ & V_{\mathrm{cc}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.5 \mathrm{~V} \\ & V_{\mathrm{cc}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=9.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -0.6 \\ & -1.5 \\ & -1.5 \end{aligned}$ |  |  | $\begin{aligned} & -0.5 \\ & -1.25 \\ & -1.25 \end{aligned}$ | $\begin{aligned} & -1.0 \\ & -2.5 \\ & -2.5 \end{aligned}$ |  | $\begin{array}{r} -0.4 \\ -1.0 \\ -1.0 \end{array}$ |  |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Input Current ( 11 ) | $\mathrm{V}_{\mathrm{tH}}=\mathrm{V}_{\mathrm{CC}}$ |  |  |  |  | 10 |  |  |  |  | pA |

dc electrical characteristics CD4049M, CD4050M


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

## ac electrical characteristics CD4050M/CD4050C

$T_{A}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, and input rise and fall times $=20 \mathrm{~ns}$. Typical Temperature Coefficient for all values of $\mathrm{V}_{\mathrm{cc}}=0.3 \% /{ }^{\circ} \mathrm{C}$.

| PARAMETER | CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| Propagation Delay Time High-to- | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{1 H}=\mathrm{V}_{\mathrm{CC}}$ |  | 55 | 110 | ns |
| Low Level ( $\mathrm{t}_{\text {PHL }}$ ) | $\mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{H}}=\mathrm{V}_{\mathrm{Cc}}$ |  | 25 | 55 | ns |
| Propagation Delay Time Low-to- | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{1 H}=\mathrm{V}_{\mathrm{CC}}$ |  | 90 | 140 | ns |
| High Level ( $\mathrm{t}_{\text {PLH }}$ ) | $\mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V} ; \mathrm{V}^{\prime} \mathrm{H}=\mathrm{V}_{\mathrm{CC}}$ |  | 40 | 85 | ns |
| Transition Time High-to-Low | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{1 H}=\mathrm{V}_{\mathrm{CC}}$ |  | 20 | 45 | ns |
| Level ( $\mathrm{t}_{\text {THL }}$ ) | $\mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}}$ |  | 16 | 40 | ns |
| Transition Time Low-to-High | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{1 H}=\mathrm{V}_{\mathrm{CC}}$ |  | 50 | 100 | ns |
| Level ( $\mathrm{t}_{\text {TLH }}$ ) | $\mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{H}}=\mathrm{V}_{\mathrm{CC}}$ |  | 30 | 60 | ns |
| Input Capacitance ( $\mathrm{C}_{1}$ ) | Any Input |  | 5.0 |  | pF |

ac electrical characteristics CD4049M/CD4049C
$T_{A}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, and input rise and fall times $=20 \mathrm{~ns}$. Typical Temperature Coefficient for all values of $\mathrm{V}_{\mathrm{Cc}}=0.3 \% /{ }^{\circ} \mathrm{C}$.

| PARAMETER | CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| Propagation Delay Time High-to- | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{1 H}=\mathrm{V}_{\mathrm{CC}}$ |  | 15 | 55 | ns |
| Low Level ( $\mathrm{t}_{\text {PHL }}$ ) | $\mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}, \mathrm{~V}_{1 H}=\mathrm{V}_{\text {cc }}$ |  | 10 | 30 | ns |
| Propagation Delay Time Low-to- | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{H}}=\mathrm{V}_{\mathrm{CC}}$ | , | 50 | 80 | ns |
| High Level ( $\mathrm{t}_{\text {PLH }}$ ) | $\mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}, \mathrm{~V}_{1 H}=\mathrm{V}_{C C}$ | - | 25 | 55 | ns |
| Transition Time High-to-Low | $V_{C C}=5.0 \mathrm{~V}, V_{1 H}=V_{C c}$ |  | 20 | 45 | ns |
| Level ( $\mathrm{t}_{\text {THL }}$ ) | $V_{C C}=10 \mathrm{~V}, V_{1 H}=V_{C C}$ |  | 16 | 40 | ns |
| Transition Time Low-to-High | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{H}}=\mathrm{V}_{\mathrm{CC}}$ |  | 50 . | 100 | ns |
| Level ( $\mathrm{t}_{\text {TLH }}$ ) | $\mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{H}}=\mathrm{V}_{\mathrm{CC}}$ |  | 30 | 60 | ns |
| Input Capacitance ( $\mathrm{C}_{1}$ ) | Any Input |  | 5.0 |  | pF |

CD4066M/CD4066C quad bilateral switch

## general description

The CD4066M/CD4066C is a quad bilateral switch intended for the transmission or multiplexing of analog or digital signals. It is pin-for-pin compatible with CD4016M/CD4016C, but has a much lower ON resistance, and ON resistance is relatively constant over the input-signal range.

## features

- Wide supply voltage range

3 V to 15 V

- High noise immunity
- Wide range of digital and analog switching
- ON resistance for 15 V operation
$80 \Omega$ typ
- Matched ON resistance over 15V signal input
- ON resistance flat over peak-to-peak signal range
- High ON/OFF output voltage ratio

65 dB typ @ $\mathrm{f}_{\text {is }}=10 \mathrm{kHz}$, $R_{L}=10 \mathrm{k} \Omega$

- High degree of linearity
- Extremely low OFF switch leakage 10 pA typ
$@ V_{D D}-V_{S S}=10 \mathrm{~V}$, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Extremely high control input $10^{12} \Omega$ typ impedance
- Low crosstalk between switches $\quad-50 \mathrm{~dB}$ typ @ $\mathrm{f}_{\text {is }}=0.9 \mathrm{MHz}$,
$R_{\mathrm{L}}=1 \mathrm{k} \Omega$
40 MHz typ


## applications

- Analog signal switching/multiplexing
- Signal gating
- Squelch contro
- Chopper
- Modulator/Demodulator
- Commutating switch
- Digital signal switching/multiplexing
- CMOS logic implementation
- Analog to digital/digital to analog conversion
- Digital control of frequency, impedance, phase, and analog-signal gain


## schematic and connection diagrams



## absolute maximum ratings

Voltage at Any Pin (Note 1) $\mathrm{V}_{\text {SS }}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+15.5 \mathrm{~V}$
Operating Temperature Range
CD4066M
CD4066C
Storage Temperature Range
Package Dissipation
Operating $V_{D D}$ Range
Lead Temperature (Soldering, 10 seconds) $\quad 300^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{SS}}+3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+15 \mathrm{~V}$

$$
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
$$

$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
electrical characteristics CD4066C

electrical characteristics CD4066C Continued

| CHARACTERISTIC | SYMBOL | TEST CONDITIONS | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  |  |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| CONTROL ( $\mathrm{V}_{\mathrm{c}}$ ) | - |  |  |  |  |  |  |  |  |  |  |  |
| Noise Immunity | $\mathrm{V}_{\mathrm{NL}}$ | $\begin{array}{ll} V_{i s} \leq V_{D D} & V_{D D}-V_{S S}=10 \mathrm{~V} \\ \mathrm{I}_{\text {is }}=10 \mu \mathrm{~A} \end{array}$ | 2 |  |  | 2 | 4.5 |  | 2 |  |  | V |
| Input Current | $I^{\prime}$ | $\begin{aligned} & V_{D D}-V_{S S}=10 \mathrm{~V} \\ & V_{C} \leq V_{D D}-V_{S S} \end{aligned}$ |  |  |  |  | $\pm 10$ |  |  |  |  | pA |
| Average Input Capacitance | $\mathrm{C}_{\mathrm{c}}$ |  |  |  |  |  | 5 |  |  |  |  | pF |
| Crosstalk-Control Input to Signal Output |  | $\begin{array}{ll} R_{L}=10 \mathrm{k} \Omega & \begin{array}{l} V_{D D}-V_{S S}^{\prime}=10 \mathrm{~V} \\ \\ \\ \\ \\ \text { (square wave) } \end{array} \end{array}$ |  |  |  |  | 50 |  |  |  |  | mV |
| Turn ON Propagation Delay | $\mathrm{t}_{\mathrm{pd}} \mathrm{C}$ | $\mathrm{t}_{\mathrm{rc}}=\mathrm{t}_{\mathrm{fc}}=20 \mathrm{~ns} \quad \mathrm{~V}_{\mathrm{Is}}<10 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  |  |  |  | 35 |  |  |  |  | ns |
| Maximum Allowable <br> Control Input <br> Repetition Rate | - | $\begin{aligned} & R_{L}=1 \mathrm{k} \Omega, V_{D D}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND} \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{C}}=10 \mathrm{~V} \text { (square wave) } \\ & \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns} \end{aligned}$ |  |  |  |  | 10 |  |  |  |  | MHz |

Note 1: The device should not be connected to circuits with the power on.
Note 2: Limit determined by minimum feasible leakage measurement for automatic testing.
Note 3: Symmetrical about OV.
electrical characteristics CD4066M

electrical characteristics CD4066M Continued

| CHARACTERISTIC | SYMBOL | TEST CONDITIONS | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $-55^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $125^{\circ} \mathrm{C}$ |  |  |  |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Crosstalk Between Any 2 of the 4 Switches (Frequency at -50 dB) |  | $\begin{array}{ll}  & V_{C}(A)=V_{D D}=+5 \mathrm{~V} \\ R_{L}=1 \mathrm{k} \Omega & V_{C}(B)=V_{S S}=-5 \mathrm{~V} \\ V_{\text {is }}(A)= & \\ 5 \mathrm{~V}(\mathrm{p} \cdot \mathrm{p}) & 20 \log _{10} \frac{V_{\text {os }}(B)}{V_{\text {is }}(\mathrm{A})}=-50 \mathrm{~dB} \end{array}$ |  |  | . |  | 0.9 |  |  |  |  | MHz |
| Capacitance <br> Input <br> Output <br> Feedthrough | $\begin{aligned} & \mathrm{C}_{1 \mathrm{~S}} \\ & \mathrm{C}_{\mathrm{os}} \\ & \mathrm{C}_{\mathrm{oOS}} \end{aligned}$ | $\begin{aligned} & V_{D D}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{C}}=\mathrm{V}_{\mathrm{SS}}=-5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{C}}=\mathrm{V}_{\mathrm{SS}}=-5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{C}}=\mathrm{V}_{\mathrm{SS}}=-5 \mathrm{~V} \end{aligned}$ |  |  |  |  | $\begin{aligned} & 8 \\ & 8 \\ & 0.5 \end{aligned}$ |  |  |  | . | $\begin{aligned} & \mathrm{pF} \\ & \mathrm{pF} \\ & \mathrm{pF} \end{aligned}$ |
| Propagation Delay Signal Input to Signal Output | $t_{\text {pd }}$ | $\begin{aligned} & V_{C}=V_{D D}=+10 \mathrm{~V}, V_{S S}=G N D, C_{L}=15 \mathrm{pF} \\ & V_{\text {is }}=10 \mathrm{~V} \text { (square wave) } \\ & t_{r}=t_{f}=20 \text { ns (input signal) } \end{aligned}$ |  | , |  |  | $10$ | , |  |  |  | ns |
| CONTROL ( $\mathrm{V}_{\mathrm{C}}$ ) |  |  |  |  |  |  |  |  |  |  |  |  |
| Noise Immunity | $\mathrm{V}_{\mathrm{NL}}$ | $\begin{array}{ll} V_{\text {is }} \leq V_{D D} & V_{D D}-V_{S S}=10 \mathrm{~V} \\ \mathrm{I}_{\text {is }}=10 \mu \mathrm{~A} \end{array}$ | 2 |  |  | 2 | 4.5 |  | 2 |  |  | v |
| Input Current * | $\mathrm{I}_{\mathrm{c}}$ | $\begin{aligned} & V_{D D}-V_{S S}=10 \mathrm{~V} \\ & V_{\mathrm{C}} \leq \mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}} \end{aligned}$ |  |  |  |  | $\pm 10$ |  |  |  | , | pA |
| Average Input Capacitance | $\mathrm{C}_{\mathrm{c}}$ |  |  |  |  |  | 5 |  |  |  |  | pF |
| Crosstalk-Control Input to Signal Output |  | $\begin{array}{ll}  & V_{D D}-V_{S S}=10 \mathrm{~V} \\ R_{L}=10 \mathrm{k} \Omega & V_{\mathrm{C}}=10 \mathrm{~V} \\ & \text { (square wave) } \end{array}$ |  |  |  |  | 50 | . |  |  | , | mV |
| Turn ON <br> Propagation Delay | ${ }_{\text {pp }} \mathrm{C}$ | $\mathrm{t}_{\mathrm{rc}}=\mathrm{t}_{\mathrm{fc}}=20 \mathrm{~ns} \quad \mathrm{~V}_{\mathrm{is}} \leq 10 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  |  |  |  | 35 |  |  |  |  | ns |
| Maximum Allowable <br> Control Input <br> Repetition Rate |  | $\begin{aligned} & V_{D D}=10 \mathrm{~V}, V_{S S}=G N D, R_{L}=1 \mathrm{k} \Omega \\ & C_{L}=15 \mathrm{pF} \\ & V_{C}=10 \mathrm{~V} \text { (square wave) } \\ & t_{r}=t_{f}=20 \mathrm{~ns} \end{aligned}$ |  |  |  |  | $10$ |  |  |  |  | MHz |

Note 1: The device should not be connected to circuits with the power on.
Note 2: Limit determined by minimum feasible leakage measurement for automatic testing
Note 3: Symmetrical about $0 V$.

## special considerations

In applications where separate power sources are used to drive $V_{D D}$ and the signal input, the $V_{D D}$ current capability should exceed $V_{D D} / R_{L}\left(R_{L}=\right.$ effective external load of the 4 CD4066M/CD4066C bilateral switches). This provision avoids any permanent current flow or clamp action on the $V_{D D}$ supply when power is applied or removed.from CD4066M/CD4066C. In certain applications, the external load-resistor current may include both $\mathrm{V}_{\mathrm{DD}}$ and signal-line components. To
avoid drawing $V_{D D}$ current when switch current flows into terminals $1,4,8$ or 11 , the voltage drop across the bidirectional switch must not exceed 0.8 V at $\mathrm{T}_{\mathrm{A}} \leq 25^{\circ} \mathrm{C}$, or 0.6 V at $\mathrm{T}_{\mathrm{A}}>25^{\circ} \mathrm{C}$ (calculated from $\mathrm{R}_{\mathrm{ON}}$ values shown).

No $V_{D D}$ current will flow through $R_{L}$ if the switch current flows into terminals $2,3,9$ or 10 .

CD4069BM/CD4069BC hex inverters
(See MM74C04 Data Sheet) Page Number 1

CD4070BM/CD4070BC quad EXCLUSIVE-OR gate
(See MM74C86 Data Sheet) Page Number 5

CD4076BM/CD4076BC TRI-STATE ${ }^{\circledR}$ quad D flip-flop
(See MM74C173 Data Sheet) Page Number 64

CD40106BM/CD40106BC hex schmitt trigger
(See MM74C14 Data Sheet) Page Number 8

CD40192BM/CD40192BC sync up/down decade counter
(See MM74C192 Data Sheet) Page Number 73

CD40193BM/CD40193BC sync up/down binary counter (See MM74C193 Data Sheet) Page Number 73

## CD4511BM/CD4511BC BCD-to-7 segment latch/decoder/driver

## general description

The CD4511BM/CD4511BC BCD-to-seven segment latch/ decoder/driver is constructed with complementary MOS (CMOS) enhancement mode devices and NPN bipolar output drivers in a single monolithic structure. The circuit provides the functions of a 4 -bit storage latch, an 8421 BCD-to-seven segment decoder, and an output drive capability. Lamp test (LT), blanking (BI), and latch enable (LE) inputs are used to test the display, to turn-off or pulse modulate the brightness of the display, and to store a BCD code, respectively. It can be used with seven-segment light emitting diodes (LED), incandescent, fluorescent, gas discharge, or liquid crystal readouts either directly or indirectly.

Applications include instrument (e.g., counter, DVM, etc.) display driver, computer/calculator display driver, cockpit display driver, and various clock, watch, and timer uses.

## features

- Low logic circuit power dissipation
- High current sourcing outputs (up to 25 mA )
- Latch storage of code
- Blanking input
- Lamp test provision
- Readout blanking on all illegal input combinations
- Lamp intensity modulation capability
- Time share (multiplexing) facility
- Equivalent to Motorola MC14511


## connection diagram



Display


Segment Identification
truth table

| INPUTS |  |  |  |  |  |  | OUTPUTS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LE | $\overline{B 1}$ | $\overline{\text { LT }}$ | D | C | B | A | a | b | c | d | e | $f$ | $g$ | DISPLAY |
| X | X | 0 | X | X | $x$ | X | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 8 |
| X | 0 | 1 | X | X | X | X | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 2 |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 3 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 4 |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1. | 0 | 1 | 1 | 5 |
| 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 6 |
| 0 | 1 | 1 | 0 | 1 | 1 | 1. | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 7 |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 8 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 9 |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| 1 | 1 | 1 |  | X | X | X |  |  |  | * |  |  |  | * |

$\mathrm{X}=$ Don't care
Depends upon the BCD code apolied during the 0 to 1 transition of LE.


## absolute maximum ratings

Voltage at Any Pin (Note 1)
$V_{S S}-0.3 V$ to $V_{D D}+0.3 V$
Operating Temperature Range
CD4511BM
CD4511BC
Storage Temperature Range
Package Dissipation
Operating $V_{D D}$ Range
Lead Temperature (Soldering, 10 seconds)
dc electrical characteristics CD4511BM


Note 1: Devices should not be connected with power on.
dc electrical characteristics CD 4511 BC


## ac electrical characteristics

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, typical temperature coefficient for all values of $\mathrm{V}_{\mathrm{DD}}=0.3 \% /{ }^{\circ} \mathrm{C}$.

| PARAMETER | CONDITIONS | CD4511BM |  |  | CD4511BC |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Capacitance ( $\mathrm{C}_{\text {IN }}$ ) | $V_{\text {IN }}=0$ |  | 5.0 |  |  | 5.0 |  | pF |
| Output Rise Time ( $\mathrm{t}_{\mathrm{r}}$ (Figure 1a) | $\mathrm{V}_{\text {DO }}=5.0 \mathrm{~V}$ |  | 30 | 175 |  | 30 | 200 | ns |
|  | $V_{D D}=10 \mathrm{~V}$ |  | 17 | 75 |  | 17 | 110 | ns |
|  | $V_{D D}=15 \mathrm{~V}$ |  | 15 |  |  | 15 |  | ns |
| Output Fall Time ( $\mathrm{t}_{\mathrm{f}}$ ) (Figure 1a) | $\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V}$ |  | 1000 |  |  | 1000 |  | ns |
|  | $V_{D D}=10 \mathrm{~V}$ |  | 1000 |  |  | 1000 |  | ns |
|  | $V_{\text {DD }}=15 \mathrm{~V}$ |  | 1000 |  |  | 1000 |  | ns |
| Turn-Off Delay Time (Data) ( $\mathrm{t}_{\mathrm{PLH}}$ ) (Figure 1a) | $V_{\text {DD }}=5.0 \mathrm{~V}$ |  | 640 | 1500 |  | 640 | 2250 | ns |
|  | $V_{D D}=10 \mathrm{~V}$ |  | 250 | 600 |  | 250 | 900 | ns |
|  | $V_{D D}=15 \mathrm{~V}$ |  | 175 |  |  | 175 |  | ns |
| Turn-On Delay Time (Data) ( $\mathrm{t}_{\mathrm{PHL}}$ ) (Figure 1a) | $V_{D D}=5.0 \mathrm{~V}$ |  | 720 | 1500 |  | 720 | 2250 | ns |
|  | $V_{D D}=10 \mathrm{~V}$ |  | 290 | 600 |  | 290 | 900 | ns |
|  | $V_{D D}=15 \mathrm{~V}$ |  | 195 |  |  | 195 |  | ns |
| Turn-Off Delay Time (Blank) ( $\mathrm{t}_{\text {PLH }}$ ) (Figure 1a) | $\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V}$ |  | 320 | 1000 |  | 320 | 1500 | ns |
|  | $V_{D D}=10 \mathrm{~V}$ |  | 130 | 400 |  | 130 | 600 | ns |
|  | $V_{D D}=15 \mathrm{~V}$ |  | 100 |  |  | 100 |  | ns |
| Turn-On Delay Time (Blank) ( $\mathrm{t}_{\mathrm{PHL}}$ ) <br> (Figure 1a) | $V_{D D}=5.0 \mathrm{~V}$ | . | 485 | 1000 |  | 485 | 1500 | ns |
|  | $V_{D D}=10 \mathrm{~V}$ |  | 200 | 400 |  | 200 | 600 | ns |
|  | $V_{D D}=15 \mathrm{~V}$ |  | 160 |  |  | 160 |  | ns |
| Turn-Off Delay Time (Lamp Test) ( $\mathrm{t}_{\mathrm{PHL}}$ ) (Figure 1a) | $V_{\text {DD }}=5.0 \mathrm{~V}$ |  | 290 | 625 |  | 290 | 940 | ns |
|  | $V_{D D}=10 \mathrm{~V}$ |  | 125 | 250 |  | 125 | 375 | ns |
|  | $V_{D D}=15 \mathrm{~V}$. |  | 85 |  |  | 85 |  | ns |
| Turn-On Delay Time (Lamp Test) ( $\mathrm{t}_{\mathrm{PHL}}$ ) (Figure 1a) | $V_{D D}=5.0 \mathrm{~V}$ |  | 290 | 625 |  | 290 | 940 | ns |
|  | $V_{D D}=10 \mathrm{~V}$ |  | 120 | 250 |  | 120 | 375 | ns |
|  | $V_{D D}=15 \mathrm{~V}$ |  | 90 |  |  | 90 |  | ns |
| Setup Time ( $\mathrm{t}_{\text {SETUP }}$ ) (Figure 1b) | $V_{D D}=5.0 \mathrm{~V}$ | 180 | 90 |  | 270 | 90 |  | ns |
|  | $V_{D D}=10 \mathrm{~V}$ | 76 | 38 |  | 114 | 38 |  | ns |
|  | $V_{D D}=15 \mathrm{~V}$ |  | 20 |  |  | 20 |  | ns |
| Hold Time ( $\mathrm{t}_{\text {HOLD }}$ ) (Figure 1 b ) | $V_{\text {DD }}=5.0 \mathrm{~V}$ | 0 | -90 |  | 90 . | -90 |  | ns |
|  | $V_{D D}=10 \mathrm{~V}$ | 0 | -38 |  | 38 | -38 |  | ns |
|  | $V_{D D}=15 \mathrm{~V}$ |  | -20 |  |  | -20 |  | ns |
|  | $V_{\text {DD }}=5.0 \mathrm{~V}$ | 520 | 260 |  | 780 | 260 |  | ns |
| Width ( $\mathrm{PW}_{\text {LE }}$ ) (Figure 1c) | $V_{\text {DD }}=10 \mathrm{~V}$ | 220 | 110 |  | 330 | 110 |  | ns |
|  | $V_{D D}=15 \mathrm{~V}$ |  | 65 |  |  | 65 |  | ns |

## switching time waveforms


(c)


FIGURE 1.

## typical applications

Light Emitting Diode (LED) Readout



Liquid Crystal (LC) Readout


Direct de drive of LC's not recommended for life of LC readouts.

## CMOS, THE IDEAL LOGIC FAMILY

## INTRODUCTION

Let's talk about the characteristics of an ideal logic family. It should dissipate no power, have zero propagation delay, controlled rise and fall times, and have noise immunity equal to $50 \%$ of the logic swing.

Well, that ideal logic family is here - almost. The properties of CMOS (complementary MOS) begin to approach these ideal characteristics.

First, CMOS dissipates low power. Typically, the static power dissipation is 10 nW per gate which is due to the flow of leakage currents. The active power depends on power supply voltage, frequency, output load and input rise time, but typically, gate dissipation at 1 MHz with a 50 pF load is less than 10 mW .

Second, the propagation delays through CMOS are short, though not quite zero. Depending on power supply voltage, the delay through a typical gate is on the order of 25 to 50 ns .

Third, rise and fall times are controlled, tending to be ramps rather than step functions. Typically, rise and fall times tend to be 20 to $40 \%$ longer than the propagation delays.

Last, but not least, the noise immunity approaches $50 \%$, being typically $45 \%$ of the full logic swing.

Besides the fact that it approaches the characteristics of an ideal logic family and besides the obvious low power battery applications, why should designers choose CMOS for new systems? The answer is cost.

On a component basis, CMOS is still more expensive than TTL. However, system level cost may be
lower. The power supplies in a CMOS system will be cheaper since they can be made smaller and with less regulation. Because of lower currents, the power supply distribution system can be simpler and therefore, cheaper. Fans and other cooling equipment are not needed due to the lower dissipation. Because of longer rise and fall times, the transmission of digital signals becomes simpler making transmission techniques less expensive. Finally, there is no technical reason why CMOS prices cannot approach present day TTL prices as sales volume and manufacturing experience increase. So, an engineer about to start a new design should compare the system level cost of using CMOS or some other logic family. He may find that, even at today's prices, CMOS is the most economical choice.

National is building two lines of CMOS. The first is a number of parts of the CD4000A series. The second is the 54C/74C series which National introduced and which will become the industry standard in the near future.

The $54 \mathrm{C} / 74 \mathrm{C}$ line consists of CMOS parts which are pin and functional equivalents of many of the most popular parts in the 7400 TTL series. This line is typically $50 \%$ faster than the 4000A series and sinks $50 \%$ more current. For ease of design, it is spec'd at TTL levels as well as CMOS levels, and there are two temperature ranges available: 54 C , $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ or $74 \mathrm{C},-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. Table 1 compares the port parameters of the 54C/74C CMOS line to those of the $54 \mathrm{~L} / 74 \mathrm{~L}$ low power TTL line.

TABLE 1. Comparison of 54L/74L Low Power TTL and 54C/74C CMOS Port Parameters.

| FAMILY | Vcc | $\begin{aligned} & V_{\text {IL }} \\ & \text { MAX } \end{aligned}$ | $\begin{aligned} & 1_{1 L} \\ & \text { MAX } \end{aligned}$ | $\begin{aligned} & V_{I H} \\ & M I N \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{1 \mathrm{H}} \\ & 2.4 \mathrm{~V} \end{aligned}$ | $V_{\mathrm{OL}}$ MAX | $\mathrm{I}_{\mathrm{OL}}$ | V OH MIN | $\mathrm{IOH}^{\text {O}}$ | $\begin{aligned} & \mathbf{t}_{\text {pdo }} \\ & { }_{T Y P} \end{aligned}$ | $\begin{aligned} & \mathrm{t}_{\mathrm{pd1}} \\ & \mathrm{TYP} \end{aligned}$ | PDISS/GATE STATIC | $\begin{gathered} \text { PDISS }^{\text {/GATE }} \\ 1 \mathrm{MHz}, 50 \mathrm{pF} \text { LOAD } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 54L/74L | 5 | 0.7 | 0.18 mA | 2.0 | $10 \mu \mathrm{~A}$ | 0.3 | 2.0 mA | 2.4 | $100 \mu \mathrm{~A}$ | 31 | 35 | 1 mW | 2.25 mW |
| 54C/74C | 5 | 0.8 | - | 3.5 | - | 0.4 | * $360 \mu \mathrm{~A}$ | 2.4 | * $100 \mu \mathrm{~A}$ | 60 | 45 | 0.00001 mW | 1.25 mW |
| 54C/74C | 10 | 2.0 | - | 8.0 | - | 1.0 | ** $10 \mu \mathrm{~A}$ | 9.0 | ${ }^{*} 10 \mu \mathrm{~A}$ | 25 | 30 | 0.00003 mW | 5 mW |

[^7]
## CHARACTERISTICS OF CMOS

The aim of this section is to give the system designer not familiar with CMOS, a good feel for how it works and how it behaves in a system. Much has been written about MOS devices in general. Therefore, we will not discuss the design and fabrication of CMOS transistors and circuits.

The basic CMOS circuit is the inverter shown in Figure 2-1. It consists of two MOS enhancement mode transistors, the upper a P-channel type, the lower an N -channel type.


FIGURE 2-1. Basic CMOS Inverter.
The power supplies for CMOS are called $V_{D D}$ and $\mathrm{V}_{\mathrm{SS}}$, or $\mathrm{V}_{\mathrm{Cc}}$ and Ground depending on the manufacturer. $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ are carryovers from conventional MOS circuits and stand for the drain and source supplies. These do not apply directly to CMOS since both supplies are really source supplies. $\mathrm{V}_{\mathrm{Cc}}$ and Ground are carryovers from TTL logic and that nomeclature has been retained with the introduction of the 54C/74C line of CMOS. $V_{c c}$ and Ground is the nomenclature we shall use throughout this paper.

The logic levels in a CMOS system are $\mathrm{V}_{\mathrm{cc}}$ (logic " 1 ") and Ground (logic " 0 "). Since "on" MOS transistor has virtually no voltage drop across it if there is no current flowing through it, and since the input impedance to CMOS device is so high (the input characteristic of an MOS transistor is essentially capacitive, looking like a $10^{12} \Omega$ resistor shunted by a 5 pF capacitor), the logic levels seen in a CMOS system will be essentially equal to the power supplies.

Now let's look at the characteristic curves of MOS transistors to get an idea of how rise and fall times, propagation delays and power dissipation will vary with power supply voltage and capacitive loading. Figure 2-2 shows the characteristic curves of N -channel and P -channel enhancement mode transistors.

There are a number of important observations to be made from these curves. Refer to the curve of $\mathrm{V}_{\mathrm{GS}}=15 \mathrm{~V}$ (Gate to Source Voltage) for the N -channel transistor. Note that for a constant drive voltage $\mathrm{V}_{\mathrm{GS}}$, the transistor behaves like a current source for $V_{D S}$ 's (Drain to Source Voltage) greater than $V_{G S}-V_{T}\left(V_{\mathcal{T}}\right.$ is the threshold
voltage of an MOS transistor). For $V_{D S}$ 's below $V_{G S}-V_{T}$, the transistor behaves essentially like a resistor. Note also that for lower $\mathrm{V}_{\mathrm{GS}}$ 's, there are similar curves except that the magnitude of the $I_{D S}$ 's are significantly smaller and that in fact, $I_{D S}$ increases approximately as the square of increasing $\mathrm{V}_{\mathrm{GS}}$. The P -channel transistor exhibits essentially identical, but complemented, characteristics.


FIGURE 2-2. Logical " 1 "' Output Voltage vs Source Current.

If we try to drive a capacitive load with these devices, we can see that the initial voltage change across the load will be ramp-like due to the current source characteristic follơwed by a rounding off due to the resistive characteristic dominating as $V_{D S}$ approaches zero. Referring this to our basic CMOS inverter in Figure 2-1, as $V_{D S}$ approaches zero, $\mathrm{V}_{\text {OUT }}$ will approach $\mathrm{V}_{\mathrm{CC}}$ or Ground depending on whether the P -channel or N -channel transistor is conducting.

Now if we increase $V_{C c}$ and, therefore, $V_{G S}$ the inverter must drive the capacitor through a larger voltage swing. However, for this same voltage increase, the drive capability (los) has increased roughly as the square of $V_{G S}$ and, therefore, the rise times and the propagation delays through the inverter as measured in Figure 2-3 have decreased.

So, we can see that for a given design, and therefore fixed capacitive load, increasing the power supply voltage will increase the speed of the system.

Increasing $\mathrm{V}_{\mathrm{Cc}}$ increases speed but it also increases power dissipation．This is true for two reasons． First， $\mathrm{CV}^{2} \mathrm{f}$ power increases．This is the power dissipated in a CMOS circuit，or any other circuit for that matter，when driving a capacitive load．


FIGURE 2－3．Rise and Fall Times and Propagation Delays as Measured in a CMOS System．

For a given capacitive load and switching frequency， power dissipation increases as the square of the voltage change across the load．

The second reason is that the VI power dissipated in the CMOS circuit increases with $\mathrm{V}_{\mathrm{Cc}}$（for $\mathrm{V}_{\mathrm{Cc}}$＇s $>2 \mathrm{~V}_{\mathrm{T}}$ ）．Each time the circuit switches，a current momentarily flows from $\mathrm{V}_{\mathrm{cc}}$ to Ground through both output transistors．Since the threshold voltages of the transistors do not change with increasing $\mathrm{V}_{\mathrm{Cc}}$ ，the input voltage range through which the upper and lower transistors are conducting simul－ taneously increases as $V_{c c}$ increases．At the same time，the higher $\mathrm{V}_{\mathrm{Cc}}$ provides higher $\mathrm{V}_{\mathrm{GS}}$ voltages which also increase the magnitude of the $I_{D S}$ currents．Incidently，if the rise time of the input signal was zero，there would be no current flow from $V_{c c}$ to Ground through the circuit．This current flows because the input signal has a finite rise time and，therefore，the input voltage spends a finite amount of time passing through the region where both transistors conduct simultaneously． Obviously，input rise and fall times should be kept to a minimum to minimize VI power dissipation．

Let＇s look at the transfer characteristics，Figure 2－4， as they vary with $\mathrm{V}_{\mathrm{cc}}$ ．For the purposes of this discussion we will assume that both transistors in our basic inverter have identical but complementary characteristics and threshold voltages．Assume the threshold voltages， $\mathrm{V}_{\mathrm{T}}$ ，to be 2 V ．If $\mathrm{V}_{\mathrm{cc}}$ is less than the threshold voltage of 2 V ，neither transistor can ever be turned on and the circuit cannot operate．If $\mathrm{V}_{\mathrm{Cc}}$ is equal to the threshold voltage exactly then we are on the curve Figure 2－4a． We appear to have $100 \%$ hysteresis．However，it is not truly hysteresis since both output transistors are off and the output voltage is being held on the gate capacitances of succeeding circuits．If $\mathrm{V}_{\mathrm{CC}}$ is somewhere between one and two threshold volt－ ages（Figure 2－4b），then we have diminishing amounts of＂hysteresis＂as we approach $V_{C C}$ equal to $2 \mathrm{~V}_{\mathrm{T}}$（Figure $2-4 \mathrm{c}$ ）．At $\mathrm{V}_{\mathrm{Cc}}$ equal to two thres－ holds we have no＂hysteresis＂and no current flow through both the upper and lower transistors dur－ ing switching．As $V_{c c}$ exceeds two thresholds the
transfer curves begin to round off（Figure 2－4d）．As $\mathrm{V}_{\text {IN }}$ passes through the region where both transis－ tors are conducting，the currents flowing through the transistors cause voltage drops across them giving the rounded characteristic．


FIGURE 2－4．Transfer Characteristics vs $V_{C C}$ ．

Considering the subject of noise in a CMOS system， we must discuss at least two specs：noise immunity and noise margin．

National＇s CMOS circuits have a typical noise immunity of $0.45 \mathrm{~V}_{\mathrm{cc}}$ ．This means that a spurious input which is $0.45 \mathrm{~V}_{\mathrm{Cc}}$ or less away from $\mathrm{V}_{\mathrm{cc}}$ or Ground typically will not propagate through the system as an erroneous logic level．This does not mean that no signal at all will appear at the output of the first circuit．In fact，there will be an output signal as a result of the spurious input，but it will be reduced in amplitude．As this signal propagates through the system，it will be attenuated even more by each circuit it passes through until it finally disappears．Typically，it will not change any signal to the opposite logic level．In a typical flip flop，a $0.45 \mathrm{~V}_{\mathrm{cc}}$ spurious pulse on the clock line would not cause the flop to change state．

National also guarantees that its CMOS circuits have a 1 V DC noise margin over the full power supply range and temperature range and with any combination of inputs．This is simply a variation of the noise immunity spec only now a specific set of input and output voltages have been selected and guaranteed．Stated verbally，the spec says that for the output of a circuit to be within $0.1 \mathrm{~V}_{\mathrm{cc}}$ volts of a proper logic level（ $\mathrm{V}_{\mathrm{cc}}$ or Ground），the input
can be as much as $0.1 \mathrm{~V}_{\mathrm{cc}}$ plus ' 1 V away from power supply rail. Shown graphically we have:


FIGURE 2-5. Guaranteed CMOS DC Margin Over Temperature as a Function of $\mathrm{V}_{\mathrm{CC}}$. CMOS Guarantees 1V.

This is similar in nature to the standard TTL noise margin spec which is 0.4 V .


FIGURE 2-6. Guaranteed TTL DC Margin Over Temperature as a Function of $\mathrm{V}_{\mathrm{CC}}$. TTL Guarantees 0.4V.

For a complete picture of $V_{\text {OUT }}$ vs $V_{\text {IN }}$ refer to the transfer characteristic curves in Figure 2-4.

## SYSTEM CONSIDERATIONS

This section describes how to handle many of the situations that arise in normal system design such as unused inputs, paralleling circuits for extra drive, data bussing, power considerations and interfaces to other logic families.

Unused inputs: simply stated, unused inputs should not be left open. Because of the very high impedance ( $\sim 10^{12} \Omega$ ), a floating input may drift back and forth between a " 0 " and " 1 " creating some very intriguing system problems.' All unused inputs should be tied to $\mathrm{V}_{\mathrm{cc}}$, Ground or another used input. The choice is not completely arbitrary, however, since there will be an effect on the output drive capability of the circuit in question. Take, for example, a four input NAND gate being used as a two input gate. The internal structure is shown in Figure 3-1. Let inputs $A \& B$ be the unused inputs.

If we were going to tie the unused inputs to a logic level, inputs A \& B would have to be tied to $V_{\text {CC }}$ to enable the other inputs to function. That would turn on the lower $A$ and $B$ transistors and turn off the upper $A$ and $B$ transistors. At most, only two of the upper transistors could ever be turned on. However, if inputs $A$ and $B$ were tied to input $C$, the input capacitance would triple, but each time $C$ went low, the upper A; B and C transistors would turn on, tripling the available source current. If input $D$ was low also, all four of the upper transistors would be on.


FIGURE 3-1. MM74C20 Four Input NAND Gate.
So, tying unused NAND gate inputs to $V_{c c}$ (Ground for NOR gates) will enable them, but tying unused inputs to other used inputs guarantees an increase in source current in the case of NAND gates (sink current in the case of NOR gates). There is no increase in drive possible through the series transistors. By using this approach, a multiple input gate could be used to drive a heavy current load such as a lamp or a relay.

Parallel gates: depending on the type of gate, tying inputs together guarantees an increase in either source or sink current but not both. To guarantee an increase in both currents, a number of gates must be paralleled as in Figure 3-2. This insures that there are a number of parallel combinations of the series string of transistors (Figure 3-1), thereby increasing drive in that direction also.


FIGURE 3-2. Paralleling Gates or Inverters Increases Output Drive in Both Directions.

Data bussing: there are essentially two ways to do this. First, connect ordinary CMOS parts to a bus using transfer gates (part no. CD4016C). Second,
and the preferred way, is to use parts specifically designed with a CMOS equivalent of a TRI-STATE ${ }^{\circledR}$ output.

Power supply filtering: since CMOS can operate over a large range of power supply voltages ( 3 V to 15 V ), the filtering necessary is minimal. The minimum power supply voltage required will be determined by the maximum frequency of operation of the fastest element in the system (usually only a very small portion of any system operates at maximum frequency). The filtering should be designed to keep the power supply voltage somewhere between this minimum voltage and the maximum rated voltage the parts can tolerate. However, if power dissipation is to be kept to a minimum, the power supply voltage should be kept as low as possible while still meeting all speed requirements.

Minimizing system power dissipation: to minimize power consumption in a given system, it should be run at the minimum speed to do the job with the lowest possible power supply voltage. AC and DC transient power consumption both increase with frequency and power supply voltage. The AC power is described as $C V^{2} f$ power. This is the power dissipated in a driver driving a capacitive load. Obviously, AC power consumption increases directly with frequency and as the square of the power supply. It also increases with capacitive load, but this is usually defined by the system and is not alterable. The DC power is the VI power dissipated during switching. In any CMOS device during switching, there is a momentary current path from the power supply to ground, (when $\mathrm{V}_{\mathrm{Cc}}>2 \mathrm{~V}_{\mathrm{T}}$ ) Figure 3-3.


FIGURE 3-3. DC Transient Power.

The maximum amplitude of the current is a rapidly increasing function of the input voltage which in turn is a direct function of the power supply voltage. See Figure 2-4d.

The actual amount of VI power dissipated by the system is determined by three things: power supply voltage, frequency and input signal rise time. A very important factor is the input rise time. If the
rise time is long, power dissipation increases since the current path is established for the entire period that the input signal is passing through the region between the threshold voltages of the upper and lower transistors. Theoretically, if the rise time were zero, no current path would be established and the VI power would be zero. However, with a finite rise time there is always some current flow and this current flow increases rapidly with power supply voltage.
Just a thought about rise time and power dissipation. If a circuit is used to drive many loads, its output rise time will suffer. This will result in an increase in VI power dissipation in every device being driven by that circuit (but not in the drive circuit itself). If power consumption is critical, it may be necessary to improve the rise time of that circuit by buffering or by dividing the loads in order to reduce overall power consumption.

So, to summarize the effects of power supply voltage, input voltage, input rise time aind output load capacitance on system power dissipation, we can say the following:

1. Power supply voltage: $\mathrm{CV}^{2} \mathrm{f}$ power dissipation increases as the square of power supply voltage. VI power dissipation increases approximately as the square of the power supply voltage.
2. Input voltage level: VI power dissipation increases if the input voltage lies somewhere between Ground plus a threshold voltage and $\mathrm{V}_{\mathrm{cc}}$ minus a threshold voltage. The highest power dissipation occurs when $\mathrm{V}_{\mathrm{IN}}$ is at $1 / 2$ $\mathrm{V}_{\mathrm{Cc}} \cdot \mathrm{CV}^{2} \mathrm{f}$ dissipation is unaffected.
3. Input rise time: VI power dissipation increases with longer rise times since the DC current path through the device is established for a longer period. The $\mathrm{CV}^{2} \mathrm{f}$ power is unaffected by slow input rise times.
4. Output load capacitance: the $\mathrm{CV}^{2} \mathrm{f}$ power dissipated in a circuit increases directly with load capacitance. VI power in a circuit is unaffected by its output load capacitance. However, increasing output load capacitance will slow down the output rise time of a circuit which in turn will affect the VI power dissipation in the devices it is driving.

## INTERFACES TO OTHER LOGIC TYPES

There are two main ideas behind all of the following interfaces to CMOS. First, CMOS outputs should satisfy the current and voltage requirements of the other family's inputs. Second, and probably most important, the other family's outputs should swing as near as possible to the full voltage range of the CMOS power supplies.
P-Channel MOS: there are a number of things to watch for when interfacing CMOS and P-MOS. The first is the power supply set. Most of the more popular P-MOS parts are specified with 17 to 24 V power supplies while the maximum power supply voltage for CMOS is 15 V . Another problem
is that unlike CMOS, the output swing of a pushpull P-MOS output is significantly less than the power supply voltage across it. P-MOS swings from very close to its more positive supply ( $V_{S S}$ ) to quite a few volts above its more negative supply (VD). So, even if P-MOS uses a 15 V or lower power supply set; its output swing will not go low enough for a reliable interface to CMOS. There are a number of ways to solve this problem depending on the configuration of the system. We will discuss two solutions for systems that are built totally with MOS and one solution for systems that include bipolar logic.


FIGURE 3-4. A One Power Supply System Built Entirely of CMOS and P-MOS.

First, MOS only. P-MOS and CMOS using the same power supply of less than 15 V , Figure 3-4.

In this configuration CMOS drives P-MOS directly. However, P-MOS cannot drive CMOS directly because of its output will not pull down close enough to the lower power supply rail. $R_{P D}$ ( $R$ pull down) is added to each P-MOS output to pull it all the way down to the lower rail. Its value is selected such that it is small enough to give the desired RC time constant when pulling down but not so small that the P-MOS output cannot pull it virtually all the way up to the upper power supply rail when it needs to. This approach will work with push-pull as well as open drain P-MOS outputs.

Another approach in a purely MOS system is to build a cheap zener supply to bias up the lower power supply rail of CMOS, Figure 3-5.


FIGURE 3-5. A P-MOS and CMOS System Where The P-MOS Supply is Greater Than 15 V .

In this configuration the P-MOS supply is selected to satisfy the P-MOS voltage requirement. The bias supply voltage is selected to reduce the total voltage across the CMOS (and therefore its logic swing) to match the minimum swing of the P-MOS
outputs. The CMOS can still drive P-MOS directly and now the P-MOS can drive CMOS with no pull-down resistors. The other restrictions are that the total voltage across the CMOS is less than 15 V and that the bias supply can handle the current requirements of all the CMOS. This approach is useful if the P-MOS supply must be greater than 15 V and the CMOS current requirement is low enough to be done easily with a small discrete component regulator.

If the system has bipolar logic, it will usually have at least two power supplies. In this case, the CMOS is run off the bipolar supply and it interfaces directly to P-MOS, Figure 3-6.


Run the CMOS from the bipolar supply and interface directly to P-MOS
FIGURE 3-6. A System With CMOS, P-MOS and Bipolar Logic.

N-Channel MOS: interfacing to N-MOS is somewhat simpler than interfacing to P-MOS although similar problems exist. First, N-MOS requires lower power supplies than P-MOS, being in the range of 5 V to 12 V . This is directly compatible with CMOS. Second, N-MOS logic levels range from slightly above the lower power supply rail to about 1 to 2 V below the upper rail.

At the higher power supply voltages, N-MOS and CMOS can be interfaced directly since the N-MOS high logic level will be only about 10 to 20 percent below the upper rail. However, at lower supply voltages the N-MOS output level will be down 20 to 40 percent below the upper rail and something may have to be done to raise it. The simplest solution is to add pull up resistors on the N-MOS outputs as shown in Figure 3-7.


Both operate off same supply with pull up resistors optional from N-MOS to CMOS.

FIGURE 3-7. A System With CMOS and N-MOS Only.

TTL, LPTTL, DTL: two questions arise when interfacing bipolar logic families to CMOS. First, is the bipolar family's logic " 1 " output voltage high enough to drive CMOS directly?

TTL，LPTTL，and DTL can drive 74C series CMOS directly over the commercial temperature range without external pull up resistors．However，TTL and LPTTL cannot drive 4000 series CMOS directly （DTL can）since 4000 series specs do not guarantee that a direct interface with no pull up resistors will operate properly．

DTL and LPTTL manufactured by National（NS LPTTL pulls up one diode drop higher than the LPTTL of other vendors）will also drive 74C directly over the entire military temperature range． LPTTL manufactured by other vendors and stan－ dard TTL will drive 74C directly over most of the mil temperature range．However，the TTL logic ＂ 1 ＂drops to a somewhat marginal level toward the lower end of the mil temperature range and a pull up resistor is recommended．

According to the curve of DC margin vs $\mathrm{V}_{\mathrm{CC}}$ for CMOS in Figure 2－5，if the CMOS sees an input voltage greater than $\mathrm{V}_{\mathrm{CC}}-1.5 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}\right)$ ，the output is guaranteed to be less than 0.5 V from Ground．The next CMOS element will amplify this 0.5 V level to the proper logic levels of $\mathrm{V}_{\mathrm{Cc}}$ or Ground．The standard TTL logic＂ 1 ＂spec is a $\mathrm{V}_{\text {OUT }}$ min ．of 2.4 V sourcing a current of $400 \mu \mathrm{~A}$ ．This is an extremely conservative spec since a TTL output will only approach a one level of 2.4 V under the extreme worst case conditions of lowest temperature，high input voltage $(0.8 \mathrm{~V})$ ，highest possible＊leakage currents（into succeeding TTL devices），and $\mathrm{V}_{\mathrm{Cc}}$ at the lowest allowable（ $\mathrm{V}_{\mathrm{Cc}}=$ 4.5 V ）．

Under nominal conditions $\left(25^{\circ} \mathrm{C}, \mathrm{V}_{1 \mathrm{~N}}=0.4 \mathrm{~V}\right.$ ， nominal leakage currents into CMOS and $\mathrm{V}_{\mathrm{cc}}=$ 5 V ）a TTL logic＂ 1 ＂will be more like $\mathrm{V}_{\mathrm{cc}}-2 \mathrm{~V}_{\mathrm{D}}$ ， or $\mathrm{V}_{\mathrm{cc}}-1.2 \mathrm{~V}$ ．Varying only temperature，the output will change by two times -2 mV per ${ }^{\circ} \mathrm{C}$ ，or -4 mV per ${ }^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{cc}}-1.2 \mathrm{~V}$ is more than enough to drive CMOS reliably without the use of a pull up resistor．

If the system is such that the TTL logic＂ 1 ＂output can drop below $\mathrm{V}_{\mathrm{cc}}-1.5 \mathrm{~V}$ ，use a pull up resistor to improve the logic＂ 1 ＂voltage into the CMOS．


Pull up resistor，R $\mathrm{R}_{\mathrm{pu}}$ ，is needed only at the lower end of the Mil temperature range．

FIGURE 3－8．TTL to CMOS Interface．

The second question is，can CMOS sink the bipolar input current and not exceed the maximum value of the bipolar logic zero input voltage？The logic ＂ 1 ＂input is no problem．

The LPTTL input current is small enough to allow CMOS to drive two loads directly．Normal power TTL input currents are ten times higher than those in LPTTL and consequently the CMOS out－ put voltage will be well above the input logic＂ 0 ＂＇ maximum of 0.8 V ．However，by carefully examin－ ing the CMOS output specs we will find that a two input NOR gate can drive one TTL load，albeit somewhat marginally．For example，the logical ＂ 0 ＂output voltage for both an MM74C00 and MM74C02 over temperature is specified at 0.4 V sinking $360 \mu \mathrm{~A}$（about $420 \mu \mathrm{~A}$ at $25^{\circ} \mathrm{C}$ ）with an input voltage of 4.0 V and a $\mathrm{V}_{\mathrm{cc}}$ of 4.75 V ．Both schematics are shown in Figure 3－9．


FIGURE 3－9a．MM74C00．


FIGURE 3－9b．MM74C02．

Both parts have the same current sinking spec but their structures are different．What this means is that either of the lower transistors in the MM74C02 can sink the same current as the two lower series transistors in the MM74C00．Both MM74C02 transistors together can sink twice the specified current for a given output voltage．If we allow the output voltage to go to 0.8 V ，then a MM 74 C 02 can sink four times $360 \mu \mathrm{~A}$ ，or 1.44 mA which is nearly 1.6 mA ．Actually， 1.6 mA is the maximum
spec for the TTL input current and most TTL ' parts run at about 1 mA . Also, $360 \mu \mathrm{~A}$ is the minimum CMOS sink current spec, the parts will really sink somewhere between 360 and $540 \mu \mathrm{~A}$ (between 2 and 3 LPTTL input loads). The $360 \mu \mathrm{~A}$ sink current is specified with an input voltage of 4.0 V . With an input voltage of 5.0 V , the sink current will be about $560 \mu \mathrm{~A}$ over temperature, making it even easier to drive TTL. At room temperature with an input voltage of 5 V , a CMOS output can sink about $800 \mu \mathrm{~A}$. A 2 input NOR gate, therefore, will sink about 1.6 mA with a $\mathrm{V}_{\text {OUT }}$ of about 0.4 V if both NOR gate inputs are at 5 V .

The main point of this discussion is that a common 2 input CMOS NOR gate such as an MM74C02
can be used to drive a normal TTL load in lieu of a special buffer. However, the designer must be willing to sacrifice some noise immunity over temperature to do so.

## TIMING CONSIDERATIONS IN CMOS MSIs

There is one more thing to be said in closing. All the flip-flops used in CMOS designs are genuinely edge sensitive. This means that the J-K flip-flops do not "ones catch" and that some of the timing restrictions that applied to the control lines on MSI furictions in TTL have been relaxed in the 74C series.

## CMOS LINEAR APPLICATIONS

PNP and NPN bipolar transistors have been used for many years in＂complementary＂type of amplifier circuits．Now，with the arrival of CMOS technology，complementary P－channel／ N －channel MOS transistors are available in monolithic form． The MM74C04 incorporates a P－channel MOS transistor and an N －channel MOS transistor connected in complementary fashion to function as an inverter．

Due to the symmetry of the P －and N －channel transistors，negative feedback around the comple－ mentary pair will cause the pair to self bias itself to approximately $1 / 2$ of the supply voltage． Figure 1 shows an idealized voltage transfer characteristic curve of the CMOS inverter con－ nected with negative feedback．Under these conditions the inverter is biased for operation about the midpoint in the linear segment on the steep transition of the voltage transfer character－ istic as shown in Figure 1.


FIGURE 1．Idealized Voltage Transfer Characteristics of an MM74C04 Inverter．

Under AC conditions，a positive going input will cause the output to swing negative and a negative going input will have an inverse effect．Figure 2 shows $1 / 6$ of a MM74C04 inverter package connected as an AC amplifier．


FIGURE 2．A 74CMOS Invertor Biased for Linear Mode Operation．

The power supply current is constant during dynamic operation since the inverter is biased for Class A operation．When the input signal swings near the supply，the output signal will become distorted because the P－N channel devices are driven into the non－linear regions of their transfer characteristics．If the input signal approaches the supply voltages，the P －or N －channel transistors become saturated and supply current is reduced to essentially zero and the device behaves like the classical digital inverter．


FIGURE 3．Voltage Transfer Characteristics for an Inverter Connected as a Linear Amplifier．

Figure 3 shows typical voltage characteristics of each inverter at several values of the $\mathrm{V}_{\mathrm{CC}}$ ．The shape of these transfer curves are relatively constant with temperature．Temperature affects for the self biased inverter with supply voltage is shown in Figure 4．When the amplifier is operating at 3 volts，the supply current changes drastically as a function of supply voltage because the MOS transistors are operating in the proximity of their gate－source threshold voltages．


FIGURE 4. Normalized Amplifier Supply Current Versus Ambient Temperature Characteristics.

Figure 5 shows typical curves of voltage gain as a function of operating frequency for various supply voltages.

Output voltages can swing within millivolts of the supplies with either a single or dual supply.


FIGURE 5. Typical Voltage Gain Versus Frequency Characteristics for Amplifier Shown in Figure 2.

## APPLICATIONS

## Cascading Amplifiers for Higher Gain.

By cascading the basic amplifier block shown in Figure 2 a high gain amplifier can be achieved. The gain will be multiplied by the number of stages used. If more than one inverter is used inside the feedback loop (as in Figure 6) a higher open loop gain is achieved which results in more accurate closed loop gains.


FIGURE 6. Three CMOS Inverters Used as an X10 AC Amplifier.

## Post Amplifier for Op Amps.

A standard operational amplifier used with a CMOS inverter for a Post Amplifier has several. advantages. The operational amplifier essentially. sees no load condition since the input impedance to the inverter is very high. Secondly, the CMOS inverters will swing to within millivolts of either supply. This gives the designer the advantage of operating the operational amplifier under no load conditions yet having the full supply swing capability on the output. Shown in Figure 7 is the LM4250 micropower Op Amp used with a 74C04 inverter for increased output capability while maintaining the low power advantage of both devices.


FIGURE 7. MM74C04 Inverter Used as a Post Amplifier for a Battery Operated Op Amp.

The MM74C04 can also be used with single supply amplifier such as the LM324. With the circuit shown in Figure 8, the open loop gain is approximately 160 dB . The LM324 has 4 amplifiers in a package and the MM74C04 has 6 amplifiers per package.


FIGURE 8. Single Supply Amplifier Using a CMOS Cascade Post Amplifier with the LM324.

CMOS inverters can be paralleled for increased power to drive higher current loads. Loads of 5.0 mA per inverter can be expected under AC conditions.

Other 74C devices can be used to provide greater complementary current outputs. The MM74C00 NAND Gate will provide approximately 10 mA
from the $V_{C C}$ supply while the MM74C02 will supply approximately 10 mA from the negative supply. Shown in Figure 9 is an operational amplifier using a CMOS power post amplifier to provide greater than 40 mA complementary currents.


FIGURE 9. MM74C00 and MM74C02 Used as a Post Amplifier to Provide Increased Current Drive.

## Other Applications.

Shown in Figure 10 is a variety of applications utilizing CMOS devices. Shown is a linear phase shift oscillator and an integrator which use the CMOS devices in the linear mode as well as a few circuit ideas for clocks and one shots.

## Conclusion

Careful study of CMOS characteristics show that CMOS devices used in a system design can be used for linear building blocks as well as digital blocks.

Utilization of these new devices will decrease package count and reduce supply requirements. The circuit designer now can do both digital and linear designs with the same type of device.


Phase Shift
Oscillator Using MM74C04


Integrator Using
Any Inverting CMOS Gate


Square Wave Oscillator
 s

## 54C/74C FAMILY CHARACTERISTICS

## INTRODUCTION

The purpose of this 54C/74C Family Characteristics application note is to set down, in one place, all those characteristics which are common to the devices in the MM54C/MM74C logic family. The characteristics which can be considered to apply are:

1. Output voltage-current characteristics
2. Noise characteristics
3. Power consumption
4. Propagation delay (speed)
5. Temperature characteristics

With a good understanding of the above characteristics the designer will have the necessary tools to optimize his system. An attempt will be made to present the information in as simple a manner as possible to facilitate its use. This coupled with

FIGURE 1

(A) Typical Output Sink Characteristic ( N -Channel)
the fact that $54 \mathrm{C} / 74 \mathrm{C}$ has the same function and pin-out as standard series $54 \mathrm{~L} / 74 \mathrm{~L}$ will make the application of CMOS to digital systems very straightforward.

## OUTPUT CHARACTERISTICS

Figure 1 and Figure 2 show typical output drain characteristics for the basic inverter used in the $54 \mathrm{C} / 74 \mathrm{C}$ family. For more detailed information on the operation of the basic inverter the reader is directed to application note AN-77, "CMOS, The Ideal Logic Family." Although more complex gates, and MSI devices, may be composed of combinations of parallel and series transistors the considerations that govern the output characteristics of the basic inverter apply to these more complex structures as well.


(B) Typical Output Source Characteristic (P-Channel)
figure 2

The 54C/74C family is designed so that the output characteristics of all devices are matched as closely as possible. To ensure uniformity all devices are tested at four output conditions (see Figures 1 and 2). These points are:

| $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{DS}} \geq 1.75 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{DS}} \geq 5.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & V_{\mathrm{IN}}=0 \mathrm{~V} \\ & \|\mathrm{IDS}\| \geq 1.75 \mathrm{~mA} \\ & \left\|\mathrm{~V}_{\mathrm{DS}}\right\| \geq 5.0 \mathrm{~V} \end{aligned}$ |
| :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{cc}}=10 \mathrm{~V}$ | $\begin{aligned} & V_{I N}=10 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{DS}} \geq 8.0 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{DS}} \geq 10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & V_{I N S}=0 \mathrm{~V} \\ & \left\|I_{\mathrm{DS}}\right\| \geq 8.0 \mathrm{~mA} \\ & \left\|\mathrm{~V}_{\mathrm{DS}}\right\| \geq 10 \mathrm{~V} \end{aligned}$ |

Note that each device data sheet guarantees these points in the table of electrical characteristics.

The output characteristics can be used to determine the output voltage for any load condition. Figures 1 and 2 show load lines for resistive loads to $\mathrm{V}_{\mathrm{cc}}$ for sink currents and to GND for source currents. The intersections of this load line with the drain characteristic in question gives the output voltage. For example at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=1.5 \mathrm{~V}$ (typ) with a load of $500 \Omega$ to ground.

These figures also show the guaranteed points for driving two 54L/74L standard loads. As can be seen there is typically ample margin at $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$.

In the case where the 54C/74C device is driving another CMOS device the load line is coincident with the $I_{D S}=0$ axis and the output will then typically switch to either $V_{c c}$ or ground.

## NOISE CHARACTERISTICS

## Definition of Terms

Noise Immunity: The noise immunity of a logic element is that voltage which applied to the input will cause the output to change its output state.

Noise Margin: The noise margin of a logic element is the difference between the guaranteed logical " 1 " (" 0 ") level output voltage and the guaranteed logical " 1 " ('" 0 ") level input voltage.

The transfer characteristic of Figure 3 shows typical noise immunity and guaranteed noise margin for a $54 \mathrm{C} / 74 \mathrm{C}$ device operating at $\mathrm{V}_{\mathrm{cc}}=$ 10 V . The typical noise immunity does not change with voltage and is $45 \%$ of $V_{c c}$.


FIGURE 3. Typical Transfer Characteristic

All 54C/74C devices are guaranteed to have a noise margin of 1.0 V or greater over all operating conditions (see Figure 4).


FIGURE 4. Guaranteed Noise Margin Over Temperature vs $V_{C C}$

Noise immunity is an important device characteristic. However, noise margin is of more use to the designer because it very simply defines the amount of noise a system can tolerate under any circumstances and still maintain the integrity of logic levels.

Any noise specification to be complete must define how measurements are to be made. Figure 5 indicates two extreme cases; driving all inputs simultaneously and driving one input at a time. Both conditions must be included because each represents one worst case extreme.


FIGURE 5. Noise Margin Test Circuits

To guarantee a noise margin of 1.0 V , all $54 \mathrm{C} / 74 \mathrm{C}$ devices are tested under both conditions. It is important to note that this guarantees that every node within a system can have 1.0 V of noise, in logic " 1 " or logic " 0 " state, without malfunctioning. This could not be guaranteed without testing for both conditions in Figure 5.

## POWER CONSUMPTION

There are four sources of power consumption in CMOS devices: (1) leakage current (2) transient power due to load capacitance (3) transient power due to internal capacitance and (4) transient power due to current spiking during switching.

The first, leakage current, is the easiest to calculate and is simply the leakage current times $\mathrm{V}_{\mathrm{cc}}$. The data sheet for each specific device specifies this leakage current.

The second, transient power due to load capacitance, can be derived from the fact that the energy stored on a capacitor is $1 / 2 \mathrm{CV}^{2}$. Therefore every time the load capacitance is charged or discharged this amount of energy must be provided by the CMOS device. The energy per cycle is then $2\left[(1 / 2) \mathrm{CV}_{\mathrm{cc}}{ }^{2}\right]=\mathrm{CV} \mathrm{cc}^{2}$. Energy per unit time, or power, is then $C V_{c c}{ }^{2} f$, where $C$ is the load capacitance and $f$ is the frequency.

The third, transient power due to internal capacitance takes exactly the same form as the load capacitance. Every device has some internal nodal capacitance which must be charged and discharged. This then represents another power term which must be considered.

The fourth, transient power due to switching current, is caused by the fact that whenever a CMOS device goes through a transition, with $V_{c c} \geq 2 V_{T}$, there is a time when both $N$-channel and P -channel devices are both conducting. An expression for this current is derived in application note AN-77. The expression is:
$P_{V I}=\frac{1}{2}\left(V_{C C}-2 V_{T}\right) I_{C C M A X}\left(t_{R I S E}+t_{\text {FALL }}\right) f$
where:
$\mathrm{V}_{\mathrm{T}}=$ threshold voltage
$I_{C C(M A X)}=$ peak non-capacitive current during switching

## $f=$ frequency

Note that this expression, like the capacitive power term is directly proportional to frequency. If the $\mathrm{P}_{\mathrm{V},}$ term is combined with the term arising from the internal capacitance, a capacitance $\mathrm{C}_{\text {PD }}$ may be defined which closely approximates the no load power consumption for a CMOS device when used in the following expression:

Power (no load) $=C_{P D} V_{c c}{ }^{2} f$

The total power consumption is then simplified to:

Total Power $=\left(C_{P D}+C_{L}\right) V_{C C}{ }^{2} f+I_{\text {LEAK }} V_{C C}$ (1)

The procedure for obtaining $\mathrm{C}_{\text {PD }}$ is to measure the no load power at $\mathrm{V}_{\mathrm{cc}}=10 \mathrm{~V}$ vs frequency and calculate the value of $\mathrm{C}_{P D}$ which corresponds to the measured power consumption. This value of $C_{P D}$ is given on each 54C/74C data sheet and with equation (1) the computation of power consumption is straightforward.

To simplify the task even further Figure 6 gives a graph of normalized power vs frequency for different power supply voltages. To obtain actual power consumption find the normalized power for a particular $\mathrm{V}_{\mathrm{CC}}$ and frequency, then multiply by $C_{P D}+C_{L}$.


FIGURE 6. Normalized Typical Power Consumption vs Frequency

As an example let's find the total power consumption for an MM74C00 operating at $f=100 \mathrm{kHz}$, $\mathrm{V}_{\mathrm{Cc}}=10 \mathrm{~V}$ and $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$. From the curve, normalized power per gate equals $10 \mu \mathrm{~W} / \mathrm{pF}$. From the data sheet $C_{P D}=12 \mathrm{pF}$; therefore, actual power per gate is:

$$
\begin{aligned}
\frac{\text { power }}{\text { gate }}= & \frac{10 \mu \mathrm{~W}}{\mathrm{pF}} \times(12 \mathrm{pF}+50 \mathrm{pF})=\frac{0.62 \mathrm{~mW}}{\text { gate }} \\
\text { total power } & =\frac{\text { no. of gates }}{\text { package }} \times \frac{\text { power }}{\text { gate }}+I_{\text {LEAKAGE }} \times V_{\mathrm{CC}} \\
& =4 \times 0.62 \mathrm{~mW}+0.01 \mu \mathrm{~A} \times 10 \mathrm{~V} \cong 2.48 \mathrm{~mW}
\end{aligned}
$$

Up to this point the discussion of power consumption has been limited to simple gate functions. Power consumption for an MSI function is more complex but the same technique just derived applies. To demonstrate the technique let's compute the total power consumption of a MM74C161, four bit binary counter, at $V_{C c}=10 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ and $C_{L}=50 \mathrm{pF}$ on each output.

The no load power is still given by $P$ (no load) $=$ $C_{P D} V_{c C}{ }^{2} f$. This demonstrates the usefulness of the concept of the internal capacitance, $\mathrm{C}_{\text {PD }}$. Even through the circuit is very complex and has many nodes charging and discharging at various rates, all of the effects can be easily lumped into one easy to use term, $\mathrm{C}_{\mathrm{PD}}$ :

Calculation of transient power due to load capaci－ tance is a little more complex since each output is switched at one half the rate of the previous output：Taking this into account the complete expression for power consumption is：

$$
\begin{aligned}
\text { P TOTAL }= & \underbrace{C_{P D} V_{C C}{ }^{2} f}_{\begin{array}{c}
\text { no load } \\
\text { power }
\end{array}}+\underbrace{C_{L} V_{\mathrm{CC}^{2} \frac{f}{2}}^{2}}_{\begin{array}{c}
\text { output } \\
\text { power of } \\
\text { 1st stage }
\end{array}}+\underbrace{C_{L} V_{C C^{2}} \frac{f}{4}}_{\text {2nd stage }} \\
& +\underbrace{C_{L} V_{C C^{2}} \frac{f}{8}}_{\text {3rd stage }}+\underbrace{2 \mathrm{C}_{\mathrm{L}} V_{\mathrm{Cc}}{ }^{2} \frac{f}{16}}_{\begin{array}{c}
\text { 4th stage } \\
\text { \& carry } \\
\text { output }
\end{array}}+\underbrace{\text { term }}_{\text {leakage }}
\end{aligned}
$$

This reduces to：
$P_{\text {TOTAL }}=\left(C_{P D}+C_{L}\right) V_{C C}{ }^{2} f+I_{L} V_{C C}$

From the data sheet $C_{P D}=90 \mathrm{pF}$ and $\mathrm{I}_{\mathrm{L}}=0.05 \mu \mathrm{~A}$ ． Using Figure 6 total power is then：

$$
\begin{aligned}
P_{\text {TOTAL }}= & (90 \mathrm{pF}+50 \mathrm{pF}) \times \frac{100 \mu \mathrm{~W}}{\mathrm{pF}}+0.05 \times 10^{-6} \\
& \times 10 \mathrm{~V} \cong 14 \mathrm{~mW}
\end{aligned}
$$

This demonstrates that with more complex devices the concept of $C_{P D}$ greatly simplifies the calcula－ tion of total power consumption．It becomes an easy task to compute power for different voltages and frequencies by use of Figure 6 and the equations above．

## PROPAGATION DELAY

Propagation delay for all 54C／74C devices is guaranteed with a load of 50 pF and input rise and fall times of 20 ns ．A 50 pF load was chosen， instead of 15 pF as in the 4000 series，because it is representative of loads commonly seen in CMOS systems．A good rule of thumb，in designing with CMOS，is to assume 10 pF of interwiring capaci－ tance．Operating at the specified propagation delay would allow 5 pF fanout for the 4000 series while $54 \mathrm{C} / 74 \mathrm{C}$ has a fanout of 40 pF ．A fanout of 5 pF （one gate input）is all but useless， and specified propagation delay would most prob－ ably not be realized in an actual system．

Operating at loads other than 50 pF poses a problem since propagation is a function of load capacitance．To simplify the problem Figure 7 has been generated and gives the slope of the propagation delay vs load capacitance line（ $\Delta \mathrm{t}_{\mathrm{pd}}$ ） pF ）as a function of power supply voltage．Because


FIGURE 7．Typical Propagation Delay per pF of Load Capacitance vs Power Supply
the propagation delay for zero load capacitance is not zero and depends on the internal structure of each device，an offset term must be added that is unique to a particular device type．Since each data sheet gives propagation delay for 50 pF the actual delay for different loads can be computed with the aid of the following equation：
$\left.t_{p d}\right|_{C_{L}=C}=(C-50) p F \times \frac{\Delta t_{p d}}{p F}+\left.t_{p d}\right|_{C_{L}=50 p F}$
where：

C＝Actual load capacitance
${ }^{t_{p d}} \left\lvert\, C_{L}=50 \mathrm{pF}=\begin{aligned} & \text { propagation delay with } 50 \mathrm{pF} \\ & \text { load，（specified on each de－} \\ & \text { vice data sheet）}\end{aligned}\right.$
$\frac{\Delta t_{p d}}{p F}=$ Value obtained from Figure 7.

As an example let＇s compute the propagation delay for an MM74C00 driving 15 pF load and operating with a $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ ．The equation gives：

$$
\begin{aligned}
&\left.t_{\mathbf{p d}}\right|_{C_{L}}=15 \mathrm{pF} \\
&=(15-50) \mathrm{pF} \times 0.57 \frac{\mathrm{~ns}}{\mathrm{pF}}+50 \mathrm{~ns} \\
&=-20 \mathrm{~ns}+50 \mathrm{~ns}=30 \mathrm{~ns}
\end{aligned}
$$

The same formula and curves may be applied to more complex devices．For example the propaga－ tion delay from data to output for an MM74C157 operating at $\mathrm{V}_{\mathrm{Cc}}=10 \mathrm{~V}$ and $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ is：
$\left.\mathrm{t}_{\mathrm{pd}}\right|_{C_{L}=100 \mathrm{pF}}=(100-50) 0.29 \mathrm{~ns}+70 \mathrm{~ns}$
$=14.5+70 \cong 85 \mathrm{~ns}$

It is significant to note that this equation and Figure 7 apply to all 54C/74C devices. This is true because of the close match in drive characteristics of every device including MSI functions, i.e., the slope of the propagation delay vs load capacitance line at a given voltage is typically equal for all devices. The only exception is high fan-out buffers which have a smaller $\Delta \mathrm{t}_{\mathrm{pd}} / \mathrm{pF}$.
Another point to consider in the design of a CMOS system is the affect of power supply voltage on propagation delay. Figure 8 shows propagation delay as a function of $\mathrm{V}_{\mathrm{Cc}}$ and propagation delay times power consumption vs $\mathrm{V}_{\mathrm{cc}}$ for an MM74C00 operating with 50 pF load at $\mathrm{f}=100 \mathrm{kHz}$.


FIGURE 8. Speed Power Product and Propagation Delay vs $V_{\mathbf{C C}}$

Above $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ note the speed power product curve approaches a straight line. However the $\mathrm{t}_{\mathrm{pd}}$ curve starts to "flatten out." Going from

(A) Typical Output Drain Characteristic (N-Channel)

(A) Typical Output Drain Characteristic (N-Channel)
$\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}=10 \mathrm{~V}$ gives a $40 \%$ decrease in propagation delay and going from $\mathrm{V}_{\mathrm{cc}}=10 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}=15 \mathrm{~V}$ only decreases propagation delay by $25 \%$. Clearly for $\mathrm{V}_{\mathrm{cc}}>10 \mathrm{~V}$ a small increase in speed is gained by a disproportionate increase in power. Conversely, for small decreases in power below $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ large increases in propagation delay result.

Obviously it is optimum to use the lowest voltage consistent with system speed requirements. However in general it can be seen from Figure 8 that the best speed power performance will be obtained in the $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}$ range .

## TEMPERATURE CHARACTERISTICS

Figures 9 and 10 give temperature variations in drain characteristics for the N -channel and P -channel devices operating at $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{cc}}=10 \mathrm{~V}$ respectively. As can be seen from these curves the output sink and source current decreases as temperature increases. The affect is almost linear and can be closely approximated by a temperature coefficient of $-0.3 \%$ per degree centigrade.

Since the $t_{p d}$ can be entirely attributed to rise and fall time, the temperature dependance of $t_{p d}$ is a function of the rate at which the output load capacitance can be charged and discharged. This in turn is a function of the sink/source current which was shown above to vary as $-0.3 \%$ per degree centigrade. Consequently we can say that $t_{\text {pd }}$ varies as $-0.3 \%$ per degree centigrade. Actual measurements of $t_{\text {pd }}$ with temperature verifies this number.

(B) Typical Output Drain Characteristic (P-Channel)
FIGURE 9

(B) Typical Output Drain Characteristic (P-Channel)


FIGURE 11. Typical Gate Transfer Characteristics

The drain characteristics of Figure 9 and 10 show considerable variation with temperature. Examination of the transfer characteristics of Figure 11
indicates that they are almost independent of temperature. The transfer characteristic is not dependent on temperature because although both the N -channel and P -channel device characteristics change with temperature these changes track each other closely. The proof of this tracking is the temperature independance of the transfer characteristics. Noise margin and maximum/minimum logic levels will then not be dependent on temperature.

As discussed previously power consumption is a function of $\mathrm{C}_{P D}, \mathrm{C}_{\mathrm{L}}, \mathrm{V}_{\mathrm{CC}}, \mathrm{f}$ and $\mathrm{I}_{\text {LEAKAGE }}$. All of these terms are essentially constant with temperature except I LEAKAGE. However, the leakage current specified on each 54C/74C device applies across the entire temperature range and therefore represents a worst case limit.

## CMOS OSCILLATORS

## INTRODUCTION

This note describes several square wave oscillators that can be built using CMOS logic elements. These circuits offer the following advantages:

- Guaranteed startability
- Relatively good stability with respect to power supply variations
- Operation over a wide supply voltage range ( 3 V to 15 V )
- Operation over a wide frequency range from less than 1 Hz to about 15 MHz
- Low power consumption (see AN-90)
- Easy interface to other logic families and elements including TTL

Several RC oscillators and two crystal controlled oscillators are described. The stability of the RC oscillator will be sufficient for the bulk of applications; however, some applications will probably require the stability of a crystal. Some applications that require a lot of stability are:

1. Timekeeping over a long interval. A good deal of stability is required to duplicate the performance of an ordinary wrist watch (about 12 ppm ). This is, of course, obtainable with a crystal. However, if the time interval is short and/or the resolution of the timekeeping device is relatively large, an RC oscillator may be adequate. For example: if a stopwatch is built with a resolution of tenths of seconds and the longest interval of interest is two minutes, then an accuracy of 1 part in 1200 ( 2 minutes $\times 60$ seconds/minute $x$ 10 tenth/second) may be acceptable since any error is less than the resolution of the device.
2. When logic elements are operated near their specified limits. It may be necessary to maintain clock frequency accuracy within very tight limits in order to avoid exceeding the limits of the logic family being used, or in which the timing relationships of clock signals in dynamic MOS memory or shift register systems must be preserved.
3. Baud rate generators for communications equipment.
4. Any system that must interface with other tightly specified systems. Particularly those that use a "handshake" technique in which Request or Acknowledge pulses must be of specific widths.

## LOGICAL OSCILLATORS

Before describing any specific circuits, a few words about logical oscillators may clear up some recurring confusion.

Any odd number of inverting logic gates will oscillate if they are tied together in a ring as shown in Figure 1 : Many beginning logic designers have discovered this (to their chagrin) by inadvertently providing such a path in their designs. However, some people are confused by the circuit in Figure 1 because they are accustomed to seeing sinewave oscillators implemented with positive feedback, or amplifiers with non-inverting gain. Since the concept of phase shift becomes a little strained when the inverters remain in their linear region for such a short period, it is far more straightforward to analyze the circuit from the standpoint of ideal switches with finite propagation delays rather than as amplifiers with $180^{\circ}$ phase shift. It then becomes obvious that a " 1 " chases itself around the ring and the network oscillates.


FIGURE 1. Odd Number of Inverters will Always Oscillate
The frequency of oscillation will be determined by the total propagation delay through the ring and is given by the following equation.

$$
f=\frac{1}{2 n T p}
$$

Where:

$$
\begin{aligned}
f & =\text { frequency of oscillation } \\
\mathrm{Tp} & =\text { Propagation delay per gate } \\
\mathbf{n} & =\text { number of gates }
\end{aligned}
$$

This is not a practical oscillator, of course, but it does illustrate the maximum frequency at which such an oscillator will run. All that must be done to make this a useful oscillator is to slow it down to the desired frequency. Methods of doing this are described later.

To determine the frequency of oscillation, it is necessary to examine the propagation delay of the inverters. CMOS propagation delay depends on supply voltage and load capacitance. Several curves for propagation delay for National's 74C line of CMOS gates are reproduced in Figure 2. From these, the natural frequency of oscillation of an odd number of gates can be determined.

## An example may be instructive.

Assume the supply voltage is 10 V . Since only one input is driven by each inverter, the load capacitance on each inverter is at most about 8 pF . Examine the curve in Figure $2 c$ that is drawn for $\mathrm{V}_{\mathrm{Cc}}=10 \mathrm{~V}$ and extrapolate it down to 8 pF . We see that the curve predicts a propagation delay of about 17 ns . We can then calculate the frequency of oscillation for three inverters using the expression mentioned above. Thus:

$$
f=\frac{1}{2 \times 3 \times 17 \times 10^{-9}}=9.8 \mathrm{MHz}
$$

Lab work indicates this is low and that something closer to 16 MHz can be expected. This reflects the conservative nature of the curves in Figure 2.

Since this frequency is directly controlled by propagation delays, it will vary a great deal with temperature, supply voltage, and any external loading, as indicated
by the graphs in Figure 2. In order to build a usefully stable oscillator it is necessary to add passive elements that determine oscillation frequency and minimize the effect of CMOS characteristics.

## STABLE RC OSCILLATOR

Figure 3 illustrates a useful oscillator made with three inverters. Actually, any inverting CMOS gate or combination of gates could be used. This means left over portions


FIGURE 3. Three Gate Oscilaltor
of gate packages can be often used. The duty cycle will be close to $50 \%$ and will oscillate at a frequency that is given by the following expression.

$$
f \cong \frac{1}{2 R 1 C\left(\frac{0.405 R 2}{R 1+R 2}+0.693\right)}
$$

Another form of this expression is:

$$
\mathrm{f} \cong \frac{1}{2 \mathrm{C}\left(0.405 \mathrm{R}_{\mathrm{eq}}+0.693 \mathrm{R} 1\right)}
$$

Where:

$$
R_{e q}=\frac{R 1 R 2}{R 1+R 2}
$$



FIGURE 2. Propagation Delay for 74C Gates

The following three special cases may be useful.

$$
\begin{array}{ll}
\text { If } R 1=R 2=R & f \cong \frac{0.559}{R C} \\
\text { If } R 2 \ggg R 1 & f \cong \frac{0.455}{R C} \\
\text { If } R 2 \lll R 1 & f \cong \frac{0.722}{R C}
\end{array}
$$

Figure 4 illustrates the approximate output waveform and the voltage $\mathrm{V}_{1}$ at the charging node.


FIGURE 4. Waveforms for Oscillator in Figure 3

Note that the voltage $V_{2}$ will be clamped by input diodes when $\mathrm{V}_{1}$ is greater than $\mathrm{V}_{\mathrm{cc}}$ or more negative than ground. During this portion of the cycle current will flow through R2. At all other times the only current through R2 is a very minimal leakage term. Note also that as soon as $\mathrm{V}_{1}$ passes through threshold (about 50\% of supply) and the input to the last inverter begins to change, $\mathrm{V}_{1}$ will also change in a direction that reinforces the switching action; i.e., providing positive feedback. This further enhances the stability and predictability of the network.

This oscillator is fairly insensitive to power supply variations due largely to the threshold tracking close to $50 \%$ of the supply voltage. Just how stable it is will be determined by the frequency of oscillation; the lower the frequency the more stability and vice versa. This is because propagation delay and the effect of threshold shifts comprise a smaller portion of the overall period. Stability will also be enhanced if R1 is made large enough to swamp any variations in the CMOS output resistance.

## TWO GATE OSCILLATOR WILL NOT NECESSARILY OSCILLATE

A popular oscillator is shown in Figure 5a. The only undesirable feature of this oscillator is that it may not oscillate. This is readily demonstrated by letting the value of C go to zero. The network then degenerates into

Figure 5b, which obviously will not oscillate. This illustrates that there is some value of C 1 that will not force the network to oscillate. The real difference between this two gate oscillator and the three gate oscillator is that the former must be forced to oscillate by the capacitor while the three gate network will always oscillate willingly and is simply slowed down by the capacitor. The three gate network will always oscillate, regardless of the value of C1 but the two gate oscillator will not oscillate when C1 is small.


FIGURE 5. Less Than Perfect Oscillator

The only advantage the two gate oscillator has over the three gate oscillator is that it uses one less inverter. This may or may not be a real concern, depending on the gate count in each user's specific application. However, the next section offers a real minimum parts count oscillator.

## A SINGLE SCHMITT TRIGGER MAKES AN OSCILLATOR

Figure 6 illustrates an oscillator made from a single Schmitt trigger. Since the MM74C14 is a hex Schmitt trigger, this oscillator consumes only one sixth of a package. The remaining 5 gates can be used either as ordinary inverters like the MM74C04 or their Schmitt trigger characteristics can be used to advantage in the normal manner. Assuming these five inverters can be used elsewhere in the system, Figure 6 must represent the ultimate in low gate count oscillators.


FIGURE 6. Schmitt Trigger Oscillator

Voltage $\mathrm{V}_{1}$ is depicted in Figure 7 and changes between the two thresholds of the Schmitt trigger. If these thresholds were constant percentages of $\mathrm{V}_{\mathrm{cc}}$ over the supply voltage range, the oscillator would be insensitive to variations in $\mathrm{V}_{\mathrm{cc}}$. However, this is not the case. The thresholds of the Schmitt trigger vary enough to make the oscillator exhibit a good deal of sensitivity to $\mathrm{V}_{\mathrm{Cc}}$.

Applications that do not require extreme stability or that have access to well regulated supplies should not be bothered by this sensitivity to $\mathrm{V}_{\mathrm{cc}}$. Variations in threshold can be expected to run as high as four or five percent when $\mathrm{V}_{\mathrm{cc}}$ varies from 5 V to 15 V .


FIGURE 7. Waveforms for Schmitt Trigger Oscillator in Figure 6

## A CMOS Crystal Oscillator

Figure 8 illustrates a crystal oscillator that uses only one CMOS inverter as the active element. Any odd number of inverters may be used, but the total propagation delay through the ring limits the highest frequency that can be obtained. Obviously, the fewer inverters that are used, the higher the maximum possible frequency.


FIGURE 8. Crystal Oscillator

Capacitor C1 will pull the crystal down and C2 will pull it up. R1 simply insures a dc path around the inverter and will bias it on. R1 may be quite large, on the order of 1-5 megohms. The smaller R1 is, the more the crystal's $Q$ will be reduced.

This oscillator is perfectly stable with respect to power supply variations as long as the propagation delay does not get so long that the oscillator cannot keep up with the crystal. A typical single inverter will oscillate quite readily at 9 MHz , even when $V_{c c}$ is $3 V$.

A problem that must be addressed at the lower frequencies (below about 4 MHz ) is that of overtone oscillation. Care must be taken to prevent the crystal from oscillating at its third harmonic. This is a problem in almost any design, whether or not CMOS is the active element. The problem is readily handled by simply increasing the propagation delay through the ring of inverters to a point where the ring will not oscillate at the harmonic frequency but will continue to oscillate at the fundamental frequency. Figure 9 illustrates an acceptable method.

This network is the same as the one in Figure 8 except that more inverters are used and R2 and C3 have been added to deteriorate the propagation delay as much as desired. The five inverters not only add delay but also increase the gain through the loop.

## CONCLUSIONS

A large number of oscillator applications can be implemented with the extremely simple, reliable, inexpensive and versatile CMOS oscillators described in this note. These oscillators consume very little power compared to most other approaches. Each of the oscillators requires less than one full package of CMOS inverters of the MM74C04 variety. Frequently such an oscillator can be built using leftover gates of the MM74C00, MM74C02, MM74C10 variety. Stability superior to that easily attainable with TTL oscillators is readily attained, particularly at lower frequencies. These oscillators are so versatile, easy to build, and inexpensive that they should find their way into many diverse designs.


FIGURE 9. Crystal Oscillator with Overtone Protection

Thomas P. Redfern National Semiconductor

## USING THE CMOS DUAL MONOSTABLE MULTIVIBRATOR

## INTRODUCTION

The MM54C221/MM74C221 is a dual CMOS monostable multivibrator. Each one-shot has three inputs (A, B and CLR ) and two outputs ( Q and $\overline{\mathrm{Q}}$ ). The output pulse width is set by an external RC network.

The $A$ and $B$ inputs trigger an output pulse on a negative or positive input transition respectively. The CLR input when low resets the one-shot. Once triggered the A and B inputs have no further control on the output.

## THEORY OF OPERATION

Figure 1 shows that in its stable state, the one-shot clamps $\mathrm{C}_{\mathrm{EXT}}$ to ground by turning N 1 ON and holds the positive comparator input at $\mathrm{V}_{\mathrm{cc}}$ by turning N 2 OFF. The prefix N is used to denote N -channel transistors.

The signal, G, gating N2 OFF also gates the comparator OFF thereby keeping the internal power dissipation to an absolute minimum. The only power dissipation when in the stable state is that generated by the current through $\mathrm{R}_{\text {EXT }}$. The bulk of this dissipation is in $\mathrm{R}_{\text {EXT }}$ since the voltage drop across N 1 is very small for normal ranges of $\mathrm{R}_{\mathrm{EXT}}$.

To trigger the one-shot the CLR input must be high. The gating, G , on the comparator is designed such that the comparator output is high when the one-shot is in its stable state. With the CLR input high the clear input to FF is disabled allowing the flip-flop to respond to the A or $B$ input. A negative transition on $A$ or a positive transition on $B$ sets $Q$ to a high state. This in turn gates N1 OFF, and N2 and the comparator ON.

Gating N2 ON establishes a reference of $0.63 \mathrm{~V}_{\mathrm{Cc}}$ on the comparator's positive input. Since the voltage on $\mathrm{C}_{\mathrm{EXT}}$ can not change instantaneously $\mathrm{V} 1=0 \mathrm{~V}$ at this time. The comparator then will maintain its one level on the output. Gating N1 OFF allows $\mathrm{C}_{E X T}$ to start charging through $R_{E X T}$ toward $V_{C C}$ exponentially.

Assuming a perfect comparator (zero offset and infinite gain) when the voltage on $\mathrm{C}_{\mathrm{EXT}}, \mathrm{V} 1$, equals $0.63, \mathrm{~V}_{\mathrm{CC}}$ the comparator output will go from a high state to a low state resetting $Q$ to a low state. Figure 2 is a timing diagram summarizing this sequence of events.

This diagram is idealized by assuming zero rise and fall times and zero propagation delay but it shows the basic operation of the one-shot. Also shown is the effect of taking the CLR input low. Whenever CLR goes low FF


FIGURE 1. Monostable Multivibrator Logic Diagram


FIGURE 2. One-Shot Timing Diagram
is reset independent of all other inputs. Figure 2 also shows that once triggered, the output is independent of any transitions on $B$ (or $A$ ) until the cycle is complete.

The output pulse width is determined by the following equation:

$$
\begin{equation*}
V_{1}=V_{C C} \cdot\left(1-e^{-T / R} E X T C_{E X T}\right)=0.63 V_{C C} \tag{1}
\end{equation*}
$$

## Solving for t gives:

$$
\begin{equation*}
T=R_{E X T} C_{E X T} \ln (1 / 0.37)=R_{E X T} C_{E X T} \tag{2}
\end{equation*}
$$

A word of caution should be given in regards to the ground connection of the external capacitor ( $\mathrm{C}_{\mathrm{EXT}}$ ). It should always be connected as shown in Figure 1 to pin 14 or 6 and never to pin 8. This is important because of the parasitic resistor $\mathrm{R}^{*}$. Because of the large discharge current through $R^{*}$, if the capacitor is connected to pin 8, a four layer diode action can result causing the circuit to latch and possibly damage itself.

## ACCURACY

There are many factors which influence the accuracy of the one-shot. The most important are:
a. Comparator input offset
b. Comparator gain
c. Comparator time delay
d. Voltage divider R1, R2
e. Delays in logic elements
f. ON impedance of N 1 and N 2
g. Leakage of N1
h. Leakage of $\mathrm{C}_{\mathrm{EXT}}$
i. Magnitude of $R_{E X T}$ and $C_{E X T}$

The characteristics of $\mathrm{C}_{E X T}$ and $\mathrm{R}_{E X T}$ are, of course, not determined by the characteristics of the one-shot. In order to establish the accuracy of the one-shot, devices were tested using an external resistance of $10 \mathrm{k} \Omega$ and various capacitors. A resistance of $10 \mathrm{k} \Omega$ was chosen
because the leakage and ON impedance of transistor N1 have a minimal effect on accuracy with this value of resistance.

Two values of $\mathrm{C}_{\mathrm{EXT}}$ were chosen, 1000 pF and $0.1 \mu \mathrm{~F}$. These values give pulse widths of $10 \mu \mathrm{~s}$ and $1000 \mu \mathrm{~s}$ with $R_{E X T}=10 \mathrm{k} \Omega$.

Figures 3 and 4 show the resulting distributions of pulse widths at $25^{\circ} \mathrm{C}$ for various power supply voltages. Because propagation delays, at the same power supply voltage, are the same independent of pulse width, the shorter the pulse width the more the accuracy is


FIGURE 3. Typical Pulse Width Distribution for $10 \mu \mathrm{~s}$ Pulse.


FIGURE 4. Typical Pulse Width Distribution for $1000 \mu$ s Pulse.
affected by propagation delay. Figures 3 and 4 clearly show this effect. As pointed out in application note AN-90, 54C/74C Family Characteristics, propagation delay is a function of $\mathrm{V}_{\mathrm{cc}}$. Figure 3, (Pulse Width $=$ $10 \mu \mathrm{~s}$ ) shows much greater variation with $\mathrm{V}_{\mathrm{cc}}$ than Figure 4 (Pulse Width $=1000 \mu \mathrm{~s}$ ). This same information is shown in Figures 5 and 6 in a different format. In


FIGURE 5. Typical Percentage Deviation from $V_{C C}=10 \mathrm{~V}$ Value vs $V_{C C}(P W=10 \mu \mathrm{~s})$.

$V_{c c}$ (V)
FIGURE 6. Typical Percentage Deviation from $V_{C C}=10 \mathrm{~V}$ Value vs $\mathrm{V}_{\mathrm{CC}}(\mathrm{PW}=1000 \mu \mathrm{~s})$.
these figures the percent deviation from the average pulse width at $10 \mathrm{~V} \mathrm{~V}_{\mathrm{cc}}$ is shown vs $\mathrm{V}_{\mathrm{cc}}$. In addition to the average value the $10 \%$ and $90 \%$ points are shown. These percentage points refer to the statistical distribution of pulse width error. As an example, at $\mathrm{V}_{\mathrm{cc}}=10 \mathrm{~V}$ for $10 \mu \mathrm{~s}$ pulse width, $90 \%$ of the devices have errors of less than $+1.7 \%$ and $10 \%$ have errors less than $-2.1 \%$. In other words, $80 \%$ have errors between $+1.7 \%$ and -2.1\%.

The minimum error can be obtained by operating at the maximum $V_{c c}$. A price must be paid for this and this price is, of course, increased power dissipation.


FIGURE 7. Typical Minimum Pulse Width and Power Dissipation vs VCC.

Figure 7 shows typical power dissipation vs $V_{C C}$ operating both sides of the one-shot at $50 \%$ duty cycle. Also shown in the same figure is typical minimum pulse width vs $V_{\text {cc }}$. The minimum pulse width is a strong function of internal propagation delays. It is obvious from these two curves that increasing $\mathrm{V}_{\mathrm{cc}}$ beyond 10 V will not appreciably improve inaccuracy due to propagation delay but will greatly increase power dissipation.

Accuracy is also a function of temperature. To determine the magnitude of its effects the one-shot was tested at temperature with the external resistance and capacitance maintained at $25^{\circ} \mathrm{C}$. The resulting variation is shown in Figures 8 and 9.


FIGURE 8. Typical Pulse Width Error vs Temperature ( $\mathrm{PW}=\mathbf{1 0} \boldsymbol{\mu} \mathrm{s}$ ).


FIGURE 9. Typical Pulse Width Error vs Temperature ( $\mathrm{PW}=\mathbf{1 0 0 0} \boldsymbol{\mu}$ s).

Up to this point the external timing resistor, $\mathrm{R}_{\mathrm{EXT}}$, has been held fixed at $10 \mathrm{k} \Omega$. In actual applications other values may be necessary to achieve the desired pulse width. The question then arises as to what effect this will have on accuracy.


As $R_{E X T}$ becomes larger and larger the leakage current on transistor N 1 becomes an ever increasing problem. The equivalent circuit for this leakage is shown in Figure 10.
$v(t)$ is given by:

$$
v(t)=\left(V_{C C}-I_{L} R_{E X T}\right)\left(1-e^{-t_{L} / R_{E X T}} C_{E X T}\right)
$$

As before, when $\mathrm{v}(\mathrm{t})=0.63 \mathrm{~V}_{\mathrm{Cc}}$, the output will reset. Solving for $t_{L}$ gives:

$$
\begin{equation*}
t_{L}=R_{E X T} C_{E X T} \ln \left(\frac{V_{C C}-I_{L} R_{E X T}}{0.37 V_{C C}-I_{L} R_{E X T}}\right) \tag{3}
\end{equation*}
$$

Using T as defined in Equation 2 the pulse width error is:

$$
\text { PW Error }=\frac{t_{L}-T}{T} \times 100 \%
$$

Substituting Equations 2 and 3 gives:

PW Error $=\frac{R_{E X T} C_{E X T} \ln \left(\frac{V_{C C}-I_{L} R_{E X T}}{0.37 V_{C C}-I_{L} R_{E X T}}\right)-R_{E X T} C_{E X T} \ln (1 / 0.37)}{R_{E X T} C_{E X T} \ln (1 / 0.37)}$

PW Error is plotted in Figure 11 for $\mathrm{V}_{\mathrm{cc}}=5,10$ and 15 V . As expected, decreasing $\mathrm{V}_{\mathrm{Cc}}$ causes PW Error to increase with fixed $\mathrm{I}_{\mathrm{L}}$. Note that the leakage current, 'although here assumed to flow through N1, is general and could also be interpreted as leakage through $\mathrm{C}_{\text {EXT }}$. See MM54C221/MM74C221 data sheet for leakage limits.


FIGURE 11. Percentage Pulse Width Error Due to Leakage.

To demonstrate the usefulness of Figure 11 an example will be most helpful. Let us assume that $N 1$ has a leakage of $250 \times 10^{-9} \mathrm{amps}, \mathrm{C}_{\mathrm{EXT}}$ has leakage of $150 \times 10^{-9} \mathrm{amps}$, output pulse width $=0.1$ seconds and $V_{C C}=5 \mathrm{~V}$. What $R_{E X T} C_{E X T}$ should be used to guarantee an error due to leakage of less than $5 \%$.

From Figure 11 we see that to meet these conditions $\mathrm{R}_{\mathrm{EXT}} \mathrm{I}_{\mathrm{L}}<0.14 \mathrm{~V}$.

Then:

$$
\begin{aligned}
R_{E X T} & <0.14 /(250+150) \times 10^{-9} \\
& <350 \mathrm{k} \Omega
\end{aligned}
$$

Choosing standard component values of $250 \mathrm{k} \Omega$ and $0.004 \mu \mathrm{~F}$ would satisfy the above conditions.

We have just defined the limitation on the maximum size of $R_{E X T}$. There is a corresponding limit on the minimum size that $R_{E X T}$ can assume. This is brought about because of the finite ON impedance of N1. As $R_{E X T}$ is made smaller and smaller the amount of voltage across N 1 becomes significant. The voltage across N 1 is:

$$
\begin{equation*}
V_{N 1}=v_{C C} r_{O N} /\left(R_{E X T}+r_{O N}\right) \tag{4}
\end{equation*}
$$

The output pulse width is defined by:

$$
\begin{aligned}
v\left(t_{\mathrm{O}}\right)= & \left(V_{C C}-V_{N 1}\right)\left(1-e^{-t_{O} / R_{E X T} C_{E X T}}\right) \\
& +V_{N 1}=0.63 V_{C C}
\end{aligned}
$$

Solving for $t_{0}$ gives:

$$
\mathrm{t}_{\mathrm{O}}=\mathrm{R}_{\mathrm{EXT}} C_{\mathrm{EXT}} \ln \left(\frac{\mathrm{~V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{N} 1}}{0.37 \mathrm{~V}_{\mathrm{CC}}}\right)
$$

Pulse Width Error is then:

$$
\text { PW Error }=\frac{t_{0}-T}{T} \times 100 \%
$$

Substituting Equations 2 and 4 gives:

$$
=\frac{R_{E X T} C_{E X T} \ln \left(\frac{V_{C C}-V_{N 1}}{0.37 V_{C C}}\right)-R_{E X T} C_{E X T} \ln (1 / 0.37)}{R_{E X T} C_{E X T} \ln (1 / 0.37)}
$$

This function is plotted in Figure 12 for $r_{\text {ON }}$ of $50 \Omega$, $25 \Omega$ and $16.7 \Omega$. These are the typical values of $r_{\text {oN }}$ for a $\mathrm{V}_{\mathrm{cc}}$ of $5 \mathrm{~V}, 10 \mathrm{~V}$ and 15 V respectively.

As an example, assume that the pulse width error due to $r_{\text {ON }}$ must be less than $0.5 \%$ operating at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$. The typical value of $r_{O N}$ for $V_{C C}=5 \mathrm{~V}$ is $50 \Omega$. Referring to


FIGURE 12. Percentage Pulse Width Error Due to Finite ron of Transistor N1 vs REXT.
the $50 \Omega$ curve in Figure 12, $\mathrm{R}_{\mathrm{EXT}}$ must be greater than $10 \mathrm{k} \Omega$ to maintain this accuracy. At $\mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}, \mathrm{R}_{\mathrm{EXT}}$ must be greater than $5 \mathrm{k} \Omega$ as can be seen from the $25 \Omega$ curve in Figure 12.

Although clearly shown on the MM54C221/MM74C221 data sheet, it is worthwhile, for the sake of clarity, to point out that the parasitic capacitance between pins 7 (15) and 6 (14) is typically 15 pF . This capacitor is in parallel with $\mathrm{C}_{\mathrm{EXT}}$ and must be taken into account when accuracy is critical.


Frequency Magnitude Comparator

## TYPICAL APPLICATIONS (Continued)



Analog Multiplier/Divider

Gerald Buurma National Semiconductor

## CMOS SCHMITT TRIGGER

## A UNIQUELY VERSATILE DESIGN COMPONENT

## INTRODUCTION

The Schmitt trigger has found many applications in numerous circuits, both analog and digital. The versatility of a TTL Schmitt is hampered by its narrow supply range, limited interface capability, low input impedance and unbalanced output characteristics. The Schmitt trigger could be built from discrete devices to satisfy a particular parameter, but this is a careful and sometimes time-consuming design.

The CMOS Schmitt trigger, which comes six to a package, uses CMOS characteristics to optimize design and advance into areas where TTL could not go. These areas include: interfacing with op amps and transmission lines, which operate from large split supplies, logic level conversion, linear operation, and special designs relying on a CMOS characteristic. The CMOS Schmitt trigger has the following advantages:

- High impedance input ( $10^{12} \Omega$ typical)
- Balanced input and output characteristics
- Thresholds are typically symmetrical to $1 / 2 \mathrm{~V}_{\mathrm{CC}}$
- Outputs source and sink equal currents
- Outputs drive to supply rails
- Positive and negative-going thresholds show low variation with respect to temperature
- Wide supply range (3-15V), split supplies possible
- Low power consumption, even during transitions
- High noise immunity, $0.70 \mathrm{~V}_{\mathrm{cc}}$ typical

Applications demonstrating how each of these characteristics can become a design advantage will be given later in the application note.

## ANALYZING THE CMOS SCHMITT

The input of the Schmitt trigger goes through a standard input protection and is tied to the gates of four stacked devices. The upper two are P-channel and the lower two are N -channel. Transistors P3 and N3 are operating in the source follower mode and introduce hysteresis by feeding back the output voltage, out', to two different points in the stack.

When the input is at 0 V , transistors P 1 and P 2 are ON , and N1, N2 and P3 are OFF. Since out' is high, N3 is ON and acting as a source follower, the drain of N1, which is the source of $N 2$, is at $V_{C C}-V_{T H}$. If the input voltage is ramped up to one threshold above ground transistor N1 begins to turn ON, N1 and N3 both being ON form a voltage divider network biasing the source of N2 at roughly half the supply. When the input is a threshold above $1 / 2 \mathrm{~V}_{\mathrm{cc}}, \mathrm{N} 2$ begins to turn ON and regenerative switching is about to take over. Any more voltage on the input causes out' to drop. When out' drops, the source of N3 follows its gate, which is out', the influence of N3 in the voltage divider with N1 rapidly diminishes, bringing out' down further yet. Meanwhile P3 has started to turn ON, its gate being brought low by the rapidly dropping out'. P3 turning ON brings the source of P2 low and turns P2 OFF. With P2 OFF, out' crashes down. The snapping action is due to greater than unity loop gain through the stack caused by positive feedback through the source follower transistors. When the input is brought low again an identical process occurs in the upper portion of the stack and the snapping action takes place when the lower threshold is reached.


FIGURE 1. CMOS Schmitt Trigger

Out' is fed into the inverter formed by P4 and N4; another inverter built with very small devices, P5 and N5, forms a latch which stabilizes out'. The output is an inverting buffer capable of sinking $360 \mu \mathrm{~A}$ or two LPTTL loads.

The typical transfer characteristics are shown in Figure 2; the guaranteed trip point range is shown in Figure 3.

## WHAT HYSTERESIS CAN DO FOR YOUR

Hysteresis is the difference in response due to the direction of input change. A noisy signal that traverses the threshold of a comparator can cause multiple transitions at the output, if the response time of the comparator is less than the time between spurious effects. A Schmitt trigger has two thresholds: any spurious effects must be greater than the threshold difference to cause multiple transitions. With a CMOS Schmitt at $\mathrm{V}_{\mathrm{Cc}}=10 \mathrm{~V}$ there is
typically 3.6 V of threshold difference, enough hysteresis to overcome almost any spurious signal on the input.

A comparator is often used to recover information sent down an unbalanced transmission line. The threshold of the comparator is placed at one half the signal amplitude (See Figure 4b). This is doen to prevent slicing level distortion. If a $4 \mu \mathrm{~s}$ wide signal is sent down a transmission line a $4 \mu \mathrm{~s}$ wide signal should be received or signal distortion occurs. If the comparator has a threshold above half the signal amplitude, then positive pulses sent are shorter and negative pulses are lengthened (See Figure 4c). This is called slicing level distortion. The Schmitt trigger does have a positive offset, $\mathrm{V}_{\mathrm{T}+}$, but it also has a negative offset $\mathrm{V}_{\mathrm{T} \text {-. }}$ In CMOS these offsets are approximately symmetrical to half the signal level so a $4 \mu$ s wide pulse sent is also recovered (see Figure $4 d$ ). The recovered pulse is delayed in time but the length is not changed, so noise immunity is achieved and signal distortion is not introduced because of threshold offsets.


FIGURE 2. Typical CMOS Transfer Characteristics for Three Different Supply Voltages.


FIGURE 3. Guaranteed Trip Point Range.


FIGURE 4. CMOS Schmitt Trigger Ignores Noise


FIGURE 5. Sine to Square Wave Converter with Symmetrical Level Detection.


FIGURE 6. Diode Dump Tach Accepts any Input Waveform.

## APPLICATIONS OF THE CMOS SCHMITT

Most of the following applications use a CMOS Schmitt characteristic to either simplify design or increase performance. Some of the applications could not be done at all with another logic family.

The circuit in Figure 5a is the familiar sine to square wave converter. Because of input symmetry the Schmitt trigger is easily biased to achieve a $50 \%$ duty cycle. The high input impedance simplifies the selection of the biasing resistors and coupling capacitor. Since CMOS has a wide supply range the Schmitt trigger could be powered from split supplies (see Figure 5b). This biases the mean threshold value around zero and makes direct coupling from an op amp output possible.

In Figure 4, we see a frequency to voltage converter that accepts many waveforms with no change in output voltage. Although the energy in the waveforms are quite different, it is only the frequency that determines the output voltage. Since the output of the CMOS Schmitt pulls completely to the supply rails, a constant voltage swing across capacitor C1 causes a current to flow through the capacitor, dependent only on frequency. On positive output swings, the current is dumped to ground through D1. On negative output swings, current is pulled from the inverting op amp node through D2 and transformed into an average voltage by R2 and C2.

Since the CMOS Schmitt pulls completely to the supply rails the voltage change across the capacitor is just the supply voltage.

Schmitt triggers are often used to generate fast transitions when a slowly varying function exceeds a predetermined level. In Figure 7, we see a typical circuit, a light activated switch. The high impedance input of the CMOS Schmitt trigger makes biasing very easy. Most photo cells are several $k \Omega$ brightly illuminated and a couple $M \Omega$ dark. Since CMOS has a $10^{12} \Omega$ typical input impedance, no effects are felt on the input when the output changes. The selection of the biasing resistor is just the solution of a voltage divider equation.

A CMOS application note wouldn't be complete without a low power application. Figure 8 shows a simple RC oscillator. With only six R's and C's and one Hex CMOS
trigger, six low power oscillators can be built. The square wave output is approximately $50 \%$ duty cycle because of the balanced input and output characteristics of CMOS. The output frequency equation assumes that $t_{1}=t_{2} \gg$ $t_{p d 0}+t_{p d 1}$.

We earlier saw how the CMOS Schmitt increased noise immunity on an unbalanced transmission line. Figure 9 shows an application for a balanced or differential transmission line. The circuit in Figure 7a is CMOS EXCLUSIVE OR, the MM74C86, which could also be built from inverters, and NAND gates. If unbalanced information is generated on the line by signal crosstalk or external noise sources, it is recognized as an error. Input and Output Characteristics give the Output Frequency a Typically 50\% Duty Cycle.

a) Differential Error Detector.


FIGURE 7. Light Activated Switch couldn't be Simpler. The Input Voltage Rises as Light Intensity Increases, when $\mathrm{V}_{\mathrm{T}+}$ is Reached, the Output will go Low and Remain Low until the Intensity is Reduced Significantly.


The circuit in Figure $9 b$ is a differential line receiver that recovers balanced transmitted data but ignores unbalanced signals by latching up. If both circuits of Figure 9 were used together, the error detector could signal the transmitter to stop transmission and the line receiver would remember the last valid information bit when unbalanced signals persisted on the line. When balanced signals are restored, the receiver can pick up where it left off.

The standard voltage range for CMOS inputs is $\mathrm{V}_{\mathrm{CC}}$ +0.3 V and ground -0.3 V . This is because the input protection network is diode clamped to the supply rails. Any input exceeding the supply rails either sources or sinks a large amount of current through these diodes. Many times an input voltage range exceeding this is desirable; for example, transmission lines often operate from $\pm 12 \mathrm{~V}$ and op amps from $\pm 15 \mathrm{~V}$. A solution to this problem is found in the MM74C914. This new device has an uncommon input protection that allows the input signal to go to 25 V above ground, and 25 V below $\mathrm{V}_{\mathrm{cc}}$. This means that the Schmitt trigger in the sine to square wave converter, in Figure 5b, could be powered by $\pm 1.5 \mathrm{~V}$ supplies and still be directly compatible with an op amp powered by $\pm 15 \mathrm{~V}$ supplies.

A standard input protection circuit and the new input protection are shown in Figure 10. The diodes shown have a 35 V breakdown. The input voltage can go positive until reverse biased D2 breaks down through forward bias D3, which is 35 V above ground. The input voltage can go negative until reverse biased D1 breaks down through forward bias.D2, which is 35 V below $\mathrm{V}_{\mathrm{Cc}}$. Adequate input protection against static charge is still maintained.

CMOS can be linear over a wide voltage range if proper consideration is paid to the biasing of the inputs. Figure 11 shows a simple VCO made with a CMOS inverter, acting as an integrator, and a CMOS Schmitt, acting as a comparator with hysteresis. The inverter integrates the positive difference between its threshold and the input voltage $\mathrm{V}_{\mathrm{IN}}$. The inverter output ramps up until the positive threshold of the Schmitt trigger is reached. At that time, the Schmitt trigger output goes low, turning on the transistor through $\mathbf{R}_{\mathbf{s}}$ and speeding up capacitor $\mathrm{C}_{\mathrm{s}}$. Hysteresis keeps the output low until the integrating capacitor $C$ is discharged through $R_{D}$. Resistor $R_{D}$ should be kept much smaller than RC to keep reset time negligible. The output frequency is given by

$$
f_{O}=\frac{V_{T H}-V_{I N}}{\left(V_{T+}-V_{T-}\right)} R_{C C}
$$

The frequency dependence with control voltage is given by the derivative with respect to $\mathrm{V}_{\text {IN }}$ So,

$$
\frac{d f_{O}}{d V_{I N}}=\frac{-1}{\left(V_{T_{+}}-V_{T_{-}}\right) R C}
$$

where the minus sign indicates that the output frequency increases as the input is brought further below the inverter threshold. The maximum output frequency occurs when $V_{\text {IN }}$ is at ground and the frequency will decrease as $V_{\text {IN }}$ is raised up and will finally stop oscillating at the inverter threshold, approximately $0.55 \mathrm{~V}_{\mathrm{Cc}}$.

a)

b)

FIGURE 10. Input Protection Diodes, in a) Normally Limit the Input Voltage Swing to 0.3 V above $\mathrm{V}_{\mathrm{CC}}$ and 0.3 V below Ground. In b) D2 or D1 is Reverse Biased Allowing Input Swings of $\mathbf{2 5 V}$ above Ground or 25 V below $\mathrm{V}_{\mathrm{CC}}$.


FIGURE 11. Linear CMOS.

The pulses from the VCO output are quite narrow because the reset time is much smaller than the integration time. Pulse stretching comes quite naturally to a Schmitt trigger. A one-shot or pulse stretcher made with an inverter and Schmitt trigger is shown in Figure 12. A positive pulse coming into the inverter causes its output to go low, discharging the capacitor through the diode D1. The capacitor is rapidly discharged, so the Schmitt input is brought low and the output goes positive. Check the size of the capacitor to make sure that inverter can fully discharge the capacitor in the input pulse time, or

$$
I_{\text {SINK INVERTER }}>\frac{C \Delta V}{\Delta T}+\frac{\Delta V}{R}
$$

where $\Delta V=V_{C C}$ for CMOS, and $\Delta T$ is the input pulse width.

For very narrow pulses, under 100 ns, the capacitor can be omitted and a large resistor will charge up the CMOS gate capacitance just like a capacitor.

When the inverter input returns to zero, the blocking diode prevents the inverter from charging the capacitor and the resistor must charge it from its supply. When the input voltage of the Schmitt reaches $\mathrm{V}_{\mathrm{T}+}$, the Schmitt output will go low sometime after the input pulse has gone low.

## THE SCHMITT SOLUTION

The Schmitt trigger, built from discrete parts, is a careful and sometimes time-consuming design. When introduced in integrated TTL, a few years ago, many circuit designers had renewed interest because it was a building block part. The input characteristics of TTL often make biasing of the trigger input difficult. The outputs don't source as much as they sink, so multivibrators don't have $50 \%$ duty cycle, and a limited supply range hampers interfacing with non 5 V parts.

The CMOS Schmitt has a very high input impedance with thresholds approximately symmetrical to one half the supply. A high voltage input is available. The outputs sink and source equal currents and pull directly to the supply rails.

A wide threshold range, wide supply range, high noise immunity, low power consumption, and low board space make the CMOS Schmitt a uniquely versatile part.

Use the Schmitt trigger for signal conditioning, restoration of levels, discriminating noisy signals, level detecting with hysteresis, level conversion between logic families, and many other useful functions.

The CMOS Schmitt is one step closer to making design limited only by the imagination of the designer. a Blocking Diode allows Charging through R only. Schmitt Trigger Output goes Low after the RC Delay.

## MM54C/MM74C VOLTAGE TRANSLATION/BUFFERING

## INTRODUCTION

A new series of MM54C/MM74C buffers has been designed to interface systems operating at different voltage levels. In addition to performing voltage translation, the MM54C901/MM74C901 through MM54C904/MM74C904 hex buffers can drive two standard TTL loads at $V_{c c}=5 \mathrm{~V}$. This is an increase of ten times over the two LpTTL loads that the standard MM54C/MM74C gate can drive. These new devices greatly increase the flexibility of the MM54C/MM74C family when interfacing to other logic systems.

## PMOS TO CMOS INTERFACE

Since most PMOS outputs normally can pull more negative than ground, the conventional CMOS input diode clamp from input to ground poses problems. The least of these is increased power consumption. Even though the output would be clamped at one diode drop $(-0.6 \mathrm{~V})$, all the current that flows comes from the PMOS negative supply. For TTL compatible PMOS this is -12 V . A PMOS output designed to drive one TTL load will typically sink 5 mA . The total power per TTL output is then $5 \mathrm{~mA} \times 12 \mathrm{~V}=60 \mathrm{~mW}$. The second problem is more serious. Currents of 5 mA or greater from a CMOS input clamp diode can cause four-layer diode action on the CMOS device. This, at best, will totally disrupt normal circuit operation and, at worst, will cause catastrophic failure.

To overcome this problem the MM74C903 and MM74C904 have been designed with a clamp diode from inputs to $\mathrm{V}_{\mathrm{cc}}$ only. This single diode provides adequate static discharge protection and, at the same time, allows voltages of up to -17 V on any input. Since there is essentially no current without the diode, both the high power dissipation and latch up problems are eliminated.

To demonstrate the above characteristics, Figures 1, 2, and 3 show typical TTL compatible PMOS circuits driving standard CMOS with two clamp diodes, TTL compatible PMOS driving MM74C903/MM74C904, and the TTL compatible PMOS to CMOS system interface, respectively.


FIGURE 1.


FIGURE 2.


FIGURE 3. PMOS to CMOS or TTL Interface

## CMOS TO CMOS OR TTL INTERFACE

When a CMOS system which is operating at $\mathrm{V}_{\mathrm{Cc}}=10 \mathrm{~V}$ must provide signals to a CMOS system whose $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$, a problem similar to that found in PMOS-to-CMOS interface occurs. That is, current would flow through the upper input diode of the device operating at the lower $\mathrm{V}_{\mathrm{cc}}$. This current could be in excess of 10 mA on a typical 74C device, as shown in Figure 4. Again, this will cause increased power as well as possible four layer diode action.


Figure 4.


FIGURE 5.
Using the MM74C901 or MM74C902 will eliminate this problem. This occurs simply because these parts are designed with the upper diode removed, as shown in

Figure 5. With this diode removed the current being sourced goes from about 10 mA to the leakage çurrent of the reverse biased input diode.

Since the MM74C901 and MM74C902 are capable of driving two standard TTL loads with only normal input levels, the output can be used to directly drive TTL. With the example shown, the inputs of the MM74C901 are in excess of 5 V . Therefore, they can drive more than two TTL loads. In this case the device would drive four loads with $\mathrm{V}_{1 \mathrm{~N}}=10 \mathrm{~V}$. If the MM74C902 were used, the output drive would not increase with increased input voltage. This is because the gate of the output $n$-channel device is always being driven by an internal inverter whose output equals that of $\mathrm{V}_{\mathrm{Cc}}$ of the device.

The example used was for systems of $\mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}$ on one system and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ on the second, but the MM74C901 and MM74C902 are capable of using any combination of supplies up to 15 V and greater than 3 V , as long as $\mathrm{V}_{\mathrm{CC} 1}$ is greater than or equal to $\mathrm{V}_{\mathrm{CC} 2}$ and grounds are common. Figure 6 diagrams this configuration.


FIGURE 6. CMOS to TTL or CMOS at a Lower $V_{C C}$

The inputs on these devices are adequately protected with the single diode, but, as with all MOS devices, normal care in handling should be observed.

## CMOS PACKAGES



14 Lead Molded Dual－In－Line Package（N）


16 Lead Molded Dual－In－Line Package（N）


24 Lead Molded Dual－In－Line Package（N）


14 Lead Cavity Dual－In－Line Package（D）


16 Lead Cavity Dual－In－Line Package（D）


24 Lead Cavity Dual－In－Line Package（D）



| INCHES TO MILLIMETERS CONVERSION TABLE |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INCHES | MM | INCHES | MM | INCHES | MM |  |
| 0.001 | 0.0254 | 0.010 | 0.254 | 0.100 | 2.54 |  |
| 0.002 | 0.0508 | 0.020 | 0.508 | 0.200 | 5.08 |  |
| 0.003 | 0.0762 | 0.030 | 0.762 | 0.300 | 7.62 |  |
| 0.004 | 0.1016 | 0.040 | 1.016 | 0.400 | 10.16 |  |
| 0.005 | 0.1270 | 0.050 | 1.270 | 0.500 | 12.70 |  |
| 0.006 | 0.1524 | 0.060 | 1.524 | 0.600 | 15.24 |  |
| 0.007 | 0.1778 | 0.070 | 1.778 | 0.700 | 17.78 |  |
| 0.008 | 0.2032 | 0.080 | 2.032 | 0.800 | 20.32 |  |
| 0.009 | 0.2286 | 0.090 | 2.286 | 0.900 | 22.86 |  |

All package dimensions are in inches.

| ORDER <br> NUMBER | PACKAGE | TEMPERATURE <br> RANGE |
| :--- | :--- | :--- |
| MM74CXXN | Molded DIP (N) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MM74CXXJ | Cavity DIP (J) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MM54CXXJ | Cavity DIP (J) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| MM54CXXD | Cavity DIP (D) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| MM54CXXF | Cavity Flat Pack (F) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| MM80CXXN | Molded DIP (N) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MM80CXXJ | Cavity DIP (J) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MM70CXXJ | Cavity DIP (J) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| MM70CXXD | Cavity DIP (D) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| MM70CXXF | Cavity Flat Pack (F) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |


| ORDER NUMBER | RCA EQUIVALENT DESIGNATION | PACKAGE | TEMPERATURE RANGE |
| :---: | :---: | :---: | :---: |
| CD40XXCN | CD40XXAE | Molded DIP (N) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| CD40XXCJ |  | Cavity DIP (J) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| CD40XXMJ | CD40XXAF | Cavity DIP (J) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| CD40XXMD | CD40XXAD | Cavity DIP (D) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| CD40XXMF | CD40XXAK | Cavity Flat Pack (F) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| *CD45XXBCN | CD45XXBE | Molded DIP (N) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| * * * $45 \times \times \mathrm{BCJ}$ |  | Cavity DIP (J) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| *CD45XXBMJ | CD45XXBF | Cavity DIP (J) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| *CD45XXBMD | CD45XXBD | Cavity DIP (D) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| *CD45XXBMF | CD45XXBK | Cavity Flat Pack (F) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

*Equivalent to Motorola MC145XX Series


[^0]:    *Functional equivalents.

[^1]:    $H=$ high level, $L=$ low level, $X=$ irrelevant

[^2]:    Note 1: MM54790, MM74C90 and MM54793, MM74C4
    re solid line waveforms. Dashed line waveforms are for
    MM54C90/MM74C90 only.

[^3]:    －Wide supply voltage range
    3.0 V to 15 V
    －Guaranteed noise margin
    1.0 V
    －High noise immunity
    0.45 V cc typ
    －TTL compatibility
    －Low power
    －Internal address register

[^4]:    *Output 5-6 cnly
    **Output 1.4 only
    X $=$ Irrelevant

[^5]:    Schematic diagram for $\mathbf{1}$ of $\mathbf{4}$ identical stages.

[^6]:    *If more than one unit is cascaded $t_{r} C L$ should be made less than or equal to the sum of the fixed propagation delay time at 15 pF and the transition time of the output driving stage for the estimated capacitive load.

[^7]:    *Assumes interfacing to low power TTL.
    **Assumes interfacing to CMOS.

