

Quadrature Signal Interface to a COP400 Microcontroller

National Semiconductor
Application Note 749
Walter Bacharowski
February 1991



INTRODUCTION

Switches have always been a popular way of getting information into a microcontroller. Two-bit quadrature output devices, also known as two-bit gray code output, use two switches that are mechanically coupled together thru a shaft so that as the shaft is rotated the switches generate two square waves that are 90 degrees out of phase with each other. This is also known as being in quadrature, see *Figure 1*. The reason for doing this is that within the two signals there is the information to detect the direction of rotation, i.e., clockwise (CW) or counterclockwise (CCW). This type of device allows an input variable to be increased or decreased by CW or CCW rotation of the shaft. Additionally, these devices allow continuous rotation in either direction, which lets the span and resolution of the input variable to be a function of the software.




FIGURE 1

OPERATION

Figure 2 shows a hardware connection of a quadrature output device to the COP400 microcontroller. Although in this example the G0 and G1 I/O pins are used, any pin that can be used as an input could be used with the appropriate changes in the software.

In this example the output of device QD1 is processed to detect a state change in the quadrature signal and which direction the change was in. A 3-digit BCD variable, which is stored in RAM, is then incremented or decremented. The variable is defined to have a range of 200 to 350 units. The routine allows the variable to saturate at its upper and lower limits when reached.

Figure 3 displays the two waveforms that are generated by QD1 as its shaft is rotated from an arbitrary starting position. Each edge represents a change of state. By keeping track of the state that was moved from and the state that currently exists, it can be determined which direction the rotation was in.

Referring to *Figure 3*, there are 4 possible states for a starting position, (00, 01, 11, 10), and they will be referred to as the previous state. There are also 4 possible states to move to, (00, 01, 11, 10), and they will be referred to as the current state. *Figure 4* lists the 8 possible combinations of bits that can be formed by starting from each previous state and rotating CW or CCW to the current state. If the two bits of the previous state and current state are concatenated into one 4-bit value, each value will be unique. The routine







FIGURE 2

TL/DD/11147-2






TL/DD/11147-5



TL/DD/11147-6

TL/DD/11147-7



TL/DD/11147-8

NATIONAL SEMICONDUCTOR CORPORATION
COP400 CROSS ASSEMBLER, REV:D, 8 MAY 85
QUAD

```
1      ;  
2      ;  
3      ;          QUAD.MAC  
4      ;          QUADRATURE SIGNAL INTERFACE TO THE COP420  
5      ;          AUGUST 1, 1990  
6      ;          WALTER BACHAROWSKI  
7      ;  
8      ;.TITLE QUAD  
9      ;.CHIP 420  
10     ;*****  
11     ;  
12     ;ASSIGNMENTS  
13     ;  
14     ;*****  
15     ;  
16     000F    PV     =     0,15   ;PREVIOUS VALUE REGISTER  
17     003D    SCR0   =     3,13   ;SCRATCH PAD LOCATION  
18     003E    SCR1   =     3,14   ;SCRATCH PAD LOCATION  
19     003F    SCR2   =     3,15   ;SCRATCH PAD LOCATION  
20     001D    VLD    =     1,13   ;VARIABLE VALUE, LOW DIGIT  
21     001E    VMD    =     1,14   ;VARIABLE VALUE, MIDDLE DIGIT  
22     001F    VHD    =     1,15   ;VARIABLE VALUE, HIGH DIGIT  
23     ;  
24     ;*****  
25     ;  
26     ;PROGRAM START  
27     ;  
28     ;*****  
29     ;  
30     POR:  
31     0000 00  CLRA  
32     0001 335F  OGI    15   ;SET G PORT TO 1's SO THEY CAN BE USED AS INPUTS.  
33     0003 0E  LBI    PV   ;GET INITIAL SETTING OF QUADRATURE DEVICE  
34     0004 332A  ING  
35     0006 06  X  
36     0007 42  RMB    2    ;MASK HIGH 2 BITS  
37     0008 43  RMB    3  
38     ;  
39     0009 1C  LBI    VLD   ;LOAD MINIMUM VALUE FOR THE VARIABLE  
40     000A 70  STII   0  
41     000B 70  STII   0  
42     000C 72  STII   2  
43     ;  
44     IDLE:  
45     000D 6A11  JSR    QUAD  ;CONTINUOUS LOOP TO CHECK THE INPUT  
46     000F CD  JP     IDLE  
47     ;  
48     ;  
49     0200  . =  X'200  ;FORCE THE QUAD ROUTINE TO START AT HEX 200  
50     ;  
51     ;
```

TL/DD/11147-9

NATIONAL SEMICONDUCTOR CORPORATION
COP400 CROSS ASSEMBLER, REV:D, 8 MAY 85
QUAD

```
52          ;*****
53          ;
54          ;START OF JUMP TABLE FOR PROCESSING INPUTS
55          ;
56          ;*****
57          ;
58          QUADJT:           ;POINTER VALUE IN HEX
59 0200 10  .ADDR  IGNOR  ;0
60 0201 28  .ADDR  ADD1   ;1
61 0202 3D  .ADDR  SUB1   ;2
62 0203 10  .ADDR  IGNOR  ;3
63 0204 3D  .ADDR  SUB1   ;4
64 0205 10  .ADDR  IGNOR  ;5
65 0206 10  .ADDR  IGNOR  ;6
66 0207 28  .ADDR  ADD1   ;7
67 0208 28  .ADDR  ADD1   ;8
68 0209 10  .ADDR  IGNOR  ;9
69 020A 10  .ADDR  IGNOR  ;A
70 020B 3D  .ADDR  SUB1   ;B
71 020C 10  .ADDR  IGNOR  ;C
72 020D 3D  .ADDR  SUB1   ;D
73 020E 28  .ADDR  ADD1   ;E
74 020F 10  .ADDR  IGNOR  ;F      END OF JUMP TABLE
75          ;
76          IGNOR:          ;BYPASS ANY ADDITIONAL PROCESSING
77 0210 48  RET
78          ;
79          ;*****
80          ;
81          ;PROCESS INPUT TO CHECK FOR A CHANGE OF STATE
82          ;
83          ;*****
84          ;
85          QUAD:            ;GET CURRENT INPUT STATE
86 0211 3E  LBI   SCR2    ;AND MASK HIGH TWO BITS
87 0212 332A  ING   X       ;THEN COMPARE PREVIOUS AND CURRENT
88 0214 06  X     RMB    2       ;STATE
89 0215 42  RMB   3       ;
90 0216 43  RMB   3       ;
91 0217 35  LD    3       ;COPY MASKED VALUE TO ACCUM. AND POINT
92 0218 21  SKE   JP QUAD2 ;TO PREVIOUS STATE. CHECK IF EQUAL
93 0219 DB  JP QUAD2    ;THEY ARE EQUAL SO RETURN
94 021A 48  RET
95          ;
96          QUAD2:          ;EXCHANGE CURRENT AND PREVIOUS VALUES
97 021B 36  X     3       ;AND POINT TO SCRATCH LOCATION
98 021C 06  X
99 021D 00  CLRA
100 021E 31 ADD
101 021F 31 ADD
102 0220 31 ADD
```

TL/DD/11147-10

NATIONAL SEMICONDUCTOR CORPORATION
COP400 CROSS ASSEMBLER, REV:D, 8 MAY 85
QUAD

```
103 0221 31      ADD
104 ;           ;
105 0222 0E      LBI    PV      ;NOW ADD THE CURRENT STATE THAT WAS JUST
106 0223 31      ADD     ;PROCESSED. BECOMES THE 2 LOW BITS OF
107 ;           ;THE JUMP POINTER
108 0224 3E      LBI    SCR2   ;SET UP THE POINTER FOR THE
109 0225 06      X       ;JUMP INDIRECT POINTER
110 0226 00      CLRA
111 ;           ;
112 0227 FF      JID     ;BRANCH TO REQUIRED ROUTINE
113 ;
114 ;
115 ;
116 ;ADD 1 TO THE VALUE OF THE VARIABLE AND CHECK FOR ITS MAX
117 ;VALUE.
118 ;
119 ;
120 ;
121 ADD1:          ADD1:    LBI    VLD      ;POINT TO LEAST SIGNIFICANT DIGIT
122 0228 1C      SC      ;USE CARRY TO ADD 1
123 0229 22      ADD1L:  CLRA
124 ;           ATSC   6      ;BCD CORRECTION
125 022A 00      ASC
126 022B 56      ADT
127 022C 30      XIS
128 022D 4A      XIS
129 022E 04      JP     ADD1L   ;STORE DIGIT AND POINT TO NEXT DIGIT
130 022F EA      LBI    SCRO   ;STORE VALUE TO CHECK FOR MAX VALUE
131 0230 3C      STII   9
132 0231 79      STII   4
133 0232 74      STII   6
134 0233 76      STII   5
135 0234 6A53    USR    ADDLIM  ;IF CARRY IS SET ON RETURN FROM
136 0236 20      SKC     ;ADDLIM THEN THE VARIABLE IS LARGER
137 0237 48      RET     ;THEN ITS MAXIMUM VALUE
138 0238 1C      LBI    VLD     ;SO RESET IT TO ITS MAX VALUE
139 0239 70      STII   0
140 023A 75      STII   3
141 023B 73      RET
142 023C 48      ;
143 ;
144 ;
145 ;
146 ;SUBTRACT ONE FROM THE VARIABLE AND CHECK FOR
147 ;IT BEING GREATER THEN THE MINIMUM VALUE.
148 ;
149 ;
150 ;
151 SUB1:          SUB1:    LBI    VLD      ;SUBTRACT 1 BY FORCING A BORROW
152 023D 1C      RC
153 023E 32      ;
```

TL/DD/11147-11

NATIONAL SEMICONDUCTOR CORPORATION
COP400 CROSS ASSEMBLER, REV:D, 8 MAY 85
QUAD

```
154          SUB1L:      CLRA
155 023F 00

156 0240 10      CASC
157 0241 4A      ADT       ;BCD CORRECTION
158 0242 04      XIS
159 0243 623F    JMP      SUB1L
160           ;
161 0245 3C      LBI      SCR0   ;STORE VALUE TO CHECK LOWER LIMIT OF THE VARIABLE
162 0246 70      STII     0
163 0247 70      STII     0
164 0248 78      STII     8
165 0249 6A53    JSR      ADDLIM
166           ;
167 024B 20      SKC      ;IF CARRY IS NOT SET ON RETURN THEN VARIABLE
168 024C CE      JP       SUB2   ;LESS THEN IT'S MINIMUM VALUE
169 024D 48      RET

170          SUB2:      LBI      VLD    ;FORCE VARIABLE TO ITS MIN VALUE
171 024E 1C      STII     0
172 024F 70      STII     0
173 0250 70      STII     2
174 0251 72      RET
175 0252 48

176           ;
177           ****
178           ;
179           ;ADD A VALUE STORED IN SCR0 TO SCR3 TO THE VALUE OF THE
180           ;VARIABLE NONDESTRUCTIVELY. THE STATE OF THE CARRY BIT
181           ;IS USED BY THE CALLING ROUTINE AS A RESULT.
182           ;
183           ****
184           ;
185          ADDLIM:    LBI      VLD
186 0253 1C      RC
187 0254 32
188          ADLIM1:    LD       2      ;BCD ADDITION OF 3 DIGITS
189 0255 25      AISc    6
190 0256 56      ASC
191 0257 30      ADT
192 0258 4A      XIS     2      ;PROCESS NEXT DIGIT
193 0259 24      JP      ADLIM1
194 025A D5      RET
195 025B 48
196           ;
197           .END
```

TL/DD/11147-12

NATIONAL SEMICONDUCTOR CORPORATION
COP400 CROSS ASSEMBLER, REV:D, 8 MAY 85
QUAD
SYMBOL TABLE

PAGE: 5

ADD1	0228	ADD1L	022A	ADDLIM	0253	ADLIM1	0255
IDLE	000D	IGNOR	0210	POR	0000 *	PV	000F
QUAD	0211	QUAD2	021B	QUADJT	0200 *	SCRO	003D
SCR1	003E *	SCR2	003F	SUB1	023D	SUB1L	023F
SUB2	024E	VHD	001F *	VLD	001D	VMD	001E *

NO ERROR LINES

108 ROM BYTES USED

COP 420 ASSEMBLY

SOURCE CHECKSUM = 2177
OBJECT CHECKSUM = 01FF

INPUT FILE C:QUAD.MAC
LISTING FILE C:QUAD.PRN
OBJECT FILE C:QUAD.LM

TL/DD/11147-13

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 National Semiconductor Corporation 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tel: (1800) 272-9959 TWX: (910) 339-9240	National Semiconductor GmbH Lirvy-Gargan-Str. 10 D-82256 Fürstenfeldbruck Germany Tel: (81-41) 35-0 Telex: 527649 Fax: (81-41) 35-1	National Semiconductor Japan Ltd. Sumitomo Chemical Engineering Center Bldg. 7F 1-7-1, Nakase, Mihamachi, Chiba-City, Ciba Prefecture 261 Tel: (043) 299-2300 Fax: (043) 299-2500	National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960	National Semiconductores Do Brazil Ltda. Rue Deputado Lacorda Franco 120-3A Sao Paulo-SP Brazil 05418-000 Tel: (55-11) 212-5066 Telex: 391-1131931 NSBR BR Fax: (55-11) 212-1181	National Semiconductor (Australia) Pty, Ltd. Building 16 Business Park Drive Monash Business Park Nottinghill, Melbourne Victoria 3168 Australia Tel: (3) 558-9999 Fax: (3) 558-9998
---	---	--	---	---	---

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.