

Building counters where the terminal count is not a power of two can be accomplished using various logic configurations. Many designers simply decode the output of a binary counter and reset or load the counter when the modulo or terminal count is reached. If the reset or load is asynchronous, glitches may occur on the counter outputs. Synchronous resets and loads can eliminate the glitches, but they require more logic and may reduce the maximum count rate. The counter/decoder approach has an additional drawback on power-up. If the counter initializes to a count higher than the decoded terminal count, the first reset or load of the counter may not occur at the proper time.

By designing the modulo n counter as a state machine with each valid state defined, the glitch problem and the long count error on initialization are eliminated. This approach allows the four product term bypass in the ispLSI devices to be used to achieve high clock rates in prescalers and small counters.

The AND/OR/REGISTER architecture of the ispLSI devices provides an efficient means of forcing the all '1's state on the next clock edge after the terminal count is reached and forcing the counter outputs to '0's on the clock edge following invalid output states.

**Figure 1. Bit Values For a 4-Bit Up Counter**

MODULO	B3	B2	B1	B0
2	0	0	0	0
3	0	0	0	1
4	0	0	1	0
5	0	0	1	1
6	0	1	0	0
7	0	1	0	1
8	0	1	1	0
9	0	1	1	1
10	1	0	0	0
11	1	0	0	1
12	1	0	1	0
13	1	0	1	1
14	1	1	0	0
15	1	1	0	1
16	1	1	1	0
No count	1	1	1	1

The table in Figure 1 lists the bit values for a four-bit up counter with the values under the "Modulo" heading indicating which states should be included for various modulo counters.

The following design example is for a modulo 11 counter. Using the table in Figure 1, locate 11 under the modulo heading. The binary value to the right of the 11 indicates the terminal count that will be used to force the next state to be all ones. The counter states must include the terminal count state and all the states for lesser counts.

**Figure 2. Unreduced Equations For a Modulo 11 Counter**

```

B0 = !B0 & !B1 & !B2 & !B3
# !B0 & B1 & !B2 & !B3
# !B0 & !B1 & B2 & !B3
# !B0 & B1 & B2 & !B3
# !B0 & !B1 & !B2 & B3
# B0 & !B1 & !B2 & B3

B1 = B0 & !B1 & !B2 & !B3
# !B0 & B1 & !B2 & !B3
# B0 & !B1 & B2 & !B3
# !B0 & B1 & B2 & !B3
# B0 & !B1 & !B2 & B3

B2 = B0 & B1 & !B2 & !B3
# !B0 & !B1 & B2 & !B3
# B0 & !B1 & B2 & !B3
# !B0 & B1 & B2 & !B3
# B0 & !B1 & !B2 & B3

B3 = B0 & B1 & B2 & !B3
# !B0 & !B1 & !B2 & B3
# B0 & !B1 & !B2 & B3

```

The unreduced equations for a modulo 11 counter are shown in Figure 2. A set of reduced equations for a modulo 11 counter are shown in Figure 3. When using the pDS® software to design the counter, either the FASTMIN or STRONGMIN option should be used to reduce the product terms to four or less per output if

# ***Building Modulo N Counters Using ispLSI and pLSI Devices***

---

**Figure 3. Reduced Equations For a Modulo 11 Counter**

$$\begin{aligned} B0 &= !B0 \& !B3 \\ &\# !B1 \& !B2 \& B3 \\ B1 &= B0 \& !B1 \& !B2 \\ &\# !B0 \& B1 \& !B3 \\ &\# B0 \& !B1 \& B2 \& !B3 \\ B2 &= B0 \& B1 \& !B2 \& !B3 \\ &\# !B1 \& B2 \& !B3 \\ &\# !B0 \& B1 \& B2 \& !B3 \\ &\# B0 \& !B1 \& !B2 \& B3 \\ B3 &= B0 \& B1 \& B2 \& !B3 \\ &\# !B1 \& !B2 \& B3 \end{aligned}$$

counter speed is important. If speed is not critical, additional functions can be added to the counter by adding product terms.

The reduced equations each have four or fewer product terms and allow the ispLSI devices to utilize the four product term bypass to implement a fast counter. Counters from modulo two through 16 can be implemented to take advantage of the four product term bypass configuration. In prescaler applications, the outputs of the modulo n counter can be used to clock or enable additional counter stages to provide fast divider chains of any size. By controlling the modulo of additional stages, counters of any modulo can be constructed.



Copyright © 1996 Lattice Semiconductor Corporation.

E<sup>2</sup>CMOS, GAL, ispGAL, ispLSI, pLSI, pDS, Silicon Forest, UltraMOS, Lattice Logo, L with Lattice Semiconductor Corp. and L (Stylized) are registered trademarks of Lattice Semiconductor Corporation (LSC). The LSC Logo, Generic Array Logic, In-System Programmability, In-System Programmable, ISP, ispATE, ispCODE, ispDOWNLOAD, ispGDS, ispStarter, ispSTREAM, ispTEST, ispTURBO, Latch-Lock, pDS+, RFT, Total ISP and Twin GLB are trademarks of Lattice Semiconductor Corporation. ISP is a service mark of Lattice Semiconductor Corporation. All brand names or product names mentioned are trademarks or registered trademarks of their respective holders.

Lattice Semiconductor Corporation (LSC) products are made under one or more of the following U.S. and international patents: 4,761,768 US, 4,766,569 US, 4,833,646 US, 4,852,044 US, 4,855,954 US, 4,879,688 US, 4,887,239 US, 4,896,296 US, 5,130,574 US, 5,138,198 US, 5,162,679 US, 5,191,243 US, 5,204,556 US, 5,231,315 US, 5,231,316 US, 5,237,218 US, 5,245,226 US, 5,251,169 US, 5,272,666 US, 5,281,906 US, 5,295,095 US, 5,329,179 US, 5,331,590 US, 5,336,951 US, 5,353,246 US, 5,357,156 US, 5,359,573 US, 5,394,033 US, 5,394,037 US, 5,404,055 US, 5,418,390 US, 5,493,205 US, 0194091 EP, 0196771B1 EP, 0267271 EP, 0196771 UK, 0194091 GB, 0196771 WG, P3686070.0-08 WG. LSC does not represent that products described herein are free from patent infringement or from any third-party right.

The specifications and information herein are subject to change without notice. Lattice Semiconductor Corporation (LSC) reserves the right to discontinue any product or service without notice and assumes no obligation to correct any errors contained herein or to advise any user of this document of any correction if such be made. LSC recommends its customers obtain the latest version of the relevant information to establish, before ordering, that the information being relied upon is current.

LSC warrants performance of its products to current and applicable specifications in accordance with LSC's standard warranty. Testing and other quality control procedures are performed to the extent LSC deems necessary. Specific testing of all parameters of each product is not necessarily performed, unless mandated by government requirements.

LSC assumes no liability for applications assistance, customer's product design, software performance, or infringements of patents or services arising from the use of the products and services described herein.

LSC products are not authorized for use in life-support applications, devices or systems. Inclusion of LSC products in such applications is prohibited.

#### LATTICE SEMICONDUCTOR CORPORATION

5555 Northeast Moore Court  
Hillsboro, Oregon 97124 U.S.A.

Tel.: (503) 681-0118

FAX: (503) 681-3037

<http://www.latticesemi.com>

November 1996

---