PRODUCT PROFILE

# **MB86685** Integrated Terminal Controller (ITC\_155)

# Integrated Terminal Controller

The FUJITSU MB86685, ITC155, is a single chip ATM controller for ATM terminal equipment. It integrates AAL5 Segmentation and Re-assembly processing with SONET framing at 155 Mbps and 51 Mbps.

The ITC incorporates a PCI compliant 32-bit master / slave interface.

The ITC is targeted at low cost ATM Network Interface Cards for PCs and workstations. The device conforms to all relevant ATM Forum, CCITT, and ANSI standards.

# **FEATURES**

- Combines a full-duplex segmentation and re-assembly controller with physical layer framing functions.
- Supports segmentation and reassembly on up to 4K simultaneous VCs, with 32 separate traffic profiles.
- Implements AAL5 adaptation layer protocols on each VC.
- Implements physical layer framing functions for SONET STS3c at 155.54 Mb/s, STS-1 at 51.84 Mb/s, and SDH STM-1 at 155.54 Mb/s.
- Supports local RAM interface for temporary storage of reordered receive cell data, allowing system bus decoupling from transceiver interface.
- Supports Linked Lists on System bus.
- Performs traffic shaping for each VC using peak and sustainable cell rate parameters, and also supports ABR traffic.
- Supports physical layer OAM functions for STS3c and STM-1 traffic flows.
- Includes a PCI compliant 32-bit master / slave interface in accordance with PCI Local Bus Specification Revision 2.0 (April 1993).
- Fabricated in sub-micron CMOS technology with CMOS/TTL compatible I/O and single +5V power supply.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

External Interfaces	3
2.1 Logical Outline	3
2.2 Detailed Description	10
Functional Description	13
3.1 Host Interface	13
3.2 Local Ram Interface	14
3.3 Address Map Module	14
3.4 Traffic Management	15
3.5 Transceiver Interface	17
3.6 Miscellaneous	17
Functional Operations	22
4.1 Receive Operations	22
4.2 Transmit Operations	25
4.3 Data Transfers	27
4.4 Traffic Management	27
4.5 Reserved Channels	
4.6 Congestion Oueue	
4.7 Framer Operations	31
4.8 Statistics	31
4.9 Loopback	32
4.10 Transmit Test Patterns	33
4.11 Initialisation	33
Memory Man Operations	50
5.1 PCI Access	50
Register Maps	51
	External Interfaces         2.1       Logical Outline         2.2       Detailed Description         3.1       Host Interface         3.2       Local Ram Interface         3.3       Address Map Module         3.4       Traffic Management         3.5       Transceiver Interface         3.6       Miscellaneous         Functional Operations

,

~

1 O \* •

`` <u>\*</u>

Fig 1 –	ITC system configuration	2	
Fig 2 –	ITC External Interfaces	3	
Fig 3 —	ITC block diagram	19	
Fig 4 —	Address Map Channel Selection	20	
Fig 5 —	Profile Channel Assignments	21	
Fig 6 —	Priority Queues	21	
Fig 7 —	Local Ram Symbolic Organisation	34	
Fig 8 —	Local Ram Linked Lists Examples	35	
Fig 9 —	Receive Local Ram Descriptor Format	36	
Fig 10 -	- Receive Local Ram Descriptor Status 1 Codes	36	
Fig 11 -	- Local Ram Receive Queue Formats	37	
Fig 12 -	- Host Receive Descriptor Links and Receive Queue	38	~
Fig 13 -	- Receive Host Descriptor Format	39	
Fig 14 -	- Transmit Host Descriptor Format	39	
Fig 15 -	- Host Transmit Descriptor Links and Transmit queue	40	
Fig 16 –	- ABR RM Strategy	41	
Fig 17 -	- Transmit Local Ram Descriptor Format	41	
Fig 18 -	- Profile Tables and Lists Organisation	42	
Fig 19 -	- Profile Parameters	43	
Fig 20 -	- Local Ram / Host Memory Congestion Queue Formats	44	
* Fig 21 -	- Statistics	44	
Fig 22 -	- Loopback Paths	45	

1 Í

Table 1 – Physical Pin Assignments	9
Table 2 – Address translation pointer initialisation	46
Table 3 - Rx local ram descriptor initialisation	47
Table 4 – Tx local ram descriptor initialisation	47
Table 5 - Rx host ram descriptor initialisation, local ram copy	48
Table 6 - Tx host ram descriptor initialisation, local ram copy	48
Table 7 - Rx free list blocks initialisation	49
Table 8 – Profile lists initialisation	49

,

`

# 1. OVERVIEW

The ITC is a bus master device. A system diagram is shown in Fig. 1.

It is a highly integrated ATM terminal controller, providing support for AAL5 adaptation layer and SONET STS-3c, STS-1 and SDH STM-1 physical layer functions. AAL5 frame processing, segmentation and re-assembly is supported on up to 4096 full duplex Virtual Channels (VC's) simultaneously. Four channels are reserved for use by the ITC.

Traffic shaping on each VC can be controlled by 32 separate traffic profiles, using Peak, Sustainable, CLP0 and CLP1 parameters, based on a 'Leaky Bucket' principle. Each profile can be configured to support CBR, VBR or ABR traffic.

The ITC master supports Linked Lists on a channel basis, whereby data to be transferred across the system bus can be fragmented among multiple areas in main system memory.

In the receive direction, transceiver data can be temporarily buffered in Local Ram memory, on a channel basis, allowing data to be transferred across the system bus independently of the transceiver interface ordering.



-

# 2. EXTERNAL INTERFACES

# 2.1 Logical Outline

A logical view of the ITC's external pins is as shown in Fig. 2, and the physical pin assignment lists (several pages) are as shown in Table 1.

.**₽** -•



ł

;

i

4

-.

4

PIN	SIGNAL	POLARITY	TYPE
1	AD[30]	Н	I/O
2	AD[29]		
3	VSS*		
4	AD[28]	Н	I/O
5	AD[27]		
6	AD[26]		
7	AD[25]		
8	AD[24]		
9	VSS*		
10	VDD*		
11	C/BE[3]#	L	I/O
12	IDSEL	Н	, I
13	AD[23]	Н	I/O
14	AD[22]		
15	VSS*		
16	VDD*		
17	AD[21]	Н	I/O
18	AD[20]		
19	AD[19]		
20	AD[18]		
21	VSS*		
22	AD[17]	H	I/O
23	AD[16]		
24	C/BE[2]#	L	I/O
25	FRAME#	L	I/O
26	VSS*	• •	
27	VDD*		
28	IRDY#	L	I/O
29	TRDY#	L	I/O
30	DEVSEL#	L	I/O
31	STOP#	L	I/O
32	VSS*		
33	PERR#	L	I/O
34	SERR#	L	W/O
35	PAR	H	I/O
36	C/BE[1]#	L	I/O
37	VDD*		

-4

**\* \*** 

PIN	SIGNAL	POLARITY	TYPE
38	VSS*		
39	AD[15]	Н	I/O
40	AD[14]	1	
41	AD[13]		
42	AD[12]		
43	VDD*		
44	VSS*		
45	AD[11]	H	I/O
46	AD[10]		
47	AD[9]		
48	AD[8]		
49	C/BE[0]#	L	I/O
50	VSS*		
51	AD[7]	H	I/O
52	AD[6]	·	
53	AD[5]		
54	AD[4]		
55	VSS*		·····
56	AD[3]	H	1/0
57	AD[2]	u I	
58	AD[1]		
59	AD[0]		
60	VSS*		
61	VDD*		
62	VDD		
63	VSS		
64	LRCLK	PE	
65	A[0]	H	0
66	A[1]		
67	VSS		
68	A[2]	H	0
69	A[3]		
70	A[4]	]	
71	A[5]		
72	VSS		
73	A[6]	H	0
74	A[7]		

•

-.

c

PIN	SIGNAL	POLARITY	TYPE
75	A[8]	Н	0
76	A[9]		
77	A[10]		
78	VSS		
79	VDD		
80	A[11]	Н	0
81	A[12]		
82	A[13]		
83	A[14]		
84	A[15]		
85	VSS		
86	A[16]	Н	0
87	A[17]		
88	A[18]		
89	A[19]		
90	VSS		
91	A[20]	Н	0
92	A[21]		
93	CS[0]	L	0
94	CS[1]		
95	CS[2]		
96	VSS		
97	VDD		
98	CS[3]	L	0
99	OE	L	0
100	WE	L	0
101	D[31]	H	I/O
102	VSS		
103	D[30]	Н	I/O
104	D[29]		
105	D[28]		
106	D[27]		
107	VSS		
108	D[26]	H	I/O
109	D[25]		
110	D[24]		
111	D[23]		

44

.

.

٠.

ð

PIN	SIGNAL	POLARITY	TYPE
112	D[22]	Н	I/O
113	VSS		
114	VDD		
115	D[21]	H	I/O
116	D[20]		
117	D[19]		
118	D[18]		
119	VSS		
120	D[17]	Н	I/O
121	D[16]		
122	D[15]		
123	D[14]		
124	D[13]		
125	VSS		
126	D[12]	Н	I/O
127	D[11]		
128	D[10]		
129	D[9]		
130	VSS		
131	VDD		
132	D[8]	Н	I/O
133	D[7]		
134	D[6]		
135	D[5]		
136	D[4]		
137	VSS		
138	D[3]	Н	I/O
139	D[2]		
140	D[1]		
141	D[0]		
142	VSS		
143	FOE	L	0
144	FWE	L	0
145	FCS	L	0
146	ECLK	PE	0
147	VDD		
148	ECS	H	0

ł

-4

0

PIN	SIGNAL	POLARITY	TYPE
149	EDI	Н	1
150	EDO	H	0
151	LED[2]	L	0
152	LED[1]		
153	LED[0]		
154	VSS		
155	RXQ	H	0
156	TXQ	Н	0
157	UTIL[3]	Н	I/O
158	UTIL[2]		
159	VSS		
160	UTIL[1]	Н	I/O
161	UTIL[0]		
162	LSP	H	I
163	RDAV	Н	I
164	VSS		
165	VDD		
166	TRFD	Н	I
167	VSS		
168	TD[0]	Н	0
169	TD[1]		
170	VSS		
171	TD[2]	н	0
172	TD[3]		
173	VDD		
174	TD[4]	Н	0
175	TD[5]		
176	VSS		
177	TD[6]	Н	0
178	TD[7]		
179	TCLK	PE	]
180	RCLK	PE	
181	VSS		1
182	RD[0]	H	1
183	VDD	· · · · · · · · · · · · · · · · · · ·	
184	RD[1]	H	
185	RD[2]		

**1 -**

\*\*

-\*

PIN	SIGNAL	POLARITY	TYPE
186	RD[3]	Н	1
187	RD[4]		
188	RD[5]		
189	VSS		
190	RD[6]	Н	I
191	RD[7]		
192	TSYNC	Н	0
193	JTCK	PE	I
194	JTMS	Н	I
195	JTDI	Н	I
196	JTDO	Н	0
197	JTRST	· L	, I
198	VSS		
199	VDD		
200	VSS*		
201	VDD*		
202	INTA#	L	W/O
203	RST#	L	I
204	CLK	PE	l
205	VSS*		
206	GNT#	L	I
207	REQ#	L	0
208	AD[31]	H	I/O

Polarity, H = High, L = Low, PE = Positive Edge, NE = Negative Edge Type, I = Input, O = Output, I/O = Bi-directional, W/O = Wired-Or

VDD\*, VSS\* Supplies for PCI bus

# Table 1 – Physical Pin Assignments

**\*** -

13

# 2.2 Detailed Description

# 2.2.1 Host Interface

The host interface to the ITC is a PCI bus interface, which can be driven directly by the ITC, at up to 33 MHz.

The ITC conforms to the Functional and Protocol details specified in revision 2.0 of the specification.

The following mandatory 49 signals provide full master / slave capability for a 32 bit address / data interface.

#### CLK

Master rising edge timing reference for all signals, except RST# and INTA#.

#### RST#

Asynchronous reset signal, used to bring PCI specific logic to a consistent state.

**AD[31:0]** Multiplexed Address and Data bus.

C/BE[3:0]# Bus command and Byte enables.

### PAR

Even parity for AD and C/BE.

FRAME# Start and duration of a bus access.

TRDY# Target (Slave) Ready.

### IRDY#

Initiator (Master) Ready.

# STOP#

Target requests Master to stop current transaction.

DEVSEL# Device Select.

# IDSEL

Initialisation Device Select.

PERR# Parity Error.

SERR# System Error.

**REQ#** Request to use the bus.

GNT#

Grant, ie permission to use the bus.

The following signal is optional for PCI bus compatibility, but is supported by the ITC :-

INTA# Interrupt request.

#### Miscellaneous

The following two signals assist the host to determine the state of the ITC queues.

# RXQ

The host memory receive queue contains entries.

### TXQ

There is space for less than 16 more pairs of entries on the host memory transmit queue.

### 2.2.2 Local Ram Interface

The local ram interface is used to access the static ram, or an EPROM. The ram is used to store all descriptors and control information required by the ITC, and to store payload data.

A[21:0] Ram or EPROM Address.

D[31:0] Ram or EPROM Data. ) 3

4

**CS[3:0]** Ram Chip Select signals.

OE Ram Output Enable.

WE Ram Write Enable.

### LRCLK

Optional clock input, for local ram timing. The local ram bandwidth is determined by either the PCI clock (CLK) or the LRCLK input. If the PCI CLK frequency is not sufficient, a higher frequency LRCLK must be supplied, up to a maximum frequency of 40 MHz.

# FCS

Chip Select for the Flash PROM.

FWE

Write enable for the Flash PROM.

FOE Output enable for the Flash PROM.

# 2.2.3 Transceiver Interface

The receive and transmit interfaces connect directly to the Fujitsu transceiver chips MB582 and MB583.

### RD[7:0]

Receive Data.

RDAV Receive Data Available.

#### RCLK Beceive Clock (19

Receive Clock (19.44 MHz).

# LSP

Low received Signal Power from transceiver.

**TD[7:0]** Transmit Data.

**TCLK** Transmit Clock.

TRFD Transmit Ready For Data.

# UTIL[3:0]

Host programmable interface. These pins can be individually configured to be Inputs or Outputs.

# 2.2.4 E<sup>2</sup>PROM Interface

The EEPROM is used for the storage of non-volatile information, eg chip ID.

#### ECLK Clock.

ECS Chip Select.

EDI Data Input.

EDO Data Output.

# 2.2.5 JTAG Interface

A 4-pin general purpose TAP (test access port) is provided for boundary scan access to the ITC. The port conforms to IEEE P1149.1-1990 and contains the following signals.

JTCK Test Clock Input.

JTMS Test Mode Select.

# JTDI

Test Data Input. Serial input for test instructions and data.

\*\*

-.

• •

# JTDO

Test Data Output. Serial output for test instructions and data.

JTRST

Test Reset.

# 2.2.6 Miscellaneous

# TSYNC

Start of SONET frame, or start of cell in unframed mode, for transmit data.

LED[2:0]

Host programmable LED indicators.

a

# 3. FUNCTIONAL DESCRIPTION

The ITC is divided into the following functional units, as shown in Fig. 3.

- Host Interface
- Local Ram Interface
- Address Map Module
- Traffic Management
- Transceiver Interface
  - Miscellaneous OAM Transparent Modes Initialisation Statistics

# 3.1 Host Interface

The ITC is a bus master device, and supports a linked list mechanism, whereby data to be transferred across the system bus can be fragmented among multiple areas in main system memory.

Host access is via a memory mapped mechanism, as defined in the Functional Operations section.

### **Linked Lists**

Data transfers across the system bus are controlled by descriptors. The descriptor format is shown in the Functional Operations section. A separate linked list is required for each channel.

The host must initialise two pools of descriptors in main memory, where each descriptor points to its own data area, and to the next descriptor in the chain. The ITC will allocate descriptors from the receive pool to receive channels as required, and construct a linked list of data areas in host memory, on a per channel basis. The ITC will inform the host of the start address of each list.

Transmit linked lists must be constructed by the host, and the start address of each list sent to the ITC. The ITC will process the lists as required, and return used descriptors to the free transmit pool.

Various control options are available when each descriptor has been processed.

### **Data Transfers**

Data is transferred across the PCI bus in bursts, where a burst consists of an address, followed by multiple data words. The maximum burst length of a data transfer is 12 transfers (48 bytes), which is sufficient to transfer one ATM cell payload. This avoids retaining ownership of the bus for long periods, while maintaining high throughput and low bus utilisation.

### **ITC Bus Utilisation**

The ITC will support PCI bus operation up to 33 MHz, and must arbitrate for use of the bus. The arbitration can normally be carried out in parallel with an existing bus access, or may require up to two clock cycles for a high priority device. The (recommended) data burst transfer requires an address cycle, plus 12 data clock cycles, followed by an unused cycle at the end of the bus access. - 27

This sequence requires on average 16 clock cycles for a 48 byte transfer. The control descriptors transferred at the start and finish of a frame require a total of about 24 clock cycles, which produces a total sequence of around 104 clock cycles, for a 5 cell frame.

The total ATM bi-directional traffic amounts to 35 MB/s. On a 33 MHz PCI bus, the ITC will therefore require about 45% bus utilisation.

# 3.2 Local Ram Interface

The local ram is used to store cell data, channel descriptors, and all other housekeeping information required by the ITC.

The organisation of the local ram is as shown in the Functional Operations section.

The interface is autonomously controlled by the ITC, using local ram descriptors, and once initialised does not require host attention.

Up to 16 M bytes of static ram can be supported, organised as N words by 4 bytes. To maintain ITC performance, the ram must have a maximum cycle time of about 25ns, but a separate ram clock allows faster or slower ram to be used in a cost/performance tradeoff.

# 3.3 Address Map Module

The ITC can support up to 4096 bi-directional channels. Virtual channels (VPI/VCI addresses) are mapped to physical channels (numbered from 0 upwards) using the following mechanism. An ATM cell header contains an 8 bit VPI field, and a 16 bit VCI field. The ITC can only support a maximum of 13 address bits from the above two fields, as shown in Fig. 4.

The bit selections within each field must be contiguous, and start at bit 0.

The Concatenated VPI/VCI (CPC) Size parameter is used to select the total number of CPC bits used for address translations. The VPI Size parameter is used to select the number of VPI bits within the CPC address.

The address formed from the concatenated P and C bits is used to directly address a block of pointers in local ram. These pointers are then used to access the local ram descriptors.

A local ram descriptor pair (Rx and Tx) exists for each physical channel supported. The channels are numbered from 0 up to Maxch.

#### **Reserved Channels**

Three descriptors are reserved for OAM cells, RM cells and a Dump channel.

#### Maximum Channels

The ITC can be configured to support up to a maximum number of physical channels, using the Maxch parameter. The number of pointers initialised by the host must not exceed this value eg 3 in Fig. 4.

This strategy allows a large spread of VPI/VCI address bits to be used, while allowing only a small number of actual VCC channels to be supported.

Transmit channels can support a full width VPI / VCI address.

a

# **3.4 Traffic Management**

The traffic management module is responsible for controlling all data transmitted by the ITC, and contains 32 traffic profiles. Each profile can be configured to control CBR, VBR or ABR traffic.

# 3.4.1 CBR Profile Parameters

Constant Bit Rate profiles operate on a leaky bucket principle, defined in terms of the following parameters.

### Peak Transmission Rate

This parameter determines the rate at which cells can be transmitted. It consists of two 4-bit fields, a mantissa and an exponent. The method provides approximately a 6% resolution in cell transmission scheduling, and the time interval between transmitted cells can be varied between approximately 2 microseconds and 20 milliseconds.

### Sustainable Cell Rate

This 5 bit counter determines the fractional tokens (N÷32) added to the leaky bucket, at peak rate intervals. Each time the counter overflows, a cell is added to the bucket, while the residue remains in the counter.

### Leaky Bucket Capacity

This 8-bit register determines the size of the leaky bucket ie the maximum number of cells (represented by tokens) which can be sent at peak rate intervals. Each time a cell is transmitted the number of tokens in the bucket is decremented by one. A cell will only be transmitted if a token is available, and once empty, the bucket must be refilled before transmission can resume.

# **CLP0** Rate

This 7-bit counter determines the ratio of CLP0 to CLP1 cells. Normally, 1 in N cells will be scheduled to be sent as CLP1 ie the cell can be discarded in a congested network. Each time a cell is scheduled, the counter is decremented, and when it reaches zero, the cell is transmitted as CLP1.

The counter can be set to predefined values to enable cells to always be sent as either CLP0 (counter = 7E) or CLP1 (counter = 7F).

# **Profile Priority**

This 2-bit field defines the profile priority. The lowest priority is 0, and the highest 3. Higher priority profile requests will pre-empt lower priority requests.

Pre-empted profile requests will be marked as pending, and serviced when no other higher priority profiles are scheduled.

Priority 0 profiles are of type ABR.

# 3.4.2 ABR Profile Parameters

Available Bit Rate profiles operate on an opportunistic, dynamically varying peak rate, and are defined in terms of the following parameters.

# Allowed Cell Rate, ACR

A dynamically adjusted rate (controlled by MDF or AIR) at which cells are actually transmitted by the traffic manager, on a VC basis.

### Peak Cell Rate, PCR

A per VC maximum cell rate, which must not be exceeded by the ACR.

### Minimum Cell Rate, MCR

A per VC minimum value for the ACR.

A per VC initial value for ACR. The channel will drop to this rate, when idle.

#### Additive Decrease Rate, ADR

A per VC factor, which is used to decrease the ACR, at ACR intervals.

#### Multiplicative Decrease Factor, MDF

A per VC factor, used to calculate ADR.

#### Additive Increase Rate, AIR

A per VC factor used to increase the ACR, on reception of an RM cell.

#### Nrm

A

A per VC counter value, decremented at ACR intervals, which when zero gives the opportunity for the generation of an RM cell.

# 3.4.3 GFC Protocol

A per link ABR control mechanism is also available, defined in terms of the GFC field.

Four codes are specified in the Rx direction, as follows :-

0000 Null & No Halt 0100 Null & Halt 1000 Reset & No Halt 1100 Reset & Halt

Reset refers to a credit counter, which must contain tokens to allow ABR traffic to be scheduled. A reset command restores the initial value in the counter.

ABR cells sent in the Tx direction will have their GFC field set to 0001.

The GFC mechanism can be inhibited using a mode control bit.

#### 3.4.4 Parameter Values

At call setup, the host must agree the quality of service required with the network. Traffic conformance is then maintained by setting the values of the parameters to meet the agreed profile.

#### 3.4.5 Channel Assignments

Any VC can be assigned to any traffic <sup>2</sup> profile. If multiple VC's are assigned to the same profile, the cells are transmitted contiguously, unless interrupted by a higher priority profile. All channels assigned to the higher priority profile will be serviced, before the lower priority profile queue is restarted. Diagrams are shown in Fig. 5 and Fig. 6.

#### **CBR Traffic**

CBR traffic can be handled by assigning the channels to the highest priority profile. This will ensure that the channel cells are always transmitted when the peak rate counter terminates, unless a clash occurs with another high priority profile. In these circumstances, the channels will be handled in the order in which the profiles are found, using the ITC search algorithm. This continuously checks all profiles, in a circular fashion, looking for terminated peak rate counters.

#### **VBR Traffic**

This is similar to CBR traffic, except that the data will occur in bursts, provided that the sustainable rate is less than the peak rate.

#### **ABR Traffic**

ABR traffic must be assigned to the lowest possible priority profile. This will ensure that the channel cells are only transmitted when other traffic is not scheduled.

#### ABR Channel Reassignment

If a channel assigned to a particular profile is required to alter its transmission rate, it is re-assigned to another profile automatically.

# 3.5 Transceiver Interface

#### **Physical Interface**

The transceiver interface consists of two sections, a receive and a transmit port. Each port contains an 8 bit parallel data bus, and associated control signals, and connects directly to the Fujitsu transceiver chips MB582 and MB853. A byte of data is transferred once every eight 155 MHz clock cycles, and converted to or from a serial bit stream in the transceiver chips.

The interface contains 4 signals for host use.

#### SONET & SAR

SONET and SAR functions are performed within the transceiver module. The internal interface to the local ram simply provides payload data for a given channel.

# 3.6 Miscellaneous

The following functions are also supported by the ITC.

### OAM

All OAM cells are stored in a single area in local ram, for transfer to the host. All the ATM cell is stored, except for the HEC byte ie 52 bytes.

#### **Transparent Modes**

Two additional modes of operation are also possible, which are not covered by AAL5 framing, on a VC basis. These modes are Cell Transparent and Payload Transparent.

In Cell transparent, 52 bytes (all the ATM cell, except for the HEC byte) are stored in the local ram, for transfer to host memory,

In Payload transparent mode, only the payload is stored.

#### Initialisation

All descriptors, including the free lists, must be initialised by the host, before operations can begin. This is defined in the Functional Operations section.

#### **Statistics**

Various statistics are maintained by the ITC, to enable the host to monitor the system. These are detailed in the Functional Operations section.

4-4



40

MB86685

• • • • •



-





# 4. FUNCTIONAL OPERATIONS

# 4.1 Receive Operations

Receive operations are independent and asynchronous to transmit operations, and take priority over transmit operations.

The transceiver interface module decodes the physical layer framing functions, and the AAL5 adaption layer protocols. It supplies cell payload data in 48 byte blocks (in the order in which they were received on the transceiver interface) for storage in the local ram. The re-assembled data is stored on a logical channel basis, allowing it to be accessed independently of the transceiver interface reception ordering.

Two sets of descriptors are used to manipulate the storage and forwarding of the data to host memory, one set to control local ram accesses, and the second set to control system bus operations.

#### Local Ram Organisation

The local ram contains all descriptors necessary for data reception by the ITC, and space for the data payloads, as shown symbolically in Fig. 7.

Blocks of local ram are available for use by the ITC for payload data, organised as a linked list of 64 bytes each, called the receive free list, as shown in Fig. 8. These blocks can be allocated to any channel as required, on a dynamic basis, when receive data is stored in local ram. Individual channel data will then itself be stored as a linked list of blocks. Each logical channel can store as many cells or frames of data as local ram capacity allows. Blocks are returned to the free list when data is transferred to host memory.

#### Local Ram Rx Descriptors

The descriptors used for linked list local ram operations are as shown in Fig. 9. The fields in the descriptor have the following functionality :-

 CRC This is the CRC for the AAL5 frame

- Write Frame Start This is the start of the frame currently being written into the local ram
- Write Last Cell This is the last cell in the frame currently being written into the local ram
- Read First Cell
   This is the first cell in the frame
   currently being read out of the local
   ram, for transfer to host memory
- Read Frame End This is the end of the frame currently being read out of the local ram, for transfer to host memory
- Write Cell Count A count of the number of blocks in the frame currently being written to local ram
- Write Byte Count A count of the number of bytes in the frame currently being written to local ram
- Read Cell Count A count of the number of blocks in the frame currently being read from local ram

- Status 1 (see Fig. 10).
  - 27 Threshold [0]
  - 28 Threshold [1]
  - 29 Rx priority [0]
  - 30 Rx priority [1]
- Status 2
  - 0 Same frame
  - 1 1st cell
  - 2 Frame complete
  - 3 CRC error
  - 4 Length formula error
  - 5 Abort, length zero
  - 6 Purge frame
  - 7 Purge channel
  - 8 Channel empty
  - 9 EFCI state
  - 10 On payload queue
  - 11 Cells lost, local ram full
  - 12 Payload Transparent
  - 13 Cell Transparent
  - 14 Length register error
  - 15 CLP1 cell received

# Local Ram Receive Queues

A threshold level can be specified, on a channel basis, such that when the amount of data held in local ram exceeds the specified amount, it is scheduled for transfer to host memory. The ITC appends the channel number to one of four Receive Queues, specified by the priority bits. The receive queues exists in local ram, as shown in Fig. 11.

The queues are automatically serviced in priority order by the ITC, which accesses local ram and host bus descriptors as required.

# Host Receive Descriptors Free Pool

The host must maintain a pool of linked descriptors in system memory, pointing to free host memory blocks, which the ITC can access as required. Fig. 12 illustrates the situation before and after data transfers to host memory, for two channels, requiring three memory areas.

When the ITC requires additional host memory in order to transfer data, it assigns the leading descriptor from the free area pool to the relevant channel. The ITC automatically updates the free pool control registers as required.

After the data has been transferred, the address of the first or only descriptor pointing to the frame data in system memory is written to the Host Memory Receive Queue, using pointers maintained by the ITC.

If a frame will fit in a single block of system memory, only a single descriptor is returned to the host.

If a frame will not fit in a single block of system memory, the ITC will generate the links between the fragmented block descriptors, to enable the host to find the data.

# **Host Memory Receive Queue**

The host must maintain a Receive Queue list in system memory, to enable the ITC to inform the host that it has transferred receive data to main memory, as shown in Fig. 12.

The ITC places information in this list for the host to read, giving the address of the descriptor(s) pointing to the frame data in memory. Information can be placed in this list when either an entire frame has been transferred to system memory, or when each fragmented block has been transferred, on an individual channel basis, using the block update bit in the channel host receive descriptor.

#### Host Receive Queue Control

The queue consists of a 4 kilobyte circular buffer, and is controlled by two ITC registers. The HMRQS register points to the start of the queue, and the HMRQC counter gives the number of entries in the queue.

The HMRQS register is under host control ie the host must write back the new address of the start of the queue, after items have been removed from the queue by the host.

> The HMRQC counter is incremented by the ITC when entries are added to the queue, and adjusted by the ITC when the HMRQS register is altered by the host.

> The queue must be located in host memory on a 4 KB boundary, using the HMRQB register.

#### **Host Receive Queue Interrupt**

When entries are first placed in the receive queue, a Status interrupt is generated for the host. The host must empty the queue before additional interrupts will be generated, which requires the host to check for additional entries (by reading the HMRQC), after reading the number of entries originally indicated by the HMRQC.

#### Host Receive Queue Signal

An ITC signal (RxQ) exists, which is activated when entries exist in the host memory receive queue. This signal can be monitored directly by the host, at the system level, as an alternative to the interrupt mechanism.

#### **Host Memory Rx Descriptors**

The descriptors used for linked list host bus operations are as shown in Fig. 13. The fields in a descriptor have the following functionality :-

- Channel Number This is the physical channel number to which a virtual channel is assigned
- Data Pointer A pointer to the data block controlled by this descriptor
- Next Descriptor Pointer A pointer to the next descriptor in the linked list
- Block Size The size of the data block in bytes

1

ł

i

- Byte Count The number of data bytes in the data block
- AAL5 Length The length field contained in the AAL5 frame
- AAL5 Control The control field contained in the AAL5 frame
- Status
  - 0 Reserved (DNP)
  - 1 Host queue block update
  - 2 Block transferred correctly
  - 3 Reserved
  - 4 Reserved
  - 5 Reserved
  - 6 Reserved
  - 7 Reserved
  - 8 Reserved
  - 9 Frame end
  - 10 CRC error
  - 11 Abort, AAL5 length zero
  - 12 Length formula error
  - 13 Length register error
  - 14 Cells lost, local ram full
  - 15 CLP1 cells received

# 4.2 Transmit Operations

Host Transmit Descriptors Free Pool The host must maintain a pool of linked descriptors in system memory, pointing to free host memory blocks, which can then be used by the host as required. Fig. 15 illustrates the situation before and after the ITC has transmitted data assembled by the host, for two channels, requiring three memory areas.

The ITC will return used descriptors to the end of the free pool, when data blocks have been transmitted, and update the free pool control registers as required.

# **Host Transmit Data Generation**

The host must generate a list of linked descriptors in system memory, on a per channel basis, for all data to be transmitted to the ITC, as shown in Fig. 15.

Data can start on any byte boundary within a block. A data block can consist of partial or complete frames. Multiple blocks or frames can be linked, provided all data is for the same channel.

The host must also update the Host Memory Transmit Queue, to inform the ITC that transmit data is pending.

#### Host Memory Transmit Queue

The host must maintain a Transmit Queue list in system memory, to inform the ITC that transmit data is available. The host must write the start and finish addresses of the descriptor chain into the queue, as shown in Fig. 15, and increment an address register in the ITC, which points to the last entry in the queue. The ITC will automatically service the queue, when it contains entries.

#### Host Transmit Queue Control

The queue consists of a 4 kilobyte circular buffer, and is controlled by two ITC registers. The HMTQS register points to the start of the queue, and the HMTQF register points to the end of the queue.

The HMTQF register must be incremented by the host, when it writes items to the queue.

The HMTQS register is incremented by the ITC when entries are removed from the queue.

<u>0</u> A

The queue must be located in host memory on a 4 KB boundary, using the HMTQB register.

### Host Transmit Queue Signal

An ITC signal (TxQ) exists, which is activated if the host memory transmit queue starts to become full. This signal can be monitored directly by the host, at the system level, to check that space exists on the queue, rather than calculating the size of the queue from the values in the control registers.

### **Host Memory Tx Descriptors**

The descriptors used for linked list host bus operations are as shown in Fig. 14. The fields in a descriptor have the following functionality :-

- Channel Number This is the physical channel number to which a Virtual Channel is assigned
- Data Pointer A pointer to the data block controlled by this descriptor
- Next Descriptor Pointer A pointer to the next descriptor in the linked list
- Byte Count The number of data bytes in the data block

- AAL5 Control The control field contained in an AAL5 frame
- Status
  - 0 Frame end
  - 1 More descriptors in chain
  - 2 Reserved (CE)
  - 3 Reserved
  - 4 Reserved
  - 5 Reserved
  - 6 Reserved
  - 7 Reserved
  - 8 Reserved (DNP)
  - 9 Reserved
  - 10 Reserved
  - 11 Reserved
  - 12 Reserved
  - 13 Reserved
  - 14 Payload Transparent
  - 15 Cell Transparent

#### **Cell Buffers**

Data transferred to the ITC using host descriptors is held in temporary cell buffers, until processed for transmission on the transceiver interface, using local ram transmit descriptors.

# Local Ram Tx Descriptors

The descriptors used to format cells for transmission have the following fields, as shown in Fig. 17 :-

 CRC This is the CRC for the AAL5 frame

- ATM Cell Header
   Contains VPI, VCI addresses
- Status
  - 0 RM cell received
  - 1 EFCI = 0 sent
  - 2 Reserved (1st)
  - 3 Reserved (re-start)
  - 4 Channel empty
  - 5 Delete
  - 6 Off list
  - 7 Send RM
  - 8 Reserved
  - 9 Reserved
  - 10 Reserved
  - 11 Reserved
  - 12 Reserved
  - 13 Reserved
  - 14 Reserved
  - 15 Reserved

The remaining fields are relevant to traffic management functions, and will be described in that section.

# 4.3 Data Transfers

### **Data Alignment**

The ITC utilises a Little Endian address mechanism. Receive data transferred to system memory from the ITC can initially be aligned on any byte boundary. Transmit data to be transferred from system memory to the ITC can also be initially aligned at any byte boundary in memory.

### **Data Deletion**

The ITC can delete partially or wholly received frames stored in local ram, even if parts of the frame have already been sent to host memory. The ITC can also delete all receive data in a given channel. These operations are carried out by the ITC in response to specific host purge commands, on a channel basis.

# 4.4 Traffic Management

The ITC can only approximate the Forum requirements for ABR traffic, and does not implement precisely the currently proposed scheme (ATM Forum / 94–0438R2).

The ITC can autonomously process ABR related traffic management functions egcongestion and RM cell generation. Alternatively, the automatic ITC mechanism can be disabled, requiring these operations to be handled by the host.

# **Traffic Profiles**

The traffic management module contains 32 profiles. A profile can be configured to control CBR, VBR or ABR traffic.

ABR profiles must form a contiguous block, within the profile tables, to enable the ABR traffic requirements to be met.

The organisation of the Profile Tables, Channel Lists, and list placements within the Local Ram are shown in Fig. 18.

Parameters for all types of profiles are as shown in Fig. 19, and have been defined in chapter 3.

# Profile Channel Assignments

Each profile has a list of channels assigned to it by the host. A list can contain up to Maxch+1-4 entries.

Channels assigned by the host to CBR/VBR profiles will always remain attached to that profile.

Channels assigned by the host to ABR profiles can be moved by the ITC to different profiles. This allows the ITC to implement a strategy which is a close approximation of the ATM Forum requirements for ABR traffic.

### **Channel Movement**

A channel is moved to a lower profile after a number of cells have been transmitted at ACR intervals. The number is specified by the ADR Count field in the channel traffic management descriptor.

A channel is moved to a higher profile when an RM cell is received.

#### **RM Cell Generation**

All ABR cells must normally be transmitted with the EFCI bit set to 1. One cell in every Nrm cells must be transmitted with the EFCI bit set to 0. The value of Nrm is specified by the Nrm Count field in the channel traffic management descriptor.

The EFCI = 0 cell is an opportunity for the destination end system to generate an RM cell, and hence increase the source ACR.

#### **Profile Peak Rate Sequences**

All ABR profiles must be arranged contiguously in the profile tables, as shown in Fig. 18. The peak values for the profiles should form an approximate linear sequence, between the highest and lowest ABR rates required. Profile 31 represents the lowest throughput channels, and must therefore contain the largest peak rate interval counter value.

# **ACR Decrease**

A channel is always moved down by one profile (from profile N to profile N+1) when the ACR must be reduced.

### ACR Increase

An RM cell must cause a nett increase in the channel ACR, to a profile with a higher peak rate than was in operation when the previous EFCI=0 cell was transmitted. This is achieved by copying the value of the RM AIR parameter from the profile at which the last EFCI=0 cell was transmitted, as shown in Fig. 16.

A subsequent ACR increase will cause the channel to be assigned to the profile specified by the copied RM AIR parameter.

#### Data Unavailability

If data is unavailable for transmission while a channel's ACR is above it's ICR, the channel will be moved down the profiles towards its ICR profile, using the normal rate reduction mechanism.

If data is unavailable for transmission while the channel's ACR is at or below its ICR profile, it will be deleted from the profile lists. The channel will then be assigned to it's ICR profile, if new data becomes available.

#### Traffic Management Descriptors

The descriptors used for traffic management control are shown in Fig. 17. The fields in the descriptor have the following meaning :-

Initial Profile

The profile to which a channel is initially assigned, and to which a channel will drop, when no data is available for transmission

 Minimum Profile The lowest profile to which a channel can drop, due to ACR decreases

- Maximum Profile The highest profile to which a channel can rise, due to ACR increases
- RM AIR Copy A copy of the RM AIR profile parameter
- ADR Count A count of the number of cells to be transmitted, before the ACR is decreased
- Nrm Count
   A count of the number of cells to be transmitted, before allowing an opportunity for an ACR increase.

#### **CBR / VBR Profiles**

These consist of the parameters shown in Fig. 19, and as described in chapter 3.

### **ABR Profiles**

ţ

These consist of the parameters shown in Fig. 19, and as described in chapter 3.

There are also two counter decrement factors, held in the profile lists, associated with ABR profiles, as shown in Fig. 18. These values are used to decrement the ADR and Nrm counters specified in the traffic management descriptors.

Decrementing the ADR and Nrm counters by values other than one allows greater flexibility in traffic management strategies.

# 4.5 Reserved Channels

The reserved channel descriptors are used for OAM cells, RM cells and to control a dump channel.

#### 4.5.1 OAM

OAM cells are processed in Cell Transparent mode. The ITC also optionally checks/generates the CRC10 field.

### Receive

All OAM F5 cells are transferred to host memory using the Receive Descriptor for physical channel zero, which must be reserved for this purpose.

#### Transmit

F5 cells must be assembled by the host, and transmitted on descriptor channel 0.

#### F4 Cells

OAM F4 cells can be combined with the F5 cells on channel 0, or they can be transferred on separate F4 channels, using the normal pointer / descriptor mechanism. The initialisation of the pointers in the address translation module determines which mechanism is used.

# 4.5.2 RM Cells

RM cells can be processed automatically by the ITC, or else by the host. It is recommended that the ITC is allowed to process these cells, as the host mechanism cannot be tightly controlled.

### **ITC Processed**

On receiving an RM cell, the ITC will set a status bit in the corresponding local ram transmit descriptor, to cause the channel to be moved to a new profile. The RM cell can also be scheduled for transmission to the host, for information purposes, if this mechanism is enabled, otherwise the cell is discarded.

ą

-

ł

# **Host Processed**

Resource Management cells are processed in Cell Transparent mode. They are transferred to and from host memory on physical channel one, which must be reserved for this purpose.

To move a channel to a new profile, the host must write the number of the channel to the channel move register in the ITC.

#### Priority

When entries are first placed in the RM channel, the ITC will schedule the information for transmission to the host. When the channel has been emptied, the ITC will append the channel number to the host memory receive queue.

To transmit an RM cell, the host must attach it to the host memory transmit queue, as normal.

#### 4.5.3 Dump Channel

All cells received by the ITC which cannot be correctly processed on other channels are sent to the dump channel. Dump channel cells are transferred to host memory using the Receive Descriptor for physical channel two, which must be reserved for this purpose.

Cells in this channel will include those for which bits outside the CPC range in the cell header are set, cells within the CPC range but for which descriptors do not exist, and cells containing PTI fields equal to 7. Dump channel data can be transferred to host memory in one of two formats, under mode register control :-

- a) In cell transparent format
- b) In cell header format, which consists of the 4 byte cell header only, excluding the HEC byte

# 4.6 Congestion Queue

A receive congestion queue exists in the local ram, which operates similarly to the local ram receive queue for payload data.

Information in the queue can be read by the host, one entry at a time. The queue format is shown in Fig. 20.

Entries are placed in the queue under two conditions :-

- a) The state of the congestion bit changes, on CBR/VBR channels (priority 0, 1 or 2)
- b) The EFCI bit is zero, on an ABR channel (priority 3)

Congestion on ABR channels can be handled automatically by the ITC, or else by the host. The congested ABR channel numbers can also be scheduled for transmission to the host, for information purposes, if this mechanism is enabled.

#### **ITC Processed**

On detecting the EFCI bit set to zero on an ABR channel, the ITC will set a status bit in the corresponding local ram transmit descriptor. This will cause the ITC to automatically schedule an RM cell on the transmit channel. 2

#### **Host Processed**

The host must generate an RM cell in cell transparent format, and send it to the ITC on physical channel one. It will be scheduled for transmission by the traffic manager, at the ACR of the profile to which channel one is assigned.

#### Congestion Queue Control

The queue consists of a 4 kilobyte circular buffer, and is controlled by the ITC.

The queue must be located in local ram on a 4 KB boundary, using the LRCQB register.

### **Congestion Queue Processing**

Entries in the congestion queue must be processed by the host. They must be read by the host one entry at a time.

# 4.7 Framer Operations

### Alignment

Framer alignment is achieved by searching for the alignment bytes which signify the start of a frame. When these bytes have been detected at the start of two consecutive frames, alignment is assumed.

After frame alignment has been detected, the data is de-scrambled using the polynomial  $1 + x^6 + x^7$ .

An unframed mode of operation is also possible, whereby the framers are disabled, on a per link basis. The cells must be byte aligned in this mode.

#### **Cell Receiver**

The cell receiver provides an interface between the receive framer and the re-assembly controller. A list of the functions provided by the cell receiver is given below :-

- 1 Cell alignment based on HEC status.
- 2 Cell header error detection and correction, and cell discard.
- 3 Cell payload de-scrambling using polynomial 1 + x<sup>43</sup>
- 4 VC address translation
- 5 Discard of physical layer cells.

### **AAL5 Operations**

These can be disabled for the Transparent modes of operation, on a per VC basis.

# 4.8 Statistics

Statistics for network management purposes are supported on 3 levels. These are the Physical layer, ATM layer and AAL5 layer, as follows :-

#### **Physical Layer**

This records information to support the MIB defined in Bellcore RFC 1595, which refers to both SONET (ANSI TI.105) and SDH (ITU-T G.783) standards.

#### ATM Layer

The following three counts (T, R, D) are required by the ATM Forum UNI 3.1 ILMI MIB :-

- The number of assigned ATM-layer cells transmitted (T)
- The number of assigned ATM-layer cells received and not dropped (R)
- The number of cells received and dropped (D), for any of the following reasons :-

- a) Uncorrectable cell header errors
- b) ATM-layer invalid cells ie physical layer cells
- c) ATM-layer cells with headers which the ITC cannot support

The following information is also maintained :-

- An Out of Cell Delineation event (OCD) has occurred
- The number of cells received with header errors detected (HED)
- The number of cells received with header errors corrected (HEC)
- A count of the total number of cells lost, due to lack of local ram space, will also be maintained.
- A count of the total number of cells containing CRC10 errors.

#### AAL5 Layer

The following conditions are detected on a per PDU basis. They can be read by the host on a per PDU basis, to maintain statistics on a per VCC basis.

- CRC error
- Length error The byte count does not match the length field contained in the PDU trailer
- Maximum length error The number of cells exceeds a user programmable value

- Abort The length field in the PDU trailer was set to zero'
- CLP1 PDU contains cells which had the CLP bit set to 1
- Cells Lost PDU has lost at least one cell, due to lack of space in the local ram

### 4.8.1 Implementation

Statistics support is implemented by recording counts of events for the PHY and ATM levels, and setting status bits in PDU descriptors for the AAL5 level.

The counters are incremented when an event occurs, and reset to zero when read by the host. Each counter stops when it reaches a count of all ones.

A timer can be started when any counter is incremented from zero. All counters can be individually enabled to start the timer. When the timer interval expires, a maskable host interrupt can be generated.

The strategy is illustrated as shown in Fig. 21.

# 4.9 Loopback

Various loopback paths can be individually enabled within the ITC, as shown in Fig. 22.

#### LR1

This is a loopback path between the receive path data input pins from the transceiver, and the transmit path data output pins to the transceiver.

### LR2

This is a loopback path between the point at which receive path frame processing has been completed, and transmit path frame processing is about to start.

The functions performed on the receive data up to this loopback point are to be defined. tbd

#### LT1

This is a loopback path between the transmit path data output pins to the transceiver, and the receive path data input pins from the transceiver.

#### LT2

This is a loopback path between the point at which transmit path frame processing is about to start, and receive path frame processing has been completed.

# 4.10 Transmit Test Patterns

The ITC can supply specific data sequences to the transceiver transmit interface, for line test purposes. These consist of a 16 bit data pattern, cyclically repeated.

# 4.11 Initialisation

All control registers, base registers, pointers, descriptors, traffic profiles and profile lists must be initialised by the host after reset, to configure the ITC for normal operation.

#### Pointers

Pointers used to access receive physical channel descriptors must be initialised to contain the physical channel number, as shown in Table 2. All unused pointers (ie accessed by unconfigured ATM VCC's) must be initialised to the dump channel.

#### **Descriptor Tables**

All descriptor initialisation values are as shown in Table 3 to Table 6.

#### Queues

Only the receive and congestion queue base registers need initialising by the host. The queue entries do not require initialisation.

#### **Receive Free List**

The Rx free list consists of byte aligned 64 byte blocks of local ram. The blocks must be initialised as shown in Table 7.

All unused 64 byte blocks of local ram, aligned on 64 byte boundaries, can be assigned to the free list by the host. This can include spare blocks within other base register buffer areas, or within individual traffic management profile list areas.

#### **Profile Lists**

Traffic profile lists must be initialised as shown in Table 8.

्




**7\$** 

	CRC	(32)	
١	Write Frame Start (16)	Read Frame End (16)	
Status 1 (5)	Write Cell Count (11)	Write Byte Count (16)	
Status 1 (5)	Read Cell Count (11)	Read Byte Count (16)	W <sup>-</sup> Binninkryp
	Write Last Cell (16)	Write Status 2 (16)	
	Read First Cell (16)	Read Status 2 (16)	
	Rese	rved	
	Rese	rved	

Threshold (1:0)	Number of Cells Stored	
0, 0	1 cell	
0, 1	1 frame	
1, 0	Specified by threshold register 0	
1, 1	Specified by threshold register 1	
When Frame End transferred to the the threshold regis	is reached, the frame will be host regardless of the values in sters.	
Rx Priority (1:0)	Priority Levels	1
0, 0	High	
1, 1	Low	
Fig. 10 –	Receive Local Ram Descrip	tor Status 1 Codes



...



1).









	CRC	; (32)	
	ATM Ce	l Header	
Maximum Profile	Reserved	Reserved	Nrm Count
Minimum Profile	Reserved	Reserved	ADR Count
		Reserved	Reserved
RM AIR Copy	Initial Profile	Sta	itus
	Res	erved	
	Res	erved	

ch.



• •

7 0 4 Peak	CBR / VBR Pro 0 7 Sustainable	ofile Parameters 0 6 Bucket	0 1 0 CLP0 Priority
	ABR Profile	Parameters	
7 0 4 Peak	0 RM AIR		
	7 4	3 0	
Peak Hate Counter	Mantissa	Exponent	
Exponent	Time Interval	Exponent	Time Interval
1	2 µs	Α	1 ms
2	4	В	2
3	8	С	4
4	16	D	8
5	32	E	16
6	64	F	32
7	128		
8 2	256	Exponent = 0 is	s an inactive profile
9	512		
		Fiç	g. 19 – Profile Parameters

...





·-- e

7.Þ

· 、 `



1.8

Pointers	Initialisation [31:0]	Pointer Function
Used	[31:30] = 0, [29] = PT,	Phy = Physical channel number
	[28] = CT,	CT = Cell transparent channel
	[27:16] = Phy, [15:14] = 0, [13] = PT, [12] = CT, [11:0] = Phy	PT = Payload transparent channel
Unused	[31:28] = 0001, [27:16] = Dump, [15:12] = 0001, [11:0] = Dump	Dump = Dump channel number

# Table 2 – Address translation pointer initialisation

+

,

\*\*

\_

Bytes	Initialisation [31:0]	Descriptor Function
3:0	FFFFFFF	CRC [31:0]
7:4	0	
11:8	0PPT T000 0 0 0 0 0 0 0	Status, Write counts PP = Priority [1:0] TT = Threshold [1:0]
15:12	0PPT T000 0 0 0 0 0 0 0	Status, Read counts PP = Priority [1:0] TT = Threshold [1:0]
19:16	0 0 0 0 00CP 1 0 2	Write status C = Cell transparent P = Payload transparent
23:20	0 0 0 0 00CP 1 0 2	Read status C = Cell transparent P = Payload transparent
27:24	0	Reserved
31:28	X	

### Table 3 - Rx local ram descriptor initialisation

Bytes	Initialisation [31:0]	Descriptor Function
3:0	FFFFFFF	CRC [31:0]
7:4	Host	ATM header
11:8	Host	Maximum profile, Nrm count
15:12	Host	Minimum profile, ADR count
19:16	X	
23:20	0 0 0001 1111 0 0 0 0	IIIII = Initial profile
27:24	X	
31:28	X	

### Table 4 – Tx local ram descriptor initialisation

\*\*

1

Bytes	Initialisation [31:0]	Descriptor Function
3:0	X X X X 0 0 0 00B1	Channel number, status B = 1, Inform host as buffers are filled
7:4	X	Data pointer
11:8	X	Byte count, block size
15:12	X	AAL5 count, length
19:16	X	Next descriptor pointer
23:20	X	Reserved
27:24	X	Reserved
31:28	X	Reserved

### Table 5 – Rx host ram descriptor initialisation, local ram copy

Bytes	Initialisation [31:0]	Descriptor Function
3:0	H H H H CP00 1 0 00MF	H = Host, Channel number P = Payload transparent C = Cell transparent M = More data in linked list F = Frame end
7:4	X	Data pointer
11:8	X	Byte count, reserved
15:12	X	AAL5 count, reserved
19:16	X	Next descriptor pointer
23:20	X	Reserved
27:24	X	Reserved
31:28	X	Reserved

Table 6 - Tx host ram descriptor initialisation, local ram copy

ţ

ł

n

Bytes	Initialisation [31:0]	Pointer Function
3:0	[31:16] = Next block pointer	Pointer x 2 <sup>6</sup> gives local ram byte 0 address of next block in free list
7:4	0	Reserved

### Table 7 – Rx free list blocks initialisation

Bytes	Initialisation [31:0]	Descriptor Function
3:0	00020002	Length of list, current pointer
7:4	0 0 0 0 A A N N	A = ADR count decrement amount N = Nrm count decrement amount
End:8	X	Channel numbers

.

## Table 8 - Profile lists initialisation

#### 5. MEMORY MAP OPERATIONS

The host can access the ITC internal registers through a 256 byte memory map. The block of 256 consecutive byte addresses must be aligned on any 256 byte boundary in the ITC memory map space.

#### Memory Register Maps

ITC registers will be accessible in different maps, each map referring to a different internal module. The first register in all maps is the global control register.

All registers are as shown in chapter 6.

### 5.1 PCI Access

Registers within the ITC exist in several independent clocking environments. If the ITC is unable to accept a host access, or is unable to assemble the data required by the host in time to conform to the PCI protocol recommendations, it will signal a retry.

When the host next attempts to obtain the required data, it should have been assembled by the ITC (as a result of the previous bus function), and will therefore be transferred normally across the PCI bus.

If the ITC is still unable to accept the host access, the retry mechanism will be repeated.

**8**4

1

.

.

# 6. REGISTER MAPS

				C(3)	C(2)	C(1)	C(0)
		<u> </u>		<u> </u>			 
			P(4)	P(3)	P(2)	P(1)	P(0)
This reg It is the r	l <b>ster appear</b> egister which	r <b>s in all re</b> 1 dictates t	g <b>ister maps</b> the meaning	<b>s, at addres</b> of the other	<b>is 0.</b> r locations i	n all registe	r maps.
This reg It is the r C[3:0]	Ister appear egister which Register M	r <b>s in all re</b> n dictates t Map Select	g <b>ister maps</b> the meaning ted	s, at addres	<b>is 0.</b> r locations i	n all registe	r maps.
This reg It is the r C[3:0] 0000	Ister appear egister which Register M Reserved	r <b>s in all re</b> n dictates t <i>N</i> ap Select	g <b>ister maps</b> the meaning ted	s, at addres	<b>is 0.</b> r locations i	n all registe	r maps.
This reg It is the r C[3:0] 0000	Ister appear egister which Register M Reserved Local Ran	r <b>s in all re</b> n dictates t Map Select n	g <b>ister maps</b> the meaning ted	s, at addres	<b>is 0.</b> r locations i	n all registe	r maps.
This reg It is the r C[3:0] 0000 0001 0010	Ister appear egister which Register M Reserved Local Ran Flash Pro	r <b>s in all re</b> n dictates t Map Select n m	gister maps the meaning ted	s, at addres	<b>is 0.</b> r locations i	n all registe	r maps.
This reg It is the r C[3:0] 0000 0001 0010 0011	Ister appear egister which Register M Reserved Local Ran Flash Pro Traffic Ma	r <b>s in all re</b> n dictates t Map Select n m nager ( Pr	g <b>ister maps</b> the meaning ted	s, at addres of the other d by <b>P[4:0]</b>	<b>ss 0.</b> r locations i	n all registe	r maps.

.

.

D		T	T	· · · · · ·	T	r	· · · · ·
0	D	D	D	D	D	D	( ( )
	D	D	D	D	D	D	<u> </u> [
D	D	D	D	D	D	D	
D	D	D	D	D	D	D	1
٧B	D[1:0] mus	st be set to	00 C Free Po	ol Count	(RFPC)		
)15		Read	Only – Ad	aress 1	s (nex)		
D	D	D	D	D	D	D	C
D	D	D	D	D	D	D	ſ
i ne numi	ber of descri	ptors in the	Hx free poo	DI			
ne numi	R 4	Rx Free Write (	e Pool Co Only – Ac	ount Upd Idress 1 (	ate (RFP) C (hex)	CU)	
1 ne numi	R 4	Rx Free Write (	e Pool Co Only – Ac	ount Upd Idress 1 (	ate (RFP) C (hex)	CU)	
1 ne numi	R 4	Rx Free Write (	e Pool Co Only – Ac	ount Upd Idress 10	ate (RFP) C (hex)	CU)	

.

\*\*

**,** ,

Host Interface Registers

J

D   D   D   D     D   D   D   D   D     D   D   D   D   D     D   D   D   D   D     D   D   D   D   D     D   D   D   D   D     Defines the start (1k Dword boundary) of the host memory receive queue     R 6 Host Memory Receive Queue Start (HMRQS) Write / Read – Address 04 (hex)     D15     D   D   D   D     D   D   D   D     D   D   D   D     Address of the first entry (in Dwords) in the host memory receive queue     R 7 Host Memory Receive Queue Finish (HMRQF) Write / Read – Address 08 (hex)     D15     D   D   D   D     D   D   D   D
D     D     D     D     D     D       D     D     D     D     D     D     D       Defines the start (1k Dword boundary) of the host memory receive queue       R 6 Host Memory Receive Queue Start (HMRQS) Write / Read – Address 04 (hex)       D15     D     D     D     D     D     D       D15     D     D     D     D     D     D     D       D15     D     D     D     D     D     D     D       Address of the first entry (in Dwords) in the host memory receive queue     R 7 Host Memory Receive Queue Finish (HMRQF) Write / Read – Address 08 (hex)     D15       D15     D     D     D     D     D       D15     D     D     D     D     D       D15     D     D     D     D     D     D     D
D     D     D     D     D     D       Defines the start (1k Dword boundary) of the host memory receive queue       R 6 Host Memory Receive Queue Start (HMRQS) Write / Read – Address 04 (hex)       D15     D     D     D     D     D       D     D     D     D     D     D     D       Address of the first entry (in Dwords) in the host memory receive queue     R 7 Host Memory Receive Queue Finish (HMRQF) Write / Read – Address 08 (hex)     D       D15     D     D     D     D     D       D     D     D     D       D     D     D     D       D     D     D     D       D     D     D     D
Defines the start (1k Dword boundary) of the host memory receive queue       R 6 Host Memory Receive Queue Start (HMRQS) Write / Read – Address 04 (hex)       D15       D     D     D     D     D     D       D     D     D     D     D     D     D     D       Address of the first entry (in Dwords) in the host memory receive queue       R 7 Host Memory Receive Queue Finish (HMRQF) Write / Read – Address 08 (hex)       D15       D     D     D     D       D
D   D   D   D     D   D   D   D   D     Address of the first entry (in Dwords) in the host memory receive queue     R 7 Host Memory Receive Queue Finish (HMRQF) Write / Read – Address 08 (hex)     DIS     D   D   D   D     D   D   D   D   D
D   D   D   D   D     Address of the first entry (in Dwords) in the host memory receive queue     R 7   Host Memory Receive Queue Finish (HMRQF) Write / Read – Address 08 (hex)     D15     D   D   D     D   D   D
Address of the first entry (in Dwords) in the host memory receive queue R 7 Host Memory Receive Queue Finish (HMRQF) Write / Read – Address 08 (hex) D15 D D D D D D D D D D D D D D D D D D D
D D D D D D
Address of the last entry (in Dwords) in the host memory receive queue <b>R 8 Host Memory Receive Queue Count (HMRQC)</b> <b>Bead Only – Address 10 (hex)</b>
nous only - Aution IV (nex)

.

.

r

\*

• 12.•

D	D	D	D	D	D	D	D
D	D	D	D	D	D	D	D
D	l n	D	L	D	D	D	
D	D	D	D	D	D	D	
Address o NB	f the last de D[1:0] mus	scriptor in the set to (	he Tx free ; 00 x Erec Bo				
015		Write /	Read – A	ddress 3	4 (hex)		
			D	D	D	D	D
D	D	U					•
D D The numb	D D P P P P D P P D P P P P P P P P P P	D D D D D D D D D D D D D D D D D D D	D Tx free poo	D D Dunt Upd	D late (TFP	D CU)	D
D D The numb	D D Per of descrip R 11	D D D D D D D D D D D D D D D D D D D	D Tx free poo e Pool Co Dnly – Ac	D D D D D D D D D D D D D D D D D D D	D late (TFP C (hex)	D CU)	D
D D The numb	D D Per of descrip R 11	D D D D D D D D D D D D D D D D D D D	D Tx free poo e Pool Co Dniy – Ac	D Dunt Upd Idress 20	D late (TFP C (hex)	D CU)	D
D D The numb	D D Per of descrip R 11	D D D D D D D	D Tx free pool e Pool Co Dniy – Ac	D D D D D D	D late (TFP C (hex)	D CU) D	D

5.7

•

2

J

D31			<b>.</b>		· · · ·		
				D	D	D	<u> </u>
D	D	D	D	D	D	D	
D	D	D	D	<u>,</u> D	D	D	
D15	R 13 H	ost Memo Write /	ory Trans Read – A	mit Que ddress 2	ue Start (F 20 (hex)	HMTQS)	
013	1					D	Γ
D	D	D	D	D	D	D	
Address	of the first e	ntry (in Dwo ost Memo Write /	rds) in the h ory Transr Read – A	nost memo nit Queu ddress 2	ry transmit q ie Finish ( 24 (hex)	ueue (HMTQF)	)
Address	of the first e	ntry (in Dwo ost Memo Write /	rds) in the h ory Transr Read – A	nost memo nit Queu ddress 2	ry transmit q le Finish ( 24 (hex)	ueue (HMTQF)	)
Address	R 14 Ho	ntry (in Dwo ost Memo Write /	rds) in the h ory Transr Read – A	nost memo nit Queu ddress 2	ry transmit q le Finish ( 24 (hex)	ueue (HMTQF)	)
Address	R 14 Ho	ntry (in Dwo ost Memo Write / D	rds) in the h ry Transr Read – A D	nost memo nit Queu ddress 2	ry transmit q le Finish ( 24 (hex)	ueue (HMTQF) D D	

.

. .

.

EDO     Serial data to be written to the E²PROM       EDI     Serial data read from the E²PROM       EDI     Serial data read from the E²PROM       ECLK     Clock for E²PROM (PCI Clock / 64 )       ECS     Chip Select for E²PROM       SIZE     0 :- 1k       1 :- 4k       At reset the ITC will automatically generate the E²PROM accesses necessary to inilocations 0h & 8h in the PCI configuration space. The SIZE bit will be set to allow the to determine the E²PROM size.       The three control locations ( ECS, ECLK and EDO ) are under direct control of the EDI is a read only location and is a sampled copy of the EDO pin on the E²PROM.       R16 Enable Modules Register Write / Read – Address 3C (hex)       DI5	D15	T						
EDO*     Serial data to be written to the E²PROM       EDI     Serial data read from the E²PROM       ECLK     Clock for E²PROM (PCI Clock / 64 )       ECS     Chip Select for E²PROM       SIZE     0 :- 1k       1 :- 4k       At reset the ITC will automatically generate the E²PROM accesses necessary to ini locations 0h & 8h in the PCI configuration space. The SIZE bit will be set to allow the to determine the E²PROM size.       The three control locations ( ECS, ECLK and EDO ) are under direct control of the EDI is a read only location and is a sampled copy of the EDO pin on the E²PROM.       R 16     Enable Modules Register Write / Read - Address 3C (hex)       D15     TR-R     0     PCI     TM     TR-O				SIZE	FCS	FCLK	FDI	F
EDO <sup>+</sup> Serial data to be written to the E <sup>2</sup> PROM       EDI     Serial data read from the E <sup>2</sup> PROM       ECLK     Clock for E <sup>2</sup> PROM ( PCI Clock / 64 )       ECS     Chip Select for E <sup>2</sup> PROM       SIZE     0 :- 1k 1 :- 4k       At reset the ITC will automatically generate the E <sup>2</sup> PROM accesses necessary to ini locations 0h & 8h in the PCI configuration space. The SIZE bit will be set to allow the to determine the E <sup>2</sup> PROM size.       The three control locations ( ECS, ECLK and EDO ) are under direct control of the EDI is a read only location and is a sampled copy of the EDO pin on the E <sup>2</sup> PROM.       D15     Image: state of the transmitted		L		0.22			201	
EDI     Serial data read from the E²PROM       ECLK     Clock for E²PROM ( PCI Clock / 64 )       ECS     Chip Select for E²PROM       SIZE     0 :- 1k 1 :- 4k       At reset the ITC will automatically generate the E²PROM accesses necessary to inilocations 0h & 8h in the PCI configuration space. The SIZE bit will be set to allow the to determine the E²PROM size.       The three control locations ( ECS, ECLK and EDO ) are under direct control of the EDI is a read only location and is a sampled copy of the EDO pin on the E²PROM.       D15     Image: Control Control of the Image: Control of the Image: Control of the Image: Control Control Control of the Image: Control Contro	EDO 🤤	Serial data	a to be writte	en to the E	PROM			
ECLK     Clock for E <sup>2</sup> PROM ( PCI Clock / 64 )       ECS     Chip Select for E <sup>2</sup> PROM       SIZE     0 :- 1k 1 :- 4k       At reset the ITC will automatically generate the E <sup>2</sup> PROM accesses necessary to inilocations 0h & 8h in the PCI configuration space. The SIZE bit will be set to allow the to determine the E <sup>2</sup> PROM size.       The three control locations ( ECS, ECLK and EDO ) are under direct control of the EDI is a read only location and is a sampled copy of the EDO pin on the E <sup>2</sup> PROM.       D15     Image: Comparison of the transmission of transmission	EDI	Serial data	a read from	the E <sup>2</sup> PRC	M			
ECS     Chip Select for E <sup>2</sup> PROM       SIZE     0 :- 1k 1 :- 4k       At reset the ITC will automatically generate the E <sup>2</sup> PROM accesses necessary to inilocations 0h & 8h in the PCI configuration space. The SIZE bit will be set to allow the to determine the E <sup>2</sup> PROM size.       The three control locations ( ECS, ECLK and EDO ) are under direct control of the EDI is a read only location and is a sampled copy of the EDO pin on the E <sup>2</sup> PROM.       R 16     Enable Modules Register Write / Read – Address 3C (hex)       D15     TR-R     0     PCI     TM     TR-O	ECLK	Clock for E	E <sup>2</sup> PROM ( P	°CI Clock /	64)			
SIZE     0 :- 1k 1 :- 4k       At reset the ITC will automatically generate the E <sup>2</sup> PROM accesses necessary to in locations 0h & 8h in the PCI configuration space. The SIZE bit will be set to allow the to determine the E <sup>2</sup> PROM size.       The three control locations ( ECS, ECLK and EDO ) are under direct control of the EDI is a read only location and is a sampled copy of the EDO pin on the E <sup>2</sup> PROM.       R 16 Enable Modules Register Write / Read – Address 3C (hex)       D15       The TR-R       0     PCI     TM	ECS	Chip Selec	ct for E <sup>2</sup> PR	MC				
At reset the ITC will automatically generate the E <sup>2</sup> PROM accesses necessary to ini locations 0h & 8h in the PCI configuration space. The SIZE bit will be set to allow the to determine the E <sup>2</sup> PROM size. The three control locations ( ECS, ECLK and EDO ) are under direct control of the EDI is a read only location and is a sampled copy of the EDO pin on the E <sup>2</sup> PROM. R 16 Enable Modules Register Write / Read – Address 3C (hex)	SIZE	0:- 1k	5					
Write / Read – Address 3C (hex)         D15         TR-R       0         PCI       TM	to determi	ine the E <sup>2</sup> PI	tions ( ECS	guration sp	ace. The S	IZE bit will	be set to all	ow th
TR-R 0 PCI TM TR-O	to determi The three EDI is a re	control loca	tions ( ECS ation and is	guration sp , ECLK and a sampled <b>Enable N</b>	bace. The S d EDO ) are copy of the <b>lodules i</b>	IZE bit will under dire EDO pin o Register	ct control of n the E <sup>2</sup> PR	ow th
TR-R 0 PCI TM TR-O	The three EDI is a re	control loca	tions ( ECS ation and is <b>R 16</b> Write /	guration sp 6, ECLK and a sampled Enable N Read – <i>I</i>	bace. The S d EDO ) are copy of the <b>lodules I</b> Address S	IZE bit will a under dire EDO pin o Register 3C (hex)	ct control of n the E <sup>2</sup> PR	ow th
	D15	control loca	tions ( ECS ation and is <b>R 16</b> Write /	guration sp a ECLK and a sampled Enable N Read – J	bace. The S d EDO ) are copy of the <b>lodules I</b> Address	IZE bit will under dire EDO pin o Register 3C (hex)	ct control of n the E <sup>2</sup> PR	ow th
	D15	control loca	R 16 Write /	guration sp 6, ECLK and a sampled Enable N Read – A	ace. The S d EDO ) are copy of the <b>lodules I</b> Address	IZE bit will under dire EDO pin o Register 3C (hex)	ct control of n the E <sup>2</sup> PR	ow the OM.
LR Enable the local ram module	D15	Enable th	R 16 Write /	guration sp 6, ECLK and a sampled Enable M Read – A 0 module	bace. The S d EDO ) are copy of the <b>lodules I</b> Address	IZE bit will under dire EDO pin o Register 3C (hex)	t control of n the E <sup>2</sup> PR	ow the OM.
LREnable the local ram moduleTR-OEnable the transceiver interface control logic	D15	Enable th	R 16 Write /	guration sp 5, ECLK and a sampled Enable M Read – / 0 module er interface	ace. The S d EDO ) are copy of the <b>lodules I</b> Address PCI	IZE bit will under dire EDO pin o Register 3C (hex)	ct control of n the E <sup>2</sup> PR	ow the OM.
LREnable the local ram moduleTR-OEnable the transceiver interface control logicTMEnable the traffic manager module	D15	Enable th Enable th	R 16 Write / TR-R	guration sp 5, ECLK and a sampled Enable M Read – / 0 module er interface nager mod	ace. The S d EDO ) are copy of the <b>lodules I</b> Address PCI	IZE bit will e under dire EDO pin o Register 3C (hex)	t control of n the E <sup>2</sup> PR	ow the loop of the
LREnable the local ram moduleTR-OEnable the transceiver interface control logicTMEnable the traffic manager modulePCIEnable the PCI interface control logic	D15	Enable th Enable th Enable th	R PCI contra ROM size. Ations ( ECS ation and is <b>R 16</b> <b>Write</b> / TR-R the local ram the transceiv the transceiv the traffic mathematic the PCI interf	guration sp c, ECLK and a sampled Enable N Read – / 0 module er interface nager mod face contro	ace. The S d EDO ) are copy of the <b>lodules I</b> Address PCI	IZE bit will under dire EDO pin o Register 3C (hex)	t control of n the E <sup>2</sup> PR	ow the I

## Host Interface Registers

Ann 1944

,

-

					НСМ	IBE	Reserved	LSP
l	ЛІГ	FM	РМ	Timer	GHR	GC0	RxDT	RxFLZ
F	IxFLT [	DUMP	OAM	RM	CQF	CQA	CQC/V	HMRQ
l	Rx3F	Rx3D	Rx2F	Rx2D	Rx1F	Rx1D	Rx0F	Rx0D
								D
0	Rx0D	Data	exists in loc	al ram rece	eive queue (	)		
1	HXUF Py1D	Local	ram receiv	e queue o «	s iuli ivo quovo i			
2		Local	ram receiv		e full	8		
3 4	Ry2D	Data	avists in loc	e queue i k al ram rece	ive queue 2	<b>)</b>		
5	Bx2F	local	ram receiv	e queue 2 is	s full	-		
6	Rx3D	Data	exists in loc	al ram rece	ive queue (	3		
7	Rx3F	Local	ram receiv	e queue 3 i	s full	-		
8	HMRQ	Host	memory ree	eive aueue	contains e	ntries		
9	CQC/V	Cong	estion que	e data exis	ts, for CBR	VBR chan	nels	
10	CQA	Cong	estion que	le data exis	ts, for ABR	channels		
11	CQF	Cong	estion queu	ie is full				
12	RM	Data	exists in RI	l channel, o	or RM cells	have been	received	
13	OAM	Data	exists in O/	AM channel				
14	DUMP	Data	exists in du	mp channe	I			
15	RxFLT	Local	ram receiv	e free list is	below thre	shold		
16	RxFLZ	Local	ram receiv	e free list is	zero			
17	RxDT	Host	receive des	criptors are	less than t	hreshold		
18	GCO	GFC	credit coun	t is zero				
19	GHR	GFC	halt comma	and received	ב			
2U 04	nmer	Ilmer	interrupt	nitorina ata	tictics toble	undeted		
21	PM EM	Feno	mance mo	nitonny sta	usuus labie Mata	upualeu		
23	UTIL	Chan	ge of state	on UTIL pir	IS			
9A	1 60	Chan	an of state	on I SP nin				
25	Reserved	- Onani -	ye or state	on cor pin				
26	IBE	Intern	al hus erro	r (timeout) l	has occurre	d		
27	НСМ	Hosti	initiated ch	annel move	completed	-		
		1000			compieted			

12

- Ar con

31		R 18 li Write /	nterrupt I Read – A	Enable Ro ddress 4	egister 4 (hex)	<b>* *</b>	
				нсм	IBE	Reserved	LSP
UTIL	FM	РМ	Timer	GHR	GC0	RxDT	RxFLZ
RxFLT	DUMP	OAM	RM	CQF	CQA		HMRQ
Rx3F	Rx3D	Rx2F	Rx2D	Rx1F	Rx1D	Rx0F	Rx0D
	L	L	A	http://www.com/com/com/com/com/com/com/com/com/com/			

Bits in this register, when set, enable the corresponding bits in the status register, when set, to generate an interrupt.

#### R 19 Channel Move Register Write / Read – Address 48 (hex)

D15							
				D	D	D	D
D	D	D	D	D	D	D	D

D0

A channel number written to this register causes the channel to be moved from it's current profile to the profile specified by the RMAIR field in the current profile, provided that the Nrm counter has reached zero at least once.

Host Interface Registers

\*\*

• ~ •

									LB
LB	l	B	СТ		СТ	LRCKS	CS	CS	CS
CS[2:0]	Cont	rol Sig	<b>jnals</b> [	M,L]					
000	Lo	ogic 0,	Logic	0			. <b>.</b> .		
001	Lo	ogic 0,	A[21]			The CS bi	ts select p	airs of local	ram
010	4	A[21],	A[20]			address s	ignais, wn	ich are used	1 10
011	1	A[20],	A[19]			control the	e chip sele	ct lines.	
100	4	A[19],	A[18]						
101		A[18],	A[1/]						
110		A[17], A[16].	· A[16] A[15]						
[M.L]	CS0	CS1	CS2	CS3					
<b>b</b>									
0,0	0	1	1	1					
0,1	1	0	1	1					
1,0 1,1	1	1	0	1 0					
LRCKS	1, us 0, us	e PCI ( e LRCI	CLK LK						
CT[5,4]	Rx fr	ee poo	ol desc	riptor	thresh	old			
0.0	16 de	escripto	ors						
0,1	32	•							
1,0	64								
4 4	128								
1,1	Tran	sceive	r loopi	back c	ontrois	;			
',' LB[8:6]									
,,' LB[8:6] 000	N	ormal	operation	on					
UB[8:6] 000 001	N LI	ormal ( R1 pati	operatio h	on					
000 001 010	N LI L1	ormal ( R1 pati F1	operatio h	on					
LB[8:6] 000 001 010 011	N LI LI	ormal ( R1 pati F1 R2	operatio h	on					

---

14

.

		D	D	D	D	D	
D	D	D	D	D	D	D	
D	D	D	D	D	D	D	
		R / Write /	22 Loca Read - A	i Ram Da ddress (	ata 18 (hex)		
D31	р	D	D	п	D	D	T
D	D	D	D	D	D	D	+
							1
							+
Data for lo	cal ram acc	ess					
Data for lo <b>R</b>	cal ram acc 23 Virtu	ess al to Phy Write / J	<b>ysical Tr</b> a Read - A	Inslation	Table Ba	ise (ATP	B)
Data for lo <b>R</b> D15	cal ram acc 23 Virtu	ess al to Phy Write / 1	ysical Tra Read - A	Inslation ddress 1	Table Ba C (hex)	ise (ATP	B)
Data for lo <b>R</b> D15 D	23 Virtu	ess al to Phy Write / I	ysical Tra Read – A	nslation ddress 1	Table Ba C (hex)	I <b>SE (ATP</b>	B)
Data for lo R D15 D D	23 Virtu	ess al to Phy Write / I	ysical Tra Read – A D	nslation ddress 1	Table Ba C (hex)	D D	B)
Data for lo R D15 D D[11:0]	23 Virtu D Virtual cha This regist to form the ATPB[11:0	al to Phy Write / I D D unnel to phy er is scaled b local ram	ysical Tra Read – A D vsical chann d by the ITC base addre	D D D D D D D D D D D D D D D D D D D	Table Ba C (hex) D D on table bas g on the siz n :-	D D D se address e of the tra	B)

r

¥

)

\_

		D	D	D	D	D	C
D	D	D	D	D	D	D	
Base addr	ress for the	4 local ram	receive que	eues. This i	register is s	caled by a f	actor
addresses	LRRQB[1:	3:0] : PRI[1]	:0]				Juouo
D15	R 25 I	-ocal Rai Write /	m Transn Read – A	nit Queue ddress 2	e Base (L 24 (hex)	RTQB)	
D	D	D	D	D	D	D	Г
D	D	D	D	D	D	D	ſ
Local ram	transmit qu R 26 Tra	eue base a ffic Mana Write /	address agement 1 Read – A	Profile Li ddress 2	ists Base 28 (hex)	(TMPLB	)
Local ram	transmit qu R 26 Tra	eue base a ffic Mana Write /	address agement 1 Read – A	Profile Li ddress 2	ists Base 28 (hex)	(TMPLB	)
Local ram	transmit qu R 26 Tra	eue base a ffic Mana Write /	agement 1 Read – A	Profile Li ddress 2	sts Base 8 (hex)	(TMPLB	)
Local ram D15 D	transmit qu R 26 Tra	eue base a ffic Mana Write / D	address agement Read – A	Profile Li ddress 2	sts Base 8 (hex)	(TMPLB	) 
Local ram	TMPLB[15 LS can hold	eue base a ffic Mana Write / D D raffic mana list number 5:0] : List Ni at least M/	address agement i Read – A D gement pro , and scaling umber [4:0] AXCH+1 en	Profile Li ddress 2 D file lists. Th g by the siz : LS, tries	<b>Sts Base</b> <b>B (hex)</b> D D e base add e of each li	(TMPLB D D ress of eac st :	) C h list i

.

ĸ

,

ъ.

,

:

\*

D	D	D	D	D	D	D	D
D	D	D	D	D	D	D	D
Local ran	n base addre R	ess for the fi	ramer trace eive Free	bytes area	rt (RXFLS	5)	
245		Write /	Read - A	ddress 3	0 (hex)		
D D	D	D	D	D	D	D	D
D	D	D	D	D	D	D	D
		R 29 Write /	Receive Read - A	Free List	Count 4 (hex)		
D15 D	D	R 29 Write /	Receive Read - A	Free List ddress 3	Count 4 (hex)	D	D
D15 D D	D D	R 29 Write /	Receive Read – A	Free List ddress 3	Count 4 (hex)	D	D
D15 D D Count of	D D the number of	R 29 Write / D D of 64 byte b R Write /	Receive Read – A D D Nocks in the 30 Rx 1 Read – A	Free List ddress 3 D D receive free hreshold ddress 3	Count 4 (hex) D D He list Is C (hex)	D	
DI5 D Count of	D D the number of	R 29 Write / D D of 64 byte b R Write /	Receive Read - A D D Nocks in the <b>30 Rx 1</b> Read - A	Free List ddress 3 D D receive free hreshold ddress 3	Count 4 (hex) D D e list Is C (hex)	D D D	D
D15 D Count of D15 D	D D the number of D D	R 29 Write / D D of 64 byte b R Write / D D	Receive Read - A D D D D D D D D D D D D D D D	Free List ddress 3 D D receive free Threshold ddress 3 D D	Count 4 (hex) D D e list S C (hex) D	D D D D D	D D D D

.

•

		D	D	D	D	D	D		
D	D	D	D	D	D	D	D		
D[11:0]	Maxch, the maximum number of channels supported by the ITC								
D[12]	Auto purge, ie allow the ITC to purge unwanted AAL5 frames from the local ra without informing the host								
D[13]	EFCI pola	rity :-	0, Search fe 1, Search fe	or EFCI = 0 or EFCI = 1					
D15	I	R 32 RN Write /	l Channe Read - A	I / Auto I ddress 4	ncrement Ю (hex)	ł			
D	D	D	D	D	D	D	D		
D	D	D	D	0	D	D	D		
D[15:4] D[2:0]	RM Chanr Add 2**D[2	nel Number 2:0] to the p	previous loc	al ram addr	ress, after t	ne address	operatio		
D[15:4] D[2:0]	RM Chanr Add 2**D[2	nel Number 2:0] to the p R 33 ( Write /	previous loc Congesti Read – A	al ram addr on Queu address 4	ress, after th e Base 14 (hex)	ne address	operatio		
D[15:4] D[2:0] D15	RM Chanr Add 2**D[2	nel Number 2:0] to the p R 33 ( Write /	Congesti Read - A	al ram addr on Queu address 4	ress, after the <b>Base</b> 14 (hex)	ne address	operatio		
D[15:4] D[2:0] D15 D	RM Chanr Add 2**D[2 D	R 33 Write /	Congesti Read - A	al ram addr on Queu ddress 4	e Base 4 (hex)	ne address	operatic D		
D[15:4] D[2:0] D15 D D[13:0] D[14]	RM Chanr Add 2**D[2 D Local ram 1, Inhibit s on rece	R 33 Write / D congestion seting the F	Previous loc Congesti Read – A D D queue bas M cell rece M cell	al ram addr on Queu ddress 4 D D e address	ress, after the <b>Base</b> 14 (hex) D D	D D D	operation D D descripto		

R\$

62

\*\*



D	D	D	D	D	D	D	D
D	D	D	D	D	D	D	D

The minimum number of 64 byte cell buffers which must exist in the free list, before the ITC informs the host that the free list is becoming empty.

- -

Local Ram Registers

.

.

.

• '

,

D31							
		D	D	D	D	D	D
D	D	D	D	D	D	D	D
D	D	D	D	D	D	D	D
Prom Addre	BSS	Write /	R 38 PR Read - A	OM Data ddress 0	8 (hex)		
D15							
D	D	D	D	D	D	D	D

23k



~~

4

Uni 2.22

١

D15		write /	neau - A	Julie33 2			
	D	D	D	D	D	D	D
CLP0 Reg	jister	R 43 Write /	Profile P Read – A	riority Re	egister 0 (hex)		
D15	T			<b></b>			[
	1					D	D
015		Write /	Read – A	ddress 3	8 (hex)		[
	1	I					1
			D	D	D	D	D
RM AIR R	legister		D	D	D	D	D

A

R 45 16 KHz Reference Register Write / Read – Address 04 (hex)								
D15		`.		16KD11	16KD10	16KD9	16KD8	
16KD7	16KD6	16KD5	16KD4	16KD3	16KD2	16KD1	16KD0	
16KD[11:0 e.g. for f <sub>TC</sub>	)] : Pr to [ 1 : <sub>LK</sub> = 19.44	rogrammed give a 16 k I6KD = f <sub>TCL</sub> MHz, 16KD	to divide th (Hz referen <sub>K</sub> ( in MHz ) = 1215 <sub>10</sub> =	e TCLK ce. ) x 62.5 ] ≖ 4BF <sub>16</sub>				
This refere interrupt tir	nce is used ning.	d both for th	e integratio	n of SONE	T fault man	agement ar	nd for	
<b></b>	J							

.

ĸ

 $\tilde{\mathbf{x}}$ 

**1**8.

ITD7ITD6ITD5ITD4ITD3ITD2ITD1ITTITD[11:0]:Interrupt Timer Divisor0-4095Divides the 16 KHz reference to give interrupts timed in ms. [ITD = Interrupt Timeout in ms * 16]e.g. for interrupt timeout = 100 ms, ITD = 1600 <sub>10</sub> = 640 <sub>16</sub> FM :Fault Management state change starts the timer, which runs until it expires and causes an interruptPM :Performance Monitoring event of this bit until it expires and causes an interruptRT :Run the timer from the setting of this bit until it expires and causes an interruptFR :Free Run the timer from the setting of the RT bit and, when it another interrupt will be caused(For a discussion of the interrupt timer, see XXXXXX.)	FH	RT	PM	FM	ITD11	ITD10	ITD9	Π
ITD[11:0]:     Interrupt Timer Divisor     0-4095       Divides the 16 KHz reference to give interrupts timed in ms.     [ITD = Interrupt Timeout in ms * 16]       e.g. for interrupt timeout = 100 ms, ITD = 1600 <sub>10</sub> = 640 <sub>16</sub> FM :     Fault Management state change     0 : Disabled starts the timer, which runs until 1 : Enabled it expires and causes an interrupt       PM :     Performance Monitoring event it expires and causes an interrupt     0 : Disabled starts the timer, which runs until 1 : Enabled it expires and causes an interrupt       RT :     Run the timer from the setting of this bit until it expires and causes an interrupt     0 : Disabled 1 : Enabled it expires and causes an interrupt       FR :     Free Run the timer from the setting of the RT bit and, when it 1 : Enabled expires and causes an interrupt, continue to run the timer so that another interrupt will be caused     0 : Disabled       (For a discussion of the interrupt timer, see XXXXXX.)     )	ITD7	ITD6	ITD5	ITD4	ITD3	ITD2	ITD1	пт
FM :Fault Management state change starts the timer, which runs until it expires and causes an interrupt0 : Disabled 1 : Enabled 1 : Enabled 1 : EnabledPM :Performance Monitoring event starts the timer, which runs until it expires and causes an interrupt0 : Disabled 1 : Enabled 1 : Enabled 1 : EnabledRT :Run the timer from the setting of this bit until it expires and causes an interrupt0 : Disabled 1 : Enabled 1 : EnabledFR :Free Run the timer from the setting of the RT bit and, when it expires and causes an interrupt, continue to run the timer so that another interrupt will be caused0 : Disabled 1 : Enabled(For a discussion of the interrupt timer, see XXXXXXX.)	ITD[11:0] : e.g. for inte	: Int Div giv [ Π errupt timeo	errupt Time vides the 1 ve interrupt ID = Interru ut = 100 m	er Divisor 6 KHz refei is timed in r upt Timeou is, ITD = 16	( rence to ns. t in ms * 16 00 <sub>10</sub> = 640	0-4095 6 ] 0 <sub>16</sub>		
PM :Performance Monitoring event starts the timer, which runs until it expires and causes an interrupt0 : Disabled 1 : EnabledRT :Run the timer from the setting of this bit until it expires and causes an interrupt0 : Disabled 1 : EnabledFR :Free Run the timer from the setting of the RT bit and, when it expires and causes an interrupt, continue to run the timer so that another interrupt will be caused0 : Disabled 1 : Enabled 1 : Enabled(For a discussion of the interrupt timer, see XXXXXX.)	FM :	Fa sta it e	ult Manage arts the tim expires and	ement state er, which n d causes an	change Ins until interrupt	0 : Disabled 1 : Enabled		
RT :Run the timer from the setting of this bit until it expires and causes an interrupt0 : Disabled 1 : EnabledFR :Free Run the timer from the setting of the RT bit and, when it expires and causes an interrupt, continue to run the timer so that another interrupt will be caused0 : Disabled 1 : Enabled( For a discussion of the interrupt timer, see XXXXXX. )	PM :	Pe sta it e	erformance arts the tim expires and	Monitoring er, which n d causes an	event ( Ins until ) Interrupt	0 : Disabled 1 : Enabled		
FR :     Free Run the timer from the setting of the RT bit and, when it a setting of the RT bit and, when it setting of the RT bit and, when it another interrupt, continue to run the timer so that another interrupt will be caused     1 : Enabled       ( For a discussion of the interrupt timer, see XXXXXX. )	RT :	Ru of ca	in the time this bit unt uses an ini	r from the s il it expires terrupt	etting ( and	0 : Disabled 1 : Enabled		
( For a discussion of the interrupt timer, see XXXXXX. )	FR :	Fr se ex co an	ee Run the tting of the pires and o ntinue to n other inter	e timer from RT bit and causes an it un the time rupt will be	the , when it nterrupt, r so that caused	0 : Disabled 1 : Enabled		
	( For a dise	cussion of t	he interrup	t timer, see	XXXXXX.	)		

¢.

. .

.

\*\*

				D_C10GEN	D_C10CHK	D_UD	D_IG
	CPC2	CPC1	CPC0			P1	P0
<b>P[1:0]</b> :	P,	number of	VPI bits su	pported	00 : P = 1 01 : P = 2 10 : P = 3 11 : P = 4		
CPC[2:0] :	C. ( ( [	, number of derived fron <i>C must be</i>	VCI bits su n CPC - P 9 ≥ <b>6 ]</b>	)	000 : C = ( 001 : C = ( 010 : C = ( 011 : C = ( 100 : C = ( 100 : C = ( 110 : C = ( 111 : invalid	7 – P) 8 – P) 9 – P) 0 – P) 1 – P) 2 – P) 3 – P)	
D_IG :	Di ( 1 99	isable Idle o unassigned enerated ins	cell Genera cells are stead )	tion	0 : Idle cells 1 : Unassign	generated ed cells ge	enerated
D_UD :	Di (1 Se	isable Unas unassigned ent to the du	signed cell cells are ump channe	Discard	0 : Unassign 1 : Unassign	ed cells dis ed cells no	scarded ot discarde
D_C10CHK	C: D Su to C	isable CRC ubsequent c error on re <i>N.B. CRC</i> ounted in	10 checkin cell discardi ceive 10 errors the statis	g & ing due will still I stics table	0 : CRC-10 c 1 : CRC-10 c be 3.]	checking ei checking di	nabled isabled
D_C10GEN	l: D in	isable CRC sertion on t	-10 genera ransmit	tion &	0 : CRC-10 ဋ 1 : CRC-10 ဋ	generation generation	enabled disabled

,

n

.

.

· .

						0000	
		GHNH	GCRN	GCIV11	GCIV10	GCIV9	GCIV
GCIV7	GCIV6	GCIV5	GCIV4	GCIV3	GCIV2	GCIV1	GCIV
GCIV[11:0] :	: Gi	FC Counter	Initial Valu	e	0–4095		
GCRN :	Gi Co	FC uses ounter + Re	set / Null p	rotocol	0 : Disabled 1 : Enabled		
GHNH :	Gi Ha	FC uses alt / No Halt	protocol		0 : Disabled 1 : Enabled		

,
.

\*

						D_SHBEC	D_CP
ALPHA3	ALPHA2	ALPHA1	ALPHA0	DELTA3	DELTA2	DELTA1	DELTA
DELTA[3:0	)]: De (+ to nded value	elta -1 consecut gain cell de for framed i	ive correct lineation ) modes : 6	C HECs	)-15		
ALPHA[3:	0]: Alj (c to nded value	pha onsecutive lose cell de for framed	incorrect H lineation ) modes : 7	( IECs	)–15		
D_CPS :	Di	sable Cell F	ayload Sc	rambling ( 1	) : CPS ena I : CPS disa	ubled abled	
D_SHBEC	: Di Co	sable Single	e Header E	Bit Error C 1	) : SHBEC (	enabled disabled	

4

f

n).

.

2

· · ·

FTEST	D_RDI-P	D_RDI-L/MS	D_PT	D_FEBE	D_BIP	D_F		
					FORMAT1	FORM		
FORMAT[1:0] :	Format of fra	ming		00 : unframe 01 : SONET 10 : SDH S <sup></sup> 11 : SONET	ed STS-1 IM-1 STS-3c			
<b>D_FS</b> :	Disable Fram	e Scramblin	g (	0 : FS enabled 1 : FS disabled				
D_BIP :	Disable BIP ç	generation	(	0 : BIP generation enabled 1 : BIP generation disabled				
D_FEBE :	Disable FEBI	E insertion	(	0 : FEBE insertion enabled 1 : FEBE insertion disabled				
D_PT :	Disable Path	Trace	(	0 : Path Trace handling enabled 1 : Path Trace handling disabled				
D_RDI-L/MS :	Disable RDI-	Disable RDI-L/MS insertion			0 : RDI-L/MS insertion enabled 1 : RDI-L/MS insertion disabled			
D_RDI-P :	Disable RDI-	P insertion	(	0 : RDI-P insertion enabled 1 : RDI-P insertion disabled				
FTEST :	Framer test r ( shortens fra	node : user s Ime rows from	should se m 90 to 6	t to 0 columns w	hen set to 1	)		

I

.

. /

٠

					RDI_X-P	RDI-P	RDI-L/M
	OCD	SLM	AIS-P	LOP	AIS-L/MS	OOF	LOS
The bits in this be detected by be recognised	s register y the rec as alarn	cause var eiving entit n condition	ious condit ly. The condit ls. See XXX	ions to ex ditions mu (X for a di	ist in the tran ist exist for co iscussion of t	smitted da ertain perio he various	ata, whic ods of tin s conditio
LOS :	Los ( fo	s Of Signa rces outpu	al 1t data to al	l 0s )	0 : Disabled 1 : Enabled		
OOF :	Ou ( in	t Of Frame verts A2 b	e yte(s))		0 : Disabled 1 : Enabled		
AIS-L/MS :	Ala ( se	rm In Sign ets K2[6:8]	al-L/MS = 111 <sub>2</sub> )		0 : Disabled 1 : Enabled		
LOP :	Los ( se	s Of Point ets (H1,H2	ter } = 0F0F <sub>16</sub>	)	0 : Disabled 1 : Enabled		
AIS-P :	Ala ( se	rm In Sign ets (H1,H2	al-P } = FFFF <sub>16</sub>	)	0 : Disabled 1 : Enabled		
SLM :	Sig ( se	nal Label ets C2 = E	Mismatch C <sub>16</sub> )		0 : Disabled 1 : Enabled		
OCD :	Ou ( fo erre	t of Cell De rces multi or pattern	elineation ple cell hea = 55 <sub>16</sub> )	der bit	0 : Disabled 1 : Enabled		
RDI-L/MS :	Re ( se	mote Defe ets K2[6:8]	ct Indicatio = 110 <sub>2</sub> )	n-L/MS	0 : Disabled 1 : Enabled		
RDI-P :	Re ( se	mote Defe ets G1[5] =	ct Indicatio 1 <sub>2</sub> )	n-P	0 : Disabled 1 : Enabled		
RDI_X-P:	Re	mote Defe	ct Ind. (Ex	tra )-P	0 : Disabled		

,

\*\*

ŧ

CR	C10E		SHBE	UE	FECV-P	CV-P
			ADV/	FECVIAIS	CVLAR	
			ADV	FECV-L/MS	CV-LIMS	CV-5/H3
The bits in this r be detected by t monitoring even conditions.	egister cau he receivin ts at the re	se vari g entit ceiving	ous conditions to y. The conditions y end. See XXXX	o exist in the tra will cause the for a discussio	ansmitted da recording of on of the vari	ta, which performa ous
		lialation			4	
( inverts B1 )				1 · Enabled		
CV-L/MS :	Code V	iolation	n-L/MS	0 : Disable	d	
•••	( inverte	s B2 )		1 : Enabled	-	
FECV-L/MS :	Far End	d Code	Violation-L/MS	0 : Disable	d	
	( sets Z	2 = X	)	1 : Enabled	I	
	[X = 8	B <sub>10</sub> if fo	rmat = STS-1 : )	$\langle = 24_{10} \text{ otherw}$	rise ]	
ADV :	Advanc	:e SPE	NC pointer	0 : Disable	d	
			· · · P · · · · ·	1 : Enabled	1	
	[ See X	XXXX	X for a discussio	n of the use of t	this bit.]	
NDF :	New Da	ata Fla	g	0 : Disable	d	
				1 : Enabled	i	
NP3 :	New Po	pinter x	3	0 : Disable	d	
				1 : Enabled	i	
CV-P :	Code V	violation	ı-P	0 : Disable	d	
	( inverte	s B3 )	·	1 : Enabled	i	
FECV-P :	Far End	d Code	Violation-P	0 : Disable	d	
	(sets C	51[1:4]	= X :	1 : Enabled	1	
	$X = 8_1$		mat = SIS-1			
116 ·	$A = 24_1$	inned	iwise )		ч	
02.	( eate (	12 = 00	))	t · Enabler	4	
	1 9019 C	/ 00	10 /		•	
SHBE :	Single	Heade	r Bit Error	0 : Disable	d	
	•			1 : Enabled	ł	
	[ See X	XXXX	X for a discussio	n of the use of	this bit.]	
CRC10E :	CRC-1	0 Error		0 : Disable	d	
				1 · Enabler	1	

.

.

1.1

1 1	111114	11913	TTP12	TTP11	TTP10	TTP9	TTP8
TTP7	TTP6	TTP5	TTP4	ттрз	TTP2	TTP1	TTP0
TTP[15:0] :	Tra	nsmit Test	Pattem		) : Disabled Any other va order from T and repeats	lue is trans TP15 first t continuous	mitted in o TTP0 ly.
							,

ę

UP3IC0	UP2IC1	UP2IC0	UP1IC1	UP1IC0	UP0IC1	UPOICO
UP2D	UP1D	UPOD	UP3O	UP2O	UP1O	UP0O
: Մ	TIL Pin 'x' C	Output		0–1		
: Մ	TIL Pin 'x' D	rive contro	ł	0 : Pin is inp 1 : Pin is out	but tput	
[ <b>1:0]</b> : U	TIL Pin 'x' Ir	nterrupt Co	ntrol	00 : No inter 01 : Interrup 10 : Interrup 11 : Interrup	rupt t on falling t on rising e t on both ee	edge edge dges
a. the pin is	defined as	an input.				
ı this registe levels sens	er is read, th ed on the U	ne value in TIL[3:0] pir	the bottor ns. This wi	n four bits (   ill echo the L	[3:0] ) will b JPxO bit va	e UP[3:0 lues for t
red as outp	uts.					
	UP2D UP2D U U (1:0] : U (1:0] : U (1	UP2D UP1D UP1D UTIL Pin 'x' C UTIL Pin 'x' D UTIL Pin 'x' Ir UTIL Pin 'x' Ir terrupt is only generate terrupt is only generate this register is read, the levels sensed on the U red as outputs.	UP2D UP1D UP0D UP1D UP0D UTIL Pin 'x' Output UTIL Pin 'x' Drive contro UTIL Pin 'x' Interrupt Con UTIL Pin 'x' Interrupt Con UTIL Pin 'x' Interrupt Con terrupt is only generated by a char terrupt is only genera	UP2D UP1D UP0D UP3O   : UTIL Pin 'x' Output   : UTIL Pin 'x' Drive control   [1:0] : UTIL Pin 'x' Interrupt Control   terrupt is only generated by a change of sig   a. the pin is defined as an input.   this register is read, the value in the bottor   levels sensed on the UTIL[3:0] pins. This wired as outputs.	UP2D   UP1D   UP0D   UP3O   UP2O     :   UTIL Pin 'x' Output   0-1     :   UTIL Pin 'x' Drive control   0 : Pin is inp. 1 : Pin is out 1 : Interruption 2 : Interruptin 2 : Interruptin 2 : Interruption 2 : Int	UP2D   UP1D   UP0D   UP3O   UP2O   UP1O     :   UTIL Pin 'x' Output   0-1   0: Pin is input 1 : Pin is output   1: Pin is output     [1:0]:   UTIL Pin 'x' Interrupt Control   00: No interrupt 01 : Interrupt on falling 10 : Interrupt on rising of 11 : Interrupt on both ed terrupt is only generated by a change of signal level on UTILx if the a. the pin is defined as an input.     a this register is read, the value in the bottom four bits ([3:0]) will b levels sensed on the UTIL[3:0] pins. This will echo the UPxO bit value red as outputs.

rð.

1

×.,

4

		LSPIC1	LSPICO
			ISP
	L	1	
LSP pin state ( read only : a write to this	0–1 bit is ignored )		
LSP Interrupt Control	00 : No inter 01 : Interrup 10 : Interrup 11 : Interrupt	rupt t on falling t on rising e t on both ee	edge edge Iges
	LSP pin state (read only : a write to this LSP Interrupt Control	LSP pin state 0-1 (read only : a write to this bit is ignored ) LSP Interrupt Control 00 : No inter 01 : Interrup 10 : Interrup 11 : Interrup	LSP pin state 0-1 (read only : a write to this bit is ignored ) LSP Interrupt Control 00 : No interrupt 01 : Interrupt on falling 10 : Interrupt on both ec 11 : Interrupt on both ec

		Write /	Read - A	ddress	ss 34 (hex)							
D15												
		OCD	OOF		RDI_X-P	RDI-P	RDI-L/MS					
	LCD	SLM	AIS-P	LOP	AIS-L/MS	LOF	LOS					
						Te dawn y colorid a lan yn araa	D0					

R 56 Fault Management Interrupt Control

The bits in this register, when set, enable a change of state in the corresponding bit in the Fault Management Status Register to generate a Fault Management interrupt. When a bit in this register is cleared, a change of state in the corresponding bit in the Fault Management Status Register will NOT cause an interrupt.

**Transceiver Registers** 

....

R 57	Performance Management Statistics Interrupt Control
	Write / Read – Address 38 (hex)

E#15	E#14	E#13	E#12	E#11	E#10	E#09	E#08
E#07	E#06	E#05	E#04	E#03	E#02	E#01	E#00
<b>-</b>							D0

The bits in this register, when set, enable an update of an entry in the PM Statistics Table registers to generate a Performance Management interrupt. When a particular bit in this register is cleared, an update of the corresponding entry will NOT cause an interrupt.

**Transceiver Registers** 

\*1

l

.

<u>כוט</u>		OCD	OOF		RDI_X-P	RDI-P	RDI-L/M
	LCD	SLM	AIS-P	LOP	AIS-L/MS	LOF	LOS
l ocal defect	e ·						
LOS :	Lo	ss Of Sign	al defect				
LOF :	Lo - s - c	ss Of Fram set when O cleared who	ne defect [ ir OF persists en OOF is c	tegrated f for 3.03± leared for	rom OOF ] 0.03 ms 3.03±0.03 i	ns	
AIS-L/MS :	Ala	arm In Sign	al defect - I	_ine / Mult	iplexer Sect	ion level	
LOP :	Lo	ss Of ( SPI	E/VC) Point	er defect			
AIS-P :	Ala	arm In Sign	al defect -	Path level			
SLM :	Sig	gnal Label I	Mismatch de	efect			
LCD :	Lo - s - c	ss of Cell [ set when O cleared who	Delineation of CD persists en OCD is c	lefect [ int for 4.03± leared for	egrated fron 0.03 ms 4.03±0.03 (	n OCD] ms	
Remote defe	ects :						
RDI-L/MS :	Re	emote Defe	ct Indication	defect -	Line / Multip	lexer Sect	ion level
RDI-P :	Re	emote Defe	ct Indication	defect -	Path level		
RDI_X-P:	Re	emote Defe	ct Indicatior	(Extra)	defect - Pat	h level	
Local status	:						
OOF :	Ou - s - c	t Of Frame set on detected on of	e cting 5 cons detecting 2 c	ecutive fra	ame alignme ve frame alig	ent word m Inment wo	ismatche rd match
OCD :	01 - 5 - 0	It of Cell Deset on detection	elineation cting a cons	ecutive ce	ell HEC misn	natches	

~~

1

1

į

se registers nown in the t						1
se registers nown in the t	I					1
se registers nown in the t			L			1
	provide read able below :	access to th	e statist	ics in the table	. The bit map	of the
Reg Num	Address	Group	D15			D
R 59	40	PHY-S/RS	SEF			<u> </u>
R 60	44	PHY-L/MS			(	CV-L/M
R 61	48	PHY-L/MS			FEC	CV-L/M
R 62	4C	PHY-P	NDF			PJI
R 63	50	PHY-P	NP3			NJE
R 64	54	PHY-P				CV-F
R 65	58	PHY-P				FECV-F
R 66	5C	PHY-P				U
R 67	60	PHY-P				SLN
R 68	64	ATM-M				-
R 69	68	ATM-M				F
R 70	6C	ATM-M				נ
R 71	70	ATM-I				HEL
R 72	74	ATM-I	OCD			HEC
R 73	78	AAL-I				CE
and the second s	70					

N.B. When a register is read, the counts accessed through that register are reset to zero. If the count value read is all 1s, the counter has overflowed and the count value is not reliable.

## **Transceiver Registers**