

# LINEAR IC CMOS


## 8 BIT 4-CHANNEL D/A CONVERTER

### MB86021


#### CMOS 8-BIT 4-CHANNEL D/A CONVERTER

The Fujitsu MB86021 is a 8-bit 4-channel Digital to Analog Converter which is fabricated with Fujitsu CMOS Technology. The data latch and output buffer circuitry are provided on each channel which can operate independently selected by 2bit data.

- Resolution : 8-Bits (4-channels)
- Conversion Rate : 200k sps
- Digital Input Voltage : TTL Level
- Power Supply Voltage :  $\pm 5V$
- Low Power Dissipation : 38mW typ. at  $\pm 5V$
- Each channel operates independently
- On-chip Data Initialization & Power Down Function
- Reference voltage mode selection: On-chip or External generation
- Easy to take interface with micro processor (Parallel Data Input)



**PLASTIC PACKAGE  
DIP-24P-M03**



**PLASTIC PACKAGE  
FPT-24P-M02**

#### PIN ASSIGNMENT (TOP VIEW)

D0	1	24	RESET
D1	2	23	$\overline{PD}$
D2	3	22	$V_{DD}$
D3	4	21	VR2
D4	5	20	VR1
D5	6	19	AO0
D6	7	18	AO1
D7	8	17	AO2
C0	9	16	AO3
C1	10	15	$V_{SS}$
$\overline{WR}$	11	14	AG
$\overline{CE}$	12	13	DG


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

## ABSOLUTE MAXIMUM RATINGS (See NOTE)

Parameter	Symbol	Pin Name	Rating			Unit
			Min	Typ	Max	
Power supply voltage1	$V_{DD}$	$V_{DD}$	GND-0.3	—	7	V
Power supply voltage2	$V_{SS}$	$V_{SS}$	-7		GND+0.3	V
Digital input voltage		All digital input pins	GND-0.3		$V_{DD}+0.3$	
Analog input voltage	$V_1, V_2$	VR1,VR2	GND-0.3	—	$V_{DD}+0.3$	V
Analog output voltage	$V_{AO}$	AO0,AO1,AO2,AO3	$V_{SS}-0.3$	—	$V_{DD}+0.3$	V
Analog output voltage	$I_{AO}$	AO0,AO1,AO2,AO3	-10	—	10	mA
Storage temperature	Tstg		-40	—	125	°C

**NOTE:** Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# BLOCK DIAGRAM



## PIN DESCRIPTION

System	Pin Number	Symbol	Descriptions
Power Supply	22	$V_{DD}$	Power supply voltage 5V
	15	$V_{SS}$	Power supply voltage -5V
	13	DG	GND for Digital System
	14	AG	GND for Analog System
Digital Input	23	$\overline{PD}$	Power down control signal pin. The circuit is set power down when this pin goes to "L". This pin is pulled up by high resistance. TTL interface.
	24	$\overline{RESET}$	Reset input signal pin. The data at all channels is initialized when this pin goes to "L". At this time, the D/A output is set at D(A)=128. This pin is pulled up by high resistance. TTL interface.
	12	$\overline{CE}$	Chip enable signal pin. The data can be written when this pin goes to "L". This pin is pulled up by high resistance. TTL interface.
	11	$\overline{WR}$	Data write pin. The data from D0 to D7 is written when the rising edge (L → H) of this pin. TTL interface.
	9	C0	Channel selection signal pin. Channels are selected by following table. TTL interface.
	10	C1	
	1	D0	Data input signal pin. The digital data is read by the channel which is selected by C0 and C1 pins when the rising edge of $\overline{WR}$ (L → H), and analog output is shown correspond to that digital code. D0 is LSB and D7 is MSB. Code is set at 10000000 when reset. TTL interface.
	2	D1	
	3	D2	
	4	D3	
	5	D4	
	6	D5	
	7	D6	
	8	D7	
Analog Input	20	$VR_1$	Reference voltage (H level) input pin. $\frac{1}{2} V_{DD}$ is given by internal reference voltage circuitry to this pin when internal reference voltage mode. In this case, the capacitor between this pin and AG pin is required to limit noise generation. In case of external reference voltage mode, the reference voltage should be given from this pin.
	21	$VR_2$	Middle point of reference voltage input pin. This pin should be AG level when internal reference voltage mode. In case of external reference voltage mode, the middle point of reference voltage should be given from this pin.

**(Continued)**

System	Pin Number	Symbol	Descriptions
Analog Output	16	AO3	Analog output pin of channel 3. This pin is set to high-impedance state at Power Down.
	17	AO2	Analog output pin of channel 2. This pin is set to high-impedance state at Power Down.
	18	AO1	Analog output pin of channel 1. This pin is set to high-impedance state at Power Down.
	19	AO0	Analog output pin of channel 0. This pin is set to high-impedance state at Power Down.

## RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Pin Name	Value			Unit
			Min	Typ	Max	
Power supply voltage1	$V_{DD}$	$V_{DD}$	4.75	5.0	5.25	V
Power supply voltage2	$V_{SS}$	$V_{SS}$	-5.25	-5.0	-4.75	V
Digital input voltage	$V_{DI}$	All digital input pins	0	–	$V_{DD}$	V
Analog input voltage	$V_1$	VR1	-3.0	2.5	3.0	V
	$V_2$	VR2	$\frac{V_1-3.0}{2}$	0	$\frac{V_1+3.0}{2}$	V
Analog output load resistance	$R_{AL}$	AO0, AO1, AO2, AO3	20	–	–	k $\Omega$
Analog output load capacitance	$C_{AL}$		–	–	50	pF
Operating temperature	$T_a$		-20	–	70	°C

# ELECTRICAL CHARACTERISTICS

( $V_{DD}=4.75V$  to  $5.25V$ ,  $V_{SS}=-5.25V$  to  $-4.75V$ ,  $T_a=-20^{\circ}C$  to  $70^{\circ}C$ )

Parameter		Symbol	Pin Name	Conditions		Value			Unit
						Min	Typ	Max	
Power supply current 1		I <sub>DD1</sub>	V <sub>DD</sub>	No load	PD=“H”	—	3.8	7.5	mA
		I <sub>DD2</sub>			PD=“L ”	—	—	0.5	mA
Power supply current 2		I <sub>SS1</sub>	V <sub>SS</sub>		PD=“H”	−7.5	−3.8	—	mA
		I <sub>SS2</sub>			PD=“L ”	−0.5	—	—	mA
Digital Input	“L ” Voltage	V <sub>IL</sub>	All digital input pins		0	—	0.8	V	
	“H” Voltage	V <sub>IH</sub>			2.2	—	V <sub>DD</sub>	V	
	“L ” Current	I <sub>IL</sub>	D0 to D7, $\overline{WR}$	V <sub>DI</sub> =GND	−10	—	10	μA	
	“H” Current	I <sub>IH</sub>		V <sub>DI</sub> =V <sub>DD</sub>	−10	—	10	μA	
Pull upcurrent		I <sub>PLU</sub>	$\overline{PD}$ , $\overline{CE}$ , $\overline{RESET}$	V <sub>DI</sub> =GND	−100	−50	−25	μA	
$\overline{WR}$ “H” Width		t <sub>WHWR</sub>	$\overline{WR}$	Ref. to timing chart	200	—	—	ns	
$\overline{WR}$ “L” Width		t <sub>WLWR</sub>	$\overline{WR}$	Ref. to timing chart	200	—	—	ns	
Digital input “L” width		t <sub>WLRP</sub>	$\overline{RESET}$ , $\overline{PD}$	Ref. to timing chart	500	—	—	ns	
DATA set up time 1		t <sub>SD1</sub>	D0 to D7, $\overline{WR}$	Ref. to timing chart	100	—	—	ns	
DATA set up time 2		t <sub>SD2</sub>	C0, C1, $\overline{WR}$	Ref. to timing chart	100	—	—	ns	
$\overline{CE}$ set up time		t <sub>SCE</sub>	$\overline{CE}$ , $\overline{WR}$	Ref. to timing chart	0	—	—	ns	
DATA Hold time 1		t <sub>HD1</sub>	D0 to D7, $\overline{WR}$	Ref. to timing chart	50	—	—	ns	
DATA Hold time 2		t <sub>HD2</sub>	C0, C1, $\overline{WR}$	Ref. to timing chart	50	—	—	ns	
$\overline{CE}$ Hold time		t <sub>HCE</sub>	$\overline{CE}$ , $\overline{WR}$	Ref. to timing chart	0	—	—	ns	

(Continued)

(V<sub>DD</sub>=4.75V to 5.25V, V<sub>SS</sub>=−5.25V to −4.75V, Ta=−20°C to 70°C)

Parameter	Symbol	Pin Name	Conditions	Value			Unit
				Min	Typ	Max	
Rising time 1	t <sub>r1</sub>	$\overline{WR}$	Ref. to timing chart	0	–	50	ns
Falling time 1	t <sub>f1</sub>	$\overline{WR}$	Ref. to timing chart	0	–	50	ns
Rising time 2	t <sub>r2</sub>	D0 to D7, C0, C1, $\overline{CE}$ , $\overline{RESET}$ , $\overline{PD}$	Ref. to timing chart	0	–	50	ns
Falling time 2	t <sub>f2</sub>	D0 to D7, C0, C1, $\overline{CE}$ , $\overline{RESET}$ , $\overline{PD}$	Ref. to timing chart	0	–	50	ns
Resolution	Res	AO0, AO1, AO2, AO3		–	8	–	bits
Analog output Min. voltage	V <sub>AOL1</sub>		Input Code D(A)= 0 No external VR input VR1=open VR2=0V (AG)	(Typ.) −0.1	$-\frac{1}{2} \times V_{DD}$	(Typ.) +0.1	V
	V <sub>AOL2</sub>		External VR input VR1=V <sub>1</sub> VR2=V <sub>2</sub>	(Typ.) −0.1	2 x V <sub>2</sub> −V <sub>1</sub>	(Typ.) +0.1	V
Analog output Max. voltage	V <sub>AOH1</sub>		Input Code D(A)= 255 No external VR input VR1=open VR2=0V (AG)	(Typ.) −0.1	$\frac{127}{256} \times V_{DD}$	(Typ.) +0.1	V
	V <sub>AOH2</sub>		External VR input VR1=V <sub>1</sub> VR2=V <sub>2</sub>	(Typ.) −0.1	$V_1 \frac{V_1 - V_2}{128}$	(Typ.) +0.1	V
Analog input resistance	R <sub>I</sub>	VR <sub>1</sub>		30	50	200	kΩ
Analog input leak current	I <sub>AIH</sub>	VR <sub>2</sub>	V <sub>IH</sub> =V <sub>DD</sub>	−10	–	10	μA
	I <sub>AIL</sub>		V <sub>IL</sub> =V <sub>SS</sub>	−10	–	10	μA
Linearity error	LE	AO0, AO1, AO2, AO3	No external VR input VR1=open VR2=0V (AG)	−1.5	–	1.5	LSB
Differential linearity error	D <sub>LE</sub>			−1	–	1	LSB
Setting time	t <sub>S</sub>		Full scale change (Ref. to timing chart)	–	–	5	μs



## FUNCTION DESCRIPTION

TRUTH TABLE



$\overline{\text{PD}}$	$\overline{\text{RESET}}$	$\overline{\text{CE}}$	$\overline{\text{WR}}$	C0, C1	D0 to D7	Function
0	x	x	x	–	–	Power down
1	0	x	x	–	–	Initialization
1	1	1	x	–	No data input	No analog output change
1	1	0		Channel selection	Data input	Analog output change

Fig. 1 – DATA SET TIMING DIAGRAM



## SETTING OF ANALOG OUTPUT VOLTAGE


Data									Analog Output Voltage		
D(A)	D7	D6	D5	D4	D3	D2	D1	D0	VR1=Open VR2=0V (AG) (No external VR input)	VR1=V <sub>1</sub> VR2=0V (AG) (External VR1 input)	VR1=V <sub>1</sub> VR2=V <sub>2</sub> (External VR input)
255	1	1	1	1	1	1	1	1	$\frac{127}{256} \times V_{DD}$	$\frac{127}{128} \times V_1$	$\frac{V_1-V_2}{128} \times 127 + V_2$
254	1	1	1	1	1	1	1	0	$\frac{126}{256} \times V_{DD}$	$\frac{126}{128} \times V_1$	$\frac{V_1-V_2}{128} \times 126 + V_2$
253	1	1	1	1	1	1	0	1	$\frac{125}{256} \times V_{DD}$	$\frac{125}{128} \times V_1$	$\frac{V_1-V_2}{128} \times 125 + V_2$
⋮	⋮								$\frac{1}{256} \times V_{DD} \times (D(A)-128)$	$\frac{V_1}{128} \times (D(A)-128)$	$\frac{V_1-V_2}{128} \times (D(A)-128) + V_2$
129	1	0	0	0	0	0	0	1	$\frac{1}{256} \times V_{DD}$	$\frac{1}{128} \times V_1$	$\frac{V_1-V_2}{128} + V_2$
128	1	0	0	0	0	0	0	0	0	0	V <sub>2</sub>
127	0	1	1	1	1	1	1	1	$-\frac{1}{256} \times V_{DD}$	$-\frac{1}{128} \times V_1$	$\frac{V_1-V_2}{128} \times (-1) + V_2$
126	0	1	1	1	1	1	1	0	$-\frac{2}{256} \times V_{DD}$	$-\frac{2}{128} \times V_1$	$\frac{V_1-V_2}{128} \times (-2) + V_2$
⋮	⋮								⋮	⋮	⋮
2	0	0	0	0	0	0	1	0	$-\frac{126}{256} \times V_{DD}$	$-\frac{126}{128} \times V_1$	$\frac{V_1-V_2}{128} \times (-126) + V_2$
1	0	0	0	0	0	0	0	1	$-\frac{127}{256} \times V_{DD}$	$-\frac{127}{128} \times V_1$	$\frac{V_1-V_2}{128} \times (-127) + V_2$
0	0	0	0	0	0	0	0	0	$-\frac{1}{2} \times V_{DD}$	-V <sub>1</sub>	-(V <sub>1</sub> -V <sub>2</sub> ) + V <sub>2</sub>
1LSB									$\frac{1}{256} \times V_{DD}$	$\frac{1}{128} \times V_1$	$\frac{V_1-V_2}{128}$

\* Code is set at "10000000" when reset mode.

# ANALOG OUTPUT VOLTAGE RANGE


(VR1=OPEN, VR2=0V (AG))

**Fig. 2 – ON-CHIP REFERENCE VOLTAGE MODE**




(VR1= $V_1$ , VR2=0V (AG))

**Fig. 3 – EXTERNAL REFERENCE VOLTAGE MODE**



(VR1= $V_1$ , VR2= $V_2$ )


**Fig. 4 – EXTERNAL REFERENCE VOLTAGE MODE**



# TYPICAL APPLICATION CIRCUIT FOR EACH MODE


(VR1=OPEN, VR2=0V (AG))

Fig. 5 – ON-CHIP REFERENCE VOLTAGE MODE




(VR1=V<sub>1</sub>, VR2=0V (AG))

Fig. 6 – EXTERNAL REFERENCE VOLTAGE MODE




(VR1=V<sub>1</sub>, VR2=V<sub>2</sub>)


Fig. 7 – ON-CHIP REFERENCE VOLTAGE MODE




## TIMING DIAGRAM



PACKAGE DIMENSIONS



### 24-LEAD PLASTIC FLAT PACKAGE (CASE No.: FPT-24P-M02)



All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete Information sufficient for construction purposes is not necessarily given.

The Information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The Information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

# FUJITSU LIMITED

For further information please contact:

## **Japan**

FUJITSU LIMITED  
Electronic Devices  
International Operations Department  
KAWASAKI PLANT, 1015 Kamikodanaka,  
Nakahara-ku, Kawasaki-shi,  
Kanagawa 211, Japan  
Tel: (044) 754-3753  
FAX: (044) 754-3332

## **North and South America**

FUJITSU MICROELECTRONICS, INC.  
Semiconductor Division  
3545 North First Street  
San Jose, CA 95134-1804, USA  
Tel: (408) 922-9000  
FAX: (408) 432-9044/9045

## **Europe**

FUJITSU MIKROELEKTRONIK GmbH  
Am Siebenstein 6-10  
63303 Dreieich-Buchschlag,  
Germany  
Tel: (06103) 690-0  
FAX: (06103) 690-122

## **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE LIMITED  
No. 51 Bras Basah Road,  
Plaza By The Park,  
#06-04 to #06-07  
Singapore 0718  
Tel: 336-1600  
FAX: 336-1609