

A Schlumberger Company

# Memory <br> \$4.95 <br> Data Book 

## Table of Contents

Chapter 1 Product Index, Selection Guide, and Cross Reference
Numerical Index ..... 1-2
Selection Guide ..... 1-4
Cross Reference ..... 1-6
Chapter 2 Quality Assurance and Reliability
Introduction ..... 2-5
Incoming Quality Inspection ..... 2-5
Process Quality Control ..... 2-5
Quality Assurance ..... 2-8
Reliability ..... 2-9
Chapter 3 ECL RAMs ..... 3-3
Chapter 4 TTL RAMs ..... 4-3
Chapter 5 MOS STATIC RAMs ..... 5-3
Chapter 6 ECL PROMs ..... 6-3
Chapter 7 TTL PROMs
Data Sheets ..... 7-4
Isoplanar-Z ..... 7-18
Isoplanar-Z Programming ..... 7-20
Chapter 8 TTL Programmable Logic ..... 8-3
Chapter 9 Package Outlines ..... 9-3
Chapter 10 Field Sales Offices and ..... 10-3 Distributor Locations


| Product Index and Selection Guide | 1 |
| :--- | :--- |
| Quality Assurance and Reliability | 2 |
| ECL RAMs | 3 |
| TTL RAMs | 4 |
| MOS Static RAMs | 5 |
| ECL PROMs | 6 |
| TTL PROMs | 7 |
| TTL Programmable Logic | 8 |
| Ordering Information and Package Outlines | 9 |



## Numerical Index of Devices

F100K Series ECL
DC Family Electrical Specifications ..... 3-3, 6-3
F100145 $16 \times 4$-Bit Register File (RAM) ..... 3-6
F100402 $16 \times 4$-Bit Register File (RAM) ..... 3-12
F100415 $1024 \times 1$-Bit Static RAM ..... 3-16
F100Z416 $256 \times 4$-Bit PROM - Isoplanar-Z Fuse ..... 6-6
F100422 $256 \times 4$-Bit Static RAM ..... 3-22
F100474 $1024 \times 4$-Bit Static RAM ..... 3-28
F10K Series ECL
DC Family Electrical Specifications ..... 3-5, 6-5
F10145A $16 \times 4$-Bit Register File (RAM) ..... 3-30
F10402 $16 \times 4$-Bit Register File (RAM) ..... 3-34
F10415 $1024 \times 1$-Bit Static RAM ..... 3-38
F10Z416 $256 \times 4$-Bit PROM - Isoplanar-Z Fuse ..... 6-8
F10422 $256 \times 4$-Bit Static RAM ..... 3-44
F10474 $1024 \times 4$-Bit Static RAM ..... 3-50
93xxx Series TTL
TTL Family Electrical Specifications ..... 4-3, 7-3
$934151024 \times 1$-Bit Static RAM - Open Collector ..... 4-5
93 L415 $1024 \times 1$-Bit Static RAM - Low Power, Open Collector ..... 4-5
$93422 \quad 256 \times 4$-Bit Static RAM - Three State ..... 4-13
93 L422 $256 \times 4$-Bit Static RAM - Low Power, Three State ..... 4-19
$934251024 \times 1$-Bit Static RAM - Three State ..... 4-25
93L425 $1024 \times 1$-Bit Static RAM - Low Power, Three State ..... 4-25
$93 Z 450 \quad 1024 \times 8$-Bit PROM - Isoplanar-Z Fuse, Open Collector ..... 7-4
$93 Z 451 \quad 1024 \times 8$-Bit PROM - Isoplanar-Z Fuse, Three State ..... 7-4
$93479 \quad 256 \times 9$-Bit Static RAM - Three State ..... 4-33
$93 Z 510 \quad 2048 \times 8$-Bit PROM - Isoplanar-Z Fuse, Open Collector ..... 7-8
$93 Z 5112048 \times 8$-Bit PROM - Isoplanar-Z Fuze, Three State ..... 7-8
$93 Z 564 \quad 8192 \times 8$-Bit PROM - Isoplanar-Z Fuse, Open Collector ..... 7-12
$93 Z 565 \quad 8192 \times 8$-Bit PROM - Isoplanar-Z Fuse, Three State ..... 7-12
$93 Z 6112048 \times 8$-Bit PROM - Fast-Z Fuse, Three State ..... 7-16
$93 Z 667 \quad 8192 \times 8$-Bit PROM - Fast-Z Fuse, Three State ..... 7-17

## Numerical Index of Devices (Cont‘d)

MOS Static RAM
F1600 $\quad 65,536 \times 1$-Bit Static RAM ..... 5-3
F1600 $65,536 \times 1$-Bit Static RAM, Military Temperature Range ..... 5-10
F1601 $65,536 \times 1$-Bit Static RAM, Data Retention Version ..... 5-17
F1601 $65,536 \times 1$-Bit Static RAM, Data Retention Version, Military Temperature Range ..... 5-25
F1620 $\quad 16,384 \times 4$-Bit Static RAM ..... 5-33
F1621 $\quad 16,384 \times 4$-Bit Static RAM, Data Retention Version ..... 5-34
F1622 $\quad 16,384 \times 4$-Bit Static RAM ..... 5-35
F1623 $16,384 \times 4$-Bit Static RAM, Data Retention Version ..... 5-36
TTL Programmable Logic
$93 Z 458$ $16 \times 48 \times 8$ FPLA - Isoplanar-Z Fuse, Open Collector ..... 8-3
$93 Z 45916 \times 48 \times 8$ FPLA - Isoplanar-Z Fuse, Three State ..... 8-3
16P8B Programmable Logic Array ..... 8-16
16RP8B Programmable Logic Array ..... 8-16
16RP6B Programmable Logic Array ..... 8-16
16RP4B Programmable Logic Array ..... 8-16

## Selection Guide

Device ..... Page
F100K RAMs
$16 \times 4$-Bit Register File (RAM) F100145 ..... 3-6
$16 \times 4$-Bit Register File (RAM) ..... F100402 ..... 3-12
$1024 \times 1$-Bit RAM F100415 ..... 3-16
$256 \times 4$-Bit RAM F100422 ..... 3-22
$1024 \times 4$-Bit RAM F100474 ..... 3-28
F10K RAMs
$16 \times 4$-Bit Register File (RAM) F10145A ..... 3-30
$16 \times 4$-Bit Register File (RAM) ..... F10402 ..... 3-35
$1024 \times 1$-Bit RAM F10415 ..... 3-38
$256 \times 4$-Bit RAM ..... F10422 ..... 3-44
$1024 \times 4$-Bit RAM F10474 ..... 3-50
TTL RAMs
$1024 \times 1$-Bit RAM - Open Collector ..... 93415 ..... 4-5
$1024 \times 1$-Bit RAM - Low Power, Open Collector ..... 93 L415 ..... 4-5
$256 \times 4$-Bit RAM - Three State ..... 93422 ..... 4-13
$256 \times 4$-Bit RAM - Low Power, Three State ..... 43L422 ..... 4-19
$1024 \times 1$-Bit RAM - Three State ..... 93425 ..... 4-25
$2014 \times 1$-Bit RAM - Low Power, Three State ..... 93L425 ..... 4-25
$256 \times 9$-Bit RAM - Three State ..... 93479 ..... 4-33
MOS Static RAM
65,536 $\times 1$-Bit Static RAM ..... F1600 ..... 5-3
$63,536 \times 1$-Bit Static RAM, Military Temperature Range F1600 ..... 5-10
$65,536 \times 1$-Bit Static RAM, Data Retention Version ..... F1601 ..... 5-17
$65,536 \times 1$-Bit Static RAM, Data Retention Version, Military Temperature Range ..... F1601 ..... 5-25
$16,384 \times 4$-Bit Static RAM F1620 ..... 5-33
$16,384 \times 4$-Bit Static RAM, Data Retention Version ..... F1621 ..... 5-34
$16,384 \times 4$-Bit Static RAM ..... F1622 ..... 5-35
$16,384 \times 4$-Bit Static RAM, Data Retention Version F1623 ..... 5-36
F100K PROM
$256 \times 4$-Bit PROM - Isoplanar-Z Fuse F100Z416 ..... 6-6
F10K PROM
$256 \times$ 4-Bit PROM - Isoplanar-Z Fuse F10Z416 ..... 6-8

## Selection Guide (Cont'd)

TTL PROMs
$1024 \times 8$-Bit PROM - Open Collector ..... $93 Z 450$ ..... 7-4
$1024 \times 8$-Bit PROM - Three State ..... $93 Z 451$ ..... 7-4
$2048 \times 8$-Bit PROM - Open Collector ..... $93 Z 510$ ..... 7-8
$2048 \times 8$-Bit PROM - Three State ..... $93 Z 511$ ..... 7-8
$8192 \times 8$-Bit PROM - Open Collector ..... $93 Z 564$ ..... 7-12
$8192 \times 8$-Bit PROM - Three State ..... $93 Z 565$ ..... 7-12
$2048 \times 8$-Bit PROM - Three State ..... $93 Z 611$ ..... 7-16
$8192 \times 8$-Bit PROM - Three State ..... $93 Z 667$ ..... 7-17
Isoplanar-Z Junction Fuse Principles and Programming ..... 7-18
Isoplanar-Z TTL PROM Current-Ramp Programming Specifications ..... 7-20
Isoplanar-Z TTL PROM Current-Pulse Programming Specifications ..... 7-22
TTL Programmable Logic
$16 \times 48 \times 8$ FPLA - Open Collector ..... $93 Z 458$ ..... 8-3
$16 \times 48 \times 8$ FPLA - Three State ..... $93 Z 459$ ..... 8-3
Programmable Logic Array ..... 16P8B ..... 8-16
Programmable Logic Array ..... 16RP8B ..... 8-16
Programmable Logic Array ..... 16RP6B ..... 8-16
Programmable Logic Array ..... 16RP4B ..... 8-16

# ECL/TTL/CMOS RAMs and PROMs Cross Reference Guide 

| FSC P/N | Org | Output | $\mathrm{T}_{\text {AA }}$ | Pkg Pins | Other Features | AMD | Harris | Hitachi | INMOS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 10145A | 16x4 | ECL | 9 | 24 | REG FILE |  |  | HD10145 |  |
| 100145 | $16 \times 4$ | ECL | 9 | 24 | REG FILE |  |  | HD100145 |  |
| 10402 | 16x4 | ECL | 6 | 16 | REG FILE |  |  |  |  |
| 100402 | 16x4 | ECL | 6 | 16 | REG FILE |  |  |  |  |
| 10415 | $1 \mathrm{Kx1}$ | ECL | 10 | 16 |  | AM10415 |  | HM2110/12 |  |
| 100415 | 1Kx1 | ECL | 10 | 16 |  | AM100415 |  | HD100415 |  |
| 10422 | 256x4 | ECL | 10 | 24 |  | AM10422 |  | HD10422 |  |
| 100422 | 256x4 | ECL | 10 | 24 |  | AM100422 |  | HD100422 |  |
| 93415 | $1 \mathrm{Kx1}$ | OC | 30/25 | 16 |  | AM93415 |  |  |  |
| 93 L 415 | 1Kx1 | OC | 45/35 | 16 |  |  |  |  |  |
| 93425 | $1 \mathrm{Kx1}$ | TS | 30/25 | 16 |  | AM93425 |  |  |  |
| 93L425 | $1 \mathrm{Kx1}$ | TS | 45/35 | 16 |  |  |  |  |  |
| 93419 | 64x9 | OC | 45/35 | 28 |  |  |  |  |  |
| 93422 | 256x4 | TS | 45/35 | 22 |  | AM93422 |  |  |  |
| 93 L 422 | 256x4 | TS | 60/45 | 22 |  | AM93L422 |  |  |  |
| 93479 | 256x9 | TS | 45/35 | 22 |  |  |  |  |  |
| $10 Z 416$ | 256x4 | ECL | 20 | 16 |  |  |  |  |  |
| 100Z416 | 256x4 | ECL | 20 | 16 |  |  |  |  |  |
| $93 Z 450$ | $1 \mathrm{Kx8}$ | OC | 40/35 | 24 |  | AM27S180 | HM7680 | HN25088 |  |
| $93 Z 450$ | $1 \mathrm{Kx8}$ | OC | 40/35 | 24 | SLIMLINE | AM27S280 |  |  |  |
| $93 Z 451$ | 1Kx8 | TS | 40/35 | 24 |  | AM27S181 | HM7681 | HN25089 |  |
| $93 Z 451$ | $1 \mathrm{Kx8}$ | TS | 40/35 | 24 | SLIMLINE | AM27S281 |  |  |  |
| $93 Z 510$ | 2 Kx 8 | OC | 45 | 24 |  | AM27S190 |  | HN25168 |  |
| 937510 | $2 \mathrm{Kx8}$ | OC | 45 | 24 | SLIMLINE | AM27S290 |  |  |  |
| 932511 | $2 \mathrm{Kx8}$ | TS | 45 | 24 |  | AM27S191 | HM76161 | HN25169 |  |
| 937511 | 2Kx8 | TS | 45 | 24 | SLIMLINE | AM27S291 |  |  |  |
| 937564 | 8 Kx 8 | OC | 55/45 | 24 |  |  |  |  |  |
| $93 \mathrm{Z565}$ | $8 \mathrm{Kx8}$ | TS | 55/45 | 24 |  | AM27S49 | HM76641 |  |  |
| F1600 | $64 \mathrm{Kx1}$ | SMOS | 70/55/45 | 22 |  |  |  | HN6287 | IMS1600 |


| Fujitsu | MMI | Motorola | Nat'I | NEC | Raytheon | Signetics |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | MCM10145 |  | TI |  |  |  |
|  | MCM10H145 |  |  |  |  |  |
|  |  |  |  |  |  |  |
| MBM10415 |  | DM10415 |  | 10415 |  |  |
| MBM100415 |  | DM10422 |  | 100415 |  |  |
| MBM10422 |  |  | 10422 |  |  |  |
| MBM100422 |  |  |  |  |  |  |

MCM93415
MCM93425


Fairchild Memory Products Listed on
Military Jan Qualified Products List (QPL) - 38510 ${ }^{3}$
Jan Part Numbering System

| J | M38510/ | $\mathbf{2 3 1}$ | $\mathbf{0 2}$ |  | B | E |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Jan Designator | General | Refers to | Defines | Processing | Defines | Lead Finish |
| Cannot be Marked | Procurement | Slash Sheet | Device | Level | Package | A Hot Solder Dip |
| "J" Unless | Spec |  | Type | S | Type | B Tin Plate |
| Qualified by |  |  |  | B | Per | C Gold Plate |
| DESC-EQM |  |  |  |  | Slash | X Lead Finish A,B, |
|  |  |  |  |  | Sheet | or C |

## TTL RAMs

| Fairchild Generic $\mathbf{P /} \mathbf{N}^{1}$ | Jan Slash No. ${ }^{2}$ | Jan QPL Part | Organization | Access Time $\left(T_{A A}\right)$ |
| :---: | :---: | :---: | :---: | :---: |
| 93422DMQB | 23110BWA | 11 | 256X4, TS | 60 ns |
| FMQB | 23110BXA | II | 256X4, TS | 60 ns |
| LMQB | 23110BYC | 11 | 256X4, TS | 60 ns |
| 93422ADMQB | 23114BWA | 11 | 256X4, TS | 45 ns |
| AFMQB | 23114BXA | II | 256X4, TS | 45 ns |
| ALMQB | 23114BYC | 11 | 256X4, TS | 45 ns |
| 93L422DMQB | 23112BWA | 1 | 256X4, TS, LP | 75 ns |
| FMQB | 23112BXA | 1 | 256X4, TS, LP | 75 ns |
| LMQB | 23112BYC | 1 | 256X4, TS, LP | 75 ns |
| 93L422ADMQB | 23115BWA | 1 | 256X4, TS, LP | 55 ns |
| AFMQB | 23115BXA | 1 | 256X4, TS, LP | 55 ns |
| ALMQB | 23115BYC | 1 | 256X4, TS, LP | 55 ns |
| 93L415DMQB | 23103BEA | I | 1KX1, OC | 70 ns |
| FMQB | 23103BFA | 1 | 1KX1, OC | 70 ns |
| 93425DMQB | 23102BEA | 1 | 1KX1, TS | 60 ns |
|  |  |  |  | $(T W S A=15, T W H D=5)$ |
|  | 23106BEA | 1 | 1KX1, TS | $\begin{aligned} & 60 \mathrm{~ns} \\ & (T W S A=10, T W H D=10) \end{aligned}$ |
| FMQB | 23102BFA | I | 1KX1, TS | $\begin{aligned} & 60 \mathrm{~ns} \\ & (\mathrm{TWSA}=15, \mathrm{TWHD}=5) \end{aligned}$ |
|  | 23106BFA | 1 | 1KX1, TS | $\begin{aligned} & 60 \mathrm{~ns} \\ & (T W S A=10, T W H D=10) \end{aligned}$ |
| 93425ADMQB | 23108BEA | 1 | $1 \mathrm{KX1}, \mathrm{TS}$ | $45 \mathrm{~ns}$ |
| FMQB | 23108BFA | 1 | $1 \mathrm{KX1}, \mathrm{TS}$ | $45 \mathrm{~ns}$ |
| 93L425DMQB | 23104BEA | 1 | 1KX1, TS, LP | 70 ns |
| FMQB | $23104 \mathrm{BFA}$ | 1 | 1KX1, TS, LP | 70 ns |
| 93L425ADMQB | 23113BEA | 1 | $1 \mathrm{KX1}, \mathrm{TS}, \mathrm{LP}$ | 50 ns |
| FMQB | $23113 \mathrm{BFA}$ | 1 | 1KX1, TS, LP | 50 ns |

## TTL PROMs

| Fairchild <br> Generic P/N ${ }^{1}$ | Jan Slash No. ${ }^{2}$ | Jan QPL Part | Organization | Access Time <br> $\left(T_{A A}\right)$ |
| :--- | :--- | :---: | :--- | :---: |
| $93 Z 511$ DMQB | $21002 B J A$ | 1 | $2 K X 8$, TS | 100 ns |
|  | $21004 B J A$ | 1 | $2 K X 8$, TS | 55 ns |

## Notes

'Fairchild HI-REL generic QB product is processed to Hi-Rel level QB flow (in full compliance with MIL-STD-883) of Figure 2-2 and tested to the limits specified in individual data sheets under DC, AC, and functional (FN) performance characteristics.
${ }^{2}$ Fairchild JAN product is processed to HI-REL JAN flow per MIL-M38510 and MIL-STD-883 and tested per the DC, AC, and FN performance characteristics of the respective military slash sheet.
${ }^{3}$ Check Qualified Product List (QPL) - 38510 for current JAN listings.

## Legend

TS = Three-State
$A=$ Highspeed Version
OC= Open Collector
LP = Low Power Version

Notes

| Product Index and Selection Guide | 1 |
| :--- | :--- |
| Quality Assurance and Reliability | 2 |
| ECL RAMs | 3 |
| TTL RAMs | 4 |
| MOS Static RAMs | 5 |
| ECL PROMs | 6 |
| TTL PROMs | 7 |
| TTL Programmable Logic | 8 |
| Ordering Information and Package Outlines | 9 |

# Quality Assurance and Reliability 

## Introduction

All Fairchild Memory and High Speed Logic Products are manufactured to strict quality and reliability standards. Product conformance to these standards is insured by careful monitoring of the following functions: (1) incoming quality inspection, (2) process quality control, (3) quality assurance, and (4) reliability.

## Incoming Quality Inspection

Purchased piece parts and raw materials must conform to purchase specifications. Major monitoring programs are the inspection of package piece parts, inspection of raw silicon wafers, and inspection of bulk chemicals and materials. Two other important functions of incoming quality inspection are to provide real-time feedback to vendors and in-house engineering, and to define and initiate quality improvement programs.

## Package Piece Parts Inspection

Each shipment of package piece parts is inspected and accepted or rejected based on AQL sampling plans. Inspection tests include both inherent characteristics and functional use tests. Inherent characteristics include physical dimensions, color, plating quality, material purity, and material density. Functional use tests for various package piece parts include die attach, bond pull, seal, lid torque, salt atmosphere, lead fatigue, solderability, and mechanical strength. In these tests, the piece parts are sent through process steps that simulate package assembly. The units are then destructively tested to determine whether or not they meet the required quality and reliability levels.

## Silicon Wafer Inspection

Each shipment of raw silicon wafers is accepted or rejected based on AQL sampling plans. Raw silicon wafers are subjected to non-destructive and destructive tests. Included in the testing are flatness, physical dimensions, resistivity, oxygen and carbon content, and defect densities. The test results are used to accept or reject the lot.

## Bulk Chemical and material Inspection

Bulk chemicals and materials play an important role in any semiconductor process. To insure that the bulk chemicals and materials used in processing Fairchild wafers are the highest quality, they are stringently tested for trace impurities and particulate or organic contamination. Mixtures are also analyzed to verify their chemical make-up.

Incoming inspection is only the first step in determining the acceptability of bulk chemicals and materials. After acceptance, detailed documentation is maintained to correlate process results to various vendors and to any variations found in mixture consistency.

## Process Quality Control

Process quality is maintained by establishing and maintaining effective controls for monitoring the wafer fabrication process, reporting the results of the monitors, and initiating valid measurement techniques for improving quality and reliability levels.

## Methods of Control

The process quality control program utilizes the following methods of control: (1) process audits, (2) environmental monitors, (3) process monitors, (4) lot acceptance inspections, (5) process qualifications, and (6) process integrity audits. These methods of control, defined below, characterize visually and electrically the wafer fabrication operation.

Process Audit - Audits concerning manufacturing operator conformance to specification. These are performed on all operations critical to product quality and reliability.

Environmental Monitor-Monitors concerning the process environment, i.e., water purity, air temperature/ humidity, and particulate count.

Process Monitor - Periodic inspection at designated process steps for verification of manufacturing inspection and maintenance of process average. These inspections provide both attribute and variables data.

Lot Acceptance - Lot by lot sampling. This sampling method is reserved for those operations deemed as critical and, as such, requiring special attention.

Process Qualification - Complete distributional analysis is run to specified tolerance averages and standard deviations. These qualifications are typically conducted on deposition and evaporation processes, i.e., epi, aluminum, vapox, and backside gold.

Process Integrity Audit - Special audits conducted on oxidation and metal evaporation processes (CV driftoxidation; SEM evaluation - metal evaporation).

## Quality Assurance and Reliability

## Data Reporting

Process quality control data is recorded on an attribute or variable basis as required; control charts are maintained on a regular basis. This data is reviewed at periodic intervals and serves as the basis for judging the acceptability of specific processes. Summary data from the various process quality control operations are relayed to cognizant line, engineering and management
personnel in real time so that, if appropriate, the necessary corrective actions can be immediately taken.

## Process Flow

Figure 2-1 shows the integration of the various methods of control into the wafer fabrication process flow. The process flow chart contains examples of the process quality controls and inspections utilized in the manufacturing operation.

Fig. 2-1 Process Flow Chart


## Process Controls (Examples)

A. Environmental
B. Chemical supplies
C. Substrate exam. (resistivity, flatness, thickness, crystal perfection, etc.)
D. Photoresist evaluation
E. Mask inspections
A. Process audit
A. Process audit/qualification
B. Environmental
C. Process monitors (thickness, pinhole and crack measurements)
E. C V Plotting
F. Calibration
A. Process audits
B. Environmental
C. Visual examinations
D. Photoresist evaluation (preparation, storage, application, baking, development and removal),
E. Etchant controls
F. Exposure controls (intensity, uniformity)

## Quality Assurance and Reliability

Fig. 2-1 Process Flow Chart (cont'd.)

A. Process audits/qualification
B. Environmental
C. Temperature profiling
D. Quartz cleaning
E. Calibration
F. Electrical tests
(resistivity, breakdown
voltages, etc.)
A. Process audits/qualification
B. Environmental
C. Visual examinations
D. Epitaxy controls
(thickness, resistivity cleaning, visual examination)
E. Metallization controls
(thickness, temperature cleaning, SEM, C V plotting)
F. Glassivation controls
(thickness, dopant concentraton, pinhole and crack measurements)
A. Process audit
B. Environments
C. Visual examinations
A. Process audit
B. Inspection

## Quality Assurance and Reliability

## Quality Assurance

To assure that all product shipped meets both internal Fairchild specifications for standard product and customer specifications in the case of negotiated specs, a number of QA inspections throughout the assembly process flow (Figure 2-2) are required.

The Hi-Rel and Standard Rel Assembly and Test Flows are shown below to provide a clearer understanding of

Fig. 2-2 HI-REL (Level B) Assembly and Test Flow (per MIL-STD-883, Methods 5004, 5005)
the operations performed. Flows, much more detailed than the flows in Figures 2-2 and 2-3, govern the assembly and test of devices to Fairchild's specifications.

The Product built to the Hi-Rel Level B Assembly and Test Flow meet the requirements of MIL-STD-883 (Test Methods and Procedures for Microcircuits).


Seal
Stabilization Bake Method 1008, Cond. C

Temperature Cycle Method 1010, Cond. C

Tin Plate (Where Applicable)

QC Lead Finish Inspection
Constant Acceleration Method 2001, Cond. D (LSI Packages) or Cond E

Fine Leak (Flatpak's) Method 1014, Cond. B

Gross Leak (Flatpak's) Method 1014, Cond. C

Lead Clip
Tin Reflow (as Applicable)

QC Tin Reflow Inspection

Electrical Test (Pre Burn-In)

100\% Programming (When Applicable)
Burn-In Method 1015

Electrical Test (Room)

Percent Defective Allowable (PDA) Calculation (5\% Maximum) DC Only Non-Programmable Product, DC and FN only Programmable Product

QC PDA Verification

QC Group A Electrical Test (Room)

Electrical Test (Cold)
QC Group A Electrical Test (Cold)

Solder Finish (Where Applicable)
QC Solder Lead Finish Inspection (Where Applicable)

Fine Leak (DIP's \& LCC's) Method 1014, Cond. B
Gross Leak (DIP's \& LCC's) Method 1041, Cond. C

Mark
Electrical Test (Hot)

QC Group A, Electrical Test (Hot)
Programmability Sample (When Applicable)
Electrical Test (Hot) of Programmed Samples (When Applicable)
Electrical Test (Cold) of Programmed Samples (When Applicable)
Electrical Test (Room) of Programmed Samples (When Applicable)

External Visual Inspection, Method 2009

## NOTE

The sequence of Operations Between Pre Burn-in Electrical Test and Hot Electrical Test May Differ Slightly for some products'.

QC External Visual Inspection
QC Fine \& Gross Leak Methods 1014, Cond. B \& Method 1014, Cond. C (Subgroup B-7)

DC Electrical Screen of QC Seal Test Samples
External Visual of QC Seal Test Samples, Method 2009
QC Internal Visual/Mechanical Method 2014 (Subgroup B-4)

QC Solderability Method 2003 (Subgroup B-3)

QC Bond Strength Method 2011 (Subgroup B-5)
QC Resistance to Solvents Methods 2015 (Subgroup B-2)

QC Physical Dimensions Method 2016
(Subgroup B-1)
Pack
Quality Conformance Inspection (QCI) Method 5005 (Group C \& D)

QC Data Check

Shipping Clearance

QA Plant Clearance/Buy-Off

## Fig. 2-3 STD-REL Assembly and Test Flow

| QC First Optical Inspection |
| :---: |
| Wafer Saw |
| Die Plate |
| QC Frame Attach Inspection |
| Frame Attach |
| Die Attach |
| QC Die Attach Monitor |
| Lead Bond |
| QC Bond Strength Monitor |
| Internal Visual (3rd Optical) |
| QC 3rd Optical Inspection |
| QC Torque Test Monitor |
| Seal |
| External Visual (4th Optical) |
| QC 4th Optical Inspection |
| Temperature Cycle |
| Tin Plate (Where Applicable) |
| QC Lead Finish Inspection |
| Fine Leak (Flatpak's) |
| Gross Leak (Flatpak's) |
| Lead Clip |
| Mark |
| Electrical Test (Room) |



## NOTE

The Sequence Of Operations Between Mark and Hot Electrical Test May Differ Slightly For Some Products.

## Quality Assurance and Reliability

## Reliability

A number of programs, among them qualification testing, reliability monitoring, failure analysis, and reliability data collection and presentation, are maintained.

## Qualification Programs

All products receive reliability qualification prior to the product being released for shipment. Qualification is required for (1) new product designs, (2) new fabrication processes or (3) new packages or assembly processes. Stress tests are run in accordance to test methods described in MIL-STD-883. Test results are evaluated against existing reliability levels, and must be better than or equal to current product for the new product to receive qualification.

New Product Designs - Receive, as a minimum, $+125^{\circ} \mathrm{C}$ operating life tests. Readouts are normally scheduled at 168 hours, 500 hours, 1000 hours and 2000 hours. The samples stressed are electrically good units from initial wafer runs. Additional life testing, consisting of hightemperature operating life test, 85/85 humidity bias tests, bias pressure pot (BPTH) tests, mechanical series or thermal series may be run as deemed necessary. Redesigns of existing device layouts are considered to be new product designs, and full qualification is necessary.

New Fabrication Processes - Qualifications are designed to evaluate the new process against the current process. Stress tests consist of operating life test, hightemperature operating life test, $85 / 85$ humidity bias test and/or biased pressure pot (BPTH) test. In addition, package environment tests may be performed, such as Thermal Series or Mechanical Series. Evaluations are performed on various products throughout the development stages of the new process. Units stressed are generally from split wafer runs. All processing is performed as a single wafer lot up to the new process steps, where the lot is split for the new and the current process steps. Then the wafers are recombined, and again processed as a single wafer lot. This allows for controlled evaluation of the new process against the standard process. Both significant modifications to existing process and transferring existing products to new fabrication plants are treated as a new process.

New Packages or Assembly Processes - Qualifications are performed for new package designs, changes to existing piece parts, changes in piece part vendors, and
significant modification to assembly process methods. In general, samples from three assembly runs are stressed to a matrix in accordance to MIL-STD-883, Method 5005 , group B, group C, subgroup 2, and group D ( Table 2-1). In addition, $+100^{\circ} \mathrm{C}$ operating life tests, 85/85 humidity bias tests, biased pressure pot (BPTH) tests and unbiased pressure pot tests are performed for plastic packages.

## Reliability Monitors

Reliability testing of mature products is performed to establish device failure rates, and to identify problems occuring in production. Samples are obtained on a regular basis from production. These units are stressed with operating life tests or package environmental tests. The results of these tests are summarized and reported. When a problem is identified, the respective engineering group is notified, impact on the customer is reviewed and a corrective action plan is implemented.

Current testing levels are in excess of 14,000 units per year stressed with operating life tests, and 23,000 units per year stressed with package environmental tests.

## Failure Analysis

Failure analysis is performed on all units failing reliability stress tests. Failure analysis is offered as a service to support manufacturing and engineering, and to support customer returns and customer requested failure studies. The failure analysis procedure used has been established to provide a technique of sequential analysis. This technique is based on the premise that each step of analysis will provide information of the failure without destroying information to be obtained from subsequent steps. The ultimate purpose is to uncover all underlying failure mechanisms through complete, in-depth, defect analysis. The procedure places great emphasis on electrical analysis, both external before decapsulation, and internal micro-probing. Visual examinations with high magnification microscopes or SEM analysis are used to confirm failure mechanisms. Results of the failure analysis are recorded and, if abnormalities are found, reported to engineering and/or manufacturing for corrective action.

## Data Collection and Presentation

Product reliability is controlled by first stressing the product, and then feeding back results to manufacturing and engineering. This feedback takes two forms. There

## Quality Assurance and Reliability

is a formal monthly Reliability Summary distributed to all groups. The summary shows current product failure rates, highlights problem areas, and shows the status of qualification and corrective action programs. Less formal feedback is obtained by including reliability personnel at
all product meetings, which gives high visibility to the reliability aspects of various products. As a customer service, product reliability data is compiled and made available upon request.

Table 2-1 Package Environmental Stress Matrix

| Test | MIL-STD-883 |  |
| :---: | :---: | :---: |
|  | Method | Condition |
| Group B <br> Subgroup 1 Physical dimensions | 2016 |  |
| Subgroup 2 <br> Resistance to solvents | 2015 |  |
| Subgroup 3 Solderability | 2003 | Soldering temperature $+245 \pm 5^{\circ} \mathrm{C},+260 \pm 5^{\circ} \mathrm{C}$ (Lcc only) |
| Subgroup 5 Bond strength <br> (1) Thermocompression <br> (2) Ultrasonic or wedge | 2011 | (1) Test condition C or D <br> (2) Test condition C or D |
| Group C <br> Subgroup 2 Temperature cycling Constant acceleration | $\begin{aligned} & 1010 \\ & 2001 \end{aligned}$ | Test condition C $\left(-65^{\circ} \mathrm{C}\right.$ to $\left.+150^{\circ} \mathrm{C}\right)$ <br> Test condition $\mathrm{E}(30 \mathrm{Kg}), \mathrm{Y}_{1}$ orientation and $\mathrm{X}_{1}$ orientation (where avallable) <br> Test condition $\mathrm{D}(20 \mathrm{Kg})$ for packages over 5 gram weight or with seal ring greater than 2 inches |
| Seal <br> (a) Fine <br> (b) Gross <br> Visual examination End-point electrical parameters | 1014 |  |
| Group D <br> Subgroup 2 <br> Lead integrity Seal <br> (a) Fine <br> (b) Gross | $\begin{aligned} & 2004 \\ & 1014 \end{aligned}$ | Test condition B2 (lead fatigue) As applicable |

## Quality Assurance and Reliability

Table 2-1 Package Environmental Stress Matrix (cont'd.)

| Test |  | MIL-STD-883 |
| :---: | :---: | :---: |
|  | Method | Condition |
| Subgroup 3 <br> Thermal shock <br> Temperature cycling <br> Moisture resistance <br> Seal <br> (a) Fine <br> (b) Gross <br> Visual examination <br> End-point electrical parameters | $\begin{aligned} & 1011 \\ & 1010 \\ & 1004 \\ & 1014 \end{aligned}$ | Test conditiori $\mathrm{B}\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right) 15$ cycles minimum Test condition $\mathrm{C}\left(-65^{\circ} \mathrm{C}\right.$ to $\left.+150^{\circ} \mathrm{C}\right) 100$ cycles minimum |
| Subgroup 4 <br> Mechanical shock <br> Vibration, variable frequency <br> Constant acceleration <br> Seal <br> (a) Fine <br> (b) Gross <br> Visual examination <br> End-point electrical parameters | $\begin{aligned} & 2002 \\ & 2007 \\ & \\ & 2001 \\ & 1014 \end{aligned}$ | Test condition B (1500G, 0.5 ms ) Test condition A (20G) <br> Same as group C, subgroup 2 |
| Subgroup 5 <br> Salt atmosphere <br> Seal <br> (a) Fine <br> (b) Gross <br> Visual examination | $\begin{aligned} & 1009 \\ & 1014 \end{aligned}$ | Test condition A minimum (24 hours) As applicable |
| Subgroup 6 Internal water-vapor content | 1018 |  |
| Subgroup 7 <br> Adhesion of lead finish | 2025 |  |
| Subgroup 8 Lid Torque | 2024 | As applicable (prior to 883C, this test was part of Subgroup D-7) |

Other tests performed which are not included in Group B, C or D:

| Die Shear | 2019 |  |
| :--- | :---: | :--- |
| Radiography | 2012 | (Prior to 1984, this test was not performed) |

Notes


## F100K DC Family Specifications

DC characteristics for the F100K series family parametric limits listed below are guaranteed for the entire F100K ECL family unless specified on the individual data sheet.

Absolute Maximum Ratings: Above which the useful life may be impaired 1

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Maximum Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) | $+175^{\circ} \mathrm{C}$ |
| Supply Voltage Range | -7.0 V to +0.5 V |
| Input Voltage (dc) | $\mathrm{V}_{\mathrm{EE}}$ to +0.5 V |
| Output Current (dc Output HIGH) | -50 mA |
| Operating Range ${ }^{2}$ | -5.7 V to -4.2 V |
| Lead Temperature (Soldering 10 sec) | $300^{\circ} \mathrm{C}$ |

DC Characteristics: $\mathrm{V}_{\mathrm{EE}}=-4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}, \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, Note 3

| Symbol | Characteristic | Min | Max | Unit | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | -1025 | -880 | mV |  | Loading with$50 \Omega \text { to }-2.0 \mathrm{~V}$ |
| VOL | Output LOW Voltage | -1810 | -1620 | mV | or VIL(min) |  |
| VOHC | Output HIGH Voltage | -1035 |  | mv | $\begin{aligned} & V_{I N}=V_{I H}(\min ) \\ & \text { or } V_{I L}(\max ) \end{aligned}$ |  |
| Volc | Output LOW Voltage |  | -1610 | mV |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | -1165 | -880 | mV | Guaranteed HIGH Signal for All Inputs |  |
| VIL | Input LOW Voltage | -1810 | -1475 | mV | Guaranteed LOW Signal for All Inputs |  |
| IIL | Input LOW Current | 0.50 |  | $\mu \mathrm{A}$ | $V_{\text {IN }}=V_{\text {IL }}(\mathrm{min})$ |  |

1. Unless specified otherwise on individual data sheet.
2. Parametric values specfied at -4.8 V to -4.2 V .
3. The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

All ECL RAM products (except for Register File RAMs) in ceramic packages: dual-in-line, and flatpak are polyimide die-coated to decrease sensitivity to alpha particles emitted primarily by the seal glass and ceramic of the package.

## F100K DC Family

## Specifications

DC Characteristics: $\mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}, \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, Note 3

| Symbol | Characteristic | Min | Max | Unit | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | -1020 | -870 | mV | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}(\max )}$ | Loading with$50 \Omega \text { to }-2.0 \mathrm{~V}$ |
| VOL | Output LOW Voltage | -1810 | -1605 | mV | or VIL(min) |  |
| VOHC | Output HIGH Voltage | -1030 |  | mv | $\begin{aligned} & V_{I N}=V_{I H}(\min ) \\ & \text { or } V_{I L}(\max ) \end{aligned}$ |  |
| Volc | Output LOW Voltage |  | -1595 | mV |  |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage | -1150 | -880 | mV | Guaranteed HIGH Signal for All Inputs |  |
| VIL | Input LOW Voltage | -1810 | -1475 | mV | Guaranteed LOW Signal for All Inputs |  |
| I/L | Input LOW Current | 0.50 |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}}($ min $)$ |  |

DC Characteristics: $\mathrm{V}_{\mathrm{EE}}=-4.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}, \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, Note 3

| Symbol | Characteristic | Min | Max | Unit | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | -1035 | -880 | mV | $\begin{aligned} & V_{I N}=V_{I H}(\max ) \\ & \text { or } V_{I L}(\text { min }) \end{aligned}$ | Loading with $50 \Omega$ to -2.0 V |
| Vol | Output LOW Voltage | -1830 | -1620 | mV |  |  |
| VOHC | Output HIGH Voltage | -1045 |  | mv | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}(\min ) \\ & \text { or } \mathrm{V}_{\mathrm{IL}}(\max ) \end{aligned}$ |  |
| Volc | Output LOW Voltage |  | -1610 | mV |  |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage | -1165 | -880 | mV | Guaranteed HIGH Signal for All Inputs |  |
| VIL | Input LOW Voltage | -1810 | -1490 | mV | Guaranteed LOW Signal for All Inputs |  |
| IIL | Input LOW Current | 0.50 |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{IL}}(\mathrm{min})$ |  |

Notes on preceding page

## F10K DC Family Specifications

DC characteristics for the F10K series memories. Parametric limits listed below are guaranteed for all F10K memories, except where noted on individual data sheets.

| Absolute Maximum Ratings: | Above which the useful <br> life may be impaired ${ }^{2}$ |
| :--- | ---: |
|  |  |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature ( $\left.\mathrm{T}_{\mathrm{J}}\right)$ | $+175^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {EE }}$ Pin Potential to Ground Pin | -7.0 V to +0.5 V |
| Input Voltage (dc) | V EE to +0.5 V |
| Output Current (dc Output HIGH ) | -30 mA to +0.1 mA |
| Lead Temperature (Soldering 10 sec ) | $300^{\circ} \mathrm{C}$ |

## Guaranteed Operating Ranges

| Supply Voltage (VE) |  |  | Case Temperature <br> $\mathbf{( T y})$ |
| :---: | :---: | :---: | :--- |
| Min | $\mathbf{T y p}$ | $\mathbf{M a x}$ |  |
| -5.46 V | -5.2 V | -4.94 V | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |

DC Characteristics: $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}, \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}^{1}$

| Symbol | Characteristic | Min | Max | Unit | $\mathrm{T}_{\mathrm{c}}$ | Conditions ${ }^{2}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\begin{array}{r} -1000 \\ -960 \\ -900 \end{array}$ | $\begin{aligned} & -840 \\ & -810 \\ & -720 \end{aligned}$ | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{array}$ | $\begin{aligned} & V_{I N}=V_{I H}(\max ) \\ & \text { or } V_{I L}(\min ) \end{aligned}$ | Loading is$50 \Omega \text { to }-2.0 \mathrm{~V}$ |
| Vol | Output LOW Voltage | $\begin{aligned} & -1870 \\ & -1850 \\ & -1830 \end{aligned}$ | $\begin{aligned} & -1665 \\ & -1650 \\ & -1625 \end{aligned}$ | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{array}$ |  |  |
| VOHC | Output HIGH Voltage | $\begin{array}{r} -1020 \\ -980 \\ -920 \end{array}$ |  | mv | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{array}$ | $\begin{aligned} & V_{I N}=V_{I H}(\min ) \\ & \text { or } V_{I L}(\max ) \end{aligned}$ |  |
| Volc | Output LOW Voltage |  | $\begin{aligned} & -1645 \\ & -1630 \\ & -1605 \end{aligned}$ | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{array}$ |  |  |
| VIH | Input HIGH Voltage | $\begin{aligned} & -1145 \\ & -1105 \\ & -1045 \end{aligned}$ | $\begin{aligned} & -840 \\ & -810 \\ & -720 \end{aligned}$ | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{array}$ | Guaranteed Input Voltage HIGH for All Inputs |  |
| VIL | Input LOW Voltage | $\begin{aligned} & -1870 \\ & -1850 \\ & -1830 \end{aligned}$ | $\begin{aligned} & -1490 \\ & -1475 \\ & -1450 \end{aligned}$ | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{array}$ | Guaranteed Input Voltage LOW for All Inputs |  |
| IIL | Input LOW Current | 0.5 | 170 | $\mu \mathrm{A}$ | $+25^{\circ} \mathrm{C}$ | $V_{\text {IN }}=V_{\text {IL }}($ min $)$ |  |

[^0]
## FAIRCHILD

A Schlumberger Company

## F100145 <br> $16 \times 4$-Bit <br> Register File (RAM)

Memory and High Speed Logic

## Description

The F100145 is a 64 -bit register file organized as 16 words of four bits each. Separate address inputs for Read $\left(A R_{n}\right)$ and $W$ rite ( $A W_{n}$ ) operations reduce overall cycle time by allowing one address to be setting up while the other is being executed. Operating speed is also enhanced by four output latches which store data from the previous read operation while writing is in progress. When both Write Enable ( $\overline{\mathrm{WE}})$ inputs are LOW, the circuit is in the Write mode and the latches are in a Hold mode. When either WE input is HIGH, the circuit is in the Read mode, but the outputs can be forced LOW by a HIGH signal on either of the Output Enable ( $\overline{\mathrm{OE}})$ inputs. This makes it possible to tie one $\overline{\mathrm{WE}}$ input and one $\overline{O E}$ input together to serve as an active-LOW Chip Select ( $\overline{\mathrm{CS}}$ ) input. When this wired $\overline{\mathrm{CS}}$ input is HIGH, reading will still take place internally and the resulting data will enter the latches and become available as soon as the $\overline{\mathrm{CS}}$ signal goes LOW, provided that the other $\overline{\mathrm{OE}}$ input is LOW. A HIGH signal on the Master Reset (MR) input overrides all other inputs, clears all cells in the memory, resets the output latches, and forces the outputs LOW.

## Pin Names

$A R_{0}-A_{3}$
Read Address Inputs
$\mathrm{AW}_{0}-\mathrm{AW}_{3}$
$\overline{W_{E}}, \overline{W E}_{2}$
$\overline{\mathrm{OE}_{1}}, \overline{\mathrm{OE}}_{2}$
$\mathrm{D}_{0}-\mathrm{D}_{3}$
MR
$Q_{0}-Q_{3}$

Write Address Inputs
Read Enable Inputs (Active LOW)
Output Enable Inputs (Active LOW)
Data Inputs
Master Reset Input
Data Outputs

## Connection Diagrams

24-Pin DIP (Top View)


24-Pin Flatpak (Top View)


Logic Symbol and Logic Diagram


[^1]
## F100145

DC Characteristics: $V_{E E}=-4.2 \mathrm{~V}$ to -4.8 V unless otherwise specified, $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}, \mathrm{TC}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}^{*}$

| Symbol | Characteristic | Min | Typ | Max | Unit | Condition |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| IIH | Input HIGH Current <br> All Inputs |  |  | 240 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}(\max )}$ |
| IEE | Power Supply Current | -247 | -170 |  | mA | Inputs Open |

*See Family Characteristics for other dc specifications.

AC Characteristics: $\mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{~V}$ to $-4.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}$

| Symbol | Characteristic | $\mathrm{TC}=0^{\circ} \mathrm{C}$ |  | $\mathrm{T}^{\prime}=+25^{\circ} \mathrm{C}$ |  | TC $=+85^{\circ} \mathrm{C}$ |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
|  | Access/Recovery Timing |  |  |  |  |  |  |  |  |
| ${ }^{t} A A$ | Address Access ${ }^{1}$ | 2.20 | 7.40 | 2.20 | 7.40 | 2.20 | 7.60 | ns | Figures 1 and 3a |
| tor | Output Recovery | 1.00 | 2.90 | 1.10 | 2.90 | 1.10 | 3.20 | ns | Figures 1 and $3 e$ |
| tod | Output Disable | 1.00 | 2.90 | 1.10 | 2.90 | 1.10 | 3.20 | ns | Figures 1 and 3e |
|  | Read Timing |  |  |  |  |  |  |  |  |
| $t_{\text {RSA1 }}$ | Address Setup | 1.10 |  | 1.10 |  | 1.10 |  | ns | Figures 1 and 3b |
| tWEQ | Output Delay | 2.00 | 5.00 | 2.00 | 5.00 | 2.00 | 5.50 | ns | Figures 1 and 3b |
|  | Output Latch Timing |  |  |  |  |  |  |  |  |
| $t_{\text {RSA2 }}$ | Address Setup | 4.10 |  | 4.10 |  | 5.60 |  | ns | Figures 1 and $3 c$ |
| $t_{\text {RHA }}$ | Address Hold | 0.10 |  | 0.10 |  | 0.10 |  | ns | Figures 1 and 3d |
|  | Write Timing |  |  |  |  |  |  |  |  |
| tWSA | Address Setup | 0.10 |  | 0.10 |  | 0.10 |  | ns |  |
| t WHA | Address Hold | 1.10 |  | 1.60 |  | 1.60 |  | ns | $\mathrm{tw}=6.0 \mathrm{~ns}$ |
| tWSD | Data Setup | 1.10 |  | 1.60 |  | 1.90 |  | ns | Figures 1 and 4 |
| tWHD | Data Hold | 1.10 |  | 1.60 |  | 1.90 |  | ns | Figures 1 and 4 |
| tw | Write Pulse Width, LOW | 4.60 |  | 5.00 |  | 5.50 |  | ns |  |
|  | Master Reset Timing |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{M}}$ | Reset Pulse Width, LOW | 4.50 |  | 4.50 |  | 5.00 |  | ns |  |
| tMHW | WE Hold to Write | 6.30 |  | 7.10 |  | 10.50 |  | ns | Figures 1 and 50 |
| tMQ | Output Disable | 2.80 |  | 2.80 |  | 3.20 |  | ns | Figures 1 and 5b |
| $\begin{aligned} & \text { tTLH } \\ & \text { t THL } \end{aligned}$ | Transition Time $20 \%$ to $80 \%, 80 \%$ to $20 \%$ | 0.50 | 2.30 | 0.50 | 2.30 | 0.50 | 2.30 | ns |  |

[^2]Fig. 1 AC Test Circuit


## Notes

All Timing Measurements Referenced to 50\% of Input Levels
$C_{L}=3 \mathrm{pF}$ including Fixture and Stray Capacitance
$R_{L}=50 \Omega$ to -2.0 V
Fig. 2 Input Levels


Fig. 3 Read Timing


3c Address Setup Time to Ensure Latching Data from New Address (unpuised $\overline{\mathrm{WE}}=$ LOW)


3d Address Hold Time to Ensure Latching Data from Old Address (unpulsed $\overline{\mathrm{WE}}=\mathrm{LOW}$ )


3e Output Recovery/Disable Times, $\overline{O E}$ to $Q_{n}$ (unpulsed $\overline{O E}=$ LOW)


Fig. 4 Write Timing

Address and Data Setup and Hold Times;
Write pulse Width (unpulsed $\overline{\mathrm{WE}}=$ LOW)


Fig 5 Master Reset Timing
5a Reset Pulse Width; $\overline{\text { WE }}$ Hold Time for Subsequent Writing (address already setup, unpulsed $\overline{\mathrm{WE}}=$ LOW)


5b Output Reset Delay, MR to $\mathbf{Q n}_{n}$


## Ordering Information



> Packages and Outlines (See Section 9)
> D = Ceramic DIP
> F = Flatpak

Temperature Ranges
$\mathrm{C}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. Case

Optional Processing
QR $=160$ Hour Burn in

FAIRCHILD
A Schlumberger Company

F100402
$16 \times 4$-Bit
Register File (RAM)
Memory and High Speed Logic

## Description

The F100402 is a high-speed 64-bit Random Access Memory (RAM) organized as a 16-word by 4-bit array. External logic requirements are minimized by internal address decoding, while memory expansion and data busing are facilitated by the output disabling features of the Chip Select $(\overline{\mathrm{CS}})$ and Write Enable $(\overline{\mathrm{WE})}$ inputs.

A HIGH signal on $\overline{\mathrm{CS}}$ prevents read and write operations and forces the outputs to the LOW state. When $\overline{\mathrm{CS}}$ is LOW, the $\overline{W E}$ input controls chip operations. A HIGH signal on $\overline{W E}$ disables the Data input ( $D_{n}$ ) buffers and enables readout from the memory location determined by the Address ( $A_{n}$ ) inputs. A LOW signal on $\overline{W E}$ forces the $Q_{n}$ outputs LOW and allows data on the $D_{n}$ inputs to be stored in the addressed location. Data exists in the same logical sense as presented at the data inputs, i.e., the memory is non-inverting.

## Pin Names

CS
$\mathrm{A}_{0}-\mathrm{A}_{3}$
Chip Select Input
$\mathrm{D}_{0}-\mathrm{D}_{3}$
$\overline{W E}$
Address Inputs
Data Inputs
$Q_{0}-Q_{3}$
nable Input
Data Outputs

Logic Symbol


[^3]
## Connection Diagrams

16-Pin DIP (Top View)


16-Pin Flatpak (Top View)


Logic Diagram


DC Characteristics: $\mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{~V}$ to -4.8 V unless otherwise specified, $\mathrm{V}_{\mathrm{CC}}=\mathrm{GND}, \mathrm{TC}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}^{*}$

| Symbol | Characteristic | Min | Typ | Max | Unit | Condition |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| IIH | Input HIGH Current <br> All Inputs |  | 300 | $\mu \mathrm{~A}$ | $\mathrm{VIN}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}(\mathrm{max})}$ |  |
| IEE | Power Supply Current | -170 | -110 |  | mA | Inputs Open |

[^4]
## F100402

AC Characteristics: $\mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{~V}$ to $-4.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{GND}$, Applies to Flatpak and DIP Packages

| Symbol | Characteristic | $\mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ |  | $\mathrm{T}^{\mathrm{C}}=+25^{\circ} \mathrm{C}$ |  | TC $=+85^{\circ} \mathrm{C}$ |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
| $t_{A C S}$ <br> trcs <br> $t_{A A}$ | Access/Recovery Timing <br> Chip Select Access Chip Select Recovery Address Access ${ }^{1}$ |  | $\begin{aligned} & 3.30 \\ & 3.30 \\ & 5.00 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 3.50 \\ & 3.50 \\ & 5.30 \\ & \hline \end{aligned}$ |  | $\begin{array}{\|l\|} 3.80 \\ 3.80 \\ 6.00 \\ \hline \end{array}$ | ns ns ns | Figures 1 and 4 |
| twSD <br> twscs <br> twSA <br> tWHD <br> twhes <br> tWHA | Write Timing, Setup Data <br> Chip Select <br> Address <br> Write Timing, Hold <br> Data <br> Chip Select <br> Address | $\begin{aligned} & 0.50 \\ & 1.50 \\ & 1.00 \\ & \\ & 0.50 \\ & 0.50 \\ & 2.50 \end{aligned}$ |  | $\begin{aligned} & 0.50 \\ & 1.50 \\ & 1.00 \\ & \\ & 0.50 \\ & 0.50 \\ & 2.50 \end{aligned}$ |  | $\begin{aligned} & 0.80 \\ & 1.50 \\ & 1.00 \\ & \\ & 0.50 \\ & 0.50 \\ & 2.50 \end{aligned}$ |  | ns ns ns ns ns ns | Figures 1 and 3 $\mathrm{tw}=6 \mathrm{~ns}$ |
| tWR tws | Write Recovery Time Write Disable Time | $\begin{aligned} & 4.00 \\ & 3.00 \end{aligned}$ |  | $\begin{aligned} & 4.00 \\ & 3.00 \end{aligned}$ |  | $\begin{aligned} & 4.50 \\ & 3.50 \end{aligned}$ |  | ns <br> ns | Figures 1 and 4 |
| tw | Write Pulse Width, (LOW) | 2.50 |  | 2.50 |  | 3.00 |  | ns |  |
| tcs | Chip Select Pulse Width, (LOW) | 2.50 |  | 2.50 |  | 3.00 |  | ns | Figures 1 and 3 |
| $\begin{aligned} & \text { tTLH } \\ & \text { t THL } \end{aligned}$ | Transition Time $20 \%$ to $80 \%, 80 \%$ to $20 \%$ | 0.50 | 1.70 | 0.50 | 1.70 | 0.50 | 1.70 | ns | Figures 1 and 4 |

1. The maximum address access time is guaranteed to be the worst case bit in memory using a pseudo random testing pattern.

Fig. 1 AC Test Circuit


Fig. 2 Input Levels


## Notes

All Timing Measurements Referenced to 50\% of Input Levels
$C_{L}=3 \mathrm{pF}$ including Fixture and Stray Capacitance
$R_{L}=50 \Omega$ to -2.0 V

Fig. 3 Write Modes

## Write Enable Strobe

ADDRESS AND DATA INPUT SET.UP AND HOLD TIMES
(CS = LOW)


CHIP SELECT SET-UP AND HOLD TIMES


Ordering Information


Temperature Ranges
$\mathrm{C}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. Case

## Optional Processing

 QR $=160$ Hour Burn inFig. 4 Read Modes
Address Input to Data Output ( $\overline{\mathrm{WE}}=\mathrm{HIGH}, \overline{\mathbf{C S}}=$ LOW $)$ ADDRESS ACCESS TIME


Chip Select Input to Data Output ( $\overline{\mathrm{WE}}=\mathrm{HIGH}$ )
CHIP SELECT ACCESS AND RECOVERY TIMES


Write Enable Input to Data Output $\overline{(C S}=$ LOW )
WRITE RECOVERY, DISABLE TIMES


## FAIRCHILD

A Schlumberger Company

# F100415 <br> $1024 \times 1$-Bit Static <br> Random Access Memory 

Memory and High Speed Logic

## Description

The F100415 is a 1024-bit read/write Random Access Memory (RAM), organized as 1024 words by one bit per word and designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data Input and non-inverting Data Output lines, as well as an active-LOW Chip Select line.

- Address Access Time - $\mathbf{1 0}$ ns Max
- Chip Select Access Time - 5.0 ns Max
- Open-emitter Output for Easy Memory Expansion
- Power Dissipation - $0.79 \mathrm{~mW} /$ Bit Typ
- Power Dissipation Decreases with Increasing Temperature
- Polyimide Die Coat for Alpha Immunity

| $\frac{\text { Pin }}{}$ Names |  |
| :--- | :--- |
| $\frac{\text { We }}{}$ | Chite Enable Input (Active LOW) |
| CS | Chip Select Input (Active LOW) |
| Ao-A9 | Address Inputs |
| D | Data Input |
| O | Data Output |

## Logic Symbol

[^5]

Connection Diagram
16-Pin DIP (Top View)


Note
The 16-pin Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package

## Logic Diagram



## Functional Description

The F100415 is a fully decoded 1024-bit read/write random access memory, organized 1024 words by one bit. Bit selection is achieved by means of a 10 -bit address, $A_{0}$ through $\mathrm{A}_{9}$.

One Chip Select input is provided for memory array expansion up to 2048 words without the need for external decoding. For larger memories, the fast chip select time permits the decoding of Chip Select, (CS) from the address without affecting system performance.

The read and write operations are controlled by the state of the active-LOW Write Enable ( $\overline{\mathrm{WE}}$ ) input. With $\overline{\mathrm{WE}}$ held LOW and the chip selected, the data at $D$ is written into the addressed location. Since the write function is level triggered, data must be held stable for at least tWSD(min) plus ${ }^{\text {W }}$ (min) plus twHD (min) to insure a valid write. To read, $\overline{\mathrm{WE}}$ is held HIGH and the chip selected. Non-inverted data is then presented at the output ( O ).

The output of the F100415 is an unterminated emitter follower, which allows maximum flexibility in choosing output connection configurations. In many applications it is desirable to tie the outputs of several F100415 devices together to allow easy expansion. In other applications the wired-OR need not be used. In either case an external $50 \Omega$ pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output.

Truth Table

| Inputs |  |  | Output | Mode |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { Cs }}$ | $\overline{\text { WE }}$ | D | 0 |  |
| H | x | X | L | Not Selected |
| L | L | L | L | Write "0" |
| L | L | H | L | Write "1" |
| L | H | X | Data | Read |

[^6]
## F100415

DC Performance Characteristic: $\mathrm{VEE}_{\mathrm{E}}=-4.2 \mathrm{~V}$ to $-4.8 \mathrm{~V}, \mathrm{VCC}=\mathrm{GND}, \mathrm{TC}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified 1

| Symbol | Characteristic | Min | Typ | Max | Unit | Condition |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| $I_{I H}$ | Input HIGH Current |  |  | 220 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}(\max )}$ |
| IIIL | Input LOW Current, $\overline{\mathrm{CS}}$ | 0.5 <br> -50 |  | 170 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}(\mathrm{min})}$ |
| WE, A0-A9, D | IEE | Power Supply Current | -200 | -180 |  | mA |

AC Performance Characteristics: $\mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{~V}$ to $-4.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{GND}$, Output Load $=50 \Omega$ and 3 pF to -2.0 V , $\mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| Symbol | Characteristic | Min | Typ | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {ACS }}$ <br> tres <br> $t_{A A}$ | Read Timing <br> Chip Select Access Time Chip Select Recovery Time Address Access Time ${ }^{2}$ |  |  | $\begin{array}{r} 5.0 \\ 5.0 \\ 10 \\ \hline \end{array}$ |  | Figures 3a, 3b |
| tw | Write Timing Write Pulse Width to Guarantee Writing ${ }^{3}$ | 7 |  |  | ns |  |
| twSD | Data Setup Time prior to Write | 1.0 |  |  | ns |  |
| tWHD | Data Hold Time after Write | 2.0 |  |  | ns |  |
| tWSA | Address Setup Time prior to Write ${ }^{3}$ | 1.0 |  |  | ns | Figure 4 |
| tWHA | Address Hold Time after Write | 2.0 |  |  | ns |  |
| twscs | Chip Select Setup Time prior to Write | 1.0 |  |  | ns |  |
| twhes | Chip Select Hold Time after Write | 2.0 |  |  | ns |  |
| tws | Write Disable Time |  |  | 5.0 | ns |  |
| twr | Write Recovery Time |  |  | 10 | ns |  |
| $\mathrm{tr}_{\mathrm{r}}$ | Output Rise Time |  | $0.7$ |  | ns | Measured between 20\% and |
| $\mathrm{tf}_{f}$ | Output Fall Time |  | $0.7$ |  |  | 80\% or $80 \%$ and $20 \%$ |
| CIN | Input Pin Capacitance |  | 4.0 | 5.0 | pF | Measured with a Pulse |
| Cout | Output Pin Capacitance |  | 7.0 | 8.0 | pF | Technique |

[^7]Fig. 1 AC Test Circuit

## Notes



All Timing Measurements Referenced to $50 \%$ of Input Levels
$C_{L}=3 \mathrm{pF}$ including Fixture and Stray Capacitance
$R_{L}=50 \Omega$ to -2.0 V .

Fig. 2 Input Levels


Fig. 3 Read Mode Timing
3a Read Mode Propagation Delay from Chip Select


3b Read Mode Propagation Delay from Address


## F100415

Fig. 4 Write Mode Timing


## Note

Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

## Ordering Information



[^8]
## Typical Application

4096-Word x n-Bit System


## FAIRCHILD

A Schlumberger Company

## F100422 <br> $256 \times 4$-Bit Static <br> Random Access Memory

Memory and High Speed Logic

## Description

The F100422 is a 1024-bit read/write Random Access Memory (RAM), organized 256 words by four bits per word. It is designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as four active-LOW Bit Select lines.

- Address Access Time - 10 ns Max
- Bit Select Access Time - 5.0 ns Max
- Four Bits Can be Independently Selected
- Open-emitter Outputs for Easy Memory Expansion
- Power Dissipation - $0.88 \mathrm{~mW} /$ Bit Typ
- Power Dissipation Decreases with Increasing Temperature
- Polyimide Die Coat for Alpha Immunity

Pin Names
$\overline{W E}$
$\overline{\mathrm{BS}}_{0}-\overline{\mathrm{BS}}_{3}$
$\mathrm{A}_{0}-\mathrm{A}_{7}$
$\mathrm{D}_{0}-\mathrm{D}_{3}$
$\mathrm{O}_{0}-\mathrm{O}_{3}$

Write Enable Input (Active LOW)
Bit Select Inputs (Active LOW)
Address Inputs
Data Inputs
Data Outputs

Logic Symbol


Connection Diagrams
24-Pin DIP (Top View)


24-Pin Flatpak (Top View)


## Logic Diagram



## Functional Description

The F100422 is a fully decoded 1024-bit read/write random access memory, organized 256 words by four bits. Word selection is achieved by means of an 8 -bit address, $A_{0}$ through $A_{7}$.

Four Bit Select inputs are provided for logic flexibility. For larger memories, the fast bit select access time permits the decoding of individual bit selects from the address without increasing address access time.

The read and write operations are controlled by the state of the active-LOW Write Enable ( $\overline{\mathrm{WE}}$ ) input. With $\overline{\mathrm{WE}}$ held LOW and the bit selected, the data at $D_{0}-D_{3}$ is written into the addressed location. Since the write function is level triggered, data must be held stable for at least twSD(min) plus tw(min) plus twhD(min) to insure a valid write. To read, WE is held HIGH and the bit selected. Non-inverted data is then presented at the output ( $\mathrm{O}_{0}-\mathrm{O}_{3}$ ).

The outputs of the F100422 are unterminated emitter followers, which allow maximum flexibility in choosing
output connection configurations. In many applications it is desirable to tie the outputs of several F100422 devices together to allow easy expansion. In other applications the wired-OR need not be used. In either case an external $50 \Omega$ pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output.

Truth Table

| Inputs |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :--- |
| $\overline{\mathbf{B S}}_{\boldsymbol{n}}$ | $\overline{\mathbf{W} E}$ | $\mathbf{D}_{\boldsymbol{n}}$ | $\mathbf{O}_{\boldsymbol{n}}$ |  |
| H | X | X | L | Not Selected |
| L | L | L | L | Write "0" |
| L | L | H | L | Write "1" |
| L | H | X | Data | Read |

[^9]DC Performance Characteristic: $\mathrm{V}_{\mathrm{EE}}=-4.2$ to $-4.8 \mathrm{~V}, \mathrm{VCC}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}$,
$\mathrm{TC}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified 1

| Symbol | Characteristic | Min | Typ | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 lH | Input HIGH Current |  |  | 220 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}(\max )$ |
| IIL | Input LOW Current, $\overline{\mathrm{BS}}_{0}-\overline{\mathrm{BS}}_{3}$ $\overline{W E}, A_{0}-A_{7}, D_{0}-D_{3}$ | $\begin{array}{r} 0.5 \\ -50 \end{array}$ |  | 170 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}(\mathrm{min})$ |
| IEE | Power Supply Current | -230 | -200 |  | mA | All Inputs and Outputs Open |

AC Performance Characteristics: $\mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{~V}$ to $-4.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}$, Output Load $=50 \Omega$ and 3 pF to -2.0 V , $\mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| Symbol | Characteristic | Min | Typ | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & t_{\mathrm{ABS}} \\ & \mathrm{t}_{\mathrm{RBS}} \\ & \mathrm{t}_{\mathrm{AA}} \end{aligned}$ | Read Timing <br> Bit Select Access Time Bit Select Recovery Time Address Access Time 2 |  |  | $\begin{array}{r} 5.0 \\ 5.0 \\ 10 \\ \hline \end{array}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ | Figures 3a, 3b |
| tw | Write Timing Write Pulse Width to Guarantee Writing 3 | 7.0 |  |  | ns |  |
| twSD | Data Setup Time prior to Write | 1.0 |  |  | ns |  |
| tWHD | Data Hold Time after Write | 2.0 |  |  | ns |  |
| twSA | Address Setup Time prior to Write ${ }^{3}$ | 1.0 |  |  | ns | Figure 4 |
| t WHA | Address Hold Time after Write | 2.0 |  |  | ns |  |
| $t_{\text {WSBS }}$ | Bit Select Setup Time prior to Write | 1.0 |  |  | ns |  |
| $t_{\text {WHBS }}$ | Bit Select Hold Time after Write | 2.0 |  |  | ns |  |
| tws | Write Disable Time |  |  | 5.0 | ns |  |
| twr | Write Recovery Time |  |  | 10 | ns |  |
| $t_{r}$ $t_{f}$ | Output Rise Time Output Fall Time |  | $\begin{aligned} & 0.7 \\ & 0.7 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ | Measured between 20\% and $80 \%$ or $80 \%$ and $20 \%$ |
| Cin Cout | Input Pin Capacitance Output Pin Capacitance |  | $\begin{aligned} & 4.0 \\ & 7.0 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 8.0 \end{aligned}$ | $\mathrm{pF}$ $\mathrm{pF}$ | Measured with a Pulse Technique |

1. See Family Characteristics for other dc specifications.
2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
3. $t_{W}$ measured at $t_{W S A}=M i n, t_{W S A}$ measured at $t_{W}=M i n$.

Fig. 1 AC Test Circuit


## Notes

All Timing Measurements Referenced to 50\% of Input Levels
$\mathrm{C}_{\mathrm{L}}=3 \mathrm{pF}$ including Fixture and Stray Capacitance
$R_{L}=50 \Omega$ to -2.0 V
Fig. 2 Input Levels


Fig. 3 Read Mode Timing
3a Read Mode Propagation Delay from Bit Select


3b Read Mode Propagation Delay from Address


Fig. 4 Write Mode Timing


## Note

Timing Diagram represents one solution which results in an optimum cycle time. Timing may
be changed to fit various applications as long as the worst case
limits are not violated.

## Ordering Information



Packages and Outlines (See Section 9)
D = Ceramic DIP
$F=$ Flatpak
Temperature Ranges
$\mathrm{C}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, Case

## Optional Processing

QR $=160$ Hour Burn In

## F100422 <br> $256 \times 4$-Bit Static Random Access Memory

Memory and High Speed Logic

## Description

The F100422 is a 1024-bit read/write Random Access Memory (RAM), organized 256 words by four bits per word. It is designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as four active-LOW Bit Select lines.

- Address Access Times - 5/7 ns Max
- Bit Select Access Times - 4/5 ns Max
- Four Bits Can be Independently Selected
- Open-emitter Outputs for Easy Memory Expansion
- Power Dissipation - $0.88 \mathrm{~mW} /$ Bit Typ
- Power Dissipation Decreases with Increasing


## Temperature

- Polyimide Die Coat for Alpha Immunity

Pin Names
$\overline{\text { WE }}$ Write Enable Input (ActiveLow)
$\overline{\mathrm{BS}}_{0}-\overline{\mathrm{BS}}_{3}$
$\mathrm{A}_{0}-\mathrm{A}_{7}$
Bit Select Inputs Active LOW)
Address inputs
$\mathrm{D}_{0}-\mathrm{D}_{3}$
$\mathrm{O}_{0}-\mathrm{O}_{3}$
Data Inputs
Data Outputs

Logic Symbol

$V_{C C}=\operatorname{Pin} 6(9)$
$V_{C C A}=\operatorname{Pin} 7(10)$
$V_{E E}=\operatorname{Pin} 18(21)$
( ) = Flatpak

Connection Diagrams
24-Pin DIP (Top View)



FAIRCHILD
A Schlumberger Company

## F100474

$1024 \times 4$-Bit Static
Random Access Memory
Memory and High Speed Logic

## Description

The F100474 is a 4096-bit read/write Random Access Memory (RAM), organized 1024 words by four bits per word. It is designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as an active-LOW Chip Select line.

- Address Access Time - 10 ns Max
- Chip Select Access Time - $\mathbf{5 . 0}$ ns Max
- Open-emitter Outputs for Easy Memory Expansion
- Power Dissipation - $0.25 \mathrm{~mW} /$ Bit Typ
- Power Dissipation Decreases with Increasing Temperature

\section*{Pin Names <br> | $\overline{\mathrm{WE}}$ | Write Enable Input (Active LOW) |
| :--- | :--- |
| $\overline{\mathrm{CS}}$ | Chip Select Input (Active LOW) |
| $\mathrm{A}_{0}-\mathrm{A}_{9}$ | Address Inputs |
| $\mathrm{D}_{0}-\mathrm{D}_{3}$ | Data Inputs |
| $\mathrm{O}_{0}-\mathrm{O}_{3}$ | Data Outputs |}

## Logic Symbol



[^10]Connection Diagrams
24-Pin DIP (Top View)


24-Pin Flatpak (Top View)


## Logic Diagram



## Functional Description

The F100474 is a fully decoded 4096-bit read/write random access memory, organized 1024 words by four bits. Word selection is achieved by means of a 10-bit address, $A_{0}$ through $A_{9}$.

The read and write operations are controlled by the state of the active-LOW Write Enable ( $\overline{\mathrm{WE}}$ ) input. With $\overline{\mathrm{WE}}$ held LOW and the chip selected, the data at $D_{0}-D_{3}$ is written into the addressed location. Since the write function is level triggered, data must be held stable for at least $\mathrm{twSD}($ min) plus tw (min) plus $\mathrm{twHD}($ min $)$ to insure a valid write. To read, WE is held HIGH and the chip selected. Non-inverted data is then presented at the outputs $\left(\mathrm{O}_{0}-\mathrm{O}_{3}\right)$.

The output of the F100474 is an unterminated emitter follower, which allows maximum flexibility in choosing connection configurations. In many applications such as memory expansion, the outputs of many F100474
devices can be tied together. In other applications the wired-OR need not be used. In either case an external $50 \Omega$ pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output when it is OFF.

Truth Table

| Inputs |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :--- |
|  |  |  |  |  |
|  | $\overline{\mathbf{W E}}$ | $\mathbf{D}_{\boldsymbol{n}}$ | $\mathbf{O}_{\boldsymbol{n}}$ | Mode |
| $H$ | X | X | L | Not Selected |
| L | L | L | L | Write "0" |
| L | L | H | L | Write "1" |
| L | H | X | Data | Read |

[^11]
## Description

The F10145A is a high-speed 64-bit Random Access Memory organized as a 16-word by 4-bit array. External logic requirements are minimized by internal address decoding, while memory expansion and data bussing are facilitated by the output disabling features of the Chip Select (CS) and Write Enable (WE) inputs.

A HIGH signal on $\overline{C S}$ prevents read and write operations and forces the outputs to the LOW state. When $\overline{\mathrm{CS}}$ is LOW, the $\overline{\mathrm{WE}}$ input controls chip operations. A HIGH signal on $\overline{\mathrm{WE}}$ disables the Data input ( $D_{n}$ ) buffers and enables readout from the memory location determined by the Address ( $A_{n}$ ) inputs. A LOW signal on $\overline{W E}$ forces the $Q_{n}$ outputs LOW and allows data on the $D_{n}$ inputs to be stored in the addressed location. Data exists in the same logical sense as presented at the data inputs, i.e., the memory is non-inverting.

Pin Names

| $\overline{C S}$ | Chip Select |
| :--- | :--- |
| $A_{0}-A_{3}$ | Address |
| $D_{0}-D_{3}$ | Data Inputs |
| $\overline{W E}$ | Write Enables |
| $Q_{0}-Q_{3}$ | Data Outputs |

## Logic Symbol



## Connection Diagrams

16-Pin DIP (Top View)


16-Pin Flatpak (Top View)


VCC $=\operatorname{Pin} 16$
$V_{E E}=\operatorname{Pin} 8$

## Logic Diagram



Fig. 1 AC Test Circuit


Fig. 2 Input Levels


## Notes

All Timing Measurements Referenced to 50\% of Input Levels
$C_{L}=3 \mathrm{pF}$ including Fixture and Stray Capacitance
$R_{L}=50 \Omega$ to -2.0 V

DC Performance Characteristics: $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{GND}, \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}^{1}$

| Symbol | Characteristic | Min | Typ | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current <br> $\overline{C S}, A_{0}-A_{3}$ <br> $\overline{\mathrm{WE}}, \mathrm{D}_{0}-\mathrm{D}_{3}$ |  |  | $\begin{aligned} & 200 \\ & 220 \end{aligned}$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}(\text { max }}$ |
| $\mathrm{I}_{\mathrm{EE}}$ | Power Supply Current | -150 | -100 |  | mA | Inputs and Outputs Open |

AC Performance Characteristics: $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{CC}}=\mathrm{GND}, \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$

| Symbol | Characteristic | Min | Typ | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{t}_{\mathrm{ACS}} \\ & \mathrm{t}_{\mathrm{RCC}} \\ & \mathrm{t}_{\mathrm{AA}} \end{aligned}$ | Access/Recovery Times <br> Chip Select Access Chip Select Recovery Address Access ${ }^{2}$ |  | $\begin{aligned} & 4.5 \\ & 4.5 \\ & 6.5 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 6.0 \\ & 9.0 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ | Figures 1 and 4 |
| twsd <br> twscs <br> twsA <br> $t_{\text {who }}$ <br> twhes <br> twha | Write Setup Times <br> Data <br> Chip Select <br> Address <br> Write Hold Times <br> Data <br> Chip Select <br> Address | $\begin{gathered} 4.5 \\ 4.5 \\ 3.5 \\ \\ 0 \\ 0.5 \\ 1.0 \end{gathered}$ | $\begin{array}{r} 3.0 \\ 2.5 \\ 1.5 \\ \\ -0.5 \\ 0 \\ -1.0 \end{array}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ | Figures 1 and 3 |
| $t_{\text {wR }}$ | Write Recovery Time Write Disable Time |  | $\begin{aligned} & 4.5 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ | Figures 1 and 4 |
| $t_{w}$ | Write Pulse Width, Min | 4.0 | 2.5 |  | ns | Figures 1 and 3 |
| $\mathrm{t}_{\mathrm{cs}}$ | Chip Select Pulse Width, Min | 4.0 | 2.5 |  | ns |  |
| $\begin{aligned} & t_{\mathrm{T} L \mathrm{H}} \\ & \mathrm{t}_{\mathrm{THL}} \end{aligned}$ | Transition Time $20 \%$ to $80 \%, 80 \%$ to $20 \%$ | 0.5 | 2.5 | 3.9 | ns | Figures 1 and 4 |

1. See Family Characteristics for other dc specifications.
2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudo random testing pattern.

Fig. 3 Write Modes
Write Enable Strobe


CHIP SELECT SET.UP AND HOLD TIMES


Ordering Information


Packages and Outlines (See Section 9)

> D = Ceramic DIP

F = Flatpak

Temperature Ranges $\mathrm{C}=0^{\circ}$ to $+75^{\circ} \mathrm{C}$. Case

Optional Processing QR = 160 Hour Burn in

Fig. 4 Read Modes
Address Input to Data Output ( $\overline{\mathbf{W E}}=\mathbf{H I G H}, \overline{\mathbf{C S}}=$ LOW $)$


Chip Select Input to Data Output ( $\overline{\text { WE }}=\mathrm{HIGH}$ )
CHIP SELECT ACCESS AND RECOVERY TIMES


Write Enable Input to Data Output $\overline{(C S}=$ LOW )
write recovery, disable times


## $16 \times 4$-Bit <br> Register File (RAM)

Memory and High Speed Logic

## Description

The F10402 is a high-speed 64-bit Random Access Memory (RAM) organized as a 16 -word by 4-bit array. External logic requirements are minimized by internal address decoding, while memory expansion and data busing are facilitated by the output disabling features of the Chip Select $\overline{(C S)}$ and Write Enable (WE) inputs.

A HIGH signal on $\overline{\mathrm{CS}}$ prevents read and write operations and forces the outputs to the LOW state. When $\overline{C S}$ is LOW, the WE input controls chip operations. A HIGH signal on WE disables the Data input ( $D_{n}$ ) buffers and enables readout from the memory location determined by the Address ( $A_{n}$ ) inputs. A LOW signal on WE forces the $Q_{n}$ outputs LOW and allows data on the $D_{n}$ inputs to be stored in the addressed location. Data exists in the same logical sense as presented at the data inputs, i.e., the memory is non-inverting.

## Pin Names

| $\overline{C S}$ | Chip Select Input |
| :--- | :--- |
| $A_{0}-A_{3}$ | Address Inputs |
| $D_{0}-D_{3}$ | Data Inputs |
| $\overline{W E}$ | Write Enable Input |
| $Q_{0}-Q_{3}$ | Data Outputs |

## Connection Diagrams

16-Pin DIP (Top View)


16-Pin Flatpak (Top View)


## Logic Symbol



[^12]
## Logic Diagram



DC Performance Characteristics: $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}, \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ unless otherwise specified*

| Symbol | Characteristic | Min | Typ | Max | Unit | Condition |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $I_{I H}$ | Input HIGH Current <br> All Inputs |  |  | 300 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}(\mathrm{max})}$ |
| $\mathrm{I}_{\mathrm{EE}}$ | Power Supply Current | -170 | -110 | -70 | mA | Inputs Open |

[^13]
## F10402

AC Performance Characteristics: $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{CC}}=\mathrm{GND}$, Applies to Flatpack and DIP Packages

| Symbol | Characteristic | $\mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{C}}=75^{\circ} \mathrm{C}$ |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
| $t_{A C S}$ <br> $t_{\text {RCS }}$ <br> $t_{A A}$ | Access/Recovery Timing <br> Chip Select Access <br> Chip Select Recovery <br> Address Access ${ }^{1}$ |  | $\begin{aligned} & 3.30 \\ & 3.30 \\ & 5.00 \end{aligned}$ |  | $\begin{aligned} & 3.50 \\ & 3.50 \\ & 5.30 \end{aligned}$ |  | $\begin{aligned} & 3.80 \\ & 3.80 \\ & 6.00 \end{aligned}$ | ns <br> ns <br> ns | Figures 1 and 4 |
| $t_{\text {WSD }}$ <br> $t_{\text {wscs }}$ <br> $t_{\text {WSA }}$ <br> $t_{\text {WHD }}$ <br> $t_{\text {WHCS }}$ <br> twHA | Write Timing, Setup <br> Data <br> Chip Select <br> Address <br> Write Timing, Hold <br> Data <br> Chip Select <br> Address | $\begin{array}{\|c} 0.50 \\ 1.50 \\ 1.00 \\ \\ 0.50 \\ 0.50 \\ 2.50 \end{array}$ |  | $\begin{array}{\|l} \hline 0.50 \\ 1.50 \\ 1.00 \\ \\ 0.50 \\ 0.50 \\ 2.50 \end{array}$ |  | $\begin{array}{\|c} 0.80 \\ 1.50 \\ 1.00 \\ \\ \\ 0.50 \\ 0.50 \\ 2.50 \end{array}$ |  | ns <br> ns <br> ns <br> ns <br> ns <br> ns | Figures 1 and 3 <br> $T_{w}=6 \mathrm{~ns}$ |
| $\begin{aligned} & t_{W R} \\ & t_{W S} \end{aligned}$ | Write Recovery Time Write Disable Time |  | $\begin{aligned} & 4.00 \\ & 3.00 \end{aligned}$ |  | $\begin{aligned} & 4.00 \\ & 3.00 \end{aligned}$ |  | $\begin{aligned} & 4.50 \\ & 3.50 \end{aligned}$ | ns ns | Figures 1 and 4 |
| $t_{\text {w }}$ | Write Pulse Width, (LOW) | 2.50 |  | 2.50 |  | 3.00 |  | ns |  |
| $t_{\text {cS }}$ | Chip Select Pulse Width, (LOW) | 2.50 |  | 2.50 |  | 3.00 |  | ns |  |
| $\begin{aligned} & t_{\mathrm{TLH}} \\ & t_{\mathrm{THL}} \end{aligned}$ | Transition Time $20 \%$ to $80 \%, 80 \%$ to $20 \%$ | 0.50 | 1.70 | 0.50 | 1.70 | 0.50 | 1.70 | ns | Figures 1 and 4 |

1. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudo random testing pattern.

Fig. 1 AC Test Circuit


Fig. 2 Input Levels


All Timing Measurments Referenced to 50\% of Input Levels
$\mathrm{C}_{\mathrm{L}}=3 \mathrm{pF}$ including Fixture and Stray Capacitance
$R_{L}=50 \Omega$ to -2.0 V .

Fig. 3 Write Modes
Write Enable Strobe


CHIP SELECT SET-UP AND HOLD TIMES


Ordering Information


Fig. 4 Read Modes
Address Input to Data Output ( $\overline{\mathrm{WE}}=\mathbf{H I G H}, \overline{\mathbf{C S}}=$ LOW $)$

ADDRESS ACCESS TIME


Chip Select Input to Data Output ( $\overline{\mathrm{WE}}=\mathrm{HIGH}$ )
CHIP SELECT ACCESS AND RECOVERY TIMES

Write Enable Input to Data Output $\overline{(\mathbf{C S}}=$ LOW) WRITE RECOVERY, DISABLE TIMES


Temperature Ranges $\mathrm{C}=0^{\circ}$ to $+75^{\circ} \mathrm{C}$. Case
Optional Processing QR = 160 Hour Burn in

## FAIRCHILD

A Schlumberger Company

## Description

The F10415 is a 1024-bit read/write Random Access Memory (RAM), organized as 1024 words by one bit per word and designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and noninverting Data output lines, as well as an active-LOW Chip Select line.

- Address Access Time - 10 ns Max
- Chip Select Access Time - 5 ns Max
- Open-emitter Output for Easy Memory Expansion
- Power Dissipation - $0.92 \mathrm{~mW} /$ Bit Typ
- Power Dissipation Decreases with Increasing Temperature
- Polyimide Die Coat for Alpha Immunity

| $\frac{\text { Pin Names }}{\text { WE }}$ |  |
| :--- | :--- |
| $\frac{\text { Write Enable Input (Active LOW) }}{\mathrm{CS}}$ | Chip Select Input (Active LOW) |
| $\mathrm{A}_{0}-\mathrm{A}_{9}$ | Address Inputs |
| $D$ | Data Input |
| $O$ | Data Output |

## Logic Symbol

[^14]

Connection Diagram
16-Pin DIP (Top View)


## Note

The 16 -pin Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package

## Logic Diagram



## Functional Description

The F10415 is a fully decoded 1024-bit read/write random access memory, organized 1024 words by one bit. Bit selection is achieved by means of a 10-bit address, $\mathrm{A}_{0}$ through $\mathrm{A}_{9}$.

One Chip Select input is provided for memory array expansion up to 2048 words without the need for external decoding. For larger memories, the fast chip select time permits the decoding of Chip Select, ( $\overline{\mathrm{CS}}$ ) from the address without affecting system performance.

The read and write operations are controlled by the state of the active-LOW Write Enable ( $\overline{\mathrm{WE}}$ ) input. With $\overline{\mathrm{WE}}$ held LOW and the chip selected, the data at $D$ is written into the addressed location. Since the write function is level triggered, data must be held stable for at least tWSD(min) plus tw(min) plus tWHD(min) to insure a valid write. To read, $\overline{W E}$ is held HIGH and the chip selected. Non-inverted data is then presented at the output ( O ).

The output of the F10415 is an unterminated emitter follower, which allows maximum flexibility in choosing output connection configurations. In many applications it is desirable to tie the outputs of several F10415 devices together to allow easy expansion. In other applications the wired-OR need not be used. In either case an external $50 \Omega$ pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output.

Truth Table

| Inputs |  |  | Output | Mode |
| :---: | :---: | :---: | :---: | :--- |
| $\overline{\mathbf{C S}}$ | $\overline{\text { WE }}$ | D | O |  |
| H | X | X | L | Not Selected |
| L | L | L | L | Write "0" |
| L | L | H | L | Write "1" |
| L | H | X | Data | Read |

[^15]DC Performance Characteristic: $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{~V} \mathrm{CC}=\mathrm{GND}, \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ unless otherwise specified ${ }^{1}$

| Symbol | Characteristic | Min | Typ | Max | Unit | Condition |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| IIH | Input HIGH Current |  |  | 220 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}(\max )}$ |
| IIL | Input LOW Current, $\overline{\mathrm{CS}}$ | 0.5 |  | 170 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}(\text { min })}$ |
| WE, $\mathrm{A}_{0}-\mathrm{Ag}_{9} \mathrm{D}$ | -50 |  | 170 | mA | Inputs and Output Open |  |
| IEE | Power Supply Current | -200 | -180 |  |  |  |

AC Performance Characteristics: $\begin{aligned} & \mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{CC}}=\mathrm{GND} \text {, Output Load }=50 \Omega \text { and } 3 \mathrm{pF} \text { to }-2.0 \mathrm{~V} \text {, } \\ & \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C}\end{aligned}$

| Symbol | Characteristic | F10415 |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
|  | Read Timing |  |  |  |  |
| $t_{\text {ACS }}$ | Chip Select Access Time |  | 5.0 | ns |  |
| $t_{\text {RCS }}$ | Chip Select Recovery Time |  | 5.0 | ns | Figures 3a, 3b |
| $\mathrm{t}_{\mathrm{AA}}$ | Address Access Time ${ }^{2}$ |  | 10 | ns |  |
|  | Write Timing |  |  |  |  |
| tw | Write Pulse Width to Guarantee Writing ${ }^{3}$ | 7.0 |  | ns |  |
| twsd | Data Setup Time Prior to Write | 1.0 |  | ns |  |
| twho | Data Hold Time after Write | 2.0 |  | ns |  |
| twsa | Address Setup Time Prior to Write ${ }^{3}$ | 1.0 |  | ns | Figure 4 |
| twhe | Address Hold Time after Write | 2.0 |  | ns |  |
| twscs | Chip Select Setup Time Prior to Write | 1.0 |  | ns |  |
| twhes | Chip Select Hold Time after Write | 2.0 |  | ns |  |
| tws | Write Disable Time |  | 5.0 | ns |  |
| twr | Write Recovery Time |  | 10 | ns |  |


| Symbol | Characteristic | Min | Typ | Max | Unit | Condition |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{t}_{\mathrm{r}}$ | Output Rise Time |  | 0.7 |  | ns | Measured between $20 \%$ and <br> $\mathrm{t}_{\mathrm{f}}$ |
| Output Fall Time |  | 0.7 |  | ns | $80 \%$ or $80 \%$ and $20 \%$ |  |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Pin Capacitance |  | 4.0 | 5.0 | pF | Measured with a Pulse |
| Cout | Output Pin Capacitance |  | 7.0 | 8.0 | pF | Technique |

[^16]Fig. 1 AC Test Circuit


## Notes

All Timing Measurements Referenced to $50 \%$ of Input Levels
$C_{L}=3 \mathrm{pF}$ including Fixture and Stray Capacitance
$R_{L}=50 \Omega$ to -2.0 V
Fig. 2 Input Levels


Fig. 3 Read Mode Timing
3a Read Mode Propagation Delay from Chip Select


3b Read Mode Propagation Delay from Address


## F10415

Fig. 4 Write Mode Timing


## Note

Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

## Ordering Information



Packages and Outlines (See Section 9)

> D = Ceramic DIP

F = Flatpak

## Temperature Range

$\mathrm{C}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, Case

## Optional Processing

QR $=160$ Hour Burn In

Typical Application
4096-Word x n-Bit System


A Schlumberger Company

## F10422

## $256 \times 4$-Bit Static Random Access Memory

Memory and High Speed Logic

## Description

The F10422 is a 1024-bit read/write Random Access Memory (RAM), organized 256 words by four bits per word. It is designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as four active-LOW Bit Select lines.

- Address Access Time - $\mathbf{1 0}$ ns Max
- Bit Select Access Time - 5.0 ns Max
- Four Bits Can be Independently Selected
- Open-emitter Output for Easy Memory Expansion
- Power Dissipation - $\mathbf{1 . 0 2} \mathbf{~ m W / B i t ~ T y p ~}$
- Power Dissipation Decreases with Increasing Temperature
- Polyimide Die Coat for Alpha Immunity


## Pin Names

$\overline{\mathrm{BE}_{0}}-\overline{\mathrm{BS}}_{3}$
$\mathrm{A}_{0}-\mathrm{A}_{7}$
$D_{0}-D_{3}$
$\mathrm{O}_{0}-\mathrm{O}_{3}$

Write Enable Input (Active LOW)
Bit Select Inputs (Active LOW)
Address Inputs
Data Inputs
Data Outputs

Logic Symbol


[^17]
## F10422

Logic Diagram


## Functional Description

The F10422 is a fully decoded 1024-bit read/write random access memory, organized 256 words by four bits. Word selection is achieved by means of an 8 -bit address, A0 through A7.

Four Bit Select inputs are provided for logic flexibility. For larger memories, the fast bit select access time permits the decoding of individual bit selects from the address without increasing address access time.

The read and write operations are controlled by the state of the active-LOW Write Enable ( $\overline{\mathrm{WE}}$ ) input. With $\overline{\mathrm{WE}}$ held LOW and the bit selected, the data at $D_{0}-D_{3}$ is written into the addressed location. Since the write function is level triggered, data must be held stable for at least $\mathrm{twSD}($ min $)$ plus $\mathrm{tw}($ min $)$ plus $\mathrm{twHD}(\mathrm{min})$ to insure a valid write. To read, $\overline{\mathrm{WE}}$ is held HIGH and the bit selected. Non-inverted data is then presented at the output ( $\mathrm{O}_{0}-\mathrm{O}_{3}$ ).

The output of the F10422 is an unterminated emitter follower, which allows maximum flexibility in choosing
output connection configurations. In many applications it is desirable to tie the outputs of several F10422 devices together to allow easy expansion. In other applications the wired-OR need not be used. In either case an external $50 \Omega$ pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output.

Truth Table

| Inputs |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :--- |
| $\overline{\mathbf{B S}}_{\boldsymbol{n}}$ | $\overline{\mathbf{W E}}$ | $\mathbf{D}_{\boldsymbol{n}}$ | $\mathbf{O}_{\boldsymbol{n}}$ |  |
| H | X | X | L | Not Selected |
| L | L | L | L | Write "0" |
| L | L | H | L | Write "1" |
| L | H | X | Data | Read |

Each bit has independent $\overline{B S}, D$, and $O$, but all have common $\overline{W E}$ $\mathrm{H}=\mathrm{HIGH}$ Voltage Levels $=-0.9 \mathrm{~V}$ (Nominal)
$\mathrm{L}=\mathrm{LOW}$ Voltage Levels $=-1.7 \mathrm{~V}$ (Nominal)
X = Don't Care
Data $=$ Previously stored data

DC Performance Characteristic: $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}, \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ unless otherwise specified ${ }^{1}$

| Symbol | Characteristic | Min | Typ | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 IH | Input HIGH Current |  |  | 220 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}($ max $)$ |
| ILL | Input LOW Current, $\overline{\mathrm{BS}}_{0}-\overline{\mathrm{BS}}_{3}$ $\overline{W E}, A_{0}-A_{7}, D_{0}-D_{3}$ | $\begin{array}{r} 0.5 \\ -50 \end{array}$ |  | 170 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IL }}($ min $)$ |
| lee | Power Supply Current | -230 | -200 |  | mA | All Inputs and Outputs Open |

AC Performance Characteristic: $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}$, Output Load $=50 \Omega$ and 3 pF to -2.0 V , $\mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$

| Symbol | Characteristic | Min | Typ | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & t_{\mathrm{ABS}} \\ & t_{\mathrm{RBS}} \\ & t_{\mathrm{AA}} \end{aligned}$ | Read Timing <br> Bit Select Access Time <br> Bit Select Recovery Time <br> Address Access Time ${ }^{2}$ |  |  | $\begin{array}{r} 5.0 \\ 5.0 \\ 10 \end{array}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ | Figures 3a, 3b |
| tw | Write Timing Write Pulse Width to Guarantee Writing ${ }^{3}$ | 7.0 |  |  | ns |  |
| twsd | Data Setup Time prior to Write | 1.0 |  |  | ns |  |
| tWHD | Data Hold Time after Write | 2.0 |  |  | ns |  |
| twsa | Address Setup Time prior to Write ${ }^{3}$ | 1.0 |  |  | ns | Figure 4 |
| twha | Address Hold Time after Write | 2.0 |  |  | ns |  |
| $\mathrm{t}_{\text {WSBS }}$ | Bit Select Setup Time prior to Write | 1.0 |  |  | ns |  |
| $\mathrm{t}_{\text {WHBS }}$ | Bit Select Hold Time after Write | 2.0 |  |  | ns |  |
| tws | Write Disable Time |  |  | 5.0 | ns |  |
| $t_{\text {wr }}$ | Write Recovery Time |  |  | 10 | ns |  |
| $\mathrm{tr}_{r}$ $\mathrm{t}_{\mathrm{f}}$ | Output Rise Time Output Fall Time |  | $\begin{aligned} & 0.7 \\ & 0.7 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ | Measured between $20 \%$ and $80 \%$ or $80 \%$ and $20 \%$ |
| CIN Cout | Input Pin Capacitance Output Pin Capacitance |  | $\begin{aligned} & 4.0 \\ & 7.0 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & \mathrm{pF} \\ & \mathrm{pF} \end{aligned}$ | Measured with a Pulse Technique |

[^18]Fig. 1 AC Test Circuit


## Notes

All Timing Measurements Referenced to $50 \%$ of Input Levels
$\mathrm{C}_{\mathrm{L}}=3 \mathrm{pF}$ including Fixture and Stray Capacitance
$R_{L}=50 \Omega$ to -2.0 V
Fig. 2 Input Levels


Fig. 3 Read Mode Timing
3a Read Mode Propagation Delay from Bit Select


3b Read Mode Propagation Delay from Address


Fig. 4 Write Mode Timing


Note
Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

## Ordering Information



## FAIRCHILD

A Schlumberger Company

## F10422

$256 \times 4$-Bit Static Random Access Memory

Memory and High Speed Logic

## Description

The F10422 is a 1024-bit read/write Random Access Memory (RAM), organized 256 words by four bits per word. It is designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as four active-LOW Bit Select lines.

- Address Access Times - 5/7 ns Max
- Bit Select Access Times - 4/5 ns Max
- Four Bits Can be Independently Selected
- Open-emitter Output for Easy Memory Expansion
- Power Dissipation - $1.02 \mathrm{~mW} /$ Bit Typ
- Power Dissipation Decreases with Increasing

Temperature

- Polyimide Die Coat for Alpha Immunity


## Pin Names

$\frac{\overline{\mathrm{WE}}}{\mathrm{BS}_{0}-\overline{\mathrm{BS}_{3}}{ }^{2}+\mathrm{A}_{7}}$
$\mathrm{A}_{0}-\mathrm{A}_{7}$
$\mathrm{D}_{0}-\mathrm{D}_{3}$
$\mathrm{O}_{0}-\mathrm{O}_{3}$

Write Enable Input (Active LOW)
Bit Select Inputs (Active LOWF
Address Inputs
Data Inputs
Data Outputs

## Connection Diagram

24-Pin DIP (Top View)


Logic Symbol

$V_{C C}=\operatorname{Pin} 24$
$V_{C C A}=\operatorname{Pin} 1$
$V_{E E}=\operatorname{Pin} 12$
( ) Flatpak

A Schlumberger Company

# $1024 \times 4$-Bit Static Random Access Memory 

Memory and High Speed Logic

## Description

The F10474 is a 4096-bit read/write Random Access Memory (RAM), organized 1024 words by four bits per word. It is designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as an active-LOW Chip Select line.

- Address Access Time - $\mathbf{1 0}$ ns Max
- Chip Select Access Time - 5 ns Max
- Open-emitter Outputs for Easy Memory Expansion
- Power Dissipation - $0.29 \mathrm{~mW} /$ Bit Typ
- Power Dissipation Decreases with Increasing Temperature

\section*{Pin Names <br> | $\overline{\mathrm{WE}}$ | Write Enable Input (Active LOW) |
| :--- | :--- |
| $\overline{\mathrm{CS}}$ | Chip Select Input (Active LOW) |
| $\mathrm{A}_{0}-\mathrm{A}_{9}$ | Address Inputs | <br> $\mathrm{D}_{0}-\mathrm{D}_{3}$ <br> Data Inputs Data Outputs}

## Connection Diagram

24-Pin DIP (Top View)


Logic Symbol


[^19]
## Logic Diagram



## Functional Description

The F10474 is a fully decoded 4096-bit read/write random access memory, organized 1024 words by four bits. Word selection is achieved by means of a 10-bit address, $A_{0}$ through Ag.

The read and write operations are controlled by the state of the active-LOW Write Enable ( $\overline{\mathrm{WE}}$ ) input. With $\overline{\mathrm{WE}}$ held LOW and the chip selected, the data at $D_{0}-D_{3}$ is written into the addressed location. Since the write function is level triggered, data must be held stable for at least tWSD(min) plus $\mathrm{tW}_{\mathrm{Wmin})}$ plus $\mathrm{tWHD}_{(\mathrm{min})}$ to insure a valid write. To read, $\overline{W E}$ is held HIGH and the chip selected. Non-inverted data is then presented at the outputs $\left(\mathrm{O}_{0}-\mathrm{O}_{3}\right)$.

The output of the F10474 is an unterminated emitter follower, which allows maximum flexibility in choosing connection configurations. In many applications such as memory expansion, the outputs of many F10474
devices can be tied together. In other applications the wired-OR need not be used. In either case an external $50 \Omega$ pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output when it is OFF.

Truth Table

| Inputs |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :--- |
| $\overline{\mathbf{C S}}$ | $\overline{\mathbf{W E}}$ | $\mathbf{D}_{\boldsymbol{n}}$ | $\mathbf{O}_{\boldsymbol{n}}$ |  |
| $H$ | X | X | L | Not Selected |
| L | L | L | L | Write "0" |
| L | L | H | L | Write "1" |
| L | H | X | Data | Read |

$\mathrm{H}=\mathrm{HIGH}$ Voltage Levels $=-0.9 \mathrm{~V}$ (Nominal)
$\mathrm{L}=$ LOW Voltage Levels $=-1.7 \mathrm{~V}$ (Nominal)
X = Don't Care
Data $=$ Previously stored data

Notes

Notes

Notes


## TTL Family Specifications

| Absolute Maximum Ratings: $\begin{aligned} & \text { Above whic } \\ & \text { life may be }\end{aligned}$ | Above which the useful life may be impaired |
| :---: | :---: |
| Storage Temperature | $-65^{\circ}$ to $+150^{\circ} \mathrm{C}$ |
| Supply Voltage Range | -0.5 V to +7.0 V |
| Input Voltage (dc)  <br>  -0.5 V <br>   <br> 1.5 V  | -0.5 V to $\mathrm{V}_{\mathrm{CC}}$ (RAMs) -1.5 V to $\mathrm{V}_{\mathrm{cc}}$ (PROMs) |
| Voltage Applied to Outputs ${ }^{(2)(3)}-0.5 \mathrm{~V}$ to (output HIGH) $\quad-1.5 \mathrm{~V}$ to | $\text { 2) (3) }-0.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \text { (RAMs) }$ |
| Lead Temperature (Soldering, 10 sec ) | $\mathrm{g}, 10 \mathrm{sec}) \quad 300^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature ( $\mathrm{T}_{\mathrm{j}}$ ) | rature $\left(T_{j}\right) \quad+175^{\circ} \mathrm{C}$ |
| Output Current | +20 mA |
| Input Current (DC) -12 | -12 mA to +5.0 mA |

Guaranteed Operating Ranges

|  | Supply Voltage (Vcc) | Case Temperature ( $\mathrm{Tc}_{\mathrm{c}}$ ) | Maximum Low-Level Input Voltage ( $\left.\mathrm{V}_{\mathrm{IL}}\right)^{8}$ | Minimum Input V | igh-Level $\text { ge }\left(V_{I H}\right)^{8}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Commercial | $5.0 \mathrm{~V} \pm 5 \%$ | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | 0.8 V | 2.1 V <br> (RAMs) | $\begin{aligned} & \text { 2.0V } \\ & \text { (PROMs) } \end{aligned}$ |
| Military | $5.0 \mathrm{~V} \pm 10 \%$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |

## Device Design Characteristics

| Symbol | Characteristic | Typ | Unit | Condition |
| :--- | :--- | :---: | :---: | :--- |
| CIN $_{\text {IN }}$ | Input Pin Capacitance | 4.0 | pF | Measured with a Pulse |
| COUT | Output Pin Capacitance | 7.0 | pF | Technique |

DC, FN and AC performance characteristics and test conditions listed with each device (see note 8)

## Notes

1. Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.
2. These values may be exceeded as required during PROM programming.
3. Output current limit required.
4. Unless stated otherwise in individual device specification.
5. Functional testing done at input levels $\mathrm{V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{OL} \operatorname{Max}}(0.45 \mathrm{~V}), \mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{OH} \text { Min }}(2.4 \mathrm{~V})$
6. PROM programmability verified through test row and test column.
7. PROM input levels on unprogrammed devices verified through testing of test row and test column.
8. Static condition only

All TTL RAM products in ceramic packages: dual-in-line, flatpak and leadless chip carrier are polyimide die-coated to decrease sensitivity to alpha particles emitted primarily by the seal glass and ceramic of the package.

FAIRCHILD
A Schlumberger Company

## 93415/93L415 <br> $1024 \times 1$-Bit Static Random Access Memory

Memory and High Speed Logic

## Description

The 93415 is a 1024-bit read/write Random Access Memory (RAM), organized 1024 words by one bit. It is designed for high speed cache, control and buffer storage applications. The device includes full on-chip decoding, separate Data input and non-inverting Data output, as well as an active LOW Chip Select line.

- Commercial Address Access Time 93415 - 25 to 60 ns Max
- Military Address Access Time 93415 - 30 to 70 ns Max
- Low Power Version Also Available (93L415)
- Features Open Collector Output
- Power Dissipation - $0.46 \mathbf{m W}$ /Bit Typ
- Power Dissipation Decreases with Increasing Temperature

Pin Names

| $\overline{\mathrm{CS}}$ | Chip Select Input (Active LOW) |
| :--- | :--- |
| $\mathrm{A}_{0}-\mathrm{A}_{9}$ | Address Inputs |
| $\overline{\mathrm{WE}}$ | Write Enable Input (Active LOW) |
| D | Data Input |
| O | Data Output |

Logic Symbol

$V_{C C}=\operatorname{Pin} 16$
GND $=\operatorname{Pin} 8$

Connection Diagram
16-Pin DIP (Top View)


Note:
The 16-pin Flatpak version has the same pinout connections as the Dual In-line package.
-

## 93415/93L415

## Logic Diagram



## Functional Description

The 93415 is a fully decoded 1024-bit read/write Random Access Memory organized 1024 words by one bit. Bit selection is achieved by means of a 10-bit address, $A_{0}$ through $\mathrm{A}_{9}$.

One Chip Select input is provided for easy memory array expansion of up to 2048 bits without the need for external decoding. For larger memories, the fast chip select access time permits direct address decoding without an increase in overall memory access time.

The read and write functions of the 93415 are controlled by the state of the active LOW Write Enable ( $\overline{\mathrm{WE}}$ ) input. When $\overline{W E}$ is held LOW and the chip is selected, the data at $D$ is written into the location specified by the binary address present at $A_{0}$ through $A_{9}$. Since the write function is level triggered, data must be held stable at the data input for at least $\mathrm{tWSD}_{(\mathrm{min})}$ plus $\mathrm{tw}(\mathrm{min})$ plus twHD (min) to insure a valid write. When $\overline{W E}$ is held HIGH and the chip selected, data is read from the addressed location and presented at the output (O).

An open collector output is provided to allow maximum flexibility in output connection. In many applications such as memory expansion, the outputs of many 93415 s can be tied together. In other applications the wired-OR is not used. In either case an external pull-up resistor of $R_{L}$ value must be used to provide a HIGH at the output
when it is off. Any $R_{L}$ value within the range specified below may be used.

$$
\frac{V_{C C}(M a x)}{I_{\mathrm{OL}}-F O(1.6)} \leq R_{L} \leq \frac{V_{\mathrm{CC}}(\operatorname{Min})-V_{O H}}{n\left(I_{\mathrm{CEX}}\right)+\mathrm{FO}(0.04)}
$$

$R_{L}$ is in $k \Omega$
$\mathrm{n}=$ number of wired-OR outputs tied together
FO = number of TTL Unit Loads (UL) driven
ICEX = Memory Output Leakage Current
$\mathrm{V}_{\mathrm{OH}}=$ Required Output HIGH Level at Output Node IOL = Output LOW Current

## 93415/93L415

The minimum $R_{L}$ value is limited by the output current sinking ability. The maximum $R_{L}$ value is determined by the output and input leakage current which must be supplied to hold the output at $\mathrm{V}_{\mathrm{OH}}$.
One Unit Load $=40 \mu \mathrm{~A}$ HIGH/1.6 mA LOW.
$\mathrm{FOMAX}_{\mathrm{max}}=5 \mathrm{UL}$.

Truth Table

| Inputs |  |  | Output |  |
| :---: | :---: | :---: | :---: | :--- |
| $\overline{\mathbf{C S}}$ | $\overline{\text { WE }}$ | D | O | Mode |
| H | X | X | H | Not Selected |
| L | L | L | H | Write "0" |
| L | L | H | H | Write "1" |
| L | H | X | DOUT | Read |

$H=H I G H$ Voltage Level ( 2.4 V )
$\mathrm{L}=\mathrm{LOW}$ Voltage Level ( .5 V )
X = Don't Care (HIGH or LOW)
DC Characteristics: Over operating temperature ranges (Note 1)

| Symbol | Characteristic | Min | Typ | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOL | Output LOW Voltage |  | 0.3 | 0.45 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{lOL}=16 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | 2.1 | 1.6 |  | V | Guaranteed Input HIGH Voltage for All Inputs ${ }^{5}$ |
| VIL | Input LOW Voltage |  | 1.5 | 0.8 | V | Guaranteed Input LOW Voltage for All Inputs ${ }^{5}$ |
| IIL | Input LOW Current |  | -250 | $-4007$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |
| IIH | Input HIGH Current |  | 1.0 | 40 | $\mu \mathrm{A}$ | $V_{C C}=M a x, V_{\text {IN }}=4.5 \mathrm{~V}$ |
| $\mathrm{I}_{\text {IHB }}$ | Input Breakdown Current |  |  | 1.0 | mA | $\mathrm{V}_{\text {cC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {cc }}$ |
| VIC | Input Diode Clamp Voltage |  | -1.0 | -1.5 | V | $V_{C C}=\operatorname{Max}, \mathrm{I}_{1}=-10 \mathrm{~mA}$ |
| ICEX | Output Leakage Current |  | 1.0 | 100 | $\mu \mathrm{A}$ | $\mathrm{VCC}=\mathrm{Max}, \mathrm{V}_{\text {OUT }}=4.5 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current |  |  | $\begin{array}{r} 65 \\ 75 \\ 125 \\ 135 \\ 155 \\ 170 \end{array}$ | mA <br> mA <br> mA <br> mA <br> mA <br> mA | 93L415-35, 93L415-45, <br> 93L415-60 (commercial) <br> 93L415-40, 93L415-50, <br> 93L415-70 (military) <br> 93415-25, 93415-30 (commercial) <br> 93415-30, 93415-40 (military) <br> 93415A, 93415-45 (commercial) <br> 93415-60 (military) <br> $\mathrm{V}_{\mathrm{CC}}=$ Max, Note 6 |

## Notes

1. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} . \mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$ and maximum loading.
2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
3. Short circuit to ground not to exceed one second.
4. ${ }^{t_{W}}$ measured at $t_{W S A}=M i n, t_{W S A}$ measured at $t_{W}=M i n$.
5. Tested under static condition only.
6. All inputs GND

Output open
7. $I_{\mathrm{IL}}=-300 \mu \mathrm{~A}$ for 93 L 415

## 93415/93L415

Commercial
AC Performance Characteristics: $\mathrm{V}_{\mathrm{CC}}=5.0 \pm 5 \%, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$


Military
AC Performance Characteristics: $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| Symbol | Characteristic | 93415-30 |  | 93415-40 |  | 93415-60 |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
|  | Read Timing <br> Chip Select Access Time Chip Select Recovery Time Address Access Time ${ }^{2}$ |  |  |  |  |  |  |  |  |
| $t_{\text {ACS }}$ |  |  | 20 |  | 25 |  | 45 | ns |  |
| $t_{\text {RCS }}$ |  |  | 20 |  | 25 |  | 50 | ns | gures 3a, |
| $\mathrm{t}_{\text {AA }}$ |  |  | 30 |  | 40 |  | 60 | ns |  |
|  | Write Timing | 20 |  | 25 |  | 40 |  |  |  |
| $t_{w}$ | Write Pulse Width to Guarantee Writing ${ }^{4}$ |  |  |  |  |  |  | ns |  |
| $t_{\text {WSD }}$ | Data Setup Time Prior to Write | 5 |  | 5 |  | 5 |  | ns |  |
| $t_{\text {WHD }}$ | Data Hold Time after Write | 5 |  | 5 |  | 5 |  | ns |  |
| $t_{\text {WSA }}$ | Address Setup Time Prior to Write ${ }^{4}$ | 5 |  | 10 |  | 15 |  | ns | Figure 4 |
| $t_{\text {WHA }}$ | Address Hold Time after Write | 5 |  | 5 |  | 5 |  | ns |  |
| $t_{\text {wscs }}$ | Chip Select Setup Time Prior to Write | 5 |  | 5 |  | 5 |  | ns |  |
| $\mathrm{t}_{\text {WHCS }}$ | Chip Select Hold Time after Write | 5 |  | 5 |  | 5 |  | ns |  |
| $t_{\text {ws }}$ | Write Enable to Output Disable |  | 20 | 5 | 25 |  | 45 | ns |  |
| $t_{\text {WR }}$ | Write Recovery Time |  | 20 |  | 25 |  | 50 | ns |  |

Notes on page 4-7

Commercial
AC Performance Characteristics: $\mathrm{V}_{\mathrm{CC}}=5.0 \pm 5 \%, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$

| Symbol | Characteristic | 93L415-35 |  | 93L415-45 |  | 93L415-60 |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
|  | Read Timing |  |  |  |  |  |  |  |  |
| $t_{\text {ACS }}$ | Chip Select Access Time |  | 25 |  | 30 |  | 40 | ns |  |
| $\mathrm{t}_{\text {RCS }}$ | Chip Select Recovery Time |  | 25 |  | 30 |  | 40 | ns | igures 3a, |
| $\mathrm{t}_{\mathrm{AA}}$ | Address Access Time ${ }^{2}$ |  | 35 |  | 45 |  | 60 | ns |  |
|  | Write Timing |  |  |  |  |  |  |  |  |
| $t_{W}$ | Write Pulse Width to Guarantee Writing ${ }^{4}$ | 30 |  | 35 |  | 45 |  | ns |  |
| $t_{\text {WSD }}$ | Data Setup Time Prior to Write | 5 |  | 5 |  | 5 |  | ns |  |
| $t_{\text {WHD }}$ | Data Hold Time after Write | 5 |  | 5 |  | 5 |  | ns |  |
| $t_{\text {WSA }}$ | Address Setup Time Prior to Write ${ }^{4}$ | 5 |  | 5 |  | 10 |  | ns | Figure 4 |
| $t_{\text {WHA }}$ | Address Hold Time after Write | 5 |  | 5 |  | 5 |  | ns |  |
| $t_{\text {wSCS }}$ | Chip Select Setup Time Prior to Write | 5 |  | 5 |  | 5 |  | ns |  |
| $t_{\text {WHCS }}$ | Chip Select Hold Time after Write | 5 |  | 5 |  | 5 |  | ns |  |
| $t_{\text {WS }}$ | Write Enable to Output Disable |  | 20 |  | 25 |  | 45 | ns |  |
| $t_{\text {WR }}$ | Write Recovery Time |  | 30 |  | 35 |  | 45 | ns |  |

Military
AC Performance Characteristics: $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, G N D=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| Symbol | Characteristic | 93L415-40 |  | 93L415-50 |  | 93L415-70 |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
|  | Read Timing |  |  |  |  |  |  |  |  |
| $t_{\text {ACS }}$ | Chip Select Access Time |  | 30 |  | 35 |  | 45 | ns |  |
| $\mathrm{t}_{\text {RCS }}$ | Chip Select Recovery Time |  | 25 |  | 30 |  | 50 | ns | Figures 3a, |
| $\mathrm{t}_{\text {AA }}$ | Address Access Time ${ }^{2}$ |  | 40 |  | 50 |  | 70 | ns |  |
|  | Write Timing |  |  |  |  |  |  |  |  |
| $t_{W}$ | Write Pulse Width to Guarantee Writing ${ }^{4}$ | 35 |  | 40 |  | 50 |  | ns |  |
| $t_{\text {WSD }}$ | Data Setup Time Prior to Write | 5 |  | 5 |  | 10 |  | ns |  |
| $t_{\text {WHD }}$ | Data Hold Time after Write | 5 |  | 5 |  | 10 |  | ns |  |
| $t_{\text {WSA }}$ | Address Setup Time Prior to Write ${ }^{4}$ | 10 |  | 10 |  | 10 |  | ns | Figure 4 |
| $t_{\text {WHA }}$ | Address Hold Time after Write | 5 |  | 5 |  | 10 |  | ns |  |
| $t_{\text {wSCS }}$ | Chip Select Setup Time Prior to Write | 5 |  | 5 |  | 10 |  | ns |  |
| $t_{\text {WHCS }}$ | Chip Select Hold Time after Write | 5 |  | 5 |  | 10 |  | ns |  |
| $t_{\text {WS }}$ | Write Enable to Output Disable |  | 25 |  | 30 |  | 45 | ns |  |
| $t_{\text {WR }}$ | Write Recovery Time |  | 30 |  | 40 |  | 55 | ns |  |

[^20]
## 93415/93L415

Fig. 1 AC Test Circuit

*Includes jig and probe capacitance

Fig. 2 AC Test Input Levels


Fig. 3 Read Mode Timing
3a Read Mode Propagation Delay from Chip Select


3b Read Mode Propagation Delay from Address


Fig. 4 Write Mode Timing


## Notes

1. Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.
2. Input voltage levels for worst case AC test are $3.0 / 0.0 \mathrm{~V}$

## 93415/93L415

## Ordering Information

| Part Number | Access Time (ns) | Power (mA) | Temperature Range | Package | Order Code |
| :--- | :---: | :---: | :---: | :---: | :---: |
| $93415-25$ | 25 | 125 | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | XX | 93415 XX 25 |
| 93415 A | 30 | 155 | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | XX | 93415 AXX |
| $93415-30$ | 30 | 125 | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | XX | 93415 XX 30 |
| $93415-30$ | 30 | 135 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | YY | 93415 YY 30 |
| $93 \mathrm{~L} 415-35$ | 35 | 65 | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | XX | 93 L 415 XX 35 |
| $93415-40$ | 40 | 135 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | YY | 93415 YY 40 |
| $93 \mathrm{C} 415-40$ | 40 | 75 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | YY | 93 L 415 YY 40 |
| $93415-45$ | 45 | 155 | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | XX | 93415 XX |
| $93 \mathrm{~L} 415-45$ | 45 | 65 | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | XX | 93 L 415 XX 45 |
| $93 \mathrm{~L} 415-50$ | 50 | 75 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | YY | 93 L 415 YY 50 |
| $93 \mathrm{~L} 415-60$ | 60 | 65 | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | XX | 93 L 415 XX |
| $93415-60$ | 60 | 170 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | YY | 93415 YY |
| $93 \mathrm{~L} 415-70$ | 70 | 75 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | YY | 93 L 415 YY |

## Packages and Optional Processing (See Section 9)

XX - Commercial
Without Optional Processing
DC
FC
PC
YY - Military
Without Optional Processing
DM
FM

With Optional Processing
DCQR - Ceramic Dip
FCQR - Cerpak
PCQR - Plastic Dip

With Optional Processing
DMQB - Ceramic Dip
FMQB - Cerpak

## Optional Processing

$\mathrm{QB}=$ Mil Std 883
Method 5004 and 5005, Level B
QR = Commercial Device with 160 Hour Burn in or Equivalent

## Note:

Because every combination of packaging, speed, temperature, and optional processing is not in stock, availability of some combinations is not on an immediate basis.

FAIRCHILD
A Schlumberger Company

93422
$256 \times 4$-Bit Static Random Access Memory

## Memory and High Speed Logic

## Description

The 93422 is a 1024-bit read/write Random Access Memory (RAM), organized 256 words by four bits. It is designed for high speed cache, control and buffer storage applications. The 93422 is available in two speeds, "standard" speed and an " $A$ " grade. The device includes full on-chip decoding, separate Data inputs and non-inverting Data outputs, as well as two Chip Select lines.

- Commercial Address Access Time

93422-45 ns Max 93422A - 35 ns Max

- Military Address Access Time

93422 - 60 ns Max 93422A - 45 ns Max

- Fully TTL Compatible
- Features Three State Outputs
- Power Dissipation - $0.46 \mathrm{~mW} /$ Bit Typ
- Power Dissipation Decreases with Increasing Temperature


## Pin Names

| $\mathrm{A}_{0}-\mathrm{A}_{7}$ | Address Inputs |
| :--- | :--- |
| $\mathrm{D}_{0}-\mathrm{D}_{3}$ | Data Inputs |
| $\mathrm{CS}_{1}$ | Chip Select Input (Active LOW) |
| CS | Chip Select Input (Active HIGH) |
| $\overline{\mathrm{WE}}$ | Write Enable Input (Active LOW) |
| OE | Output Enable Input (Active LOW) |
| $\mathrm{O}_{0}-\mathrm{O}_{3}$ | Data Outputs |

Logic Symbol


Connection Diagrams
22-Pin DIP (Top View)


24-Pin Flatpak (Top View)


24-Pin Leadless Chip Carrier (Top View)


## Logic Diagram



## Functional Description

The 93422 is a fully decoded 1024-bit Random Access Memory organized 256 words by four bits. Word selection is achieved by means of an 8-bit address, $A_{0}$ through $A_{7}$.

Two Chip Select inputs, inverting and non-inverting, are provided for logic flexibility. For larger memories, the fast chip select access time permits the decoding of the chip selects from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable ( $\overline{\mathrm{WE}})$ input. When $\overline{W E}$ is
held LOW and the chip is selected, the data at $D_{0}-D_{3}$ is written into the addressed location. Since the write function is level-triggered, data must be held stable for at least tWSD(min) plus $\mathrm{t}_{\mathrm{W}(\mathrm{min})}$ plus $\mathrm{tWHD}_{(\mathrm{min})}$ to insure a valid write. To read, $\overline{W E}$ is held HIGH and the chip selected. Non-inverted data is then presented at the outputs $\left(\mathrm{O}_{0}-\mathrm{O}_{3}\right)$.

The 93422 has 3-state outputs which provide active pull-ups when enabled and high output impedance when disabled. This allows optimization of word expansion in bus organized systems.

Truth Table

| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{O E}$ | $\overline{\mathbf{C S}}$ | $\mathrm{CS}_{2}$ | $\overline{W E}$ | 3-State | Mode |
| X | H | X | X | HIGH Z | Not Selected |
| X | X | L | X | HIGH Z | Not Selected |
| L | L | H | H | DOUT | READ |
| X | L | H | L | HIGH Z | WRITE |
| H | X | X | X | HIGH Z | Output Disabled |

$\mathrm{H}=\mathrm{HIGH}$ Voltage Level ( 2.4 V )
$\mathrm{L}=$ LOW Voltage Level (. 5 V )
X = Don't Care (HIGH or LOW)
High $Z=$ High-Impedance

DC Performance Characteristics: Over operating temperature ranges (Note 1)

| Symbol | Characteristic | Min | Typ | Max | Unit | Condition |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOL | Output LOW Voltage |  | 0.3 | 0.45 | V | $\mathrm{VCC}^{\text {a }} \mathrm{Min}, \mathrm{IOL}=8 \mathrm{~mA}$ |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage | 2.1 | 1.6 |  | V | Guaranteed Input HIGH Voltage for All Inputs ${ }^{5}$ |  |
| VIL | Input LOW Voltage |  | 1.5 | 0.8 | V | Guaranteed Input LOW Voltage for All Inputs 5 |  |
| VOH | Output HIGH Voltage | 2.4 |  |  | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}=-5.2 \mathrm{~mA}$ |  |
| IIL | Input LOW Current |  | -150 | $-300$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |
| $I_{\text {IH }}$ | Input HIGH Current |  | 1.0 | 40 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V}$ |  |
| $I_{\text {IHB }}$ | Input Breakdown Current |  |  | 1.0 | mA | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{VIN}=\mathrm{V}_{\text {cc }}$ |  |
| VIC | Input Diode Clamp Voltage |  | -1.0 | -1.5 | V | $V_{C C}=$ Max, $\mathrm{I}_{1}=-10 \mathrm{~mA}$ |  |
| $\begin{aligned} & \mathrm{I}_{\mathrm{OZH}} \\ & \text { Iozl } \end{aligned}$ | Output Current (HIGH Z ) |  |  | $\begin{array}{r} 50 \\ -50 \end{array}$ | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{VCC}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{~V}_{\text {OUT }}=2.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max}, \end{aligned}$ |  |
| los | Output Current <br> Short Circuit to Ground | -10 |  | -70 | mA | $V_{C C}=$ Max, Note 3 |  |
| ICC | Power Supply Current |  |  | $\begin{aligned} & 120 \\ & 130 \end{aligned}$ | mA | Commercial Military | $V_{c c}=\operatorname{Max}$ <br> All Inputs GND <br> All Outputs Open |

## Notes

1. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$. $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$ and maximum loading.
2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
3. Short circuit to ground not to exceed one second.
4. ${ }^{{ }_{W}}$ measured at $t_{W S A}=\operatorname{Min} . t_{W S A}$ measured at $t_{W}=\operatorname{Min}$.
5. Static condition only.

## Commercial

AC Performance Characteristics: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$

| Symbol | Characteristic | A |  | Std |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |  |
|  | Read Timing |  |  |  |  |  |  |
| $t_{\text {ACS }}$ | Chip Select Access Time |  | 30 |  | 30 | ns |  |
| tzRCS | Chip Select to HIGH Z |  | 30 |  | 30 | ns |  |
| $t_{\text {a }}$ | Output Enable Access Time |  | 30 |  | 30 | ns | Figures 3a, 3b, 3c |
| tzros | Output Enable to HIGH Z |  | 30 |  | 30 | ns |  |
| $t_{\text {A }}{ }^{\text {a }}$ | Address Access Time ${ }^{2}$ |  | 35 |  | 45 | ns |  |
|  | Write Timing |  |  |  |  |  |  |
| tw | Write Pulse Width to Guarantee Writing 4 | 25 |  | 30 |  | ns |  |
| tWSD | Data Setup Time Prior to Write | 5 |  | 5 |  | ns |  |
| tWHD | Data Hold Time after Write | 5 |  | 5 |  | ns |  |
| twSA | Address Setup Time Prior to Write 4 | 5 |  | 5 |  | ns | Figure 4 |
| tWHA | Address Hold Time after Write | 5 |  | 5 |  | ns |  |
| twscs | Chip Select Setup Time Prior to Write | 5 |  | 5 |  | ns |  |
| twhes | Chip Select Hold Time after Write | 5 |  | 5 |  | ns |  |
| tzws | Write Enable to HIGH Z |  | 35 |  | 35 | ns |  |
| twr | Write Recovery Time |  | 35 |  | 40 | ns |  |

Military
AC Performance Characteristics: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| Symbol | Characteristic | A |  | Std |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |  |
|  | Read Timing |  |  |  |  |  |  |
| tacs | Chip Select Access Time |  | 35 |  | 45 | ns |  |
| tzRCS | Chip Select to HIGH Z |  | 35 |  | 45 | ns |  |
| taos | Output Enable Access Time |  | 35 |  | 45 | ns | Figures 3a, 3b, 3c |
| tzRos | Output Enable to HIGH Z |  | 35 |  | 45 | ns |  |
| $t_{\text {AA }}$ | Address Access Time ${ }^{2}$ |  | 45 |  | 60 | ns |  |
|  | Write Timing |  |  |  |  |  |  |
| tw | Write Pulse Width to Guarantee Writing ${ }^{4}$ | 35 |  | 40 |  | ns |  |
| twSD | Data Setup Time Prior to Write | 5 |  | 5 |  | ns |  |
| twhd | Data Hold Time after Write | 5 |  | 5 |  | ns |  |
| twSA | Address Setup Time Prior to Write 4 | 5 |  | 5 |  | ns | Figure 4 |
| tWHA | Address Hold Time after Write | 5 |  | 5 |  | ns |  |
| twscs | Chip Select Setup Time Prior to Write | 5 |  | 5 |  | ns |  |
| twhes | Chip Select Hold Time after Write | 5 |  | 5 |  | ns |  |
| tzws | Write Enable to HIGH Z |  | 40 |  | 45 | ns |  |
| twR | Write Recovery Time |  | 40 |  | 50 | ns |  |

Fig. 1 AC Test Output Load


LOAD A


LOAD B
*Includes jig and probe capacitance
Note: Load A is used for all production testing.
Fig. 2 AC Test Input Levels


Fig. 3 Read Mode Timing
a Read Mode Propagation Delay from Address


3b Read Mode Propagation Delay from Chip Select


3c Read Mode Propagation Delay from Output Enable


Fig. 4 Write Mode Timing


1. Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.
2. Input voltage levels for worst case AC test are 3.0/0.0 V.

## Ordering Information



FAIRCHILD
A Schlumberger Company

## 93L422 <br> $256 \times 4$-Bit Static Random Access Memory

Memory and High Speed Logic

## Description

The 93L422 is a 1024-bit read/write Random Access Memory (RAM), organized 256 words by four bits. It is designed for high speed cache, control and buffer storage applications. The 93L422 is available in two speeds, "standard" speed and an "A" grade. The device includes full on-chip decoding, separate Data inputs and non-inverting Data outputs, as well as two Chip Select lines.

- Commercial Address Access Time

93L422-60 ns Max 93L422A - 45 ns Max

- Military Address Access Time

93L422-75 ns Max 93L422A - 55 ns Max

- Fully TTL Compatible
- Features Three State Outputs
- Power Dissipation - $0.25 \mathrm{~mW} /$ Bit Typ
- Power Dissipation Decreases with Increasing Temperature

Pin Names

| $\mathrm{A}_{0}-\mathrm{A}_{7}$ | Address Inputs |
| :--- | :--- |
| $\mathrm{D}_{0}-\mathrm{D}_{3}$ | Data Inputs |
| $\overline{\mathrm{CS}} 1$ | Chip Select Input (Active LOW) |
| CS 2 | Chip Select Input (Active HIGH) |
| $\overline{\overline{W E}}$ | Write Enable Input (Active LOW) |
| $\overline{\mathrm{OE}}$ | Output Enable Input (Active LOW) |
| $\mathrm{O}_{0}-\mathrm{O}_{3}$ | Data Outputs |

Logic Symbol


Connection Diagrams
22-Pin DIP (Top View)


## 24-Pin Flatpak (Top View)



24-Pin Leadless Chip Carrier (íop View)


## Logic Diagram



## Functional Description

The 93L422 is a fully decoded 1024-bit Random Access Memory organized 256 words by four bits. Word selection is achieved by means of an 8-bit address, $A_{0}$ through $A_{7}$.

Two Chip Select inputs, inverting and non-inverting, are provided for logic flexibility. For larger memories, the fast chip select access time permits the decoding of the chip selects from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable ( $\overline{\mathrm{WE}}$ ) input. When $\overline{\mathrm{WE}}$ is
held LOW and the chip is selected, the data at $\mathrm{D}_{0}-\mathrm{D}_{3}$ is written into the addressed location. Since the write function is level-triggered, data must be held stable for at least tWSD(min) plus tw(min) plus tWHD(min) to insure a valid write. To read, $\overline{W E}$ is held HIGH and the chip selected. Non-inverted data is then presented at the outputs $\left(\mathrm{O}_{0}-\mathrm{O}_{3}\right)$.

The 93L422 has 3-state outputs which provide active pull-ups when enabled and high output impedance when disabled. This allows optimization of word expansion in bus organized systems.

## 93L422

Truth Table

| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | $\overline{\mathbf{C S}}$ | $\mathrm{CS}_{2}$ | $\overline{W E}$ | 3-State | Mode |
| $X$ | H | X | $X$ | HIGH Z | Not Selected |
| X | X | L | X | HIGH Z | Not Selected |
| L | L | H | H | Dout | READ |
| X | L | H | L | HIGH Z | WRITE |
| H | $X$ | X | X | HIGH Z | Output Disabled |

$\mathrm{H}=\mathrm{HIGH}$ Voltage Level ( 2.4 V )
$\mathrm{L}=\mathrm{LOW}$ Voltage Level (. 5 V )
X = Don't Care (HIGH or LOW)
High $Z=$ High-Impedance

DC Performance Characteristics: Over operating temperature ranges (Note 1)

| Symbol | Characteristic | Min | Typ | Max | Unit | Condition |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| $V_{\text {OL }}$ | Output LOW Voltage |  | 0.3 | 0.45 | V | $\mathrm{~V}_{\mathrm{CC}}=$ Min, IOL $=8 \mathrm{~mA}$ |
| $\mathrm{~V}_{\text {IH }}$ | Input HIGH Voltage | 2.1 | 1.6 |  | V | Guaranteed Input HIGH Voltage <br> for All Inputs |
| VIL |  |  |  |  |  |  |

## Notes

[^21] case bit in the memory using a pseudorandom testing pattern.

## Commercial

AC Performance Characteristics: $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$

| Symbol | Characteristic | A |  | Std |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |  |
|  | Read Timing |  |  |  |  |  |  |
| tacs | Chip Select Access Time |  | 30 |  | 35 | ns |  |
| tzrcs | Chip Select to HIGH Z |  | 30 |  | 35 | ns |  |
| taos | Output Enable Access Time |  | 30 |  | 35 | ns | Figures 3a, 3b, 3c |
| tzros | Output Enable to HIGH Z |  | 30 |  | 35 | ns |  |
| $t_{\text {AA }}$ | Address Access Time ${ }^{2}$ |  | 45 |  | 60 | ns |  |
|  | Write Timing |  |  |  |  |  |  |
| tw | Write Pulse Width to Guarantee Writing ${ }^{4}$ | 30 |  | 45 |  | ns |  |
| twSD | Data Setup Time Prior to Write | 5 |  | 5 |  | ns |  |
| tWHD | Data Hold Time after Write | 5 |  | 5 |  | ns |  |
| tWSA | Address Setup Time Prior to Write ${ }^{4}$ | 5 |  | 5 |  | ns | Figure 4 |
| tWHA | Address Hold Time after Write | 5 |  | 5 |  | ns |  |
| twscs | Chip Select Setup Time Prior to Write | 5 |  | 5 |  | ns |  |
| twhes | Chip Select Hold Time after Write | 5 |  | 5 |  | ns |  |
| tzws | Write Enable to HIGH Z |  | 35 |  | 40 | ns |  |
| twr | Write Recovery Time |  | 40 |  | 45 | ns |  |

Military
AC Performance Characteristics: $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| Symbol | Characteristic | A |  | Std |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |  |
|  | Read Timing |  |  |  |  |  |  |
| $t_{\text {ACS }}$ | Chip Select Access Time |  | 40 |  | 45 | ns |  |
| tzRCs | Chip Select to HIGH Z |  | 40 |  | 45 | ns |  |
| taos | Output Enable Access Time |  | 40 |  | 45 | ns | Figures 3a, 3b, 3c |
| tzRos | Output Enable to HIGH Z |  | 40 |  | 45 | ns |  |
| $t_{\text {AA }}$ | Address Access Time ${ }^{2}$ |  | 55 |  | 75 | ns |  |
|  | Write Timing |  |  |  |  |  |  |
| tw | Write Pulse Width to Guarantee Writing ${ }^{4}$ | 40 |  | 55 |  | ns |  |
| twSD | Data Setup Time Prior to Write | 5 |  | 5 |  | ns |  |
| tWHD | Data Hold Time after Write | 5 |  | 5 |  | ns |  |
| twSA | Address Setup Time Prior to Write ${ }^{4}$ | 5 |  | 5 |  | ns | Figure 4 |
| tWHA | Address Hold Time after Write | 5 |  | 5 |  | ns |  |
| twscs | Chip Select Setup Time Prior to Write | 5 |  | 5 |  | ns |  |
| twhes | Chip Select Hold Time after Write | 5 |  | 5 |  | ns |  |
| tzws | Write Enable to HIGH Z |  | 45 |  | 45 | ns |  |
| twR | Write Recovery Time |  | 50 |  | 50 | ns |  |

[^22]Fig. 1 AC Test Output Load


LOAD A


LOAD B
*Includes jig and probe capacitance
Note: Load A is used for all production testing.
Fig. 2 AC Test Input Levels


Fig. 3 Read Mode Timing


3b Read Mode Propagation Delay from Chip Select


3c Read Mode Propagation Delay from Output Enable


Fig. 4 Write Mode Timing


## Ordering Information



FAIRCHILD
A Schlumberger Company

93425/93L425 $1024 \times 1$-Bit Static Random Access Memory

Memory and High Speed Logic

## Description

The 93425 is a 1024-bit read/write Random Access Memory (RAM), organized 1024 words by one bit. It is designed for high speed cache, control and buffer storage applications. The device includes full on-chip decoding, separate Data input and non-inverting Data output, as well as an active LOW Chip Select line.

- Commercial Address Access Time

953425 - 20 to 60 ns Max

- Military Address Access Time

93425 - 30 to 70 ns Max

- Low Power Version Also Available (93L425)
- Features Three State Output
- Power Dissipation Decreases with Increasing Temperature

| $\frac{\text { Pin Names }}{C S}$ | Chip Select (Active LOW) |
| :--- | :--- |
| $A_{0}-A_{9}$ | Address Inputs |
| $\overline{W E}$ | Write Enable (Active LOW) |
| $D$ | Data Input |
| $O$ | Data Output |

## Logic Symbol

$V_{C C}=\operatorname{Pin} 16$
$G N D=P$ in 8


GND

Connection Diagram
16-Pin DIP (Top View)


Note:
The 16 pin Flatpak version has the same pinout connections as the Dual In-line package

## Logic Diagram



## Functional Description

The 93425 is a fully decoded 1024-bit read/write Random Access Memory organized 1024 words by one bit. Bit selection is achieved by means of a 10-bit address, $\mathrm{A}_{0}$ through $\mathrm{A}_{9}$.

One Chip Select input is provided for easy memory array expansion of up to 2048 bits without the need for external decoding. For larger memories, the fast chip select access time permits direct address decoding without an increase in overall memory access time.

The read and write functions of the 93425 are controlled by the state of the active LOW Write Enable ( $\overline{\mathrm{WE}}$ ) input. When WE is held LOW and the chip is selected, the data at $D$ is written into the location specified by the binary address present at $A_{0}$ through $A_{9}$. Since the write function is level triggered, data must be held stable at the data input for at least twsD(min) plus $\mathrm{tw}(\mathrm{min})$ plus twHD(min) to insure a valid write. When WE is held HIGH and the chip selected, data is read from the addressed location and presented at the output ( O ).

The 93425 has a three-state output which provides an active pull-up or pull-down when enabled and a high impedance (HIGH Z) state when disabled. The active pull-up provides drive capability for high capacitive loads while the high impedance state allows optimization of word expansion in bus organized systems.

## Truth Table

| Inputs |  |  | Output |  |
| :---: | :---: | :---: | :---: | :--- |
| $\mathbf{C} \mathbf{C S}$ | $\overline{\text { WE }}$ | D | O | Mode |
| H | X | X | HIGH Z | Not Selected |
| L | L | L | HIGH Z | Write "0" |
| L | L | H | HIGH Z | Write "1" |
| L | H | X | Dout | Read |

$\mathrm{H}=\mathrm{HIGH}$ Voltage Level ( 2.4 V )
$\mathrm{L}=\mathrm{LOW}$ Voltage Level (. 5 V )
X = Don't Care (HIGH or LOW)

DC Performance Characteristics: Over operating temperature ranges (Note 1)

| Symbol | Characteristic | Min | Typ | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOL | Output LOW Voltage |  | 0.3 | 0.45 | V | $\mathrm{V}_{C C}=\mathrm{Min}, \mathrm{IOL}=16 \mathrm{~mA}$ |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage | 2.1 | 1.6 |  | V | Guaranteed Input HIGH Voltage for All Inputs ${ }^{5}$ |
| VIL | Input LOW Voltage |  | 1.5 | 0.8 | V | Guaranteed Input LOW Voltage for All Inputs ${ }^{5}$ |
| VOH | Output HIGH Voltage | 2.4 |  |  | V | $\mathrm{V}_{C C}=\mathrm{Min}, \mathrm{IOH}=-5.2 \mathrm{~mA}$ |
| IIL | Input LOW Current |  | -250 | $-400^{7}$ | $\mu \mathrm{A}$ | $\mathrm{V}_{C C}=\mathrm{Max}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |
| $I_{1 H}$ | Input HIGH Current |  | 1.0 | 40 | $\mu \mathrm{A}$ | $\mathrm{V}_{C C}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}$ |
| $I_{\text {IHB }}$ | Input Breakdown Current |  |  | 1.0 | mA | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ |
| VIC | Input Diode Clamp Voltage |  | -1.0 | -1.5 | V | $V_{C C}=$ Max, $\mathrm{l}_{\text {IN }}=-10 \mathrm{~mA}$ |
| $\begin{aligned} & \mathrm{I}_{\mathrm{OZH}} \\ & \mathrm{I}_{\mathrm{OZL}} \end{aligned}$ | Output Current (HIGH Z ) |  |  | $\begin{array}{r} 50 \\ -50 \end{array}$ | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{~V}_{\text {OUT }}=2.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{VOUT}^{2}=0.5 \mathrm{~V} \end{aligned}$ |
| los | Output Current <br> Short Circuit to Ground |  |  | -100 | mA | $V_{C C}=$ Max, Note 3 |
| $I_{C C}$ | Power Supply Current |  |  | $\begin{array}{r} 65 \\ 75 \\ 125 \\ 135 \\ 155 \\ 170 \end{array}$ | $\begin{gathered} \mathrm{mA} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{~mA} \end{gathered}$ | $\begin{aligned} & \text { 93L425-35, 93L425-45, } \\ & \text { 93L425-60 (commercial) } \\ & \text { 93L425-40, 93L425-50, } \\ & \text { 93L425-70 (military) } \\ & 93425-25,93425-30 \\ & \text { (commercial) } \\ & \text { 93425-30, 93425-40 } \\ & \text { (military) } \\ & \text { 93425A, 93425-45 } \\ & \text { (commercial) } \\ & 93425-60 \text { (military) } \\ & \mathrm{V}_{\mathrm{CC}}=\text { Max, Note } 6 \end{aligned}$ |

## Notes

1. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} . \mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$ and maximum loading.
2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
3. Short circuit to ground not to exceed one second.
4. ${ }^{t_{W}}$ measured at $t_{W S A}=$ Min. $t_{W S A}$ measured at $t_{W}=$ Min.
5. Static condition only.
6. All inputs GND Output open
7. $I_{L L}=-300 \mu \mathrm{~A}$ for 93 L 425

## Commercial

AC Performance Characteristics: $\mathrm{V}_{\mathrm{CC}}=5.0 \pm 5 \%, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$

| Symbol | Characteristic | $\begin{aligned} & 93425-20 \\ & 93425-25 \end{aligned}$ |  | $\begin{gathered} 93425-30 \\ 93425 A \end{gathered}$ |  | 93425-45 |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
|  | Read Timing |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {ACS }}$ | Chip Select Access Time |  | 15 |  | 20 |  | 35 | ns |  |
| $\mathrm{t}_{\text {ZRCS }}$ | Chip Select to HIGH Z |  | 20 |  | 20 |  | 35 | ns | Figures 3a, |
| $\mathrm{t}_{\text {AA }}$ | Address Access Time ${ }^{2}$ |  | 20/25 |  | 30 |  | 45 | ns |  |
|  | Write Timing |  |  |  |  |  |  |  |  |
| $t_{W}$ | Write Pulse Width to Guarantee Writing ${ }^{4}$ | 15 |  | 20 |  | 35 |  | ns |  |
| $t_{\text {WSD }}$ | Data Setup Time Prior to Write | 5 |  | 5 |  | 5 |  | ns |  |
| $t_{\text {WHD }}$ | Data Hold Time after Write | 5 |  | 5 |  | 5 |  | ns |  |
| $t_{\text {WSA }}$ | Address Setup Time Prior to Write ${ }^{4}$ | 5 |  | 5 |  | 5 |  | ns | Figure 4 |
| $\mathrm{t}_{\text {WHA }}$ | Address Hold Time after Write | 5 |  | 5 |  | 5 |  | ns |  |
| $t_{\text {wSCS }}$ | Chip Select Setup Time Prior to Write | 5 |  | 5 |  | 5 |  | ns |  |
| $\mathrm{t}_{\text {WHCS }}$ | Chip Select Hold Time after Write | 5 |  | 5 |  | 5 |  | ns |  |
| $\mathrm{t}_{\mathrm{zws}}$ | Write Enable to HIGH Z |  | 15 |  | 20 |  | 35 | ns |  |
| $t_{W R}$ | Write Recovery Time |  | 15 |  | 20 |  | 40 | ns |  |
| $t_{\text {WR }}$ | Write Recovery Time (93425A) |  |  |  | 25 |  |  | ns |  |

Military
AC Performance Characteristics: $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| Symbol | Characteristic | 93425-30 |  | 93425-40 |  | 93425-60 |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
|  | Read Timing |  |  |  |  |  |  |  |  |
| $t_{\text {ACS }}$ | Chip Select Access Time |  | 20 |  | 25 |  | 45 | ns |  |
| $\mathrm{t}_{\text {ZRCS }}$ | Chip Select to HIGH Z |  | 20 |  | 25 |  | 50 | ns | Figures 3a, |
| $\mathrm{t}_{\mathrm{AA}}$ | Address Access Time ${ }^{2}$ |  | 30 |  | 40 |  | 60 | ns |  |
|  | Write Timing |  |  |  |  |  |  |  |  |
| $t_{W}$ | Write Pulse Width to Guarantee Writing ${ }^{4}$ | 20 |  | 25 |  | 40 |  | ns |  |
| $t_{\text {WSD }}$ | Data Setup Time Prior to Write | 5 |  | 5 |  | 5 |  | ns |  |
| $t_{\text {WHD }}$ | Data Hold Time after Write | 5 |  | 5 |  | 5 |  | ns |  |
| $t_{\text {WSA }}$ | Address Setup Time Prior to Write ${ }^{4}$ | 5 |  | 10 |  | 15 |  | ns | Figure 4 |
| $t_{\text {WHA }}$ | Address Hold Time after Write | 5 |  | 5 |  | 5 |  | ns |  |
| $t_{\text {wSCS }}$ | Chip Select Setup Time Prior to Write | 5 |  | 5 |  | 5 |  | ns |  |
| $t_{\text {WHCS }}$ | Chip Select Hold Time after Write | 5 |  | 5 |  | 5 |  | ns |  |
| $\mathrm{t}_{\text {zws }}$ | Write Enable to HIGH Z |  | 20 |  | 25 |  | 45 | ns |  |
| $t_{\text {WR }}$ | Write Recovery Time |  | 20 |  | 25 |  | 50 | ns |  |

[^23]
## Commercial

AC Performance Characteristics: $\mathrm{V}_{\mathrm{CC}}=5.0 \pm 5 \%, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$


Military
AC Performance Characteristics: $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$, $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| Symbol | Characteristic | 93L425-40 |  | 93L425-50 |  | 93L425-70 |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{ACS}} \\ & \mathrm{t}_{\mathrm{ZRCS}} \\ & \mathrm{t}_{\mathrm{AA}} \end{aligned}$ | Read Timing <br> Chip Select Access Time Chip Select to HIGH Z Address Access Time ${ }^{2}$ |  | $\begin{aligned} & 30 \\ & 25 \\ & 40 \end{aligned}$ |  | $\begin{aligned} & 35 \\ & 30 \\ & 50 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 45 \\ & 50 \\ & 70 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ | Figures 3a, $3 b$ |
| $t_{w}$ <br> $t_{\text {WSD }}$ <br> $t_{\text {WHD }}$ <br> $t_{\text {WSA }}$ <br> $t_{\text {WHA }}$ <br> $t_{\text {wscs }}$ <br> $t_{\text {WHCS }}$ <br> $t_{\text {zws }}$ <br> $t_{W R}$ | Write Timing <br> Write Pulse Width to Guarantee Writing ${ }^{4}$ Data Setup Time Prior to Write Data Hold Time after Write Address Setup Time Prior to Write ${ }^{4}$ Address Hold Time after Write Chip Select Setup Time Prior to Write Chip Select Hold Time after Write Write Enable to HIGH Z <br> Write Recovery Time | $\begin{array}{r} 35 \\ 5 \\ 5 \\ 10 \\ 5 \\ 5 \\ 5 \end{array}$ | $\begin{aligned} & 25 \\ & 30 \end{aligned}$ | $\begin{array}{r} 40 \\ 5 \\ 5 \\ 10 \\ 5 \\ 5 \\ 5 \end{array}$ | $\begin{aligned} & 30 \\ & 40 \end{aligned}$ | $\begin{array}{r} 50 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10 \\ 5 \end{array}$ | 45 55 |  | Figure 4a, 4b |

[^24]Fig. 1 AC Test Output Load


LOAD A


LOAD B
*Includes jig and probe capacitance
Note: Load A is used for all production testing.
Fig. 2 AC Test Input Levels


Fig. 3 Read Mode Timing
3a Read Mode Propagation Delay from Chip Select


3b Read Mode Propagation Delay from Address


Fig. 4 Write Mode Timing


## Notes

1. Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.
2. Input voltage levels for worst case AC test are 3.0/0.0 V.

Ordering Information

| Part Number | Access Time (ns) | Power (mA) | Temperature Range | Package | Order Code |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 93425-20 | 20 | 125 | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | XX | 93425XX20 |
| 93425-25 | 25 | 125 | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | XX | 93425XX25 |
| 93425A | 30 | 155 | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | XX | 93425AXX |
| 93425-30 | 30 | 125 | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | XX | 93425XX30 |
| 93425-30 | 30 | 135 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | YY | 93425YY30 |
| 93L425-35 | 35 | 65 | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | XX | 93L425XX35 |
| 93425-40 | 40 | 135 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | YY | 93425YY40 |
| 93L425-40 | 40 | 75 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | YY | 93L425YY40 |
| 93425-45 | 45 | 155 | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | XX | 93425XX |
| 93L425-45 | 45 | 65 | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | XX | 93L425XX45 |
| 93L425-50 | 50 | 75 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | YY | 93L425YY50 |
| 93L425-60 | 60 | 65 | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | XX | 93L425XX |
| 93425-60 | 60 | 170 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | YY | 93425YY |
| 93L425-70 | 70 | 75 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | YY | 93L425YY |

Packages and Optional Processing (See Section 9)

XX - Commercial
Without Optional Processing
DC
FC
PC

With Optional Processing
DCQR - Ceramic Dip
FCQR - Cerpak
PCQR - Plastic Dip
YY - Military
Without Optional Processing
With Optional Processing
DMQB - Ceramic Dip
FMQB - Cerpak

## Optional Processing

QB $=$ Mil Std 883
Method 5004 and 5005, Level B
QR $=$ Commercial Device with 160 Hour Burn in or Equivalent

## Note:

Because every combination of packaging, speed, temperature, and optional processing is not in stock, availability of some combinations is not on an immediate basis.

## FAIRCHILD

A Schlumberger Company

## 93479

## $256 \times 9$-Bit Static Random Access Memory

## Description

The 93479 is a 2304-bit read/write Random Access Memory (RAM), organized as 256 words by nine bits per word. It is ideally suited for scratchpad, small buffer and other applications where the number of required words is small and where the number of required bits per word is relatively large. The ninth bit can be used to provide, parity for 8-bit word systems.

```
- Commercial Address Time
    93479-45 ns Max
    93479A - 35 ns Max
- Military Address Access Time
    93479 - 60 ns Max
    93479A - 45 ns Max
- Common Data Input/Output
- Features Three State Output
- Power Dissipation - \(0.29 \mathrm{~mW} /\) Bit Typ
```


## Connection Diagram

22-Pin DIP (Top View)


Pin Names

| $\mathrm{A}_{0}-\mathrm{A}_{7}$ | Address Inputs |
| :--- | :--- |
| $\mathrm{DQ}_{0}-D Q_{8}$ | Data Input/Outputs |
| $\overline{\mathrm{OE}}$ | Output Enable Input (Active LOW) |
| $\overline{\mathrm{WE}}$ | Write Enable Input (Active LOW) |
| $\overline{\mathrm{CS}}$ | Chip Select Input (Active LOW) |

Logic Symbol


VCC $=\operatorname{Pin} 22$
GND $=\operatorname{Pin} 11$

Logic Diagram


## Functional Description

The 93479 is a fully decoded 2304-bit random access memory organized 256 words by nine bits. Word selection is achieved by means of an 8-bit address, $A_{0}$ to $A_{7}$.

The Chip Select input provides for memory array expansion. For larger memories, the fast chip select access time permits decoding without an increase in overall memory access time.

The read and write operations are controlled by the state of the active LOW Write Enable ( $\overline{\mathrm{WE}})$ input. With WE held LOW, the chip selected, and the output disabled, the data at $\mathrm{DQ}_{0}-\mathrm{DQ}_{8}$ is written into the addressed location. Since the write function is level triggered, data must be held stable for at least $t_{W S D(\min )}$ plus $t_{W H D(\min )}$ to insure a valid write. To read, WE is held HIGH, the chip selected and the output enabled. Non-inverted data is then presented at the outputs $\mathrm{DQ}_{0}-\mathrm{DQ}_{8}$.

The 93479 has three-state outputs which provide an active pull-up or pull-down when enabled and a high impedance (HIGH Z) state when disabled. The active pull-ups provide drive capability for high capacative loads while the high impedance state allows optimization of word expansion in bus organized systems.

Truth Table

| Inputs |  |  | Data In/Out |  |
| :---: | :---: | :---: | :---: | :--- |
| $\overline{\text { CS }}$ | $\overline{\mathrm{OE}}$ | $\overline{\text { WE }}$ |  | Mode |
| X | H | X | HIGH Z | Output Disabled |
| H | X | X | HIGH Z | R/W Disabled |
| L | L | H | Data Out | Read |
| L | H | L | Data In | Write |

[^25]DC Performance Characteristics: Over operating temperature ranges (Note 1)

| Symbol | Characteristic | Min | Typ | Max | Unit | Condition |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vol | Output LOW Voltage |  | 0.3 | 0.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{IOL}=8.0 \mathrm{~mA}$ |  |
| VOH | Output HIGH Voltage | 2.4 |  |  | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{IOH}=-5.2 \mathrm{~mA}$ |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | 2.1 | 1.6 |  | V | Guaranteed Input HIGH Voltage for All Inputs ${ }^{5}$ |  |
| VIL | Input LOW Voltage |  | 1.5 | 0.8 | V | Guaranteed Input LOW Voltage for All Inputs ${ }^{5}$ |  |
| IIL | Input LOW Current |  | -250 | -400 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current |  | 1.0 | 40 | $\mu \mathrm{A}$ | $V_{C C}=M a x, V_{\text {IN }}=4.5 \mathrm{~V}$ |  |
| $\mathrm{I}_{\text {IHB }}$ | Input Breakdown Current |  |  | 1.0 | mA | $V_{C C}=M a x, V_{\text {IN }}=V_{C C}$ |  |
| $\begin{aligned} & \mathrm{I}_{\mathrm{OZH}} \\ & \mathrm{I}_{\mathrm{OZL}} \end{aligned}$ | Output Current (HIGH Z) |  | -50 | $\begin{array}{r} 50 \\ -400 \end{array}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ | $\begin{aligned} & V_{C C}=\mathrm{Max}, \mathrm{~V}_{\text {OUT }}=2.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{~V}_{\text {OUT }}=0.5 \mathrm{~V} \end{aligned}$ |  |
| VIC | Input Diode Clamp Voltage |  | -1.0 | -1.5 | V | $\mathrm{V}_{C C}=\mathrm{Max}, \mathrm{I}_{\mathrm{I}}=-10 \mathrm{~mA}$ |  |
| los | Output Current Short Circuit to Ground |  |  | -70 | mA | $V_{C C}=$ Max, Note 3 |  |
| Icc | Power Supply Current |  |  | $\begin{aligned} & 185 \\ & 200 \end{aligned}$ | mA | Commercial Military | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$ <br> All Inputs GND |

Notes

1. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$. $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$ and maximum łoading.
2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
3. Short circuit to ground not to exceed one second.
4. ${ }^{t_{W}}$ measured at $t_{W S A}=M i n . t_{W S A}$ measured at $t_{W}=$ Min.
5. Static condition only.

## Commercial

AC Performance Characteristics: $\mathrm{VcC}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$

| Symbol | Characteristic | A |  | Std |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |  |
|  | Read Timing |  |  |  |  |  |  |
| $t_{\text {ACS }}$ | Chip Select Access Time |  | 25 |  | 25 | ns |  |
| tzres | Chip Select to HIGH Z |  | 25 |  | 25 | ns |  |
| $\mathrm{t}_{\text {AOS }}$ | Output Enable Access Time |  | 25 |  | 25 | ns | Figures 3a, 3b, 3c |
| tzros | Output Enable to HIGH Z |  | 25 |  | 25 | ns |  |
| $\mathrm{t}_{\mathrm{AA}}$ | Address Access Time ${ }^{2}$ |  | 35 |  | 45 | ns |  |
|  | Write Timing |  |  |  |  |  |  |
| tw | Write Pulse Width to Guarantee Writing ${ }^{4}$ | 25 |  | 25 |  | ns |  |
| tso | Output Enable Setup Time | 5 |  | 5 |  | ns |  |
| tho | Data Enable Hold Time | 5 |  | 5 |  | ns |  |
| twsd | Data Setup Time Prior to Write | 25 |  | 25 |  | ns | Figure 4 |
| twho | Data Hold Time after Write | 5 |  | 5 |  | ns |  |
| twsa | Address Setup Time Prior to Write 4 | 5 |  | 5 |  | ns |  |
| twha | Address Hold Time after Write | 5 |  | 5 |  | ns |  |
| twscs | Chip Select Setup Time Prior to Write | 5 |  | 5 |  | ns |  |
| twhes | Chip Select Hold Time after Write | 5 |  | 5 |  | ns |  |

Military
AC Performance Characteristics: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| Symbol | Characteristic | A |  | Std |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |  |
|  | Read Timing |  |  |  |  |  |  |
| tacs | Chip Select Access Time |  | 30 |  | 40 | ns |  |
| tzRCS | Chip Select to HIGH Z |  | 30 |  | 40 | ns |  |
| $t_{\text {a }}$ | Output Enable Access Time |  | 30 |  | 40 | ns | Figures 3a, 3b, 3c |
| tzros | Output Enable to HIGH Z |  | 30 |  | 40 | ns |  |
| $t_{A A}$ | Address Access Time ${ }^{2}$ |  | 45 |  | 60 | ns |  |
|  | Write Timing |  |  |  |  |  |  |
| tw | Write Pulse Width to Guarantee Writing ${ }^{4}$ | 40 |  | 40 |  | ns |  |
| tso | Output Enable Setup Time | 5 |  | 5 |  | ns |  |
| tho | Data Enable Hold Time | 5 |  | 5 |  | ns |  |
| tWSD | Data Setup Time Prior to Write | 50 |  | 50 |  | ns | Figure 4 |
| tWHD | Data Hold Time after Write | 10 |  | 10 |  | ns |  |
| twSA | Address Setup Time Prior to Write ${ }^{4}$ | 10 |  | 10 |  | ns |  |
| tWHA | Address Hold Time after Write | 10 |  | 10 |  | ns |  |
| twscs | Chip Select Setup Time Prior to Write | 10 |  | 10 |  | ns |  |
| twhCs | Chip Select Hold Time after Write | 10 |  | 10 |  | ns |  |

[^26]Fig. 1 AC Test Load Output Load


LOAD A

Fig. 2 AC Test Input Levels


*Includes jig and probe capacitance
Note: Load A is used for all production testing.
Fig. 3 Read Mode Timing
3a Read Mode Propagation Delay from Chip Select to Output


3b Read Mode Propagation Delay from Address to Output


3c Read Mode Propagation Delay from Output Enable


Fig. 4 Write Mode Timing


* These timing parameters are only necessary to guarantee High Z state during the entire write cycle


## Notes

1. Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.
2. Input voltage levels for worst case AC test are $3.0 / 0.0 \mathrm{~V}$.

## Ordering Information


Speed Selection
Blank = Standard Speed
$A=$ ' $A^{\prime}$ ' Grade
Packages and Outlines (See Section 9)
$D=$ Ceramic DIP
Temperature Range
$C=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
$M=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Optional Processing
QB $=$ Mil Std 883
Method 5004 and 5005 , Level B
QR $=$ Commercial Device with
160 Hour Burn In or Equivalent

ction

Blank = Standard Speed
$A=' A$ ' Grade

Packages and Outlines (See Section 9)
D = Ceramic DIP

Temperature Range
$\mathrm{C}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
ptional Processing
Method 5004 and 5005, Level B

160 Hour Burn In or Equivalent

Notes


A Schlumberger Company

Memory and High Speed Logic .

## Description

The F1600 is a 65,536-bit fully static asynchronous random access memory, organized as 65,536 words by 1 -bit, using high-performance CMOS technology. The F1600 is based on an advanced isoplanar oxide isolation process: fullyimplanted CMOS technology with sub-2 micron design rules and high-performance tantalum silicide gate electrodes. The high-density NMOS memory array and the CMOS peripheral circuits provide fast access time plus low active and standby power.

- Single +5 V Operation ( $\pm \mathbf{1 0 \%}$ )
- Fully Static: No Clock or Timing Strobe Required
- Fast Access Time: 45 ns/55 ns/70 ns (Maximum)
- Low Power Dissipation:

70 mA Maximum (Active)
20 mA Maximum (Standby - TTL Input Levels)
5 mA Maximum (Standby - CMOS Input Levels)

- Directly TTL Compatible - All Inputs and Outputs
- Separate Data Input and Three-State Output
- Available in a 22-Pin DIP or LCC
- Polyimide Die Coat for Alpha Immunity

Connection Diagrams
22-Pin DIP (Top View)


## Pin Names

| $\mathrm{A}_{0}-\mathrm{A}_{15}$ | Address Inputs |
| :--- | :--- |
| $\overline{\mathrm{E}}$ | Chip Enable |
| $\bar{W}$ | Write Enable |
| D | Data Input |
| Q | Data Output |
| Vcc | Power $(5.0 \mathrm{~V})$ |
| GND | Ground $(0 \mathrm{~V})$ |

22-Pin LCC (Top View)


## F1600

Absolute Maximum Ratings
Voltage on Any Input or Output Pin
With Respect to GND

$$
\begin{array}{r}
-2.0 \mathrm{~V} \text { to } 7.0 \mathrm{~V} \\
-55^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\
1.0 \mathrm{~W}
\end{array}
$$

Storage Temperature
Operating Temperature Power Dissipation

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions: $\mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| Symbol | Characteristic | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input HIGH Voltage | 2.2 |  | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input LOW Voltage | $-0.5^{*}$ |  | 0.8 | V |

All voltages are referenced to GND pin $=0 \mathrm{~V}$.
*The device will withstand undershoots to -3.0 V of 20 ns duration. This is guaranteed by bench simulation in a DC mode, not $100 \%$ tested.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

## Functional Block Diagram



DC Operating Characteristics: $\mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Characteristic | F1600-45 |  |  | F1600-55 |  |  | F1600-70 |  |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ. | Max | Min | Typ. | Max | Min | Typ. | Max |  |  |
| lin | Input Leakage Current (All inputs) |  |  | $\pm 2$ |  |  | $\pm 2$ |  |  | $\pm 2$ | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{cC}}=5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ |
| lout | Output Leakage Current (on Q) |  |  | $\pm 2$ |  |  | $\pm 2$ |  |  | $\pm 2$ | $\mu \mathrm{A}$ | $\begin{aligned} & \bar{E}=V_{\mathrm{IH}} \\ & \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V} \text { to } \mathrm{V}_{\text {CC }} \end{aligned}$ |
| Iccı | Operating Power Supply Current |  | 40 | 70 |  | 40 | 70 |  | 40 | 70 | mA | $\begin{aligned} & \overline{\mathrm{E}}=\mathrm{V}_{\mathrm{LL}}, \\ & \text { Output Open } \end{aligned}$ |
| Icc2 | Dynamic Operating Supply Current |  | 40 | 70 |  | 40 | 70 |  | 40 | 70 | mA | Min. Read Cycle Time Duty Cycle = 100\% Output Open |
| ISB1 | Standby Supply Current |  | 5 | 20 |  | 5 | 20 |  | 5 | 20 | mA | $\begin{aligned} & \overline{\mathrm{E}} \geq \mathrm{V}_{\mathrm{H}}, \\ & \text { see note } 1 \end{aligned}$ |
| IsB2 | Full Standby Supply Current |  | 0.02 | 5.0 |  | 0.02 | 5.0 |  | 0.02 | 5.0 | mA | see note 2 |
| los | Output Current Short Circuit to Ground |  |  | -125 |  |  | -125 |  |  | -125 | mA | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$ Duration not to Exceed 1 Second |
| VoL | Output LOW Voltage |  |  | 0.4 |  |  | 0.4 |  |  | 0.4 | v | $\mathrm{loL}=8.0 \mathrm{~mA}$ |
| Vor | Output HIGH Voltage | 2.4 |  |  | 2.4 |  |  | 2.4 |  |  | V | $\mathrm{IOH}=-4.0 \mathrm{~mA}$ |

## AC Test Conditions ${ }^{3}$

Input Pulse Levels . . . . . . . . . . . . . . . . . . . . . . . . GND to 3.0 V
Input Rise and Fall Times . . . . . . . . . . . . . . . . . . . . . . . . . 5 ns
Input and Output Timing Reference Levels . . . . . . . . . 1.5 V
Output Load
.See Figures 1 and 2

Capacitance ${ }^{4} \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$

| Symbol | Parameter | Max. | Units | Conditions |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | 5 | pF | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | 6 | pF | $\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}$ |

Effective capacitance calculated from the equation
$c=\frac{\Delta Q}{\Delta V}$ where $\Delta V=3 V$.
Figure 1 Output Load


Notes on page 5-9

Truth Table

| Mode | $\overline{\mathbf{E}}$ | $\overline{\mathbf{W}}$ | $\mathbf{D}$ | $\mathbf{Q}$ | Power Level |
| :--- | :---: | :---: | :---: | :---: | :--- |
| Standby | H | X | X | HIGH Z | Standby |
| Read | L | H | X | D | Active |
| Write | L | L | D | HIGH Z | Active |

HIGHZ = High impedance
D = Valid data bit
X = Don't care

Figure 2 Ouiput Load (for tehaz, telax, twlaz, twhax)


- Including scope and jig.

AC Operating Conditions and Characteristics: Read Cycle $T_{C}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| No. | Symbol |  | Parameter | F1600-45 |  | F1600-55 |  | F1600-70 |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Standard | Alternate |  | Min | Max | Min | Max | Min | Max |  |  |
| 1 | $t_{\text {aVaV }}$ | $t_{\text {RC }}$ | Address Valid to Address Valid (Read Cycle Time) | 45 |  | 55 |  | 70 |  | ns | 5,6,9 |
| 2 | $t_{\text {aVQV }}$ | $t_{\text {AA }}$ | Address Valid to Output Valid (Address Access Time) |  | 45 |  | 55 |  | 70 | ns | 5 |
| 3 | $t_{\text {AXQX }}$ | tor | Address Invalid to Output Invalid (Output Hold Time) | 5 |  | 5 |  | 5 |  | ns |  |
| 4 | teleh | trC | Chip Enable LOW to Chip Enable HIGH (Read Cycle Time) | 45 |  | 55 |  | 70 |  | ns | 6,9 |
| 5 | telqv | $t_{\text {ACS }}$ | Chip Enable LOW to Output Valid (Chip Enable Access Time) |  | 45 |  | 55 |  | 70 | ns | 6 |
| 6 | telqx | tuz | Chip Enable LOW to Output Invaild (Chip Enable to Output Active) | 0 |  | 0 |  | 0 |  | ns | 4 |
| 7 | tehqz | $t_{\text {Hz }}$ | Chip Enable HIGH to Output High Z (Chip Disable to Output Disable) | 0 | 20 | 0 | 25 | 0 | 30 | ns | 4,10 |
| 8 | telicch | tpu | Chip Enable LOW to Power Up | 0 |  | 0 |  | 0 |  | ns | 4 |
| 9 | tehiccl | $t_{\text {PD }}$ | Chip Enable HIGH to Power Down |  | 40 |  | 40 |  | 40 | ns | 4 |

Notes on page 5-9

## Timing Waveforms

Read Cycle 1 (Where $\bar{E}$ is active prior to address change. $\bar{W}=$ HIGH)


Read Cycle 2 (Where address is valid prior to $\bar{E}$ becoming active. $\bar{W}=H I G H$ )


AC Operating Conditions and Characteristics: Write Cycle $1 \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| No. | Symbol |  | Parameter | F1600-45 |  | F1600-55 |  | F1600-70 |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Standard | Alternate |  | Min | Max | Min | Max | Min | Max |  |  |
| 10 | tavav | twc | Address Valid to Address Valid (Write Cycle Time) | 45 |  | 55 |  | 70 |  | ns | 7,8,9 |
| 11 | telwh | $t_{\text {cw }}$ | Chip Enable to Write HIGH (Chip Enable to End of Write) | 40 |  | 45 |  | 55 |  | ns | 11 |
| 12 | $t_{\text {AVW }}$ | $t_{\text {AW }}$ | Address Valid to Write HIGH (Address Setup to End of Write) | 40 |  | 45 |  | 55 |  | ns | 11 |
| 13 | twhax | twr | Write HIGH to Address Don't Care (Address Hold After End of Write) | 0 |  | 0 |  | 0 |  | ns | 11 |
| 14 | tWLWH | twp | Write LOW to Write HIGH (Write Pulse Width) | 20 |  | 25 |  | 40 |  | ns | 11 |
| 15 | $t_{\text {AVWL }}$ | $t_{\text {AS }}$ | Address Valid to Write LOW <br> (Address Setup to Beginning of Write) | 5 |  | 5 |  | 5 |  | ns | 11 |
| 16 | tovwh | tbw | Data Valid to Write HIGH (Data Setup to End of Write) | 15 |  | 20 |  | 30 |  | ns | 11 |
| 17 | twHDX | tD | Write HIGH to Data Don't Care (Data Hold After End of Write) | 0 |  | 0 |  | 0 |  | ns | 11 |
| 18 | twLQZ | twz | Write LOW to Output High Z (Write Enable to Output Disable) | 0 | 20 | 0 | 25 | 0 | 30 | ns | 4,10 |
| 19 | tWHQX | tow | Write HIGH to Output Don't Care (Output Active After End of Write) | 0 |  | 0 |  | 0 |  | ns | 4 |

Notes on page 5-9
Write Cycle 1 ( $\bar{W}$ controlled, where $\bar{E}$ is active prior to $\bar{W}$ becoming active.)


AC Operating Conditions and Characteristics:Write Cycle $2 \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| No. | Symbol |  | Parameter | F1600-45 |  | F1600-55 |  | F1600-70 |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Standard | Alternate |  | Min | Max | Min | Max | Min | Max |  |  |
| 20 | tavel | $t_{\text {AS }}$ | Address Valid to Chip Enable LOW (Address Set Up) | 0 |  | 0 |  | 0 |  | ns |  |
| 21 | teleh | $t_{\text {cw }}$ | Chip Enable LOW to Chip Enable HIGH (Write Cycle Time) | 45 |  | 55 |  | 70 |  | ns | 11 |
| 22 | tehax | twr | Chip Enable HIGH to Address Don't Care(Address Hold After End of Write) | 0 |  | 0 |  | 0 |  | ns |  |
| 23 | taveh | $t_{\text {AW }}$ | Address Valid to Chip Enable HIGH (Address Setup to End of Write) | 40 |  | 45 |  | 55 |  | ns |  |
| 24 | telwh | twp | Chip Enable LOW to Write HIGH (Write Pulse Width) | 30 |  | 35 |  | 40 |  | ns | 11 |
| 25 | tdVeh | tbw | Data Valid to Chip Enable HIGH (Data Setup to End of Write) | 15 |  | 20 |  | 30 |  | ns |  |
| 26 | tehDx | tb | Chip Enable HIGH to Data Don't Care (Data Hold) | 0 |  | 0 |  | 0 | . | ns |  |

Write Cycle 2 ( $\bar{E}$ controlled, where $\bar{W}$ is active prior to $\overline{\mathrm{E}}$ becoming active. See Note 9.)


## F1600

## Notes

1. This parameter is measured with $\bar{E}$ HIGH (chip deselected) and inputs at valid TTL levels
2. This parameter is measured with input levels either $\geq V_{C C}-0.2 \mathrm{~V}$ or $\leq 0.2 \mathrm{~V}$, including $\overline{\mathrm{E}}$ which must be $\geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$. This condition results in significant reduction in current in the input buffer circuitry and consequently a lower overall current level.
3. Operation to specifications guaranteed 2.0 ms after $V_{C C}$ applied.
4. This parameter is sampled and not $100 \%$ tested.
5. Read Cycle 1 assumes that Chip Enable ( E ) occurs before the addresses are valid. Timing considerations are referenced to the edges of Address Valid.
6. Read Cycle 2 assumes that Address Valid occurs prior to Chip Enable ( $\bar{E}$ ). Timing considerations are referenced to the edges of Chip Enable.
7. Since a write cycle can only occur during intervals where both $\bar{E}$ and $\bar{W}$ are LOW, Write Cycle 1 assumes that $\bar{W}$ is the latter of the two signals to go LOW (active) and is also the first of the two signals to go HIGH (inactive). Consequently, timing considerations are referenced to the edges of $\bar{W}$ rather than $\overline{\mathrm{E}}$.
8. Write Cycle 2 assumes that, of the two control signals, $\vec{E}$ and $\bar{W}$. $\vec{E}$ is the latter of the two to go LOW (active) and is also the first of the two to go HIGH (inactive). Consequently, timing considerations are referenced to the edges of $\bar{E}$ rather than $\bar{W}$.
9. All READ and WRITE cycle timings are referenced from the last bit to become valid address to the first transitioning address.
10. Transition to high impedance state is measured $\pm 500 \mathrm{mV}$ from steady state voltage with specified loading in Figure 2. This parameter is sampled, not $100 \%$ tested.
11. Since Write Enable $(\bar{W})$ is gated internally with Chip Enable $(\bar{E})$, the value of $\bar{W}$ during periods where $\overline{\bar{E}}$ is HIGH is irrelevant (i.e., don't care). Thus, whenever $\bar{W}$ transitions to the LOW state prior to $\bar{E}$, all timing references will be to the falling edge of $\bar{E}$ rather than $\bar{W}$. Similarly, whenever $\bar{E}$ transitions to the HIGH state prior to $\bar{W}$, all timing references will be to the rising edge of $\bar{E}$ rather than $\bar{W}$.
12. Input pulse levels 0 to 3.0 Volts.
13. Input rise and fall times are assumed to be 5 ns . Timing measurement reference levels are 1.5 Volts.
14. Rise and fall times should not exceed 45 ns .

## Ordering Information

| Part Number | Access Time | Temperature Range | Package | Order Code |
| :---: | :---: | :---: | :---: | :---: |
| F1600-45 | 45 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Side-brazed | 1600 CC 45 |
| F1600-45 | 45 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Leadless Chip Carrier | 1600LC45 |
| F1600-45 | 45 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Plastic DIP | 1600 PC45 |
| F1600-55 | 55 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Side-brazed | 1600 CC 55 |
| F1600-55 | 55 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Leadless Chip Carrier | 1600 LC 55 |
| F1600-55 | 55 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Plastic DIP | 1600 PC55 |
| F1600-70 | 70 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Side-brazed | $1600 \mathrm{DC70}$ |
| F1600-70 | 70 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Leadless Chip Carrier | $1600 \mathrm{CC70}$ |
| F1600-70 | 70 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Plastic DIP | 1600 PC70 |

## Description

The F1600 is a 65,536-bit fully static asynchronous random access memory, organized as 65,536 words by 1-bit, using high-performance CMOS technology. The F1600 is based on an advanced isoplanar oxide isolation process: fullyimplanted CMOS technology with sub-2 micron design rules and high-performance tantalum silicide gate electrodes. The high-density NMOS memory array and the CMOS peripheral circuits provide fast access time plus low active and standby power.

- Single +5 V Operation ( $\pm 10 \%$ )
- Fully Static: No Clock or Timing Strobe Required
- Fast Access Time: $55 \mathrm{~ns} / 70 \mathrm{~ns}$ (Maximum)
- Specifications Guaranteed Over Full Military Temperature Range ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )
- Low Power Dissipation :

70 mA Maximum (Active)
20 mA Maximum (Standby - TTL Input Levels)
9 mA Maximum (Standby - CMOS Input Levels)

- Directly TTL Compatible - All Inputs and Outputs
- Separate Data Input and Three-State Output
- Available in a 22-Pin DIP or LCC
- Polyimide Die Coat for Alpha Immunity


## Pin Names

| $\mathrm{A}_{0}-\mathrm{A}_{15}$ | Address Inputs |
| :--- | :--- |
| $\overline{\mathrm{E}}$ | Chip Enable |
| $\bar{W}$ | Write Enable |
| D | Data Input |
| Q | Data Output |
| VCC | Power (5.0 V) |
| GND | Ground (0 V) |

## Logic Symbol



## F1600 <br> Military Temperature Range

## Absolute Maximum Ratings

| Voltage on Any Input or Output Pin |  |
| :--- | ---: |
| With Respect to GND | -2.0 V to 7.0 V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Power Dissipation | 1.0 W |
| Maximum Junction Temperature (TJ) | $+150^{\circ} \mathrm{C}$ |
| Thermal Resistance, Junction to Case | $15^{\circ} \mathrm{C} / \mathrm{W}$ |

$\left(\theta_{\mathrm{Jc}}\right)$ : Case (Side-Brazed DIP)
Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating condition for extended periods may affect device reliability.

Recommended Operating Conditions: $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| Symbol | Characteristic | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input HIGH Voltage | 2.2 |  | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input LOW Voltage | $-0.5^{*}$ |  | 0.8 | V | | All voltages are referenced to GND pin $=0 \mathrm{~V}$. |
| :--- |
| The device will withstand undershoots to -3.0 V of 20 ns duration. This is |
| guaranteed by bench simulation in a DC mode, not $100 \%$ tested. |

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

## Functional Block Diagram



DC Operating Characteristics: $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | F1600-55 | $\mathrm{F} 1600-70$ |  |  | Max | Unit | Condition |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :--- |

## AC Test Conditions ${ }^{3}$

Input Pulse Levels. Input Rise and Fall Times . . . . . . . . . . . . . . . . . . . . . . . . . 5 ns Input and Output Timing Reference Levels . . . . . . . . . . . 1.5 V Output Load . . . . . . . . . . . . . . . . . . . . . See Figures 1 and 2

Capacitance ${ }^{4} \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$

| Symbol | Parameter | Max. | Units | Conditions |
| :--- | :--- | :---: | :---: | :--- |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | 5 | pF | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | 6 | pF | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |

Effective capacitance calculated from the equation
$C=\frac{\Delta Q}{\Delta V}$ where $\Delta V=3 V$.
Figure 1 Output Load


Notes on page 5-16

Truth Table ${ }^{5}$

| Mode | $\overline{\mathbf{E}}$ | $\overline{\mathbf{W}}$ | D | Q | Power Level |
| :--- | :---: | :---: | :---: | :---: | :--- |
| Standby | H | X | X | HIGHZ | Standby |
| Read | L | H | X | D | Active |
| Write | L | L | D | HIGHZ | Active |

HIGHZ - High impedance
D - Valid data bit
X - Don't care


*Including scope and jig.

F1600
Military Temperature Range

AC Operating Conditions and Characteristics: Read Cycle $T_{C}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| No. | Symbol |  | Parameter | F1600-55 |  | F1600-70 |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Standard | Alternate |  | Min | Max | Min | Max |  |  |
| 1 | $t_{\text {avav }}$ | $t_{\text {RC }}$ | Address Valid to Address Valid (Read Cycle Time) | 55 |  | 70 |  | ns | 6,7,10 |
| 2 | $t_{\text {AVQV }}$ | $t_{\text {AA }}$ | Address Valid to Output Valid (Address Access Time) |  | 55 |  | 70 | ns | 6 |
| 3 | $\mathrm{t}_{\text {AXQX }}$ | $\mathrm{t}_{\mathrm{OH}}$ | Address Invalid to Output Invalid (Output Hold Time) | 5 |  | 5 |  | ns |  |
| 4 | $t_{\text {ELEH }}$ | $t_{\text {RC }}$ | Chip Enable LOW to Chip Enable HIGH (Read Cycle Time) | 55 |  | 70 |  | ns | 7,10 |
| 5 | $t_{\text {ELQV }}$ | $t_{\text {ACS }}$ | Chip Enable LOW to Output Valid (Chip Enable Access Time) |  | 55 |  | 70 | ns | 7 |
| 6 | $t_{\text {ELQx }}$ | $t_{\text {LZ }}$ | Chip Enable LOW to Output Invalid (Chip Enable to Output Active) | 0 |  | 0 |  | ns | 4 |
| 7 | $\mathrm{t}_{\text {EHQZ }}$ | $t_{H Z}$ | Chip Enable HIGH to Output High Z (Chip Disable to Output Disable) | 0 | 35 | 0 | 40 | ns | 4,11 |
| 8 | $\mathrm{t}_{\text {ELICCH }}$ | $t_{\text {PU }}$ | Chip Enable LOW to Power Up | 0 |  | 0 |  | ns | 4 |
| 9 | $\mathrm{t}_{\text {EHICCL }}$ | $t_{\text {PD }}$ | Chip Enable HIGH to Power Down |  | 45 |  | 45 | ns | 4 |

Notes on page 5-16

## Timing Waveforms

Read Cycle 1 (Where $\overline{\mathrm{E}}$ is active prior to address change. $\overline{\mathrm{W}}=\mathrm{HIGH}$ )


Read Cycle 2 (Where address is valid prior to $\overline{\mathrm{E}}$ becoming active. $\bar{W}=$ HIGH)


## F1600

Military Temperature Range

AC Operating Conditions and Characteristics: Write Cycle $1 \mathrm{~T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| No. | Symbol |  | Parameter | F1600-55 |  | F1600-70 |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Standard | Alternate |  | Min | Max | Min | Max |  |  |
| 10 | $t_{\text {avaV }}$ | ${ }^{\text {tw }}$ | Address Valid to Address Valid (Write Cycle Time) | 55 |  | 70 |  | ns | 8,9,10 |
| 11 | telwh | ${ }_{\text {t }}^{\text {c }}$ W | Chip Enable to Write HIGH (Chip Enable to End of Write) | 50 |  | 55 |  | ns | 12 |
| 12 | $\mathrm{t}_{\text {AVWH }}$ | $t_{\text {AW }}$ | Address Valid to Write HIGH (Address Setup to End of Write) | 50 |  | 55 |  | ns | 12 |
| 13 | $t_{\text {WHAX }}$ | $t_{\text {WR }}$ | Write HIGH to Address Don't Care (Address Hold After End of Write) | 5 |  | 5 |  | ns | 12 |
| 14 | ${ }^{\text {twLWH }}$ | $t_{\text {WP }}$ | Write LOW to Write HIGH (Write Pulse Width) | 35 |  | 40 |  | ns | 12 |
| 15 | $\mathrm{t}_{\text {AVWL }}$ | $t_{\text {AS }}$ | Address Valid to Write LOW <br> (Address Setup to Beginning of Write) | 15 |  | 15 |  | ns | 12 |
| 16 | $t_{\text {DVWH }}$ | $t_{\text {DW }}$ | Data Valid to Write HIGH (Data Setup to End of Write) | 25 |  | 30 |  | ns | 12 |
| 17 | ${ }^{\text {twhDX }}$ | $t_{\text {DH }}$ | Write HIGH to Data Don't Care (Data Hold After End of Write) | 5 |  | 5 |  | ns | 12 |
| 18 | $t_{\text {WLQZ }}$ | twz | Write LOW to Output High Z (Write Enable to Output Disable) | 0 | 30 | 0 | 35 | ns | 4,11 |
| 19 | $\mathrm{t}_{\text {WHoz }}$ | tow | Write HIGH to Output Don't Care (Output Active After End of Write) | 0 |  | 0 |  | ns | 4 |

Notes on page 5-16

Write Cycle 1 ( $\bar{W}$ controlled, where $\overline{\mathrm{E}}$ is active prior to $\overline{\mathrm{W}}$ becoming active.)


# Military Temperature Range 

AC Operating Conditions and Characteristics: Write Cycle $2 \mathrm{~T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| No. | Symbol |  | Parameter | F1600-55 |  | F1600-70 |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Standard | Alternate |  | Min | Max | Min | Max |  |  |
| 20 | $\mathrm{t}_{\text {AVEL }}$ | $t_{\text {AS }}$ | Address Valid to Chip Enable LOW (Address Set Up) | 5 |  | 5 |  | ns |  |
| 21 | $t_{\text {ELEH }}$ | $\mathrm{t}_{\mathrm{CW}}$ | Chip Enable LOW to Chip Enable HIGH (Write Cycle Time) | 55 |  | 70 |  | ns | 12 |
| 22 | $t_{\text {EHAX }}$ | $t_{\text {WR }}$ | Chip Enable HIGH to Address Don't Care (Address Hold After End of Write) | 5 |  | 5 |  | ns |  |
| 23 | $\mathrm{t}_{\text {AVEH }}$ | $t_{\text {AW }}$ | Address Valid to Chip Enable HIGH (Address Setup to End of Write) | 50 |  | 65 |  | ns |  |
| 24 | $t_{\text {ELW }}$ | $t_{\text {WP }}$ | Chip Enable LOW to Write HIGH (Write Pulse Width) | 35 |  | 40 |  | ns | 12 |
| 25 | toveh | $t_{\text {DW }}$ | Data Valid to Chip Enable HIGH (Data Setup to End of Write) | 25 |  | 30 |  | ns |  |
| 26 | $t_{\text {EHDX }}$ | $t_{\text {DH }}$ | Chip Enable HIGH to Data Don't Care (Data Hold) | 5 |  | 5 |  | ns |  |

Write Cycle 2 ( $\overline{\mathrm{E}}$ controlled, where $\overline{\mathrm{W}}$ is active prior to $\overline{\mathrm{E}}$ becoming active. See Note 9.)


## Military Temperature Range

## Notes

1. This parameter is measured with Chip Enable ( $\overline{\mathrm{E}}) \mathrm{HIGH}$ and inputs at valid TTL levels ( 0.5 V and 2.5 V ).
2. This parameter is measured with input levels either $\geq V_{C C}-0.2 \mathrm{~V}$ or $\leq 0.2 \mathrm{~V}$, including $\overline{\mathrm{E}}$ which must be $\geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$. This condition results in significant reduction in current in the input buffer circuitry and consequently a lower overall current level.
3. Operation to specifications guaranteed 2.0 ms after $\mathrm{V}_{\mathrm{Cc}}$ applied.
4. This parameter value is based on initial design qualification and is also verified on every design change. These are not tested in production.
5. Function test performed with the following input conditions: $\mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IH}}=2.4$.
6. Read Cycle 1 assumes that Chip Enable $(\overline{\mathrm{E}})$ occurs before the addresses are valid. Timing considerations are referenced to the edges of Address Valid.
7. Read Cycle 2 assumes that Address Valid occurs prior to Chip Enable (E). Timing considerations are referenced to the edges of Chip Enable.
8. Since a write cycle can only occur during intervals where both $\bar{E}$ and $\bar{W}$ are LOW, Write Cycle 1 assumes that $\bar{W}$ is the latter of the two signals to go LOW (active) and is also the first of the two signals to go HIGH (inactive). Consequently, timing considerations are referenced to the edges of $\bar{W}$ rather than $\overline{\mathrm{E}}$.
9. Write Cycle 2 assumes that, of the two control signals, $\bar{E}$ and $\bar{W}, \bar{E}$ is the latter of the two to go LOW (active) and is also the first of the two to go HIGH (inactive). Consequently, timing considerations are referenced to the edges of $\bar{E}$ rather than $\bar{W}$.
10. All READ and WRITE cycle timings are referenced from the last bit to become valid address to the first transitioning address.
11. Transition to high impedance state is measured $\pm 500 \mathrm{mV}$ from steady state voltage with specified loading in Figure 2.
12. Since Write Enable $\overline{(W)}$ is gated internally with Chip Enable $(\overline{\mathrm{E}})$, the value of $\bar{W}$ during periods where $\overline{\mathrm{E}}$ is HIGH is irrelevant (i.e., don't care). Thus, whenever $\bar{W}$ transitions to the LOW state prior to $\bar{E}$, all timing references will be to the falling edge of $\bar{E}$ rather than $\bar{W}$. Similarly, whenever $\bar{E}$ transitions to the HIGH state prior to $\bar{W}$, all timing references will be to the rising edge of $E$ rather than $\bar{W}$.
13. Input pulse levels 0 to 3.0 Volts.
14. Input rise and fall times are assumed to be 5 ns . Timing measurement reference levels are 1.5 Volts.
15. Rise and fall times should not exceed 45 ns.

## Ordering Information

| Part Number | Access Time | Temperature Range | Package | Order Code |
| :---: | :---: | :---: | :---: | :---: |
| F1600-55 | 55 ns | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Side-brazed | 1600 DMQB55 |
| F1600-55 | 55 ns | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Leadless Chip Carrier | 1600 LMQB 55 |
| F1600-70 | 70 ns | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Side-brazed | 1600 DMQB70 |
| F1600-70 | 70 ns | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Leadless Chip Carrier | 1600 LMQB 70 |

## Description

The F 1601 is a 65,536 -bit fully static asynchronous random access memory, organized as 65,536 words by 1 -bit, using high-performance CMOS technology. The F1601 is based on an advanced isoplanar oxide isolation process; fullyimplanted CMOS technology with sub-2 micron design rules and high-performance tantalum silicide gate electrodes. The high-density NMOS memory array and the CMOS peripheral circuits provide fast access time plus low active and standby power.

- Single +5 V Operation ( $\pm 10 \%$ )
- Fast Access Time: $45 \mathrm{~ns} / 55 \mathrm{~ns} / 70 \mathrm{~ns}$ (Maximum)
- Power Dissipation (Normal Operation): 70 mA Maximum (Active)
20 mA Maximum (Standby - TTL Input Levels) 2 mA Maximum (Standby - CMOS Input Levels)
- Data Retention Supply Voltage 2.0 V to 5.5 V
- Low Power Dissipation (Data Retention)
$I_{C C D R}=50 \mu \mathrm{~A}$ Maximum ( $2.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DR}} \leq \mathbf{3 . 0} \mathrm{V}$ )
- Fully Static: No Clock or Timing Strobe Required
- Directly TTL Compatible - All Inputs and Outputs
- Separate Data Input and Three-State Output
- Available in a 22-Pin DIP or LCC
- Polyimide Die Coat for Alpha Immunity


## Pin Names

| $A_{0}-\mathrm{A}_{15}$ | Address Inputs <br> Chip Enable |
| :--- | :--- |
| $\bar{E}$ | Write Enable |
| W | Data Input |
| $D$ | Data Output |
| Q | Power (5.0 V) |
| $\mathrm{V}_{\mathrm{CC}}$ | Ground (0 V) |

## Connection Diagrams

22-Pin DIP (Top View)


22-Pin LCC (Top View)


Logic Symbol


## Absolute Maximum Ratings

Voltage on Any Input or Output Pin With Respect to GND
Storage Temperature Operating Temperature Power Dissipation

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions: $\mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| Symbol | Characteristic | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $V_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input HIGH Voltage | 2.2 |  | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input LOW Voltage | $-0.5^{*}$ |  | 0.8 | V |

All voltages are referenced to GND pin $=0 \mathrm{~V}$.
*The device will withstand undershoots to -3.0 V of 20 ns duration. This is guaranteed by bench simulation in a DC mode, not $100 \%$ tested.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

## Functional Block Diagram



DC Operating Characteristics: $\mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Characteristic | F1601-45 |  |  | F1601-55 |  |  | F1601-70 |  |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ. | Max | Min | Typ. | Max | Min | Typ. | Max |  |  |
| lin | Input Leakage Current (All inputs) |  |  | $\pm 2$ |  |  | $\pm 2$ |  |  | $\pm 2$ | $\mu \mathrm{A}$ | $\begin{aligned} & V_{C C}=5.5 \mathrm{~V} \\ & V_{I N}=0 \mathrm{~V} \text { to } V_{C C} \end{aligned}$ |
| lout | Output Leakage Current (on Q) |  |  | $\pm 2$ |  |  | $\pm 2$ |  |  | $\pm 2$ | $\mu \mathrm{A}$ | $\begin{aligned} & \bar{E}=V_{I H} \\ & V_{\text {OUT }}=0 \mathrm{~V} \text { to } V_{C C} \end{aligned}$ |
| IcC1 | Operating Power Supply Current |  | 40 | 70 |  | 40 | 70 |  | 40 | 70 | mA | $\begin{aligned} & \overline{\mathrm{E}}=\mathrm{V}_{\mathrm{IL}}, \\ & \text { Output Open } \end{aligned}$ |
| IcC2 | Dynamic Operating Supply Current |  | 40 | 70 |  | 40 | 70 |  | 40 | 70 | mA | Min. Read Cycle Time <br> Duty Cycle = 100\% Output Open |
| ISB1 | Standby Supply Current |  | 5 | 20 |  | 5 | 20 |  | 5 | 20 | mA | $\overline{\mathrm{E}} \geq \mathrm{V}_{\mathrm{IH}}$, see note 1 |
| IsB2 | Full Standby Supply Current |  | 0.02 | 2.0 |  | 0.02 | 2.0 |  | 0.02 | 2.0 | mA | see note 2 |
| los | Output Current Short Circuit to Ground |  |  | -125 |  |  | -125 |  |  | -125 | mA | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$ Duration not to Exceed 1 Second |
| VoL | Output LOW Voltage |  |  | 0.4 |  |  | 0.4 |  |  | 0.4 | V | $\mathrm{loL}=8.0 \mathrm{~mA}$ |
| VOH | Output HIGH Voltage | 2.4 |  |  | 2.4 |  |  | 2.4 |  |  | V | $\mathrm{IOH}=-4.0 \mathrm{~mA}$ |

## AC Test Conditions ${ }^{3}$

| Input Pulse Levels | V |
| :---: | :---: |
| Input Rise and Fall |  |
| Input and Output | 1.5 V |
|  | igures 1 and 2 |

Capacitance ${ }^{4}: \mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$

| Symbol | Parameter | Max. | Units | Conditions |
| :--- | :--- | :---: | :---: | :--- |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | 5 | pF | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | 6 | pF | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |

Effective capacitance calculated from the equation
$c=\frac{\Delta Q}{\Delta V}$ where $\Delta V=3 V$.
Figure 1 Output Load

Truth Table

| Mode | $\overline{\mathbf{E}}$ | $\overline{\mathbf{W}}$ | $\mathbf{D}$ | $\mathbf{Q}$ | Power Level |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | X | HIGH Z | Standby |
| Read | L | H | X | D | Active |
| Write | L | L | D | HIGH Z | Active |

HIGH Z = High impedance
$D=$ Valid data bit
X = Don't care



- Including scope and jig.

AC Operating Conditions and Characteristics: Read Cycle $\mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| No. | Symbol |  | Parameter | F1601-45 |  | F1601-55 |  | F1601-70 |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Standard | Alternate |  | Min | Max | Min | Max | Min | Max |  |  |
| 1 | $t_{\text {taVaV }}$ | $\mathrm{trg}^{\text {c }}$ | Address Valid to Address Valid (Read Cycle Time) | 45 |  | 55 |  | 70 |  | ns | 5,6,9 |
| 2 | $t_{\text {AVQV }}$ | $t_{\text {A }}$ | Address Valid to Output Valid (Address Access Time) |  | 45 |  | 55 |  | 70 | ns | 5 |
| 3 | $t_{\text {AXQX }}$ | tor | Address Invalid to Output Invalid (Output Hold Time) | 5 |  | 5 |  | 5 |  | ns |  |
| 4 | teleh | trc | Chip Enable LOW to Chip Enable HIGH (Read Cycle Time) | 45 |  | 55 |  | 70 |  | ns | 6,9 |
| 5 | telqv | $t_{\text {ACS }}$ | Chip Enable LOW to Output Valid (Chip Enable Access Time) |  | 45 |  | 55 |  | 70 | ns | 6 |
| 6 | telox | toz | Chip Enable LOW to Output Invalid (Chip Enable to Output Active) | 0 |  | 0 |  | 0 |  | ns | 4 |
| 7 | tehQz | thz | Chip Enable HIGH to Output High Z (Chip Disable to Output Disable) | 0 | 20 | 0 | 25 | 0 | 30 | ns | 4,10 |
| 8 | telicch | tpu | Chip Enable LOW to Power Up | 0 |  | 0 |  | 0 |  | ns | 4 |
| 9 | tehiccl | tPD | Chip Enable HIGH to Power Down |  | 40 |  | 40 |  | 40 | ns | 4 |

Notes on page 5-23

## Timing Waveforms

Read Cycle 1 (Where $\bar{E}$ is active prior to address change. $\bar{W}=$ HIGH)


Read Cycle 2 (Where address is valid prior to $\bar{E}$ becoming active. $\bar{W}=$ HIGH)


AC Operating Conditions and Characteristics: Write Cycle $1 \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| No. | Symbol |  | Parameter | F1601-45 |  | F1601-55 |  | F1601-70 |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Standard | Alternate |  | Min | Max | Min | Max | Min | Max |  |  |
| 10 | tavav | twc | Address Valid to Address Valid (Write Cycle Time) | 45 |  | 55 |  | 70 |  | ns | 7,8,9 |
| 11 | telwh | $t_{\text {cw }}$ | Chip Enable to Write HIGH (Chip Enable to End of Write) | 40 |  | 45 |  | 55 |  | ns | 11 |
| 12 | $\mathrm{tavWh}^{\text {a }}$ | taw | Address Valid to Write HIGH (Address Setup to End of Write) | 40 |  | 45 |  | 55 |  | ns | 11 |
| 13 | twhax | twr | Write HIGH to Address Don't Care (Address Hold After End of Write) | 0 |  | 0 |  | 0 |  | ns | 11 |
| 14 | twLWH | twp | Write LOW to Write HIGH (Write Pulse Width) | 20 |  | 25 |  | 40 |  | ns | 11 |
| 15 | $t_{\text {AVWL }}$ | $t_{\text {AS }}$ | Address Valid to Write LOW (Address Setup to Beginning of Write) | 5 |  | 5 |  | 5 |  | ns | 11 |
| 16 | tovwh | tbw | Data Valid to Write HIGH (Data Setup to End of Write) | 15 |  | 20 |  | 30 |  | ns | 11 |
| 17 | twhDX | tDH | Write HIGH to Data Don't Care (Data Hold After End of Write) | 0 |  | 0 |  | 0 |  | ns | 11 |
| 18 | twLQZ | twz | Write LOW to Output High Z (Write Enable to Output Disable) | 0 | 20 | 0 | 25 | 0 | 30 | ns | 4, 10 |
| 19 | tWHQX | tow | Write HIGH to Output Don't Care (Output Active After End of Write) | 0 |  | 0 |  | 0 |  | ns | 4 |

Notes on page 5-23
Write Cycle 1 ( $\bar{W}$ controlled, where $\overline{\mathrm{E}}$ is active prior to $\bar{W}$ becoming active.)


## F1601

AC Operating Conditions and Characteristics: Write Cycle $\mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| No. | Symbol |  | Parameter | F1601-45 |  | F1601-55 |  | F1601-70 |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Standard | Alternate |  | Min | Max | Min | Max | Min | Max |  |  |
| 20 | $t_{\text {aVEL }}$ | $t_{\text {AS }}$ | Address Valid to Chip Enable LOW (Address Set UP) | 0 |  | 0 |  | 0 |  | ns |  |
| 21 | teleh | $t_{\text {cw }}$ | Chip Enable LOW to Chip Enable HIGH (Write Cycle Time) | 45 |  | 55 |  | 70 |  | ns | 11 |
| 22 | tehax | twr | Chip Enable HIGH to Address Don't Care (Address Hold After End of Write) | 0 |  | 0 |  | 0 |  | ns |  |
| 23 | $t_{\text {aVEH }}$ | $t_{\text {AW }}$ | Address Valid to Chip Enable HIGH (Address Setup to End of Write) | 40 |  | 45 |  | 55 |  | ns |  |
| 24 | telwh | twp | Chip Enable LOW to Write HIGH (Write Pulse Width) | 30 |  | 35 |  | 40 |  | ns | 11 |
| 25 | toveh | tbw | Data Valid to Chip Enable HIGH (Data Setup to End of Write) | 15 |  | 20 |  | 30 |  | ns |  |
| 26 | tehdx | tD | Chip Enable HIGH to Data Don't Care (Data Hold) | 0 |  | 0 |  | 0 |  | ns |  |

Write Cycle 2 ( $\overline{\mathrm{E}}$ controlled, where $\overline{\mathrm{W}}$ is active prior to $\overline{\mathrm{E}}$ becoming active. See Note 9.)


## F1601

Data Retention Characteristics: $\mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to 5.5 V

| Symbol | Parameter | Conditions |  | Min. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DR }}$ | $V_{c c}$ Voltage for Data Retention | $\begin{aligned} & V_{C C}-0.2 V \leq \bar{E} \leq V_{C C}+0.5 \\ & V_{C C}-0.2 V \leq V_{I N} \leq V_{C C}+0.5 V \text { or } \\ & V_{S S}-0.5 V \leq V_{I N} \leq V_{S S}+0.5 V \\ & \hline \end{aligned}$ |  | 2.0 | 5.5 | V |  |
| ${ }^{\prime} \mathrm{CCDR}$ | Data Retention Current | $\mathrm{V}_{\mathrm{DR}}=3.0 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  | 50 | $\mu \mathrm{A}$ | 15 |
| t CDR | Chip Disable to Data Retention Time |  |  | 0 |  | ns |  |
| $t_{R}$ | Recovery Time |  |  | ${ }^{\text {taVaV }}$ |  | ns | 14 |

## Data Retention Waveform



## Notes

1. This parameter is measured with $\bar{E}$ HIGH (chip deselected) and inputs at valid TTL levels.
2. This parameter is measured with Address, $\bar{W}$ and $D$ inputs all satisfying one of two conditions: $V_{C C}-0.2 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ or $\mathrm{V}_{S S}-0.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{S S}$ +0.2 V . In addition, the Enable input must be $\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \leq \overline{\mathrm{E}} \leq \mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$. This condition results in significant reduction in current in the input buffer circuitry and consequently a lower overall current level.
3. Operation to specifications guaranteed 2.0 ms after $\mathrm{V}_{\mathrm{CC}}$ applied.
4. This parameter is sampled and not $100 \%$ tested.
5. Read Cycle 1 assumes that Chip Enable ( $\overline{\mathrm{E}})$ occurs before the addresses are valid. Timing considerations are referenced to the edges of Address Valid.
6. Read Cycle 2 assumes that Address Valid occurs prior to Chip Enable ( $\overline{\mathrm{E}}$ ). Timing considerations are referenced to the edges of Chip Enable.
7. Since a write cycle can only occur during intervals where both $\bar{E}$ and $\bar{W}$ are LOW, Write Cycle 1 assumes that $W$ is the latter of the two signals to go LOW (active) and is also the first of the two signals to go HIGH (inactive). Consequently, timing considerations are referenced to the edges of $\bar{W}$ rather than $\bar{E}$.
8. Write Cycle 2 assumes that, of the two control signals, $\bar{E}$ and $\bar{W}, \bar{E}$ is the latter of the two to go LOW (active) and is also the first of the two to go HIGH (inactive). Consequently, timing considerations are referenced to the edges of $\bar{E}$ rather than $\bar{W}$.
9. All READ and WRITE cycle timings are referenced from the last bit to become valid address to the first transitioning address.
10. Transition to high impedance state to measured $\pm 500 \mathrm{mV}$ from steady state voltage with specified loading in Figure 2. This parameter is sampled not $100 \%$ tested
11. Since Write Enable $(\bar{W})$ is gated internally with Chip Enable $(\bar{E})$, the value of $\bar{W}$ during periods where $\bar{E}$ is HIGH is irrelevant (i.e., don't care). Thus whenever $\bar{W}$ transitions to the LOW state piror to $\bar{E}$, all timing references will be to the falling edge of $\bar{E}$ rather than W. Similarly, whenever $\bar{E}$ transitions to the HIGH state prior to $\bar{W}$, all timing references will be to the rising edge of $\bar{E}$ rather than $\bar{W}$.
12. Input pulse levels 0 to 3.0 Volts.
13. Input rise and fall times are assumed to be 5 ns . Timing measurement reference levels are 1.5 Volts.
14. $T_{\text {AVAV }}=$ Read Cycle Timing.
15. $\mathrm{V}_{\mathrm{cc}}-0.2 \mathrm{~V} \leq \mathrm{E} \leq \mathrm{V}_{\mathrm{cc}}+0.5 \mathrm{~V} . \mathrm{V}_{\mathrm{cc}}-0.2 \mathrm{~V} \leq \mathrm{V}_{\text {in }} \leq \mathrm{V}_{\mathrm{cc}}+0.5 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{ss}}-0.5 \mathrm{~V} \leq \mathrm{V}_{\text {in }} \leq \mathrm{V}_{\mathrm{ss}}+0.5 \mathrm{~V}$
16. Rise and fall times should not exceed 45 ns .

## F1601

## Ordering Information

| Part Number | Access Time | Temperature Range | Package | Order Code |
| :---: | :---: | :---: | :---: | :---: |
| F1601-45 | 45 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Side-brazed | 1601DC45 |
| F1601-45 | 45 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Leadless Chip Carrier | 1601LC45 |
| F1601-45 | 45 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Plastic DIP | 1601PC45 |
| F1601-55 | 55 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Side-brazed | 1601DC55 |
| F1601-55 | 55 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Leadless Chip Carrier | 1601LC55 |
| F1601-55 | 55 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Plastic DIP | 1601PC55 |
| F1601-70 | 70 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Side-brazed | 1601DC70 |
| F1601-70 | 70 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Leadless Chip Carrier | 1601LC70 |
| F1601-70 | 70 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Plastic DIP | 1601PC70 |

# F1601 <br> 65,536 x 1-Bit Static RAM <br> Data Retention Version <br> Military Temperature Range 

Memory \& High Speed Logic

## Description

The F1601 is a 65,536 -bit fully static asynchronous random access memory, organized as 65,536 words by 1 -bit, using high-performance CMOS technology. The F1601 is based on an advanced isoplanar oxide isolation process: fullyimplanted CMOS technology with sub-2 micron design rules and high-performance tantalum silicide gate electrodes. The high-density NMOS memory array and the CMOS peripheral circuits provide fast access time plus low active and standby power.

- Single +5 V Operation ( $\pm 10 \%$ )
- Fast Access Time: $55 \mathrm{~ns} / 70 \mathrm{~ns}$ (Maximum)
- Power Dissipation (Normal Operation): 70 mA Maximum (Active) 20 mA Maximum (Standby - TTL Input Levels) 9 mA Maximum (Standby - CMOS Input Levels)
- Data Retention Supply Voltage 2.0V to 5.5V
- Low Power Dissipation (Data Retention) $I_{C C D R}=200 \mu \mathrm{~A}$ Maximum $\left(\mathrm{V}_{\mathrm{DR}}=\mathbf{2 . 0 V}\right)$ $I_{C C D R}=400 \mu \mathrm{~A}$ Maximum ( $\mathrm{V}_{\mathrm{DR}}=3.0 \mathrm{~V}$ )
- Fully Static: No Clock or Timing Strobe Required
- Specifications Guaranteed Over Full Millitary Temperature Range $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
- Directly TTL Compatible - All Inputs and Outputs
- Separate Data Input and Three-State Output
- Available in a 22-Pin DIP or LCC
- Polyimide Die Coat for Alpha Immunity

Pin Names

| $\mathrm{A}_{0}-\mathrm{A}_{15}$ | Address Inputs |
| :--- | :--- |
| $\overline{\mathrm{E}}$ | Chip Enable |
| $\bar{W}$ | Write Enable |
| D | Data Input |
| Q | Data Output |
| $\mathrm{V}_{\mathrm{CC}}$ | Power (5.0 V) |
| GND | Ground (0 V) |

## Connection Diagrams <br> 22-Pin DIP (Top View)



22-Pin LCC (Top View)


Logic Symbol


## F1601

Military Temperature Range

| Absolute Maximum Ratings |  |
| :--- | ---: |
| Voltage on Any Input or Output Pin |  |
| With Respect to GND | -2.0 V to 7.0 V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Power Dissipation | 1.0 W |
| Maximum Junction Temperature (TJ) | $+150^{\circ} \mathrm{C}$ |
| Thermal Resistance, Junction to Case |  |
| ( $\theta_{\mathrm{JC}}$ ): Case (Side-Brazed DIP) | $15^{\circ} \mathrm{C} / \mathrm{W}$ |

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Recommended Operating Conditions: $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Characteristic | Min. | Typ. | Max. | Unit |
| $\mathrm{V}_{\text {CC }}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage | 2.2 |  | 6.0 | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | -0.5* |  | 0.8 | V |

*The device will withstand undershoots to -3.0 V of 20 ns durations. This is guaranteed by bench simulation in a DC mode, not $100 \%$ tested.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

## Functional Block Diagram



## F1601

## Military Temperature Range

| DC Characteristics: $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Characteristic | F1601-55 |  | F1601-70 |  | Unit | Condition |
|  |  | Min. | Max. | Min. | Max. |  |  |
| In | Input Leakage Current (All inputs) |  | $\pm 5$ |  | $\pm 5$ | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \text { and } 5.5 \mathrm{~V} \end{aligned}$ |
| Iout | Output Leakage Current (on Q) |  | $\pm 10$ |  | $\pm 10$ | $\mu \mathrm{A}$ | $\begin{aligned} & \bar{E}=V_{1 H} \\ & V_{\text {OUT }}=0 \mathrm{~V} \text { and } 5.5 \mathrm{~V} \end{aligned}$ |
| ICC1 | Operating Power Supply Current |  | 70 |  | 70 | mA | $\overline{\mathrm{E}}=\mathrm{V}_{\mathrm{IL}}$ <br> Output Open |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Dynamic Operating Supply Current |  | 70 |  | 70 | mA | Min. Read Cycle Time Duty Cycle $=100 \%$ Output Open |
| ISB1 | Standby Supply Current |  | 20 |  | 20 | mA | $\begin{aligned} & \bar{E} \geq V_{I H}, \\ & \text { see note } 1 \end{aligned}$ |
| ISB2 | Full Standby Supply Current |  | 9.0 |  | 9.0 | mA | see note 2 |
| Ios | Output Current <br> Short Circuit to Ground |  | -135 |  | -135 | mA | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ <br> Duration not to Exceed 1 Second |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage |  | 0.4 |  | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |
| V OH | Output HIGH Voltage | 2.4 |  | 2.4 |  | V | $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |

## AC Test Conditions ${ }^{3}$

Input Pulse Levels . . . . . . . . . . . . . . . . . . . . . . . . . . GND to 3.0 V
Input Rise and Fall Times ................................... 5 ns
Input and Output Timing Reference Levels .............. . 1.5 V
Output Load See Figures 1 and 2

Capacitance4: $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$

| Symbol | Parameter | Max. | Units | Conditions |
| :--- | :--- | :---: | :---: | :--- |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | 5 | pF | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | 6 | pF | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |

Effective capacitance calculated from the equation
$c=\frac{\Delta Q}{\Delta V}$ where $\Delta v=3 v$.
Figure 1 Output Load


Notes on page 5-31

Truth Table ${ }^{5}$

| Mode | $\overline{\mathbf{E}}$ | $\overline{\mathbf{W}}$ | $\mathbf{D}$ | $\mathbf{Q}$ | Power Level |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | X | HIGH Z | Standby |
| Read | L | H | X | D | Active |
| Write | L | L | D | HIGH Z | Active |

HIGH Z $=$ High impedance
$D=$ Valid data bit
X = Don't care

Figure 2 Output Load (for tehaz, telax, twlaz, twhax)

*Including scope and jig.

## F1601

Military Temperature Range

AC Operating Conditions and Characteristics: Read Cycle $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| No. | Symbol |  | Parameter | F1601-55 |  | F1601-70 |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Standard | Alternate |  | Min. | Max. | Min. | Max. |  |  |
| 1 | $t_{\text {t }}$ VAV | $t_{\text {RC }}$ | Address Valid to Address Valid (Read Cycle Time) | 55 |  | 70 |  | ns | 6,7,10 |
| 2 | ${ }^{\text {t }}$ AVQV | ${ }^{t} A A$ | Address Valid to Output Valid (Address Access Time) |  | 55 |  | 70 | ns | 6 |
| 3 | ${ }^{\text {t }}$ AXQX | $\mathrm{tOH}^{\text {O}}$ | Address Invalid to Output Invalid (Output Hold Time) | 5 |  | 5 |  | ns |  |
| 4 | $t_{\text {ELEH }}$ | $t_{\text {RC }}$ | Chip Enable LOW to Chip Enable HIGH (Read Cycle Time) | 55 |  | 70 |  | ns | 7,10 |
| 5 | telQv | $t_{\text {ACS }}$ | Chip Enable LOW to Output Valid (Chip Enable Access Time) |  | 55 |  | 70 | ns | 7 |
| 6 | $t_{\text {telQx }}$ | $t_{L Z}$ | Chip Enable LOW to Output Invalid (Chip Enable to Output Active) | 0 |  | 0 |  | ns | 4 |
| 7 | $t_{\text {EHQZ }}$ | $t_{H Z}$ | Chip Enable HIGH to Output High Z (Chip Disable to Output Disable) | 0 | 35 | 0 | 40 | ns | 4,11 |
| 8 | $\mathrm{t}_{\text {ELICCH }}$ | $t_{\text {PU }}$ | Chip Enable LOW to Power Up | 0 |  | 0 |  | ns | 4 |
| 9 | $\mathrm{t}_{\text {EHICCL }}$ | $t_{\text {PD }}$ | Chip Enable HIGH to Power Down |  | 45 |  | 45 | ns | 4 |

Notes on page 5-31

## Timing Waveforms

Read Cycle 1 (Where $\overline{\mathrm{E}}$ is active prior to address change. $\overline{\mathrm{W}}=$ HIGH)


Read Cycle 2 (Where address is valid prior to $\overline{\mathrm{E}}$ becoming active. $\overline{\mathrm{W}}=\mathrm{HIGH}$ )


## F1601

Military Temperature Range

| No. | Symbol |  | Parameter | F1601-55 |  | F1601-70 |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Standard | Alternate |  | Min. | Max. | Min. | Max. |  |  |
| 10 | ${ }^{\text {t }}$ AVAV | twc | Address Valid to Address Valid (Write Cycle Time) | 55 |  | 70 |  | ns | 8,9,10 |
| 11 | $t_{\text {ELWH }}$ | ${ }^{\text {t }} \mathrm{CW}$ | Chip Enable to Write HIGH (Chip Enable to End of Write) | 50 |  | 55 |  | ns | 12 |
| 12 | $t_{\text {AVW }}$ | ${ }^{\text {taw }}$ | Address Valid to Write HIGH <br> (Address Setup to End of Write) | 50 |  | 55 |  | ns | 12 |
| 13 | twhax | twR | Write HIGH to Address Don't Care (Address Hold After End of Write) | 5 |  | 5 |  | ns | 12 |
| 14 | tWLWH | twp | Write LOW to Write HIGH (Write Pulse Width) | 35 |  | 40 |  | ns | 12 |
| 15 | $t_{\text {AVWL }}$ | ${ }^{\text {A }}$ AS | Address Valid to Write LOW <br> (Address Setup to Beginning of Write) | 15 |  | 15 |  | ns | 12 |
| 16 | ${ }^{\text {t }}$ DVWH | t DW | Data Valid to Write HIGH (Data Setup to End of Write) | 25 |  | 30 |  | ns | 12 |
| 17 | ${ }^{\text {twh }}$ WD | $t_{\text {DH }}$ | Write HIGH to Data Don't Care (Data Hold After End of Write) | 5 |  | 5 |  | ns | 12 |
| 18 | ${ }^{\text {twLQZ }}$ | twz | Write LOW to Output High Z (Write Enable to Output Disable) | 0 | 30 | 0 | 35 | ns | 4,11 |
| 19 | tWHQZ | tow | Write HIGH to Output Don't Care (Output Active After End of Write) | 0 |  | 0 |  | ns | 4 |

Notes on page 5-31

Write Cycle 1 ( $\bar{W}$ controlled, where $\bar{E}$ is active prior to $\bar{W}$ becoming active.)


## F1601

## Military Temperature Range

AC Operating Conditions and Characteristics: Write Cycle $2 \mathrm{~T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| No. | Symbol |  | Parameter | F1601-55 |  | F1601-70 |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Standard | Alternate |  | Min. | Max. | Min. | Max. |  |  |
| 20 | ${ }^{\text {taVEL }}$ | $t_{\text {AS }}$ | Address Valid to Chip Enable LOW (Address Set Up) | 5 |  | 5 |  | ns |  |
| 21 | $t_{\text {ELEH }}$ | ${ }^{\text {c }} \mathrm{CW}$ | Chip Enable LOW to Chip Enable HIGH (Write Cycle Time) | 55. |  | 70 |  | ns | 12 |
| 22 | $t_{\text {EHAX }}$ | twR | Chip Enable HIGH to Address Don't Care (Address Hold After End of Write) | 5 |  | 5 |  | ns |  |
| 23 | $t_{\text {AVEH }}$ | ${ }^{\text {taw }}$ | Address Valid to Chip Enable HIGH (Address Setup to End of Write) | 50 |  | 65 |  | ns |  |
| 24 | $\mathrm{t}_{\text {ELW }}$ | twp | Chip Enable LOW to Write HIGH (Write Pulse Width) | 35 |  | 40 |  | ns | 12 |
| 25 | $t_{\text {DVEH }}$ | tow | Data Valid to Chip Enable HIGH (Data Setup to End of Write) | 25 |  | 30 |  | ns |  |
| 26 | $t_{\text {EHDX }}$ | ${ }^{\text {t }}$ D | Chip Enable HIGH to Data Don't Care (Data Hold) | 5 |  | 5 |  | ns |  |

Write Cycle 2 ( $\bar{E}$ controlled, where $\bar{W}$ is active prior to $\overline{\mathrm{E}}$ becoming active. See Note 9.)


Data Retention Characteristics: $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}$ to 5.5 V

| Symbol | Parameter | Conditions |  | Min. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DR }}$ | $V_{c c}$ Voltage for Data Retention | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \leq \overline{\mathrm{E}} \leq \mathrm{V}_{\mathrm{CC}}+0.5 \\ & \mathrm{~V}_{\mathrm{CC}}-0.2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{SS}}-0.2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{SS}}+0.5 \mathrm{~V} \\ & \hline \end{aligned}$ |  | 2.0 | 5.5 | V |  |
| ICCDR | Data Retention Current | $\mathrm{V}_{\mathrm{DR}}=2.0 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ and $+25^{\circ} \mathrm{C}$ |  | 5 | $\mu \mathrm{A}$ | 16 |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ |  | 200 | $\mu \mathrm{A}$ | 16 |
|  |  | $\mathrm{V}_{\mathrm{DR}}=3.0 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ and $+25^{\circ} \mathrm{C}$ |  | 8 | $\mu \mathrm{A}$ | 16 |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ |  | 400 | $\mu \mathrm{A}$ | 16 |
| tCDR | Chip Disable to Data Retention Time |  |  | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{R}}$ | Recovery Time |  |  | $\mathrm{t}_{\text {AVAV }}$ |  | ns | 15 |

## Data Retention Waveform



## Notes

1. This parameter is measured with Chip Enable ( $\overline{\mathrm{E}}) \mathrm{HIGH}$ and inputs at valid TTL levels ( 0.8 V and 2.2 V ).
2. This parameter is measured with Address, $\bar{W}$ and $D$ inputs all satisfying one of two conditions: $V_{C C}-0.2 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ or $\mathrm{V}_{S S}-0.5 \mathrm{~V} \leq \mathrm{V}_{I N} \leq \mathrm{V}_{S S}$ +0.2 V . In addition, the Enable input must be $\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \leq \overline{\mathrm{E}} \leq \mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$. This condition results in significant reduction in current in the input buffer circuitry and consequently a lower overall current level.
3. Operation to specifications guaranteed 2.0 ms after $\mathrm{V}_{\mathrm{CC}}$ applied.
4. This parameter is based on initial design qualification and is also verified on every design change. These are not tested in production.
5. Functional test performed with the following input conditions: $\mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IH}}=2.4 \mathrm{~V}$.
6. Read Cycle 1 assumes that Chip Enable ( $\overline{\mathrm{E}}$ ) occurs before the addresses are valid. Timing considerations are referenced to the edges of Address Valid.
7. Read Cycle 2 assumes that Address Valid occurs prior to Chip Enable ( $\overline{\mathrm{E}}$ ). Timing considerations are referenced to the edges of Chip Enable.
8. Since a write cycle can only occur during intervals where both $\bar{E}$ and $\bar{W}$ are LOW, Write Cycle 1 assumes that $W$ is the latter of the two signals to go LOW (active) and is also the first of the two signals to go HIGH (inactive). Consequently, timing considerations are referenced to the edges of $\bar{W}$ rather than $\overline{\mathrm{E}}$.
9. Write Cycle 2 assumes that, of the two control signals, $\bar{E}$ and $\bar{W} . \bar{E}$ is the latter of the two to go LOW (active) and is also the first of the two to go HIGH (inactive). Consequently, timing considerations are referenced to the edges of $\bar{E}$ rather than $\bar{W}$.
10. All READ and WRITE cycle timings are referenced from the last bit to become valid address to the first transitioning address.
11. Transition to high impedance state to measured $\pm 500 \mathrm{mV}$ from steady state voltage with specified loading in Figure 2.
12. Since Write Enable $(\bar{W})$ is gated internally with Chip Enable ( $\overline{\mathrm{E}}$ ), the value of W during periods where $\overline{\mathrm{E}}$ is HIGH is irrelevant (i.e., don't care). Thus whenever $\bar{W}$ transitions to the LOW state prior to $\bar{E}$, all timing references will be to the falling edge of $\overline{\mathrm{E}}$ rather than $\bar{W}$. Similarly, whenever $\overline{\mathrm{E}}$ transitions to the HIGH state prior to $\bar{W}$, all timing references will be to the rising edge of $\bar{E}$ rather than $\bar{W}$.
13. Input pulse levels 0 to 3.0 Volts.
14. Input rise and fall times are assumed to be 5 ns. Timing measurement reference levels are 1.5 Volts.
15. $T_{A V A V}=$ Read Cycle Timing.
16. $\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \leq \overline{\mathrm{E}} \leq \mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V} . \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ or $-0.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V}$.
17. Rise and fall times should not exceed 45 ns .

## Military Temperature Range

Ordering Information

| Part Number | Access Time | Temperature Range | Package | Order Code |
| :---: | :---: | :---: | :---: | :---: |
| F1601-55 | 55 ns | $-55^{\circ}$ to $+125^{\circ} \mathrm{C}$ | Side-brazed | 1601DMQB55 |
| F1601-55 | 55 ns | $-55^{\circ}$ to $+125^{\circ} \mathrm{C}$ | Leadless Chip Carrier | 1601LMQB55 |
| F1601-70 | 70 ns | $-55^{\circ}$ to $+125^{\circ} \mathrm{C}$ | Side-brazed | 1601DMQB70 |
| F1601-70 | 70 ns | $-55^{\circ}$ to $+125^{\circ} \mathrm{C}$ | Leadless Chip Carrier | 1601LMQB70 |

## Description

The F1620 is a 65,536-bit fully static asynchronous random access memory, organized as 16,384 words by 4 -bits per word, using high-performance CMOS technology. The F1620 is based on an advanced isoplanar oxide isolation process: fully-implanted CMOS technology with sub-2 micron design rules and high-performance tantalum silicide gate electrodes. The high-density NMOS memory array and the CMOS peripheral circuits provide fast access time plus low active and standby power.

- Single +5 V Operation ( $\pm \mathbf{1 0 \%}$ )
- Fully Static: No Clock or Timing Strobe Required
- Fast Access Time:

Commercial: $25 \mathrm{~ns} / \mathbf{3 5} \mathrm{ns}$ (Maximum)
Military: $35 \mathrm{~ns} / 45 \mathrm{~ns}$ (Maximum)

- Available in Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$ or Military $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ ) Versions
- Low Power Dissipation:

90/70 mA Maximum (Active)
20/15 mA Maximum (Standby - TTL Input Levels)
2 mA Maximum (Standby - CMOS Input Levels)

- Directly TTL Compatible - All Inputs and Outputs
- Available in a 22-Pin DIP or 22-Terminal LCC
- Polyimide Die Coat for Alpha Immunity


## Pin Names

| $\mathrm{A}_{0}-\mathrm{A}_{13}$ | Address Inputs |
| :--- | :--- |
| $\overline{\mathrm{E}}$ | Chip Enable |
| $\bar{W}$ | Write Enable |
| $\mathrm{DQ}_{0}-D Q_{3}$ | Data Inputs/Outputs |
| $V_{C C}$ | Power $(5.0 \mathrm{~V})$ |
| GND | Ground $(0 \mathrm{~V})$ |

## Logic Symbol

Connection Diagrams
22-Pin DIP (Top View)


22-Pin LCC (Top View)

## FAIRCHILD

A Schlumberger Company

16,384 x 4-Bit Static RAM Data Retention Version

Memory and High Speed Logic

## Description

The F1621 is a 65,536 -bit fully static asynchronous random access memory, organized as 16,384 words $\times 4$-bits per word, using high-performance CMOS technology. The F1621 is based on an advanced isoplanar oxide isolation process: fully-implanted CMOS technology with sub-2 micron design rules and high-performance tantalum silicide gate electrodes. The high-density NMOS memory array and the CMOS peripheral circuits provide fast access time plus low active and standby power. The F1621 offers data retention when backed up by 2 V .

- Single +5 V Operation ( $\pm 10 \%$ )
- Fast Access Time:

Commercial: 25 ns/35 ns (Maximum) Military: $35 \mathrm{~ns} / 45$ ns (Maximum)

- Available in Commercial ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) or Military ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) Versions
- Power Dissipation (Normal Operation):

90/70 mA Maximum (Active)
20/15 mA Maximum (Standby - TTL Input Level)
2 mA Maximum (Standby - CMOS Input Levels)

- Data Retention Supply Voltage 2.0V to 5.5V
- Low Power Dissipation (Data Retention -Commercial) $I_{C C D R}=50 \mu \mathrm{~A}$ Maximum ( $2.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DR}} \leq \mathbf{3 . 0} \mathrm{V}$ )
- Low Power Dissipation (Data Retention - Military)
$I_{C C D R}=200 \mu \mathrm{~A}$ Maximum ( $\mathrm{V}_{\mathrm{DR}}=\mathbf{2 . 0 \mathrm { V }}$ )
$\mathrm{I}_{\mathrm{CCDR}}=\mathbf{4 0 0} \mu \mathrm{A}$ Maximum $\left(\mathrm{V}_{\mathrm{DR}}=3.0 \mathrm{~V}\right)$
- Fully Static: No Clock or Timing Strobe Required
- Directly TTL Compatible - All Inputs and Outputs
- Available in a 22-Pin DIP or 22-Terminal LCC
- Polyimide Die Coat for Alpha Immunity


## Pin Names

| $A_{0}-A_{13}$ | Address Inputs |
| :--- | :--- |
| $\bar{E}$ | Chip Write Enable |
| $\bar{W}$ | Write Enable |
| $D Q_{0}-D Q_{3}$ | Data Inputs/Outputs |
| $V_{C C}$ | Power (5.0V) |
| GND | Ground (OV) |

Connection Diagrams
22-Pin DIP (Top View)


22-Pin LCC(Top View)


Logic Symbol


## Memory and High Speed Logic

## Description

The F1622 is a 65,536-bit fully static asynchronous random access memory, organized as 16,384 words by 4 -bits per word, using high-performance CMOS technology. The F1622 is based on an advanced isoplanar oxide isolation process: fully-implanted CMOS technology with sub-2 micron design rules and high-performance tantalum silicide gate electrodes. The high-density NMOS memory array and the CMOS peripheral circuits provide fast access time plus low active and standby power.

- Single $+5 V$ Operation ( $\pm 10 \%$ )
- Fully Static: No Clock or Timing Strobe Required
- Fast Access Time:

Commercial: $25 \mathrm{~ns} / \mathbf{3 5}$ ns (Maximum)
Military: 35 ns/45 ns (Maximum)

- Available in Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ ) or Military ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) Versions
- Low Power Dissipation:

90/70 mA Maximum (Active)
20/15 mA Maximum (Standby - TTL Input Levels) 2 mA Maximum (Standby - CMOS Input Levels)

- Directly TTL Compatible - All Inputs and Outputs
- Available in a 24-Pin DIP or 28-Terminal LCC
- Polyimide Die Coat for Alpha Immunity


## Pin Names

| $\mathrm{A}_{0}-\mathrm{A}_{13}$ | Address Inputs |
| :--- | :--- |
| $\overline{\mathrm{E}}$ | Chip Enable |
| $\bar{W}$ | Write Enable |
| $\overline{\mathrm{G}}$ | Output Enable |
| $\mathrm{DQ}_{0}-\mathrm{DQ}_{3}$ | Data Inputs/Outputs |
| $\mathrm{V}_{\mathrm{CC}}$ | Power (5.0V) |
| GND | Ground $(\mathrm{OV})$ |
| NC | No Connection |

## Logic Symbol



Connection Diagrams
24-Pin DIP (Top View)


28-Pin LCC (Top View)

## 16,384 x 4-Bit Static RAM Data Retention Version

Memory and High Speed Logic

## Description

The F1623 is a 65,536-bit fully asynchronous random access memory, organized as 16,384 words by 4 -bits per word, using high-performance CMOS technology. The F1623 is based on an advanced isoplanar oxide isolation process: fully-implanted CMOS technology with sub-2 micron design rules and high-performance tantalum silicide gate electrodes. The high-density NMOS memory array and the CMOS peripheral circuits provide fast access time plus low active and standby power. The F1623 offers data retention when backed up by 2 V .

- Single +5 V Operation ( $\mathbf{\pm 1 0 \%}$ )
- Fast Access Time:

Commercial: 25 ns/35 ns (Maximum)
Military: $\mathbf{3 5} \mathbf{n s} / 45 \mathrm{~ns}$ (Maximum)

- Available in Commercial $\left(\mathbf{0}^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C}\right)$ or Military $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ Versions
- Power Dissipation (Normal Operation): 90/70 mA Maximum (Active)
20/15 mA Maximum (Standby - TTL Input Levels) 2 mA Maximum (Standby - CMOS Input Levels)
- Data Retention Supply Voltage 2.0V to 5.5V
- Low Power Dissipation (Data Retention-Commercial) $I_{C C D R}=50 \mu \mathrm{~A}$ Maximum (2.0V $\mathrm{V}_{\mathrm{DR}} \leq 3.0 \mathrm{~V}$ )
- Low Power Dissipation (Data Retention-Military) $\mathbf{I}_{C C D R}=200 \mu \mathrm{~A}$ Maximum ( $\mathrm{V}_{\mathrm{DR}}=\mathbf{2 . 0 V}$ ) $I_{C C D R}=400 \mu \mathrm{~A}$ Maximum ( $\mathrm{V}_{\mathrm{DR}}=3.0 \mathrm{~V}$ )
- Fully Static: No Clock or Timing Strobe Required
- Directly TTL Compatible - All inputs and Outputs
- Available in a 24-Pin DIP or 28-Terminal LCC
- Polyimide Die Coat for Alpha Immunity

Pin Names

| $\mathrm{A}_{0}-\mathrm{A}_{13}$ | Address Inputs |
| :--- | :--- |
| $\overline{\mathrm{E}}$ | Chip Enable |
| $\bar{W}$ | Write Enable |
| $\overline{\mathrm{G}}$ | Output Enable |
| $\mathrm{DQ}_{0}-\mathrm{DQ}_{3}$ | Data Inputs/Outputs |
| $\mathrm{V}_{\mathrm{CC}}$ | Power (5.0V) |
| GND | Ground (0V) |
| NC | No Connection |

## Connection Diagrams <br> 24-Pin DIP (Top View)



28-Pin LCC (Top View)


Logic Symbol



## F100K DC Family Specifications

DC characteristics for the F100K series family parametric limits listed below are guaranteed for the entire F100K ECL family unless specified on the individual data sheet.

Absolute Maximum Ratings: Above which the useful life may be impaired 1

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Maximum Junction Temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$ | $+175^{\circ} \mathrm{C}$ |
| Supply Voltage Range | -7.0 V to +0.5 V |
| Input Voltage (dc) | $\mathrm{V}_{\mathrm{EE}}$ to +0.5 V |
| Output Current (dc Output HIGH) | -50 mA |
| Operating Range ${ }^{2}$ | -5.7 V to -4.2 V |
| Lead Temperature (Soldering 10 sec$)$ | $300^{\circ} \mathrm{C}$ |

DC Performance Characteristics: $\mathrm{V}_{\mathrm{EE}}=-4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{C C A}=\mathrm{GND}, \mathrm{TC}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, Note 3

| Symbol | Characteristic | Min | Max | Unit | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | -1025 | -880 | mV | $V_{\text {In }}=V_{\text {IH }}($ max | Loading with$50 \Omega \text { to }-2.0 \mathrm{~V}$ |
| Vol | Output LOW Voltage | -1810 | -1620 | mV | $r V_{\text {IL }}($ min $)$ |  |
| VOHC | Output HIGH Voltage | -1035 |  | mv | $\begin{aligned} & V_{I N}=V_{I H}(\text { min }) \\ & \text { or } V_{I L}(\text { max }) \end{aligned}$ |  |
| Volc | Output LOW Voltage |  | -1610 | mV |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | -1165 | -880 | mV | Guaranteed HIGH Signal for All Inputs |  |
| VIL | Input LOW Voltage | -1810 | -1475 | mV | Guaranteed LOW Signal for All Inputs |  |
| IIL | Input LOW Current | 0.50 |  | $\mu \mathrm{A}$ | $\mathrm{VIN}_{\text {IN }}=\mathrm{V}_{\mathrm{IL}}(\mathrm{min})$ |  |

1. Unless specified otherwise on individual data sheet.
2. Parametric values specified at -4.8 V to -4.2 V .
3. The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

## F100K DC Family Specifications

DC Performance Characteristics: $\mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}, \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, Note 3

| Symbol | Characteristic | Min | Max | Unit | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | -1020 | -870 | mV | H | Loading with$50 \Omega \text { to }-2.0 \mathrm{~V}$ |
| Vol | Output LOW Voltage | -1810 | -1605 | mV | or $\mathrm{V}_{\mathrm{IL}}$ (min) |  |
| Vohc | Output HIGH Voltage | -1030 |  | mv | $\begin{aligned} & V_{I N}=V_{I H}(\text { min }) \\ & \text { or } V_{I L(\max )} \end{aligned}$ |  |
| Volc | Output LOW Voltage |  | -1595 | mV |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | -1150 | -880 | mV | Guaranteed HIGH Signal for All Inputs |  |
| VIL | Input LOW Voltage | -1810 | -1475 | mV | Guaranteed LOW Signal for All Inputs |  |
| IIL | Input LOW Current | 0.50 |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}}($ min $)$ |  |

DC Performance Characteristics: $\mathrm{V}_{\mathrm{EE}}=-4.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}, \mathrm{TC}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, Note 3

| Symbol | Characteristic | Min | Max | Unit | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | -1035 | -880 | mV | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathbf{I H}(\text { max }}$ | Loading with$50 \Omega \text { to }-2.0 \mathrm{~V}$ |
| Vol | Output LOW Voltage | -1830 | -1620 | mV | or VIL(min) |  |
| Vohc | Output HIGH Voltage | -1045 |  | mv | $\begin{aligned} & V_{I N}=V_{I H}(\text { min }) \\ & \text { or } V_{I L}(\max ) \end{aligned}$ |  |
| Volc | Output LOW Voltage |  | -1610 | mV |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | -1165 | -880 | mV | Guaranteed HIGH Signal for All Inputs |  |
| VIL | Input LOW Voltage | -1810 | -1490 | mV | Guaranteed LOW Signal for All Inputs |  |
| IIL | Input LOW Current | 0.50 |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}}($ min $)$ |  |

Notes on preceding page

## F10K DC Family Specifications

DC characteristics for the F10K series memories. Parametric limits listed below are guaranteed for all F10K memories, except where noted on individual data sheets.

## Absolute Maximum Ratings: Above which the useful life may be impaired ${ }^{2}$

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Maximum Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) | $+175^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {EE Pin Potential to Ground Pin }}$ | -7.0 V to +0.5 V |
| Input Voltage (dc) | $\mathrm{V}_{\mathrm{EE}}$ to +0.5 V |
| Output Current (dc Output HIGH) | -30 mA to +0.1 mA |
| Lead Temperature (Soldering 10 sec$)$ | $300^{\circ} \mathrm{C}$ |

## Guaranteed Operating Ranges

| Supply Voltage (VE) |  |  | Case Temperature <br> $\left(\mathbf{T}_{\mathbf{C}}\right)$ |
| :---: | :---: | :---: | :--- |
| Min | Typ | $\mathbf{M a x}$ |  |
| -5.46 V | -5.2 V | -4.94 V | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |

DC Performance Characteristics: $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}$, Output Load $=50 \Omega$ and 30 pF to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}^{1}$

| Symbol | Characteristic | Min | Max | Unit | Tc | Conditions ${ }^{2}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\begin{array}{r} -1000 \\ -960 \\ -900 \end{array}$ | $\begin{aligned} & -840 \\ & -810 \\ & -720 \end{aligned}$ | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{array}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}(\max )} \\ & \text { or } \mathrm{V}_{\mathrm{IL}}(\min ) \end{aligned}$ | Loading is $50 \Omega$ to -2.0 V |
| Vol | Output LOW Voltage | $\begin{aligned} & -1870 \\ & -1850 \\ & -1830 \end{aligned}$ | $\begin{aligned} & -1665 \\ & -1650 \\ & -1625 \end{aligned}$ | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{array}$ |  |  |
| VOHC | Output HIGH Voltage | $\begin{array}{r} -1020 \\ -980 \\ -920 \\ \hline \end{array}$ |  | mv | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{array}$ | $\begin{aligned} & \mathrm{VIN}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}(\min )} \\ & \text { or } \mathrm{V}_{\mathrm{IL}(\max )} \end{aligned}$ |  |
| Volc | Output LOW Voltage |  | $\begin{aligned} & -1645 \\ & -1630 \\ & -1605 \end{aligned}$ | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{array}$ |  |  |
| VIH | Input HIGH Voltage | $\begin{aligned} & -1145 \\ & -1105 \\ & -1045 \end{aligned}$ | $\begin{aligned} & -840 \\ & -810 \\ & -720 \end{aligned}$ | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{array}$ | Guaranteed Input Voltage HIGH for All Inputs |  |
| VIL | Input LOW Voltage | $\begin{aligned} & -1870 \\ & -1850 \\ & -1830 \end{aligned}$ | $\begin{aligned} & -1490 \\ & -1475 \\ & -1450 \end{aligned}$ | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{array}$ | Guaranteed Input Voltage LOW for All Inputs |  |
| IIL | Input LOW Current | 0.5 | 170 | $\mu \mathrm{A}$ | $+25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}}($ min $)$ |  |

[^27]
## FAIRCHILD

A Schlumberger Company

## F100Z416 <br> $256 \times 4$-Bit Programmable Read Only Memory

Memory and High Speed Logic

## Description

The F100Z416 is a 1024-bit field Programmable Read Only Memory (PROM), organized 256 words by four bits per word. It is designed for high-speed control, mapping, code conversion, and logic replacement. The device includes full on-chip address decoding, non-inverting Data output lines, and an active-LOW Chip Select line for easy memory expansion.

- Address Access Time - 12 ns Typ
- Chip Select Input and Open-emitter Outputs for Easy Memory Expansion
- Power Dissipation Decreases with Increasing Temperature


## Pin Names

$\overline{\mathrm{CS}}$
$\mathrm{A}_{0}-\mathrm{A}_{7}$
$\mathrm{O}_{0}-\mathrm{O}_{3}$

Chip Select Input (Active LOW)
Address Inputs
Data Outputs

## Connection Diagram

16-Pin DIP (Top View)


## Note

The Flatpak version has the same pinout (Connection Diagram) as the Dual In-line Package.

Logic Symbol


$$
\begin{aligned}
& V_{C P}=\operatorname{Pin} 1 \\
& V_{C C}=\operatorname{Pin} 16 \\
& V_{E E}=\operatorname{Pin} 8
\end{aligned}
$$

## F100Z416

## Logic Diagram



## Functional Description

The F100Z416 is a fully decoded bipolar field programmable read only memory organized 256 words by four bits per word. An unterminated emitter-follower output is provided to allow maximum flexibility in output connection. In many applications such as memory expansion, the outputs of many F100Z416 devices can be tied together. An external $50 \Omega$ pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output when it is off.

One Chip Select $(\overline{\mathrm{CS}})$ input is provided for memory array expansion up to 512 words without the need for external decoding. For larger memories, the fast chip select time permits the decoding of $\overline{\mathrm{CS}}$ from the address without increasing address access time. The device is enabled when $\overline{\mathrm{CS}}$ is LOW. When the device is disabled $\overline{(\mathrm{CS}}=\mathrm{HIGH})$, all outputs are forced LOW.

The read function is identical to that of a conventional bipolar ROM. That is, a binary address is applied to the $A_{0}$ through $A_{7}$ inputs, the chip is selected and data is valid at the outputs after $t_{A A}$.

The F100Z416 uses open base transistor vertical (junction) fuse cells. Initially, an unprogrammed cell is in the logic ' 1 ' state. Cells can selectively be programmed to a logic ' 0 ' state by following a specified procedure which fuses aluminum through the emitter-base junction of the cell transistor.

[^28]A Schlumberger Company

F10Z416
$256 \times 4$-Bit Programmable Read Only Memory

Memory and High Speed Logic

## Description

The F10Z416 is a 1024-bit field Programmable Read Only Memory (PROM), organized 256 words by four bits per word. It is designed for high-speed control, mapping, code conversion, and logic replacement. The device includes full on-chip address decoding, non-inverting Data output lines, and an active-LOW Chip Select line for easy memory expansion.

- Address Access Time - 12 ns Typ
- Chip Select Input and Open-emitter Outputs for Easy Memory Expansion
- Power Dissipation Decreases with Increasing Temperature


## Pin Names

| $\overline{\mathrm{CS}}$ | Chip Select Input (Active LOW) |
| :--- | :--- |
| $\mathrm{A}_{0}-\mathrm{A}_{7}$ | Address Inputs |
| $\mathrm{O}_{0}-\mathrm{O}_{3}$ | Data Outputs |

Logic Symbol


$$
\begin{aligned}
& V_{C P}=\operatorname{Pin} 1 \\
& V_{C C}=\operatorname{Pin} 16 \\
& V_{E E}=\operatorname{Pin} 8
\end{aligned}
$$

Connection Diagram
16-Pin DIP (Top View)


[^29]
## Logic Diagram



## Functional Description

The F10Z416 is a fully decoded bipolar field programmable read only memory organized 256 words by four bits per word. An unterminated emitter-follower output is provided to allow maximum flexibility in output connection. In many applications such as memory expansion, the outputs of many F10Z416 devices can be tied together. An external $50 \Omega$ pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output when it is off.

One Chip Select ( $\overline{\mathrm{CS}}$ ) input is provided for memory array expansion up to 512 words without the need for external decoding. For larger memories, the fast chip select time permits the decoding of $\overline{\mathrm{CS}}$ from the address without increasing address access time. The device is enabled when $\overline{\mathrm{CS}}$ is LOW. When the device is disabled $(\overline{\mathrm{CS}}=\mathrm{HIGH})$, all outputs are forced LOW.

The read function is identical to that of a conventional bipolar ROM. That is, a binary address is applied to the $A_{0}$ through $A_{7}$ inputs, the chip is selected and data is valid at the outputs after $\mathrm{t}_{\mathrm{AA}}$.

The F10Z416 uses open base transistor vertical (junction) fuse cells. Initially, an unprogrammed cell is in the logic ' 1 'state. Cells can selectively be programmed to a logic '0' state by following a specified procedure which fuses aluminum through the emitter-base junction of the cell transistor.

Notes


## TTL Family <br> Specifications

| Absolute Maximum Ratings: | Above which the useful life may be impaired |
| :---: | :---: |
| Storage Temperature | $-65^{\circ}$ to $+150^{\circ} \mathrm{C}$ |
| Supply Voltage Range | -0.5 V to +7.0 V |
| Input Voltage (dc) ${ }^{(1)(2)}$ | -0.5 V to $\mathrm{V}_{\mathrm{CC}}$ (RAMs) <br> -1.5 V to $\mathrm{V}_{\mathrm{Cc}}$ (PROMs) |
| Voltage Applied to Outputs (output HIGH) | -0.5 V to +5.5 V (RAMs) -1.5 V to +5.5 V (PROMs) |
| Lead Temperature (Solderi | , 10 sec$) \quad 300^{\circ} \mathrm{C}$ |
| Maximum Junction Temp | ature $\left(T_{j}\right) \quad+175^{\circ} \mathrm{C}$ |
| Output Current | $+20 \mathrm{~mA}$ |
| Input Current (DC) | -12 mA to +5.0 mA |

## Guaranteed Operating Ranges

|  | Supply Voltage (Vcc) | Case Temperature ( $\mathrm{T}_{\mathrm{c}}$ ) | Maximum Low-Level Input Voltage ( $\left.\mathrm{V}_{\mathrm{IL}}\right)^{\mathbf{8}}$ | Minimu Input V | igh-Level $\text { ge }\left(V_{I H}\right)^{8}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Commercial | $5.0 \mathrm{~V} \pm 5 \%$ | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | 0.8 V | 2.1 V <br> (RAMs) | $\begin{aligned} & \text { 2.0V } \\ & \text { (PROMs) } \end{aligned}$ |
| Military | $5.0 \mathrm{~V} \pm 10 \%$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |

## Device Design Characteristics

| Symbol | Characteristic | Typ | Unit | Condition |
| :--- | :--- | :---: | :---: | :--- |
| CIN | Input Pin Capacitance | 4.0 | pF | Measured with a Pulse |
| COUT | Output Pin Capacitance | 7.0 | pF | Technique |

DC, FN and AC performance characterisics and test conditions listed with each device. (See note 8)

## Notes

1. Either Input Voltage limit or Input Current limit is sufficient to protect the inputs
2. These values may be exceeded as required during PROM programming.
3. Output current limit required.
4. Unless stated otherwise in individual device specification.
5. Funtional testing done at input levels $\mathrm{V}_{\mathrm{IL}}=\mathrm{V}_{\text {OL MAX }}(0.45 \mathrm{~V}), \mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{OH} \text { MIN }}(2.4 \mathrm{~V})$.
6. PROM programmability verified through test row and test column.
7. PROM input levels on unprogrammed devices verified through testing of test row and test column.
8. Static condition only.

## $1024 \times 8$-Bit Programmable Read Only Memory

Memory and High Speed Logic

## Description

The 93Z450 and $93 Z 451$ are fully decoded 8,192-bit Programmable Read Only Memories (PROMs), organized 1024 words by eight bits per word. The two devices are identical except the $93 Z 450$ has open collector outputs while the $93 Z 451$ has three state outputs. Both devices are available in two speed versions, standard speed and ' $A$ ' grade.

```
- Commercial Address Access Time
    93Z450/93Z451 - 40 ns Max
    93Z450A/93Z451A - 35 ns Max
- Military Address Access Time
    93Z450/93Z451 - 55 ns Max
    93Z450A/93Z451A - 45 ns Max
- Highly Reliable Vertical Fuses Ensure High Programming Yields
- Available with Open Collector (93Z450) or Three State (93Z451) Outputs
- Low Current PNP Inputs
```


## Pin Names

| $\mathrm{A}_{0}-\mathrm{A}_{9}$ | Address Inputs |
| :--- | :--- |
| $\mathrm{CS}_{1}, \mathrm{CS}_{2}$ | Chip Select Inputs (Active LOW) |
| $\mathrm{CS}_{3}, \mathrm{CS}_{4}$ | Chip Select Inputs (Active HIGH) |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | Data Outputs |

## Logic Symbol



Connection Diagrams
24-pin DIP (Top View)


## Note:

The 24-pin Flatpak has the same pinout (Connection Diagram) as the 24-pin DIP.

28-pin Leadless Chip Carrier (Top View)


## Logic Diagram



## Functional Description

The $93 Z 450$ and $93 Z 451$ are TTL bipolar field Programmable Read Only Memories (PROMs) organized 1024 words by eight bits per word. Open-collector outputs are provided on the $93 Z 450$ for use in wired-OR applications. The $93 Z 451$ has 3 -state outputs which provide active pull ups when enabled and high output impedance when disabled. This allows optimization of word expansion in bus organized systems.

Four Chip Select inputs are provided for logic flexibility and for memory array expansion of up to 128 K without the need for external decoding. The fast Chip Select access time permits direct address decoding without increasing overall memory access times. Both devices are enabled only when $\overline{\mathrm{CS}}_{1}$ and $\overline{\mathrm{CS}}_{2}$ are LOW and $\mathrm{CS}_{3}$ and $\mathrm{CS}_{4}$ are HIGH .

The devices contain an internal test row and test column which are accessed and programmed during both wafer sort and final test. These test fuses are used to assure high programmability and to guarantee AC performance and DC parameters.

The $93 Z 450$ and $93 Z 451$ use open base vertical transistor (junction) fuse cells. Initially an unprogrammed cell is in the logic ' 0 ' state. Cells can be programmed to a logic ' 1 ' state by following the specified programming procedure which fuses aluminum through the emitter base junction of the cell transistor.

The read function is identical to that of a conventional Read Only Memory (ROM). A binary address is applied to the address pins $A_{0}$ through $A_{9}$ and the chip is selected. Data is then available at the outputs after tAA.

DC Performance Characteristics: Over guaranteed operating ranges unless otherwise noted

| Symbol | Characteristic | Min | Typ(1) | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIL | Input LOW Voltage |  |  | 0.8 | V | Guaranteed Input LOW Voltage for All Inputs |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | 2.0 |  |  | V | Guaranteed Input HIGH Voltage for All Inputs |
| VIC | Input Clamp Diode Voltage |  |  | -1.2 | V | $V_{C C}=$ Min, $I_{1 N}=-18 \mathrm{~mA}$ |
| VOL | Output LOW Voltage |  | 0.30 | 0.45 | V | $\mathrm{VCC}=\mathrm{Min}, \mathrm{IOL}=16 \mathrm{~mA}$ |
| VOH | Output HIGH Voltage (93Z451) | 2.4 |  |  | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{IOH}^{2}=-2.0 \mathrm{~mA}$ <br> Address Any '1' |
| IIL | Input LOW Current |  | -10 | -100 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {cc }}=\mathrm{Max}, \mathrm{V}_{\text {IL }}=0.45 \mathrm{~V}$ |
| IH | Input HIGH Current | -40 |  | 40 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IH}}=2.4 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ |
| $\begin{aligned} & \mathrm{I}_{\mathrm{OHz}} \\ & \mathrm{I}_{\mathrm{OLZ}} \end{aligned}$ | Output Leakage Current for High Impedance State (93Z451) |  |  | $\begin{array}{r} 40 \\ -40 \end{array}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \mathrm{VOH}=2.4 \mathrm{~V} \\ & \mathrm{VOL}=0.4 \mathrm{~V} \end{aligned}$ |
| ICEX | Output Leakage Current (93Z450) |  |  | 40 | $\mu \mathrm{A}$ | VCEX $=$ VCC, Chip Deselected |
| los | Output Short-Circuit Current (93Z451) | -20 | -45 | -90 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$, Note 2 Address Any '1' |
| Icc | Power Supply Current |  | 110 | 135 | mA | $\mathrm{V}_{\text {CC }}=$ Max, Inputs Grounded, Outputs Open |

## Commercial

AC Performance Characteristics: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$, $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$

| Symbol | Characteristic | 'A' | Std | Unit | Condition |
| :--- | :--- | :---: | :---: | :---: | :--- |
| $t_{A A}$ | Address to Output Access Time | 35 | 40 | ns | See AC Output Load |
| $t_{A C S}$ | Chip Select to Output Access Time | 25 | 30 | ns | See AC Output Load |

Military
AC Performance Characteristics: $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$, $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| Symbol | Characteristic | 'A' | Std | Unit | Condition |
| :--- | :--- | :---: | :---: | :---: | :--- |
| $t_{A A}$ | Address to Output Access Time | 45 | 55 | ns | See AC Output Load |
| $t_{A C S}$ | Chip Select to Output Access Time | 30 | 35 | ns | See AC Output Load |

[^30]Fig. 1 AC Test Output Load
Fig. 2 AC Waveforms

*Includes jig and probe capacitance


Test Conditions
Input pulse: 0 V to 3.0 V
Input pulse rise and fall times: 5 ns between 1 V and 2 V Measurements made at 1.5 V level


Ordering Information


## Speed Selection

Blank = Standard Speed
$A=$ 'A' Grade

Packages and Outlines (See Section 9)
$D=24$-pin Ceramic DIP
P $=24$-pin Plastic DIP (Commercial only)
SD $=24$-pin Slim Ceramic DIP
F $=24$-pin Flatpak
$\mathrm{L}=28$-pin Square Leadless Chip Carrier

## Temperature Range

$\mathrm{C}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
$M=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

## Optional Processing

$\mathrm{QB}=$ Mil Std 883B
Method 5004 and 5005, Level B
QR = Commercial Device with
160 Hour Burn In or Equivalent

## FAIRCHILD

A Schlumberger Company

## 93Z510/93Z511 $2048 \times 8$-Bit Programmable Read Only Memory

Memory and High Speed Logic

## Description

The $93 Z 510$ and $93 Z 511$ are fully decoded 16,384-bit Programmable Read Only Memories (PROMs), organized 2048 words by eight bits per word. The two devices are identical except the $93 Z 510$ has open collector outputs while the 93Z511 has three state outputs.

- Commercial Address Access Time - 45 ns Max
- Military Address Access Time - 55 ns Max
- Highly Reliable Vertical Fuses Ensure High Programming Yields
- Available with Open Collector (93Z510) or Three State (93Z511) Outputs
- Low Current PNP Inputs


## Pin Names

| $\frac{\mathrm{A}_{0}-\mathrm{A}_{10}}{\mathrm{CS}_{1}}$ | Address Inputs |
| :--- | :--- |
| $\mathrm{CS}_{2}, \mathrm{CS}_{3}$ | Chip Select Input (Active LOW) |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | Chip Select Inputs (Active HIGH) |
|  | Data Outputs |

Logic Symbol


Connection Diagrams
24-pin DIP (Top View)


Note:
The 24-pin Flatpak has the same pinout (Connection Diagram) as the 24-pin DIP.

## 28-pin Leadless Chip Carrier (Top View)



[^31]
## Logic Diagram



## Functional Description

The $93 Z 510$ and $93 Z 511$ are TTL bipolar field Programmable Read Only Memories (PROMs) organized 2048 words by eight bits per word. Open-collector outputs are provided on the 932510 for use in wired-OR applications. The $93 Z 511$ has 3 -state outputs which provide active pull ups when enabled and high output impedance when disabled. This allows optimization of word expansion in bus organized systems.

Three Chip Select inputs are provided for logic flexibility and for memory array expansion of up to 128 K without the need for external decoding. The fast Chip Select access time permits direct address decoding without increasing overall memory access times. Both devices are enabled only when $\overline{\mathrm{CS}}_{1}$ is LOW and $\mathrm{CS}_{2}$ and $\mathrm{CS}_{3}$ are HIGH.

The devices contain an internal test row and test column which are accessed and programmed during both wafer sort and final test. These test fuses are used to assure high programmability and to guarantee $A C$ performance and DC parameters.

The $93 Z 510$ and $93 Z 511$ use open base vertical transistor (junction) fuse cells. Initially an unprogrammed cell is in the logic ' 0 ' state. Cells can be programmed to a logic ' 1 ' state by following the specified programming procedure which fuses aluminum through the emitter base junction of the cell transistor.

The read function is identical to that of a conventional Read Only Memory (ROM). A binary address is applied to the address pins $A_{0}$ through $A_{10}$ and the chip is selected. Data is then available at the outputs after $t_{A A}$.

## 93Z510/93Z511

DC Performance Characteristics: Over guaranteed operating ranges unless otherwise noted

| Symbol | Characteristic | Min | Typ(1) | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIL | Input LOW Voltage |  |  | 0.8 | V | Guaranteed Input LOW Voltage for All Inputs |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage | 2.0 |  |  | V | Guaranteed Input HIGH Voltage for All Inputs |
| VIC | Input Clamp Diode Voltage |  |  | -1.2 | V | $V_{C C}=\operatorname{Min}, \mathrm{I}_{1}=-18 \mathrm{~mA}$ |
| VOL | Output LOW Voltage |  | 0.30 | 0.45 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{IOL}=16 \mathrm{~mA}$ |
| VOH | Output HIGH Voltage (93Z511 only) | 2.4 |  |  | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ <br> Address Any '1' |
| IIL | Input LOW Current |  | -10 | -100 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IL }}=0.45 \mathrm{~V}$ |
| IIH | Input HIGH Current | -40 |  | 40 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \mathrm{V}_{\mathrm{IH}}=2.4 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ |
| $\begin{aligned} & \mathrm{I}_{\mathrm{OHz}} \\ & \mathrm{I}_{\mathrm{OLZ}} \end{aligned}$ | Output Leakage Current for High Impedance State (93Z511 only) |  |  | $\begin{array}{r} 40 \\ -40 \end{array}$ | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{VOH}=2.4 \mathrm{~V} \\ & \mathrm{VOL}=0.4 \mathrm{~V} \end{aligned}$ |
| ICEX | Output Leakage Current (93Z510 only) |  |  | 40 | $\mu \mathrm{A}$ | $V_{C E X}=V_{C C}$ <br> Chip Deselected |
| los | Output Short-Circuit Current (93Z511 only) | -15 | -35 | -90 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$, Note 2 Address Any '1' |
| ICC | Power Supply Current |  | 120 | 175 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$ <br> All Inputs GND <br> All Outputs Open |

## Commercial

AC Performance Characteristics: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$, $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$

| Symbol | Characteristic | Max | Unit | Condition |
| :--- | :--- | :---: | :---: | :--- |
| $t_{A A}$ | Address to Output Access Time | 45 | ns | See AC Output Load |
| $t_{\text {ACS }}$ | Chip Select to Output Access Time | 25 | ns | See AC Output Load |

## Military

AC Performance Characteristics: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$, $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| Symbol | Characteristic | Max | Unit | Condition |
| :--- | :--- | :---: | :---: | :--- |
| $t_{A A}$ | Address to Output Access Time | 55 | ns | See AC Test Output Load |
| $t_{A C S}$ | Chip Select to Output Access Time | 25 | ns | See AC Test Output Load |

[^32]Fig. 1 AC Test Output Load

*Includes jig and probe capacitance
Test Conditions
Input pulse: 0 V to 3.0 V
Input pulse rise and fall times: 5 ns between 1 V and 2 V Measurements made at 1.5 V level

Fig. 2 AC Waveforms
2a Propagation Delay from Address Inputs


2b Propagation Delay from Chip Select


## Ordering Information



Packages and Outlines (See Section 9)
D = Ceramic DIP
F = Flatpak
L = Leadless Chip Carrier
P = Plastic DIP
SD = Slim Ceramic DIP

Temperature Ranges
$\mathrm{C}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
$\mathrm{M}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Optional Processing
QB $=$ Mil Std 883 Method 5004 \& 5005 , Level B

QR $=$ Commercial Device with 160 Hour Burn In or Equivalent

## FAIRCHILD

A Schlumberger Company

93Z564/93Z565 8192 x 8-Bit Programmable Read Only Memory

## Description

The $93 Z 564$ and $93 Z 565$ are fully decoded 65,536-bit Programmable Read Only Memories (PROMs), organized 8192 words by eight bits per word. The two devices are identical except the 93Z564 has open collector outputs while the $93 Z 565$ has three state outputs. Both devices are available in two speed versions, standard speed and ' $A$ ' grade.

## - Commercial Address Access Time 93Z564/93Z565 - 55 ns Max 93Z564A/93Z565A - 45 ns Max <br> - Military Address Access Time 93Z564/93Z565-65 ns Max 93Z564A/93Z565A - 55 ns Max

- Highly Reliable Vertical Fuses Ensure High Programming Yields
- Available with Open Collector (93Z564) or Three State (93Z565) Outputs
- Low Current PNP Inputs

Pin Names

| $\mathrm{A}_{0}-\mathrm{A}_{12}$ | Address Inputs |
| :--- | :--- |
| $\overline{\mathrm{CS}}$ | Chip Select Input (Active LOW) |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | Data Outputs |

Logic Symbol
Chip Select Input (Active LOW)
Data Outputs


Connection Diagrams
24-pin DIP (Top View)


Note:
The 24-pin Flatpak has the same pinout (Connection Diagram) as the 24 pin DIP.

28-pin Leadless Chip Carrier (Top View)


[^33]
## Logic Diagram



## Functional Description

The $93 Z 564$ and $93 Z 565$ are TTL bipolar field Programmable Read Only Memories (PROMs) organized 8192 words by eight bits per word. Open-collector outputs are provided on the $93 Z 564$ for use in wired-OR applications. The $93 Z 565$ has 3 -state outputs which provide active pull ups when enabled and high output impedance when disabled. This allows optimization of word expansion in bus organized systems.

One Chip Select input is provided for logic flexibility and for memory array expansion of up to 128 K without the need for external decoding. The fast Chip Select access time permits direct address decoding without increasing overall memory access times. Both devices are enabled only when $\overline{\mathrm{CS}}$ is LOW.

The devices contain an internal test row and test column which are accessed and programmed during both wafer sort and final test. These test fuses are used to assure high programmability and to guarantee AC performance and $D C$ parameters.

The $93 Z 564$ and $93 Z 565$ use open base vertical transistor (junction) fuse cells. Initially an unprogrammed cell is in the logic ' 0 ' state. Cells can be programmed to a logic ' 1 ' state by following the specified programming procedure which fuses aluminum through the emitter base junction of the cell transistor.

The read function is identical to that of a conventional Read Only Memory (ROM). A binary address is applied to the address pins $A_{0}$ through $A_{12}$ and the chip is selected. Data is then available at the outputs after $t_{\text {AA }}$.

DC Performance Characteristics: Over guaranteed operating ranges unless otherwise noted

| Symbol | Characteristic | Min | Typ(1) | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIL | Input LOW Voltage |  |  | 0.8 | V | Guaranteed Input LOW Voltage for All Inputs |
| VIH | Input HIGH Voltage | 2.0 |  |  | V | Guaranteed Input HIGH Voltage for All Inputs |
| VIC | Input Clamp Diode Voltage |  |  | -1.2 | V | $V_{C C}=\mathrm{Min}, \mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA}$ |
| VOL | Output LOW Voltage |  | 0.30 | 0.45 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{IOL}=16 \mathrm{~mA}$ |
| VOH | Output HIGH Voltage (93Z565 only) | 2.4 |  |  | V | $V_{C C}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ <br> Address Any ' 1 ' |
| IIL | Input LOW Current |  | -10 | -100 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IL }}=0.45 \mathrm{~V}$ |
| $\underline{\mathrm{IH}}$ | Input HIGH Current | -40 |  | 40 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IH}}=2.4 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ |
| $\begin{aligned} & \mathrm{I}_{\mathrm{OHz}} \\ & \mathrm{I}_{\mathrm{OLZ}} \end{aligned}$ | Output Leakage Current for High Impedance State (93Z565 only) |  |  | $\begin{array}{r} 40 \\ -40 \end{array}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{VOH}=2.4 \mathrm{~V} \\ & \mathrm{VOL}=0.4 \mathrm{~V} \end{aligned}$ |
| ICEX | Output Leakage Current (93Z564 only) |  |  | 40 | $\mu \mathrm{A}$ | $V_{C E X}=V_{C C}$ <br> Chip Deselected |
| los | Output Short-Circuit Current (93Z565 only) | -15 | -35 | -90 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$, Note 2 <br> Address Any ' 1 ' |
| ICC | Power Supply Current |  | 120 | 180 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$, All Inputs GND, All Outputs Open |
| CIN | Input Pin Capacitance |  | $7.0{ }^{(3)}$ |  | pF | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=4.0 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}$ |
| Co | Output Pin Capacitance |  | 10.0 ${ }^{(3)}$ |  | pF | $\mathrm{VCC}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=4.0 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}$ |

## Commercial

AC Performance Characteristics: $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, G N D=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$

| Symbol | Characteristic | 'A' | Std | Unit | Condition |
| :--- | :--- | :---: | :---: | :---: | :--- |
| $t_{A A}$ | Address to Output Access Time | 45 | 55 | ns | See AC Output Load |
| $t_{A C S}$ | Chip Select to Output Access Time | 25 | 30 | ns | See AC Output Load |

Military
AC Characteristics: $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, G N D=\mathrm{OV}, \mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| Symbol | Characteristic | 'A' | Std | Unit | Condition |
| :--- | :--- | :---: | :---: | :---: | :--- |
| $t_{A A}$ | Address to Output Access Time | 55 | 65 | ns | See AC Output Load |
| $t_{A C S}$ | Chip Select to Output Access Time | 30 | 35 | ns | See AC Output Load |

1. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$.
2. Not more than one output to be shorted at a time. Duration of the short circuit should not exceed one second.
3. This parameter value is based on initial design qualification and is also verified on every design change. These are not tested in production.

Fig. 1 AC Waveforms


Fig. 2 AC Test Output Load


Test Conditions
Input Pulse: 0 V to 3.0 V
Input Pulse Rise and Fall Times: 5 ns between 1 V and 2 V
Measurements made at 1.5 V Level
*Includes jig and probe capacitance

## Ordering Information



Temperature Ranges
$\mathrm{C}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
$M=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Optional Processing
QB $=$ Mil Std 883
Method 5004 \& 5005. Level B
QR = Commerciai Device with
160 Hour Burn In or Equivalent

## FAIRCHILD

A Schlumberger Company
$93 Z 611$
2048 x 8-Bit Programmable Read Only Memory

Memory and High Speed Logic

## Description

The $93 Z 611$ is a fully decoded 16,384-bit Programmable Read Only Memory (PROM), organized 2048 words by eight bits per word. The $93 Z 611$ is manufactured using Fairchild's highly reliable FAST-Z vertical fuse technology.

- Available in $\mathbf{3 0 0}$ and $\mathbf{6 0 0}$ mil Cerdip, Plastic DIP, LCC and flatpak
- Commercial Address Access Time - 25 ns Max
- Military Address Access Time - $\mathbf{3 0} \mathbf{n s}$ Max
- Highly Reliable Vertical Fuses Ensure High Programming Yields
- Low Current PNP Inputs
- Power-Up Three-State Outputs


## Pin Names

| $\mathrm{A}_{0}-\mathrm{A}_{10}$ | Address Inputs |
| :--- | :--- |
| CS | Chip Select Input (Active LOW) |
| $\mathrm{CS}_{2}, \mathrm{CS}_{3}$ | Chip Select Inputs (Active HIGH) |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | Data Outputs |

## Logic Symbol



## Connection Diagrams

24-pin DIP (Top View)


Note:
The 24-pin Flatpak has the same pinout (Connection Diagram) as the 24-pin DIP.

28-pin Leadless Chip Carrier (Top View)


[^34]FAIRCHILD
A Schlumberger Company
$93 Z 667$
$8192 \times 8$-Bit Programmable Read Only Memory
Memory and High Speed Logic

## Description

The $93 Z 667$ is a fully decoded 65,384 -bit Programmable Read Only Memories (PROMs), organized 8192 words by eight bits per word. The $93 Z 667$ is manufactured using Fairchild's highly reliable FAST-Z vertical fuse technology.

- Available in 300 mil Side-Brazed DIP,
- Commercial Address Access Time - 40 ns Max
- Military Address Access Time - 45 ns Max
- Highly Reliable Vertical Fuses Ensure High Programming Yields
- Power-Up Three State Outputs
- Low Current PNP Inputs


## Pin Names

$\mathrm{A}_{0}-\mathrm{A}_{12}$
Address Inputs
CS
Chip Select Input (Active LOW)
Data Outputs

Connection Diagrams
24-pin DIP (Top View)


## Note:

The 24-pin Flatpak has the same pinout (Connection Diagram) as the 24 pin DIP.

## Isoplanar-Z Junction Fuse Principles and Programming

Conventional fusible link bipolar PROMs and programmable logic devices are based upon two dimensional matrices of electrically conductive thin film fusible elements of materials such as nichrome, titanium tungsten, platinum silicide or polysilicon. Each of these thin film technologies has its own unique advantages and disadvantages but all have in common the fact that fuses lie flat on the surface of the silicon and therefore occupy a significant portion of silicon area. Cell area has become increasingly important as device densities have grown from 4 K to 64 K . Manufacturing cost, yields and performance are all directly related to die size which is a strong function of cell area. Previously, reductions in cell area have been accomplished primarily through improvements in photolithographic techniques. Such techniques have been pushed to their limits to produce high density, cost effective programmable memories and logic. The need to shrink cell sizes, especially in higher density devices, is placing severe strains on the manufacturability of thin film fuses.

Junction fuses are the emerging solution to the inherent problems posed by thin film fuses. A junction fuse is simply a PN junction programmable cell. The emitterbase junction of a floating base NPN transistor acts as the fuse element. Because fuses are single vertical transistors (hence the often used name of vertical fuses), they occupy minimal silicon area. The entire fuse structure can essentially be modeled as two diodes connected back-to-back. Before programming, a high impedence (open) path exists between the emitter and collector. The emitter-base diode is reverse biased, preventing read currents from passing through the fuse. During programming, the emitter-base junction is shorted out, leaving a forward biased base-collector (B-C) diode. This diode now appears as a low impedence (closed) path. The fuse junction lies beneath the surface of the silicon so all of the potential thin film fuse related failure modes such as metal migration (growback), freeze out, corrosion, marginally opened fuses and passivation scattering have been eliminated.

The major problem encountered in early P-N junction programmable junction fuse development was the requirement of a large cell programming current (typically 200 mA per cell). This large current meant that
large transistors were needed in the peripheral programming circuitry. The gain in array size reduction due to small cells was offset by the need for a larger peripheral programming circuitry which, in turn, translated to larger overall die size and higher die cost. The costs were such that, despite their reliability advantages, these devices were never widely commercially accepted.

The most straightforward method to achieve reductions in cell programming current is to use small emitter cells. A small emitter cell increases the effective current density at the emitter-base junction therefore decreasing the overall energy required to program the cell. To reduce emitter size and programming currents without the use of advanced photolithographic equipment, Fairchild adopted a simple solution, use a walled emitter cell and an oxide isolated Isoplanar process. With oxide isolation, emitter sizes are defined by the oxide opening and as a result are self aligned, easing manufacturing tolerances.

The main advantages of the Isoplanar- $Z$ process are due to the use of oxide encroachment. The cell emitter is defined using standard photolithography. The surrounding oxide is then laterally grown, shrinking the emitter area and decreasing the effective cell size. Very small self aligned emitter-base junction areas can be achieved quite easily with the encroachment technique. An added benefit of oxide encroachment is that the higher thermal resistivity of the silicon dioxide which surrounds the cells, as compared to silicon, reduces heat loss during programming. This thermal insulation effect further reduces the current required to program a cell. Typical programming currents of 60 mA or below are easily achieved using the Isoplanar-Z process.

Results of reliability and programming yield testing have been excellent. Data have demonstrated typical programming yields in excess of $99 \%$ on a 16,384 bit PROM and no cell related failures in over 63 billion cell hours of life test.

## Programming a Junction Fuse

Programming a junction fuse is accomplished by driving a controlled current through the emitter of the cell, inducing avalanche breakdown of the emitter-base junction. Heat locally generated at the reverse biased junction causes the Aluminum-Silicon interface to reach the

## Isoplanar-Z <br> Junction Fuse <br> Principles and Programming

AI-Si eutectic solidus (melting) temperature of approximately $575^{\circ} \mathrm{C}$. The electrically conductive aluminum eutectic then diffuses down through the emitter to the emitter-base junction, forming a permanent short.

The amount of energy required to program a cell is dependent upon encroachment variations. Different methods can be used to supply the varying amount of energy required to program junction fuses. One method is a pulse-read technique, whereby a series of energy pulses of increasing magnitude or duration are applied to the cell. Each pulse applies a specific amount of energy to the cell's emitter-base junction, successively heating the junction until the cell emitter reaches the Aluminum-Silicon eutectic temperature. Once this temperature is reached, migration occurs and the junction shorts. A read is performed after each pulse to detect if the fuse has blown. If additional energy is needed to program any cell, more pulses are applied until the cell blows.

Fairchild has approved a current-pulse technique for users with digital requirements. In this method, differences in required programming energy are accounted for by increasing the current amplitude of each subsequent current pulse until programming is achieved. A read is performed after each pulse. This cycle is continued until the cell is programmed. Refer to the Programming Timing Diagram and Programming Specifications for Current-Pulse Programming.

Fairchild originally developed a self adjusting current ramp programming technique which delivers the optimum current needed to program each individual cell. With the self adjusting technique a steadily increasing current ramp is applied to a cell until a shorted junction is detected. The exact moment when the junction actually shorts can be sensed by a sharp drop in the voltage across the cell. This voltage drop occurs because the reverse biases $\mathrm{E}-\mathrm{B}$ diode is no longer in series with the programming path.

Once the moment of programming has been detected, Fairchild incorporates the use of a programming ramp "post hold time". The rise in programming current is halted at the level which was required to cause a blow, held for a precise time interval, and then turned off. This means that the amount of additional energy applied to a cell is totally governed by the amount of current required to program that cell, which is in turn dependent upon cell size. Therefore each cell's additional energy pulse is custom tailored for that specific cell. Experimental data shows that a carefully chosen post hold time can insure a very uniform cell resistance regardless of cell size. The self adjusting current ramp programming scheme allows consistent, repeatable programming and uniform cell resistance, overcoming any effects of process variations on a particular product or differences in cell sizes across product lines. Refer to the Programming Timing Diagram and Programming Specifications for Current-Ramp Programming.

FAIRCHILD
A Schlumberger Company Current-Ramp Programming Specifications

## Current-Ramp Programming Timing Diagram



Current-Ramp Programming Specifications ${ }^{(4)}$

| Symbol | Parameter | Min | Recommended <br> Value | Max | Units | Comments |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |

## Power Supply

| Vcc | Power Supply Voltage | 6.4 | 6.5 | 6.6 | V | Typical Icc at $6.5 \mathrm{~V}=250 \mathrm{~mA}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| trvec | Power Supply Rise Time (3) | 0.2 | 2.0 |  | $\mu \mathrm{S}$ |  |
| $t_{\text {f } V \text { cc }}$ | Power Supply Fall Time | 0.2 | 2.0 |  | $\mu \mathrm{S}$ |  |
| ton | Vcc On Time | (1) |  |  |  | See Programming <br> Timing Diagram |
| toff | Vcc Off Time | (2) |  |  |  |  |
|  | Duty Cycle for Vcc |  |  | 50 | \% | ton/(torf + ton) |

## Isoplanar-Z TTL PROM Current Ramp Programming Specifications

Current-Ramp Programming Specifications ${ }^{(4)}$ (Cont'd)

| Symbol | Parameter | Min | Recommended <br> Value | Max | Units | Comments |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |

## Read Strobe

| $t_{d R B P}$ | Read Delay before Programming |  | 3.0 |  | $\mu \mathrm{~s}$ |
| :--- | :--- | :---: | :---: | :---: | :--- |
| $t_{w}$ | Fuse Read Time |  | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{dVcc}}$ | Delay to VCc Off | 1.0 |  | $\mu \mathrm{~s}$ |  |
| $\mathrm{t}_{\mathrm{dRAP}}$ | Delay to Read after Programming |  | 3.0 |  | $\mu \mathrm{~s}$ |

Chip Select

| VCSP | Chip Select Programming Voltage | 20.0 | 20.0 | 22.0 | V |  |
| :--- | :--- | ---: | ---: | ---: | :---: | :---: |
| $I_{\mathrm{CSP}}$ | Chip Select Program Current Limit | 175 | 180 | 185 | mA |  |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Voltage LOW | 0 | 0 | 0.4 | V |  |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input Voltage HIGH | 2.4 | 5.0 | 5.0 | V |  |
| $\mathrm{t}_{\mathrm{dCS}}$ | Delay to Chip Deselect |  | 1.0 |  | $\mu \mathrm{~s}$ |  |
| $\mathrm{t}_{\mathrm{r}} \mathrm{CS}$ | Chip Select Pulse Rise Time | 3.0 | 4.0 |  | $\mu \mathrm{~s}$ |  |
| $\mathrm{t}_{\mathrm{dAP}}$ | Delay to Chip Select Time | 0.2 | 1.0 |  | $\mu \mathrm{~s}$ |  |
| $\mathrm{t}_{\mathrm{f} C \mathrm{~S}}$ | Chip Select Pulse Fall Time | 0.1 | 0.1 | 1.0 | $\mu \mathrm{~s}$ |  |

Current Ramp

| IOPLP | Programming Current Linear Point |  | 10 | 20 | mA | Point after which the programming current ramp must rise at a linear slew rate |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOP(max) | Output Programming Current Limit | 155 | 160 | 165 | mA | Apply current ramp to selected output |
| $\mathrm{V}_{\text {OP (max) }}$ | Output Programming Voltage Limit | 24 | 25 | 26 | V |  |
| SRIOP | Current Slew Rate | 0.9 | 1.0 | 1.1 | $\mathrm{mA} / \mu \mathrm{s}$ | Constant after Linear Point |
| VPS | Blow Sense Voltage | 0.7 |  |  | V |  |
| $\mathrm{t}_{\mathrm{dBP}}$ | Delay to Programming Ramp | 2.0 | 3.0 |  | $\mu \mathrm{S}$ | $\mathrm{V}_{\text {CSP }}$ must be at minimum |
| tLP | Time to Reach Linear Point | 0.2 | 1.0 | 10 | $\mu \mathrm{s}$ |  |
| tss | Program Sense Inhibit | 2.0 | 3.0 | 10 | $\mu \mathrm{S}$ |  |
| $t_{\text {tp }}$ | Time to Program Fuse | 3.0 |  | 150 | $\mu \mathrm{S}$ |  |
| thap | Programming Ramp Hold Time | 1.4 | 1.5 | 1.6 | $\mu \mathrm{S}$ | After fuse programs |
| tflOP | Program Ramp Fall Time |  | 0.1 | 0.2 | $\mu \mathrm{S}$ |  |

## Notes

1. Total time $V_{C C}$ is on to program fuse is equal to or greater than the sum
of all the specified delays, pulse widths and rise/fall times.
2. toFF is equal to or greater than toN.
3. Rise and fall times are from $10 \%$ to $90 \%$.

# Isoplanar-Z TTL PROM Current-Pulse Programming Specifications 

Current-Pulse Programming Timing Diagram


Current-Pulse Programming Specifications ${ }^{(4)}$

| Symbol | Parameter | Min | Recommended <br> Value | Max | Units | Comments |
| :--- | :--- | :--- | :---: | :--- | :--- | :--- |

## Power Supply

| VCC | Power Supply Voltage | 6.4 | 6.5 | 6.6 | V | Typical ICc at $6.5 \mathrm{~V}=250 \mathrm{~mA}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| trvcc | Power Supply Rise Time (3) | 0.2 | 2.0 |  | $\mu \mathrm{S}$ |  |
| tfVcc | Power Supply Fall Time | 0.2 | 2.0 |  | $\mu \mathrm{S}$ |  |
| ton | Vcc On Time | (1) |  |  |  | See Programming Timing Diagram |
| toff | Vcc Off Time | (2) |  |  |  |  |
|  | Duty Cycle for Vcc |  |  | 50 | \% | ton /(toff + ton) |

## Isoplanar-Z TTL PROM Current-Pulse Programming Specifications

Current-Pulse Programming Specifications ${ }^{(4)}$ (Cont'd)

| Symbol | Parameter | Min | Recommended <br> Value | Max | Units |
| :--- | :--- | :--- | :--- | :--- | :--- | Comments 

## Read Strobe ${ }^{5}$

| $t_{d R B P}$ | Read Delay before Programming |  | 3.0 |  | $\mu \mathrm{~s}$ |
| :--- | :--- | :---: | :---: | :---: | :--- |
| $t_{w}$ | Initial Check |  |  |  |  |
| $t_{d V c c}$ | Delay to VCc Off |  | 1.0 |  | $\mu \mathrm{~s}$ |
| $t_{d R A P}$ | Delay to Read after Programming |  | 1.0 |  | $\mu \mathrm{~s}$ |

## Chip Select

| VCSP | Chip Select Programming Voltage | 20.0 | 20.0 | 22.0 | V |  |
| :--- | :--- | ---: | :---: | :---: | :---: | :---: |
| ICSP | Chip Select Program Current Limit | 175 | 180 | 185 | mA |  |
| VIL | Input Voltage LOW | 0 | 0 | 0.4 | V |  |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input Voltage HIGH | 2.4 | 5.0 | 5.0 | V |  |
| $\mathrm{t}_{\mathrm{dCS}}$ | Delay to Chip Deselect |  | 1.0 |  | $\mu \mathrm{~s}$ |  |
| $\mathrm{trCS}^{\mathrm{CS}}$ | Chip Select Pulse Rise Time | 3.0 | 4.0 |  | $\mu \mathrm{~s}$ |  |
| $\mathrm{t}_{\mathrm{dAP}}$ | Delay to Chip Select Time | 0.2 | 1.0 |  | $\mu \mathrm{~s}$ |  |
| $\mathrm{t}_{\mathrm{fCS}}$ | Chip Select Pulse Fall Time | 0.1 | 0.1 | 1.0 | $\mu \mathrm{~s}$ |  |

## Programming Current-Pulse Train

| IIOP | Initial Current Pulse |  | 40.0 | 40.0 | mA | 80 mA may be applied when programming the 93Z564/93Z565 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOP(max) | Output Programming Current Limit | 155 | 160 | 165 | mA | Apply current pulse to selected output |
| VOP(max) | Output Programming Voltage Limit | 24 | 25 | 26 | V |  |
| $\mathrm{t}_{\text {RIOP }}$ | Programming Pulse Rise Time | 160 | 100 | 100 | $\mathrm{mA} / \mu \mathrm{s}$ |  |
| $\mathrm{t}_{\mathrm{dBP}}$ | Delay to Initial Programming Pulse | 2.0 | 3.0 |  | $\mu \mathrm{S}$ | $\mathrm{V}_{\text {CSP }}$ must be at minimum |
| $t_{\text {PW }}$ | Programming Pulse Widths | 8.0 | 9.0 | 10.0 | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{\text {flop }}$ | Programming Pulse Fall Time ${ }^{3}$ | 0.1 | 0.1 | . 02 | $\mu \mathrm{s}$ |  |
|  | Current Pulse Step Increase | 5.0 | 10.0 | 10.0 | mA |  |
| $\triangle I_{\text {OP }}$ | Duty Cycle for Programming Pulses | 10 | 50 | 50 | \% | Each successive pulse is increased by lop |

## Notes

[^35]Notes


## FAIRCHILD

A Schlumberger Company

## Description

The $93 Z 458$ and $93 Z 459$ are bipolar Field Programmable Logic Arrays (FPLAs) organized with 16 inputs, 48 product terms and eight outputs. The 16 inputs and their complements can be fuse linked to the inputs of 48 AND gates ( 48 product terms). Each of the 48 AND gates can be fuse linked to eight 48 -input OR gates (eight summing terms). Each output may be programmed active HIGH or active LOW. The devices are identical except for the output stage. The $93 Z 458$ has open-collector outputs; the $93 Z 459$ has three-state outputs. In either case, the outputs are enabled when CS is LOW.

- Commercial Address Access Time - $\mathbf{4 5}$ ns Max
- Military Address Access Time - 65 ns Max
- Fully Programmable Product Array, Summing Array and Output Polarity
- Available with Open collector (93Z458) or Three State (93Z459) Outputs


## Pin Names

| $\mathrm{A}_{0}-\mathrm{A}_{15}$ | Address Inputs |
| :--- | :--- |
| CS | Chip Select Input |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | Data Outputs |
| $\mathrm{V}_{\mathrm{P}}$ | Programming Pin |

Connection Diagram
28-Pin DIP (Top View)


## Note

The 28-pin Flatpak and the 28 -pin Leadless Chip Carrier have the same pinout (Connection Diagram) as the 28-pin DIP.

Logic Symbol

$V_{C C}=\operatorname{Pin} 28$
GND $=\operatorname{Pin} 14$

## 93Z458/93Z459

## Logic Diagram



## Functional Description

The $93 Z 458$ and $93 Z 459$ are bipolar Field Programmable Logic Arrays (FPLAs) organized 16 inputs by 48 product terms by eight outputs. OpenCollector outputs are provided on the $93 Z 458$ for use in wired-OR systems. The $93 Z 459$ has 3 -state outputs which provide active pull-ups when enabled and high output impedance when disabled. Chip Select for both devices is active LOW, i.e., a HIGH (logic " 1 ") on the $\overline{\mathrm{CS}}$ pin will disable all outputs.

The $93 Z 458$ and $93 Z 459$ both contain a test input line, two test product term lines and a test output line. These test fuses are accessed during both wafer sort and final test and used to assure high programmability and to guarantee DC parameters and AC performance.

The read function is identical to that of a conventional bipolar PLA. That is, a binary address is applied to inputs $A_{0}$ through $A_{15}$, the chip is selected, and the data is valid at the outputs after $t_{A A}$.

Programming is accomplished by following the sequence outlined in the Programming Specifications table.

Product Terms-P


## Logic Relationships

Input Term
$A_{n}$
$n=0, \ldots, 15$, one of 16 inputs
Product Term

$$
\begin{aligned}
& \mathrm{P}_{\mathrm{m}}=\pi_{0}^{15}\left(\mathrm{i}_{\mathrm{n}} \mathrm{~A}_{\mathrm{n}}+\mathrm{j}_{\mathrm{n}} \overline{\mathrm{~A}}_{n}\right) \quad \mathrm{m}=0, \ldots, 47 \text {, one of } 48 \text { product terms } \\
& \text { where: } \\
& \text { a) } i_{n}=j_{n}=1 \text { (both true and false programmed) } \\
& \text { b) } i_{n} \neq j_{n} \text { for programmed input (true or false line programmed) } \\
& \text { c) } i_{n}=j_{n}=0 \text { for Don't Care input (unprogrammed input) } \\
& \mathrm{F}_{\mathrm{r}}=\Sigma_{0}^{47} \mathrm{Pm} \quad r=0, \ldots, 7 \text {, the OR function of the } \\
& 48 \text { product terms }
\end{aligned}
$$

Summing Term
$\mathrm{S}_{\mathrm{r}}=\Sigma_{0}^{47} \mathrm{k}_{\mathrm{m}} \mathrm{P}_{\mathrm{m}} \quad$ where $\mathrm{k}_{\mathrm{m}}=0$ for product term inactive

$$
\mathrm{km}_{\mathrm{m}}=1 \text { for product term active }
$$

|  |  |  |  | Output |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Mode | CS | F $_{\mathbf{r}}$ | $\mathbf{S}_{\mathbf{r}}$ | Active HIGH | Active LOW |  |
| Read | L | H | L | L | $H$ |  |
|  | L | H | H | H | L |  |
|  | L | L | X | L | $H$ |  |
| Disable | $H$ | X | X | H (93Z458) | $H$ (93Z458) |  |
|  | $H$ | X | X | High-Z (93Z459) | High-Z (93Z459) |  |

$\mathrm{H}=\mathrm{HIGH}$ Voltage Levels
L = LOW Voltage Levels
X = Don't Care
By programming, the eight outputs of an FPLA can be made to relate to the 16 inputs as given by the following example:

$\mathrm{O}_{1}=\mathrm{A}_{0} \bar{A}_{6} A_{14}+\bar{A}_{2} \bar{A}_{15}+\underbrace{}_{$| $\bar{A}_{0} A_{1} \ldots A_{15}$ |
| :---: |
|  One Product Term  |
|  total  |
|  16 input terms max  |$}+\bar{A}_{8} A_{10} \bar{A}_{13}$


| One Output |
| :---: |
| 48 product terms max |

$O_{2}=A_{0} \bar{A}_{6} A_{14}+\bar{A}_{2} \bar{A}_{15}$
(Output polarity programmed, active HIGH)
$O_{7}=\overline{\left(\bar{A}_{8} A_{10} \overline{\mathrm{~A}}_{13}+\mathrm{A}_{4} \overline{\mathrm{~A}}_{7} \overline{\mathrm{~A}}_{9} \mathrm{~A}_{11} \overline{\mathrm{~A}}_{12}\right)}$
(Output polarity not programmed, active LOW)

## Programming

The $93 Z 458$ and $93 Z 459$ are delivered in an unprogrammed state, characterized by:

## - All vertical cells intact

- All 8 output buffers in active LOW state
- All outputs read HIGH

Programming and verifying the Product Matrix, the Summing Matrix, and the Output Polarity are outlined below.

## Program Product Matrix

In the initial unprogrammed state the 48 AND gates of the product matrix are not connected. Programming the vertical cell located by the selection of an input line, An, and the mth AND gate includes the input term in the logic expression for the mth AND gate. If all vertical cells were programmed, the resulting logic expression for the AND gates would be $\mathrm{A}_{0} \overline{\mathrm{~A}_{0}} \mathrm{~A}_{1} \overline{\mathrm{~A}_{1}} \ldots \mathrm{~A}_{15} \overline{\mathrm{~A}_{15}}$. In the unprogrammed state, the logic expression for each AND gate is " 1 ".

## - Program one input at a time.

- All unused inputs of programmed product terms are not required to be programmed.
- Inputs of unused product lines are not required to be programmed.
- Pin $18\left(0_{0}\right)$ is in the read mode (open collector). Care must be taken so that this pin is either left open, grounded, or loaded such that the current flowing into the pin does not exceed 16 mA .

1. Connect pin 14 (GND) to ground.
2. Connect pin $28\left(\mathrm{~V}_{\mathrm{CC}}\right)$ to 6.5 V .
3. Apply TTL levels to pins 10 through 13,15 , and 16 $\left(0_{7}\right.$ through $\left.\mathrm{O}_{2}\right)$ to address an on-chip 1-of-48 decoder to select the AND gate to be programmed ( $0_{7}=$ LSB and $\left.0_{2}=M S B\right)$.
4. Apply +12.0 V to all input pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ).
5. Apply the proper TTL level to an $A_{n}$ input pin as follows (program one input at a time):
a. If the product term to be programmed contains the input term $A_{n}$ (where $n=0$ through 15), lower the $A_{n}$ pin to a TTL LOW level.
b. If the product term to be programmed contains the input term $\overline{A_{n}}$, lower the $\overline{A_{n}}$ to a TTL HIGH level.
6. Connect pin $19(\overline{\mathrm{CS}})$ to 20 V .
7. Apply a programming current ramp to pin $1\left(\mathrm{~V}_{\mathrm{p}}\right)$ according to the Programming Specifications table.
8. Repeat steps 4 through 7 for each input of the selected product term.
9. Repeat steps 3 through 8 for all other product terms to be programmed.

## Verify Product Matrix

1. Connect pin 14 (GND) to ground.
2. Connect pin $28\left(\mathrm{~V}_{\mathrm{CC}}\right)$ to 6.5 V or $4.5 \mathrm{~V}^{1}$.
3. Connect pin $19(\overline{\mathrm{CS}})$ to a TTL HIGH level.
4. Apply TTL levels to pins 10 through 13,15 , and 16 $\left(0_{7}\right.$ through $\left.0_{2}\right)$ to address an on-chip 1-of-48 decoder to select the product line to be read ( $0_{7}=$ LSB and $\left.0_{2}=M S B\right)$.
5. Apply +12.0 V to all input pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ).
6. Test the state of the $A_{n}$ input as follows:
a. Lower the $A_{n}$ pin to a TTL HIGH level and sense the voltage on pin $18\left(\mathrm{O}_{0}\right)$.
b. Lower the $A_{n}$ pin to a TTL LOW level and sense the voltage on pin $18\left(\mathrm{O}_{0}\right)$.
7. The state of the $A_{n}$ input is determined as follows:

|  | $\mathbf{A}_{\mathbf{n}}=$ <br> TTL <br> HIGH | $\mathbf{A}_{\mathbf{n}}=$ <br> TTL <br> LOW | Condition of <br> $\mathbf{A}_{\mathbf{n}}$ for Selected <br> Product Term |
| :--- | :---: | :---: | :--- |
|  | H | H | Unprogrammed <br> Level at |
| Output 0 <br> (notes 2, <br> 3,4 ) | L | L | H |
| $\mathrm{A}_{n}$ in P-Term |  |  |  |
| $\mathrm{A}_{n}$ in P-Term |  |  |  |

8. Repeat steps 5 through 7 for each input of the selected product term.
9. Repeat steps 4 through 8 for all other product terms.

## Notes

1. When verifying each cell immediately after applying the current ramp, $\mathrm{V}_{\mathrm{CC}}$ can be held at 6.5 V .
The verification cycle (blank check or pattern check) must consist of two passes, one at $\mathrm{V}_{\mathrm{CC}}=6.5 \mathrm{~V}$, one at $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$.
2. $O_{0}$ in this mode functions as an open-collector output.
3. The table above is valid regardless of the polarity (active HIGH or active LOW) of $0_{0}$.
4. Pin $1\left(V_{P}\right)$ should be either floating or grounded.

## Program Summing Matrix

The inputs to the eight OR gates of the summing matrix are not connected in the unprogrammed state. Programming the vertical cell located by the selection of the mth AND gate and the nth summing line includes the product term $P_{m}$ (the term programmed into the mth AND gate) in the logic expression for the nth OR gate. The nth summing line is selected by the selection of the nth output buffer where $\mathrm{n}=0$ through seven. If all the cells in the OR matrix were programmed, the resulting logic expression (sum of products) for the OR gates would be $P_{0}+P_{1}+P_{2} \ldots+P_{47}$.

- Program one output pin at a time.
- All unused product lines are not required to be programmed.

1. Connect pin 14 (GND) to ground.
2. Connect pin $28\left(\mathrm{~V}_{\mathrm{CC}}\right)$ to 6.5 V .
3. Apply TTL levels to pins 4 through 9 ( $\mathrm{A}_{5}$ through $A_{0}$ ) to address an on-chip 1-of-48 decoder to select the AND gate to be programmed ( $\mathrm{A}_{0}=\mathrm{LSB}$ and $\mathrm{A}_{5}$ $=$ MSB).
4. Apply TTL HIGH level to pins 20 and 21 ( $\mathrm{A}_{15}$ and $\mathrm{A}_{14}$ ).
5. Connect the remaining input pins to +12.0 V .
6. Connect pin $19(\overline{\mathrm{CS}})$ to 20 V .
7. Apply a current ramp (see Programming Specifications table) at the pin of the output to be programmed. Other output pins should be either left open or tied to a TTL HIGH level.
8. Repeat for all outputs that are to be programmed.

## Verify Summing Matrix

1. Connect pin 14 (GND) to ground.
2. Connect pin $28\left(\mathrm{~V}_{\mathrm{CC}}\right)$ to 6.5 V or 4.5 V .
3. Connect pin 19 ( $\overline{\mathrm{CS}})$ to TTL LOW level.
4. Apply TTL levels to pins 4 through 9 ( $\mathrm{A}_{5}$ through $A_{0}$ ) to address an on-chip 1-of-48 decoder to select the AND gate to be verified ( $\mathrm{A}_{0}=\mathrm{LSB}$ and $\mathrm{A}_{5}$ = MSB).
5. Apply a TTL HIGH level to pins 20 and $22\left(\mathrm{~A}_{15}\right.$ and $A_{13}$ ).
6. Connect the remaining input pins to +12.0 V .
7. Sense the voltage on the output pin to be verified. The programming of the selected product line to the output line can be determined as follows:

| Output Reads (Note) | Vertical Cell |
| :---: | :--- |
| L | Unprogrammed (inactive) |
| $H$ | Programmed (active) |

## Note

The condition of the vertical cell can be determined from the table above regardless of the polarity (active HIGH or active LOW) of the output buffer being verified.
8. Repeat step 7 for all outputs to be verified.
9. Repeat for all product terms programmed.

## Program Output Polarity

The initial unprogrammed state of all eight output buffers is active LOW or inverting. To program an output buffer into the active HIGH or non-inverting state, follow the steps shown below:

- Program one output at a time.

1. Connect pin 14 (GND) to ground.
2. Connect pin $28\left(\mathrm{~V}_{\mathrm{CC}}\right)$ to 6.5 V .
3. Apply a TTL HIGH level to pins 4 through $9\left(A_{5}\right.$ through $\mathrm{A}_{0}$ ).
4. Apply a TTL HIGH level to pin $20\left(\mathrm{~A}_{15}\right)$.
5. Connect the remaining input pins to +12.0 V .
6. Connect pin $19(\overline{\mathrm{CS}})$ to 20 V .
7. Apply a programming current ramp (see Programming Specifications table) to the pin of the output to be programmed. Other output pins should be either left open or tied to a TTL HIGH level.

## Verify Output Polarity

1. Connect pin 14 (GND) to ground.
2. Connect pin $28\left(\mathrm{~V}_{\mathrm{CC}}\right)$ to 6.5 V or 4.5 V .
3. Connect pin $19(\overline{\mathrm{CS}})$ to a TTL LOW level.
4. Apply a TTL HIGH level to pins 4 through $9\left(A_{5}\right.$ through $\mathrm{A}_{0}$ ).
5. Apply a TTL HIGH level to pins 21 and $22\left(\mathrm{~A}_{14}\right.$ and $\mathrm{A}_{13}$ ).
6. Connect the remaining input pins to +12.0 V .
7. Sense the voltage on the pin of the output buffer to be verified. The condition of the output can be determined as follows:

| Output Reads | Output State |
| :---: | :--- |
| H | Active LOW |
| L | Active HIGH |

8. Repeat step 7 with $\mathrm{V}_{\mathrm{CC}}$ at the LOW $\mathrm{V}_{\mathrm{CC}}$ Read recommended value.

The table given below summarizes the full programming and verifying procedures.
Summary of Pin Voltages (Volts)

|  | Read | Program Product Matrix | Verify <br> Product Matrix | Program Summing Matrix | Verify Summing Matrix | Program Output Polarity | Verify Output Polarity |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin $1\left(V_{p}\right)$ | *** | ***** | *** | *** | *** | *** | *** |
| Pin $2\left(A_{7}\right)$ | TTL | 12.0* | 12.0* | 12.0 | 12.0 | 12.0 | 12.0 |
| $\operatorname{Pin} 3\left(A_{6}\right)$ | TTL | 12.0* | 12.0* | 12.0 | 12.0 | 12.0 | 12.0 |
| Pin 4 ( $\mathrm{A}_{5}$ ) | TTL | 12.0* | 12.0* | TTL | TTL | TTL HIGH | TTL HIGH |
| Pin $5\left(A_{4}\right)$ | TTL | 12.0* | 12.0* | TTL | TTL | TTLHIGH | TTL HIGH |
| $\operatorname{Pin} 6\left(A_{3}\right)$ | TTL | 12.0* | 12.0* | TTL | TTL | TTL HIGH | TTL HIGH |
| Pin $7\left(A_{2}\right)$ | TTL | 12.0* | 12.0* | TTL | TTL | TTL HIGH | TTL HIGH |
| Pin $8\left(A_{1}\right)$ | TTL | 12.0* | 12.0* | TTL | TTL | TTL HIGH | TTL HIGH |
| $\operatorname{Pin} 9\left(\mathrm{~A}_{0}\right)$ | TTL | 12.0* | 12.0* | TTL | TTL | TTL HIGH | TTL HIGH |
| Pin $10(07)$ | READ | TTL | TTL | **** | READ | **** | READ |
| Pin 11 (06) | READ | TTL | TTL | **** | READ | **** | READ |
| Pin $12\left(\mathrm{O}_{5}\right)$ | READ | TTL | TTL | **** | READ | **** | READ |
| Pin 13 (04) | READ | TTL | TTL | **** | READ | **** | READ |
| Pin 14 (GND) | GND | GND | GND | GND | GND | GND | GND |
| Pin $15\left(\mathrm{O}_{3}\right)$ | READ | TTL | TTL | **** | READ | **** | READ |
| Pin $16\left(\mathrm{O}_{2}\right)$ | READ | TTL | TTL | **** | READ | **** | READ |
| Pin $17\left(0_{1}\right)$ | READ | ** | ** | **** | READ | **** | READ |
| Pin $18(00)$ | READ |  | READ | **** | READ | **** | READ |
| Pin $19(\overline{\mathrm{CS}})$ | TTL LOW | 20.0 | TTL HIGH | 20.0 | TTL LOW | 20.0 | TTL LOW |
| Pin $20\left(A_{15}\right)$ | TTL | 12.0* | 12.0* | TTL HIGH | TTL HIGH | TTL HIGH | 12.0 |
| Pin $21\left(A_{14}\right)$ | TTL | 12.0* | 12.0* | TTL HIGH | 12.0 | 12.0 | TTL HIGH |
| Pin 22 ( $A_{13}$ ) | TTL | 12.0* | 12.0* | 12.0 | TTL HIGH | 12.0 | TTL HIGH |
| Pin $23\left(A_{12}\right)$ | TTL | 12.0* | 12.0* | 12.0 | 12.0 | 12.0 | 12.0 |
| Pin $24\left(A_{11}\right)$ | TTL | 12.0* | 12.0* | 12.0 | 12.0 | 12.0 | 12.0 |
| Pin 25 ( $\mathrm{A}_{10}$ ) | TTL | 12.0* | 12.0* | 12.0 | 12.0 | 12.0 | 12.0 |
| Pin 26 ( $\mathrm{A}_{9}$ ) | TTL | 12.0* | 12.0* | 12.0 | 12.0 | 12.0 | 12.0 |
| Pin 27 ( $\mathrm{A}_{8}$ ) | TTL | 12.0* | 12.0* | 12.0 | 12.0 | 12.0 | 12.0 |
| Pin 28 (Vcc) | 5.0 | 6.5 | 6.5 | 6.5 | 6.5 | 6.5 | 6.5 |

[^36]
## Product Matrix

Programming Timing Diagram


Output Polarity
Programming Timing Diagram


## Summing Matrix

Programming Timing Diagram


Note: Current Pulse programming may be used in place of Current Ramp programming. See pages 7-20 and 7-21

Programming Specifications (4)

| Symbol | Parameter | Min | Recommended <br> Value | Max | Units | Comments |
| :--- | :--- | :--- | :---: | :--- | :--- | :--- |

## Power Supply

| Vcc | Power Supply Voltage | 6.4 | 6.5 | 6.6 | V | Typical Icc at $6.5 \mathrm{~V}=250 \mathrm{~mA}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| trVcc | Power Supply Rise Time ${ }^{(3)}$ | 0.2 | 2.0 |  | $\mu \mathrm{s}$ |  |
| tfvce | Power Supply Fall Time | 0.2 | 2.0 |  | $\mu \mathrm{s}$ |  |
| ton | Vcc On Time | (1) |  |  |  | See Programming Timing Diagram |
| toff | Vcc Off Time | (2) |  |  |  |  |
|  | Duty Cycle for Vcc |  |  | 50 | \% | ton/(toff + ton) |

Programming Specifications (4) (Cont'd)

| Symbol | Parameter | Min | Recommended Value | Max | Units | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read Strobe |  |  |  |  |  |  |
| $\mathrm{t}_{\text {dRBP }}$ | Read Delay before Programming |  | 3.0 |  | $\mu \mathrm{S}$ | Initial Check |
| $t_{w}$ | Fuse Read Time |  | 1.0 |  | $\mu \mathrm{s}$ |  |
| $t_{d V c c}$ | Delay to Vcc Off |  | 1.0 |  | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{\text {dRAP }}$ | Delay to Read after Programming |  | 3.0 |  | $\mu \mathrm{s}$ | Verify |
| $V_{Z}$ | Input Level during Program \& Verify | 11.0 | 12.0 | 12.0 | V |  |

## Chip Select

| $V_{\text {CSP }}$ | Chip Select Programming Voltage | 19.5 | 20.0 | 20.5 | V |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CSP}}$ | Chip Select Program Current Limit | 175 | 180 | 185 | mA |  |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Voltage LOW | 0 | 0 | 0.4 | V |  |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input Voltage High | 2.4 | 5.0 | 5.0 | V |  |
| $\mathrm{t}_{\mathrm{dCS}}$ | Delay to Chip Deselect |  | 1.0 |  | $\mu \mathrm{~s}$ |  |
| $\mathrm{t}_{\mathrm{rCS}}$ | Chip Select Pulse Rise Time | 3.0 | 4.0 |  | $\mu \mathrm{~s}$ |  |
| $t_{\mathrm{dAP}}$ | Delay to Chip Select Time | 0.2 | 1.0 |  | $\mu \mathrm{~s}$ |  |
| $\mathrm{t}_{\mathrm{fCS}}$ | Chip Select Pulse Fall Time | 0.1 | 0.1 | 1.0 | $\mu \mathrm{~s}$ |  |

## Current Ramp

| $I_{\text {OPLP }}$ | Programming Current Linear Point |  | 10 | 20 | mA | Point after which the pro- <br> gramming current ramp <br> must rise at a linear slew rate |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{I}_{\mathrm{OP}(\max )}$ | Output Programming Current Point | 155 | 160 | 165 | mA | Apply current ramp to <br> selected output |
| $\mathrm{V}_{\mathrm{OP}(\max )}$ | Output Programming Voltage Limit | 24 | 25 | 26 | V |  |
| $\mathrm{SR}_{\mathrm{IOP}}$ | Current Slew Rate | 0.9 | 1.0 | 1.1 | $\mathrm{~mA} / \mu \mathrm{s}$ | Constant after Linear Point |
| $\mathrm{V}_{\mathrm{PS}}$ | Blow Sense Voltage | 0.7 |  |  | V |  |
| $\mathrm{t}_{\mathrm{dBP}}$ | Delay to Programming Ramp | 2.0 | 3.0 |  | $\mu \mathrm{~s}$ | $\mathrm{V}_{\mathrm{CSP}}$ must be at minimum <br> specification |
| $\mathrm{t}_{\mathrm{LP}}$ | Time to Reach Linear Point | 0.2 | 1.0 | 10 | $\mu \mathrm{~s}$ |  |
| $t_{\mathrm{SS}}$ | Program Sense Inhibit | 2.0 | 3.0 | 10 | $\mu \mathrm{~s}$ |  |
| $\mathrm{t}_{\mathrm{tP}}$ | Time to Program Fuse | 3.0 |  | 150 | $\mu \mathrm{~s}$ |  |
| $t_{\mathrm{hAP}}$ | Programming Ramp Hold Time | 1.4 | 1.5 | 1.6 | $\mu \mathrm{~s}$ | After fuse programs |
| $\mathrm{t}_{\mathrm{flOP}}$ | Program Ramp Fall Time |  | 0.1 | 0.2 | $\mu \mathrm{~s}$ |  |
| $t_{\text {SA }}$ | Time to Address Setup | 0.3 | 0.5 |  | $\mu \mathrm{~s}$ |  |

## Notes

1. Total time $V_{C C}$ is on to program fuse is equal to or greater than the sum of all the specified delays, pulse widths and rise/fall times.
2. TOFF is equal to or greater than $\mathrm{t}_{\mathrm{ON}}$.
3. Rise and fall times are from $10 \%$ to $90 \%$.
4. Reccommended programming temp. $T_{A}=+25^{\circ} \mathrm{C} \pm 10^{\circ} \mathrm{C}$.
$16 \times 48 \times 8$ FPLA Program Table

| Program Table Entries |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Variable |  |  | Output Function |  | Output Active Level |  |
| $A_{n}$ | $\bar{A}_{n}$ | Immaterial | Product Term Present in $\mathrm{Fr}_{r}$ | Product Term Not Present in $\mathrm{Fr}_{\mathrm{r}}$ | Active HIGH | Active LOW |
| H | L | - (dash) | A | - (period) | H | L |
| Note <br> Enter (-) for unused inputs of used P terms |  |  | Notes <br> 1) Entries independent of output polarity <br> 2) Enter ( A ) for unused outputs of used P terms |  | Notes <br> 1) Polarity prog <br> 2) Enter (L) for |  |


| Product Term ${ }^{\text {- }}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Active Level |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Input Variable |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| No. |  |  |  |  | 1 |  |  |  |  |  |  |  |  |  |  |  | Output Function* |  |  |  |  |  |  |  |
|  | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 10 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 11 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 12 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 13 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 14 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 15 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 16 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 17 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 18 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 19 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 20 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 21 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 22 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 23 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 24 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 25 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 26 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 27 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 28 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 29 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 30 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 31 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 32 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 33 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 34 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 35 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 36 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 37 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 38 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 39 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 40 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 41 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 42 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 43 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 44 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 45 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 46 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 47 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

- Input and Output fields of unused P -terms can be left blank

DC Performance Characteristics: Over guaranteed operating ranges unless otherwise noted

| Symbol | Characteristic | Min | Typ(1) | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIL | Input LOW Voltage |  |  | 0.8 | V | Guaranteed Input LOW Voltage for All Inputs |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | 2.0 |  |  | V | Guaranteed Input HIGH Voltage for All Inputs |
| VIC | Input Clamp Diode Voltage |  |  | -1.2 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{1} \mathrm{~N}=-18 \mathrm{~mA}$ |
| VoL | Output LOW Voltage |  | 0.30 | 0.45 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{IOL}=16 \mathrm{~mA}$ |
| VOH | Output HIGH Voltage (93Z459 only) | 2.4 |  |  | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{IOH}=-2.0 \mathrm{~mA}$ |
| IIL | Input LOW Current |  | -120 | -250 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IL }}=0.45 \mathrm{~V}$ |
| IH | Input HIGH Current |  |  | 40 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{1 \mathrm{H}}=2.4 \mathrm{~V}$ |
| 1 OHz | Output Leakage Current for High Impedance State (93Z459 only) |  |  | $\begin{array}{r} 50 \\ -50 \end{array}$ | $\mu \mathrm{A}$ | VOH $=2.4 \mathrm{~V}$ $\mathrm{VOL}=0.4 \mathrm{~V}$$\quad 0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |
| loHz | Output Leakage Current for High Impedance State (93Z459 only) |  |  | $\begin{array}{r} 100 \\ -100 \end{array}$ | $\mu \mathrm{A}$ | $\mathrm{VOH}=2.4 \mathrm{~V}$  <br> $\mathrm{VOL}=0.4 \mathrm{~V}$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| ICEX | Output Leakage Current (93Z458 only) |  |  | 50 | $\mu \mathrm{A}$ | $V_{C C}=5.25 \mathrm{~V}, \mathrm{~V}_{C E X}=4.95 \mathrm{~V}$ <br> $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ Chip Deselected |
| ICEX | Output Leakage Current (93Z458 only) |  |  | 150 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{C C}=5.5 \mathrm{~V}, \mathrm{VCEX}^{\circ}=5.2 \mathrm{~V} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \text { Chip Deselected } \end{aligned}$ |
| los | Output Short-Circuit Current (93Z459 only) | -15 | -35 | -90 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$, Note 2 |
| ICC | Power Supply Current |  |  | 170 | mA | $\mathrm{V}_{\text {cc }}=$ Max, Chip Selected, |
| CIN | Input Pin Capacitance ${ }^{(3)}$ |  | 4.0 |  | pF | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=2.0 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}, \overline{\mathrm{CS}}=\mathrm{V}_{1 \mathrm{H}}$ |
| $\mathrm{Co}_{0}$ | Output Pin Capacitance ${ }^{(3)}$ |  | 7.0 |  | pF | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.0 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}, \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IH}}$ |

## Commercial

AC Performance Characteristics: $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$

| Symbol | Characteristic | Max | Unit | Condition |
| :--- | :--- | :---: | :---: | :---: |
| $t_{A A}$ | Address to Output Access Time | 45 | ns | See AC Output Load |
| $t_{A C S}$ | Chip Select to Output Access Time | 30 | ns | See AC Output Load |
| $t_{C D}$ | Chip Select to Output Disable Time | 30 | ns | See AC Output Load |

## Military

AC Performance Characteristics: $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| Symbol | Characteristic | Max | Unit | Condition |
| :--- | :--- | :---: | :---: | :--- |
| $t_{A A}$ | Address to Output Access Time | 65 | ns | See AC Test Output Load |
| $t_{\text {ACS }}$ | Chip Select to Output Access Time | 30 | ns | See AC Test Output Load |
| $\mathrm{t}_{\mathrm{CD}}$ | Chip Select to Output Disable Time | 30 | ns | See AC Test Output Load |

1. Typical values are at $\mathrm{V}_{C \mathrm{C}}=5.0 \mathrm{~V}, T_{\mathrm{C}}=+25^{\circ} \mathrm{C}$ and maximum loading.
2. Not more than one output to be shorted at a time. Duration of the short circuit should not exceed one second.
3. These parameters are not $100 \%$ tested, but are checked during initial design and during design changes.

Fig. 1 AC Test Loads


Fig. 3 Read Mode Timing

*Includes jig and scope capacitance

Fig. 2 Chip Select Timing


## Ordering Information



FAIRCHILD
A Schlumberger Company

## Description

The FASTPLA 16P8B Series of high-performance bipolar programmable logic arrays provide 15 ns maximum propagation delays and are fully compatible with industry standard medium 20-pin PAL® devices. Designed to enhance the flexibility of the FAST family, FASTPLA 16P8B Series offers advanced architectural features including programmable output polarity, power-up reset, and power-up three-state. The devices are designed for full AC/DC testability and are manufactured with Fairchild's highly reliable Isoplanar-Z vertical-fuse technology.

- Extension of FAST Product Line
- 15 ns Maximum Propagation Delays ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )
- 180 mA Maximum Icc Current
- Fully Compatible with Medium 20-Pin PAL® Devices
- Individually Programmable Output Polarity
- Power-Up Reset and Three-State
- High Programming Yields Using Highly Reliable Vertical-Fuse Technology
- Complete AC/DC Testability
- Security Fuse to Prevent Unauthorized Duplication
- Available in 300-mil Plastic and Ceramic DIP, Ceramic LCC, and Flatpak Packages


## Connection Diagram

20-Pin DIP (Top View)


## Pin Names

| $\mathrm{I}_{0}-\mathrm{I}_{9}$ | Input |
| :--- | :--- |
| $\mathrm{O}_{0}, \mathrm{O}_{7}$ | Output |
| $\mathrm{I} / \mathrm{O}_{1}-\mathrm{I} / \mathrm{O}_{6}$ | Bi-Directional Output |

## Logic Symbol



[^37][^38]
## FASTPLA 16P8B Series Summary

|  |  | 16P8 | 16RP4 | 16RP6 | 16RP8 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INPUTS | Dedicated | 10 | 8 | 8 | 8 |
|  | Clock | - | 1 | 1 | 1 |
| LOGIC | 7-Wide AND/OR | 8 | 4 | 2 | - |
|  | 8-Wide AND/OR | - | 4 | 6 | 8 |
| OE | Individually Programmable | 8 | 4 | 2 | - |
|  | Dedicated | - | 4 | 6 | 8 |
| OUTPUTS | Programmable Polarity | 8 | 8 | 8 | 8 |
|  | Bi-Directional | 6 | 4 | 2 | - |
|  | Dedicated | 2 | - | - | - |
|  | Registered (with feedback) | - | 4 | 6 | 8 |

## 16P8 Functional Diagram



## 16P8 Functional Description

The FASTPLA 16P8B is a bipolar TTL programmable logic array (PLA) consisting of a programmable AND array feeding a fixed OR array. It is organized with 10 dedicated inputs, 2 dedicated outputs, and 6 bi-directional input/outputs as given in the family summary chart. Standard sum-of-products (SOP) form is equated at the output of the OR array as shown in the functional diagram. By use of the programmable output polarity feature, designs can be configured for 16L8 and 16 H 8 versions. Additionally, the output polarity can be individually programmed. Each output buffer is enabled by a dedicated active HIGH product term.

Initially all vertical fuse cells are unprogrammed. The unprogrammed output polarity fuses are equivalent to low impedance connections from the exclusive OR gate to ground. Hence, all outputs are initially active LOW. Once the polarity fuse is programmed, the output is permanently active HIGH.

At power-on, outputs remain in the high impedance state until DC power supply conditions are met, after which they are controlled by dedicated programmable enable product terms.

$$
\mathrm{C}=0^{\circ} \text { to }+75^{\circ} \mathrm{C} . \text { Case }
$$

Logic Diagram 16P8B


## 16RP4, 16RP6, 16RP8 Functional Diagram



## Functional Description

The FASTPLA 16RP4, 16RP6, 16RP8 are bipolar TTL programmable logic arrays (PLA) incorporating synchronous D-type registers at the output of the fixed OR array. The 16RP4, 16RP6 have both combinational output cells with feedback and programmable output enable, and sequential output cells with register feedback and dedicated output enable. The 16RP8 has eight sequential output cells with register feedback and dedicated output enable. Refer to the FASTPLA summary chart for the particulars of each device.

Standard sum-of-products (SOP) form is equated at the output of the OR array as shown in the functional diagram. Programmable output polarity gives the user more flexibility in design. Each output polarity may be individually defined active HIGH or active LOW.

At power-on, outputs remain in the high impedance state until DC power supply conditions are met, thereafter changing state according to the inputs (combinational cell) or output enable (sequential cell). At power on all
registers are initialized to a logical LOW, thereby setting all outputs to a logical HIGH. At the first LOW-to-HIGHtransition of the clock pulse, the output state will change according to the specified D-inputs. This power-on reset feature assures the user that the registers will begin clocking from a known state and hence simplifies sequential machine design and testing.

For testability, register preload is provided. It allows the user to individually preset the registers to either a HIGH or LOW level through the use of an 11 V control signal. This allows all states of a sequential design to be tested.

Initially all vertical fuse cells are unprogrammed. The outputs of the AND array are active HIGH true, thereby causing the outputs of the OR array to be HIGH true. All unprogrammed output polarity fuses are equivalent low impedance connections from the exclusive OR gate to ground. All combinational outputs read active LOW true and are enabled. Prior to the first LOW to HIGH clock transition, registered outputs read active HIGH true and are enabled according to the state of the OE pin.




## State of Delivery

- Programmability Verified
- All AND Gates are Active HIGH True
- All OR Outputs are Active HIGH True
- All Combinational Outputs are Enabled
- All Combinational Outputs are Active LOW True
- All Registered Outputs are Initialized Active HIGH True
- Security Fuse is Unprogrammed

Shown below are unprogrammed and programmed fuse map relationships:


$\mathbf{S}_{\mathrm{n}}=$ SUMMING OUTPUT
$P_{\mathrm{n}}=$ PRODUCT TERM
$F_{n}=$ EXCLUSIVE OR OUTPUT
$I_{n}=$ INPUT VARIABLE
$\mathbf{O}_{\mathbf{n}}=$ OUTPUT VARIBLE

* An ' X ' represents a low impedance connection.

Absolute Maximum Rating: Above which the useful life may be impaired ${ }^{1}$

Storage Temperature
Ambient Temperature Under Bias Junction Temperature Under Bias $V_{\text {Cc }}$ Pin Potential to Ground Pin Input Voltage ${ }^{2}$
Input Voltage Pin 1, Program Mode
Input Voltage Pin 11, Program Mode Input Voltage Pins 2, 12-19 ${ }^{7}$ Input Current 2 Input Current Pin 1, Program Mode Voltage Applied to Outputs (Async)
Voltage Applied to Outputs (Registered)
Current Applied to Outputs

$$
\begin{aligned}
& -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
& -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
& -55^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
& -1.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V} \\
& -1.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V} \\
& -1.5 \mathrm{~V} \text { to }+21.0 \mathrm{~V} \\
& -1.5 \mathrm{~V} \text { to }+12.0 \mathrm{~V} \\
& -1.5 \mathrm{~V} \text { to }+12.0 \mathrm{~V} \\
& -18.0 \mathrm{~mA} \text { to }+5.0 \mathrm{~mA} \\
& +160.0 \mathrm{~mA} \\
& -0.5 \mathrm{~V} \text { to } \mathrm{V} \text { CC } \max . \mathrm{V} \\
& -0.5 \mathrm{~V} \text { to } \mathrm{V} \mathrm{CC} \max . \mathrm{V} \\
& +100.0 \mathrm{~mA}
\end{aligned}
$$

DC Performance Characteristics: Over guaranteed operating ranges unless otherwise noted

| Symbol | Parameter | Min | Max | Units | $\mathrm{V}_{\text {cc }}{ }^{1}$ | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICC | Supply Current |  | 180 | mA | Max | All Inputs Equal 0.0 V Outputs Open |
| $\overline{V_{1 H^{2}}{ }^{2.3}}$ | Input HIGH Voltage | 2.0 |  | V | Max | Recognized as a HIGH Signal Over Recommended $V_{C C}$ and $T_{A}$ Range |
| $\overline{\mathrm{V}_{\text {IL }}}{ }^{2,3}$ | Input LOW Voltage |  | 0.8 | V | Max | Recognized as a LOW Signal Over Recommended $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{T}_{\mathrm{A}}$ Range |
| $V_{Z}$ | Control Voltage | 10.5 | 11.5 | V | Min |  |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Clamp Diode Voltage |  | -1.2 | V | Min | $\mathrm{I}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage Mil <br> Comm | $\begin{aligned} & 2.4 \\ & 2.7 \end{aligned}$ |  | V | Min | $\begin{aligned} \mathrm{V}_{\mathrm{IL}}= & 0.0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IH}}= & 3.0 \mathrm{~V} \\ \mathrm{I}_{\mathrm{OH}}= & -3.2 \mathrm{~mA} \mathrm{Comm} \\ & -2.0 \mathrm{~mA} \mathrm{Mil} \end{aligned}$ |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage |  | 0.5 | V | Min | $\begin{aligned} \mathrm{V}_{I L}= & 0.0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IH}}= & 3.0 \mathrm{~V} \\ \mathrm{I}_{\mathrm{OL}}= & 24 \mathrm{~mA} \mathrm{Comm} \\ & 20 \mathrm{~mA} \mathrm{Mil} \end{aligned}$ |
| $1{ }_{1+4}$ | Input HIGH Current |  | 25 | $\mu \mathrm{A}$ | Max | $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |
| $11^{4}$ | Input HIGH Current |  | 25 | $\mu \mathrm{A}$ | Max | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |
| $\mathrm{ILL}^{4}$ | Input LOW Current |  | -250 | $\mu \mathrm{A}$ | Max | $\mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ |
| $\mathrm{IOZH}^{4}$ | Output Leakage Current |  | 50 | $\mu \mathrm{A}$ | Max | $\mathrm{V}_{\text {OUT }}=2.7 \mathrm{~V}$ |
| lozt ${ }^{4}$ | Output Leakage Current |  | -50 | $\mu \mathrm{A}$ | Max | $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ |
| $\mathrm{los}^{5}$ | Output Short Circuit | -60 | -150 | mA | Max | $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |
| $\mathrm{Can}^{6}$ | Input Capacitance |  | 15 | pF |  | $\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| $\mathrm{COUT}^{6}$ | Output Capacitance |  | 15 | pF |  | $\mathrm{V}_{\mathbb{N}}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| $\mathrm{C}_{10}{ }^{6}$ | Bi-Directional Pin Cap. |  | 15 | pF |  | $\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |

AC Performance Characteristics: $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$ (com.), $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ (mil.), GND $=0 \mathrm{~V}$.

| Parameter | Description | Switch ${ }^{8}$ | Commercial |  | Military |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| $t_{\text {PD }}$ | Input or Feedback to Non-Registered Outputs | Open |  | 15 |  | 15 | ns |
| $t_{\text {Pzx }}{ }^{6}$ | Input to Output Enable $\underset{ }{\mathrm{ZH}}$ | Open Closed |  | 15 |  | 15 | ns |
| $t_{\text {pxz }}{ }^{6}$ | Input to Output Disable $\begin{array}{ll}\mathrm{HZ} \\ \mathrm{LZ}\end{array}$ | Open Closed |  | 15 |  | 15 | ns |
| tpzx | Pin 11 To Output Enable ZH <br> ZL | Open Closed |  | 12 |  | 15 | ns |
| $t_{\text {pxz }}$ | Pin 11 to Output Disable HZ LZ | Open Closed |  | 12 |  | 15 | ns |
| tco | Clock to Output | Open |  | 10 |  | 10 | ns |
| ${ }_{\text {tsu }}$ | Input or Feedback Setup Time |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{p}}$ | Clock Period |  | 20 |  | 25 |  | ns |
| $\mathrm{twL}^{9}$ | Clock Width LOW |  | 9 |  | 11 |  | ns |
| ${ }_{\text {twH }}{ }^{\text {a }}$ | Clock Width HIGH |  | 8 |  | 10 |  | ns |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Clock Frequency |  | 50 |  | 40 |  | MHz |

## Performance Characteristics Notes

1. Unless otherwise restricted or extended by detail specification.
2. Either input voltage or current limit sufficient to protect inputs.
3. These are absolute values with respect to pin 10 (device ground) and includes all overshoots due to system AND/OR tester noise.
4. I/O pin leakage is the worst case of $I_{\text {Ozx }}, I_{1 x}, X=H / L$.
5. For testing los, the use of HIGH speed test apparatus AND/OR sample and hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. For any sequence of parameter tests, I IOS tests should be performed last. Only one output should be shorted at a time.
6. These parameters are not $100 \%$ tested but are periodically sampled.
7. Preload/clear functions on registered outputs only. The output must be three-stated before $V_{z}$ may be applied.
8. See $A C$ test loads.
9. $\mathrm{t}_{\mathrm{WH}}+\mathrm{t}_{\mathrm{WL}} \geq 20 \mathrm{~ns}$ (com.), $\mathrm{t}_{\mathrm{WH}}+\mathrm{t}_{\mathrm{WL}} \geq 25 \mathrm{~ns}$ (mil.).

AC Test Loads

*INCLUDES JIG AND PROBE CAPACITANCE

## AC Waveforms



## Power-up Three-state

All outputs will be disabled when $\mathrm{V}_{\mathrm{CC}}$ is less than approximately $3.0 \mathrm{~V}\left(+25^{\circ} \mathrm{C}\right)$

${ }^{t_{Z U}}$ and $\mathrm{t}_{\mathrm{DZ}}$ are less than $0.1 \mu \mathrm{~s}$.

## Power-Up Reset

Two conditions are required to ensure a valid power-up reset:

1. $V_{C C}$ must rise to recommended DC value.
2. After reset, the clock input must be held LOW for time tsu before clocking.


## Preload of Registered Outputs for Testability

To preload a register to an active HIGH level, the following steps are required

1. Apply a logic HIGH level voltage to the output enable input (Pin 11) to three-state the device.
2. After the specified time ( $t_{x z}$ ) raise desired output pin to the control voltage level ( Vz ) and hold for the specified time ( $\mathrm{t}_{\mathrm{CLR}}$ ). (Register is set HIGH, output active LOW).


To preload all registers simultaneously to an active LOW level, the following steps are required:

1. Raise input Pin 2 to the control voltage ( Vz ) for the specified time ( $\mathrm{t}_{\text {set }}$ ). (All registers reset LOW, all outputs will be set active HIGH true).


## Programming

The FASTPLA 16P8B Series is programmed by applying a control signal to the Edit Enable pin (pin 11) and appropriate programming waveforms to the Fusing Supply (pin 1). Individual fuses are addressed by applying TTL levels to the row and column address inputs. The Edit Output pin (pin 12 open collector output) is active HIGH when the selected fuse has been programmed.

Programming Sequence*:

1. Connect pin 10 (GND) to Ground.
2. Connect pin $20\left(\mathrm{~V}_{\mathrm{CC}}\right)$ to 5.5 V .
3. Connect pin 11 (Edit Enable) to 11 V .
4. Connect pin 12 (Edit Output) to $\mathrm{V}_{\mathrm{CC}}$ through a $1-2 \mathrm{~K}$ resistor.
5. Connect pin 1 (Fusing Supply) to fusing current source.
6. Apply TTL levels to $\mathrm{C}_{0}-\mathrm{C}_{6}$ and $\mathrm{R}_{0}-\mathrm{R}_{5}$ to address desired vertical fuse cell.
7. Apply programming current pulse train to pin 1 reading pin 12 between pulses. Terminate the pulse train when pin 12 is TTL HIGH.
8. Repeat steps 6 and 7 for the next address.

Verification Sequence*:

1. Connect pin 10 (GND) to Ground.
2. Connect pin $20\left(\mathrm{~V}_{\mathrm{CC}}\right)$ to 5.5 V .
3. Connect pin 11 (Edit Enable) to 11 V .
4. Connect pin 12 (Edit Output) to $\mathrm{V}_{\mathrm{CC}}$ though a $1-2 \mathrm{~K}$ resistor.
5. Apply TTL levels to $\mathrm{C}_{0}-\mathrm{C}_{6}$ and $\mathrm{R}_{0}-\mathrm{R}_{5}$.
6. Read pin 12, TTL HIGH - programmed cell.

TTL LOW - unprogrammed cell.
*For additional information request Fairchild's complete programming algorithm specification.

## Security Fuse

The security fuse is initially unprogrammed to allow editing and programming of the device. When programmed, the security fuse disables the verification circuitry on the device, thereby protecting the design from unauthorized dupication. Programming is accomplished by following the sequence as outlined in the programming specifications table.

## Programming Timing Diagram



## Programming Specification Notes

1. Total time $V_{C C}$ is on to program cell is equal to or greater than the sum of all the specified delays, pulse width and rise/fall times
$t_{\text {off }} \geq t_{\text {on }}$
2. Rise \& fall times are from $10 \%$ to $90 \%$

[^39]

[^40]Ordering Information


## Packages

SD = Slim Ceramic DIP
F = Flatpak
$L=$ Leadless Chip Carrier
SP = Slim Plastic DIP
Temperature Ranges
$\mathrm{C}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
$M=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

## Optional Processing

QB $=$ Mil Std 883
Method 5004 \& 5005, Level B
QR $=$ Commercial Device with
160 Hour Burn in


## Package Availability

| Part Number | Side-Brazed | Cerdip | Plastic DIP | Leadless Chip Carrier | Cerpak |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ECL RAMs |  |  |  |  |  |
| F100145 | - | 6 Y | - | - | 4V |
| F100402 | - | 4 J | - | - | 3L |
| F100415 | - | 6D | - | - | 3 L |
| F100422 | - | 6 Y | - | - | 4V |
| F100474 | - | SH | - | - | SI |
| F10145A | - | 4 J | - | - | 3L |
| F10402 | - | 4 J | - | - | 3L |
| F10415 | - | 6D | - | - | 3L |
| F10422 | - | 6 Y | - | - | 4 V |
| F10474 | - | SH | - | - | SI |
| TTL RAMs |  |  |  |  |  |
| 93415 | - | 6 D | 9 B | - | 3 L |
| 93L415 | - | 6D | 9 B | - | 3L |
| 93422 | - | 6 S | 4K | 21 | 4 P |
| $93 \mathrm{L422}$ | - | 6 S | 4K | 21 | 4 P |
| 93425 | - | 6D | 9B | - | 3L |
| 93L425 | - | 6D | 9 B | - | 3L |
| 93425 H | - | 6D | 9 B | - | 3L |
| 93479 | - | 65 | - | - | - |
| MOS Static RAMs F1600 |  |  |  |  |  |
| F1600 | MB $M B$ | - | RB RA, RB | MC | - |
| ECL PROMs |  |  |  |  |  |
| F100Z416 | - | 6 D | - | - |  |
| F10Z416 | - | 6 D | - | - | 3 L |
| TTL PROMs |  |  |  |  |  |
| $93 Z 450$ | - | 7L, 4H | 9 N | 2 J | 4 P |
| $93 Z 451$ | - | 7L, 4H | 9 N | 2 J | 4 P |
| $93 Z 510$ | - | 7L, 4H | 9 N | 1 J | 4 X |
| $93 \mathrm{Z511}$ | - | 7L, 4H | 9 N | 1 J | 4 X |
| 937564 | 75 | - | - | 1 J | - |
| $93 Z 565$ | 75 | - | - | 1 J | - |
| $93 Z 611$ | SB | $7 \mathrm{~L}, 4 \mathrm{H}$ | RA | 2 J | 4 X |
| $93 \mathrm{Z667}$ | SB | - | - | - | - |
| TTL Programmable Logic |  |  |  |  |  |
| $93 Z 458$ | - | 8 S | 9 Y | 2 J | 2 E |
| $93 Z 459$ | - | 8 S | 9 Y | 2 J | 2E |
| 16P8B | - | 4E | 9 Z | SE | - |
| 16RP4B | - | 4E | 9 Z | SE | - |
| 16RP6B | - | 4E | 9 Z | SE | - |
| 16RP8B | - | 4E | 92 | SE | - |

## Package Outlines

## 4J 16-Pin Cerdip (.300)



## 6D 16-Pin Cerdip (.300)



## Notes

Pins are solder or tin-plated alloy 42 or equivalent
Pins are intended for insertion in hole rows on .300 (7.62) centers
They are purposely shipped with "positive" misalignment to facilitate insertion
Board drilling dimensions should equal your practice for $.030(0.76)$ inch diameter holes
Hermetically sealed alumina package
Package weight is 2.0 grams
Dimensions include glass over-run, misalignment, etc...
Minimum width .023 on corner pins Lead thickness and width may increase by .003 ( 0.08 ) when lead finish is applied.

## Notes

Pins are solder or tin-plated alloy 42 or equivalent
Pins are intended for insertion in hole rows on . 300 (7.62) centers
They are purposely shipped with "positive" misalignment to facilitate insertion
Board-drilling dimensions should equal your practice for . 030 (0.76) inch dia. holes
Hermetically sealed alumina package
Package weight is 2.2 grams
These dimensions include misalignment, glass over-run etc...
Lead thickness and width may increase by .003(0.08) when lead finish is applied.

[^41]
## Package Outlines

9B 16-Pin Plastic DIP (.300)


## 3L 16-Pin Cerpak



## Notes

Pins are solder or tin-plated alloy 42 or equivalent
Package material is plastic
Pins are intended for insertion in hole rows on .300 (7.63) centers
They are purposely shipped with
"positive" misalignment to facilitate insertion
Package weight is 1.0 gram
Package dimensions do not include permissible flash Lead thickness and width may increase by . 003 (0.08) when lead finish is applied

6

## Notes

Pins are solder or tin-plated alloy 42 or equivalent
Base and cap are black alumina
Package weight is 0.5 gram These dimensions include misalignment, glass over-run etc... Lead thickness and width may increase by $.003(0.08)$ when lead finish is applied

## Package Outlines

4E 20-Pin Cerdip (.300)


## Notes

Pins are solder or tin-plated alloy 42 or equivalent
Pins are intended for insertion in hole rows on . $\mathbf{3 0 0}$ (7.62) centers
They are purposely shipped with "positive" misalignment to facilitate insertion Board drilling dimensions should equal your practice tor .030 (0.76) inch diameter holes
Hermetically sealed alumina package
Package weight is 2.9 grams
These dimensions include misalignment glass over-run etc...
*The . 045 - . 030 dimension does not apply to the corner pins Lead thickness and width may increase by . 003 (0.07)
when lead finish is applied.


## $9 Z \quad$ 20-Pin Plastic DIP (.300)



## Notes

Pins are nickel plated and solder dipped copper (olin 195) Pins are intended for insertion in hole rows on . 300 (7.62) centers
They are purposely shipped with "positive" misalignment to facilitate insertion
Board drilling dimensions should equal your practice for .020" (0.51) diameter lead

Package weight is approximately 1.0 gram
Lead thickness and width may increase by .003 (0.07) when lead finish is applied


## Package Outlines

## SE 20-Pin Leadless Chip Carrier



## Notes <br> Chip carrier is $90 \%$ minimum alumina, black. <br> Lid is nickel/gold plated alloy 42 or equivalent.

Notes
Pins are Ni/Au plated alloy 42 or equivalent.
Package material is $90 \%$ min. alumina.
Cap is $\mathrm{Ni} / \mathrm{Au}$ plated kovar or equivalent.
Board drilling dimensions should equal your practice for $.030(0.76)$ diameter holes. Pins are intended for insertion in hole rows on .300 (7.62) centers.
Pins are purposely shipped with "positive" misalignment to facilitate insertion. Package weight is 2.05 grams.

## Package Outlines

## 6S/6S-S 22-Pin Cerdip (.400)



RB 22-Pin Plastic DIP (.300)


Notes
Pins are solder or tin-plated alloy 42
Pins are intended for insertion in hole rows on . 300 (7.62) centers
They are purposely shipped with
"positive" misalignment to facilitate insertion
Board drilling dimensions should equal your practice for .020" (0.51) diameter lead
Package weight is approximately 1.4 grams
Lead thickness and width may increase by . 003 (0.08) when lead finish is applied.


## Package Outlines

## 4K 22-Pin Plastic DIP (.400)



## Notes

Pins are solder or tin-plated alloy 42 or equivalent
Package material is plastic Pins are intended for insertion in hole rows on . 400 (10.16) centers They are purposely shipped with "positive" misalignment to facilitate insertion
Package weight is 2.1 grams
Package dimensions do not include permissible flash
Lead thickness and width may increase . 003 (0.08) when lead finish is applied

## MC 22-Pin Leadless Chip Carrier



## Notes

Chip carrier is $90 \%$ min. black
alumina
Cap is $\mathrm{Ni} /$ Au plated kovar or equivalent
Cavity size is $.214 \times .325(5.44 \times 8.26)$
Package weight is 0.60 gram

## Package Outlines

## SB 24-Pin Side-Brazed (.300)



## Notes

Pins are $\mathrm{Ni} /$ Au plated alloy 42 or equivalent
Package material is alumina, $90 \%$ min.
Lid is $\mathrm{Ni} / \mathrm{Au}$ plated kovar or equivalent
Board drilling dimensions should equal your practice for . 030 (0.76) diameter holes
Pins are intended for insertion in hol rows or .300 ( 7.62 ) centers
They are purposely shipped with "positive" misalignment to facilitate insertion
Lead angles $\propto 0^{\circ}-14^{\circ}$

$75 \quad$ 24-Pin Side-Brazed (.600)


## Package Outlines

4H 24-Pin Cerdip (.300)


6Y/SH 24-Pin Cerdip (.400)


## Notes

Pins are solder or tin-plated alloy 42 or equivalent
Hermetically sealed alumina package Pins are intended for insertion in hole rows on .400 (10.16) centers
They are purposely shipped with "positive" misalignment to facilitate insertion
Package weight is 6.0 grams
Board-drilling dimensions should equal your practice for . 030 ( 0.76 ) inch diameter holes
These dimensions include misaignment, glass over-run etc... Lead thickness and width may increase by .003 (0.08) when lead finish is applied

7L 24-Pin Cerdip (.600)


RA 24-Pin Plastic DIP (.300)


## Package Outlines

9N 24-Pin Plastic DIP (.600)


Pins are solder or tin-plated alloy
42 or equivalent
Package material is plastic Pins are intended for insertion in hole rows on .600 (15.24) centers They are purposely shipped with "positive" misalignment to facilitate insertion
Package weight is 3.5 grams
Package dimensions do not include permissible flash
Lead thickness and width may increase by . 003 (0.08) when lead finish is applied

21 24-Pin Leadless Chip Carrier


## Notes

Chip carrier is $90 \%$ min. alumina,
black
Cap os $\mathrm{Ni} /$ Au plated kovar or
equivalent
All edge notches (except corners) are gold plated to connect to bottom gold lead plating
Package weight is 0.75 gram

4P 24-Pin Cerpak (. 375 sq.)


## 4V/4Q/SI 24-Pin Quad Cerpak



## Notes

Pins are solder or tin-plated alloy 42 or equivaqlent
Package weight is 0.7 gram These dimensions include misalignment, glass over-run etc...
Lead thickness and width may increase by $.003(0.08)$ when lead finish is applied.

## Package Outlines




Notes
Pins are solder or tin-plated alloy 42 or equivalent
Base and cap are black alumina Package weight is 1.0 gram These diminsions include misalignment, glass over-run etc... Lead thickness and width may increase by .003 (0.08) when lead finish is applied
$85 \quad$ 28-Pin Cerdip (.600)


## Notes

Pins are solder or tin-plated alloy 42 or equivalent
Hermetically sealed alumina package
Pins are intended for insertion in hole
rows on $\mathbf{. 6 0 0}(15.24)$ centers
They are purposely shipped with "positive" misalignment to facilitate insertion
Board-drilling dimensions should equal your practice for $.030(0.76)$ inch diameter holes
Package weight is 8.6 grams
These dimensions include
misalignment, glass over-run etc...
Lead thickness and width may increase by $.003(0.08)$ when lead finish is applied


## Package Outlines

## 9Y 28-Pin Plastic DIP (.600)



## 2J 28-Pin Leadless Chip Carrier



## Notes

Chip carrier is $90 \%$ min. black
alumina
Cap is $\mathrm{Ni} /$ Au plated kovar or
equivalent
All edge notches (except corners) are gold plated to connect to bottom gold lead plating
Package weight is 2.7 grams

## Package Outlines

## 1J 28-Pin Leadless Chip Carrier



## Notes

Chip carrier is $90 \%$ min. alumina,
black
Cap is $\mathrm{Ni} / \mathrm{Au}$ plate kovar or equivalent All edge notches (except corners) are gold plated to connect to bottom gold lead plating
Package weight is 2.7 gram

## Notes

Pins are solder or tin-plated alloy 42 or equivalent
Base and cap are black alumina Package weight is 1.0 gram These dimensions include misalignment, glass over-run etc.. Lead thickness and width increase by .003 ( 0.08 ) when lead finish is applied
Product Index and Selection Guide 1
Quality Assurance and Reliability 2
ECLRAMs 3

| TTL RAMS | 4 |
| :---: | :---: |

MOS Static RAMS $=-505$
ECL PROMS $=-5$
TTL PROMS ..... 7
TTL Programmable Logic ..... 8
Ordering Information and Package Outlines ..... 9Field Sales Offices10

## Fairchild Semiconductor

## Authorized Distributors

## United States and Canada

## Alabama

Hamilton/Avnet Electronics
4940 Research Dr. N.W
Huntsville, Alabama 35805
Tel: 205-837-7210 TWX: 810-726-2162
Schweber Electronics
2227 Drake Avenue S.W.
Huntsville, Alabama 35805
Tel: 205-882-2200

## Arizona

Hamilton/Avnet Electronics
505 South Madison Drive
Tempe, Arizona 85281
Tel: 602-231-5100 TWX: 910-950-0077
Schweber Electronics
11049 N. 23rd Drive, Suite 100
Phoenix, Arizona 85029
Tel: 602-997-4874 TWX: 910-950-1174
Wyle Distribution Group
17855 N. Black Canyon Hwy.
Phoenix, Arizona 85023
Tel: 602-866-2888 TWX: 910-951-4282

## California

Arrow Electronics
19748 Dearborn Street
Chatsworth, California 91311
Tel: 818-701-7500 TWX: 910-493-2086
Arrow Electronics
30941 San Clemente Street
Hayward, California 94544
Tel: 415-487-4300
Arrow Electronics
9511 Ridge Haven Court
San Diego, California 92123
Tel: 619-565-4800 TWX: 910-335-1195
Arrow Electronics
521 Weddell Avenue
Sunnyvale, California 94086
Tel: 408-745-6600 TWX: 910-339-9371
Arrow Electronics
2961 Dow Avenue
Tustin, California 92680
Tel: 714-838-5422
Avnet Electronics
350 McCormick Avenue
Costa Mesa, California 92626
Tel: 714-754-6111 (Orange County)
213-558-2345 (Los Angeles)
TWX: 910-595-1928
Avnet Electronics
20501 Plummer Street
Chatsworth, California 91311
Tel: 818-883-0000

Schweber Electronics
21139 Victory Blvd.
Canoga Park, California 91303
Tel: 818-999-4702
Hamilton/Avnet Electronics 3170 Pullman Avenue
Costa Mesa, California 92626
Tel: 714-641-1850 TWX: 910-595-2638
Hamilton Electro Sales
10912 West Washington Blvd.
Culver City, California 90230
Tel: 213-558-2121 TWX: 910-340-6364
Hamilton/Avent Electronics 4103 North Gate BIvd.
Sacramento, California 95834
Tel: 916-920-3150
Hamilton/Avnet Electronics 4545 Viewridge Avenue
San Diego, California 92123
Tel: 619-571-7527 TWX: 910-335-1216
Hamilton/Avnet Electronics
1175 Bordeaux Drive
Sunnyvale, California 94086
Tel: 408-743-3355 TWX: 910-339-9332
Schweber Electronics
17822 Gillette Avenue
Irvine, California 92714
Tel: 714-863-0200
Schweber Electronics
90 East Tasman Drive
San Jose, California 95134
Tel: 408-946-7171 TWX: 910-338-2043
Sertech Laboratories** 3170 Pullman Dr.
Costa Mesa, California 92626
Tel: 714-754-0666
Wyle Distribution Group
26677 Agoura Road
Calabasas, California 91302
Tel: 818-880-9001
Wyle Distribution Group
124 Maryland Street
El Segundo, California 90245
Tel: 213-322-8100 TWX: 910-348-7140
Wyle Distribution Group
17872 Cowan Avenue
Irvine, California 92714
Tel: 714-863-9953 Telex: 910-595-1572
Wyle Distribution Group
Military Product Division
18910 Teller Avenue
Irvine, California 92715

Wyle Distribution Group 11151 Sun Center Drive Rancho Cordova, California 95670
Tel: 916-638-5282
Wyle Distribution Group 9525 Chesapeake
San Diego, California 92123
Tel: 619-565-9171 TWX: 910-335-1590
Wyle Distribution Group
3000 Bowers Avenue
Santa Clara, California 95051
Tel: 408-727-2500 TWX: 910-338-0541
Zeus Components, Inc.
1130 Hawk Circle
Anaheim, California 92807
Tel: 714-632-6880
Zeus Components, Inc.
3350 Scott Blvd., Bldg. 6402
Santa Clara, California 95051
Tel: 408-727-0714 TWX: 910-338-2121

## Colorado

Arrow Electronics
1390 S. Potomac Street, Suite 136
Aurora, Colorado 80012
Tel: 303-696-1111 TWX: 910-331-0552
Hamilton/Avnet Electronics
8765 E. Orchard Rd. Suite 708
Englewood, Colorado 80111
Tel: 303-740-1000 TWX: 910-935-0787
Wyle Distribution Group
451 East 124th Avenue
Thornton, Colorado 80241
Tel: 303-457-9953 TWX: 910-936-0770

## Connecticut

Arrow Electronics
12 Beaumont Road
Wallingford, Connecticut 06492
Tel: 203-265-7741 TWX: 710-476-0162

Hamilton/Avnet Electronics
Commerce Drive, Commerce Park
Danbury, Connecticut 06810
Tel: 203-797-2800 TWX: 710-546-9974
Schweber Electronics
Finance Drive
Commerce Industrial Park
Danbury, Connecticut 06810
Tel: 203-792-3500 TWX: 710-456-9405

## Florida

Arrow Electronics
350 Fairway Drive
Deerfield Beach, Florida 33441
Tel: 305-429-8200 TWX: 510-955-9456

## Fairchild Semiconductor

## Authorized Distributors

## United States and Canada

## Arrow Electronics

1530 Bottlebrush Dr. N.E.
Palm Bay, Florida 32905
Tel: 305-725-1480 TWX: 510-959-6337
Chip Supply**
7725 N. Orange Blossom Trail
Orlando, Florida 32810
Tel: 305-298-7100 TWX: 810-850-0103
Hamilton/Avnet Electronics 6801 N.W. 15th Way
Ft. Lauderdale, Florida 33309
Tel: 305-971-2900 TWX: 510-956-3097
Hamilton/Avnet Electronics
3197 Tech Drive, North
St. Petersburg, Florida 33702
Tel: 813-576-3930 TWX: 810-863-0374
Hamilton/Avnet Electronics
6947 University Blvd.
Winter Park, Florida 32792
Tel: 305-628-3888 TWX: 810-853-0322
Schweber Electronics
215 North Lake Blvd
Altamonte Springs, Florida 32701
Tel: 305-331-7555
Schweber Electronics
2830 North 28th Terrace
Hollywood, Florida 33020
Tel: 305-927-0511 TWX: 510-954-0304

## Georgia

Arrow Electronics
3155 Northwoods Pkwy
Suite A
Norcross, Georgia 30071
Tel: 404-449-8252 TWX: 810-766-0439
Hamilton/Avnet Electronics
5825-D Peachtree Corners East
Norcross, Georgia 30092
Tel: 404-447-7500 TWX: 810-766-0432
Schweber Electronics
2979 Pacific Drive, Suite E
Norcross, Georgia 30092
Tel: 404-449-9170

## Illinois

Arrow Electronics
2000 Algonquin Road
Schaumburg, Illinois 60195
Tel: 312-397-3440 TWX: 910-291-3544
Hamilton/Avnet Electronics
1130 Thorndale Avenue
Bensenville, Illinois 60106
Tel: 312-860-7780 TWX: 910-227-0060

## Schweber Electronics

904 Cambridge Avenue
Elk Grove Village, Illinois 60007
Tel: 312-364-3750 TWX: 910-222-3453

## Indiana

Arrow Electronics
2495 Directors Row
Suite H
Indianapolis, Indiana 46241
Tel: 317-243-9353 TWX: 810-341-3119
Hamilton/Avnet Electronics
485 Gradle Drive
Carmel, Indiana 46032
Tel: 317-844-9333 TWX: 810-260-3966

## lowa

Arrow Electronics
1930 St. Andrews N.E.
Cedar Rapids, Iowa 52402
Tel: 319-395-7230
Schweber Electronics
5270 N. Park Place N.E.
Cedar Rapids, Iowa 52402
Tel: 319-373-1417

## Kansas

Hamilton/Avnet Electronics 9219 Quivira Road
Overland Park, Kansas 66215
Tel: 913-888-8900 TWX: 910-743-0005
Schweber Electronics
10300 W. 103rd St., Suite 103
Overland Park, Kansas 66214
Tel: 913-492-2921

## Kentucky

Hamilton/Avnet Electronics
1051-D Newtown Pike
Lexington, Kentucky 40511

## Maryland

Arrow Electronics
8300 Guitford Road
Suite H, Rivers Center
Columbia, Maryland 21046
Tel: 301-995-0003 TWX: 710-236-9005
Hamilton/Avnet Electronics
6822 Oak Hall Lane
Columbia, Maryland 21045
Tel: 301-995-3500 TWX: 710-862-1861
Schweber Electronics
9330 Gaither Road
Gaithersburg, Maryland 20877
Tel: 301-840-5900 TWX: 710-828-9749

## Massachusetts

Arrow Electronics
One Arrow Drive
Woburn, Massachusetts 01801
Tel: 617-933-8130 TWX: 710-392-6770
Gerber Electronics
128 Carnegie Row
Norwood, Massachusetts 02062
Tel: 617-329-2400 TWX: 710-336-1987
Hamilton/Avnet Electronics
10-D Centennial Drive
Peabody, Massachusetts 01960
Tel: 617-531-7430 TWX: 710-393-0382
Schweber Electronics
25 Wiggins Avenue
Bedford, Massachusetts 01730
Tel: 617-275-5100 TWX: 710-326-0268
Sertech Laboratories**
10-B Centennial Drive
Peabody, Massachusetts 01960
Tel: 617-531-8673 TWX: 710-347-0223
Zeus Components, Inc.
25 Adams Street
Burlington, Massachusetts 01803
Tel: 617-273-0750 TWX: 710-332-0716

## Michigan

Arrow Electronics
755 Phoenix Drive
Ann Arbor, Michigan 48104
Tel: 313-971-8220 TWX: 810-223-6020
Arrow Electronics
3510 Roger B. Chafee, S.E.
Grand Rapids, Michigan 49508
Tel: 616-243-0912
Hamilton/Avnet Electronics
2215 29th Street S.E.
Space A5
Grand Rapids, Michigan 49508
Tel: 616-243-8805 TWX: 810-273-6921
Hamilton/Avnet Electronics
32487 Schoolcraft
Livonia, Michigan 48150
Tel: 313-522-4700 TWX: 810-242-8775
Schweber Electronics
12060 Hubbard Avenue
Livonia, Michigan 48150
Tel: 313-525-8100 TWX: 810-242-2983

[^42]
## Fairchild Semiconductor

## Authorized Distributors

## United States and Canada

## Minnesota

Arrow Electronics 5230 West 73rd Street
Edina, Minnesota 55435
Tel: 612-830-1800 TWX: 910-576-3125
Hamilton/Avnet Electronics
10300 Bren Road East
Minnetonka, Minnesota 55343
Tel: 612-932-0600 TWX: 910-576-2720
Schweber Electronics
7424 West 78th St.
Edina, Minnesota 55435
Tel: 612-941-5280 TWX: 910-576-3167

## Missouri

Arrow Electronics
2380 Schuetz Road
St. Louis, Missouri 63146
Tel: 314-567-6888 TWX: 910-764-0882
Hamilton/Avnet Electronics
13743 Shoreline Court, East
Earth City, Missouri 63045
Tel: 314-344-1200 TWX: 910-762-0684
Schweber Electronics
502 Earth City Expressway
Earth City, Missouri 63045
Tel: 314-739-0526

## New Hampshire

Arrow Electronics
1 Perimeter Road
Manchester, New Hampshire 03103
Tel: 603-668-6968 TWX: 710-220-1684
Hamilton/Avnet Electronics
444 E. Industrial Drive
Manchester, New Hampshire 03104
Tel: 603-624-9400
Schweber Electronics
Bedford Farms Building 2
Kilton and South River Roads
Manchester, New Hampshire 03102
Tel: 603-625-2250

## New Jersey

Arrow Electronics
6000 Lincoln Drive East
Mariton, New Jersey 08053
Tel: 609-596-8000 TWX: 710-897-0829
Arrow Electronics
2 Industrial Road
Fairfield, New Jersey 07006
Tel: 201-575-5300
Hamilton/Avnet Electronics
10 Industrial Road
Fairfield, New Jersey 07006
Tel: 201-575-3390 TWX: 710-734-4388

Hamilton/Avnet Electronics
\#1 Keystone Avenue
Cherry Hill, New Jersey 08003
Tel: 609-424-0100 TWX: 710-940-0262
Schweber Electronics
18 Madison Road
Fairfield, New Jersey 07006
Tel: 201-227-7880 TWX: 710-734-4305

## New Mexico

Arrow Electronics
2460 Alamo Avenue S.E.
Albuquerque, New Mexico 87106
Tel: 505-243-4566 TWX: 910-989-1679
Hamilton/Avnet Electronics
2524 Baylor Drive, S.E
Albuquerque, New Mexico 87106
Tel: 505-765-1500 TWX: 910-989-0614

## New York

Arrow Electronics
25 Hub Drive
Melville, New York 11747
Tel: 516-694-6800
TWX: 510-224-6155 \& 510-224-6126
Arrow Electronics
20 Oser Avenue
Hauppauge, New York 11787
Tel: 516-231-1000 TWX: 510-227-6623
Arrow Electronics
P.O. Box 370

7705 Maltiage Drive
Liverpool, New York 13088
Tel: 315-652-1000 TWX: 710-545-0230
Arrow Electronics
3375 Brighton-Henrietta
Town Line Road
Rochester, New York 14623
Tel: 716-275-0300 TWX: 510-253-4766
Hamilton/Avnet Electronics
933 Motor Parkway
Hauppauge, New York 11788
Tel: 516-231-9800 TWX: 510-224-6166
Hamilton/Avnet Electronics
333 Metro Park
Rochester, New York 14623
Tel: 716-475-9130 TWX: 510-253-5470
Hamilton/Avnet Electronics
103 Twin Oaks Drive
Syracuse, New York 13207
Tel: 315-437-2642 TWX: 710-541-1560
Schweber Electronics
Jericho Turnpike
Westbury, L.I., New York 11590
Tel: 516-334-7474 TWX: 510-222-3660

Schweber Electronics
3 Town Line Circle
Rochester, New York 14623
Tel: 716-424-2222
Summit Distributors, Inc.
916 Main Street
Buffalo, New York 14202
Tel: 716-884-3450 TWX: 710-522-1692
Zeus Components, Inc.
100 Midland Avenue
Port Chester, New York 10573
Tel: 914-937-7400 TWX: 710-567-1248
North Carolina
Arrow Electronics
5240 Greens Dairy Road
Raleigh, North Carolina 27604
Tel: 919-876-3132 TWX: 510-928-1856
Hamilton/Avnet Electronics
3510 Spring Forest Road
Raleigh, North Carolina 27604
Tel: 919-878-0819 TWX: 510-928-1836
Schweber Electronics
5285 North Blvd.
Raleigh, North Carolina 27604
Tel: 919-876-0000

## Ohio

Arrow Electronics
7620 McEwen Road
Centerville, Ohio 45459
Tel: 513-435-5563 TWX: 810-459-1611
Arrow Electronics
6238 Cochran Road
Solon, Ohio 44139
Tel: 216-248-3990 TWX: 810-427-9409
Hamilton/Avnet Electronics
954 Senate Drive
Dayton, Ohio 45459
Tel: 513-433-0610 TWX: 810-450-2531
Hamilton/Avnet Electronics
4588 Emery Industrial Parkway
Warrensville Heights, Ohio 44128
Tel: 216-831-3500 TWX: 810-427-9452
Hamilton/Avnet Electronics
777 Brooksedge Blvd.
Westerville, Ohio 43081
Tel: 614-882-7004
Schweber Electronics
23880 Commerce Park Road
Beachwood, Ohio 44122
Tel: 216-464-2970 TWX: 810-427-9441

## Fairchild Semiconductor

## Authorized Distributors

## United States and

 Canada
## Schweber Electronics

7865 Paragon Road
Dayton, Ohio 45459
Tel: 513-439-1800

## Oklahoma

Arrow Electronics
4719 S. Memorial
Tulsa, Oklahoma 74145
Tel: 918-665-7700
Schweber Electronics
4815 S. Sheridan Rd.
Tulsa, Oklahoma 74145
Tel: 918-622-8000

## Oregon

Arrow Electronics
10260 S.W. Nimbus
Suite M3
Tigard, Oregon 97223
Tel: 503-684-1690 TWX: 910-464-0007
Hamilton/Avnet Electronics
6024 S.W. Jean Road
Building C, Suite 10
Lake Oswego, Oregon 97034
Tel: 503-635-8157 TWX: 910-455-8179
Wyle Distribution
5250 N.E. Elam Young Parkway
Hillsboro, Oregon 97124
Tel: 503-640-6000

## PennsyIvania

Arrow Electronics
650 Seco Road
Monroeville, Pennsylvania 15146
Tel: 412-856-7000 TWX: 710-797-3894
Schweber Electronics
231 Gilbraltor
Horsham, Pennsylvania 19044
Tel: 215-441-0600 TWX: 510-665-6540

## Texas

Arrow Electronics
2227 W. Braker Lane
Austin, Texas 78758
Tel: 512-835-4180 TWX: 910-874-1348
Arrow Electronics
3220 Commander Drive
Carrollton, Texas 75006
Tel: 214-380-6464 TWX: 910-860-5377
Arrow Electronics
10899 Kinghurst, Suite 100
Houston, Texas 77099
Tel: 713̄-530-4700 TWX: 910-880-4439

Hamilton/Avnet Electronics
1807 West Braker Lane
Austin, Texas 78758
Tel: 512-837-8911 TWX: 910-874-1319
Hamilton/Avnet Electronics
8750 Westpark
Houston, Texas 77063
Tel: 713-780-1771 TWX: 910-881-5523
Hamilton/Avnet Electronics
2111 W. Walnut Hill Lane
Irving, Texas 75062
Tel: 214-659-4111 TWX: 910-860-5929
Schweber Electronics
6300 La Calma Drive
Suite 240
Austin, Texas 78752
Tel: 512-458-8253
Schweber Electronics
4202 Beltway Drive
Dallas, Texas 75234
Tel: 214-661-5010 TWX: 910-860-5493
Schweber Electronics
10625 Richmond, Suite 100
Houston, TExas 77042
Tel: 713-784-3600 TWX: 910-881-4836
Wyle Distribution Group
2120 West Braker Lane
Suite F
Austin, TExas 78758
Tel: 512-834-9957
Wyle Distribution Group
11001 S. Wilcrest, Suite 100
Houston, Texas 77099
Wyle Distribution Group 1810 N. Greenville
Richardson, Texas 75081
Tel: 214-235-9953
Zeus Components, Inc.
14001 Goldmark, Suite 250
Dallas, Texas 75240
Tel: 214-783-7010

## Utah

Arrow Electronics
1515 West 2200 South
Salt Lake City, Utah 84119
Tel: 801-972-0404
Hamilton/Avnet Electronics
1585 West 2100 South
Salt Lake City, Utah 84119
Tel: 801-972-2800 TWX: 910-925-4018

Wyle Distribution Group 1959 South 4130 West, Unit B Salt Lake City, Utah 84104
Tel: 801-974-9953

## Virginia

Arrow Electronics
8002 Discovery Drive
Richmond, Virginia 23285
Tel: 804-282-0413 TWX: 710-956-0169

## Washington

Arrow Electronics
14320 N.E. 21st Street
Bellevue, Washington 98005
Tel: 206-643-4800 TWX: 910-443-3033
Hamilton/Avnet Electronics
14212 N.E. 21st Street
Bellevue, Washington 98005
Tel: 206-453-5844 TWX: 910-443-2469
Wyle Distribution Group
1750 132nd Avenue N.E.
Bellevue, Washington 98005
Tel: 206-453-8300 TWX: 910-443-2526

## Wisconsin

Arrow Electronics
200 North Patrick Blvd.
Brookfield, Wisconsin 53005
Tel: 414-792-0150 TWX: 910-262-1193
Hamilton/Avnet Electronics
2975 South Moorland Road
New Berlin, Wisconsin 53151
Tel: 414-784-4510 TWX: 910-262-1182
Schweber Electronics
150 Sunnyslope Road, Suite 120
Brookfield, Wisconsin 53005
Tel: 414-784-9020

## Canada

Future Electronics Corporation 5809 MacLeod Trail S. Unit 109
Calgary, Alberta T240J9
Tel: 403-259-6437
Future Electronics, Inc.
82 St. Regis Crescent North
Downsview, Ontario, M3J 1Z3, Canada
Tel: 416-638-4771 TWX: 610-491-1470
Future Electronics, Inc.
Baxter Center
1050 Baxter Road
Ottawa, Ontario, K2C 3P2, Canada
Tel: 613-820-8313
**This distributor carries Fairchild die products only.

## Fairchild Semiconductor

## Authorized Distributors

## United States and Canada

Future Electronics Inc.
237 Hymus Blvd
Pointe Claire (Montreal),
Quebec, H9R 5C7, Canada
Tel: 514-694-7710 TWX: 610-421-3251
Future Electronics Corporation 3070 Kingsway
Vancouver B.C. B5R 5J7
Tel: 604-438-5545
Hamilton/Avnet Canada Ltd.
6845 Rexwood Road, Units 3-4-5 Mississauga, Ontario, L4V 1R2, Canada Tel: 416-677-7432 TWX: 610-492-8867

Hamilton/Avnet Canada Ltd
190 Colonnade Road
Nepean, Ontario, K2E 7J5, Canada
Tel: 613-226-1700 Telex: 0534-971
Hamilton/Avnet Canada Ltd
2795 Halpern Road
ST. Laurent, Quebec, H4S 1P8, Canada
Tel: 514-335-1000 TWX: 610-421-3731
Semad Electronics Ltd.
9045 Cote De Liesse
Suite 101
Dorval, Quebec, H9P 2M9, Canada
Tel: 514-636-4614 TWX: 610-422-3048

Semad Electronics Ltd.
864 Lady Ellen Place
Ottawa, Ontario, K1Z 5M2, Canada
Tel: 613-722-6571 TWX: 610-562-1923
Semad Electronics, Ltd
85 Spy Court
Markham, Ontario, L3R 4Z4, Canada
Tel: 416-475-8500 TWX: 610-492-2510

## Fairchild Semiconductor

Sales
Offices

United States and Canada

## Alabama

Huntsville Office
555 Sparkman Drive, Suite 1030
Huntsville, Alabama 35805
Tel: 205-837-8960

## Arizona

Phoenix Office
9201 North 25th Ave., Suite 215
Phoenix, Arizona 85021
Tel: 602-943-2100 TWX: 910-950-0199

## California

Auburn Office
320 Aeolia Drive
Auburn, California 95603
Tel: 916-823-6664
Costa Mesa Office
3505 Cadillac Avenue
Suite 0-104
Costa Mesa, California 92626
Tel: 714-241-5900 TWX: 910-595-1109

## Encino Office

Crocker Bank Bldg.
15760 Ventura Blvd., Suite 1027
Encino, California 91436
Tel: 818-990-9800 TWX: 910-495-1776
Cupertino Office
10400 Ridgeview Court
Cupertino, California 95014
Tel: 408-864-6200
San Diego Office
4355 Ruffin Road, Suite 100
San Diego, California 92123
Tel: 619-560-1332

## Colorado

Denver Office
10200 E. Girard, Suite 222, Bldg. B
Denver, Colorado 80231
Tel: 303-695-4927

## Connecticut

Woodbridge Office
131 Bradley Road
Woodbridge, Connecticut 06525
Tel: 203-397-5001

## Florida

Altamonte Springs Office
Crane's Roost Office Park
399 Whooping Loop
Altamonte Springs, Florida 32701
Tel: 305-834-7000 TWX: 810-850-0152
Deerfield Beach Office
450 Fairway Drive, Suite 107
Deerfield Beach, Florida 33441
Tel: 305-421-3000 TWX: 510-955-4098

## Georgia

Norcross Office
3220 Pointe Parkway, Suite 1200
Norcross, Georgia 30092
Tel: 404-441-2740 TWX: 810-766-4952

## Illinois

Itasca Office
500 Park Blvd., Suite 575
Itasca, Illinois 60143
Tel: 312-773-3133 TWX: 910-651-0120

## Indiana

Indianapolis Office
7202 N. Shadeland, Room 205
Castle Point
Indianapolis, Indiana 46250
Tel: 317-849-5412 TWX: 810-260-1793

## Iowa

Cedar Rapids Office
373 Collin Road N.E., Suite 200
Cedar Rapids, Iowa 52402
Tel: 319-395-0090

## Kansas

Overland Park Office
8600 West 110th Street, Suite 209
Overland Park, Kansas 66210
Tel: 913-451-8374
Wichita Office
2400 Woodlawn, Suite 221
Wichita, Kansas 67220
Tel: 316-687-1111 TWX: 710-826-9654

## Maryland

Columbia Office
10270 Old Columbia Rd., Suite A
Columbia, Maryland 21046
Tel: 301-381-2500 TWX: 710-826-9654

## Massachusetts

Waltham Office
1432 Main Street
Waltham, Massachusetts 02154
Tel: 617-890-4000

## Michigan

Farmington Hills Office
21999 Farmington Road
Farmington Hills, Michigan 48024
Tel: 313-478-7400 TWX: 810-242-2973

## Minnesota

Minneapolis Office
3600 W. 80th Street, Suite 590
Bloomington, Minnesota 55431
Tel: 612-835-3322 TWX: 910-576-2944

## New Jersey

New Jersey Office
783 Riverview Drive North
Totowa, New Jersey 07512
Tel: 201-256-9011

## New Mexico

Albuquerque Office
North Building
2900 Louisiana N.E. Suite D
Albuquerque, New Mexico 87110
Tel: 505-884-5601 TWX: 910-379-6435

## New York

Endwell Office
421 East Main STreet
Endicott, New York 13760
Tel: 607-757-0200
Fairport Office
815 Ayrault Road
Fairport, New York 14450
Tel: 716-223-7700
Hauppauge Office
300 Wheeler Road
Hauppauge, New York 11788
Tel: 516-348-0900 TWX: 510-221-2183
Poughkeepsie Office
19 Davis Avenue
Poughkeepsie, New York 12603
Tel: 914-473-5730 TWX: 510-248-0030

## North Carolina

Raleigh Office
5970-C Six Forks Road
Raleigh, North Carolina 27609
Tel: 919-848-2420

## Ohio

Clevland Office
6133 Rockside Road, Suite 407
Cleveland, Ohio 44131
Tel: 216-447-9700
Dayton Office
7250 Poe Avenue, Suite 260
Dayton, Ohio 45414
Tel: 513-890-5813 TWX: 810-459-1833

## Oregon

Portland Office
6600 S.W. 92nd Ave., Suite 27
Portland, Oregon 97223
Tel: 503-244-6020 TWX: 910-467-7842

## Pennsylvania

Willow Grove Office
Willow Wood Office Center
Suite 110
3901 Commerce Ave.
Willow Grove, Pennsylvania 19090
Tel: 215-657-2711

## Fairchild Semiconductor

## Sales Offices

## United States and Canada

## Texas

Austin Office
8240 Mopac Expressway, Suite 270
Austin, Texas 78759
Tel: 512-346-3990
Houston Office
9896 Bissonnet-2, Suite 470
Houston, Texas 77036
Tel: 713-771-3547 TWX: 910-881-8278
Richardson Office
1702 North Collins Blvd., Suite 101
Richardson, Texas 75081
Tel: 214-234-3811 TWX: 910-867-4824

## Utah

Salt Lake City Office
5282 S. 320 West, Suite D120
Murray, Utah 84107
Tel: 801-266-0773

| Washington | Fairtech Centers |
| :--- | :--- |
| Bellevue Office | 3505 Cadillac Avenue |
| 11911 N.E. First Street | Bldg. O |
| Suite 310 | Costa Mesa, California 92626 |
| Bellevue, Washington 98005 | Tel: 714-556-TECH |
| Tel: 206-455-3190 | 1432 Main Street |
| Canada | Waltham, Massachuesetts 02154 |
| Toronto Regional Office | Tel: 617-890-4000 |
| 2375 Steeles Avenue West, Suite 203 | 3600 W. 80th STreet |
| Downsview, Ontario M3J 3A8, Canada | Suite 590 |
| Tel: 416-665-5903 TWX: 610-491-1283 | Bloomington, Minnesota 55431 |
| Montreal Office | Tel: 612-333-TECH |
| 3675 Sources Blva. Suite 203 | 1702 Collins Blvd. |
| Dollard des Ormeaux | Suite 101 |
| Quebec H9B 2K4 Canada | Richardson Texas 75080 |
| Tel: 514-683-0883 | Tel: 214-234-3811 |
| Ottawa Office | 10400 Ridgeview Court |
| 148 Colonnade Road So., Unit 13 | Cupertino, California 95014 |
| Nepean, Ontario K2E 7J5 | Tel: 408-864-6200 |
| Tel: 613-226-8270 TWX: 610-562-1953 |  |

## hington

11911 N.E. First Street
Suite 310
Bellevue, Washington 98005

Toronto Regional Office
2375 Steeles Avenue West, Suite 203
Downsview, Ontario M3J 3A8, Canada

3675 Sources Blvd. Suite 203
Dollard des Ormeaux
Quebec H9B 2K4 Canada

148 Colonnade Road So., Unit 13
Tel: 613-226-8270 TWX: 610-562-1953

## Fairtech Centers

3505 Cadillac Avenue
Bldg. O

Tel: 714-556-TECH
1432 Main Street
Waltham, Massachuesetts 02154
Tel: 617-890-4000
3600 W. 80th STreet
Suite 590

Tel: 612-333-TECH
1702 Collins BIvd

Richardson Texas 75080
Tel. 214-234-3811

Cupertino, California 95014
Tel: 408-864-6200

## Fairchild <br> Semiconductor

## Sales <br> Offices

## International

## Australia

Fairchild Australia Pty Ltd
Suite 1, First Floor
366 White Horse Road
Nunawading, Victoria 3131
Tel: 3-877-5444 Telex: 36496

## Austria and Eastern Europe

Fairchild Electronics GMBH
A-1120 Wien
Meldinger Haupstrasse 46
Austria
Tel: 43-222-858682 Telex: 115096

## Brazil

Fairchild Semiconductores Ltda.
Caixa Postal 30407
Rua Alagoas, 663
01242 Sao Paulo, Brazil
Tel: 66-9092 Telex: 011-23831
Cable: FAIRLEC
Fairchild Semiconductor Ltd.
Rua Oswaldo Cruz, 505
Caixa Postal 948
13100 Campinas SP Brazil
Tel: 55-192-416655
55-192-416434

## England

Fairchild Semiconductor
230 High Street
Potters Bar
Herts, England EN6 5BU

## France

Fairchild Camera \& Instrument S.A.
12Place Des Etats-Unis
F-92120 Montrouge
France
Tel: 1-4746-6161 Telex: 201893F

## Germany

Fairchild Camera and Instrument GmBH
Daimlerstrasse 15
8046 Garching Hochbruck
Munich, Germany
Tel: (089)320031 Telex: 524831 fair d
Fairchild Camera and Instrument GmBH
Oeltzenstrasse 15
3000 Hannover
W. Germany

Tel: 051117844 Telex: 0922922
Fairchild Camera and Instrument GmBH
Poststrasse 37
7251 Leonberg
W. Germany

Tel: 0715241026 Telex: 07245711

Fairchild Camera \& Instrument
(Deutschland) GMBH
Frachtentrum
Gebauede 458, Zimmer 2194
D-6000 Frankfurt Main 75
Germany
Tel: 49-611-6905613 Telex: 0411829

## Holland

Fairchild Semiconductor
Ruysdaelbaan 35
5613 Dx Eindhoven
The Netherlands
Tel: 00-31-40-446909 Telex: 00-1451024

## Hong Kong

Fairchild Semiconductor Products
12th Floor, Austin Towre, 22-26A
Austin Avenue, Tsimshatsui
Kowloon, Hong Kong
Tel: 3-440233 Telex: 11780-73531
Fairchild Semiconductor (HK) Ltd.
5/F-6/F, San Miguel BIdg.
9-11, Shing Wan Road
Tai Wai, Shatin
NT Hong Kong
Tel: 852-0-6055311 Telex: 852050511

## Italy

Fairchild Semiconducttori, S.P.A.
Viale Corsica 7
20133 Milan, Italy
Tel: 39-2-749-1271 TWX: CORPHQ.MOLN
Fairchild Semiconducttori S.P.A.
Viale Corsica 7
20133 Milano, Italy
Tel: 296001-5 Telex: 843-330522

## Japan

Nippon Fairchild K.K.
7th Floor Pola Shibuya BIdg
15-21 Shibuya 1-Choma Shibuya-Ku
Tokyo 150, Japan
Tel: 81-3-4008351 Telex: CORPHQ.TFCD
Fairchild Japan Corporation
Yotsubashi Chuo BIdg.
1-4-26, Shinmachi
Nishi-Ku, Osaka 550, Japan
Tel: 06-541-6138/9

## Korea

Fairchild Semiconductor Korea Ltd.
219-6 Karibong-Dong
Kuro-Ku
Seoul, Korea 150-06
Kuro P.O. Box 37
Tel: 82-2-8641261 or 82-2-8642411
Telex: 78723670 (FAIRKOR)
TWX: KORA
(mailing address)
Central P.O. Box 2806

## Mexico

Fairchild Mexicana S.A.
Blvd. Adolofo L opez Meteos No. 163
Mexico 19, D.F.
Tel: 905-563-5411 Telex: 017-71-038

## Scandinavia

Fairchild Semiconductor AB
Svartengsgatan 6
S-11620 Stockholm
Sweden
Tel: 8-449255 Telex: 17759

## Singapore

Fairchild Singapore Pty. Ltd.
No. 11, Lorong 3
Toa Payoh, Singapore 12
Republic of Singapore
Tel: 65-253-1066

## Switzerland

Fairchild Camera \& Instrument
(Deutshland) GMBH
Baumackerstr. 46
CH-8050 Zurich
Schweiz
Tel: 41-1-3114230 Telex: 58311

## Taiwan

Fairchild Semiconductor Ltd.
Hsietsu Bldg., Room 502
47 Chung Shan North Road
Sec. 3 Taipei, Taiwan
Tel: 573205 thru 573207

## United Kingdom

Fairchild Camera and Instrument Ltd.
Semiconductor Division
230 High Street
Potters Bar
Hertfordshire EN6 5BU
England
Tel: 070751111 Telex: 262835

Fairchild cannot assume responsibility for use of any circuitry described other than circuitry embodied in a Fairchild product. No other circuit patent licenses are implied.

Fairchild reserves the right to make changes in the circuitry or specifications at any time without notice.

Manufactured under one or more of the following U.S. Patents: $3,586,922,3,590,274,3,639,781,3,648,125$;
other patents pending.


[^0]:    1. The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
    2. Unless specified otherwise on individual data sheet.
[^1]:    Note that this diagram is provided for understanding of logic operation only. It should not be used for evaluation of propagation delays as many internal functions are achieved more efficiently than indicated.

[^2]:    1. The maximum address access time is guaranteed to be the worst case bit in memory using a pseudo random testing pattern.
[^3]:    $V_{c c}=\operatorname{Pin} 16$
    $V_{E E}=\operatorname{Pin} 8$

[^4]:    *See Family Characteristics for other dc specifications.

[^5]:    $V_{c c}=\operatorname{Pin} 16$
    $V_{E E}=\operatorname{Pin} 8$

[^6]:    $\mathrm{H}=\mathrm{HIGH}$ Voltage Levels $=-0.9 \mathrm{~V}($ Nominal $)$
    $\mathrm{L}=\mathrm{LOW}$ Voltage Levels $=-1.7 \mathrm{~V}$ (Nominal)
    X = Don't Care
    Data $=$ Previously stored data

[^7]:    1. See Family Characteristics for other dc specifications.
    2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
    3. $t_{W}$ measured at $t_{W S A}=M i n, t_{W S A}$ measured at $t_{W}=M i n$.
[^8]:    Packages and Outlines (See Section 9)
    D = Ceramic DIP
    F = Flatpak

    Temperature Range
    $\mathrm{C}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, Case
    Optional Processing
    QR = 160 Hour Burn In or Equivalent

[^9]:    Each bit has independent $\overline{B S}, D$, and $O$, but all have common $\overline{W E}$ $H=H I G H$ Voltage Levels $=-0.9 \mathrm{~V}$ (Nominal)
    $\mathrm{L}=\mathrm{LOW}$ Voitage Levels $=-1.7 \mathrm{~V}$ (Nominal)
    $\mathrm{X}=$ Don't Care
    Data $=$ Previously stored data

[^10]:    $\mathrm{V}_{\mathrm{CC}}=\operatorname{Pin} 6(9)$
    $V_{C C A}=\operatorname{Pin} 7(10)$
    $\mathrm{V}_{\mathrm{EE}}=\operatorname{Pin} 18$ (21)
    ( ) = Flatpak

[^11]:    $\mathrm{H}=\mathrm{HIGH}$ Voltage Levels $=-0.9 \mathrm{~V}$ (Nominal)
    $\mathrm{L}=\mathrm{LOW}$ Voltage Levels $=-1.7 \mathrm{~V}$ (Nominal)
    X = Don't Care
    Data $=$ Previously stored data

[^12]:    $V_{C C}=\operatorname{Pin} 16$
    $V_{E E}=\operatorname{Pin} 8$

[^13]:    *See Family Characteristic for other dc specifications.

[^14]:    $$
    \begin{aligned}
    & V_{C C}=\operatorname{Pin} 16 \\
    & V_{E E}=\operatorname{Pin} 8
    \end{aligned}
    $$

[^15]:    $\mathrm{H}=\mathrm{HIGH}$ Voltage Levels $=-0.9 \mathrm{~V}$ (Nominal $)$
    $\mathrm{L}=$ LOW Voltage Levels $=-1.7 \mathrm{~V}$ (Nominal)
    $X=$ Don't Care
    Data $=$ Previously stored data

[^16]:    1. See Family Characteristics for other dc specifications.
    2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
    3. Tw measured at $t w S A=$ Min, $t w S A$ measured at $t w=\operatorname{Min}$.
[^17]:    $V_{C C}=\operatorname{Pin} 24$
    $V_{C C A}=P$ in 1
    $V_{E E}=\operatorname{Pin} 12$
    ( ) = Flatpak

[^18]:    1. See Family Characteristics for other dc specifications.
    2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
    3. $t_{W}$ measured at $t_{W S A}=M i n, t_{W S A}$ measured at $t_{W}=M i n$.
[^19]:    $V_{C C}=\operatorname{Pin} 24$
    $V_{C C A}=\operatorname{Pin} 1$
    $\mathrm{V}_{\mathrm{EE}}=\operatorname{Pin} 12$
    $N C=\operatorname{Pin} 10$

[^20]:    Notes on preceding page

[^21]:    1. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} . \mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$ and maximum loading.
    2. The maximum address access time is guaranteed to be the worst
    3. Short circuit to ground not to exceed one second.
    4. $t_{W}$ measured at $t_{W S A}=M i n . t_{W S A}$ measured at $t_{W}=M i n$.
    5. Static condition only.
[^22]:    Notes on preceding page

[^23]:    Notes on preceding page

[^24]:    Notes on page 4-27

[^25]:    $\mathrm{H}=\mathrm{HIGH}$ Voltage Level ( 2.4 V )
    $\mathrm{L}=$ LOW Voltage Level (. 5 V )
    X = Don't Care (HIGH or LOW)
    HIGH Z = High Impedance State

[^26]:    Notes on preceding page

[^27]:    1. The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes. additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
    2. Unless specified otherwise on individual data sheet.
[^28]:    Note: Consult factory for ordering information.

[^29]:    Note
    The Flatpak version has the same pinout (Connection Diagram) as the
    Dual In-line Package.

[^30]:    1. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$.
    2. Not more than one output to be shorted at a time. Duration of the short circuit should not exceed one second.
[^31]:    $\mathrm{V}_{\mathrm{CC}}=\operatorname{Pin} 24$
    $\mathrm{GND}=\operatorname{Pin} 12$

[^32]:    1. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$.
    2. Not more than one output to be shorted at a time. Duration of the short circuit should not exceed one second.
[^33]:    $V_{C C}=\operatorname{Pin} 24$
    GND $=\operatorname{Pin} 12$

[^34]:    $V_{c c}=\operatorname{Pin} 24$
    GND $=\operatorname{Pin} 12$

[^35]:    1. Total time $V_{C c}$ is on to program fuse is equal to or greater than the sum
    2. Recommended programming temp. $\mathrm{T}^{\mathrm{C}}=+25^{\circ} \mathrm{C} \pm 10^{\circ} \mathrm{C}$. of all the specified delays, pulse widths and rise/fall times.
    3. Proceed to next address after read strobe indicates programmed cell.
    4. toff is equal to or greater than ton.
    5. Rise and fall times are from $10 \%$ to $90 \%$.
[^36]:    *For selection of input apply TTL HIGH or TTL LOW
    **Left open or TTL HIGH
    ***Left open or grounded
    ****Left open, TTL HIGH, or programming current ramp
    *****Programming current ramp

[^37]:    $V_{C C}=\operatorname{pin} 20$
    GND $=\operatorname{pin} 10$

[^38]:    ${ }^{\bullet}$ PAL is a registered trademark of Monolithic Memories Inc.

[^39]:    4. Recommended programming temperature, $t_{p}=+25^{\circ} \mathrm{C} \pm 10^{\circ} \mathrm{C}$
    5. Proceed to next address after pin 12 indicates a programmed cell
    6. Return to input and/or output function when address is invalid
    7. Does not include rise and fall times
[^40]:    See Notes on Page 15

[^41]:    All dimensions is inches bold and millimeters (parentheses)

[^42]:    **This distributor carries Fairchild die products only.

