

Memory Data Book

1986 JAN 14.





A Schlumberger Company

Memory Data Book

Memory and High Speed Logic

1986 JAN 14

© 1985 Fairchild Camera and Instrument Corporation Memory and High Speed Logic P.O. Box 5000 M/S 7513 Puyallup, WA 98373 206/841-6000 TWX 310 499 4425

.

Table of Contents

Chapter 1	Product Index, Selection Guide, and Cross Reference	
Product Inc	dex	1-3
Selection G	auide	1-5
Cross Refe	rence	1-6
Chapter 2	Quality Assurance and Reliability	
Introductio	n	2-5
Incoming C	Quality Inspection	2-5
Process Qu	uality Control	2-5
Quality Ass	surance	2-8
Reliability		2-9
Chapter 3	ECL RAMs	3-3
Chapter 4	TTL RAMs	4-3
Chapter 5	MOS STATIC RAMS	5-3
Chapter 6	ECL PROMs	6-3
Chapter 7	TTL PROMs	
Data Sheet	s	7-4
Isoplanar-7	7	7-16
isoplanar-7	- 7 Programming	7-18
		1 10
Chapter 8	TTL Programmable Logic	8-3
Chapter 9	Package Outlines	9-3
Chapter 10	Field Sales Offices and Distributor Locations	10-3

.



... ...

Numerical Index of Devices

		Page
F100K Series	3 ECL	
DC Family	Electrical Specifications	3-3, 6-3
F100145	16 x 4-Bit Register File (RAM)	3-6
F100402	16 x 4-Bit Register File (RAM)	3-12
F100415	1024 x 1-Bit Static RAM	3-16
F100Z416	256 x 4-Bit PROM — Isoplanar-Z Fuse	6-6
F100422	256 x 4-Bit Static RAM	3-22
F100474	1024 x 4-Bit Static RAM	3-27
F100480	16,384 x 1-Bit Static RAM	3-29
F10K Series	ECL	
DC Family	Electrical Specifications	3-5, 6-5
F10145A	16 x 4-Bit Register File (RAM)	3-31
F10402	16 x 4-Bit Register File (RAM)	3-35
F10415	1024 x 1-Bit Static RAM	3-39
F10Z416	256 x 4-Bit PROM — Isoplanar-Z Fuse	6-8
F10422	256 x 4-Bit Static RAM	3-45
F10474	1024 x 4-Bit Static RAM	3-50
F10480	16,384 x 1-Bit Static RAM	3-52
93xxx Series	TTL	
TTL Family	Electrical Specifications	4-3, 7-3
93415	1024 x 1-Bit Static RAM — Open Collector	4-5
93L415	1024 x 1-Bit Static RAM — Low Power, Open Collector	4-5
93422	256 x 4-Bit Static RAM — Three State	4-13
93L422	256 x 4-Bit Static RAM — Low Power, Three State	4-19
93425	1024 x 1-Bit Static RAM — Three State	4-25
93425H	1024 x 1-Bit Static RAM — High Speed, Three State	4-33
93L425	1024 x 1-Bit Static RAM — Low Power, Three State	4-25
93Z450	1024 x 8-Bit PROM — Isoplanar-Z Fuse, Open Collector	7-4
93Z451	1024 x 8-Bit PROM — Isoplanar-Z Fuse, Three State	7-4
93Z458	16 x 48 x 8 FPLA — Isoplanar-Z Fuse, Open Collector	8-3
93Z459	16 x 48 x 8 FPLA — Isoplanar-Z Fuse, Three State	8-3
93479	256 x 9-Bit Static RAM — Three State	4-39
93Z510	2048 x 8-Bit PROM — Isoplanar-Z Fuse, Open Collector	7-8
93Z511	2048 x 8-Bit PROM — Isoplanar-Z Fuse, Three State	7-8
93Z564	8196 x 8-Bit PROM — Isoplanar-Z Fuse, Open Collector	7-12
93Z565	8196 x 8-Bit PROM — Isoplanar-Z Fuse, Three State	7-12
MOS Static F	AM	
F1600	65,536 x 1-Bit Static RAM	5-3
F1600	65,536 x 1-Bit Static RAM, Military Temperature Range	5-11
F1601	65,536 x 1-Bit Static RAM, Data Retention Version	5-18

Selection Guide

	Device	Page
F100K RAMs		
16 x 4-Bit Register File (RAM) 16 x 4-Bit Register File (RAM) 1024 x 1-Bit RAM 256 x 4-Bit RAM 1024 x 1-Bit RAM 1024 x 1-Bit RAM 1034 x 1-Bit RAM	F100145 F100402 F100415 F100422 F100474 F100474	3-6 3-12 3-16 3-22 3-27 3-29
F10K RAMs		
16 x 4-Bit Register File (RAM) 16 x 4-Bit Register File (RAM) 1024 x 1-Bit RAM 256 x 4-Bit RAM 1024 x 1-Bit RAM 1024 x 1-Bit RAM	F10145A F10402 F10415 F10422 F10474 F10480	3-31 3-35 3-39 3-45 3-50 3-52
TTL RAMs		
1024 x 1-Bit RAM — Open Collector1024 x 1-Bit RAM — Low Power, Open Collector256 x 4-Bit RAM — Three State256 x 4-Bit RAM — Low Power, Three State1024 x 1-Bit RAM — Three State1024 x 1-Bit RAM — High Speed, Three State1024 x 1-Bit RAM — Low Power, Three State1024 x 1-Bit RAM — High Speed, Three State1024 x 1-Bit RAM — Low Power, Three State1024 x 1-Bit RAM — High Speed, Three State1024 x 1-Bit RAM — Low Power, Three State1024 x 1-Bit RAM — Low Power, Three State1024 x 1-Bit RAM — Low Power, Three State	93415 93L415 93422 93L422 93425 93425H 93L425 93L425 93479	4-5 4-13 4-19 4-25 4-33 4-25 4-39
MOS Static RAM		
65,536 x 1-Bit Static RAM	F1600 F1600 F1601	5-3 5-11 5-18
F100K PROM 256 x 4-Bit PROM — Isoplanar-Z Fuse	F100Z416	6-6
F10K PROM 256 x 4-Bit PROM — Isoplanar-Z Fuse	F10Z416	6-8
TTL PROMs 1024 x 8-Bit PROM — Open Collector 1024 x 8-Bit PROM — Three State 2048 x 8-Bit PROM — Open Collector 2048 x 8-Bit PROM — Open Collector 2048 x 8-Bit PROM — Open Collector 2048 x 8-Bit PROM — Three State 8196 x 8-Bit PROM — Open Collector 8196 x 8-Bit PROM — Three State Isoplanar-Z Junction Fuse Principles and Programming Isoplanar-Z TTL PROM Current Ramp Programming Specifications Isoplanar-Z TTL PROM Current Pulse Programming Specifications	93Z450 93Z451 93Z510 93Z511 93Z564 93Z565	7-4 7-8 7-8 7-12 7-12 7-16 7-18 7-20
TTL Programmable Logic		
16 x 48 x 8 FPLA — Open Collector	93Z458 93Z459	8-3 8-3

ECL/TTL RAMs and PROMs Cross Reference Guide

FSC P/N	Org	Output	T _{AA}	Pkg Pins	Other Features	AMD	Harris	Hitachi	INMOS
10145A	16x4	ECL	9	24	REG FILE			HD10145	
100145	16x4	ECL	9	24	REG FILE			HD100145	
10402	16x4	ECL	6	16	REG FILE				
100402	16x4	ECL	6	16	REG FILE				
10415	1Kx1	ECL	10	16		AM10415		HM2110/12	
100415	1Kx1	ECL	10	16		AM100415		HD100415	
10422	256x4	ECL	10	24		AM10422		HD10422	
100422	256x4	ECL	10	24		AM100422		HD100422	
93415	1Kx1	OC	30/25	16		AM93415			
93L415	1Kx1	OC	45/35	16					
93425	1Kx1	TS	30/25	16		AM93425			
93L425	1Kx1	TS	45/35	16					
93425H	1Kx1	TS	25/20	16		AM93425			
93419	64x9	OC	45/35	28					
93422	256x4	TS	45/35	22		AM93422			
93L422	256x4	TS	60/45	22		AM93L422			
93479	256x9	TS	45/35	22					
10416	256x4	ECL	20	16					
10Z416	256x4	ECL	20	16					
100Z416	256x4	ECL	20	16					
93Z450	1Kx8	ос	40/35	24		AM27S180	HM7680	HN25088	
93Z450	1Kx8	OC	40/35	24	SLIMLINE	AM27S180			
93Z451	1Kx8	TS	40/35	24		AM27S181	HM7681	HN25089	
93Z451	1Kx8	TS	40/35	24	SLIMLINE	AM27S181			
93Z510	2Kx8	OC	45	24		AM27S190		HN25168	
93Z510	2Kx8	OC	45	24	SLIMLINE	AM27S290			
93Z511	2Kx8	TS	45	24		AM27S191	HM76161	HN25169	
93Z511	2Kx8	TS	45	24	SLIMLINE	AM27S291			
93Z564	8Kx8	OC	55/45	24					
93Z565	8Kx8	TS	55/45	24		AM27S49	HM76641		
F1600	64Kx1	SMOS	70/55/45	22				HN6287	IMS1600

Fujitsu	ММІ	Motorola	Naťl	NEC	Raytheon	Signetics	TI
		MCM10145				10145	
		MCM10H145					
MBM10415 MBM100415			DM10415			10415 100415	
MBM10422 MBM100422			DM10422			10422 100422	
		MCM93415				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
		MCM93425					
		MCM93422					
		MCM93L422				S82S212	
		MCM10149				10149	
		MCM10149				10149 100149	
MB7131 MB7131SK	53/6380	MCM7680	DM87S180	uBP409	29630	N82S180	TBP28SA86
MB7132	53/6381	MCM7681	DM87S181	uBP417	29631	N82S181	TBP28S86
MB71325K MB7137 MB71275K		MCM76160	DM87S190	uBP409	29680	N82S190	TBP28SA166
MB7137SK MB7138 MB7138SK	63S1681	MCM76161	DM87S191 DM87S291	uBP429	29681	N82S190 N82S191 N82S191	107203100
MB7143 MB7144							
				uBP4361			

Fairchild Memory Products Listed on Military Jan Qualified Products List (QPL) — 38510³

Jan Part Numbering System J M38510/ 231 02 в Ε в Defines Jan Designator General Refers to Processing Defines Lead Finish Cannot be Marked Procurement Slash Sheet Device Level Package A Hot Solder Dip "J" Unless Spec Туре s Туре B Tin Plate в Per C Gold Plate Qualified by DESC-EQM Slash Sheet TTL RAMs -

Fairchild Generic P/N ¹	Jan Slash No. ²	Jan QPL Part	Organization	Access Time (T _{AA})
93422DMQB	23110BWB	11	256X4, TS	60 ns
FMQB	23110BXB	11	256X4, TS	60 ns
LMQB	23110BYC	II	256X4, TS	60 ns
93422ADMQB	23114BWB	II	256X4, TS	45 ns
AFMQB	23114BXB	II	256X4, TS	45 ns
ALMQB	23114BYC	11	256X4, TS	45 ns
93L422DMQB	23112BWB	l I	256X4, TS, LP	75 ns
FMQB	23112BXB	l I	256X4, TS, LP	75 ns
LMQB	23112BYC	l I	256X4, TS, LP	75 ns
93L422ADMQB	23115BWB	l I	256X4, TS, LP	55 ns
AFMQB	23115BXB	I. I.	256X4, TS, LP	55 ns
ALMQB	23115BYC	I	256X4, TS, LP	55 ns
93L415DMQB	23103BEB	1	1KX1, OC	70 ns
FMQB	23103BFB	I	1KX1, OC	70 ns
93425DMQB	23102BEB	I	1KX1, TS	60 ns
				(TWSA=15, TWHD=5)
	23106BEB	I	1KX1, TS	60 ns
				(TWSA=10, TWHD=10)
FMQB	23102BFB	I	1KX1, TS	60 ns
				(TWSA=15, TWHD=5)
	23106BFB	I	1KX1, TS	60 ns
				(TWSA=10, TWHD=10)
93425ADMQB	23108BEB	I	1KX1, TS	45 ns
FMQB	23108BFB	1	1KX1, TS	45 ns
93L425DMQB	23104BEB	1	1KX1, TS, LP	70 ns
FMQB	23104BFB	I	1KX1, TS, LP	70 ns
93L425ADMQB	23113BEB	I	1KX1, TS, LP	50 ns
FMQB	23113BFB	I	1KX1, TS, LP	50 ns

TTL PROMs					
Fairchild Generic P/N ¹	Jan Slash No.²	Jan QPL Part	Organization	Access Time (T _{AA})	
93Z511DMQB	21002BJB 21004BJB		2KX8, TS 2KX8, TS	100 ns 55 ns	

¹Fairchild HI-REL generic QB product is processed to Hi-Rel level QB flow (in full compliance with MIL-STD-883) of Figure 2-2 and tested to the limits specified in individual data sheets under DC, AC, and functional (FN) performance characteristics.

²Fairchild JAN product is processed to HI-REL JAN flow per MIL-M38510 and MIL-STD-883 and tested per the DC, AC, and FN performance characteristics of the respective military slash sheet.

³Check Qualified Product List (QPL) — 38510 for current JAN listings.

 $\label{eq:Legend} \begin{array}{l} \text{Legend} \\ \text{TS} = \text{Three-State} \\ \text{A} = \text{Highspeed Version} \\ \text{OC} = \text{Open Collector} \\ \text{LP} = \text{Low Power Version} \end{array}$

	,	
	i -	



Quality Assurance and Reliability

Introduction

All Fairchild Memory and High Speed Logic Products are manufactured to strict quality and reliability standards. Product conformance to these standards is insured by careful monitoring of the following functions: (1) incoming quality inspection, (2) process quality control, (3) quality assurance, and (4) reliability.

Incoming Quality Inspection

Purchased piece parts and raw materials must conform to purchase specifications. Major monitoring programs are the inspection of package piece parts, inspection of raw silicon wafers, and inspection of bulk chemicals and materials. Two other important functions of incoming quality inspection are to provide real-time feedback to vendors and in-house engineering, and to define and initiate quality improvement programs.

Package Piece Parts Inspection

Each shipment of package piece parts is inspected and accepted or rejected based on AQL sampling plans. Inspection tests include both inherent characteristics and functional use tests. Inherent characteristics include physical dimensions, color, plating quality, material purity, and material density. Functional use tests for various package piece parts include die attach, bond pull, seal, lid torque, salt atmosphere, lead fatigue, solderability, and mechanical strength. In these tests, the piece parts are sent through process steps that simulate package assembly. The units are then destructively tested to determine whether or not they meet the required quality and reliability levels.

Silicon Wafer Inspection

Each shipment of raw silicon wafers is accepted or rejected based on AQL sampling plans. Raw silicon wafers are subjected to non-destructive and destructive tests. Included in the testing are flatness, physical dimensions, resistivity, oxygen and carbon content, and defect densities. The test results are used to accept or reject the lot.

Bulk Chemical and material Inspection

Bulk chemicals and materials play an important role in any semiconductor process. To insure that the bulk chemicals and materials used in processing Fairchild wafers are the highest quality, they are stringently tested for trace impurities and particulate or organic contamination. Mixtures are also analyzed to verify their chemical make-up. Incoming inspection is only the first step in determining the acceptability of bulk chemicals and materials. After acceptance, detailed documentation is maintained to correlate process results to various vendors and to any variations found in mixture consistency.

Process Quality Control

Process quality is maintained by establishing and maintaining effective controls for monitoring the wafer fabrication process, reporting the results of the monitors, and initiating valid measurement techniques for improving quality and reliability levels.

Methods of Control

The process quality control program utilizes the following methods of control: (1) process audits, (2) environmental monitors, (3) process monitors, (4) lot acceptance inspections, (5) process qualifications, and (6) process integrity audits. These methods of control, defined below, characterize visually and electrically the wafer fabrication operation.

Process Audit — Audits concerning manufacturing operator conformance to specification. These are performed on all operations critical to product quality and reliability.

Environmental Monitor-Monitors concerning the process environment, *i.e.*, water purity, air temperature/ humidity, and particulate count.

Process Monitor — Periodic inspection at designated process steps for verification of manufacturing inspection and maintenance of process average. These inspections provide both attribute and variables data.

Lot Acceptance — Lot by lot sampling. This sampling method is reserved for those operations deemed as critical and, as such, requiring special attention.

Process Qualification — Complete distributional analysis is run to specified tolerance averages and standard deviations. These qualifications are typically conducted on deposition and evaporation processes, *i.e.*, epi, aluminum, vapox, and backside gold.

Process Integrity Audit — Special audits conducted on oxidation and metal evaporation processes (CV drift — oxidation; SEM evaluation — metal evaporation).

Quality Assurance and Reliability

Data Reporting

Process quality control data is recorded on an attribute or variable basis as required; control charts are maintained on a regular basis. This data is reviewed at periodic intervals and serves as the basis for judging the acceptability of specific processes. Summary data from the various process quality control operations are relayed to cognizant line, engineering and management

Fig. 2-1 Process Flow Chart



personnel in real time so that, if appropriate, the necessary corrective actions can be immediately taken.

Process Flow

Figure 2-1 shows the integration of the various methods of control into the wafer fabrication process flow. The process flow chart contains examples of the process quality controls and inspections utilized in the manufacturing operation.

Process Controls (Examples)

- A. Environmental
- B. Chemical supplies
- C. Substrate exam. (resistivity, flatness, thickness, crystal perfection, etc.)
- D. Photoresist evaluation
- E. Mask inspections
- A. Process audit
- A. Process audit/qualification
- B. Environmental
- C. Process monitors (thickness, pinhole and crack measurements)
- E. C V Plotting
- F. Calibration
- A. Process audits
- B. Environmental
- C. Visual examinations
- D. Photoresist evaluation (preparation, storage, application, baking, development and removal),
- E. Etchant controls
- F. Exposure controls (intensity, uniformity)

Fig. 2-1 Process Flow Chart (cont'd.)



- A. Process audits/qualification
- B. Environmental
- C. Temperature profiling
- D. Quartz cleaning
- E. Calibration
- F. Electrical tests (resistivity, breakdown voltages, etc.)
- A. Process audits/qualification
- B. Environmental
- C. Visual examinations
- D. Epitaxy controls (thickness, resistivity cleaning, visual examination)
 E. Metallization controls
- Metallization controls (thickness, temperature cleaning, SEM, C V plotting)
- F. Glassivation controls (thickness, dopant concentraton, pinhole and crack measurements)
- A. Process audit
- B. Environments
- C. Visual examinations
- A. Process audit
- B. Inspection

Quality Assurance and Reliability

Quality Assurance

To assure that all product shipped meets both internal Fairchild specifications for standard product and customer specifications in the case of negotiated specs, a number of QA inspections throughout the assembly process flow (*Figure 2-2*) are required.

The Hi-Rel and Standard Rel Assembly and Test Flows are shown below to provide a clearer understanding of

Fig. 2-2 HI-REL (Level B) Assembly and Test Flow (Per MIL-STD-883, Methods 5004, 5005

the operations performed. Flows, much more detailed than the flows in Figures 2-2 and 2-3, govern the assembly and test of devices to Fairchild's specifications.

The Product built to the Hi-Rel Level B Assembly and Test Flow meet the requirements of MIL-STD-883 (Test Methods and Procedures for Microcircuits).

<u>Q</u>	QA First Optical Inspection	Q	QA Internal Visual & Mechanical Method 2014, Subgroup B-4
\square	Wafer Saw	Н	Stabilization Bake Method 1008, Cond. C
	Die Plate	H	Temperature Origin Method (1949, O
ф	Internal Visual (2nd Optical) Method 2010, Cond. B	H	Constant Acceleration Method 2001, Cond. D
\bigcirc	QA 2nd Optical Inspection Method 2010, Cond. B	Т	(LSI Packages) or Cond. E
\bigcirc	QA Frame Attach Inspection	Ч	Tin Plate (Where Applicable)
J	Frame Attach	Q	QA Lead Finish Inspection
Ţ	Die Attach	P	Seal Test, Fine Leak (Flatpack's) Method 1014, Cond. B
2	QA Die Shear Strength	┢	Seal Test, Gross Leak (Flatpack's) Method 1014,
	Lead Bond		Cond C
	Internal Visual (3rd Optical) Method 2010, Cond. B	Ц	Lead Clip
¢	QA 3rd Optical Inspection Method 2010, Cond. B	\Box	Tin Reflow (Fusing) (Where Applicable)
Ŷ	QA Seal Inspection	Q	QA Tin Reflow Inspection
	Seal	\Box	Electrical Test (Pre Burn-In)
¢	QA Bond Strength Method 2011 (Subgroup B-5)	\Box	Burn-In Method 1015
	External Visual (4th Optical)	口 口	Electrical Test (Room) DC, FN, AC
Q	QA External Visual Inspection (4th Optical) Method 2009	¢	Percent Defective Allowable (PDA) Calculation (5% Maximum) DC Only (RAMs) DC and FN Only (PROMs)

QA PDA Check

QA Group A Electrical Test (Room) DC, FN, AC

Electrical Test (Cold) DC, FN

QA Group A Electrical Test (Cold) DC, FN

Solder Finish (Where Applicable)

QA Solderability Method 2003 (Subgroup B-3)

Seal Test, Fine Leak (DIP's & LCC's) Method 1014, Cond. B

Seal Test Gross Leak (DIP's & LCC's) Method 1041, Cond. C

Mark

QA Resistance To Solvents (Subgroup B-2) Method 2015

Electrical Test (Hot) DC, FN

QA Group A, Electrical Test (Hot) DC, FN, AC

QA Seal Test, Fine & Gross Leak Methods 1014, Cond. B & 1014, Cond. C (Subgroup B-5)

Customer Finish & External Visual/Mechanical

QA External Visual/Mechanical Method 2001

QA Physical Dimensions Method 2016 (Subgroup B-1)

DC Electrical Screen of QA Seal Test Samples

Pack

NOTE

The sequence of Operations Between Pre Burn-in Electrical Test and Hot Electrical Test May Differ Slightly.

Quality Conformance Inspection (QCI) Method 5005 (Groups C & D)

QA Box Stock Buy-In



QA Plant Clearance/Buy-Off



Shipping Clearance



Fig. 2-3 STD-REL Assembly and Test Flow

Lead Clip

Electrical Test (Room)

Mark

Quality Assurance and Reliability

Reliability

A number of programs, among them qualification testing, reliability monitoring, failure analysis, and reliability data collection and presentation, are maintained.

Qualification Programs

All products receive reliability qualification prior to the product being released for shipment. Qualification is required for (1) new product designs, (2) new fabrication processes or (3) new packages or assembly processes. Stress tests are run in accordance to test methods described in MIL-STD-883. Test results are evaluated against existing reliability levels, and must be better than or equal to current product for the new product to receive qualification.

New Product Designs — Receive, as a minimum, +125°C operating life tests. Readouts are normally scheduled at 168 hours, 500 hours, 1000 hours and 2000 hours. The samples stressed are electrically good units from initial wafer runs. Additional life testing, consisting of high-temperature operating life test, 85/85 humidity bias tests, bias pressure pot (BPTH) tests, mechanical series or thermal series may be run as deemed necessary. Redesigns of existing device layouts are considered to be new product designs, and full qualification is necessary.

New Fabrication Processes — Qualifications are designed to evaluate the new process against the current process. Stress tests consist of operating life test, hightemperature operating life test, 85/85 humidity bias test and/or biased pressure pot (BPTH) test. In addition, package environment tests may be performed, such as Thermal Series or Mechanical Series. Evaluations are performed on various products throughout the development stages of the new process. Units stressed are generally from split wafer runs. All processing is performed as a single wafer lot up to the new process steps, where the lot is split for the new and the current process steps. Then the wafers are recombined, and again processed as a single wafer lot. This allows for controlled evaluation of the new process against the standard process. Both significant modifications to existing process and transferring existing products to new fabrication plants are treated as a new process.

New Packages or Assembly Processes — Qualifications are performed for new package designs, changes to existing piece parts, changes in piece part vendors, and significant modification to assembly process methods. In general, samples from three assembly runs are stressed to a matrix in accordance to MIL-STD-883, Method 5005, group B, group C, subgroup 2, and group D (*Table 2-1*). In addition, +100°C operating life tests, 85/85 humidity bias tests, biased pressure pot (BPTH) tests and unbiased pressure pot tests are performed for plastic packages.

Reliability Monitors

Reliability testing of mature products is performed to establish device failure rates, and to identify problems occuring in production. Samples are obtained on a regular basis from production. These units are stressed with operating life tests or package environmental tests. The results of these tests are summarized and reported. When a problem is identified, the respective engineering group is notified, impact on the customer is reviewed and a corrective action plan is implemented.

Current testing levels are in excess of 14,000 units per year stressed with operating life tests, and 23,000 units per year stressed with package environmental tests.

Failure Analysis

Failure analysis is performed on all units failing reliability stress tests. Failure analysis is offered as a service to support manufacturing and engineering, and to support customer returns and customer requested failure studies. The failure analysis procedure used has been established to provide a technique of sequential analysis. This technique is based on the premise that each step of analysis will provide information of the failure without destroying information to be obtained from subsequent steps. The ultimate purpose is to uncover all underlying failure mechanisms through complete, in-depth, defect analysis. The procedure places great emphasis on electrical analysis, both external before decapsulation, and internal micro-probing. Visual examinations with high magnification microscopes or SEM analysis are used to confirm failure mechanisms. Results of the failure analysis are recorded and, if abnormalities are found, reported to engineering and/or manufacturing for corrective action.

Data Collection and Presentation

Product reliability is controlled by first stressing the product, and then feeding back results to manufacturing and engineering. This feedback takes two forms. There 2

Quality Assurance and Reliability

is a formal monthly Reliability Summary distributed to all groups. The summary shows current product failure rates, highlights problem areas, and shows the status of qualification and corrective action programs. Less formal feedback is obtained by including reliability personnel at all product meetings, which gives high visibility to the reliability aspects of various products. As a customer service, product reliability data is compiled and made available upon request.

Table 2-1	Package Environmental Stress Matrix

	MIL-STD-883				
Test	Method	Condition			
Group B Subgroup 1 Physical dimensions	2016				
Subgroup 2 Resistance to solvents	2015				
Subgroup 3 Solderability	2003	Soldering temperature 245 \pm 5°C			
Subgroup 5 Bond strength (1) Thermocompression (2) Ultrasonic or wedge	2011	(1) Test condition C or D(2) Test condition C or D			
Group C Subgroup 2 Temperature cycling Constant acceleration Seal (a) Fine (b) Gross Visual examination End-point electrical parameters	1010 2001 1014	Test condition C (-65° C to $+150^{\circ}$ C) Test condition E (30Kg), Y ₁ orientation and X ₁ orientation (where available) Test condition D (20K g) for packages over 5 gram weight or with seal ring greater than 2 inches			
Group D Subgroup 2 Lead integrity Seal (a) Fine (b) Gross	2004 1014	Test condition B2 (lead fatigue) As applicable			

Table 2-1 Package Environmental Stress Matrix (cont'd.)

	Γ	MIL-STD-883
Test	Method	Condition
Subgroup 3 Thermal shock Temperature cycling Moisture resistance Seal (a) Fine (b) Gross Visual examination End-point electrical parameters	1011 1010 1004 1014	Test condition B (-55°C to +125°C) 15 cycles minimum Test condition C (-65°C to +150°C) 100 cycles minimum
Subgroup 4 Mechanical shock Vibration, variable frequency Constant acceleration Seal (a) Fine (b) Gross Visual examination End-point electrical parameters	2002 2007 2001 1014	Test condition B (1500G, 0.5 ms) Test condition A (20G) Same as group C, subgroup 2
Subgroup 5 Salt atmosphere Seal (a) Fine (b) Gross Visual examination	1009 1014	Test condition A minimum (24 hours) As applicable
Subgroup 6 Internal water-vapor content	1018	Oneida Research Labs
Subgroup 7 Adhesion of lead finish	2025	· · · ·
Subgroup 8 Lid Torque	2024	As applicable (prior to 883C, this test was part of Subgroup D-7)
Othe	r tests perfor	med which are not included in Group B, C or D:

Die Shear	2019	
Radiography	2012	(Prior to 1984, this test was not performed)



.

F100K DC Family Specifications

DC characteristics for the F100K series family parametric limits listed below are guaranteed for the entire F100K ECL family unless specified on the individual data sheet.

Absolute Maximum Ratings:	life may be impaired ¹				
Storage Temperature		-65° C to +150° C			
Maximum Junction Temperate	ure (T _J)	+175° C			
Supply Voltage Range		-7.0 V to +0.5 V			
Input Voltage (dc)		V _{EE} to +0.5 V			
Output Current (dc Output HI	GH)	—50 mA			
Operating Range ²		-5.7 V to -4.2 V			
Lead Temperature (Soldering	10 sec)	300° C			

DC Characteristics: $V_{EE} = -4.5 \text{ V}$, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C$, Note 3

Symbol	Characteristic	Min	Тур	Max	Unit	Conditions		
Vон	Output HIGH Voltage	-1025	-955	-880	mV	$V_{\rm IN} = V_{\rm IH}(max)$		
Vol	Output LOW Voltage	-1810	-1705	-1620	mV	or $V_{IL}(min)$ $V_{IN} = V_{IH}(min)$ or $V_{IL}(max)$	Loading with 50 Ω to −2.0 V	
Vонс	Output HIGH Voltage	-1035			mv			
Volc	Output LOW Voltage			-1610	mV			
VIH	Input HIGH Voltage	-1165		-880	mV	Guaranteed HIGH Signal for All Inputs		
VIL	Input LOW Voltage	-1810		-1475	mV	Guaranteed LOW Signal for All Inputs		
1 _{IL}	Input LOW Current	0.50			μA	$V_{IN} = V_{IL (min)}$		

1. Unless specified otherwise on individual data sheet.

2. Parametric values specfied at -4.8 V to -4.2 V.

The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

F100K DC Family Specifications

DC Characteristics: $V_{EE} = -4.2$ V, $V_{CC} = V_{CCA} = GND$, $1C = 0^{\circ}C$ to $+85^{\circ}C$, Note 3								
Symbol	Characteristic	Min	Тур	Max	Unit	Conditions		
Vон	Output HIGH Voltage	-1020		-870	mV	$V_{IN} = V_{IH}(max)$,	
Vol	Output LOW Voltage	-1810		-1605	mV	or VIL (min)	Loading with 50 Ω to −2.0 V	
Vонс	Output HIGH Voltage	-1030			mv	$V_{IN} = V_{IH}(min)$		
Volc	Output LOW Voltage			-1595	mV	or VIL (max)		
VIH	Input HIGH Voltage	-1150		-880	mV	Guaranteed HIGH Signal for All Inputs		
VIL	Input LOW Voltage	-1810		-1475	mV	Guaranteed LOW Signal for All Inputs		
hL.	Input LOW Current	0.50			μA	$V_{IN} = V_{IL(min)}$		

. . .. Ω, 1 0 V V ν. 10500 Note 0 . ~ ~~ ·

DC Characteristics: $V_{EE} = -4.8 \text{ V}, V_{CC} = V_{CC}$	$/_{CCA} = GND$, $T_{C} = 0^{\circ}C$ to $+85^{\circ}C$, Note 3
---	---

Symbol	Characteristic	Min	Тур	Max	Unit	Conditions		
Vон	Output HIGH Voltage	-1035		-880	mV	$V_{IN} = V_{IH (max)}$ or $V_{IL (min)}$		
Vol	Output LOW Voltage	-1830		-1620	mV		Loading with 50 Ω to -2.0 V	
Vонс	Output HIGH Voltage	-1045			mv	VIN = VIH (min) or VIL (max)		
Volc	Output LOW Voltage			-1610	mν			
ViH	Input HIGH Voltage	-1165		-880	mV	Guaranteed HIGH Signal for All Inputs		
VIL	Input LOW Voltage	-1810		-1490	mV	Guaranteed LOW Signal for All Inputs		
կլ	Input LOW Current	0.50			μA	$V_{IN} = V_{IL(min)}$		

Notes on preceding page

F10K DC Family Specifications

DC characteristics for the F10K series memories. Parametric limits listed below are guaranteed for all F10K memories, except where noted on individual data sheets.

Absolute Maximum Ratings:	Above which the useful life may be impaired ²
Storage Temperature	-65° C to +150° C
Maximum Junction Temperat	ure (T _J) +175° C
V _{EE} Pin Potential to Ground P	in -7.0 V to +0.5 V
Input Voltage (dc)	V _{EE} to +0.5 V
Output Current (dc Output HI	GH) -30 mA to +0.1 mA
Lead Temperature (Soldering	10 sec) 300° C

Supp	ly Voltage	Case Temperature	
Min	Тур	Max	(T _c)
-5.46 V	– 5.2 V	-4.94 V	0°C to +75°C

DC Characteristics: $V_{EE} = -5.2$ V, Output Load = 50 Ω and 30 pF to -2.0 V, $T_C = 0^{\circ}$ C to 75° C¹

Symbol	Characteristic	Min	Тур	Max	Unit	т _с	Conditions ²	Conditions ²	
Vон	Output HIGH Voltage	-1000 -960 -900		-840 -810 -720	mV	0°C +25°C +75°C	. VIN = VIH(max) or VIL(min)	Loading is 50 Ω to −2.0 V	
Vol	Output LOW Voltage	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C +25°C +75°C			
Vонс	Output HIGH Voltage	-1020 -980 -920			mv	0°C +25°C +75°C	VIN = VIH (min) Or VIL (max)		
Volc	Output LOW Voltage			-1645 -1630 -1605	mV	0°C +25°C +75°C			
ViH	Input HIGH Voltage	-1145 -1105 -1045		-840 -810 -720	mV	0°C +25°C +75°C	Guaranteed Input Voltage HIGH for All Inputs		
VIL	Input LOW Voltage	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C +25°C +75°C	Guaranteed Input Voltage LOW for All Inputs		
hL	Input LOW Current	0.5		170	μA	+25°C	VIN = VIL (min)		

1. The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

2. Unless specified otherwise on individual data sheet.


Regist

Description

The F100145 is a 64-bit register file organized as 16 words of four bits each. Separate address inputs for Read (AR_n) and Write (AW_n) operations reduce overall cycle time by allowing one address to be setting up while the other is being executed. Operating speed is also enhanced by four output latches which store data from the previous read operation while writing is in progress. When both Write Enable (\overline{WE}) inputs are LOW, the circuit is in the Write mode and the latches are in a Hold mode. When either WE input is HIGH, the circuit is in the Read mode, but the outputs can be forced LOW by a HIGH signal on either of the Output Enable $\overline{(OE)}$ inputs. This makes it possible to tie one WE input and one OE input together to serve as an active-LOW Chip Select (CS) input. When this wired CS input is HIGH, reading will still take place internally and the resulting data will enter the latches and become available as soon as the CS signal goes LOW, provided that the other OE input is LOW. A HIGH signal on the Master Reset (MR) input overrides all other inputs, clears all cells in the memory, resets the output latches, and forces the outputs LOW.

Pin Names

AR0-AR3	Read Address Inputs
AW0-AW3	Write Address Inputs
WE1, WE2	Read Enable Inputs (Active LOW)
OE1, OE2	Output Enable Inputs (Active LOW)
D0-D3	Data Inputs
MR	Master Reset Input
Q0-Q3	Data Outputs

F100145 16 x 4-Bit Register File (RAM)

Memory and High Speed Logic

Connection Diagrams

24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Ordering Information (See Section 9)

Package	Order Code
Ceramic DIP	DC
Flatpak	FC

Logic Symbol and Logic Diagram



Note that this diagram is provided for understanding of logic operation only. It should not be used for evaluation of propagation delays as many internal functions are achieved more efficiently than indicated.

3-7

3

DC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V unless otherwise specified, $V_{CC} = V_{CCA} = \text{ GND}$, $T_C = 0^{\circ}\text{C}$ to $+85^{\circ}\text{C}^{\star}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
hн	Input HIGH Current All Inputs			240	μA	VIN = VIH(max)
IEE	Power Supply Current	-247	-170	-119	mA	Inputs Open

*See Family Characteristics for other dc specifications.

AC Characteristics: V_{EE} = -4.2 V to -4.8 V, V_{CC} = V_{CCA} = GND

		Tc =	= 0°C	$0^{\circ}C$ $T_{C} = +25^{\circ}C$		$= +25^{\circ}C T_{C} = +85^{\circ}C$			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
taa tor	Access/Recovery Timing Address Access ¹ Output Recovery	2.20 1.00	7.40	2.20 1.10	7.40 2.90	2.20 1.10	7.60 3.20	ns ns	Figures 1 and 3a Figures 1 and 3e
top	Output Disable	1.00	2.90	1.10	2.90	1.10	3.20	ns	
trsa1 tweq	Address Setup Output Delay	1.10	5.00	1.10 2.00	5.00	1.10 2.00	5.50	ns ns	Figures 1 and 3b
trsa2 trha	Output Latch Timing Address Setup Address Hold	4.10 0.10		4.10 0.10		5.60 0.10		ns ns	Figures 1 and 3c Figures 1 and 3d
twsa twha twsd twhd tw	Write Timing Address Setup Address Hold Data Setup Data Hold Write Pulse Width, LOW	0.10 1.10 1.10 1.10 4.60		0.10 1.60 1.60 1.60 5.00		0.10 1.60 1.90 1.90 5.50		ns ns ns ns ns	tw = 6.0 ns <i>Figures 1</i> and 4
tм tмнw	Master Reset Timing Reset Pulse Width, LOW WE Hold to Write	4.50 6.30		4.50 7.10		5.00 10.50		ns ns	Figures 1 and 5a
tMQ	Output Disable	2.80		2.80		3.20		ns	Figures 1 and 5b
tт∟н tтн∟	Transition Time 20% to 80%, 80% to 20%	0.50	2.30	0.50	2.30	0.50	2.30	ns	

1. The maximum address access time is guaranteed to be the worst case bit in memory using a pseudo random testing pattern.

3-8

Fig. 1 AC Test Circuit



Notes

All Timing Measurements Referenced to 50% of Input Levels C_L = 30 pF including Fixture and Stray Capacitance R_L = 50 Ω to –2.0 V

Fig. 2 Input Levels





Fig. 4 Write Timing



- Fig 5 Master Reset Timing
- 5a Reset Pulse Width; WE Hold Time for Subsequent Writing (address already setup, unpulsed WE = LOW)



5b Output Reset Delay, MR to Qn



3



A Schlumberger Company

F100402 16 x 4-Bit Register File (RAM)

Memory and High Speed Logic

Connection Diagrams





16-Pin Flatpak (Top View)

Q1	1 .	16	Vcc
Q ₀	2	15	Q2
CS	3	14	Q_3
D1	4	13	WE
D ₀	5	12	D3
A3	6	11	D2
A2	7	10	A0
VEE	8	9	A1

Ordering Information (See Section 9)

Package	Order Code
Ceramic DIP	DC
Flatpak	FC

Description

The F100402 is a high-speed 64-bit Random Access Memory (RAM) organized as a 16-word by 4-bit array. External logic requirements are minimized by internal address decoding, while memory expansion and data busing are facilitated by the output disabling features of the Chip Select (\overline{CS}) and Write Enable (\overline{WE}) inputs.

A HIGH signal on \overline{CS} prevents read and write operations and forces the outputs to the LOW state. When \overline{CS} is LOW, the \overline{WE} input controls chip operations. A HIGH signal on \overline{WE} disables the Data input (D_n) buffers and enables readout from the memory location determined by the Address (A_n) inputs. A LOW signal on \overline{WE} forces the Q_n outputs LOW and allows data on the D_n inputs to be stored in the addressed location. Data exists in the same logical sense as presented at the data inputs, *i.e.*, the memory is non-inverting.

Pin Names

CS	Chip Select Input
A0-A3	Address Inputs
D0-D3	Data Inputs
WE	Write Enable Input
Q0-Q3	Data Outputs

Logic Symbol







DC Characteristics: VEE =	-4.2 V to -4.8 V unles	s otherwise specified, V _{CC}	= GND,	$T_{C} = 0^{\circ}C \text{ to } +85^{\circ}C^{*}$
---------------------------	------------------------	--	--------	---

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
ιн	Input HIGH Current All Inputs			300	μA	VIN = VIH(max)
IEE	Power Supply Current	-170	-110	-70	mA	Inputs Open

*See Family Characteristics for other dc specifications.

AC Chara	AC Characteristics: $V_{EE} = -4.2$ V to -4.8 V, $V_{CC} = GND$, Applies to Flatpak and DIP Packages									
		Tc=	$T_{C} = 0^{\circ}C$ $T_{C} = +25^{\circ}C$ $T_{C} = +85^{\circ}C$							
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition	
tacs trcs taa	Access/Recovery Timing Chip Select Access Chip Select Recovery Address Access ¹	3.00	3.30 3.30 5.00	3.00	3.50 3.50 5.30	3.50	3.80 3.80 6.00	ns ns ns	Figures 1 and 4	
twsD twscs twsA twHD twHCs twHA	Write Timing, Setup Data Chip Select Address Write Timing, Hold Data Chip Select Address	0.50 1.50 1.00 0.50 0.50 2.50		0.50 1.50 1.00 0.50 0.50 2.50		0.80 1.50 1.00 0.50 0.50 2.50		ns ns ns ns ns ns	<i>Figures 1 and 3</i> tw = 6 ns	
twr tws	Write Recovery Time Write Disable Time	4.00 3.00		4.00 3.00		4.50 3.50		ns ns	Figures 1 and 4	
tw	Write Pulse Width, (LOW)	2.50		2.50		3.00		ns		
tcs	Chip Select Pulse Width, (LOW)	2.50		2.50		3.00		ns	Figures 1 and 3	
t⊤∟н t⊤н∟	Transition Time 20% to 80%, 80% to 20%	0.50	1.70	0.50	1.70	0.50	1.70	ns	Figures 1 and 4	

~ ~ 10114 401414 ~

1. The maximum address access time is guaranteed to be the worst case bit in memory using a pseudo random testing pattern.

Fig. 1 AC Test Circuit



Fig. 2 Input Levels



Notes

All Timing Measurements Referenced to 50% of Input Levels $C_L = 30 \text{ pF}$ including Fixture and Stray Capacitance $R_L = 50 \Omega$ to -2.0 V

Fig. 3 Write Modes

Write Enable Strobe





CHIP SELECT SET-UP AND HOLD TIMES



Fig. 4 Read Modes

Address Input to Data Output ($\overline{WE} = HIGH, \overline{CS} = LOW$)

ADDRESS ACCESS TIME



Chip Select Input to Data Output (WE = HIGH)

CHIP SELECT ACCESS AND RECOVERY TIMES



Write Enable Input to Data Output (CS = LOW) WRITE RECOVERY, DISABLE TIMES



3



F100415 1024 x 1-Bit Static **Random Access Memory**

Memory and High Speed Logic

Description

The F100415 is a 1024-bit read/write Random Access Memory (RAM), organized as 1024 words by one bit per word and designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as an active-LOW Chip Select line.

- Address Access Time — 10 ns Max
- Chip Select Access Time 5.0 ns Max •
- **Open-emitter Output for Easy Memory Expansion** •
- Power Dissipation 0.79 mW/Bit Typ •
- Power Dissipation Decreases with Increasing Temperature

Pin Names

WE	Write Enable Input (Active LOW)
CS	Chip Select Input (Active LOW)
A0-A9	Address Inputs
D	Data Input
0	Data Output

Logic Symbol





Connection Diagram

16-Pin DIP (Top View)



Note

The 16-pin Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package

Logic Diagram



Functional Description

The F100415 is a fully decoded 1024-bit read/write random access memory, organized 1024 words by one bit. Bit selection is achieved by means of a 10-bit address, A_0 through A_9 .

One Chip Select input is provided for memory array expansion up to 2048 words without the need for external decoding. For larger memories, the fast chip select time permits the decoding of Chip Select, (\overline{CS}) from the address without affecting system performance.

The read and write operations are controlled by the state of the active-LOW Write Enable (\overline{WE}) input. With \overline{WE} held LOW and the chip selected, the data at D is written into the addressed location. Since the write function is level triggered, data must be held stable for at least twsD(min) plus tw(min) plus twHD(min) to insure a valid write. To read, \overline{WE} is held HIGH and the chip selected. Non-inverted data is then presented at the output (O). The output of the F100415 is an unterminated emitter follower, which allows maximum flexibility in choosing output connection configurations. In many applications it is desirable to tie the outputs of several F100415 devices together to allow easy expansion. In other applications the wired-OR need not be used. In either case an external 50 Ω pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output.

Truth Table

	Inputs		Output	
CS	WE	D	0	Mode
Н	х	х	L	Not Selected
L	L	L	L	Write "0"
L	L	н	L	Write "1"
L	н	х	Data	Read

H = HIGH Voltage Levels = -0.9 V (Nominal)

L = LOW Voltage Levels = -1.7 V (Nominal)

X = Don't Care

Data = Previously stored data

DC Performance Characteristic: V_{EE} = -4.2 V to -4.8 V, V_{CC} = GND, T_C = 0°C to +85°C unless otherwise specified1

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
Ін	Input HIGH Current			220	μA	$V_{IN} = V_{IH(max)}$
lı∟	Input LOW Current, \overline{CS} WE, A ₀ -A ₉ , D	0.5 50		170	μA	VIN = VIL(min)
IEE	Power Supply Current	-200	-180		mA	Inputs and Output Open

AC Performance Characteristic: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = GND$, Output Load = 50 Ω and 30 pF to -2.0 V, $T_C = 0^{\circ}C$ to $+85^{\circ}C$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
tacs trcs taa	Read Timing Chip Select Access Time Chip Select Recovery Time Address Access Time ²			5.0 5.0 10	ns ns ns	Figures 3a, 3b
tw twsp	Write Timing Write Pulse Width to Guarantee Writing ³ Data Setup Time prior to Write Data Hold Time after Write	7 1.0 2.0			ns ns	
twsa	Address Setup Time prior to Write ³	1.0			ns	Figure 4
twha twscs	Address Hold Time after Write Chip Select Setup Time prior to Write	2.0 1.0			ns ns	
twhcs	Chip Select Hold Time after Write	2.0			ns	
tws twn	Write Disable Time Write Recovery Time			5.0 10	ns ns	
tr tf	Output Rise Time Output Fall Time		3.0 3.0		ns ns	Measured between 20% and 80% or 80% and 20%
CIN COUT	Input Pin Capacitance Output Pin Capacitance		4.0 7.0	5.0 8.0	pF pF	Measured with a Pulse Technique

1. See Family Characteristics for other dc specifications.

2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

3. Tw measured at $t_{WSA} = Min$, t_{WSA} measured at $t_W = Min$.

Fig. 1 AC Test Circuit



Notes

All Timing Measurements Referenced to 50% of Input Levels CL = 30 pF including Fixture and Stray Capacitance RL = 50 Ω to -2.0 V.

Fig. 2 Input Levels



Fig. 3 Read Mode Timing

3 a Read Mode Propagation Delay from Chip Select



3

3b Read Mode Propagation Delay from Address



Fig. 4 Write Mode Timing



Note

Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

Ordering Information



Packages and Outlines (See Section 9)

- D = Ceramic DIP
- F = Flatpak
- P = Plastic DIP

Temperature Range

 $C = 0^{\circ}C$ to $+85^{\circ}C$, Case

Optional Processing

QR = 160 Hour Burn In or Equivalent

Typical Application







F100422 256 x 4-Bit Static Random Access Memory

ŝ., - i

The F \ldots 422 is a 1024-bit read/write Random Access Memory (RAM), organized 256 words by four bits per word. It is designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as four active-LOW Bit Select lines.

- Address Access Time 10 ns Max
- Bit Select Access Time 5.0 ns Max
- Four Bits Can be Independently Selected
- Open-emitter Outputs for Easy Memory Expansion
- Power Dissipation 0.79 mW/Bit Typ
- Power Dissipation Decreases with Increasing Temperature

Pin Names

WE	Write Enable Input (Active LOW)
BS ₀ - BS ₃	Bit Select Inputs (Active LOW)
A0-A7	Address Inputs
D0-D3	Data Inputs
O ₀ -O ₃	Data Outputs

Logic Symbol



Connection Diagrams 24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Logic Diagram



Functional Description

The F100422 is a fully decoded 1024-bit read/write random access memory, organized 256 words by four bits. Word selection is achieved by means of an 8-bit address, A_0 through A_7 .

Four Bit Select inputs are provided for logic flexibility. For larger memories, the fast bit select access time permits the decoding of individual bit selects from the address without increasing address access time.

The read and write operations are controlled by the state of the active-LOW Write Enable (\overline{WE}) input. With \overline{WE} held LOW and the bit selected, the data at D₀-D₃ is written into the addressed location. Since the write function is level triggered, data must be held stable for at least twsD(min) plus tw(min) plus twHD(min) to insure a valid write. To read, \overline{WE} is held HIGH and the bit selected. Non-inverted data is then presented at the output (O₀-O₃).

The outputs of the F100422 are unterminated emitter followers, which allow maximum flexibility in choosing

output connection configurations. In many applications it is desirable to tie the outputs of several F100422 devices together to allow easy expansion. In other applications the wired-OR need not be used. In either case an external 50 Ω pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output.

	Inputs		Outputs	
BSn	WE	D n	O n	Mode
н	х	Х	L	Not Selected
L	L	L	L	Write "0"
L	L	н	L	Write "1"
L	н	Х	Data	Read

Each bit has independent \overline{BS} , D, and O, but all have common \overline{WE} H = HIGH Voltage Levels = -0.9 V (Nominal)

L = LOW Voltage Levels = -1.7 V (Nominal)

X = Don't Care

Data = Previously stored data

.....

DC Performance Characteristic: $V_{EE} = -4.2$ to -4.8 V, $V_{CC} = V_{CCA} = GND$,

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
Ιн	Input HIGH Current			220	μA	$V_{IN} = V_{IH(max)}$
lιL	Input LOW Current, $\overline{BS}_0 - \overline{BS}_3$ WE, A ₀ -A ₇ , D ₀ -D ₃	0.5 50		170	μA	VIN = VIL (min)
IEE	Power Supply Current	-200	-180		mA	All Inputs and Outputs Open

AC Performance Characteristic: $V_{EE} = -4.2$ to -4.8 V, $V_{CC} = V_{CCA} = GND$, Output Load = 50 Ω and 30 pF to -2.0 V, $T_C = 0^{\circ}C$ to $+85^{\circ}C$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
t _{ABS} t _{RBS} tAA	Read Timing Bit Select Access Time Bit Select Recovery Time Address Access Time ²			5.0 5.0 10	ns ns ns	Figures 3a, 3b
tw	Write Timing Write Pulse Width to Guarantee Writing ³	7.0			ns	
twsd	Data Setup Time prior to Write	1.0			ns	
twhd	Data Hold Time after Write	2.0			ns	
twsa	Address Setup Time prior to Write ³	1.0			ns	Figure 4
twнa	Address Hold Time after Write	2.0			ns	-
t _{WSBS}	Bit Select Setup Time prior to Write	1.0			ns	
t _{WHBS}	Bit Select Hold Time after Write	2.0			ns	
tws	Write Disable Time			5.0	ns	
twR	Write Recovery Time			10	ns	
tr	Output Rise Time		3.0		ns	Measured between 20% and
tf	Output Fall Time		3.0		ns	80% or 80% and 20%
CIN COUT	Input Pin Capacitance Output Pin Capacitance		4.0 7.0	5.0 8.0	pF pF	Measured with a Pulse Technique

1. See Family Characteristics for other dc specifications.

2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

3. Tw measured at $t_{WSA} = Min$, t_{WSA} measured at $t_W = Min$.

Fig. 1 AC Test Circuit



Notes

All Timing Measurements Referenced to 50% of Input Levels C_L = 30 pF including Fixture and Stray Capacitance R_L = 50 Ω to –2.0 V

Fig. 2 Input Levels



Fig. 3 Read Mode Timing

3a Read Mode Propagation Delay from Bit Select



3b Read Mode Propagation Delay from Address



Fig. 4 Write Mode Timing



Note

Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

Ordering Information





Temperature Ranges $C = 0^{\circ}C$ to +85°C, Case

Optional Processing QR = 160 Hour Burn In A Schlumberger Company

F100474 1024 x 4-Bit Static Random Access Memory

Memory and High Speed Logic

Description

The F100474 is a 4096-bit read/write Random Access Memory (RAM), organized 1024 words by four bits per word. It is designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as an active-LOW Chip Select line.

- Address Access Time 10 ns Max
- Chip Select Access Time 5.0 ns Max
- Open-emitter Outputs for Easy Memory Expansion
- Power Dissipation 0.25 mW/Bit Typ
- Power Dissipation Decreases with Increasing Temperature

Pin Names

WE	Write Enable Input (Acti	ive LOW)
CS	Chip Select Input (Activ	e LOW)
A0-A9	Address Inputs	
D0-D3	Data Inputs	erie.
O ₀ -O ₃	Data Outputs	1997 - 1997 1997 - 1997

Logic Symbol



 $V_{CC} = Pin 6 (9)$ $V_{CCA} = Pin 7 (10)$ $V_{EE} = Pin 18 (21)$ () = Flatpak





24-Pin Flatpak (Top View)



Logic Diagram



Functional Description

The F100474 is a fully decoded 4096-bit read/write random access memory, organized 1024 words by four bits. Word selection is achieved by means of a 10-bit address, A_0 through A_9 .

The read and write operations are controlled by the state of the active-LOW Write Enable (\overline{WE}) input. With \overline{WE} held LOW and the chip selected, the data at D_0-D_3 is written into the addressed location. Since the write function is level triggered, data must be held stable for at least twsD(min) plus tw(min) plus twHD(min) to insure a valid write. To read, \overline{WE} is held HIGH and the chip selected. Non-inverted data is then presented at the outputs (O_0-O_3).

The output of the F100474 is an unterminated emitter follower, which allows maximum flexibility in choosing connection configurations. In many applications such as memory expansion, the outputs of many F100474

devices can be tied together. In other applications the wired-OR need not be used. In either case an external 50 Ω pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output when it is OFF.

Truth	Tabl	e
-------	------	---

Inputs			Outputs	
CS	WE	D _n	0 n	Mode
н	х	х	L	Not Selected
L	L	L	L	Write "0"
L	L	н	L	Write "1"
L	Н	Х	Data	Read

H = HIGH Voltage Levels = -0.9 V (Nominal)

L = LOW Voltage Levels = -1.7 V (Nominal)

X = Don't Care

Data = Previously stored data

F100480 16,384 x 1-Bit Static **Random Access Memory**

Memory and High Speed Logic

Connection Diagram 20-Pin DIP (Top View)

Description

The F100480 is a 16,384-bit read/write Random Access Memory (RAM), organized 16,384 words by one bit per word and designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and noninverting Data output lines, as well as an active-LOW Chip Select line.

- Address Access Time 10 ns Max .
- **Open-emitter Output for Easy Memory Expansion**
- Power Dissipation 0.043 mW/Bit Typ
- **Power Dissipation Decreases with Increasing** . Temperature

Pin Names

WE	Write Enable Inpu	t (Active LOW)
CS	Chip Select Input	(Active LOW)
A0-A13	Address Inputs	1
D	Data Input	55 M 3
0	Data Output	in B Bard Sur

Logic Symbol



ο 20 1 D 19 A₀ 2 18 Cs A1 3 17 WE A2 4 A₃ 5 16 A13 **T** A₁₂ 15 A4 **A**5 14 A11 13 A10 12 Δ.

Note

10

The 20-pin Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

A۹

11

Logic Diagram



Functional Description

The F100480 is a fully decoded 16,384-bit read/write random access memory, organized 16,384 words by one bit. Bit selection is achieved by means of a 14-bit address, A₀ through A₁₃.

One Chip Select input is provided for memory array expansion up to 32,768 words without the need for external decoding. For larger memories, the fast chip select time permits the decoding of Chip Select, $\overline{(CS)}$ from the address without increasing address access time.

The read and write operations are controlled by the state of the active-LOW Write Enable (\overline{WE}) input. With \overline{WE} held LOW and the chip selected, the data at D is written into the addressed location. Since the write function is level triggered, data must be held stable for at least twsD(min) plus tw(min) plus twHD(min) to insure a valid write. To read, \overline{WE} is held HIGH and the chip selected. Non-inverted data is then presented at the output (O). The output of the F100480 is an unterminated emitter follower, which allows maximum flexibility in choosing output connection configurations. In many applications it is desirable to tie the outputs of several F100480 devices together. In other applications the wired-OR need not be used. In either case an external 50 Ω pulldown resistor to -2 V or an equivalent network must be used to provide a LOW at the output when it is OFF.

	Inputs		Output	
CS	WE	D	0	Mode
н	х	х	L	Not Selected
L	L	L	L	Write "0"
L	L	н	Ŀ	Write "1"
L	н	х	Data	Read

H = HIGH Voltage Levels = -0.9 V (Nominal)

L = LOW Voltage Levels = -1.7 V (Nominal)

X = Don't Care

Data = Previously stored data

F10145A 16 x 4 Register File (RAM)

Memory and High Speed Logic

Description

The F10145A is a high-speed 64-bit Random Access Memory organized as a 16-word by 4-bit array. External logic requirements are minimized by internal address decoding, while memory expansion and data bussing are facilitated by the output disabling features of the Chip Select (CS) and Write Enable (WE) inputs.

A HIGH signal on \overline{CS} prevents read and write operations and forces the outputs to the LOW state. When \overline{CS} is LOW, the \overline{WE} input controls chip operations. A HIGH signal on \overline{WE} disables the Data input (D_n) buffers and enables readout from the memory location determined by the Address (A_n) inputs. A LOW signal on \overline{WE} forces the Q_n outputs LOW and allows data on the D_n inputs to be stored in the addressed location. Data exists in the same logical sense as presented at the data inputs, *i.e.*, the memory is non-inverting.

Pin Names

Chip Select
Address
Data Inputs
Write Enables
Data Outputs

Logic Symbol



VCC = Pin 16 VEE = Pin 8

Connection Diagrams

16-Pin DIP (Top View)



16-Pin Flatpak (Top View)



Ordering Information (See Section 9)

Package	Order Code
Ceramic DIP	DC
Flatpak	FC

F10145A



Logic Diagram

Fig. 1 AC Test Circuit



Fig. 2 Input Levels



Notes

All Timing Measurements Referenced to 50% of Input Levels C_L = 30 pF including Fixture and Stray Capacitance R_L = 50 Ω to –2.0 V

DC Performance Characteristics: $V_{EE}\,{=}\,{-}5.2$ V, $V_{CC}\,{=}\,GND,\,T_C\,{=}\,0^{\circ}\,C$ to ${+}75^{\circ}\,C^{\,1}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
IIH	Input HIGH Current \overline{CS} , $A_0 - A_3$ WE, $D_0 - D_3$			200 220	μΑ	$V_{\rm IN} = V_{\rm IH(max)}$
I _{EE}	Power Supply Current	-150	-100		mA	Inputs and Outputs Open

AC Performance Characteristics: V_{EE} = -5.2 V $\pm 5\%,$ V_{CC} = GND, ~T_{C} = 0^{\circ}\,C to $+75^{\circ}\,C$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
t _{ACS} t _{RCS} t _{AA}	Access/Recovery Times Chip Select Access Chip Select Recovery Address Access ²	4.5	4.5 4.5 6.5	6.0 6.0 9.0	ns ns ns	Figures 1 and 4
twsd twscs twsa twhd twhcs twha	Write Setup Times Data Chip Select Address Write Hold Times Data Chip Select Address	4.5 4.5 3.5 0 0.5 1.0	3.0 2.5 1.5 -0.5 0 -1.0		ns ns ns ns ns	Figures 1 and 3
t _{WR} t _{WS}	Write Recovery Time Write Disable Time		4.5 4.5	6.0 6.0	ns ns	Figures 1 and 4
tw	Write Pulse Width, Min	4.0	2.5		ns	Figures 1 and 3
t _{CS}	Chip Select Pulse Width, Min	4.0	2.5		ns	
t _{TLH} t _{THL}	Transition Time 20% to 80%, 80% to 20%	1.5	2.5	3.9	ns	Figures 1 and 4

1. See Family Characteristics for other dc specifications.

2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudo random testing pattern.

F10145A

Fig. 3 Write Modes

Write Enable Strobe

ADDRESS AND DATA INPUT SET-UP AND HOLD TIMES $(\overline{CS} = \text{LOW})$



CHIP SELECT SET-UP AND HOLD TIMES



Fig. 4 Read Modes

Address Input to Data Output ($\overline{WE} = HIGH$, $\overline{CS} = LOW$)

ADDRESS ACCESS TIME



Chip Select Input to Data Output (WE = HIGH)

CHIP SELECT ACCESS AND RECOVERY TIMES



Write Enable Input to Data Output $\overline{(CS} = LOW)$

WRITE RECOVERY, DISABLE TIMES



F10402 16 x 4-Bit Register File (RAM)

Memory and High Speed Logic

Description

The F10402 is a high-speed 64-bit Random Access Memory (RAM) organized as a 16-word by 4-bit array. External logic requirements are minimized by internal address decoding, while memory expansion and data busing are facilitated by the output disabling features of the Chip Select $\overline{(CS)}$ and Write Enable $\overline{(WE)}$ inputs.

A HIGH signal on \overline{CS} prevents read and write operations and forces the outputs to the LOW state. When \overline{CS} is LOW, the \overline{WE} input controls chip operations. A HIGH signal on \overline{WE} disables the Data input (D_n) buffers and enables readout from the memory location determined by the Address (A_n) inputs. A LOW signal on \overline{WE} forces the Q_n outputs LOW and allows data on the D_n inputs to be stored in the addressed location. Data exists in the same logical sense as presented at the data inputs, *i.e.*, the memory is non-inverting.

Pin Names

CS	Chip Select Input
$A_0 - A_3$	Address Inputs
$D_0 - D_3$	Data Inputs
WE	Write Enable Input
$Q_0 - Q_3$	Data Outputs

Logic Symbol





Connection Diagrams

16-Pin DIP (Top View)



16-Pin Flatpak (Top View)



Ordering Information (See Section 9)

Package	Order Code
Ceramic DIP	DC
Flatpak	FC

Logic Diagram



DC Performance Characteristics: V_{EE} = -5.2 V, V_{CC} = V_{CCA} = GND, T_C = 0° C to $+75^{\circ}$ C unless otherwise specified*

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
I _{IH}	Input HIGH Current All Inputs			300	μΑ	$V_{IN} = V_{IH(max)}$
I _{EE}	Power Supply Current	-170	-110	-70	mA	Inputs Open

*See Family Characteristic for other dc specifications.

		T _c =	$\mathbf{T}_{\mathbf{C}} = 0^{\circ} \mathbf{C} \mathbf{T}_{\mathbf{C}} = 25^{\circ} \mathbf{C}$		$T_C = 75^\circ C$				
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
t _{ACS} t _{RCS} t _{AA}	Access/Recovery Timing Chip Select Access Chip Select Recovery Address Access ¹	3.00	3.30 3.30 5.00	3.00	3.50 3.50 5.30	3.50	3.80 3.80 6.00	ns ns ns	Figures 1 and 4
twsd twscs twsa	Write Timing, Setup Data Chip Select Address Write Timing, Hold Data	0.50 1.50 1.00 0.50		0.50 1.50 1.00 0.50		0.80 1.50 1.00 0.50		ns ns ns	Figures 1 and 3 $T_W = 6$ ns
t _{WHCS} t _{WHA}	Chip Select Address	0.50 2.50		0.50 2.50		0.50 2.50		ns ns	
t _{WR} t _{WS}	Write Recovery Time Write Disable Time		4.00 3.00		4.00 3.00		4.50 3.50	ns ns	Figures 1 and 4
tw	Write Pulse Width, (LOW)	2.50		2.50		3.00		ns	5
t _{CS}	Chip Select Pulse Width, (LOW)	2.50		2.50		3.00		ns	rigures 1 and 3
t _{TLH} t _{THL}	Transition Time 20% to 80%, 80% to 20%	0.50	1.70	0.50	1.70	0.50	1.70	ns	Figures 1 and 4

AC Performance Characteristics: V_{EE} = -5.2 V $\pm 5\%$, V_{CC} = GND, Applies to Flatpack and DIP Packages

1. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudo random testing pattern.

Fig. 1 AC Test Circuit



Fig. 2 Input Levels



Notes

All Timing Measurements Referenced to 50% of Input Levels C_L = 30 pF including Fixture and Stray Capacitance $R_L = 50 \Omega$ to -2.0 V

Fig. 3 Write Modes

Write Enable Strobe

ADDRESS AND DATA INPUT SET-UP AND HOLD TIMES ($\overline{\text{CS}}$ = LOW)



CHIP SELECT SET-UP AND HOLD TIMES



Fig. 4 Read Modes

Address Input to Data Output ($\overline{WE} = HIGH$, $\overline{CS} = LOW$)





Chip Select Input to Data Output (WE = HIGH)

CHIP SELECT ACCESS AND RECOVERY TIMES



Write Enable Input to Data Output (CS = LOW) WRITE RECOVERY, DISABLE TIMES



F10415 1024 x 1-Bit Static Random Access Memory

Memory and High Speed Logic

Description

The F10415 is a 1024-bit read/write Random Access Memory (RAM), organized as 1024 words by one bit per word and designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and noninverting Data output lines, as well as an active-LOW Chip Select line.

- Address Access Time 10 ns Max
- Chip Select Access Time 5 ns Max
- Open-emitter Outputs for Easy Memory Expansion
- Power Dissipation 0.92 mW/Bit Typ
- Power Dissipation Decreases with Increasing
 Temperature

Pin Names

WE	Write Enable Input (Active LOW)
CS	Chip Select Input (Active LOW)
A0-A9	Address Inputs
D	Data Input
0	Data Output

Logic Symbol



VEE = Pin 8

Connection Diagram 16-Pin DIP (Top View)



Note

The 16-pin Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package





Functional Description

The F10415 is a fully decoded 1024-bit read/write random access memory, organized 1024 words by one bit. Bit selection is achieved by means of a 10-bit address, A_0 through A_9 .

One Chip Select input is provided for memory array expansion up to 2048 words without the need for external decoding. For larger memories, the fast chip select time permits the decoding of Chip Select, $\overline{(CS)}$ from the address without affecting system performance.

The read and write operations are controlled by the state of the active-LOW Write Enable (\overline{WE}) input. With \overline{WE} held LOW and the chip selected, the data at D is written into the addressed location. Since the write function is level triggered, data must be held stable for at least twSD(min) plus tw(min) plus twHD(min) to insure a valid write. To read, \overline{WE} is held HIGH and the chip selected. Non-inverted data is then presented at the output (O). The output of the F10415 is an unterminated emitter follower, which allows maximum flexibility in choosing output connection configurations. In many applications it is desirable to tie the outputs of several F10415 devices together to allow easy expansion. In other applications the wired-OR need not be used. In either case an external 50 Ω pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output.

Truth Table

	Inputs		Output	Mada
CS	WE	D	0	Mode
н	Х	х	L	Not Selected
L	L	L	L	Write "0"
L	L	н	L	Write "1"
L	н	х	Data	Read

H = HIGH Voltage Levels = -0.9 V (Nominal)

L = LOW Voltage Levels = -1.7 V (Nominal)

X = Don't Care

Data = Previously stored data

DC Performance Characteristic: $V_{EE} = -5.2 \text{ V}$, $V_{CC} = GND$, $T_C = 0^{\circ} \text{ C}$ to $+75^{\circ} \text{ C}$ unless otherwise specified¹

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
ίн	Input HIGH Current			220	μA	VIN = VIH (max)
հլ	Input LOW Current, \overline{CS} WE, A ₀ -A ₉ , D	0.5 -50		170	μA	VIN = VIL (min)
IEE	Power Supply Current	-200	-180		mA	Inputs and Output Open

AC Performance Characteristic: $V_{EE} = -5.2 V \pm 5\%$, $V_{CC} = GND$, Output Load = 50 Ω and 30 pF to -2.0 V, $T_C = 0^{\circ}C$ to +75° C

		F10415			
Symbol	Characteristic	Min	Max	Unit	Condition
	Read Timing				
tacs	Chip Select Access Time		5.0	ns	
t _{RCS}	Chip Select Recovery Time		5.0	ns	Figures 3a, 3b
taa	Address Access Time ²		10	ns	
	Write Timing				
tw	Write Pulse Width to Guarantee Writing ³	7.0		ns	
twsp	Data Setup Time Prior to Write	1.0		ns	
twhd	Data Hold Time after Write	2.0		ns	
twsa	Address Setup Time Prior to Write ³	1.0		ns	Figure 4
twнa	Address Hold Time after Write	2.0		ns	
twscs	Chip Select Setup Time Prior to Write	1.0		ns	
twhcs	Chip Select Hold Time after Write	2.0		ns	
t _{ws}	Write Disable Time		5.0	ns	
twr	Write Recovery Time		10	ns	

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
t _r t _f	Output Rise Time Output Fall Time		3.0 3.0		ns ns	Measured between 20% and 80% or 80% and 20%
Cin Cout	Input Pin Capacitance Output Pin Capacitance		4.0 7.0	5.0 8.0	pF pF	Measured with a Pulse Technique

1. See Family Characteristics for other dc specifications.

2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

3. Tw measured at $t_{WSA} = Min$, t_{WSA} measured at $t_W = Min$.
Fig. 1 AC Test Circuit



Notes

All Timing Measurements Referenced to 50% of Input Levels C_L = 30 pF including Fixture and Stray Capacitance R_L = 50 Ω to -2.0 V

Fig. 2 Input Levels



Fig. 3 Read Mode Timing

3a Read Mode Propagation Delay from Chip Select



3b Read Mode Propagation Delay from Address



Fig. 4 Write Mode Timing



Note

Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

Ordering Information



Packages and Outlines (See Section 9) D = Ceramic DIP F = Flatpak P = Plastic DIP

Temperature Range $C = 0^{\circ} C$ to +75° C, Case

Optional Processing QR = 160 Hour Burn In

Typical Application





F10422 256 x 4-Bit Static Random Access Memory

Memory and High Speed Logic

Description

The F10422 is a 1024-bit read/write Random Access Memory (RAM), organized 256 words by four bits per word. It is designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as four active-LOW Bit Select lines.

- Address Access Time 10 ns Max
- Bit Select Access Time 5.0 ns Max
- Four Bits Can be Independently Selected
- Open-emitter Outputs for Easy Memory Expansion
- Power Dissipation 0.92 mW/Bit Typ
- Power Dissipation Decreases with Increasing Temperature

Pin Names

WE	Write Enable Input (Active LOW)
BS ₀ – BS ₃	Bit Select Inputs (Active LOW)
A0-A7	Address Inputs
D0-D3	Data Inputs
O ₀ -O ₃	Data Outputs

Logic Symbol



 $V_{CC} = Pin 24$ $V_{CCA} = Pin 1$ $V_{EE} = Pin 12$

Connection Diagram

24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Logic Diagram



Functional Description

The F10422 is a fully decoded 1024-bit read/write random access memory, organized 256 words by four bits. Word selection is achieved by means of an 8-bit address, A₀ through A₇.

Four Bit Select inputs are provided for logic flexibility. For larger memories, the fast bit select access time permits the decoding of individual bit selects from the address without increasing address access time.

The read and write operations are controlled by the state of the active-LOW Write Enable (\overline{WE}) input. With \overline{WE} held LOW and the bit selected, the data at D₀-D₃ is written into the addressed location. Since the write function is level triggered, data must be held stable for at least twsD(min) plus tw(min) plus twHD(min) to insure a valid write. To read, \overline{WE} is held HIGH and the bit selected. Non-inverted data is then presented at the output (O₀-O₃).

The output of the F10422 is an unterminated emitter follower, which allows maximum flexibility in choosing

output connection configurations. In many applications it is desirable to tie the outputs of several F10422 devices together to allow easy expansion. In other applications the wired-OR need not be used. In either case an external 50 Ω pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output.

|--|

Inputs			Outputs	
BSn	WE	D _n	On	Mode
н	Х	х	L	Not Selected
L	L	L	L	Write "0"
L	L	н	L	Write "1"
L	н	X	Data	Read

Each bit has independent \overline{BS} , D, and O, but all have common \overline{WE} H = HIGH Voltage Levels = -0.9 V (Nominal)

L = LOW Voltage Levels = -1.7 V (Nominal)

X = Don't Care

Data = Previously stored data

DC Performance Characteristic: $V_{EE} = -5.2 \text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^{\circ} \text{ C}$ to $+75^{\circ} \text{ C}$ unless otherwise specified¹

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
Ін	Input HIGH Current			220	μA	$V_{IN} = V_{IH(max)}$
lιL	Input LOW Current, $\overline{BS}_0 - \overline{BS}_3$ WE, A ₀ -A ₇ , D ₀ -D ₃	0.5 50		170	μA	VIN = VIL (min)
IEE	Power Supply Current	-200	-180		mA	All Inputs and Outputs Open

AC Performance Characteristic: $V_{EE} = -5.2 V \pm 5\%$, $V_{CC} = V_{CCA} = GND$, Output Load = 50 Ω and 30 pF to -2.0 V, T_C = 0° C to +75° C

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
t _{ABS} t _{RBS} tAA	Read Timing Bit Select Access Time Bit Select Recovery Time Address Access Time ²			5.0 5.0 10	ns ns ns	Figures 3a, 3b
tw	Write Timing Write Pulse Width to Guarantee Writing ³	7.0			ns	
twsp	Data Setup Time prior to Write	1.0			ns	
twнD	Data Hold Time after Write	2.0			ns	
twsa	Address Setup Time prior to Write ³	1.0			ns	Figure 4
twнa	Address Hold Time after Write	2.0			ns	-
t _{WSBS}	Bit Select Setup Time prior to Write	1.0			ns	
t _{WHBS}	Bit Select Hold Time after Write	2.0			ns	
tws	Write Disable Time			5.0	ns	
twr	Write Recovery Time			10	ns	
tr	Output Rise Time		3.0		ns	Measured between 20% and
tf	Output Fall Time		3.0		ns	80% or 80% and 20%
CIN COUT	Input Pin Capacitance Output Pin Capacitance		4.0 7.0	5.0 8.0	pF pF	Measured with a Pulse Technique

1. See Family Characteristics for other dc specifications.

2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

3. Tw measured at $t_{WSA} = Min$, t_{WSA} measured at $t_W = Min$.

Fig. 1 AC Test Circuit



Notes

All Timing Measurements Referenced to 50% of Input Levels C_L = 30 pF including Fixture and Stray Capacitance R_L = 50 Ω to –2.0 V

Fig. 2 Input Levels



Fig. 3 Read Mode Timing

3a Read Mode Propagation Delay from Bit Select



3b Read Mode Propagation Delay from Address



Fig. 4 Write Mode Timing



Note

Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

Ordering Information



Packages and Outlines (See Section 9) D = Ceramic DIP F = Flatpak

Temperature Ranges $C = 0^{\circ} C$ to +75° C, Case

Optional Processing QR = 160 Hour Burn In



A Schlumberger Company

F10474 1024 x 4-Bit Static **Random Access Memory**

Memory and High Speed Logic

Description

The F10474 is a 4096-bit read/write Random Access Memory (RAM), organized 1024 words by four bits per word. It is designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as an active-LOW Chip Select line.

- Address Access Time 10 ns Max
- Chip Select Access Time 5 ns Max
- **Open-emitter Outputs for Easy Memory Expansion**
- Power Dissipation 0.29 mW/Bit Typ
- Power Dissipation Decreases with Increasing Temperature

Pin Names

WE	Write Enable Input (Acti	ve LOW)
A ₀ -A ₉	Address Inputs	e LOw)
D0-D3	Data Inputs	
O ₀ -O ₃	Data Outputs	and the second
Logic Symbol		1999 1997 1997

Logic Symbol



V_{CC} = Pin 24 VCCA = Pin 1 VEE = Pin 12 NC = Pin 10

Connection Diagram

24-Pin DIP (Top View)



Logic Diagram



Functional Description

The F10474 is a fully decoded 4096-bit read/write random access memory, organized 1024 words by four bits. Word selection is achieved by means of a 10-bit address, A_0 through A_9 .

The read and write operations are controlled by the state of the active-LOW Write Enable (\overline{WE}) input. With \overline{WE} held LOW and the chip selected, the data at D_0-D_3 is written into the addressed location. Since the write function is level triggered, data must be held stable for at least twsD(min) plus tw(min) plus twHD(min) to insure a valid write. To read, \overline{WE} is held HIGH and the chip selected. Non-inverted data is then presented at the outputs (O_0-O_3).

The output of the F10474 is an unterminated emitter follower, which allows maximum flexibility in choosing connection configurations. In many applications such as memory expansion, the outputs of many F10474 devices can be tied together. In other applications the wired-OR need not be used. In either case an external 50 Ω pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output when it is OFF.

Inputs		Outputs		
CS	WE	D _n	0 n	Mode
н	х	х	L	Not Selected
L	L	L	L	Write "0"
L	L	н	L	Write "1"
L	н	Х	Data	Read

H = HIGH Voltage Levels = -0.9 V (Nominal)

L = LOW Voltage Levels = -1.7 V (Nominal)

X = Don't Care

Data = Previously stored data



A Schlumberger Company

F10480 16,384 x 1-Bit Static **Random Access Memory**

Memory and High Speed Logic

Description

The F10480 is a 16.384-bit read/write Random Access Memory (RAM), organized 16,384 words by one bit per word and designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and noninverting Data output lines, as well as an active-LOW Chip Select line.

- Address Access Time 10 ns Max
- Open-emitter Output for Easy Memory Expansion
- Power Dissipation 0.05 mW/Bit Typ
- Power Dissipation Decreases with Increasing Temperature

Pin Names

-				A6 [
Pin Names				AL.
WE	Write Enable I	nput	t (Active LOW)	Pri
CS	Chip Select In	put	(Active LOW)	💦 💭 Vee [
A0-A13	Address Input	S		A March W
D	Data Input		- Weat	Wa
0	Data Output		n Caro a Tur	Note
			the Weall town	The 2
Logic Symb	ol		N Ph.	the D
			AL	
	18	19	[#] 17	

Logic Symbol



Connection Diagram

20-Pin DIP (Top View)



The 20-pin Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

Logic Diagram



Functional Description

The F10480 is a fully decoded 16,384-bit read/write random access memory, organized 16,384 words by one bit. Bit selection is achieved by means of a 14-bit address, A_0 through A_{13} .

One Chip Select input is provided for memory array expansion up to 32,768 words without the need for external decoding. For larger memories, the fast chip select time permits the decoding of Chip Select, (\overline{CS}) from the address without increasing address access time.

The read and write operations are controlled by the state of the active-LOW Write Enable (\overline{WE}) input. With \overline{WE} held LOW and the chip selected, the data at D is written into the addressed location. Since the write function is level triggered, data must be held stable for at least twsD(min) plus tw(min) plus twHD(min) to insure a valid write. To read, \overline{WE} is held HIGH and the chip selected. Non-inverted data is then presented at the output (O). The output of the F10480 is an unterminated emitter follower, which allows maximum flexibility in choosing output connection configurations. In many applications it is desirable to tie the outputs of several F10480 devices together. In other applications the wired-OR need not be used. In either case an external 50 Ω pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output when it is OFF.

Truth Table

Inputs		Output			
CS	WE	D	0	Mode	
н	х	х	L	Not Selected	
L	L	L	L	Write "0"	
L	L	н	L	Write "1"	
L	н	х	Data	Read	

H = HIGH Voltage Levels = -0.9 V (Nominal)

L = LOW Voltage Levels = -1.7 V (Nominal)

X = Don't Care

Data = Previously stored data

Notes

Notes

المرجوع والمتحال المحاج والمحاج والمحاج



TTL Family Specifications

Absolute Maximum Ratings:	Above which the useful
	me may be impared
Storage Temperature	-65° to +150°C
Supply Voltage Range	-0.5 V to +7.0 V
Input Voltage (dc) ⁽¹⁾⁽²⁾	-0.5 V to V _{CC} (RAMs)
	-1.5 V to V _{CC} (PROMs)
Voltage Applied to Outputs	$^{(2)(3)}$ -0.5 V to +5.5 V (RAMs)
(output HIGH)	-1.5 V to +5.5 V (PROMs)
Lead Temperature (Solderin	g, 10 sec) 300° C
Maximum Junction Tempera	ature (T_i) 175° C
Output Current	+20 mA

Guaranteed Operating Ranges

	Supply Voltage (V _{CC})	Case Temperature (T _{C)}	Maximum Low-Level Input Voltage (V _{IL})	Minimum H Input Voltag	igh-Level ge (V _{IH})
Commercial	$5.0~V\pm5\%$	0° C to +75° C	0.81/	2.1 V	2.0V
Military	$5.0~V\pm10\%$	-55° C to +125° C	0.01	(RAMs)	(PROMs)

Device Design Characteristics

Symbol	Characteristic	Тур	Unit	Condition
CIN	Input Pin Capacitance	4.0	pF	Measured with a Pulse
COUT	Output Pin Capacitance	7.0	pF	Technique

DC, FN and AC performance characteristics and test conditions listed with each device

Notes

- 1. Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.
- 2. These values may be exceeded as required during PROM programming.

3. Output current limit required.

4. Unless stated otherwise in individual device specification.

5. Functional testing done at input levels $V_{IL} = 0 V$, $V_{IH} = 3 V$.

6. PROM programmability verified through test row and test column.

7. PROM input levels on unprogrammed devices verified through testing of test row and test column.

93415/93L415 1024 x 1-Bit Static Random Access Memory

Memory and High Speed Logic

Description

The 93415 is a 1024-bit read/write Random Access Memory (RAM), organized 1024 words by one bit. It is designed for high speed cache, control and buffer storage applications. The device includes full on-chip decoding, separate Data input and non-inverting Data output, as well as an active LOW Chip Select line.

- Commercial Address Access Time 93415 — 25 to 60 ns Max
- Military Address Access Time 93415 — 30 to 70 ns Max
- Low Power Version Also Available (93L415)
- Features Open Collector Output
- Power Dissipation 0.46 mW/Bit Typ
- Power Dissipation Decreases with Increasing
 Temperature

Pin Names

CS	Chip Select Input (Active LOW)
$A_0 - A_9$	Address Inputs
WE	Write Enable Input (Active LOW)
D	Data Input
0	Data Output

Logic Symbol



GND = Pin 8

Connection Diagram 16-Pin DIP (Top View)

cs 🗌	1	16	Vcc
A0 🗖	2	15	D P
A1 🗖	3	14	. WE
A2	4	13	A 9
A3 🗌	5	12	A8
A4 🗌	6	11	▲ 7
۰ <u>–</u>	7	10	A6
	8	9	A ₅

Note:

The 16-pin Flatpak version has the same pinout connections as the Dual In-line package.

93415/93L415

Logic Diagram



Functional Description

The 93415 is a fully decoded 1024-bit read/write Random Access Memory organized 1024 words by one bit. Bit selection is achieved by means of a 10-bit address, A₀ through A₉.

One Chip Select input is provided for easy memory array expansion of up to 2048 bits without the need for external decoding. For larger memories, the fast chip select access time permits direct address decoding without an increase in overall memory access time.

The read and write functions of the 93415 are controlled by the state of the active LOW Write Enable (\overline{WE}) input. When \overline{WE} is held LOW and the chip is selected, the data at D is written into the location specified by the binary address present at A₀ through A₉. Since the write function is level triggered, data must be held stable at the data input for at least twSD(min) plus tw(min) plus twHD(min) to insure a valid write. When \overline{WE} is held HIGH and the chip selected, data is read from the addressed location and presented at the output (O). An open collector output is provided to allow maximum flexibility in output connection. In many applications such as memory expansion, the outputs of many 93415s can be tied together. In other applications the wired-OR is not used. In either case an external pull-up resistor of R_L value must be used to provide a HIGH at the output

when it is off. Any R_L value within the range specified below may be used.

$$\frac{V_{CC}(Max)}{I_{OL} - FO(1.6)} \le R_{L} \le \frac{V_{CC}(Min) - V_{OH}}{n(I_{CEX}) + FO(0.04)}$$

 R_L is in $k\Omega$

 $\label{eq:result} \begin{array}{l} n = number \mbox{ of wired-OR outputs tied together} \\ FO = number \mbox{ of TTL}.Unit Loads (UL) \mbox{ driven} \\ I_{CEX} = Memory \mbox{ Output Leakage Current} \\ V_{OH} = Required \mbox{ Output HIGH Level at Output Node} \\ I_{OL} = \mbox{ Output LOW Current} \end{array}$

The minimum R_L value is limited by the output current sinking ability. The maximum R_L value is determined by the output and input leakage current which must be supplied to hold the output at V_{OH}. One Unit Load = 40 μ A HIGH/1.6 mA LOW. FO_{MAX} = 5 UL.

Truth Table

Inputs			Output	
CS	WE	D	0	Mode
н	х	х	н	Not Selected
L	L	L	н	Write "0"
L	L	н	н	Write "1"
L	н	Х	Dout	Read

H = HIGH Voltage Level (2.4 V)

L = LOW Voltage Level (.5 V)

X = Don't Care (HIGH or LOW)

DC Characteristics: Over operating temperature ranges (Note 1)

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
VOL	Output LOW Voltage		0.3	0.45	V	$V_{CC} = Min$, $I_{OL} = 16 mA$
ViH	Input HIGH Voltage	2.1	1.6		V	Guaranteed Input HIGH Voltage for All Inputs ⁵
VIL	Input LOW Voltage		1.5	0.8	V	Guaranteed Input LOW Voltage for All Inputs ⁵
h	Input LOW Current		-250	-4007	μA	$V_{CC} = Max$, $V_{IN} = 0.4 V$
Ін	Input HIGH Current		1.0	40	μA	$V_{CC} = Max$, $V_{IN} = 4.5 V$
Т _{ІНВ}	Input Breakdown Current			1.0	mA	$V_{CC} = Max, V_{IN} = V_{CC}$
VIC	Input Diode Clamp Voltage		-1.0	-1.5	V	$V_{CC} = Max$, $I_{IN} = -10 \text{ mA}$
ICEX	Output Leakage Current		1.0	100	μA	$V_{CC} = Max, V_{OUT} = 4.5 V$
				65	mA	93L415-35, 93L415-45, 93L415-60 (commercial)
				75	mA	93L415-40, 93L415-50, 93L415-70 (military)
Icc	Power Supply Current			125	mA	93415-25, 93415-30 (commercial)
				135	mA	93415-30, 93415-40 (commercial)
				155	mA	93415A, 93415-45 (commercial)
				170	mA	93415-60 (military)
	[ĺ		$V_{CC} = Max$, Note 6

Notes

1. Typical values are at $V_{CC} = 5.0$ V. $T_C = +25^{\circ}\,C$ and maximum loading.

2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

3. Short circuit to ground not to exceed one second.

4. T_W measured at t_{WSA} = Min. t_{WSA} measured at t_W = Min.

5. Static condition only.

6. All inputs GND Output open

7. $I_{\rm IL}=-300~\mu A$ for 93L415

93415/93L415

Commercial

AC Performance Characteristics: V_{CC} = 5.0 \pm 5%, GND = 0 V, T_{C} = 0° C to +75° C

		93415-25		93415-30 93415A 93415-45		5-45			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
	Read Timing								
t _{ACS}	Chip Select Access Time		15		20		35	ns	Eiguros 2a
t _{RCS}	Chip Select Recovery Time		20		20		35	ns	riguies sa,
t _{AA}	Address Access Time ²		25		30		45	ns	30
	Write Timing								
tw	Write Pulse Width to Guarantee Writing ⁴	15		20		35		ns	
t _{WSD}	Data Setup Time Prior to Write	5		5		5		ns	
t _{WHD}	Data Hold Time after Write	5		5		5		ns	
t _{WSA}	Address Setup Time Prior to Write ⁴	5		5		5		ns	Figure 4
t _{WHA}	Address Hold Time after Write	5		5		5		ns	
t _{wscs}	Chip Select Setup Time Prior to Write	5		5		5		ns	
t _{wHCS}	Chip Select Hold Time after Write	5		5		5		ns	
t _{ws}	Write Enable to Output Disable		15		20		35	ns	
t _{wR}	Write Recovery Time		15		20		40	ns	
t _{WR}	Write Recovery Time (93415A)				25			ns	

Military

AC Performance Characteristics: V_{CC} = 5.0 V \pm 10%, GND = 0 V, T_{C} = 55° C to +125° C

		93415-30 93415-40		9341	5-60				
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
t _{ACS} t _{RCS} t _{AA}	Read Timing Chip Select Access Time Chip Select Recovery Time Address Access Time ²		20 20 30		25 25 40		45 50 60	ns ns ns	Figures 3a, 3b
tw twsd twhd twsa twha twscs twhcs tws tws tws	Write Timing Write Pulse Width to Guarantee Writing ⁴ Data Setup Time Prior to Write Data Hold Time after Write Address Setup Time Prior to Write ⁴ Address Hold Time after Write Chip Select Setup Time Prior to Write Chip Select Hold Time after Write Write Enable to Output Disable Write Recovery Time	20 5 5 5 5 5 5 5	20 20	25 5 10 5 5 5 5	25 25	40 5 15 5 5 5	45 50	ns ns ns ns ns ns ns ns	Figure 4

Notes on page 4-7

Commercial

AC Performance Characteristics: V_{CC} = 5.0 \pm 5%, GND = 0 V, T_{C} = 0° C to +75° C

		93L415-35		93L415-35 93L415-45		93L415-60			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
t _{ACS} t _{RCS} t _{AA}	Read Timing Chip Select Access Time Chip Select Recovery Time Address Access Time ²		25 25 35		30 30 45		40 40 60	ns ns ns	Figures 3a, 3b
tw twsd twhd twsa twha twscs twhcs tws tws tws	Write Timing Write Pulse Width to Guarantee Writing ⁴ Data Setup Time Prior to Write Data Hold Time after Write Address Setup Time Prior to Write ⁴ Address Hold Time after Write Chip Select Setup Time Prior to Write Chip Select Hold Time after Write Write Enable to Output Disable Write Recovery Time	30 5 5 5 5 5 5 5	20 30	35 5 5 5 5 5 5 5	25 35	45 5 10 5 5 5	45 45	ns ns ns ns ns ns ns ns ns	Figure 4

Military

AC Performance Characteristics: V_{CC} = 5.0 V \pm 10%, GND = 0 V, T_{C} = 55° C to +125° C

		93L415-40 93L415-50		93L415-70					
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
t _{ACS} t _{RCS} t _{AA}	Read Timing Chip Select Access Time Chip Select Recovery Time Address Access Time ²		30 25 40		35 30 50		45 50 70	ns ns ns	Figures 3a, 3b
tw twsd twhd twsa twha twscs twhcs tws tws tws	Write Timing Write Pulse Width to Guarantee Writing ⁴ Data Setup Time Prior to Write Data Hold Time after Write Address Setup Time Prior to Write ⁴ Address Hold Time after Write Chip Select Setup Time Prior to Write Chip Select Hold Time after Write Write Enable to Output Disable Write Recovery Time	35 5 10 5 5 5 5	25 30	40 5 10 5 5 5	30 40	50 10 10 10 10 10	45 55	ns ns ns ns ns ns ns ns	Figure 4

Notes on preceding page

4-9

93415/93L415





*Includes jig and probe capacitance

3a Read Mode Propagation Delay from Chip Select

Fig. 3 Read Mode Timing



3b Read Mode Propagation Delay from Address





Fig. 4 Write Mode Timing



Notes

- 1. Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.
- 2. Input voltage levels for worst case AC test are 3.0/0.0 V.

Ordering Information

Part Number	Access Time (ns)	Power (mA)	Temperature Range	Package	Order Code
93415-25	25	125	0° C to +75° C	XX	93415XX25
93415A	30	155	0° C to +75° C	ХХ	93415AXX
93415-30	30	125	0° C to +75° C	ХХ	93415XX30
93415-30	30	135	-55° C to +125° C	ΥY	93415YY30
93L415-35	35	65	0° C to +75° C	ХХ	93L415XX35
93415-40	40	135	-55° C to +125° C	ΥY	93415YY40
93L415-40	40	75	-55° C to +125° C	ΥY	93L415YY40
93415-45	45	155	0° C to +75° C	ХХ	93415XX
93L415-45	45	65	0° C to +75° C	ХХ	93L415XX45
93L415-50	50	75	-55° C to +125° C	YY	93L415YY50
93L415-60	60	65	0° C to +75° C	ХХ	93L415XX
93415-60	60	170	-55° C to +125° C	YY	93415YY
93L415-70	70	75	-55° C to +125° C	ΥY	93L415YY

Packages and Optional Processing (See Section 9)

XX — Commercial

Without Optional Processing	With Optional Processing				
DC	DCQR	— Ceramic Dip			
FC	FCQR	— Cerpak			
LC	LCQR	- Leadless Chip Carrier			
PC	PCQR	 Plastic Dip 			

YY - Military

Without Optional Processing	
DM	
FM	
LM	

With Optional Processing

DMQB	- Ceramic Dip
FMQB	— Cerpak

FMQB — Cerpak LMQB — Leadless Chip Carrier

Optional Processing

- QB = Mil Std 883
 - Method 5004 and 5005, Level B
- QR = Commercial Device with
 - 160 Hour Burn in or Equivalent

93422 256 x 4-Bit Static Random Access Memory

Memory and High Speed Logic

Description

The 93422 is a 1024-bit read/write Random Access Memory (RAM), organized 256 words by four bits. It is designed for high speed cache, control and buffer storage applications. The 93422 is available in two speeds, "standard" speed and an "A" grade. The device includes full on-chip decoding, separate Data inputs and non-inverting Data outputs, as well as two Chip Select lines.

- Commercial Address Access Time 93422 — 45 ns Max 93422A — 35 ns Max
- Military Address Access Time 93422 — 60 ns Max
- 93422A 45 ns Max
- Fully TTL Compatible
- Features Three State Outputs
- Power Dissipation 0.46 mW/Bit Typ
- Power Dissipation Decreases with Increasing Temperature

Pin Names

Address Inputs
Data Inputs
Chip Select Input (Active LOW)
Chip Select Input (Active HIGH)
Write Enable Input (Active LOW)
Output Enable Input (Active LOW)
Data Outputs

Logic Symbol



Connection Diagrams

22-Pin DIP (Top View)



24-Pin Flatpak (Top View)







Logic Diagram



Functional Description

The 93422 is a fully decoded 1024-bit Random Access Memory organized 256 words by four bits. Word selection is achieved by means of an 8-bit address, A_0 through A_7 .

Two Chip Select inputs, inverting and non-inverting, are provided for logic flexibility. For larger memories, the fast chip select access time permits the decoding of the chip selects from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE}) input. When \overline{WE} is

held LOW and the chip is selected, the data at D_0-D_3 is written into the addressed location. Since the write function is level-triggered, data must be held stable for at least twsD(min) plus tw(min) plus twHD(min) to insure a valid write. To read, \overline{WE} is held HIGH and the chip selected. Non-inverted data is then presented at the outputs (O_0-O_3).

The 93422 has 3-state outputs which provide active pull-ups when enabled and high output impedance when disabled. This allows optimization of word expansion in bus organized systems.

Truth Table

	Inp	outs		Outputs		
ŌE	CS ₁	CS ₂	WE	3-State	Mode	
Х	н	Х	Х	HIGH Z	Not Selected	
Х	х	L	х	HIGH Z	Not Selected	
L	L	н	н	D _{OUT}	READ	
Х	L	н	L	HIGH Z	WRITE	
н	L	н	X	HIGH Z	Output Disabled	

H = HIGH Voltage Level (2.4 V)

L = LOW Voltage Level (.5 V)

X = Don't Care (HIGH or LOW)

High Z = High-Impedance

DC Performance Characteristics: Over operating temperature ranges (Note 1)

Symbol	Characteristic	Min	Тур	Max	Unit	Condition		
Vol	Output LOW Voltage		0.3	0.45	V	$V_{CC} = Min$, $I_{OL} = 8 mA$		
ViH	Input HIGH Voltage	2.1	1.6		V	Guaranteed Input HIGH Voltage for All Inputs ⁵		
VIL	Input LOW Voltage		1.5	0.8	V	Guaranteed Input LOW Voltage for All Inputs ⁵		
Vон	Output HIGH Voltage	2.4			V	$V_{CC} = Min, I_{OH} = -5.2 \text{ mA}$		
ΙL	Input LOW Current		-150	-300	μA	$V_{CC} = Max$, $V_{IN} = 0.4 V$		
I _{IH}	Input HIGH Current		1.0	40	μA	$V_{CC} = Max$, $V_{IN} = 4.5 V$		
I _{IHB}	Input Breakdown Current			1.0	mA	$V_{CC} = Max, V_{IN} = V_{CC}$		
Vic	Input Diode Clamp Voltage		-1.0	-1.5	V	$V_{CC} = Max, I_{IN}$	=-10 mA	
I _{OZH} I _{OZL}	Output Current (HIGH Z)			50 -50	μA	$V_{CC} = Max, V_{OUT} = 2.4 V$ $V_{CC} = Max, V_{OUT} = 0.5 V$		
los	Output Current Short Circuit to Ground	-10		-70	mA	V _{CC} = Max, Note 3		
lcc	Power Supply Current			120 130	mA	Commercial Military V _{CC} = Max All Inputs GN All Outputs C		

Notes

1. Typical values are at V_{CC} = 5.0 V. T_{C} = +25° C and maximum loading.

2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

3. Short circuit to ground not to exceed one second.

4. T_W measured at t_{WSA} = Min. t_{WSA} measured at t_W = Min.

5. Static condition only.

93422

Commercial

AC Performance Characteristics: $V_{CC} = 5.0 \text{ V} \pm 5\%$, GND = 0 V, $T_C = 0^{\circ} \text{ C}$ to $+75^{\circ} \text{ C}$

		A		Std			
Symbol	Characteristic	Min	Max	Min	Max	Unit	Condition
	Read Timing						
tacs	Chip Select Access Time		30		30	ns	
tzrcs	Chip Select to HIGH Z		30		30	ns	
taos	Output Enable Access Time		30		30	ns	Figures 3a, 3b, 3c
tzros	Output Enable to HIGH Z		30		30	ns	
taa	Address Access Time ²		35		45	ns	
	Write Timing						
tw	Write Pulse Width to Guarantee Writing 4	25		30		ns	
twsp	Data Setup Time Prior to Write	5		5		ns	
twнD	Data Hold Time after Write	5		5		ns	
twsa	Address Setup Time Prior to Write 4	5		5		ns	Figure 4
twha	Address Hold Time after Write	5		5		ns	
twscs	Chip Select Setup Time Prior to Write	5		5		ns	
twncs	Chip Select Hold Time after Write	5		5		ns	
tzws	Write Enable to HIGH Z		35		35	ns	
twr	Write Recovery Time		35		40	ns	

Military

AC Performance Characteristics: V_{CC} = 5.0 V \pm 10%, GND = 0 V, T_{C} = -55^{\circ}C to +125°C

		A		Std			
Symbol	Characteristic	Min	Max	Min	Мах	Unit	Condition
	Read Timing						
tacs	Chip Select Access Time		35		45	ns	
tzrcs	Chip Select to HIGH Z		35		45	ns	
taos	Output Enable Access Time		35		45	ns	Figures 3a, 3b, 3c
tzros	Output Enable to HIGH Z		35		45	ns	
taa	Address Access Time ²		45		60	ns	
	Write Timing						
tw	Write Pulse Width to Guarantee Writing ⁴	35		40		ns	
twsp	Data Setup Time Prior to Write	5		5		ns	
twhd	Data Hold Time after Write	5		5		ns	
twsa	Address Setup Time Prior to Write 4	5		5		ns	Figure 4
twнa	Address Hold Time after Write	5		5		ns	
twscs	Chip Select Setup Time Prior to Write	5		5		ns	
twhcs	Chip Select Hold Time after Write	5		5		ns	
tzws	Write Enable to HIGH Z		40		45	ns	
twR	Write Recovery Time		40		50	ns	

Notes on preceding page

AC Test Output Load Fig. 1







LOAD B

*Includes jig and probe capacitance

Fig. 2 AC Test Input Levels



Fig. 3 Read Mode Timing

Read Mode Propagation Delay from Address а

3 ns



CS1 CHIP SELECTS 50% CS₂ tacs **t**ZRCS HIGH Z HIGH Z LOADA 50% 0.5 V DATA OUTPUTS 0.5 V 50% LOAD B HIGH Z HIGH Z

3b Read Mode Propagation Delay from Chip Select

3c Read Mode Propagation Delay from Output Enable



4

3 ns

93422

Fig. 4 Write Mode Timing



Notes

1. Timing Diagram represents one solution which results in an optimum cycle time. Timing may be

changed to fit various applications as long as the worst case limits are not violated.

2. Input voltage levels for worst case AC test are 3.0/0.0 V.

Ordering Information



93L422 256 x 4-Bit Static Random Access Memory

Memory and High Speed Logic

Description

The 93L422 is a 1024-bit read/write Random Access Memory (RAM), organized 256 words by four bits. It is designed for high speed cache, control and buffer storage applications. The 93L422 is available in two speeds, "standard" speed and an "A" grade. The device includes full on-chip decoding, separate Data inputs and non-inverting Data outputs, as well as two Chip Select lines.

- Commercial Address Access Time 93L422 — 60 ns Max 93L422A — 45 ns Max
- Military Address Access Time 93L422 — 75 ns Max 93L422A — 55 ns Max
- Fully TTL Compatible
- Features Three State Outputs
- Power Dissipation 0.25 mW/Bit Typ
- Power Dissipation Decreases with Increasing Temperature

Pin Names

A0-A7	Address Inputs
D0-D3	Data Inputs
CS ₁	Chip Select Input (Active LOW)
CS ₂	Chip Select Input (Active HIGH)
WE	Write Enable Input (Active LOW)
OE	Output Enable Input (Active LOW)
O ₀ -O ₃	Data Outputs

Logic Symbol





24-Pin Flatpak (Top View)



24-Pin Leadless Chip Carrier (Top View)



93L422



Functional Description

The 93L422 is a fully decoded 1024-bit Random Access Memory organized 256 words by four bits. Word selection is achieved by means of an 8-bit address, A_0 through A_7 .

Two Chip Select inputs, inverting and non-inverting, are provided for logic flexibility. For larger memories, the fast chip select access time permits the decoding of the chip selects from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE}) input. When \overline{WE} is

held LOW and the chip is selected, the data at D_0-D_3 is written into the addressed location. Since the write function is level-triggered, data must be held stable for at least twsD(min) plus tw(min) plus twHD(min) to insure a valid write. To read, \overline{WE} is held HIGH and the chip selected. Non-inverted data is then presented at the outputs (O_0-O_3).

The 93L422 has 3-state outputs which provide active pull-ups when enabled and high output impedance when disabled. This allows optimization of word expansion in bus organized systems.

Truth Table

Inputs				Outputs	
ŌĒ	CS ₁	CS ₂	WE	3-State	Mode
х	н	х	х	HIGH Z	Not Selected
х	Х	L	x	HIGH Z	Not Selected
L	L	н	н	D _{OUT}	READ
х	L	н	L	HIGH Z	WRITE
н	L	н	X	HIGH Z	Output Disabled

H = HIGH Voltage Level (2.4 V)

L = LOW Voltage Level (.5 V)

X = Don't Care (HIGH or LOW)

High Z = High-Impedance

DC Performance Characteristics: Over operating temperature ranges (Note 1)

Symbol	Characteristic	Min	Тур	Max	Unit	Condition			
VOL	Output LOW Voltage		0.3	0.45	V	V _{CC} = Min, I _{OL}	= 8 mA		
Viн	Input HIGH Voltage	2.1	1.6		v	Guaranteed Input HIGH Voltage for All Inputs ⁵			
VIL	Input LOW Voltage		1.5	0.8	v	Guaranteed Input LOW Voltage for All Inputs 5			
Vон	Output HIGH Voltage	2.4			V	$V_{CC} = Min, I_{OH} = -5.2 \text{ mA}$			
h	Input LOW Current		-150	-300	μA	$V_{CC} = Max, V_{IN} = 0.4 V$			
I _{IH}	Input HIGH Current		1.0	40	μA	V _{CC} = Max, V _{IN}	1 = 4.5 V		
I _{IHB}	Input Breakdown Current			1.0	mA	V _{CC} = Max, V _{IN}	$V_{CC} = Max, V_{IN} = V_{CC}$		
ViC	Input Diode Clamp Voltage		-1.0	-1.5	V	V _{CC} = Max, I _{IN}	=-10 mA		
Iozh Iozl	Output Current (HIGH Z)			50 -50	μA	$V_{CC} = Max, V_{OUT} = 2.4 V$ $V_{CC} = Max, V_{OUT} = 0.5 V$			
los	Output Current Short Circuit to Ground	-10		-70	mA	V _{CC} = Max, Note 3			
Icc	Power Supply Current			80 90	mA	Commercial Military	V _{CC} = Max All Inputs GND All Outputs Oper		

Notes

1. Typical values are at $V_{CC} = 5.0$ V. $T_{C} = +25^{\circ}\,C$ and maximum loading.

2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

3. Short circuit to ground not to exceed one second.

4. $T_{\rm W}$ measured at $t_{\rm WSA}$ = Min. $t_{\rm WSA}$ measured at $t_{\rm W}$ = Min. 5. Static condition only.

4
Commercial

AC Performance Characteristics: $V_{CC} = 5.0 \text{ V} \pm 5\%$, GND = 0 V, $T_C = 0^{\circ} \text{ C}$ to $+75^{\circ} \text{ C}$

			4	S	td		
Symbol	Characteristic	Min	Max	Min	Max	Unit	Condition
tacs tzrcs taos tzros taa	Read Timing Chip Select Access Time Chip Select to HIGH Z Output Enable Access Time Output Enable to HIGH Z Address Access Time ²		30 30 30 30 45		35 35 35 35 60	ns ns ns ns ns	Figures 3a, 3b, 3c
tw twsd twhd twsa twha twscs twhcs tzws twr	Write Timing Write Pulse Width to Guarantee Writing ⁴ Data Setup Time Prior to Write Data Hold Time after Write Address Setup Time Prior to Write ⁴ Address Hold Time after Write Chip Select Setup Time Prior to Write Chip Select Hold Time after Write Write Enable to HIGH Z Write Recovery Time	30 5 5 5 5 5 5 5	35 40	45 5 5 5 5 5 5 5	40 45	ns ns ns ns ns ns ns ns ns	Figure 4

Military

AC Performance Characteristics: V_{CC} = 5.0 V \pm 10%, GND = 0 V, T_C = -55°C to +125°C

			4	S	Std		
Symbol	Characteristic	Min	Max	Min	Max	Unit	Condition
tace	Read Timing		40		45	ne	
tzrcs	Chip Select to HIGH Z		40		45	ns	
tAOS	Output Enable Access Time		40		45	ns	Figures 3a, 3b, 3c
tzros	Output Enable to HIGH Z		40		45	ns	
taa	Address Access Time ²		55		75	ns	
	Write Timing						
tw	Write Pulse Width to Guarantee Writing ⁴	40		55		ns	
twsp	Data Setup Time Prior to Write	5		5		ns	
twhd	Data Hold Time after Write	5		5		ns	
twsa	Address Setup Time Prior to Write ⁴	5	ļ	5		ns	Figure 4
twнa	Address Hold Time after Write	5		5		ns	
twscs	Chip Select Setup Time Prior to Write	5		5		ns	
twhcs	Chip Select Hold Time after Write	5		5		ns	
tzws	Write Enable to HIGH Z		45		45	ns	
twr	Write Recovery Time		50		50	ns	

Notes on preceding page

Fig. 1 AC Test Output Load





LOAD B

*Includes jig and probe capacitance

Fig. 2 AC Test Input Levels



Read Mode Timing Fig. 3



3b Read Mode Propagation Delay from Chip Select



3c Read Mode Propagation Delay from Output Enable



93L422



Fig. 4 Write Mode Timing

Notes

1. Timing Diagram represents one solution which results in an optimum cycle time. Timing may be

changed to fit various applications as long as the worst case limits are not violated.

2. Input voltage levels for worst case AC test are 3.0/0.0 V.

Ordering Information



Speed Selection

Blank = Standard Speed A = 'A' Grade (Commercial Only)

Packages and Outlines (See Section 9)

Temperature Range

 $C = 0^{\circ}C$ to $+75^{\circ}C$ M = -55°C to +125°C

Optional Processing

QB = Mil Std 883

- Method 5004 and 5005, Level B QR = Commercial Device with
- L = Leadless Chip Carrier
- P = Plastic DIP

D = Ceramic DIP

F = Flatpak

160 Hour Burn In or Equivalent

93425/93L425 1024 x 1-Bit Static Random Access Memory

Memory and High Speed Logic

Description

The 93425 is a 1024-bit read/write Random Access Memory (RAM), organized 1024 words by one bit. It is designed for high speed cache, control and buffer storage applications. The device includes full on-chip decoding, separate Data input and non-inverting Data output, as well as an active LOW Chip Select line.

- Commercial Address Access Time 953425 — 25 to 60 ns Max
- Military Address Access Time 93425 — 30 to 70 ns Max
- Low Power Version Also Available (93L425)
- Features Three State Output
- Power Dissipation Decreases with Increasing Temperature

Pin Names

CS	Chip Select (Active LOW)
A0-A9	Address Inputs
WE	Write Enable (Active LOW)
D	Data Input
0	Data Output

Logic Symbol



GND = Pin 8

Connection Diagram 16-Pin DIP (Top View)



Note:

The 16 pin Flatpak version has the same pinout connections as the Dual In-line package.

Logic Diagram



Functional Description

The 93425 is a fully decoded 1024-bit read/write Random Access Memory organized 1024 words by one bit. Bit selection is achieved by means of a 10-bit address, A₀ through A₉.

One Chip Select input is provided for easy memory array expansion of up to 2048 bits without the need for external decoding. For larger memories, the fast chip select access time permits direct address decoding without an increase in overall memory access time.

The read and write functions of the 93425 are controlled by the state of the active LOW Write Enable (\overline{WE}) input. When \overline{WE} is held LOW and the chip is selected, the data at D is written into the location specified by the binary address present at A₀ through A₉. Since the write function is level triggered, data must be held stable at the data input for at least twsD(min) plus tw(min) plus twHD(min) to insure a valid write. When \overline{WE} is held HIGH and the chip selected, data is read from the addressed location and presented at the output (O). The 93425 has a three-state output which provides an active pull-up or pull-down when enabled and a high impedance (HIGH Z) state when disabled. The active pull-up provides drive capability for high capacitive loads while the high impedance state allows optimization of word expansion in bus organized systems.

Truth Table

Inputs			Output	
ĊS	WE	D	0	Mode
Н	х	х	HIGH Z	Not Selected
L	L	L	HIGH Z	Write "0"
L	L	н	HIGH Z	Write "1"
L	н	х	Dout	Read

H = HIGH Voltage Level (2.4 V)

L = LOW Voltage Level (.5 V)

X = Don't Care (HIGH or LOW)

DC Perto	rmance Characteristics: Over	operating	g temperat	ure ranges	6 (Note 1)	
Symbol	Characteristic	Min	Тур	Max	Unit	Condition
Vol	Output LOW Voltage		0.3	0.45	V	$V_{CC} = Min$, $I_{OL} = 16 \text{ mA}$
ViH	Input HIGH Voltage	2.1	1.6		V	Guaranteed Input HIGH Voltage for All Inputs ⁵
VIL	Input LOW Voltage		1.5	0.8	V	Guaranteed Input LOW Voltage for All Inputs ⁵
Vон	Output HIGH Voltage	2.4			V	$V_{CC} = Min$, $I_{OH} = -5.2 \text{ mA}$
۱L	Input LOW Current		-250	-4007	μA	$V_{CC} = Max, V_{IN} = 0.4 V$
Тін	Input HIGH Current		1.0	40	μA	$V_{CC} = Max$, $V_{IN} = 4.5 V$
I _{IHB}	Input Breakdown Current			1.0	mA	$V_{CC} = Max, V_{IN} = V_{CC}$
Vic	Input Diode Clamp Voltage		-1.0	-1.5	v	$V_{CC} = Max$, $I_{IN} = -10 \text{ mA}$
I _{OZH} I _{OZL}	Output Current (HIGH Z)			50 -50	μA	$V_{CC} = Max, V_{OUT} = 2.4 V$ $V_{CC} = Max, V_{OUT} = 0.5 V$
los	Output Current Short Circuit to Ground			-100	mA	V _{CC} = Max, <i>Note</i> 3
				65	mA	93L425-35, 93L425-45,
				75	mA	93L425-60 (commercial) 93L425-40, 93L425-50, 93L425-70 (military)
			i	125	mA	93425-25, 93425-30
ICC	Power Supply Current			135	mA	(commercial) 93425-30, 93425-40 (commercial)
				155	mA	93425A, 93425-45 (commercial)
				170	mA	93425-60 (military) V _{CC} = Max, <i>Note 6</i>

. . . . **.**..

Notes

1. Typical values are at V_{CC} = 5.0 V. T_{C} = +25° C and maximum loading.

2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

3. Short circuit to ground not to exceed one second.

4. T_W measured at $t_{WSA} = Min. t_{WSA}$ measured at $t_W = Min.$

5. Static condition only.

6. All inputs GND

Output open

7. $I_{IL} = -300 \ \mu A$ for 93L425

Commercial

AC Performance Characteristics: V_{CC} = 5.0 \pm 5%, GND = 0 V, T_{C} = 0° C to +75° C

		9342	25-25	9342 934	25-30 25A	93425-45			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
	Read Timing		45		00		05		
^I ACS	Chip Select Access Time		15		20		30	ns	Figures 3a,
tzrcs	Address Access Time ²		20 25		30		45	ns	3b
	Write Timing								
tw	Write Pulse Width to Guarantee Writing ⁴	15		20		35		ns	
t _{WSD}	Data Setup Time Prior to Write	5		5		5		ns	· · ·
t _{WHD}	Data Hold Time after Write	5		5		5		ns	
t _{WSA}	Address Setup Time Prior to Write ⁴	5		5		5		ns	Figure 4
t _{WHA}	Address Hold Time after Write	5		5		5		ns	
twscs	Chip Select Setup Time Prior to Write	5		5		5		ns	
t _{wHCS}	Chip Select Hold Time after Write	5		5		5		ns	
t _{zws}	Write Enable to HIGH Z		15		20		35	ns	
t _{WR}	Write Recovery Time		15		20		40	ns	
t _{WR}	Write Recovery Time (93425A)				25			ns	

Military

AC Performance Characteristics: V_{CC} = 5.0 V \pm 10%, GND = 0 V, T_{C} = -55^{\circ} C to +125° C

		9342	25-30	9342	25-35	93425-60			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
t _{ACS} t _{ZRCS} t _{AA}	Read Timing Chip Select Access Time Chip Select to HIGH Z Address Access Time ²		20 20 30		25 25 35		45 50 60	ns ns ns	Figures 3a, 3b
tw twsd twhd twsa twha twscs twhcs tzws tzws twr	Write Timing Write Pulse Width to Guarantee Writing ⁴ Data Setup Time Prior to Write Data Hold Time after Write Address Setup Time Prior to Write ⁴ Address Hold Time after Write Chip Select Setup Time Prior to Write Chip Select Hold Time after Write Write Enable to HIGH Z Write Recovery Time	20 5 5 5 5 5 5 5	20 20	25 5 10 5 5 5 5	25 25	40 5 15 5 5 5	45 50	ns ns ns ns ns ns ns ns ns	Figure 4

Notes on preceding page

Commercial

AC Performance Characteristics: V_{CC} = 5.0 \pm 5%, GND = 0 V, T_{C} = 0° C to +75° C

			25-35	93L425-45		93L425-60			
Symbol	Characteristic	Min	Мах	Min	Max	Min	Max	Unit	Condition
t _{ACS} t _{ZRCS} t _{AA}	Read Timing Chip Select Access Time Chip Select to HIGH Z Address Access Time ²		25 25 35		30 30 45		40 40 60	ns ns ns	Figures 3a, 3b
tw twsp twhp twsa twha twss twhcs twhcs tws tzws	Write Timing Write Pulse Width to Guarantee Writing ⁴ Data Setup Time Prior to Write Data Hold Time after Write Address Setup Time Prior to Write ⁴ Address Hold Time after Write Chip Select Setup Time Prior to Write Chip Select Hold Time after Write Write Enable to HIGH Z Write Becovery Time	30 5 5 5 5 5 5 5 5	20	35 5 5 5 5 5 5 5	25	45 5 10 5 5 5 5	45	ns ns ns ns ns ns ns ns	Figure 4a, 4b

Military

AC Performance Characteristics: V_{CC} = 5.0 V \pm 10%, GND = 0 V, T_{C} = -55^{\circ} C to +125° C

		93L4	25-40	93L425-50		93L425-70			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
t _{ACS} t _{ZRCS} t _{AA}	Read Timing Chip Select Access Time Chip Select to HIGH Z Address Access Time ²		30 25 40		35 30 50		45 50 70	ns ns ns	Figures 3a, 3b
tw twsd twhd twsa twha twscs twhcs tzws twr	Write Timing Write Pulse Width to Guarantee Writing ⁴ Data Setup Time Prior to Write Data Hold Time after Write Address Setup Time Prior to Write ⁴ Address Hold Time after Write Chip Select Setup Time Prior to Write Chip Select Hold Time after Write Write Enable to HIGH Z Write Recovery Time	35 5 10 5 5 5	25 30	40 5 10 5 5 5 5	30 40	50 10 10 10 10 10 5	45 55	ns ns ns ns ns ns ns ns	Figure 4a, 4b

Notes on page 4-27

Fig. 1 AC Test Output Load







LOAD B *Includes jig and probe capacitance

Fig. 2 AC Test Input Levels



Fig. 3 Read Mode Timing

3a Read Mode Propagation Delay from Chip Select



3b Read Mode Propagation Delay from Address



4

Fig. 4 Write Mode Timing



Notes

1. Timing Diagram represents one solution which results in an optimum cycle time. Timing may be

changed to fit various applications as long as the worst case limits are not violated.

2. Input voltage levels for worst case AC test are 3.0/0.0 V.

Part Number	Access Time (ns)	Power (mA)	Temperature Range	Package	Order Code
93425-25	25	125	0° C to +75° C	ХХ	93425XX25
93425A	30	155	0° C to +75° C	XX	93425AXX
93425-30	30	125	0° C to +75° C	ХХ	93425XX30
93425-30	30	135	-55° C to +125° C	YY	93425YY30
93L425-35	35	65	0° C to +75° C	ХХ	93L425XX35
93425-40	40	135	-55° C to +125° C	YY	93425YY40
93L425-40	40	75	-55° C to +125° C	YY	93L425YY40
93425-45	45	155	0° C to +75° C	ХХ	93425XX
93L425-45	45	65	0° C to +75° C	XX	93L425XX45
93L425-50	50	75	-55° C to +125° C	YY	93L425YY50
93L425-60	60	65	0° C to +75° C	ХХ	93L425XX
93425-60	60	170	-55° C to +125° C	YY	93425YY
93L425-70	70	75	-55° C to +125° C	YY	93L425YY

Ordering Information

Packages and Optional Processing (See Section 9)

XX — Commercial

Without Optional Processing	With Optional Processing				
DC	DCQR — Ceramic Dip				
FC	FCQR — Cerpak				
LC	LCQR — Leadless Chip Car	rier			
PC	PCQR — Plastic Dip				

YY — Military

Without Optional Processing	W
DM	D
FM	FI
LM	1.1

ith Optional Processing

DMQB	— Ceramic Dip
FMQB	— Cerpak
LMQB	- Leadless Chip Carrier

Optional Processing

QB = Mil Std 883

Method 5004 and 5005, Level B

QR = Commercial Device with

160 Hour Burn in or Equivalent



Preliminary Information

Description

The 93425H is a 1024-bit read/write Random Access Memory (RAM), organized 1024 words by one bit. It is designed for high speed cache, control and buffer storage applications. The device includes full on-chip decoding, separate Data input and non-inverting Data output, as well as an active LOW Chip Select line.

- Address Access Time 93425H-20 — 20 ns Max 93425H-25 — 25 ns Max
- Features Three-State Output
- Power Supply Current 125 mA Max
- Power Dissipation Decreases with Increasing Temperature
- Plug-in replacement for the Intel 2125H

Pin Names

Chip Select (Active LOW)
Address Inputs
Write Enable (Active LOW)
Data Input
Data Output

Logic Symbol



V_{CC} = Pin 16 GND = Pin 8 93425H 1025 x 1-Bit Static Random Access Memory

Memory and High Speed Logic

Connection Diagram

16-Pin DIP (Top View)



Note:

The 16 pin Flatpak version has the same pinout connections as the Dual In-line package.

Logic Diagram



Functional Description

The 93425H is a fully decoded 1024-bit read/write Random Access Memory organized 1024 words by one bit. Bit selection is achieved by means of a 10-bit address, A₀ through A₉.

One Chip Select input is provided for easy memory array expansion of up to 2048 bits without the need for external decoding. For larger memories, the fast chip select access time permits direct address decoding without an increase in overall memory access time.

The read and write functions of the 93425H are controlled by the state of the active LOW Write Enable (\overline{WE}) input. When \overline{WE} is held LOW and the chip is selected, the data at D is written into the location specified by the binary address present at A₀ through A₉. Since the write function is level triggered, data must be held stable at the data input for at least twsD(min) plus tw(min) plus twHD(min) to insure a valid write. When \overline{WE} is held HIGH and the chip selected, data is read from the addressed location and presented at the output (O). The 93425H has a three-state output which provides an active pull-up or pull-down when enabled and a high impedance (HIGH Z) state when disabled. The active pull-up provides drive capability for high capacitive loads while the high impedance state allows optimization of word expansion in bus organized systems.

Truth Table

	Inputs		Output	
CS	WE	D	0	Mode
н	х	х	HIGH Z	Not Selected
L	L	L	HIGH Z	Write "0"
L	L	н	HIGH Z	Write "1"
L	н	х	Dout	Read

H = HIGH Voltage Level (2.4 V)

L = LOW Voltage Level (.5 V)

X = Don't Care (HIGH or LOW)

DC Performance Characteristics: Over operating temperature ranges (Note 1)						
Symbol	Characteristic	Min	Тур	Max	Unit	Condition
Vol	Output LOW Voltage		0.3	0.45	V	$V_{CC} = Min, I_{OL} = 16 mA$
VIH	Input HIGH Voltage	2.1	1.6		v	Guaranteed Input HIGH Voltage for All Inputs ⁵
VIL	Input LOW Voltage		1.5	0.8	v	Guaranteed Input LOW Voltage for All Inputs ⁵
Vон	Output HIGH Voltage	2.4			V	$V_{CC} = Min$, $I_{OH} = -5.2 \text{ mA}$
կլ	Input LOW Current		-250	-400	μA	$V_{CC} = Max, V_{IN} = 0.4 V$
Тін	Input HIGH Current		1.0	40	μA	$V_{CC} = Max$, $V_{IN} = 4.5 V$
І _{ІНВ}	Input Breakdown Current			1.0	mA	$V_{CC} = Max, V_{IN} = V_{CC}$
Vic	Input Diode Clamp Voltage		-1.0	-1.5	V	$V_{CC} = Max$, $I_{IN} = -10 \text{ mA}$
I _{CZH} I _{CZL}	Output Current (HIGH Z)			50 -50	μA	$V_{CC} = Max, V_{OUT} = 2.4 V$ $V_{CC} = Max, V_{OUT} = 0.5 V$
los	Output Current Short Circuit to Ground			-100	mA	V _{CC} = Max, <i>Note</i> 3
lcc	Power Supply Current			125	mA	V _{CC} = Max All Inputs GND Output Open

DC Performance Characteristics: Over operating temperature ranges (Noto 1)

Notes

- 1. Typical values are at $V_{\rm CC} = 5.0$ V. $T_{\rm C} = +25^{\circ}\,{\rm C}$ and maximum loading.
- 2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
- 3. Short circuit to ground not to exceed one second.
- 4. Two measured at t_{WSA} = Min. t_{WSA} measured at t_W = Min. 5. Static condition only.

			-						
		93425H-20		93425H-20 93425H		93425H-25			
Symbol	Characteristic	Min	Max	Min	Мах	Unit	Condition		
	Read Timing								
tacs	Chip Select Access Time		15		15	ns			
tzrcs	Chip Select to HIGH Z		20		20	ns	Figures 3a, 3b		
tAA	Address Access Time ²		20		25	ns			
	Write Timing								
tw	Write Pulse Width to Guarantee Writing ⁴	15		20		ns			
twsp	Data Setup Time Prior to Write	0		0		ns			
twнD	Data Hold Time after Write	0		0		ns			
twsa	Address Setup Time Prior to Write ⁴	5		5		ns	Figures 4a, 4b		
twнa	Address Hold Time after Write	0		0		ns			
twscs	Chip Select Setup Time Prior to Write	5		5		ns			
twncs	Chip Select Hold Time after Write	0		0		ns			
tzws	Write Enable to HIGH Z		15		15	ns			
twr	Write Recovery Time		15		15	ns			

AC Performance Characteristics: V_{CC} = 5.0 V \pm 5%, GND = 0 V, T_{C} = 0° C to +75° C

Notes on preceding page

Fig. 1 AC Test Output Load







LOAD B

*Includes jig and probe capacitance

Fig. 2 AC Test Input Levels



Fig. 3 Read Mode Timing

3a Read Mode Propagation Delay from Chip Select



3b Read Mode Propagation Delay from Address



Fig. 4 Write Mode Timing



Notes

- 1. Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.
- 2. Input voltage levels for worst case AC test are 3.0/0.0 V.

Ordering Information



Packages and Outlines (See Section 9)

- D = Ceramic DIP
- F = Flatpak
- L = Leadless Chip Carrier
- P = Plastic DIP

Temperature Range $C = 0^{\circ}C$ to $+75^{\circ}C$

Optional Processing

QR = Commercial Device with 160 Hour Burn in or Equivalent

Speed Selection

20 = 20 ns 25 = 25 ns

93479 256 x 9-Bit Static Random Access Memory

Memory and High Speed Logic

Description

The 93479 is a 2304-bit read/write Random Access Memory (RAM), organized as 256 words by nine bits per word. It is ideally suited for scratchpad, small buffer and other applications where the number of required words is small and where the number of required bits per word is relatively large. The ninth bit can be used to provide parity for 8-bit word systems.

- Commercial Address Time 93479 — 45 ns Max 93479A — 35 ns Max
- Military Address Access Time 93479 — 60 ns Max 93479A — 45 ns Max
- Common Data Input/Output
- Features Three State Output
- Power Dissipation 0.29 mW/Bit Typ

Pin Names

A0-A7	Address Inputs
DQ ₀ -DQ ₈	Data Input/Outputs
OE	Output Enable Input (Active LOW)
WE	Write Enable Input (Active LOW)
CS	Chip Select Input (Active LOW)

Logic Symbol





Connection Diagram 22-Pin DIP (Top View)



Logic Diagram



Functional Description

The 93479 is a fully decoded 2304-bit random access memory organized 256 words by nine bits. Word selection is achieved by means of an 8-bit address, A₀ to A₇.

The Chip Select input provides for memory array expansion. For larger memories, the fast chip select access time permits decoding without an increase in overall memory access time.

The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE}) input. With \overline{WE} held LOW, the chip selected, and the output disabled, the data at DQ₀-DQ₈ is written into the addressed location. Since the write function is level triggered, data must be held stable for at least t_{WSD(min)} plus t_{W(min)} plus t_{WHD(min)} to insure a valid write. To read, \overline{WE} is held HIGH, the chip selected and the outputs enabled. Non-inverted data is then presented at the outputs DQ₀-DQ₈.

The 93479 has three-state outputs which provides an active pull-up or pull-down when enabled and a high impedance (HIGH Z) state when disabled. The active pull-ups provide drive capability for high capacative loads while the high impedance state allows optimization of word expansion in bus organized systems. During writing, the output is held in the high impedance state.

Truth Table

	Inputs		Data In/Out	
CS	ŌĒ	WE	DQ ₀ -DQ ₈	Mode
Х	н	Х	HIGH Z	Output Disabled
н	Х	Х	HIGH Z	R/W Disabled
L	L	н	Data Out	Read
L	н	L	Data In	Write

H = HIGH Voltage Level (2.4 V)

L = LOW Voltage Level (.5 V)

X = Don't Care (HIGH or LOW)

HIGH Z = High Impedance State

			, i		· /			
Symbol	Characteristic	Min	Тур	Max	Unit	Condition		
Vol	Output LOW Voltage		0.3	0.5	V	V _{CC} = Min, I _{OL}	= 8.0 mA	
Vон	Output HIGH Voltage	2.4			V	V _{CC} = Min, I _{OH}	= -5.2 mA	
VIH	Input HIGH Voltage	2.1	1.6		v	Guaranteed Input HIGH Voltage for All Inputs ⁵		
VIL	Input LOW Voltage		1.5	0.8	v	Guaranteed Input LOW Voltage for All Inputs ⁵		
l _{IL}	Input LOW Current		-250	-400	μA	$V_{CC} = Max, V_{IN} = 0.4 V$		
I _{IH}	Input HIGH Current		1.0	40	μA	$V_{CC} = Max$, $V_{IN} = 4.5 V$		
I _{IHB}	Input Breakdown Current			1.0	mA	$V_{CC} = Max, V_{IN} = V_{CC}$		
I _{OZH} I _{OZL}	Output Current (HIGH Z)		-50	50 -400	μΑ μΑ	V _{CC} = Max, V _{OUT} = 2.4 V V _{CC} = Max, V _{OUT} = 0.5 V		
VIC	Input Diode Clamp Voltage		-1.0	-1.5	V	V _{CC} = Max, I _{IN}	=-10 mA	
los	Output Current Short Circuit to Ground			-70	mA	V _{CC} = Max, Note 3		
lcc	Power Supply Current			185 200	mA	Commercial Military	V _{CC} = Max All Inputs GND All Outputs Open	

DC Performance Characteristics: Over operating temperature ranges (Note 1)

Notes

1. Typical values are at V_{CC} = 5.0 V. T_{C} = +25° C and maximum loading.

- 2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
- 3. Short circuit to ground not to exceed one second.
- 4. T_W measured at t_{WSA} = Min. t_{WSA} measured at t_W = Min. 5. Static condition only.

93479

AC Performance Characteristics: V_{CC} = 5.0 V \pm 5%, GND = 0 V, T_C = 0° C to +75° C Std Α Symbol Characteristic Min Max Min Max Unit Condition **Read Timing** 1.00 Chip Select Access Time 25 05

tacs tzrcs taos tzros tzros taa	Chip Select Access Time Chip Select to HIGH Z Output Enable Access Time Output Enable to HIGH Z Address Access Time ²		25 25 25 25 35		25 25 25 25 45	ns ns ns ns	Figures 3a, 3b, 3c
tw tso tHO twSD twHD twSA twHA twSCS twHCS	Write Timing Write Pulse Width to Guarantee Writing ⁴ Output Enable Setup Time Data Enable Hold Time Data Setup Time Prior to Write Data Hold Time after Write Address Setup Time Prior to Write ⁴ Address Hold Time after Write Chip Select Setup Time Prior to Write Chip Select Hold Time after Write	25 5 25 5 5 5 5 5 5 5		25 5 25 5 5 5 5 5 5 5 5		ns ns ns ns ns ns ns ns ns	Figure 4

Military

Commercial

AC Performance Characteristics: V_{CC} = 5.0 V \pm 10%, GND = 0 V, T_{C} = -55^{\circ}\,C to $+125^{\circ}\,C$

		Α		A Std			
Symbol	Characteristic	Min	Max	Min	Max	Unit	Condition
	Read Timing						
tacs	Chip Select Access Time		30		40	ns	
tzrcs	Chip Select to HIGH Z		30		40	ns	
taos	Output Enable Access Time		30		40	ns	Figures 3a, 3b, 3c
tzros	Output Enable to HIGH Z		30		40	ns	
taa	Address Access Time ²		45		60	ns	
	Write Timing						
tw	Write Pulse Width to Guarantee Writing ⁴	40		40		ns	
tso	Output Enable Setup Time	5		5		ns	
tнo	Data Enable Hold Time	5		5		ns	
twsp	Data Setup Time Prior to Write	50		50		ns	Figure 4
twнD	Data Hold Time after Write	10		10		ns	
twsa	Address Setup Time Prior to Write ⁴	10		10		ns	
twнa	Address Hold Time after Write	10		10		ns	
twscs	Chip Select Setup Time Prior to Write	10		10		ns	
twncs	Chip Select Hold Time after Write	10		10		ns	

Notes on preceding page

Fig. 1 AC Test Load Output Load







*Includes jig and probe capacitance

Fig. 3 Read Mode Timing

3a Read Mode Propagation Delay from Chip Select to Output







3b Read Mode Propagation Delay from Address to Output

3c Read Mode Propagation Delay from Output Enable



Fig. 4 Write Mode Timing



* These timing parameters are only necessary to guarantee High Z state during the entire write cycle

Notes

- 1. Timing Diagram represents one solution which results in an optimum cycle time. Timing may be
- changed to fit various applications as long as the worst case limits are not violated.
- 2. Input voltage levels for worst case AC test are 3.0/0.0 V.

Ordering Information



Speed Selection

Blank = Standard Speed A = 'A' Grade

Packages and Outlines (See Section 9) D = Ceramic DIP

Temperature Range

 $C = 0^{\circ}C \text{ to } +75^{\circ}C$ $M = -55^{\circ}C \text{ to } +125^{\circ}C$

Optional Processing

QB = Mil Std 883 Method 5004 and 5005, Level B

QR = Commercial Device with

160 Hour Burn In or Equivalent

Notes

Notes



F1600 65,536 x 1-Bit Static Random Access Memory

Memory and High Speed Logic

Description

The F1600 is a 65,536-bit fully static asynchronous random access memory, organized as 65,536 words by 1-bit, using high-performance CMOS technology. The F1600 is based on an advanced isoplanar oxide isolation process: fully-implanted CMOS technology with sub-2 micron design rules and high-performance tantalum silicide interconnects. The high-density NMOS memory array and the CMOS peripheral circuits provide fast access time plus low active and standby power.

- Single +5 V Operation (±10%)
- Fully Static: No Clock or Timing Strobe Required
- Fast Access Time: 45 ns/55 ns/70 ns (Maximum)
 - Low Power Dissipation: 70 mA Maximum (Active) 20 mA Maximum (Standby—TTL Levels) 9 mA Maximum (Standby—Full Rail)
- Directly TTL Compatible—All Inputs and Outputs
- Separate Data Input and Three-State Output
- Available in a 22-Pin DIP or LCC

Pin Names

A ₀ -A ₁₅	Address Inputs
Ē	Chip Enable
Ŵ	Write Enable
D	Data Input
Q	Data Output
V _{CC}	Power (5.0 V)
GND	Ground (0 V)

Logic Symbol

V_{CC} = Pin 22 GND = Pin 11



13

Connection Diagrams 22-Pin DIP (Top View)



22-Pin Leadless Chip Carrier (Top View)



Absolute Maximum Ratings

Voltage on Any Pin With	
Respect to GND	-2.0V to 7.0V
Storage Temperature	-55°C to 150°C
Operating Temperature	0°C to 70°C
Power Dissipation	1.0 W

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions $T_A = 0$ to $70^{\circ}C$

Symbol	Characteristic	Min.	Тур.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	v
V _{IH}	Input HIGH Voltage	2.2		6.0	v
VIL	Input LOW Voltage	-0.5		0.8	v

All voltages are referenced to GND pin = 0V.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.



		F	1600-4	5	F	1600-5	5	F	1600-7	0		
Symbo	Characteristic	Min	Тур.	Max	Min	Тур.	Мах	Min	Тур.	Max	Unit	Condition
I _{IN}	Input Leakage Current (allinputs)			±5			±5			±5	uA	$V_{CC} = 5.5V,$ $V_{IN} = 0V \text{ to } V_{CC}$
I _{OUT}	Output Leakage Current (on Q)			±10			±10			±10	uA	$\overline{E} = V_{IH}$ $V_{OUT} = 0V \text{ to } V_{CC}$
I _{CCI}	Operation Power Supply Current		40	70		40	70		40	70	mA	$\overline{E} = V_{IL}$ Output Open
I _{CC2}	Dynamic Operating Supply Current		40	70		40	70		40	70	mA	Min. Read Cycle Time Duty Cycle = 100%
I _{SB1}	Standby Supply Current		5	20		5	20		5	20	mA	$\overline{E} \ge V_{IH}$, see note 1
I _{SB2}	Full Standby Supply Current		0.02	9.0		0.02	9.0		0.02	9.0	mA	see note 2
I _{OS}	Output Current Short Circuit to Ground			-125			-125			-125	mA	$V_{CC} = 5.5V$ Duration Not to Exceed 1 Second
V _{OL}	OutputLOWVoltage			0.4			0.4			0.4	V	I _{OL} = 8.0 mA
V _{он}	OutputHIGHVoltage	2.4			2.4			2.4			v	$I_{OH} = -4.0 \text{ mA}$

DC Operating Characteristics: T_{A} = 0° C to 70° C, V_{CC} = 5.0 V \pm 10%

AC Test Conditions³

Input Pulse Levels	GND to 3.0 V
Input Rise and Fall Times	5 ns
Input and output Timing Reference Levels	1.5 V
Output Load See Figure	ures 1 and 2

Capacitance⁴ $T_A = 25^{\circ}C$, f = 1.0 MHz

Symbol	Parameter	Max.	Units	Conditions
CIN	Input Capacitance	5	pF	$V_{IN} = 0 V$
C _{OUT}	Output Capacitance	6	pF	V _{OUT} = 0 V

Truth Table

Mode	Ē	Ŵ	D	Q	Power Level
Standby	н	х	х	HIGH Z	Standby
Read	L	Н	х	D	Active
Write	L	L	D	HIGH Z	Active

HIGH Z = High impedance

D = Valid data bit

 $\mathbf{X} = \mathbf{Don't}$ care

Notes

1. This parameter is measured with E HIGH (chip deselected) and inputs at valid TTL levels.

2. This parameter is measured with input levels either $\ge V_{CC} - 0.2 \text{ V}$ or $\ge 0.2 \text{ V}$, including \overline{E} which must be $\ge V_{CC} - 0.2 \text{ V}$. This condition results in significant reduction in current in the input buffer circuitry and consequently a lower overall level.

3. Operation to specifications guaranteed 2.0 ms after $\rm V_{CC}$ applied.

4. This parameter is sampled and not 100% tested.

Figure 1 Output Load



Figure 2 Output Load

(for tehaz, telax, twlaz, twhax)



AC Operating Conditions and Characters: Read Cycle T_{A} = 0°C to 70°C, V_{CC} = 5.0 V \pm 10%

	Symbol			F160	00-45	F160	00-55	F160	0-70		
No.	Standard	Alternate	Parameter	Min	Max	Min	Max	Min	Max	Unit	Notes
1	t _{AVAV}	t _{RC}	Address Valid to Address Valid (Read Cycle Time)	45		55		70		ns	5,6,9
2	t _{AVQV}	t _{AA}	Address Valid to Output Valid (Address Access Time)		45		55		70	ns	5
3	t _{AXQX}	t _{oH}	Address Invalid to Output Valid (Output Hold Time)	5		5		5		ns	
4	t _{ELEH}	t _{RC}	Chip Enable Low to Chip Enable High (Read Cycle Time)	45		55		70		ns	6,9
5	t _{ELQV}	t _{ACS}	Chip Enable Low to Output Valid (Chip Enable Access Time)	· · ·	45		55		70	ns	6
6	t _{ELQX}	t _{LZ}	Chip Enable Low to Output Invalid (Chip Enable to Output Active)	5		5		5		ns	
7	t _{EHQZ}	t _{HZ}	Chip Enable High to Output High Z (Chip Enable to Output Disable)	0	20	0	25	0	30	ns	10
8	t _{ELICCH}	t _{PU}	Chip Enable Low to Power Up	0		0		0		ns	
9	t _{EHICCL}	t _{PD}	Chip Enable High to Power Down		45		45		45	ns	

Notes on page 5-9

Timing Waveforms

Read Cycle 1 (Where \overline{E} is active prior to address change \overline{W} High)



	Symbol			F1600-45		E160	0 55	E160	0.70		
	Symbol			FIOL	10-45	FIOU	0-55	FIOU	0-70		
No.	Standard	Alternate	Parameter	Min	Max	Min	Max	Min	Max	Unit	Notes
10	t _{AVAV}	t _{wc}	Address Valid to Address Valid (Write Cycle Time)	45		55		70		ns	7,8,9
11	t _{ELWH}	t _{CW}	Chip Enable to Write High (Chip Enable to End of Write)	40		45		55		ns	11
12	t _{AVWH}	t _{AW}	Address Valid to Write High (Address Setup to End of Write)	40		45		55		ns	11
13	t _{whax}	t _{wR}	Write High to Address Don't Care (Address Hold After End of Write)	5		5		5		ns	11
14	t _{wLWH}	t _{WP}	Write Low to Write High (Write Pulse Width)	30		35		40		ns	11
15	t _{AVWL}	t _{AS}	Address Valid to Write Low (Address Setup to Begin. of Write)	10		10		10		ns	11
16	t _{DVWH}	t _{DW}	Data Valid to Write High (Data Setup to End of Write)	20		25		30		ns	11
17	t _{whdx}	t _{DH}	Write High to Data Don't Care (Data Hold After End of Write)	5		5		5		ns	11
18	t _{wLQZ}	t _{wz}	Write Low to Output High Z (Write Enable to Output Disable)	0	20	0	25	0	30	ns	10
19	t _{wHQX}	t _{ow}	Write High to Output Don't Care (Output Active After End of Write)	0		0		0		ns	

AC Operating Conditions and Characters: Write Cycle 1 T_A = 0° C to 70° C, V_{CC} = 5.0 V \pm 10%

Notes on page 5-9

Read Cycle 2 (Where address is valid prior to \overline{E} becoming active. \overline{W} =HIGH)





Write Cycle 1 (\overline{W} controlled, where \overline{E} is active prior to \overline{W} becoming active.)

Write Cycle 2 (\overline{E} controlled, where \overline{W} is active prior to \overline{E} becoming active. See Note 9.)



	Syn	Symbol	F160	0-45	F1600-55		F1600-70				
No.	Standard	Alternate	Parameter	Min	Max	Min	Max	Min	Max	Unit	Notes
20	t _{AVEL}	t _{AS}	Address Valid to Chip Enable Low (Address Set Up)	0		0		0		ns	
21	t _{ELEH}	t _{CW}	Chip Enable Low to Chip Enable High (Write Cycle Time)	45		55		70		ns	11
22	t _{EHAX}	t _{wR}	Chip Enable High to Address Don't Care (Addr. Hold After End of Write)	5		5		5		ns	
23	t _{AVEH}	t _{AW}	Address Valid to Chip Enable High (Address Setup to End of Write)	40		45		55		ns	
24	t _{ELWH}	t _{WP}	Chip Enable Low to Write High (Write Pulse Width)	30		35		40		ns	11
25	t _{DVEH}	t _{DW}	Data Valid to Chip Enable High (Data Setup to End of Write)	20		25		30		ns	
26	t _{EHDX}	t _{DH}	Chip Enable High to Data Don't Care (Data Hold)	5		5		5		ns	

AC Operating Conditions and Characters: Write Cycle 2 T_A = 0° C to 70° C, V_{CC} = 5.0 V \pm 10%

Notes

5. Read Cycle 1 assumes that Chip Enable (Ē) occurs before the addresses are valid. Timing considerations are referenced to the edges of Address Valid.

6. Read Cycle 2 assumes that Address Valid occurs prior to Chip Enable (E). Timing considerations are referenced to the edges of Chip Enable.

- Since a write cycle can only occur during intervals where both E and W are LOW, Write Cycle 1 assumes that W is the latter of the two signals to go LOW (active) and is also the first of the two signals to go HIGH (inactive). Consequently, timing considerations are referenced to the edges of W rather than E.
- 8. Write Cycle 2 assumes that, of the two control signals, E and W, E is the latter of the two to go LOW (active) and is also the first of the two to go HIGH (inactive). Consequently timing considerations are referenced to the edges of E rather than W. In applications where the Data Input and Data Output pins are tied together, this timing arrangement has the advantage of preventing bus conflicts on the data pins since the output buffers remain disabled throughout the cycle.

9. All READ and WRITE cycle timings are referenced from the last bit to become valid address to the first transitioning address.

- 10. Transition to HIGH IMPEDANCE state is measured ±500 mV.from steady state voltage with specified loading in Figure 2. This parameter is sampled, not 100% tested.
- 11. Since Write Enable (W) is gated internally with Chip Enable (Ē), the value of W during periods where E is HIGH is irrelevant (i.e., don't care). Thus, whenever W transitions to the LOW state prior to E, all timing references will be to the falling edge of E rather than W. Similarly, whenever E transitions to the HIGH state prior to W, all timing references will be to the rising edge of E rather than W.

12. Input pulse levels 0 to 3.0 Volts.

13. Input rise and fall times are assumed to be 5 ns. Timing measurement reference levels are 1.5 Volts.
F1600

Timing Parameter Abbreviations



The transition definitions used in this data sheet are:

- H = transition to high
- $\mathbf{L} = \text{transition to low}$
- $\mathbf{V} = \text{transition to valid}$
- X = transition to invalid or don't care
- Z = transition to off (high impedance)

Ordering Information

Part Number	Access Time	Temperature Range	Package	Ordering Information
F1600-45	45 ns	0°C to 70°C	Side-brazed	1600DC45
F1600-45	45 ns	0°C to 70°C	Leadless Chip Carrier	1600LC45
F1600-55	55 ns	0°C to 70°C	Side-brazed	1600DC55
F1600-55	55 ns	0°C to 70°C	Leadless Chip Carrier	1600LC55
F1600-70	70 ns	0°C to 70°C	Side-brazed	1600DC70
F1600-70	70 ns	0°C to 70°C	Leadless Chip Carrier	1600LC70



F1600 65,536 x 1-Bit Static RAM Military Temperature Range

Memory and High Speed Logic

Description

The F1600 is a 65,536-bit fully static asynchronous random access memory, organized as 65,536 words by 1-bit, using high-performance CMOS technology. The F1600 is based on an advanced isoplanar oxide isolation process: fully-implanted CMOS technology with sub-2 micron design rules and high-performance tantalum silicide interconnects. The high-density NMOS memory array and the CMOS peripheral circuits provide fast access time plus low active and standby power.

- Single +5 V Operation (±10%)
- Fully Static: No Clock or Timing Strobe Required
- Fast Access time: 55 ns/70 ns (Maximum)
- Specifications Guaranteed Over Full Military Temperature Range (-55° C to +125° C)
- Low Power Dissipation: 70 mA Maximum (Active) 20 mA Maximum (Standby—TTL Levels) 9 mA Maximum (Standby—Full Rail)
- Directly TTL Compatible—All Inputs and Outputs

13

- Separate Data Input and Three-State Output
- Available in a 22-Pin DIP or LCC

Pin Names

A ₀ -A ₁₅	Address Inputs
Ē	Chip Enable
\overline{w}	Write Enable
D	Data Input
Q	Data Output
V _{cc}	Power (5.0 V)
GND	Ground (0 V)



V_{CC} = Pin 22 GND = Pin 11



Connection Diagrams 22-Pin DIP (Top View)



22-Pin Leadless Chip Carrier (Top View)



Absolute Maximum Ratings

Voltage on Any Pin With Respect	
to GND	-2.0 V to 7.0 V
Storage Temperature Range	-65° C to 150° C
Operating Temperature Range	-55° C to +125° C
Power Dissipation	1.0 W
Maximum Junction Temperature (T _J)	+150° C
Thermal Resistance, Junction to Case	15° C/W
$(\theta_{\rm JC})$: Case (Side-Brazed DIP)	

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating condition for extended periods may affect device reliability.

Recommended Operating Ranges $T_A = -55^{\circ}$ C to $+125^{\circ}$ C

Symbol	Characteristic	Min.	Тур.	Max.	Unit
V _{cc}	Supply Voltage	4.5	5.0	5.5	v
V _{IH}	Input HIGH Voltage	2.2		6.0	v
VIL	Input LOW Voltage	-0.5		0.8	v

All voltages are referenced to GND pin = 0V.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.



Functional Block Diagram

		F16	00-55	F16	00-70				
Symbol	Characteristic	Min	Max	Min	Max	Unit	Condition		
I _{IN}	Input Leakage Current (All inputs)		±5		±5	uA	V _{CC} = 5.5 V, V _{IN} = 0 V and 5.5 V		
I _{OUT}	Output Leakage Current (on Q)		±10		±10	uA	$\overline{E} = V_{IH}$ $V_{OUT} = 0 V and 5.5 V$		
I _{CC1}	Operating Power Supply Current		70		70	mA	$\overline{E} = V_{IL},$ Output Open		
I _{CC2}	Dynamic Operating Supply Current		70		70	mA	Min. Read Cycle Time Duty cycle = 100%		
I _{SB1}	Standby Supply Current		20		20	mA	$\overline{E} \ge V_{IH},$ see note 1		
I _{SB2}	Full Standby Supply Current		9.0		9.0	mA	see note 2		
l _{os}	Output Current Short Circuit To Ground		125		-125	mA	V _{CC} = 5.5V Duration Not to Exceed 1 Second		
V _{OL}	Output LOW Voltage		0.4		0.4	V	I _{OL} = 8.0 mA		
V _{OH}	Output HIGH Voltage	2.4		2.4		V	I _{OH} = -4.0 MA		

DC Operating Characteristics: $T_A = -55^{\circ}$ C to $+125^{\circ}$ C, $V_{CC} = 5.0$ V \pm 10%

Notes on page 5-17

AC Test Conditions³

Input Pulse Levels	GND to 3.0 V
Input Rise and Fall Times	
Input and output Timing Refere	ence Levels 1.5 V
Output Load	See Figures 1 and 2

 $\textbf{Capacitance}^{\textbf{4}} \text{ T}_{\textbf{A}} = 25^{\circ} \text{ C}, \text{ f} = 1.0 \text{ MHz}$

Symbol	Parameter	Max.	Units	Conditions
CIN	Input Capacitance	5	pF	V _{IN} = 0 V
C _{OUT}	Output Capacitance	6	pF	$V_{OUT} = 0 V$
NI-1	5 47			

Notes on page 5-17



Truth Table⁵

Mode	Ē	Ŵ	D	Q	Power Level
Standby	н	X	X	HIGH Z	Standby
Read	L	н	х	D	Active
Write	L	L	D	HIGH Z	Active

HIGH Z = High impedance

D = Valid data bit

X = Don't care



	Syn	nbol		F160	00-55	F160	00-70		
No.	Standard	Alternate	Parameter	Min	Max	Min	Max	Unit	Notes
1	t _{avac}	t _{RC}	Address Valid to Address Valid (Read Cycle Time)	55		70		ns	6,7,10
2	t _{AVQV}	t _{AA}	Address Valid to Output Valid (Address Access Time)		55		70	ns	6
3	t _{AXQX}	t _{он}	Address Invalid to Output Invalid (Output Hold Time)	5		5		ns	
4	t _{ELEH}	t _{RC}	Chip Enable Low to Chip Enable High (Read Cycle Time)	55		70		ns	7,10
5	t _{ELQV}	t _{ACS}	Chip Enable Low to Output Valid (Chip Enable Access Time)		55		70	ns	7
6	t _{ELQX}	t _{LZ}	Chip Enable Low to Output Invalid (Chip Enable to Output Active)	5		5		ns	4
7	t _{EHQZ}	t _{HZ}	Chip Enable High to Output High Z (Chip Disable to Output Disable)	0	35	0	40	ns	4,11
8	t _{ELICCH}	t _{PU}	Chip Enable Low to Power Up	0		0		ns	4
9	t _{EHICCL}	t _{PD}	Chip Enable High to Power Down		45		45	ns	4

AC Operating Conditions and Characteristics: Read Cycle $T_{A}=-55^{\circ}\,C$ to $+125^{\circ}\,C,\,V_{CC}=5.0$ V $\pm10\%$

Notes on page 5-17

Timing Waveforms

Read Cycle 1 (Where \overline{E} is active prior to address change. $\overline{W} = HIGH$)



Read Cycle 2 (Where address is valid prior to \overline{E} becoming active. $\overline{W} = HIGH$)



	Syn	nbol		F160	0-55	F160	0-70		
No.	Standard	Alternate	Parameter	Min	Max	Min	Max	Unit	Notes
10	t _{AVAV}	t _{wc}	Address Valid to Address Valid (Write Cycle Time)	55		70		ns	8,9,10
11	t _{elwh}	t _{CW}	Chip Enable to Write High (Chip Enable to End of Write)	50		55		ns	12
12	t _{avwh}	t _{AW}	Address Valid to Write High (Address Setup to End of Write)	50		55		ns	12
13	t _{WHAX}	t _{wR}	Write High to Address Don't Care (Address Hold After End of Write)	5		5		ns	12
14	t _{wLWH}	t _{WP}	Write Low to Write High (Write Pulse Width)	35		40		ns	12
15	t _{AVWL}	t _{AS}	Address Valid to Write Low (Address Setup to Beginning of Write)	15		15		ns	12
16	t _{DVWH}	t _{DW}	Data Valid to Write High (Data Setup to End of Write)	25		30		ns	12
17	t _{whdx}	t _{DH}	Write High to Data Don't Care (Data Hold After End of Write)	5		5		ns	12
18	twLqz	t _{wz}	Write Low to Output High Z (Write Enable to Output Disable)	0	30	0	35	ns	4,11
19	t _{wHQZ}	t _{ow}	Write High to Output Don't Care (Output Active After End of Write)	0		0		ns	4

AC Operating Conditions and Characteristics: Write Cycle 1 T_A = -55° C to $+125^{\circ}$ C, V_{CC} = 5.0 V \pm 10%

Notes on page 5-17

Write Cycle 1 (\overline{W} controlled, where \overline{E} is active prior to \overline{W} becoming active.)



	Symbol		Symbol		0-55	F160	0-70		
No.	Standard	Alternate	Parameter	Min	Max	Min	Max	Unit	Notes
20	t _{AVEL}	t _{AS}	Address Valid to Chip Enable Low (Address Setup)	5		5		ns	
21	t _{ELEH}	t _{CW}	Chip Enable Low to Chip Enable High (Write Cycle Time)	55		70		ns	12
22	t _{EHAX}	t _{WR}	Chip Enable High to Address Don't Care (Address Hold After End of Write)	5		5		ns	
23	t _{AVEH}	t _{AW}	Address Valid to Chip Enable High (Address Setup to End of Write)	50		65		ns	
24	t _{ELWH}	t _{WP}	Chip Enable Low to Write High (Write Pulse Width)	35		40		ns	12
25	t _{DVEH}	t _{DW}	Data Valid to Chip Enable High (Data Setup to End of Write)	25		30		ns	
26	t _{EHDX}	t _{DH}	Chip Enable High to Data Don't Care (Data Hold)	5		5		ns	

AC Operating Conditions and Characteristics: Write Cycle 2 $T_A=-55^{\circ}\,C$ to $+125^{\circ}\,C,\,V_{CC}=5.0\,V\pm10\%$

Notes on page 5-17

Write Cycle 2 (\overline{E} controlled, where \overline{W} is active prior to \overline{E} becoming active. See Note 9.)





Notes

- 1. This parameter is measured with Chip Enable (E) HIGH and inputs at valid TTL levels (0.5 V and 2.5 V).
- This parameter is measured with input levels either ≥ V_{CC} −0.2 V or ≤ 0.2 V, including E which must be ≥ V_{CC} −0.2 V. This condition results in significant reduction in current in the input buffer circuitry and consequently a lower overall current level.
- 3. Operation to specifications guaranteed 2.0 ms after V_{CC} applied.
- 4. This parameter value is based on initial design qualification and is also verified on every design change. These are not tested in production.
- 5. Functional test performed with the following input conditions: $V_{IL} = 0.8$ V and $V_{IH} = 2.2$ V.
- 6. Read Cycle 1 assumes that Chip Enable (Ē) occurs before the addresses are valid. Timing considerations are referenced to the edges of Address Valid.
- 7. Read Cycle 2 assumes that Address Valid occurs prior to Chip Enable (E). Timing considerations are referenced to the edges of Chip Enable.
- 8. Since a write cycle can only occur during intervals where both E and W are LOW, Write Cycle 1 assumes that W is the latter of the two signals to go LOW (active) and is also the first of the two signals to go HIGH (inactive). Consequently, timing considerations are referenced to the edges of W rather than E.
- 9. Write Cycle 2 assumes that, of the two control signals, E and W, E is the latter of the two to go LOW (active) and is also the first of the two to go HIGH (inactive). Consequently, timing considerations are referenced to the edges of E rather than W. In applications where the Data Input and Data Output pins are tied together, this timing arrangement has the advantage of preventing bus conflicts on the data pins since the output buffers remain disabled throughout the cycle.
- 10. All READ and WRITE cycle timings are referenced from the last bit to become valid address to the first transitioning address.
- 11. Transition to HIGH IMPEDANCE state is measured ± 500 mV from steady state voltage with specified loading in Figure 2.
- 12. Since Write Enable (W) is gated internally with Chip Enable (Ē), the value of W during periods where Ē is HIGH is irrelevant (i.e., don't care). Thus, whenever W transitions to the LOW state prior to Ē, all timing references will be to the falling edge of Ē rather than W. Similarly, whenever Ē transitions to the HIGH state prior to W, all timing references will be to the rising edge of Ē rather than W.
- 13. Input pulse levels 0 to 3.0 Volts.
- 14. Input rise and fall times are assumed to be 5 ns. Timing measurement reference levels are 1.5 Volts.

Ordering Information

Part Number	Access Time	Temperature Range	Package	Order Code
F1600-55 F1600-55 F1600-70 F1600-70	55 ns 55 ns 70 ns 70 ns	-55° C to +125° C -55° C to +125° C -55° C to +125° C -55° C to +125° C -55° C to +125° C	Side-brazed Leadless Chip Carrier Side-brazed Leadless Chip Carrier	1600DMQB55 1600LMQB55 1600DMQB70 1600LMQB70



A Schlumberger Company

F1601 65,536 x 1-Bit Static **Random Access Memory**

Memory and High Speed Logic

Description

The F1601 is a 65,536-bit fully static asynchronous random access memory, organized as 65,536 words by 1-bit, using high-performance CMOS technology. The F1601 is based on an advanced isoplanar oxide isolation process: fully-implanted CMOS technology with sub-2 micron design rules and high-performance tantalum silicide interconnects. The high-density NMOS memory array and the CMOS peripheral circuits provide fast access time plus low active and standby power.

- Data Retention Version of 64 K x 1 SRAM (F1600)
- Pin for Pin Compatible with F1600
- Operating Supply Voltage: V_{CC} = 4.25 V to 5.25 V
- Low Power Dissipation:

70 mA Maximum (Active) 20 mA Maximum (Standby—TTL Levels) 9 mA Maximum (Standby—Full Rail)

• Data Retention Supply Voltage: V_{DB} = 2.0 V to 5.25 V

13

- . Data Retention Supply Current (Typical): 5 μ A @ T_A = +25° C
 - 300 μ A @ T_A = +125° C
- Fast Access Time: 55 ns/70 ns (Maximum)

Pin Names

A ₀ -A ₁₅	Address Inputs
Ē	Chip Enable
Ŵ	Write Enable
D	Data Input
Q	Data Output
V _{cc}	Power (5.0 V)
GND	Ground (0 V)

Logic Symbol



Connection Diagrams 22-Pin DIP (Top View)



22-Pin Leadless Chip Carrier (Top View)



5-18



F100K DC Family Specifications

DC characteristics for the F100K series family parametric limits listed below are guaranteed for the entire F100K ECL family unless specified on the individual data sheet.

Absolute Maximum Ratings:	Above which the useful life may be impaired ¹			
Storage Temperature		-65° C to +150° C		
Maximum Junction Temperate	ure (T _J)	+175° C		
Supply Voltage Range		-7.0 V to +0.5 V		
Input Voltage (dc)		V _{EE} to +0.5 V		
Output Current (dc Output HI	GH)			
Operating Range ²		-5.7 V to -4.2 V		
Lead Temperature (Soldering	10 sec)	300° C		

DC Performance Characteristics: $V_{EE} = -4.5 \text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, Note 3

Symbol	Characteristic	Min	Тур	Max	Unit	Conditions		
Vон	Output HIGH Voltage	-1025	-955	-880	mV	$V_{\rm IN} = V_{\rm IH}(max)$		
Vol	Output LOW Voltage	-1810	-1705	-1620	mV	or VIL (min)	Loading with	
Vонс	Output HIGH Voltage	-1035			mv	$V_{IN} = V_{IH(min)}$ 50 (1) to -2.0 V	50 Ω to -2.0 V	
Volc	Output LOW Voltage			-1610	mV	or VIL (max)		
VIH	Input HIGH Voltage	-1165		-880	mV	Guaranteed HIGH Signal for All Inputs		
VIL	Input LOW Voltage	-1810		-1475	mV	Guaranteed LO for All Inputs	W Signal	
lıL.	Input LOW Current	0.50			μA	$V_{IN} = V_{IL(min)}$		

1. Unless specified otherwise on individual data sheet.

2. Parametric values specified at -4.8 V to -4.2 V.

3. The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

F100K DC Family Specifications

Symbol	Characteristic	Min	Тур	Max	Unit	Conditions		
Voн	Output HIGH Voltage	-1020		-870	mV	$V_{\rm IN} = V_{\rm IH}(max)$		
Vol	Output LOW Voltage	-1810		-1605	mV	or VIL (min)	Loading with	
Vонс	Output HIGH Voltage	-1030			mv	$V_{IN} = V_{IH}(min)$	50 Ω to -2.0 V	
Volc	Output LOW Voltage			-1595	mV	or VIL (max)		
ViH	Input HIGH Voltage	-1150		-880	mV	Guaranteed HIC for All Inputs	GH Signal	
VIL	Input LOW Voltage	-1810		-1475	mV	Guaranteed LO	W Signal	
	Input LOW Current	0.50			μA	$V_{IN} = V_{IL(min)}$		

DC Performance Characteristics: $V_{EE} = -4.2 \text{ V}$, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C$, Note 3

DC Performance Characteristics: V_{EE} = -4.8 V, V_{CC} = V_{CCA} = GND, T_C = 0°C to +85°C, Note 3

Symbol	Characteristic	Min	Тур	Max	Unit	Conditions	
Vон	Output HIGH Voltage	-1035		-880	mV	$V_{\rm INI} = V_{\rm IH}(max)$	
Vol	Output LOW Voltage	-1830		-1620	mV	or VIL (min)	Loading with
Vонс	Output HIGH Voltage	-1045			mv	$V_{\rm INI} = V_{\rm IH}(min)$	50 Ω to -2.0 V
VOLC	Output LOW Voltage			-1610	mV	or VIL (max)	
Viн	Input HIGH Voltage	-1165		-880	mV	Guaranteed HI for All Inputs	GH Signal
VIL	Input LOW Voltage	-1810		-1490	mV	Guaranteed LC for All Inputs	DW Signal
IL.	Input LOW Current	0.50			μA	$V_{IN} = V_{IL(min)}$	

Notes on preceding page

F10K DC Family Specifications

DC characteristics for the F10K series memories. Parametric limits listed below are guaranteed for all F10K memories, except where noted on individual data sheets.

Absolute Maximum Ratings:	Above which the useful life may be impaired ²
Storage Temperature	-65° C to +150° C
Maximum Junction Temperate	ure (T _J) +175° C
V _{EE} Pin Potential to Ground P	in -7.0 V to +0.5 V
Input Voltage (dc)	V _{EE} to +0.5 V
Output Current (dc Output HI	GH) -30 mA to +0.1 mA
Lead Temperature (Soldering	10 sec) 300° C

Guaranteed	Operating	Ranges
------------	-----------	--------

Suppl	y Voltage	(V _{EE})	Case Temperature
Min	Тур Мах		(T _C)
-5.46 V	–5.2 V	-4.94 V	0°C to +75°C

DC Performance Characteristics: $V_{EE} = -5.2$ V, Output Load = 50 Ω and 30 pF to -2.0 V, $T_C = 0^{\circ}$ C to 75° C¹

Symbol	Characteristic	Min	Тур	Max	Unit	TA	Conditions ²	
Vон _	Output HIGH Voltage	-1000 -960 -900		-840 -810 -720	mV	0°C +25°C +75°C	$V_{\rm IN} = V_{\rm IH}(max)$	
Vol	Output LOW Voltage	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C +25°C +75°C	or VIL (min)	Loading is
Vонс	Output HIGH Voltage	-1020 -980 -920			mv	0°C +25°C +75°C	$V_{\rm IN} = V_{\rm IH}(min)$	50 Ω to -2.0 V
Volc	Output LOW Voltage			-1645 -1630 -1605	mV	0°C +25°C +75°C	or VIL (max)	
ViH	Input HIGH Voltage	-1145 -1105 -1045		-840 -810 -720	mV	0°C +25°C +75°C	Guaranteed Inpu for All Inputs	it Voltage HIGH
VIL	Input LOW Voltage	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C +25°C +75°C	Guaranteed Inpu for All Inputs	it Voltage LOW
ΙL	Input LOW Current	0.5		170	μA	+25°C	$V_{IN} = V_{IL (min)}$	

1. The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

2. Unless specified otherwise on individual data sheet.



F100Z416 256 x 4-Bit Programmable Read Only Memory

Memory and High Speed Logic

Description

The F100Z416 is a 1024-bit field Programmable Read Only Memory (PROM), organized 256 words by four bits per word. It is designed for high-speed control, mapping, code conversion, and logic replacement. The device includes full on-chip address decoding, non-inverting Data output lines, and an active-LOW Chip Select line for easy memory expansion.

- Address Access Time 12 ns Typ
- Chip Select Input and Open-emitter Outputs for Easy Memory Expansion
- Power Dissipation Decreases with Increasing Temperature

Pin Names

CS	Chip Select Input (Active LOW)	
A0-A7	Address Inputs	
O ₀ -O ₃	Data Outputs	

Logic Symbol



 $V_{CP} = Pin 1$ $V_{CC} = Pin 16$ $V_{EE} = Pin 8$

Connection Diagram

16-Pin DIP (Top View)

	1	16	
A1 🗖	2	15	
A2	3	14	01
A0 [4	13	Cs
A6	5 ,	12] 0₂
A 5	6	11] 0₃
A7	7	10	
V _{EE}	8	9	

Note

The Flatpak version has the same pinout (Connection Diagram) as the Dual In-line Package.

F100Z416

Logic Diagram



Functional Description

The F100Z416 is a fully decoded bipolar field programmable read only memory organized 256 words by four bits per word. An unterminated emitter-follower output is provided to allow maximum flexibility in output connection. In many applications such as memory expansion, the outputs of many F100Z416 devices can be tied together. An external 50 Ω pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output when it is off.

One Chip Select $\overline{(CS)}$ input is provided for memory array expansion up to 512 words without the need for external decoding. For larger memories, the fast chip select time permits the decoding of \overline{CS} from the address without increasing address access time. The device is enabled when \overline{CS} is LOW. When the device is disabled $\overline{(CS = HIGH)}$, all outputs are forced LOW.

The read function is identical to that of a conventional bipolar ROM. That is, a binary address is applied to the A₀ through A₇ inputs, the chip is selected and data is valid at the outputs after t_{AA} .

The F100Z416 uses open base transistor vertical (junction) fuse cells. Initially, an unprogrammed cell is in the logic '1' state. Cells can selectively be programmed to a logic '0' state by following a specified procedure which fuses aluminum through the emitter-base junction of the cell transistor.



F10Z416 256 x 4-Bit Programmable **Read Only Memory**

Memory and High Speed Logic

Description

The F10Z416 is a 1024-bit field Programmable Read Only Memory (PROM), organized 256 words by four bits per word. It is designed for high-speed control, mapping, code conversion, and logic replacement. The device includes full on-chip address decoding, non-inverting Data output lines, and an active-LOW Chip Select line for easy memory expansion.

- Address Access Time 12 ns Typ
- Chip Select Input and Open-emitter Outputs for **Easy Memory Expansion**
- Power Dissipation Decreases with Increasing Temperature

Pin Names

 Power Dissip Temperature 	pation Decreases with Increasing	
Pin Names	A float is	N -
CS	Chip Select Input (Active LOW)	Th
A0-A7	Address Inputs	Du
00-03	Data Outputs	
Logic Symbol	PD.	
13	-	

Logic Symbol



VCP = Pin 1 Vcc = Pin 16 VEE = Pin 8

Connection Diagram

16-Pin DIP (Top View)



Note

The Flatpak version has the same pinout (Connection Diagram) as the Dual In-line Package.

F10Z416

Logic Diagram



Functional Description

The F10Z416 is a fully decoded bipolar field programmable read only memory organized 256 words by four bits per word. An unterminated emitter-follower output is provided to allow maximum flexibility in output connection. In many applications such as memory expansion, the outputs of many F10Z416 devices can be tied together. An external 50 Ω pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output when it is off.

One Chip Select (\overline{CS}) input is provided for memory array expansion up to 512 words without the need for external decoding. For larger memories, the fast chip select time permits the decoding of \overline{CS} from the address without increasing address access time. The device is enabled when \overline{CS} is LOW. When the device is disabled ($\overline{CS} = HIGH$), all outputs are forced LOW.

The read function is identical to that of a conventional bipolar ROM. That is, a binary address is applied to the A_0 through A_7 inputs, the chip is selected and data is valid at the outputs after t_{AA} .

The F10Z416 uses open base transistor vertical (junction) fuse cells. Initially, an unprogrammed cell is in the logic '1' state. Cells can selectively be programmed to a logic '0' state by following a specified procedure which fuses aluminum through the emitter-base junction of the cell transistor.





TTL Family Specifications

Absolute Maximum Ratings:	Above which the useful life may be impaired
Storage Temperature	65° to +150°C
Supply Voltage Range	-0.5 V to +7.0 V
Input Voltage (dc) ⁽¹⁾⁽²⁾	-0.5 V to V _{CC} (RAMs)
	-1.5 V to V _{CC} (PROMs)
Voltage Applied to Outputs	$^{(2)}$ -0.5 V to +5.5 V (RAMs)
(output HIGH)	-1.5 V to +5.5 V (PROMs)
Lead Temperature (Solderin	g, 10 sec) 300° C
Maximum Junction Tempera	ature (T _i) 175° C
Output Current	+20 mA

Guaranteed Operating Ranges

	Supply Voltage (V _{CC})	Case Temperature (T _{C)}	Maximum Low-Level Input Voltage (V _{IL})	Minimum H Input Volta	ligh-Level ge (V _{IH})
Commercial	5.0 V \pm 5%	0° C to +75° C	0.81/	2.1 V	2.0V
Military	$5.0~V~\pm~10\%$	-55° C to +125° C	0.80	(RAMs)	(PROMs)

Device Design Characteristics

Symbol	Characteristic	Тур	Unit	Condition
CIN	Input Pin Capacitance	4.0	pF	Measured with a Pulse
COUT	Output Pin Capacitance	7.0	pF	Technique

DC, FN and AC performance characteristics and test conditions listed with each device

- 1. Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.
- 2. These values may be exceeded as required during PROM programming.
- 3. Output current limit required.
- 4. Unless stated otherwise in individual device specification.
- 5. Functional testing done at input levels $V_{\rm IL}$ = 0 V, $V_{\rm IH}$ = 3 V.
- 6. PROM programmability verified through test row and test column.
- 7. PROM input levels on unprogrammed devices verified through testing of test row and test column.



93Z450/93Z451 1024 x 8-Bit Programmable Read Only Memory

Memory and High Speed Logic

Description

The 93Z450 and 93Z451 are fully decoded 8,192-bit Programmable Read Only Memories (PROMs), organized 1024 words by eight bits per word. The two devices are identical except the 93Z450 has open collector outputs while the 93Z451 has three state outputs. Both devices are available in two speed versions, standard speed and 'A' grade.

- Commercial Address Access Time 93Z450/93Z451 — 40 ns Max 93Z450A/93Z451A — 35 ns Max
- Military Address Access Time 93Z450/93Z451 — 55 ns Max 93Z450A/93Z451A — 45 ns Max
- Highly Reliable Vertical Fuses Ensure High Programming Yields
- Available with Open Collector (93Z450) or Three State (93Z451) Outputs
- Low Current PNP Inputs

Pin Names

A0-A9	Address Inputs
CS ₁ , CS ₂	Chip Select Inputs (Active LOW)
CS3, CS4	Chip Select Inputs (Active HIGH)
O0-O7	Data Outputs

Logic Symbol







Note:

The 24-pin Flatpak has the same pinout (Connection Diagram) as the 24-pin DIP.

28-pin Leadless Chip Carrier (Top View)



Vcc = Pin 24 GND = Pin 12

93Z450/93Z451

Logic Diagram



Functional Description

The 93Z450 and 93Z451 are TTL bipolar field Programmable Read Only Memories (PROMs) organized 1024 words by eight bits per word. Open-collector outputs are provided on the 93Z450 for use in wired-OR applications. The 93Z451 has 3-state outputs which provide active pull ups when enabled and high output impedance when disabled. This allows optimization of word expansion in bus organized systems.

Four Chip Select inputs are provided for logic flexibility and for memory array expansion of up to 128K without the need for external decoding. The fast Chip Select access time permits direct address decoding without increasing overall memory access times. Both devices are enabled only when \overline{CS}_1 and \overline{CS}_2 are LOW and CS_3 and CS_4 are HIGH. The devices contain an internal test row and test column which are accessed and programmed during both wafer sort and final test. These test fuses are used to assure high programmability and to guarantee AC performance and DC parameters.

The 93Z450 and 93Z451 use open base vertical transistor (junction) fuse cells. Initially an unprogrammed cell is in the logic '0' state. Cells can be programmed to a logic '1' state by following the specified programming procedure which fuses aluminum through the emitter base junction of the cell transistor.

The read function is identical to that of a conventional Read Only Memory (ROM). A binary address is applied to the address pins A_0 through A_9 and the chip is selected. Data is then available at the outputs after t_{AA} .

93Z450/93Z451

Symbol	Characteristic	Min	Typ(1)	Max	Unit	Condition
VIL	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs
ViH	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
Vic	Input Clamp Diode Voltage			-1.2	V	$V_{CC} = Min, I_{IN} = -18 \text{ mA}$
Vol	Output LOW Voltage		0.30	0.45	V	$V_{CC} = Min, I_{OL} = 16 \text{ mA}$
Vон	Output HIGH Voltage (93Z451)	2.4			v	$V_{CC} = Min, I_{OH} = -2.0 mA$ Address Any '1'
lιL	Input LOW Current		-10	-100	μA	$V_{CC} = Max$, $V_{IL} = 0.45 V$
Ιн	Input HIGH Current	-40		40	μA	$V_{CC} = Max$, $V_{IH} = 2.4$ V to V_{CC}
I _{OHZ} I _{OLZ}	Output Leakage Current for High Impedance State (93Z451)			40 -40	μΑ μΑ	V _{OH} = 2.4 V V _{OL} = 0.4 V
ICEX	Output Leakage Current (93Z450)			40	μA	V _{CEX} = V _{CC} , Chip Deselected
los	Output Short-Circuit Current (93Z451)	-20	-45	-90	mA	V _{CC} = Max, V _O = 0 V, Note 2 Address Any '1'
lcc	Power Supply Current		110	135	mA	V _{CC} = Max, Inputs Grounded, Outputs Oper

DC Performance Characteristics: Over guaranteed operating ranges unless otherwise noted

Commercial

AC Performance Characteristics: V_{CC} = 5.0 V \pm 5%, GND = 0 V, T_C = 0°C to +75°C

Symbol	Characteristic	'A'	Std	Unit	Condition
t _{AA}	Address to Output Access Time	35	40	ns	See AC Output Load
tacs	Chip Select to Output Access Time	25	30	ns	See AC Output Load

Military

AC Performance Characteristics: $V_{CC} = 5.0 \text{ V} \pm 10\%$, GND = 0 V, $T_C = -55^{\circ}C$ to $+125^{\circ}C$

Symbol	Characteristic	'A '	Std	Unit	Condition
tAA	Address to Output Access Time	45	55	ns	See AC Output Load
tacs	Chip Select to Output Access Time	30	35	ns	See AC Output Load

1. Typical values are at $V_{CC} = 5.0$ V, $T_C = +25^{\circ}$ C.

2. Not more than one output to be shorted at a time. Duration of the short circuit should not exceed one second.

93Z450/93Z451

Fig. 1 AC Test Output Load





Test Conditions







Ordering Information



Speed Selection

Blank = Standard Speed A = A' Grade

Packages and Outlines (See Section 9)

- D = 24-pin Ceramic DIP
- P = 24-pin Plastic DIP (Commercial only)
- SD = 24-pin Slim Ceramic DIP
- F = 24-pin Flatpak
- L = 28-pin Square Leadless Chip Carrier

Temperature Range

 $C = 0^{\circ}C \text{ to } +75^{\circ}C$ M = -55°C to +125°C

Optional Processing QB = Mil Std 883

Method 5004 and 5005, Level B

QR = Commercial Device with 160 Hour Burn In or Equivalent



93Z510/93Z511 2048 x 8-Bit Programmable Read Only Memory

Memory and High Speed Logic

Description

The 93Z510 and 93Z511 are fully decoded 16,384-bit Programmable Read Only Memories (PROMs), organized 2048 words by eight bits per word. The two devices are identical except the 93Z510 has open collector outputs while the 93Z511 has three state outputs.

- Commercial Address Access Time 45 ns Max
- Military Address Access Time 55 ns Max
- Highly Reliable Vertical Fuses Ensure High Programming Yields
- Available with Open Collector (93Z510) or Three State (93Z511) Outputs
- Low Current PNP Inputs

Pin Names

A0-A10	Address Inputs
CS ₁	Chip Select Input (Active LOW)
CS ₂ , CS ₃	Chip Select Inputs (Active HIGH)
O ₀ -O ₇	Data Outputs

Logic Symbol





Connection Diagrams

24-pin DIP (Top View)



Note:

The 24-pin Flatpak has the same pinout (Connection Diagram) as the 24-pin DIP.

28-pin Leadless Chip Carrier (Top View)



93Z510/93Z511

Logic Diagram



Functional Description

The 93Z510 and 93Z511 are TTL bipolar field Programmable Read Only Memories (PROMs) organized 2048 words by eight bits per word. Open-collector outputs are provided on the 93Z510 for use in wired-OR applications. The 93Z511 has 3-state outputs which provide active pull ups when enabled and high output impedance when disabled. This allows optimization of word expansion in bus organized systems.

Three Chip Select inputs are provided for logic flexibility and for memory array expansion of up to 128K without the need for external decoding. The fast Chip Select access time permits direct address decoding without increasing overall memory access times. Both devices are enabled only when \overline{CS}_1 is LOW and CS_2 and CS_3 are HIGH. The devices contain an internal test row and test column which are accessed and programmed during both wafer sort and final test. These test fuses are used to assure high programmability and to guarantee AC performance and DC parameters.

The 93Z510 and 93Z511 use open base vertical transistor (junction) fuse cells. Initially an unprogrammed cell is in the logic '0' state. Cells can be programmed to a logic '1' state by following the specified programming procedure which fuses aluminum through the emitter base junction of the cell transistor.

The read function is identical to that of a conventional Read Only Memory (ROM). A binary address is applied to the address pins A_0 through A_{10} and the chip is selected. Data is then available at the outputs after t_{AA} .

93Z510/93Z511

Symbol	Characteristic	Min	Typ(1)	Max	Unit	Condition
VIL	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs
Viн	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
Vic	Input Clamp Diode Voltage			-1.2	V	$V_{CC} = Min, I_{IN} = -18 \text{ mA}$
Vol	Output LOW Voltage		0.30	0.45	V	$V_{CC} = Min$, $I_{OL} = 16 mA$
Vон	Output HIGH Voltage (93Z511 only)	2.4			V	$V_{CC} = Min, I_{OH} = -2.0 mA$ Address Any '1'
հլ	Input LOW Current		-10	-100	μA	$V_{CC} = Max, V_{IL} = 0.45 V$
Ін	Input HIGH Current	-40		40	μA	$V_{CC} =$ Max. $V_{IH} =$ 2.4 V to V_{CC}
I _{OHZ} I _{OLZ}	Output Leakage Current for High Impedance State (93Z511 only)			40 40	μA	V _{OH} = 2.4 V V _{OL} = 0.4 V
ICEX	Output Leakage Current (93Z510 only)			40	μA	V _{CEX} = V _{CC} Chip Deselected
los	Output Short-Circuit Current (93Z511 only)	-15	-35	-90	mA	V _{CC} = Max, V _O = 0 V, Note 2 Address Any '1'
lcc	Power Supply Current		120	175	mA	V _{CC} = Max All Inputs GND All Outputs Open

DC Performance Characteristics: Over guaranteed operating ranges unless otherwise noted

Commercial

AC Performance Characteristics: V_{CC} = 5.0 V \pm 5%, GND = 0 V, T_C = 0°C to +75°C

Symbol	Characteristic	Max	Unit	Condition
taa	Address to Output Access Time	45	ns	See AC Output Load
tacs	Chip Select to Output Access Time	25	ns	See AC Output Load

Military

AC Performance Characteristics: V_{CC} = 5.0 V \pm 10%, GND = 0 V, T_{C} = - 55°C to $+125^{\circ}C$

Symbol	Characteristic	Max	Unit	Condition
taa	Address to Output Access Time	55	ns	See AC Test Output Load
tacs	Chip Select to Output Access Time	25	ns	See AC Test Output Load

Typical values are at V_{CC} = 5.0 V, T_C = +25° C.
 Not more than one output to be shorted at a time. Duration of the short circuit should not exceed one second.

93Z510/93Z511

Fig. 1 AC Test Output Load





Test Conditions

Input pulse: 0 V to 3.0 V Input pulse rise and fall times: 5 ns between 1 V and 2 V Measurements made at 1.5 V level Fig. 2 AC Waveforms 2a Propagation Delay from Address Inputs



2b Propagation Delay from Chip Select



Ordering Information



Packages and Outlines (See Section 9)

- D = Ceramic DIP
- F = Flatpak
- L = Leadless Chip Carrier
- P = Plastic DIP
- $\mathsf{SD}=\mathsf{Slim}\;\mathsf{Ceramic}\;\mathsf{DIP}$

Temperature Ranges

 $C = 0^{\circ}C \text{ to } +75^{\circ}C$ $M = -55^{\circ}C \text{ to } +125^{\circ}C$

Optional Processing

- QB = Mil Std 883 Method 5004 & 5005, Level B
- QR = Commercial Device with 160 Hour Burn In or Equivalent



93Z564/93Z565 8192 x 8-Bit Programmable Read Only Memory

Memory and High Speed Logic

Description

The 93Z564 and 93Z565 are fully decoded 65,536-bit Programmable Read Only Memories (PROMs), organized 8192 words by eight bits per word. The two devices are identical except the 93Z564 has open collector outputs while the 93Z565 has three state outputs. Both devices are available in two speed versions, standard speed and 'A' grade.

- Commercial Address Access Time 93Z564/93Z565 — 55 ns Max 93Z564A/93Z565A — 45 ns Max
- Military Address Access Time 93Z564/93Z565 — 65 ns Max 93Z564A/93Z565A — 55 ns Max
- Highly Reliable Vertical Fuses Ensure High Programming Yields
- Available with Open Collector (93Z564) or Three State (93Z565) Outputs
- Low Current PNP Inputs

Pin Names

A0-A12	Address Inputs
CS	Chip Select Input (Active LOW)
O ₀ -O ₇	Data Outputs

Logic Symbol





Connection Diagrams

24-pin DIP (Top View)



Note:

The 24-pin Flatpak has the same pinout (Connection Diagram) as the 24 pin DIP.

28-pin Leadless Chip Carrier (Top View)



93Z564/93Z565

Logic Diagram



Functional Description

The 93Z564 and 93Z565 are TTL bipolar field Programmable Read Only Memories (PROMs) organized 8192 words by eight bits per word. Open-collector outputs are provided on the 93Z564 for use in wired-OR applications. The 93Z565 has 3-state outputs which provide active pull ups when enabled and high output impedance when disabled. This allows optimization of word expansion in bus organized systems.

One Chip Select input is provided for logic flexibility and for memory array expansion of up to 128K without the need for external decoding. The fast Chip Select access time permits direct address decoding without increasing overall memory access times. Both devices are enabled only when \overline{CS} is LOW. The devices contain an internal test row and test column which are accessed and programmed during both wafer sort and final test. These test fuses are used to assure high programmability and to guarantee AC performance and DC parameters.

The 93Z564 and 93Z565 use open base vertical transistor (junction) fuse cells. Initially an unprogrammed cell is in the logic '0' state. Cells can be programmed to a logic '1' state by following the specified programming procedure which fuses aluminum through the emitter base junction of the cell transistor.

The read function is identical to that of a conventional Read Only Memory (ROM). A binary address is applied to the address pins A_0 through A_{12} and the chip is selected. Data is then available at the outputs after t_{AA}.
93Z564/93Z565

Symbol	Characteristic	Min	Typ(1)	Max	Unit	Condition
VIL	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs
ViH	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
Vic	Input Clamp Diode Voltage			-1.2	v	$V_{CC} = Min, I_{IN} = -18 \text{ mA}$
Vol	Output LOW Voltage		0.30	0.45	V	$V_{CC} = Min, I_{OL} = 16 mA$
Vон	Output HIGH Voltage (93Z565 only)	2.4			v	$V_{CC} = Min$, $I_{OH} = -2.0 \text{ mA}$ Address Any '1'
hι	Input LOW Current		-10	-100	μA	$V_{CC} = Max$, $V_{IL} = 0.45 V$
Ιн	Input HIGH Current	-40		40	μA	$V_{CC} =$ Max, $V_{IH} =$ 2.4 V to V_{CC}
I _{OHZ} I _{OLZ}	Output Leakage Current for High Impedance State (93Z565 only)			40 -40	μΑ μΑ	V _{OH} = 2.4 V V _{OL} = 0.4 V
ICEX	Output Leakage Current (93Z564 only)			40	μA	V _{CEX} = V _{CC} Chip Deselected
los	Output Short-Circuit Current (93Z565 only)	, -15	-35	-90	mA	$V_{CC} = Max$, $V_O = 0$ V, Note 2 Address Any '1'
lcc	Power Supply Current		120	180	mA	$V_{CC} = Max$, All Inputs GND, All Outputs Open
CIN	Input Pin Capacitance		7.0 ⁽³⁾		pF	$V_{CC} = 5.0 \text{ V}, V_{IN} = 4.0 \text{ V}, f = 1.0 \text{ MHz}$
Со	Output Pin Capacitance		10.0 ⁽³⁾		pF	$V_{CC} = 5.0 \text{ V}, \text{ V}_{O} = 4.0 \text{ V}, \text{ f} = 1.0 \text{ MHz}$

DC Performance Characteristics: Over guaranteed operating ranges unless otherwise noted

Commercial

AC Performance Characteristics: $V_{CC} = 5.0 \text{ V} \pm 5\%$, GND = 0V, $T_C = 0^{\circ} \text{C}$ to +75° C

Symbol	Characteristic	'A'	Std	Unit	Condition
taa	Address to Output Access Time	45	55	ns	See AC Output Load
tacs	Chip Select to Output Access Time	25	30	ns	See AC Output Load

Military

AC Characteristics: $V_{CC} = 5.0 \text{ V} \pm 10\%$, GND = 0 V, $T_C = 55^{\circ}C \text{ to} + 125^{\circ}C$

Symbol	Characteristic	'A '	Std	Unit	Condition
taa	Address to Output Access Time	55	65	ns	See AC Output Load
tacs	Chip Select to Output Access Time	30	35	ns	See AC Output Load

1. Typical values are at V_{CC} = 5.0 V, T_C = +25° C.

2. Not more than one output to be shorted at a time. Duration of the short circuit should not exceed one second.

3. This parameter value is based on initial design qualification and is also verified on every design change. These are not tested in production.

93Z564/93Z565

Fig. 1 AC Waveforms





Fig. 2 AC Test Output Load



*Includes jig and probe capacitance

Ordering Information



Speed Selection Blank = Standard Speed A = 'A' Grade

Packages D = Ceramic DIP

L = Leadless Chip Carrier

F = Flatpak

Temperature Ranges $C = 0^{\circ}C \text{ to } +75^{\circ}C$ $M = -55^{\circ}C \text{ to } +125^{\circ}C$

Optional Processing QB = Mil Std 883 Method 5004 & 5005, Level B QR = Commercial Device with 160 Hour Burn In or Equivalent

Isoplanar-Z Junction Fuse Principles and Programming

Conventional fusible link bipolar PROMs and programmable logic devices are based upon two dimensional matrices of electrically conductive thin film fusible elements of materials such as nichrome, titanium tungsten, platinum silicide or polysilicon. Each of these thin film technologies has its own unique advantages and disadvantages but all have in common the fact that fuses lie flat on the surface of the silicon and therefore occupy a significant portion of silicon area. Cell area has become increasingly important as device densities have grown from 4K to 64K. Manufacturing cost, yields and performance are all directly related to die size which is a strong function of cell area. Previously, reductions in cell area have been accomplished primarily through improvements in photolithographic techniques. Such techniques have been pushed to their limits to produce high density, cost effective programmable memories and logic. The need to shrink cell sizes, especially in higher density devices, is placing severe strains on the manufacturability of thin film fuses.

Junction fuses are the emerging solution to the inherent problems posed by thin film fuses. A junction fuse is simply a PN junction programmable cell. The emitterbase junction of a floating base NPN transistor acts as the fuse element. Because fuses are single vertical transistors (hence the often used name of vertical fuses), they occupy minimal silicon area. The entire fuse structure can essentially be modeled as two diodes connected back-to-back. Before programming, a high impedence (open) path exists between the emitter and collector. The emitter-base diode is reverse biased. preventing read currents from passing through the fuse. During programming, the emitter-base junction is shorted out, leaving a forward biased base-collector (B-C) diode. This diode now appears as a low impedence (closed) path. The fuse has been programmed from a logic 0 to a logic 1. The fuse junction lies beneath the surface of the silicon so all of the potential thin film fuse related failure modes such as metal migration (growback), freeze out, corrosion, marginally opened fuses and passivation scattering have been eliminated.

The major problem encountered in early P-N junction programmable junction fuse development was the requirement of a large cell programming current (typically 200 mA per cell). This large current meant that large transistors were needed in the peripheral programming circuitry. The gain in array size reduction due to small cells was offset by the need for a larger peripheral programming circuitry which, in turn, translated to larger overall die size and higher die cost. The costs were such that, despite their reliability advantages, these devices were never widely commercially accepted.

The most straightforward method to achieve reductions in cell programming current is to use small emitter cells. A small emitter cell increases the effective current density at the emitter-base junction therefore decreasing the overall energy required to program the cell. To reduce emitter size and programming currents without the use of advanced photolithographic equipment, Fairchild adopted a simple solution, use a walled emitter cell and an oxide isolated Isoplanar process. With oxide isolation, emitter sizes are defined by the oxide opening and as a result are self aligned, easing manufacturing tolerances.

The main advantages of the Isoplanar-Z process are due to the use of oxide encroachment. The cell emitter is defined using standard photolithography. The surrounding oxide is then laterally grown, shrinking the emitter area and decreasing the effective cell size. Very small self aligned emitter-base junction areas can be achieved quite easily with the encroachment technique. An added benefit of oxide encroachment is that the higher thermal resistivity of the silicon dioxide which surrounds the cells, as compared to silicon, reduces heat loss during programming. This thermal insulation effect further reduces the current required to program a cell. Typical programming currents of 60 mA or below are easily achieved using the Isoplanar-Z process.

Results of reliability and programming yield testing have been excellent. Data have demonstrated typical programming yields in excess of 99% on a 16,384 bit PROM and no cell related failures in over 63 billion cell hours of life test.

Programming a Junction Fuse

Programming a junction fuse is accomplished by driving a controlled current through the emitter of the cell, inducing avalanche breakdown of the emitter-base junction. Heat locally generated at the reverse biased junction causes the Aluminum-Silicon interface to reach the

Isoplanar-Z Junction Fuse Principles and Programming

Al-Si eutectic solidus (melting) temperature of approximately 575°C. The electrically conductive aluminum eutectic then diffuses down through the emitter to the emitter-base junction, forming a permanent short.

The amount of energy required to program a cell is dependent upon encroachment variations. Different methods can be used to supply the varying amount of energy required to program junction fuses. One method is a pulse-read technique, whereby a series of energy pulses of increasing magnitude or duration are applied to the cell. Each pulse applies a specific amount of energy to the cell's emitter-base junction, successively heating the junction until the cell emitter reaches the Aluminum-Silicon eutectic temperature. Once this temperature is reached, migration occurs and the junction shorts. A read is performed after each pulse to detect if the fuse has blown. If additional energy is needed to program any cell, more pulses are applied until the cell blows.

Fairchild has approved a current-pulse technique for users with digital requirements. In this method, differences in required programming energy are accounted for by increasing the current amplitude of each subsequent current pulse until programming is achieved. A read is performed after each pulse. This cycle is continued until the cell is programmed. Refer to the Programming Timing Diagram and Programming Specifications for Current-Pulse Programming.

Fairchild originally developed a self adjusting current ramp programming technique which delivers the optimum current needed to program each individual cell. With the self adjusting technique a steadily increasing current ramp is applied to a cell until a shorted junction is detected. The exact moment when the junction actually shorts can be sensed by a sharp drop in the voltage across the cell. This voltage drop occurs because the reverse biases E-B diode is no longer in series with the programming path. Once the moment of programming has been detected, Fairchild incorporates the use of a programming ramp "post hold time". The rise in programming current is halted at the level which was required to cause a blow. held for a precise time interval, and then turned off. This means that the amount of additional energy applied to a cell is totally governed by the amount of current required to program that cell, which is in turn dependent upon cell size. Therefore each cell's additional energy pulse is custom tailored for that specific cell. Experimental data shows that a carefully chosen post hold time can insure a very uniform cell resistance regardless of cell size. The self adjusting current ramp programming scheme allows consistent, repeatable programming and uniform cell resistance, overcoming any effects of process variations on a particular product or differences in cell sizes across product lines. Refer to the Programming Timing **Diagram and Programming Specifications for** Current-Ramp Programming.



Isoplanar-Z TTL PROM Current-Ramp Programming Specifications

Current-Ramp Programming Timing Diagram



Current-Ramp Programming Specifications⁽⁴⁾

Symbol	Parameter	Min	Recommended Value	Max	Units	Comments				
Power S	Power Supply									
Vcc	Power Supply Voltage	6.4	6.5	6.6	V	Typical I _{CC} at 6.5 V = 250 mA				
trvcc	Power Supply Rise Time(3)	0.2	2.0		μs					
t _{fVcc}	Power Supply Fall Time	0.2	2.0		μs					
ton	V _{CC} On Time					See Programming				
toff	V _{CC} Off Time	(2)				Timing Diagram				
	Duty Cycle for Vcc			50	%	$t_{ON}/(t_{OFF}+t_{ON})$				

Isoplanar-Z TTL PROM Current Ramp Programming Specifications

Current-Ramp Programming Specifications ⁽⁴⁾ (Cont'd)							
Symbol	Parameter		Recommended Value	Max	Units	Comments	
Read Str	obe						
t _{dRBP}	Read Delay before Programming		3.0		μS	Initial Check	
tw	Fuse Read Time		1.0		μs		
t _{dVcc}	Delay to V _{CC} Off		1.0		μs		
t _{dRAP}	Delay to Read after Programming		3.0		μS	Verify	
Chip Sel	ect		• • • • • • • • • • • • • • • • • • •				
Vcsp	Chip Select Programming Voltage	20.0	20.0	22.0	V		
ICSP	Chip Select Program Current Limit	175	180	185	mA		
VIL	Input Voltage LOW	0	0	0.4	V		
Viн	Input Voltage HIGH	2.4	5.0	5.0	V		
t _{dCS}	Delay to Chip Deselect		1.0		μs		
t _{rCS}	Chip Select Pulse Rise Time		4.0		μs		
tdAP	Delay to Chip Select Time	0.2	1.0		μs		
t _{fCS}	Chip Select Pulse Fall Time	0.1	0.1	1.0	μs		
Current F	Ramp						
IOPLP	P Programming Current Linear Point		10	20	mA	Point after which the pro- gramming current ramp must rise at a linear slew rate	
IOP(max)	Output Programming Current Limit	155	160	165	mA	Apply current ramp to selected output	
VOP(max)	Output Programming Voltage Limit	24	25	26	V		
SRIOP	Current Slew Rate	0.9	1.0	1.1	mA/µs	Constant after Linear Point	
Vps	Blow Sense Voltage	0.7			V		
t _{dBP}	Delay to Programming Ramp	2.0	3.0		μs	V _{CSP} must be at minimum	
t _{LP}	Time to Reach Linear Point	0.2	1.0	10	μs		
tss	Program Sense Inhibit	2.0	3.0	10	μs		
t _{tp}	Time to Program Fuse	3.0		150	μs		
t _{hAP}	Programming Ramp Hold Time	1.4	1.5	1.6	μs	After fuse programs	
tfIOP	Program Ramp Fall Time		0.1	0.2	μs		
						······································	

Notes

1. Total time V_{CC} is on to program fuse is equal to or greater than the sum of all the specified delays, pulse widths and rise/fall times.

4. Recommended programming temp. $T_C = 25^{\circ}C \pm 10^{\circ}C$.

2. topp is equal to or greater than ton.

3. Rise and fall times are from 10% to 90%.

Isoplanar-Z TTL PROM Current-Pulse Programming Specifications

Current-Pulse Programming Timing Diagram



Current-Pulse Programming Specifications⁽⁴⁾

Symbol	Parameter	Min	Recommended Value	Max	Units	Comments			
Current	Current Ramp								
Vcc	Power Supply Voltage	6.4	6.5	6.6	V	Typical I _{CC} at 6.5 V = 250 mA			
trvcc	Power Supply Rise Time(3)	0.2	2.0		μS				
t _{fVcc}	Power Supply Fall Time	0.2	2.0		μs				
ton	V _{CC} On Time					See Programming			
toff	V _{CC} Off Time	(2)				Timing Diagram			
	Duty Cycle for Vcc			50	%	$t_{ON}/(t_{OFF} + t_{ON})$			

Isoplanar-Z TTL PROM **Current-Pulse Programming Specifications**

Current-Pulse Programming Specifications ⁽⁴⁾ (Cont'd)								
Symbol	Parameter		Recommended Value	Max	Units	Comments		
Read Str	obe⁵							
tdRBP	Read Delay before Programming		3.0		μs	Initial Check		
tw	Fuse Read Time		1.0		μs			
tdVcc	Delay to V _{CC} Off		1.0		μS			
tdRAP	Delay to Read after Programming		3.0		μS	Verify		
Chip Sel	ect							
VCSP	Chip Select Programming Voltage	20.0	20.0	22.0	V			
ICSP	Chip Select Program Current Limit	175	180	185	mA			
VIL	Input Voltage LOW	0	0	0.4	V			
Viн	Input Voltage HIGH		5.0	5.0	V			
t _{dCS}	Delay to Chip Deselect		1.0		μS			
trcs	Chip Select Pulse Rise Time	3.0	4.0		μs			
tdAP	Delay to Chip Select Time	0.2	1.0		μS			
t _{fCS}	Chip Select Pulse Fall Time	0.1	0.1	1.0	μS			
Program	ming Current-Pulse Train							
I _{IOP}	Initial Current Pulse		40.0	40.0	mA			
IOP(max)	Output Programming Current Limit	155	160	165	mA	Apply current pulse to selected output		
VOP(max)	Output Programming Voltage Limit	24	25	26	V			
t _{RIOP}	Programming Pulse Rise Time	160	100	100	mA/µs			
t _{dBP}	Delay to Initial Programming Pulse	2.0	3.0		μs	V _{CSP} must be at minimum		
t _{PW}	Programming Pulse Widths	8.0	9.0	10.0	μs			
t _{fIOP}	Programming Pulse Fall Time ³	0.1	0.1	.02	μs			
	Current Pulse Step Increase	5.0	10.0	10.0	mA			
ΔI _{OP}	Duty Cycle for Programming Pulses	10	50	50	%	Each successive pulse is increased by I _{OP}		

Notes

1. Total time V_{CC} is on to program fuse is equal to or greater than the sum of all the specified delays, pulse widths and rise/fall times.

4. Recommended programming temp. $T_C = 25^{o}\,C \pm 10^{o}\,C.$

2. t_{OFF} is equal to or greater than t_{ON} .

3. Rise and fall times are from 10% to 90%.

5. Proceed to next address after read strobe indicates programmed cell.

Notes

Notes



93Z458/93Z459 16 x 48 x 8 Field Programmable Logic Array

Memory and High Speed Logic

Description

The 93Z458 and 93Z459 are bipolar Field Programmable Logic Arrays (FPLAs) organized with 16 inputs, 48 product terms and eight outputs. The 16 inputs and their complements can be fuse linked to the inputs of 48 AND gates (48 product terms). Each of the 48 AND gates can be fuse linked to eight 48-input OR gates (eight summing terms). Each output may be programmed active HIGH or active LOW. The devices are identical except for the output stage. The 93Z458 has open-collector outputs; the 93Z459 has three-state outputs. In either case, the outputs are enabled when CS is LOW.

- Commercial Address Access Time 45 ns Max
- Military Address Access Time 65 ns Max
- Fully Programmable Product Array, Summing Array and Output Polarity
- Available with Open collector (93Z458) or Three State (93Z459) Outputs

Pin Names

Address Inputs
Chip Select Input
Data Outputs
Programming Pin

Logic Symbol



Connection Diagram 28-Pin DIP (Top View)

VP	1	\bigcirc	28	Vcc
A7 🗖	2		27	A8
A6 🗖	3		26	A9
A5 🗖	4		25	A10
A4 🗖	5		24	A11
A3 🗖	6		23	A12
A2	7		22	A13
A1 🗖	8		21	A14
A0 🗌	9		20	A15
07	10		19	cs
06	11		18] 00
05	12		17	01
0₄ 🗖	13		16	02
GND 🗖	14		15	lo₃

Note

The 28-pin Flatpak and the 28-pin Leadless Chip Carrier have the same pinout (Connection Diagram) as the 28-pin DIP.



Logic Diagram

Functional Description

The 93Z458 and 93Z459 are bipolar Field Programmable Logic Arrays (FPLAs) organized 16 inputs by 48 product terms by eight outputs. Open-Collector outputs are provided on the 93Z458 for use in wired-OR systems. The 93Z459 has 3-state outputs which provide active pull-ups when enabled and high output impedance when disabled. Chip Select for both devices is active LOW, i.e., a HIGH (logic "1") on the CS pin will disable all outputs.

The 93Z458 and 93Z459 both contain a test input line, two test product term lines and a test output line. These test fuses are accessed during both wafer sort and final test and used to assure high programmability and to guarantee DC parameters and AC performance. The read function is identical to that of a conventional bipolar PLA. That is, a binary address is applied to inputs A_0 through A_{15} , the chip is selected, and the data is valid at the outputs after t_{AA} .

Programming is accomplished by following the sequence outlined in the *Programming Specifications* table.



Logic Relationships Input Term	
An	n = 0,, 15, one of 16 inputs
Product Term	
$P_{\rm m} = \pi_0^{15} \left(i_{\rm n} A_{\rm n} + j_{\rm n} \overline{A}_{\rm n} \right)$	$\begin{split} m &= 0, \ldots, 47, \text{one of 48 product terms} \\ \text{where:} \\ a) \ i_n &= j_n = 1 (\text{both true and false programmed}) \\ b) \ i_n &\neq j_n \text{for programmed input (true or false line programmed)} \\ c) \ i_n &= j_n = 0 \text{for Don't Care input} (\text{unprogrammed input}) \end{split}$
$F_r = \Sigma_0^{47} P_m$	r = 0, …, 7, the OR function of the 48 product terms
Summing Term Sr = $\Sigma_0^{47} k_m P_m$	where $k_{\text{m}}=0$ for product term inactive

 $k_m = 1$ for product term active

				Output				
Mode	CS	Fr	S _r	Active HIGH	Active LOW			
Read	L	H	L	L	H			
	L	H	H	H	L			
	L	L	X	L	H			
Disable	H	X	X	H (93Z458)	H (93Z458)			
	H	X	X	High-Z (93Z459)	High-Z (93Z459)			

H = HIGH Voltage Levels

L = LOW Voltage Levels

X = Don't Care

By programming, the eight outputs of an FPLA can be made to relate to the 16 inputs as given by the following example:

8 outputs total $O_{1} = A_{0}\overline{A}_{6}A_{14} + \overline{A}_{2}\overline{A}_{15} + \overline{A}_{0}A_{1}...A_{15} + \overline{A}_{8}A_{10}\overline{A}_{13}$ One Product Term16 input terms maxOne Output48 product terms max $O_{2} = A_{0}\overline{A}_{6}A_{14} + \overline{A}_{2}\overline{A}_{15}$ (Output polarity programmed, active HIGH) $O_{7} = \overline{(\overline{A}_{8}A_{10}\overline{A}_{13} + A_{4}\overline{A}_{7}\overline{A}_{9}A_{11}\overline{A}_{12})}$

(Output polarity not programmed, active LOW)

Programming

The 93Z458 and 93Z459 are delivered in an unprogrammed state, characterized by:

- All vertical cells intact
- All 8 output buffers in active LOW state
- All outputs read HIGH

Programming and verifying the Product Matrix, the Summing Matrix, and the Output Polarity are outlined below.

Program Product Matrix

In the initial unprogrammed state the 48 AND gates of the product matrix are not connected. Programming the vertical cell located by the selection of an input line, An, and the mth AND gate includes the input term in the logic expression for the mth AND gate. If all vertical cells were programmed, the resulting logic expression for the AND gates would be $A_0\overline{A_0}A_1\overline{A_1}...A_{15}\overline{A_{15}}$. In the unprogrammed state, the logic expression for each AND gate is "1".

- Program one input at a time.
- All unused inputs of programmed product terms are not required to be programmed.
- Inputs of unused product lines are not required to be programmed.
- Pin 18 (0₀) is in the read mode (open collector). Care must be taken so that this pin is either left open, grounded, or loaded such that the current flowing into the pin does not exceed 16 mA.
- 1. Connect pin 14 (GND) to ground.
- 2. Connect pin 28 (V_{CC}) to 6.5 V.
- 3. Apply TTL levels to pins 10 through 13, 15, and 16 $(0_7 \text{ through } 0_2)$ to address an on-chip 1-of-48 decoder to select the AND gate to be programmed $(0_7 = \text{LSB and } 0_2 = \text{MSB})$.
- 4. Apply +12.0 V to all input pins (A₀ through A₁₅).
- Apply the proper TTL level to an A_n input pin as follows (program one input at a time):
 - a. If the product term to be programmed contains the input term A_n (where n = 0 through 15), lower the A_n pin to a TTL LOW level.
 - b. If the product term to be programmed contains the input term $\overline{A_n}$, lower the $\overline{A_n}$ to a TTL HIGH level.

- 6. Connect pin 19 (\overline{CS}) to 20V.
- 7. Apply a programming current ramp to pin 1 (V_p) according to the Programming Specifications table.
- 8. Repeat steps 4 through 7 for each input of the selected product term.
- 9. Repeat steps 3 through 8 for all other product terms to be programmed.

Verify Product Matrix

- 1. Connect pin 14 (GND) to ground.
- 2. Connect pin 28 (V_{CC}) to 6.5 V or 4.5 V¹.
- 3. Connect pin 19 (\overline{CS}) to a TTL HIGH level.
- 4. Apply TTL levels to pins 10 through13, 15, and 16 $(0_7 \text{ through } 0_2)$ to address an on-chip 1-of-48 decoder to select the product line to be read $(0_7 = \text{LSB} \text{ and } 0_2 = \text{MSB}).$
- 5. Apply +12.0 V to all input pins (A_0 through A_{15}).
- 6. Test the state of the A_n input as follows:
 - a. Lower the A_n pin to a TTL HIGH level and sense the voltage on pin 18 (0₀).
 - b. Lower the A_n pin to a TTL LOW level and sense the voltage on pin 18 (0₀).
- 7. The state of the A_n input is determined as follows:

	A _n = TTL HIGH	A _n = TTL LOW	Condition of A _n for Selected Product Term
	н	н	Unprogrammed
Level at	н	L	A _n in P-Term
Output 0	L	н	$\overline{A_n}$ in P-Term
(notes 2, 3,4)	L	L	Both A_n and $\overline{A_n}$ in P-Term

- 8. Repeat steps 5 through 7 for each input of the selected product term.
- 9. Repeat steps 4 through 8 for all other product terms.

Notes

- 1. When verifying each cell immediately after applying the current ramp, V_{CC} can be held at 6.5V. The verification cycle (blank check or pattern check) must consist of
- two passes, one at $V_{CC} = 6.5$ V, one at $V_{CC} = 4.5$ V. 2. 0_0 in this mode functions as an open-collector output.
- 3. The table above is valid regardless of the polarity (active HIGH or active LOW) of $0_{\rm D}$
- 4. Pin 1 (V_P) should be either floating or grounded.

Program Summing Matrix

The inputs to the eight OR gates of the summing matrix are not connected in the unprogrammed state. Programming the vertical cell located by the selection of the mth AND gate and the nth summing line includes the product term P_m (the term programmed into the mth AND gate) in the logic expression for the nth OR gate. The nth summing line is selected by the selection of the nth output buffer where n = 0 through seven. If all the cells in the OR matrix were programmed, the resulting logic expression (sum of products) for the OR gates would be $P_0 + P_1 + P_{2...} + P_{47}$.

- Program one output pin at a time.
- All unused product lines are not required to be programmed.
- 1. Connect pin 14 (GND) to ground.
- 2. Connect pin 28 (V_{CC}) to 6.5 V.
- 3. Apply TTL levels to pins 4 through 9 (A₅ through A₀) to address an on-chip 1-of-48 decoder to select the AND gate to be programmed ($A_0 = LSB$ and A_5 = MSB).
- 4. Apply TTL HIGH level to pins 20 and 21 (A15 and A₁₄).
- Connect the remaining input pins to + 12.0 V.
- 6. Connect pin 19 (CS) to 20 V.
- 7. Apply a current ramp (see Programming Specifications table) at the pin of the output to be programmed. Other output pins should be either left open or tied to a TTL HIGH level.
- 8. Repeat for all outputs that are to be programmed.

Verify Summing Matrix

- 1. Connect pin 14 (GND) to ground.
- 2. Connect pin 28 (V_{CC}) to 6.5 V or 4.5 V.
- 3. Connect pin 19 (\overline{CS}) to 20V.
- Apply TTL levels to pins 4 through 9 (A₅ through A₀) to address an on-chip 1-of-48 decoder to select the AND gate to be verified ($A_0 = LSB$ and A_5 = MSB).
- 5. Apply a TTL HIGH level to pins 20 and 22 (A15 and A13).
- 6. Connect the remaining input pins to +12.0 V.
- 7. Sense the voltage on the output pin to be verified. The programming of the selected product line to the output line can be determined as follows:

Output Reads (Note)	Vertical Cell
L	Unprogrammed (inactive)
н	Programmed (active)

Note

The condition of the vertical cell can be determined from the table above regardless of the polarity (active HIGH or active LOW) of the output buffer being verified.

- 8. Repeat step 7 for all outputs to be verified.
- 9. Repeat for all product terms programmed.

Program Output Polarity

The initial unprogrammed state of all eight output buffers is active LOW or inverting. To program an output buffer into the active HIGH or non-inverting state, follow the steps shown below:

Program one output at a time.

- 1. Connect pin 14 (GND) to ground.
- Connect pin 28 (V_{CC}) to 6.5 V.
- 3. Apply a TTL HIGH level to pins 4 through 9 (A₅ through A₀).
- 4. Apply a TTL HIGH level to pin 20 (A15).
- 5. Connect the remaining input pins to +12.0 V.
- 6. Connect pin 19 (CS) to 20V.
- 7. Apply a programming current ramp (see Programming Specifications table) to the pin of the output to be programmed. Other output pins should be either left open or tied to a TTL HIGH level.

Verify Output Polarity

- 1. Connect pin 14 (GND) to ground.
- 2. Connect pin 28 (V_{CC}) to 6.5 V or 4.5 V.
- 3. Connect pin 19 (\overline{CS}) to a TTL LOW level.
- Apply a TTL HIGH level to pins 4 through 9 (A₅ through A₀).
- 5. Apply a TTL HIGH level to pins 21 and 22 (A14 and A₁₃).
- Connect the remaining input pins to + 12.0 V.
- 7. Sense the voltage on the pin of the output buffer to be verified. The condition of the output can be determined as follows:

Output Reads	Output State	
Н	Active LOW	
L	Active HIGH	

8. Repeat step 7 with $\rm V_{CC}$ at the LOW $\rm V_{CC}$ Read recommended value.

The table given below summarizes the full programming and verifying procedures.

Summary of Pin Voltages (Volts)

	Read	Program Product Matrix	Verify Product Matrix	Program Summing Matrix	Verify Summing Matrix	Program Output Polarity	Verify Output Polarity
Pin 1 (Vp)	***	****	***	***	***	***	***
Pin 2 (A7)	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0
Pin 3 (A ₆)	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0
Pin 4 (A ₅)	TTL	12.0*	12.0*	TTL	TTL	TTL HIGH	TTL HIGH
Pin 5 (A4)	TTL	12.0*	12.0*	TTL	TTL	TTL HIGH	TTL HIGH
Pin 6 (A ₃)	TTL	12.0*	12.0*	TTL	TTL	TTL HIGH	TTL HIGH
Pin 7 (A ₂)	TTL	12.0*	12.0*	TTL	TTL	TTL HIGH	TTL HIGH
Pin 8(A1)	TTL	12.0*	12.0*	TTL	TTL	TTL HIGH	TTL HIGH
Pin 9(A ₀)	TTL	12.0*	12.0*	TTL	TTL	TTL HIGH	TTL HIGH
Pin 10 (07)	READ	TTL	TTL	****	READ	****	READ
Pin 11 (0 ₆)	READ	TTL	TTL	****	READ	****	READ
Pin 12 (05)	READ	TTL	TTL	****	READ	****	READ
Pin 13 (04)	READ	TTL	TTL	****	READ	****	READ
Pin 14 (GND)	GND	GND	GND	GND	GND	GND	GND
Pin 15 (0 ₃)	READ	TTL	TTL	****	READ	****	READ
Pin 16 (0 ₂)	READ	TTL	TTL	****	READ	****	READ
Pin 17 (01)	READ	**	**	****	READ	****	READ
Pin 18 (0 ₀)	READ		READ	****	READ	****	READ
Pin 19 (CS)	TTL LOW	20.0	TTL HIGH	20.0	TTL LOW	20.0	TTL LOW
Pin 20 (A ₁₅)	TTL	12.0*	12.0*	TTL HIGH	TTL HIGH	TTL HIGH	12.0
Pin 21 (A14)	TTL	12.0*	12.0*	TTL HIGH	12.0	12.0	TTL HIGH
Pin 22 (A ₁₃)	TTL	12.0*	12.0*	12.0	TTL HIGH	12.0	TTL HIGH
Pin 23 (A ₁₂)	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0
Pin 24 (A ₁₁)	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0
Pin 25 (A ₁₀)	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0
Pin 26 (A ₉)	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0
Pin 27 (A ₈)	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0
Pin 28 (Vcc)	5.0	6.5	6.5	6.5	6.5	6.5	6.5

*For selection of input apply TTL HIGH or TTL LOW

**Left open or TTL HIGH

***Left open or grounded

****Left open, TTL HIGH, or programming current ramp

*****Programming current ramp



Product Matrix Programming Timing Diagram

Output Polarity Programming Timing Diagram



Summing Matrix Programming Timing Diagram



Programming Specifications(4)

Symbol	Parameter	Min	Recommended Value	Max	Units	Comments
Power S	upply					
Vcc	Power Supply Voltage	6.4	6.5	6.6	V	Typical I _{CC} at 6.5 V = 250 mA
trVcc	Power Supply Rise Time(3)	0.2	2.0		μs	
tfVcc ,	Power Supply Fall Time	0.2	2.0		μS	
ton	V _{CC} On Time	(1)				See Programming
toff	V _{CC} Off Time	(2)				Timing Diagram
	Duty Cycle for Vcc			50	%	$t_{ON}/(t_{OFF} + t_{ON})$

Programming Specifications (4) (Cont'd)

Symbol	Parameter	Min	Recommended Value	Max	Units	Comments
Read Stro	be	L		J	1	L
t _{dRBP}	Read Delay before Programming		3.0	1	μs	Initial Check
tw	Fuse Read Time		1.0	1	μs	
t _{dVcc}	Delay to V _{CC} Off		1.0		μs	
t _{dRAP}	Delay to Read after Programming		3.0		μs	Verify
Vz	Input Level during Program & Verify	11.0	12.0	12.0	V	
Chip Sele	ct	L	1			
V _{CSP}	Chip Select Programming Voltage	19.5	20.0	20.5	V	
I _{CSP}	Chip Select Program Current Limit	175	180	185	mA	
VIL	Input Voltage LOW	0	0	0.4	v	
VIH	Input Voltage High	2.4	5.0	5.0	V	
t _{dCS}	Delay to Chip Deselect		1.0		μs	
t _{rCS}	Chip Select Pulse Rise Time	3.0	4.0		μs	
t _{dAP}	Delay to Chip Select Time	0.2	1.0		μs	
t _{fCS}	Chip Select Pulse Fall Time	0.1	0.1	1.0	μs	
Current R	amp				.	
I _{OPLP}	Programming Current Linear Point		10	20	mA	Point after which the pro- gramming current ramp must rise at a linear slew rate
I _{OP(max)}	Output Programming Current Point	155	160	165	mA	Apply current ramp to selected output
V _{OP(max)}	Output Programming Voltage Limit	24	25	26	v	
SRIOP	Current Slew Rate	0.9	1.0	1.1	mA/µs	Constant after Linear Point
V _{PS}	Blow Sense Voltage	0.7			V	•
t _{dBP}	Delay to Programming Ramp	2.0	3.0		μs	V _{CSP} must be at minimum specification
t _{LP}	Time to Reach Linear Point	0.2	1.0	10	μs	
t _{ss}	Program Sense Inhibit	2.0	3.0	10	μs	
t _{tP}	Time to Program Fuse	3.0		150	μs	
t _{hAP}	Programming Ramp Hold Time	1.4	1.5	1.6	μs	After fuse programs
t _{fIOP}	Program Ramp Fall Time		0.1	0.2	μs	
t _{SA}	Time to Address Setup	0.3	0.5		μs	
Notes						· · · · · · · · · · · · · · · · · · ·

Total time V_{CC} is on to program fuse is equal to or greater than the sum of all the specified delays, pulse widths and rise/fall times.
T_{OFF} is equal to or greater than t_{ON}.
Rise and fall times are from 10% to 90%.

4. Recommended programming temp $T_{\mbox{A}}=25^{\circ}\,\mbox{C}\pm10^{\circ}\mbox{C}.$

Program Table Entries Input Variable **Output Function Output Active Level** Product Term Product Term Active Active LOW Ān An Immaterial HIGH Present in Fr Not Present in Fr н L - (dash) A · (period) н Notes Notes Note 1) Entries independent of output polarity 2) Enter (A) for unused outputs of used P terms 1) Polarity programmed once only 2) Enter (L) for all *unused* outputs Enter (---) for unused inputs of used P terms This Portion to be Completed by Fairchild Product Term Active Level Input Variable Output Function No. 5 4 3 2 з Customer Symbolized Part # Date Received CF (XXXX). Comments Date Rev Total Number of Parts. Purchase Order # Fairchild Device # Program Table # Customer Name *Input and Output fields of unused P-terms can be left blank

16 x 48 x 8 FPLA Program Table

Symbol	Characteristic	Min	Typ(1)	Max	Unit	Condition			
VIL	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inpu			
Viн	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inpu			
Vic	Input Clamp Diode Voltage			-1.2	V	$V_{CC} = Min, I_{IN} = -18 \text{ mA}$			
Vol	Output LOW Voltage		0.30	0.45	V	$V_{CC} = Min$, $I_{OL} = 16 mA$			
Vон	Output HIGH Voltage (93Z459 only)	2.4			v	V _{CC} = Min, I _{OF}	₁ = −2.0 mA		
h∟	Input LOW Current		-120	-250	μA	$V_{CC} = Max, V_{IL} = 0.45 V$			
Ін	Input HIGH Current	1		40	μA	V _{CC} = Max, V _I	H = 2.4 V		
Іонг	Output Leakage Current for High Impedance State (93Z459 only)			50 -50	μΑ	V _{OH} = 2.4 V V _{OL} = 0.4 V	0°C to +75°C		
Іонг	Output Leakage Current for High Impedance State (93Z459 only)			100 -100	μΑ	V _{OH} = 2.4 V V _{OL} = 0.4 V	−55°C to +125°C		
ICEX	Output Leakage Current (93Z458 only)			50	μA	$V_{CC} = 5.25 \text{ V}, V_{CEX} = 4.95 \text{ V},$ 0° C to +75° C Chip Deselected			
ICEX	Output Leakage Current (93Z458 only)			150	μA	$V_{CC} = 5.5 \text{ V}, V_{CEX} = 5.2 \text{ V},$ -55°C to + 125°C Chip Deselected			
los	Output Short-Circuit Current (93Z459 only)	-15	-35	-90	mA	$V_{CC} = Max$, $V_O = 0 V$, Note 2			
lcc	Power Supply Current			170	mA	V _{CC} = Max, Cł	nip Selected,		
Cin	Input Pin Capacitance (3)		4.0		pF	$V_{\rm CC} = 5.0 \rm V, V$	$_{\rm IN}$ = 2.0 V, f = 1.0 MHz, $\overline{\rm CS}$ = V _{IH}		
Co	Output Pin Capacitance ⁽³⁾		7.0		pF	$V_{\rm CC} = 5.0 V, V$	$_{O}$ = 2.0 V, f = 1.0 MHz, \overline{CS} = V _{IH}		

DC Performance Characteristics: Over guaranteed operating ranges unless otherwise noted

Commercial

AC Performance Characteristics: V_{CC} = 5.0 V \pm 5%, GND = 0 V, T_{C} = 0°C to + 75°C

Symbol	Characteristic	Max	Unit	Condition
t _{AA}	Address to Output Access Time	45	ns	See AC Output Load
t _{ACS}	Chip Select to Output Access Time	30	ns	See AC Output Load
t _{CD}	Chip Select to Output Disable Time	30	ns	See AC Output Load

Notes on following page

Military

AC Performance Characteristics: $V_{CC} = 5.0 \text{ V} \pm 10\%$, GND = 0 V, $T_C = -55^{\circ}C$ to $+125^{\circ}C$

Symbol	Characteristic	Max	Unit	Condition
t _{AA}	Address to Output Access Time	65	ns	See AC Test Output Load
tacs	Chip Select to Output Access Time	30	ns	See AC Test Output Load
t _{CD}	Chip Select to Output Disable Time	30	ns	, See AC Test Output Load

1. Typical values are at $V_{CC} = 5.0 \text{ V}$, $T_{C} = +25^{\circ}\text{C}$ and maximum loading.

2. Not more than one output to be shorted at a time. Duration of the short circuit should not exceed one second.

3. These parameters are not 100% tested, but are periodically sampled.

Fig. 1 AC Test Loads



Fig. 3 Read Mode Timing



*Includes jig and scope capacitance

Fig. 2 Chip Select Timing



Ordering Information



Packages

8-15

- D = Ceramic DIP
- F = Flatpak L = Leadless Chip Carrier
- P = Plastic DIP

Temperature Ranges

 $C = 0^{\circ}C \text{ to } +75^{\circ}C$ M = -55^{\circ}C to +125^{\circ}C

Optional Processing

- QB = Mil Std 883
 - Method 5004 & 5005, Level B
- QR = Commercial Device with 160 Hour Burn In or Equivalent

Notes



Notes

·



16-Pin Side-Brazed Package



Notes

Pins are nickel/gold plated alloy 42 or equivalent

Package material is alumina, 90% min. Cap is Ni/Au plated kovar or equivalent Board drilling dimensions should equal your practice for **.030** (0.76) inch diameter holes

Pins are intended for insertion in hole rows on .300 (7.62) centers Pins are purposely shipped with "positive" misalignment to facilitate insertion Package weight is 1.5 grams

16-Pin Cerdip



Notes

Pins are tin-plated alloy 42 or equivalent Pins are intended for insertion in hole rows on .300 (7.62) centers

They are purposely shipped with "positive" misalignment to facilitate insertion Board-drilling dimensions should equal your practice for **.030** (0.76) inch dia. holes Hermetically sealed alumina package The **.045-.030** dimension does not apply to the corner pins

Package weight is 2.2 grams These dimensions include misalignment, glass over-run etc...



16-Pin Plastic DIP



Notes

Pins are tin-plated alloy 42 or equivalent Package material is plastic Pins are intended for insertion in hole rows on .300 (7.62) centers They are purposely shipped with "positive" misalignment to facilitate insertion "The .037-.027 dimension does not apply to the corner pins Package weight is 1.0 gram Package dimensions do not include permissible flash

16-Pin Cerpak



Notes

Pins are tin-plated alloy 42 or equivalent Base and cap are black alumina Package weight is 0.5 gram These dimensions include misalignment, glass over-run etc...

18-Pin Side-Brazed Package



Notes

Pins are nickel/gold plated alloy 42 or equivalent

Package material is alumina, 90% min. Cap is Ni/Au plated kovar or equivalent Board drilling dimensions should equal your practice for **.030** (0.76) inch diameter holes

Pins are intended for insertion in hole rows on .300 (7.62) centers Pins are purposely shipped with "positive" misalignment to facilitate insertion Package weight is 1.5 grams

18-Pin Cerdip



Notes

Pins are tin-plated alloy 42 or equivalent Pins are intended for insertion in hole rows on.**300** (7.62) centers They are purposely shipped with "positive" misalignment to facilitate insertion Board-drilling dimensions should equal your practice for **.030** (0.76) inch diameter pins Hermetically sealed alumina package

The .045-.030 dimension does not apply to the corner pins

Package weight is 2.7 grams These dimensions include misalignment, glass over-run etc...

18-Pin Plastic DIP



Notes

Pins are tin-plated alloy 42 or equivalent Package material is plastic Pins are intended for insertion in hole rows on **.600** (15.24) centers They are purposely shipped with "positive" misalignment to facilitate insertion Package weight is 3.5 grams Package dimensions do not include permissible flash

18-Pin Cerpak



Notes

Pins are tin-plated alloy 42 or equivalent. Base and cap are black alumina Package weight is 0.9 gram These dimensions include misalignment, glass over-run etc...

20-Pin Side-Brazed Package



Notes

Pins are nickel/gold plated alloy 42 or equivalent Package material is alumina, 92% min Cap is Ni/Au plated kovar or equivalent Cavity size is .175 x .260 (4.44 x 6.60) Board-drilling dimensions should equal your practice for .030 (0.76) dia. holes Pins are intended for insertion in hole rows on .300 (7.62) centers Pins are purposely shipped with "positive" misalignment to facilitate insertion Package weight is 1.7 grams

22-Pin Side-Brazed Package (.300)



Notes

Rins are nickel/gold plated alloy 42 or equivalent

Package material in 90% min. alumina Cap is Ni/Au plated kovar or equivalent Board-drilling dimensions should equal your practice for .040 (0.76) diameter holes Pins are intended for insertion in hole rows on .300 (7.62) centers

Pins are purposely shipped with "positive" misalignment to facilitate insertion Package weight is 2.05 grams.
22-Pin Side-Brazed Package (.400)



Notes

Pins are nickel/gold plated kovar or equivalent Package material is alumina, 90% min. Lid is Ni/Au plated kovar or equivalent Board drilling dimensions should equal your practice for **.030** (0.76) inch diameter holes Pins are intended for insertion in hole rows on **.400** (10.16) centers Pins are purposely shipped with "positive" misalignment to facilitate insertion Package weight is 2.0 grams

22-Pin Cerdip



Notes

Pins are tin-plated alloy 42 or equivalent Hermetically sealed alumina package Pins are intended for insertion in hole rows on .400 (10.16) centers They are purposely shipped with "positive" misalignment to facilitate insertion Package weight is 2.2 grams Board-drilling dimensions should equal your practice for .030 (0.76) inch diameter holes These dimensions include misalignment, glass over-run etc...

22-Pin Plastic DIP



Notes

Pins are tin-plated alloy 42 or equivalent Package material is plastic Pins are intended for insertion in hole rows on .400 (10.16) centers They are purposely shipped with "positive" misalignment to facilitate insertion Package weight is 2.1 grams Package dimensions do not include permissible flash

22-Pin Leadless Chip Carrier



Notes

Chip carrier is 90% min. black alumina Cap is Ni/Au plated kovar or equivalent Cavity size is **.214 x .325** (5.44 x 8.26) Package weight is 0.60 gram:

9

24-Pin Side-Brazed Package



Notes

Pins are nickel/gold plated kovar or equivalent Package material is alumina, 90% min. Lid is Ni/Au plated kovar or equivalent Board drilling dimensions should equal your practice for .030 (0.76) inch diameter holes Pins are intended for insertion in hole rows on .600 (15.24) centers Pins are purposely shipped with "positive" misalignment to facilitate insertion Package weight is 4 grams

24-Pin Cerdip (.300)



Notes

Pins are tin-plated alloy 42 or equivalent Pins are intended for insertion in hole rows on .300 (7.62) centers They are purposely shipped with "positive"

misalignment to facilitate insertion Board-drilling dimensions should equal your practice for **.030** (7.62) inch diameter pins

Hermetically sealed alumina package

Package weight is 6.7 grams

These dimensions include misalignment, glass over-run etc...

24-Pin Cerdip (.400)



Notes

Pins are tin-plated alloy 42 or equivalent Hermetically sealed alumina package Pins are intended for insertion in hole rows on .400 (10.16) centers They are purposely shipped with "positive" misalignment to facilitate insertion Package weight is 6.0 grams Board-drilling dimensions should equal your practice for .030 (0.76) inch diameter holes These dimensions include misalignment, glass over-run etc...

24-Pin Cerdip (.600)



Notes

Pins are tin-plated alloy 42 or equivalent Hermetically sealed alumina package Pins are intended for insertion in hole rows on .600 (15.25) centers They are purposely shipped with "positive" misalignment to facilitate insertion

Board-drilling dimensions should equal your practice for **.030** (0.76) inch diameter holes

Package weight is 7.1 grams These dimensions include misalignment, glass over-run etc...

24-Pin Plastic DIP



Pins are tin-plated alloy 42 or equivalent Package material is plastic Pins are intended for insertion in hole rows on .600 (15.24) centers They are purposely shipped with "positive" misalignment to facilitate insertion Package weight is 3.5 grams Package dimensions do not include permissible flash

24-Pin Leadless Chip Carrier



Notes

Chip carrier is 90% min. alumina, black Cap is Ni/Au plated kovar or equivalent Cavity size is .229" x .229" (5.81 sq.) All edge notches (except corners) are gold plated to connect to bottom gold lead plating

Package weight is 0.75 gram

24-Pin Cerpak (.375 sq.)





Pins are tin-plated alloy 42 or equivalent

Base and cap are black alumina

Notes



24-Pin Quad Cerpak



Notes

Pins are tin-plated alloy 42 or equivalent Cavity size is .200 SQ. (5.08 SQ.) Package weight is 0.7 gram These dimensions include misalignment, glass over-run etc...

9



24-Pin Cerpak (.370 x .595)

Notes

Pins are tin-plated alloy 42 or equivalent Base and cap are black alumina Package weight is 1.0 gram These dimensions include misalignment, glass over-run etc...

24-Pin Cerpak (.435 x .625)



Notes

Pins are tin-plated alloy 42 or equivalent Base and cap are black alumina Package weight is 1.0 gram These dimensions include misalignment, glass over-run etc...

28-Pin Side-Brazed Package



Notes

Pins are nickel/gold plated alloy 42 or equivalent

Package material is alumina, 90% min. Cap is Ni/Au plated kovar or equivalent Board drilling dimensions should equal your practice for **.030** (0.76) inch diameter holes

Pins are intended for insertion in hole rows on .600 (15.24) centers Pins are purposely shipped with "positive" misalignment to facilitate insertion Package weight is 4 grams

28-Pin Cerdip



Notes

Pins are tin-plated alloy 42 or equivalent Hermetically sealed alumina package Pins are intended for insertion in hole rows on .600 (15.24) centers They are purposely shipped with "positive" misalignment to facilitate insertion Board-drilling dimensions should equal your practice for .030 (0.76) inch diameter

your practice for .030 (0.76) inch diamete holes Package weight is 8.6 grams

These dimensions include misalignment, glass over-run etc...

28-Pin Plastic DIP



Notes

Pins are tin-plated alloy 42 or equivalent Package material is plastic Pins are intended for insertion in hole rows on **.600**(15.24) centers They are purposely shipped with "positive" misalignment to facilitate insertion Package weight is 4.5 grams Package dimensions do not include permissible flash.

28-Pin Leadless Chip Carrier



Notes

Chip carrier is 90% min. black alumina Cap is Ni/Au plated kovar or equivalent Cavity size is **250** (6.35) SQ All edge notches (except corners) are gold plated to connect to bottom gold lead plating Package weight is 2.7 grams

28-Pin Leadless Chip Carrier



Notes

Chip carrier is 90% min. alumina, black Cap is Ni/Au plated kovar or equivalent Cavity size is **.300** (7.62) SQ All edge notches (except corners) are gold plated to connect to bottom gold lead plating Package weight is 2.7 grams

28-Pin Cerpak



Notes

Pins are tin-plated alloy 42 or equivalent Base and cap are black alumina Package weight is 1.0 gram These dimensions include misalignment, glass over-run etc...

Notes

.

Notes



.

Franchised Distributors

United States and Canada

Alabama

Hall Mark Electronics 4900 Bradford Drive Huntsville, Alabama 35807 Tel: 205-837-8700 TWX: 810-726-2187

Hamilton/Avnet Electronics 4692 Commercial Drive Huntsville, Alabama 35805 Tel: 205-837-7210 TWX: 810-726-2162

Schweber Electronics 2227 Drake Avenue S.W. Huntsville, Alabama 35805 Tel: 205-882-2200

Arizona

Hamilton/Avnet Electronics 505 South Madison Drive Tempe, Arizona 85281 Tel: 602-231-5100 TWX: 910-950-0077

Kierulff Electronics 4134 East Wood Street Phoenix. Arizona 85040 Tel: 602-243-4101 TWX: 910-951-1550

Wyle Distribution Group 8155 North 24th Avenue Phoenix, Arizona 85021 Tel: 602-249-2232 TWX: 910-951-4282

California

Arrow Electronics 19748 Dearborn Street Chatsworth, California 91311 Tel: 213-701-7500 TWX: 910-493-2086

Arrow Electronics 3094 San Clemente Street Hayward, California 94544 Tel: 415-487-4300

Arrow Electronics 9511 Ridge Haven Court San Diego, California 92123 Tel: 714-565-4800 TWX: 910-335-1195

Arrow Electronics 521 Weddell Avenue Sunnyvale. California 94086 Tel: 408-745-6600 TWX: 910-339-9371

Avnet Electronics 350 McCormick Avenue Costa Mesa. California 92626 Tel: 714-754-6111 (Orange County) 213-558-2345 (Los Angeles) TWX: 910-595-1928

Avnet Electronics 21050 Erwin Street Woodland Hills. California 91367 Tel. 213-883-0000

** This distributor carries Fairchild die products only.

Bell Industries Electronic Distributor Division 1161 N. Fair Oaks Avenue Sunnyvale. California 94086 Tel: 408-734-8570 TWX: 910-339-9378

Hamilton/Avnet Electronics 3170 Pullman Avenue Costa Mesa, California 92626 Tel: 714-641-1850 TWX: 910-595-2638

Hamilton Electro Sales 10912 West Washington Blvd. Culver City, California 90230 Tel: 213-558-2121 TWX: 910-340-6364

Hamilton/Avnet Electronics 4103 North Gate Blvd. Sacramento, California 95348 Tel: 916-920-3150

Hamilton/Avnet Electronics 4545 Viewridge Avenue San Diego, California 92123 Tel: 714-571-7527 TWX: 910-335-1216

Hamilton/Avnet Electronics 1175 Bordeaux Drive Sunnyvale, California 94086 Tel: 408-743-3355 TWX: 910-339-9332

Schweber Electronics 17811 Gillette Avenue Irvine, California 92714 Tel: 714-556-3880

Sertech Laboratories** 3170 Pullman Dr. Costa Mesa, California 92626 Tel: 714-754-0666

Wyle Distribution Group 124 Maryland Street El Segundo, California 90245 Tel: 213-322-8100 TWX: 910-348-7140

Wyle Distribution Group 17872 Cowan Avenue Irvine, California 92714 Tel: 714-641-1600 Telex: 910-595-1572

Wyle Distribution Group Military Product Division 18910 Teller Avenue Irvine, California 92715 Tel: 714-851-9953

Wyle Distribution Group 9525 Chesapeake San Diego, California 92123 Tel: 714-565-9171 TWX: 910-335-1590

Wyle Distribution Group 3000 Bowers Avenue Santa Clara, California 95051 Tel: 408-727-2500 TWX: 910-338-0541 Zeus Components, Inc. 1130 Hawk Circle Anaheim, California 92807 Tel: 714-632-6880

Zeus Components, Inc. 3350 Scott Blvd., Bldg. 6402 Santa Clara, California 95051 Tel: 408-727-0714 TWX: 910-338-2121

Colorado Arrow Electronics 1390 S. Potomac Street, Suite 136 Aurora, Colorado 80012 Tei: 303-696-1111

Bell Industries 8155 West 48th Avenue Wheatridge, Colorado 80033 Tel: 303-424-1985 TWX: 910-938-0393

Hamilton/Avnet Electronics 8765 E. Orchard Rd., Suite 708 Englewood, Colorado 80111 Tel: 303-740-1000 TWX: 910-935-0787

Wyle Distribution Group 451 East 124th Avenue Thornton, Colorado 80241 Tel: 303-457-9953 TWX: 910-936-0770

Connecticut Arrow Electronics 12 Beaumont Road Wallingford, Connecticut 06492 Tel: 203-265-7741 TWX: 710-476-0162

Hamilton/Avnet Electronics Commerce Drive, Commerce Park Danbury, Connecticut 06810 Tel: 203-797-2800 TWX: 710-546-9974

Schweber Electronics Finance Drive Commerce Industrial Park Danbury, Connecticut 06810 Tel: 203-792-3500 TWX: 710-456-9405

Florida Arrow Electronics 1001 Northwest 62nd Street Suite 108 Ft. Lauderdale, Florida 33309 Tel: 305-776-7790 TWX: 510-955-9456

Arrow Electronics 50 Woodlake Drive West Building B Palm Bay, Florida 32905 Tel: 305-725-1480 TWX: 510-959-6337

Chip Supply^{**} 1607 Forsyth Road Orlando, Florida 32807 Tel: 305-275-3810

Hall Mark Electronics 1671 West McNab Road Ft Lauderdale, Florida 33309 Tel: 305-971-9280 TWX: 510-956-3092

Franchised Distributors

United States and Canada

Hall Mark Electronics 7233 Lake Ellenor Drive Orlando, Florida 32809 Tel: 305-855-4020 TWX: 810-850-0183

Hamilton/Avnet Electronics 6801 N.W. 15th Way Ft. Lauderdale, Florida 33309 Tel: 305-971-2900 TWX: 510-956-3097

Hamilton/Avnet Electronics 3197 Tech Drive, North St. Petersburg, Florida 33702 Tel: 813-576-3930 TWX: 810-863-0374

Schweber Electronics 181 Whooping Loop Altamonte Springs, Florida 32701 Tel: 305-331-7555

Schweber Electronics 2830 North 28th Terrace Hollywood, Florida 33020 Tel: 305-927-0511 TWX: 510-954-0304

Georgia

Arrow Electronics 2979 Pacific Drive Norcross, Georgia 30071 Tel: 404-449-8252 TWX: 810-766-0439

Hall Mark Electronics 6410 Atlantic Blvd., Suite 115 Norcross, Georgia 30071 Tel: 404-447-8000 TWX: 810-766-4510

Hamilton/Avnet Electronics 5825-D Peachtree Corners East Norcross, Georgia 30092 Tel: 404-447-7500 TWX: 810-766-0432

Schweber Electronics 303 Research Drive Norcross, Georgia 30092 Tel: 404-449-9170

Illinois Arrow Electronics 2000 Algonquin Road Schaumburg, Illinois 60195

Schaumburg, Illinois 60195 Tel: 312-397-3440 TWX: 910-291-3544 Hall Mark Electronics

1177 Industrial Drive Bensenville, Illinois 60106 Tel: 312-860-3800 TWX: 910-651-0185

Hamilton/Avnet Electronics 1130 Thorndale Avenue Bensenville, Illinois 60106 Tel: 312-860-7780 TWX: 910-227-0060

Kierulff Electronics 1536 Landmeier Road Elk Grove Village, Illinois 60007 Tel: 312-640-0200 TWX: 910-227-3166 Schweber Electronics 904 Cambridge Avenue Elk Grove Village, Illinois 60007 Tel: 312-364-3750 TWX: 910-222-3453

Indiana

Arrow Electronics 2718 Rand Road Indianapolis, Indiana 46241 Tel: 317-243-9353 TWX: 810-341-3119

Graham Electronics Supply, Inc. 133 S. Pennsylvania Street Indianapolis, Indiana 46204 Tel: 317-634-8202 TWX: 810-341-3481

Hamilton/Avnet Electronics 485 Gradle Drive Carmel, Indiana 46032 Tel: 317-844-9333 TWX: 810-260-3966

Pioneer Electronics 6408 Castle Place Drive Indianapolis, Indiana 46250 Tel: 317-849-7300 TWX: 810-260-1794

lowa

Arrow Electronics 1930 St. Andrews N.E. Cedar Rapids, Iowa 52402 Tel: 319-395-7230

Schweber Electronics 5270 N. Park Place N.E. Cedar Rapids, Iowa 52402 Tel: 319-373-1417

Kansas

Hall Mark Electronics 10815 Lakeview Drive Lenexa, Kansas 66215 Tel: 913-888-4747 TWX: 910-749-6620

Hamilton/Avnet Electronics 9219 Quivira Road Overland Park, Kansas 66215 Tel: 913-888-8900 TWX: 910-743-0005

Schweber Electronics 10300 W. 103rd St., Suite 103 Overland Park, Kansas 66214 Tel: 913-492-2921

Maryland

Arrow Electronics 4801 Benson Avenue Baltimore, Maryland 21227 Tel: 301-247-5200 TWX: 710-236-9005

Hall Mark Electronics 6655 Amberton Drive Baltimore, Maryland 21227 Tel: 301-796-9300 TWX: 710-862-1942

Hamilton/Avnet Electronics 6822 Oak Hall Lane Columbia, Maryland 21045 Tel: 301-995-3500 TWX: 710-862-1861 Schweber Electronics 9218 Gaither Road Gaithersburg, Maryland 20760 Tel: 301-840-5900 TWX: 710-828-9749

Massachusetts

Arrow Electronics One Arrow Drive Woburn, Massachusetts 01801 Tel: 617-933-8130 TWX: 710-392-6770

Gerber Electronics 128 Carnegie Row Norwood, Massachusetts 02062 Tel: 617-329-2400 TWX; 710-336-1987

Hamilton/Avnet Electronics 50 Tower Office Park Woburn, Massachusetts 01801 Tel: 617-273-7500 TWX: 710-393-0382

Schweber Electronics 25 Wiggins Avenue Bedford, Massachusetts 01730 Tel: 617-275-5100 TWX: 710-326-0268

Sertech Laboratories** 1 Peabody Street Salem, Massachusetts 01970 Tel: 617-745-2450 TWX: 710-347-0223

Zeus Components, Inc. 25 Adams Street Burlington, Massachusetts 01803 Tel: 617-273-0750 TWX: 710-332-0716

Michigan

Arrow Electronics 3810 Varsity Drive Ann Arbor, Michigan 48104 Tel: 313-971-8220 TWX: 810-223-6020

Arrow Electronics 3510 Roger B. Chafee, S.E. Grand Rapids, Michigan 49508 Tel: 616-243-0912

Hamilton/Avnet Electronics 2215 29th Street S.E., Space A5 Grand Rapids, Michigan 49508 Tel: 616-243-8805 TWX: 810-273-6921

Hamilton/Avnet Electronics 32487 Schoolcraft Livonia, Michigan 48150 Tel: 313-522-4700 TWX: 810-242-8775

Pioneer Electronics 13485 Stamford Livonia, Michigan 48150 Tel: 313-525-1800 TWX: 810-242-3271

Schweber Electronics 12060 Hubbard Avenue Livonia, Michigan 48150 Tel: 313-525-8100 TWX: 810-242-2983

**This distributor carries Fairchild die products only

Franchised Distributors

United States and Canada

Minnesota

Arrow Electronics 5230 West 73rd Street Edina, Minnesota 55435 Tel: 612-830-1800 TWX: 910-576-3125

Hall Mark Electronics 7838 12th Avenue South Bloomington, Minnesota 55420 Tel: 612-854-3233

Hamilton/Avnet Electronics 10300 Bren Road East Minnetonka, Minnesota 55343 Tel: 612-932-0600 TWX: 910-576-2720

Schweber Electronics 7422 Washington Avenue S. Eden Prairie, Minnesota 55344 Tel: 612-941-5280 TWX: 910-576-3167

Missouri

Arrow Electronics 2380 Schuetz Road St. Louis, Missouri 63141 Tel: 314-567-6888 TWX: 910-764-0882

Hall Mark Electronics 2662 Metro Blvd. Maryland Heights, Missouri 63043 Tel: 314-291-5350 Telex: 910-762-0672

Hamilton/Avnet Electronics 13743 Shoreline Court, East Earth City, Missouri 63045 Tel: 314-344-1200 TWX: 910-762-0684

Schweber Electronics 502 Earth City Expressway Earth City, Missouri 63045 Tel: 314-739-0526

New Hampshire

Arrow Electronics 1 Perimeter Road Manchester, New Hampshire 03103 Tel: 603-668-6968 TWX: 710-220-1684

Schweber Electronics Bedford Farms Building 2 Kilton and South River Roads Manchester, New Hampshire 03102 Tel: 603-625-2250

New Jersey Arrow Electronics Pleasant Valley Avenue Moorestown, New Jersey 08057 Tel: 609-235-1900 TWX: 710-897-0829

Arrow Electronics 2 Industrial Road Fairfield, New Jersey 07006 Tel: 201-575-5300

Hall Mark Electronics Springdale Business Center 2091 Springdale Road Cherry Hill, New Jersey 08003 Tei: 609-424-0880 TWX: 710-940-0660 Hall Mark Electronics 107 Fairfield Road Fairfield, New Jersey 07006 Tel: 201-575-4415

Hamilton/Avnet Electronics 10 Industrial Road Fairfield, New Jersey 07006 Tel: 201-575-3390 TWX: 710-734-4388

Hamilton/Avnet Electronics #1 Keystone Avenue Cherry Hill, New Jersey 08003 Tel: 609-424-0100 TWX: 710-940-0262

Schweber Electronics 18 Madison Road Fairfield, New Jersey 07006 Tel: 201-227-7880 TWX: 710-734-4305

New Mexico Arrow Electronics 2460 Alamo Avenue S.E. Albuquerque, New Mexico 87106 Tel: 505-243-4566 TWX: 910-989-1679

Bell Industries 11728 Linn Avenue N.E. Albuquerque, New Mexico 87123 Tel: 505-292-2700 TWX: 910-989-0625

Hamilton/Avnet Electronics 2524 Baylor Drive, S.E. Albuquerque, New Mexico 87106 Tel: 505-765-1500 TWX: 910-989-0614

New York

Arrow Electronics 900 Broadhollow Road Farmingdale, New York 11735 Tel: 516-694-6800 TWX: 510-224-6155 & 510-224-6126

Arrow Electronics 20 Oser Avenue Hauppauge, New York 11787 Tel: 516-231-1000 TWX: 510-227-6623

Arrow Electronics P.O. Box 370 7705 Maltlage Drive Liverpool, New York 13088 Tel: 315-652-1000 TWX: 710-545-0230

Arrow Electronics 3000 Winton Road South Rochester, New York 14623 Tel: 716-275-0300 TWX: 510-253-4766

Hamilton/Avnet Electronics 5 Hub Drive Melville, New York 11746 Tel: 516-454-6000 TWX: 510-224-6166

Hamilton/Avnet Electronics 333 Metro Park Rochester, New York 14623 Tel: 716-475-9130 TWX: 510-253-5470 Hamilton/Avnet Electronics 16 Corporate Circle E. Syracuse, New York 13057 Tel: 315-437-2642 TWX: 710-541-1560

Schweber Electronics Jericho Turnpike Westbury, L.I., New York 11590 Tel: 516-334-7474 TWX: 510-222-3660

Schweber Electronics 3 Town Line Circle Rochester, New York 14623 Tel: 716-424-2222

Summit Distributors, Inc. 916 Main Street Buffalo, New York 14202 Tel: 716-884-3450 TWX: 710-522-1692

Zeus Components, Inc. 100 Midland Avenue Port Chester, New York 10573 Tel: 914-937-7400 TWX: 710-567-1248

North Carolina Arrow Electronics 938 Burke Street Winston Salem, North Carolina 27102 Tel: 919-725-8711 TWX: 510-931-3169

Arrow Electronics 3117 Poplarwood Court, Suite 123 Raleigh, North Carolina 27625 Tel: 919-876-3132 TWX: 510: 928-1856

Hall Mark Electronics 5237 North Blvd. Raleigh, North Carolina 27604 Tel: 919-872-0712 TWX: 510-928-1831

Hamilton/Avnet Electronics 3510 Spring Forrest Road Raleigh, North Carolina 27604 Tel: 919-878-0819

Schweber Electronics 5285 North Blvd. Raleigh, North Carolina 27604 Tel: 919-876-0000

Ohio Arrow Electronics 7620 McEwen Road Centerville, Ohio 45459 Tel: 513-435-5563 TWX: 810-459-1611

Arrow Electronics 6238 Cochran Road Solon, Ohio 44139 Tel: 216-248-3990 TWX: 810-427-9409

Hall Mark Electronics 175 Alpha Park Highland Heights, Ohio 44143 Tel: 216-473-2907

Hall Mark Electronics 6130 Sundbury Road, Suite B

Westerville, Ohio 43081 Tel: 614-891-4555

Hamilton/Avnet Electronics 954 Senate Drive Dayton, Ohio 45459 Tel: 513-433-0610 TWX: 810-450-2531

Hamilton/Avnet Electronics 4588 Emery Industrial Parkway Warrensville Heights, Ohio 44128 Tel: 216-831-3500 TWX: 810-427-9452

Pioneer Electronics 4800 E. 131st Street Cleveland, Ohio 44105 Tel: 216-587-3600 TWX: 810-422-2211

Pioneer Electronics 4433 Interpoint Blvd. Dayton, Ohio 45424 Tel: 513-236-9900 TWX: 810-459-1622

Schweber Electronics 23880 Commerce Park Road Beachwood, Ohio 44122 Tel: 216-464-2970 TWX: 810-427-9441

Schweber Electronics 7865 Paragon Road Dayton, Ohio 45459 Tel: 513-439-1800

Oklahoma Arrow Electronics 4719 S. Memorial Tulsa, Oklahoma 74145 Tel: 918-665-7700

Hall Mark Electronics 5460 S. 103rd East Avenue Tulsa, Oklahoma 74145 Tel: 918-665-3200 TWX: 910-845-2290

Schweber Electronics 4815 S. Sheridan Road Tulsa, Oklahoma 74145 Tel: 918-622-8000

Oregon Hamilton/Avnet Electronics 6024 S.W. Jean Road Building C, Suite 10 Lake Oswego, Oregon 97034 Tei: 503-635-8157 TWX: 910-455-8179

Pennsylvania Arrow Electronics 650 Seco Road Monroeville, Pennsylvania 15146 Tel: 412-856-7000 TWX: 710-797-3894

Pioneer Electronics 259 Kappa Drive Pittsburgh, Pennsylvania 15238 Tel: 412-782-2300 TWX: 710-795-3122

Franchised Distributors

United States and Canada

Schweber Electronics 101 Rock Road Horsham, Pennsylvania 19044 Tel: 215-441-0600 TWX: 510-665-6540

Texas

Arrow Electronics 10125 Metropolitan Drive Austin, Texas 78758 Tel: 512-835-4180 TWX: 910-874-1348

Arrow Electronics 13715 Gamma Road Dallas, Texas 75234 Tel: 214-386-7500 TWX: 910-860-5377

Arrow Electronics 10899 Kinghurst, Suite 100 Houstin, Texas 77099 Tel: 713-530-4700 TWX: 910-880-4439

Hall Mark Electronics 12211 Technology Blvd. Austin, Texas 78759 Tel: 512-258-8848 TWX: 910-874-2031

Hall Mark Electronics 11333 Page Mill Drive Dallas, Texas 75243 Tel: 214-343-5000 TWX: 910-867-4721

Hall Mark Electronics 8000 Westglen Houston, Texas 77063 Tel: 713-781-6100 TWX: 910-881-2711

Hamilton/Avnet Electronics 2401 Rutland Drive Austin, Texas 78758 Tel: 512-837-8911 TWX: 910-874-1319

Hamilton/Avnet Electronics 8750 Westpark Houston, Texas 77063 Tel: 713-780-1771 TWX: 910-881-5523

Hamilton/Avnet Electronics 2111 W. Walnut Hill Lane Irving, Texas 75062 Tel: 214-659-4111 TWX: 910-860-5929

Schweber Electronics 111 W. Anderson Lane Austin, Texas 78752 Tel: 512-458-8253

Schweber Electronics 4202 Beltway Drive Dallas, Texas 75234 Tel: 214-661-5010 TWX: 910-860-5493

Schweber Electronics 10625 Richmond, Suite 100 Houston, Texas 77042 Tel: 713-784-3600 TWX: 910-881-4836

Sterling Electronics 23358 Kramer Lane Austin, Texas 78758 Tel: 512-836-1341 Sterling Electronics 11090 Stemmons Freeway Dallas, Texas 75229

Sterling Electronics 4201 Southwest Freeway Houston, Texas 77027 Tel: 713-627-9800 TWX: 910-881-5042 Telex: STELECO HOUA 77-5299

Zeus Components, Inc. 14001 Goldmark, Suite 250 Dallas, Texas 75240 Tel: 214-783-7010

Utah Arrow Electronics 4980 Amelia Earhart Drive Salt Lake City, Utah 84116 Tel: 801-539-1135

Bell Industries 3639 West 2150 South Salt Lake City, Utah 84120 Tel: 801-972-6969 TWX: 910-925-5686

Hamilton/Avnet Electronics 1585 West 2100 South Salt Lake City, Utah 04119 Tel: 801-972-2800 TWX: 910-925-4018

Wyle Distribution Group 1959 South 4130 West, Unit B Salt Lake City, Utah 84104 Tel: 801-974-9953

Virginia Arrow Electronics 8002 Discovery Drive Richmond, Virginia 23285 Tel: 804-0413 TWX: 710-956-0169

Washington Arrow Electronics 14320 N.E. 21st Street Bellevue, Washington 98005 Tel: 206-643-4800 TWX: 910-443-3033

Hamilton/Avnet Electronics 14212 N.E. 21st Street Bellevue, Washington 98005 Tel: 206-453-5844 TWX: 910-443-2469

Radar Electronic Co., Inc. 168 Western Avenue W. Seattle, Washington 98119 Tel: 206-282-2511 TWX: 910-444-2052

Wyle Distribution Group 1750 132nd Avenue N.E. Bellevue, Washington 98005 Tel: 206-453-8300 TWX: 910-443-2526

Wisconsin Arrow Electronics 430 W. Rawson Avenue Oakcreek, Wisconsin 53154 Tel: 414-764-6600 TWX: 910-262-1193

Franchised Distributors

United States and Canada

Hall Mark Electronics 9657 South 20th Street Oakcreek, Wisconsin 53154 Tel: 414-761-3000

Hamilton/Avnet Electronics 2975 South Moorland Road New Berlin, Wisconsin 53151 Tel: 414-784-4510 TWX: 910-262-1182

Schweber Electronics 150 Synnyslope Road, Suite 120 Brookfield, Wisconsin 53005 Tel: 414-784-9020

Canada

Future Electronics Corporation 5809 MacLeod Trail S. Unit 109 Calgary, Alberta T23 0J9 Tel: 403-259-6437

Future Electronics Inc. 4800 Dufferin Street Downsview, Ontario, M3H 5S8, Canada Tel: 416-663-5563

Future Electronics Inc. Baxter Center 1050 Baxter Road Ottawa, Ontario, K2C 3P2, Canada Tel: 613-820-8313

Future Electronics Inc. 237 Hymus Blvd. Pointe Claire (Montreal), Quebec, H9R 5C7, Canada Tel: 604-299-8866 TWX: 610-422-3048 Tel: 514-694-7710 TWX: 610-421-3251

Future Electronics Corporation 3070 Kingsway Vancouver B.C. B5R 5J7 Tel: 604-438-5545

Hamilton/Avnet Canada Ltd. 6845 Rexwood Road, Units 3-4-5 Mississauga, Ontario, L4V 1R2, Canada Tel: 416-677-7432 TWX: 610-492-8867

Hamilton/Avnet Canada Ltd. 210 Colonnade Road Nepean, Ontario, K2E 7L5, Canada Tel: 613-226-1700 Telex: 0534-971

Hamilton/Avnet Canada Ltd. 2670 Sabourin Street St. Laurent, Quebec, H4S 1M2, Canada Tel: 514-331-6443 TWX: 610-421-3731

Semad Electronics Ltd. 620 Meloche Avenue Dorval, Quebec, H9P 2P4, Canada

Semad Electronics Ltd. 864 Lady Ellen Place Ottawa, Ontario, K1Z 5M2, Canada Tel: 613-722-6571 TWX: 610-562-1923

Semad Electronics Ltd. 105 Brisbane Avenue Downsview, Ontario, M3J 2K6, Canada Tel: 416-663-5650 TWX: 610-492-2510

Alabama

Huntsville Office 555 Sparkman Drive, Suite 1030 Huntsville, Alabama 35805 Tel: 205-837-8960

Arizona

Phoenix Office 2255 West Northern Road, Suite 8112 Phoenix, Arizona 85021 Tel: 602-864-1000 TWX: 910-951-1544

California

320 Aeolia Drive Auburn, CA 95603 Tel: 916-823-6664

Los Angeles Office* Crocker Bank Bldg. 15760 Ventura Blvd., Suite 1027 Encino, California 91436 Tel: 213-990-9800 TWX: 910-495-1776

San Diego Office 4355 Ruffin Road, Suite 100 San Diego, California 92123 Tel: 714-560-1332

Santa Ana Office 1570 Brookhollow Drive, Suite 206 Santa Ana, California 92705 Tel: 714-557-7350 TWX: 910-595-1109

Santa Clara Office* 3333 Bowers Avenue, Suite 299 Santa Clara, California 95051 Tel: 408-980-9990 TWX: 910-338-0241

Colorado

Denver Office 10200 E. Girard, Suite 222, Bldg. B Denver, Colorado 80231 Tel: 303-695-4950

Connecticut

Danbury Office 250 Pomeroy Avenue Meriden, Connecticut 06450 Tel: 203-634-8722

Florida

Ft. Lauderdale Office 5237 N.W. 33rd Avenue, Suite 2D Ft. Lauderdale, Florida 33309 Tel: 305-485-7970 TWX: 510-955-4098

Orlando Office Crane's Roost Office Park 399 Whooping Loop Altamonte Springs, Florida 32701 Tel: 305-834-7000 TWX: 810-850-0152

Georgia

Norcross Office* 3220 Pointe Parkway, Suite 1200 Norcross, Georgia 30092 Tel: 404-441-2730 TWX: 810-766-4952

'Order Entry Points

Sales Offices

Illinois

Indiana

lowa

Kansas Kansas City Office

Castle Point

Itasca Office*

500 Park Blvd., Suite 575

7202 N. Shadeland, Room 205

373 Collin Road N.E., Suite 200

8600 West 110th Street, Suite 209

Tel: 316-687-1111 TWX: 710-826-9654

Tel: 301-730-1510 TWX: 710-826-9654

Waltham, Massachusetts 02154

Farmington Hills, Michigan 48024

3600 West 80th Street, Suite 590

Bloomington, Minnesota 55431

Tel: 313-478-7400 TWX: 810-242-2973

Tel: 612-835-3322 TWX: 910-576-2944

21999 Farmington Road

Tel: 617-890-4000 TWX: 710-380-0599

Overland Park, Kansas 66210

2000 Century Plaza, Suite 114 Columbia, Maryland 21044

Cedar Rapids, Iowa 52402

Indianapolis, Indiana 46250 Tel: 317-849-5412 TWX: 810-260-1793

Tel: 312-773-3300 TWX: 910-651-0120

Itasca, Illinois 60143

Indianapolis Office

Cedar Rapids Office

Tel: 319-395-0090

Tel: 913-451-8374

2424 N. Woodlawn

Columbia Office

Massachusetts Framingham Office* 1432 Main Street

Michigan Detroit Office

Minnesota Minneapolis Office

New Jersey New Jersey Office

New Mexico Albuquerque Office

North Building

Vreeland Plaza

41 Vreeland Avenue

Tel: 201-256-9011

Totowa, New Jersey 07512

2900 Louisiana N.E. South G2

Albuquerque, New Mexico 87110

Tel: 505-884-5601 TWX: 910-379-6435

Wichita, Kansas 67220

Wichita Office

Maryland

United States and Canada

New York

Endwell Office 3215 East Main Street Endwell, New York 13760 Tel: 607-757-0200

Fairport Office 815 Ayrault Road Fairport, New York 14450 Tel: 716-223-7700

Hauppauge Office* 300 Wheeler Road Hauppauga, New York 11788 Tel: 516-348-0900 TWX: 510-221-2183

Poughkeepsie Office 19 Davis Avenue Poughkeepsie, New York 12603 Tel: 914-473-5730 TWX: 510-248-0030

North Carolina

Raleigh Office 1100 Navaho Drive, Suite 112 Raleigh, North Carolina 27609 Tel: 919-876-9643

Ohio Cleveland Office 6133 Rockside Road, Suite 407 Cleveland, Ohio 44131 Tel: 216-447-9700

Columbus Office 960 West Henderson Road Columbus, Ohio 43220 Tel: 614-459-5748

Dayton Office* 6500 Poe Avenue, Suite 400 Dayton, Ohio 45415 Tel: 513-890-5878

Oregon

Portland Office 8196 S.W. Hall Blvd., Suite 328 Beaverton, Oregon 97005 Tel: 503-641-7871 TWX: 910-467-7842

Pennsylvania

Philadelphia Office 2500 Office Center 2500 Maryland Road Willow Grove, Pennsylvania 19090 Tel: 215-657-2711

Sales Offices

United States and Canada

Texas

Austin Office 8240 Mopac Expressway, Suite 270 Austin, Texas 78759 Tel 512-346-3990

Dallas Office* 1702 North Collins Street, Suite 101 Richardson, Texas 75081 Tel: 214-234-3391 TWX: 910-867-4824

Houston Office 9896 Bissonnet-2, Suite 595 Houston, Texas 77036 Tel: 713-771-3547 TWX: 910-881-8278

Utah 5282 South 320th West, Suite D120 Salt Lake City, Utah 84107 Tel: 801-266-0773

*Order Entry Points

Washington Bellevue Office

11911 N.E. First Street, Suite 310 Bellevue, Washington 98005 Tel: 206-455-3190

Canada

Toronto Regional Office* 2375 Steeles Avenue West, Suite 203 Downsview, Ontario M3J 3A8, Canada Tel: 416-665-5903 TWX: 610-491-1283

Montreal Office 3675 Sources Blvd., Suite 203 Dollard des Ormeaux Quebec H9B 2K4 Canada Tel: 514-685-0883

Ottawa Office 1 Ceasar Avenue, Suite B Nepean, Ontario K2D 0A8 Tel: 613-226-8270 TWX: 610-562-1953

Australia

Fairchild Australia Pty. Ltd. 366 White Horse Road Nunawading 3131 Victoria, Australia Tel: 03-877-5444

Austria and Eastern Europe

Fairchild Electronics A-1010 Wien Schwedenplatz 2 Tel: 0222-858-652

Benelux

Fairchild Semiconductor Ruysdaelbaan 35 5613 Dx Eindhoven The Netherlands Tel: 40-446909

Brazil

Fairchild Semiconductores Ltda. Caixa Postal 30407 Rua Alagoas, 663 Sao Paulo, SP, Brazil Tel: 66-9092

France

Fairchild Camera & Instrument S.A. BP No. 655 92542 Montrouge Cedex France Tel: 657-1303

Germany

Fairchild Camera and Instrument GmbH Daimlerstrasse 15 8046 Garching Hochbruck Munich, W. Germany Tel: 089-320031

Fairchild Camera and Instrument GmbH Oeltzenstrasse 15 3000 Hannover, W. Germany Tel: 0511-17844

Fairchild Camera and Instrument GmbH Poststrasse 37 7251 Leonberg, W. Germany Tel: 07152-41026

Hong Kong

Fairchild Semiconductor (HK) Ltd. 12th Floor, Austin Tower 22-26A Austin Avenue Tsimshatsui Kowloon, Hong Kong Tei: 3-7238321

Italy

Fairchild Semiconducttori, S.P.A. Via Flamenia Vecchia 653 00191 Roma, Italy Tel: 06-327-4006

Sales Offices

International

Fairchild Semiconducttori, S.P.A. Viale Corsica 7 20133 Milano, Italy Tel: 39-7491271

Japan

Fairchild Japan Corporation Pola Shibuya Bldg. 1-15-21, Shibuya Shibuya-Ku, Tokyo 150, Japan Tel: 03-400-8351

Fairchild Japan Corporation Yotsubashi Chuo Bldg. 1-4-26, Shinmachi Nishi-Ku, Osaka 550, Japan Tel: 06-541-6138/9

Korea

Fairchild Semikor Ltd. K2 219-6 Gari Bong Dong Young Dung Po-Ku Seoul 150-06, Korea Tel: 783-3795 (mailing address) Central P.O. Box 2806

Scandinavia

Fairchild Semiconductor AB Svartensgaten 6 S-11620 Stockholm, Sweden Tel: 8-449255

Singapore

Fairchild Semiconductor Pty. Ltd. 11 Lorong 3, Toa Payoh Singapore 1231 Republic of Singapore Tel: 531-066

Taiwan

Fairchild Semiconductor Ltd. Hsietsu Bldg., Room 502 47 Chung Shan North Road Sec. 3 Taipei, Taiwan Tel: 597-3205

United Kingdom

Fairchild Camera and Instrument Ltd. Semiconductor Division 230 High Street Potters Bar Hertfordshire EN6 5BU England Tei: 0707-51111



Fairchild cannot assume responsibility for use of any circuitry described other than circuitry embodied in a Fairchild product. No other circuit patent licenses are implied.

Manufactured under one or more of the following U.S. Patents: 3,562,721, 3,586,922, 3,590,274, 3,639,781, 3,648,125, 3,772,660; other patents pending.

Fairchild reserves the right to make changes in the circuitry or specifications at any time without notice.

Printed in U.S.A. 605050 50M