

### 54F/74F FAMILY DC CHARACTERISTICS1

SYMBOL	PARAMETER		LIMITS <sup>2</sup>			UNITS	Vcc4	
STMDUL			Min	Тур3	Max	ONITS		CONDITIONO-
ViH	Input HIGH Voltage		2.0			v		Recognized as a HIGH Signal Over Recommended V <sub>CC</sub> and T <sub>A</sub> Range
VIL	Input LOW Voltage				0.8	v		Recognized as a LOW Signal Over Recommended Vcc and T <sub>A</sub> Range
VCD	Input Clamp Dio	de Voltage			-1.2	v	Min	I <sub>IN</sub> = -18 mA
Vон	Output HIGH Voltage	Std 6 Mil. Std 6 Com.	2.5 2.7	3.4 3.4		v	Min	$I_{OH} = 40 \ \mu A$ Multiplied by Output HIGH U.L. Shown on Data Sheet
VOL	Output LOW Voltage			0.35	0.5	v	Min	I <sub>OL</sub> = 1.6 mA Multiplied by Output LOW U.L. Shown on Data Sheet
Ін	Input HIGH Curr	rent 0.5 U.L. 1.0 U.L. n U.L.	-		20 40 n(40)	μA	Max	$I_{IH} = 40 \ \mu A$ Multiplied by Input HIGH U.L. Shown on Data Sheet; VIN = 2.7 V
Input HIGH Current, Breakdown Test, All		,			100	μA	Max	VIN = 7.0 V
lıL.	Input LOW Current	0.375 U.L. 0.75 U.L. n U.L.	-		-0.6 -1.2 n(-1.6)	mA	Мах	$I_{IL} = -1.6$ mA Multiplied by Input LOW U.L. Shown on Data Sheet; VIN = 0.5 V
Іогн	3-State Output C Current HIGH	DFF			50	μΑ	Max	V <sub>OUT</sub> = 2.4 V
Iozl	3-State Output OFF Current LOW				-50	μA	Max	V <sub>OUT</sub> = 0.5 V
los <sup>5</sup>	Output Short-	Standard6/ 3-State	-607		-150	mA Max	Мах	V <sub>OUT</sub> = 0 V
	Circuit Current	Buffers/ Line Dvrs	-100		-225			

1. Unless otherwise noted, conditions and limits apply throughout the temperature range for which the particular device type is rated. The ground pin is the reference level for all applied and resultant voltages.

2. Unless otherwise stated on individual data sheets.

3. Typical characteristics refer to  $T_A$  = +25°C and  $V_{CC}$  = +5.0 V.

4. Min and Max refer to the values listed in the table of recommended operating conditions.

5. For testing Ios, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, Ios tests should be performed last.

6. Standard refers to the totem-pole pull-up circuitry commonly used for the particular family, as distinguished from buffers, line drivers or 3-state outputs. 7. Some of the circuits manufactured in 1979 may exhibit Ios values slightly less than 60 mA.





©1980 Fairchild Camera and Instrument Corporation 464 Ellis Street • Mountain View, California 94042 415/962-5011 • TWX 910-379-6435

## Introduction

This is an introductory brochure for Fairchild Advanced Schottky TTL, FAST, a family of TTL circuits that exhibits a combination of performance and efficiency unapproached by any other TTL family. Made with the proven Isoplanar process, 54F/74F circuits offer the switching speed and output drive capability of Schottky TTL, with superior noise margins and only one-fourth the power consumption.

#### Section 1 Product Index

Lists 54F/74F circuits currently planned; more circuits will be added as market needs are identified.

#### **Section 2 Family Characteristics**

Discusses FAST circuit characteristics and noise margins and contains family ratings, dc specifications and ac waveforms.

#### **Section 3 Circuit Selection Guides**

Contains pinouts, features and functional descriptions; circuits are grouped functionally rather than numerically.

#### **Section 4 Data Sheets**

Contains data sheets for currently available and pending new products.

#### Section 5 Ordering Information and Package Outlines

The simplified purchasing code which identifies not only the device type, but also the package type and temperature range, is explained. Detailed physical dimension drawings for each package are given.


### Section 6 Field Sales Offices, Representatives and Distributor Locations

a service a service of the service o Service of the service Service of the service

a de la companya de Esta de la companya d

# **Table of Contents**

Section 1	Product Index
Section 2	Family Characteristics
FAST Tech	nology
FAST Circu	
Unit Loads	(U.L.)
Absolute M	aximum Ratings
Recommen	ded Operating Conditions
DC Charac	teristics Table
AC Loading	g and Waveforms
Section 3	Circuit Select Guides
Gates	
Flip-Flops.	
Latches	
Multiplexer	s
Decoders/I	Demultiplexers
Counters .	
Buffers/Tra	nsceivers
Arithmetic	Operators
Memories .	
Section 4	Data Sheets
Section 5	Ordering Information and Package Outlines
Ordering Ir	nformation
Package O	utlines
Section 6	Sales Offices, Representatives and Distributor Locations



<b>→</b>	1
Family Characteristics	2
Circuit Selection Guides	3
Data Sheets	4
Ordering Information and Package Outlines	5
Sales Offices, Representatives and Distributor Locations	6

# Section 1

## **Product Index**

Device No.	Description	Page No.
54F/74F00	Quad 2-Input NAND Gate	3-3, 4-3
54F/74F02	Quad 2-Input NOR Gate	3-3, 4-4
54F/74F04	Hex Inverter	3-3, 4-5
54F/74F08	Quad 2-Input AND Gate	3-3, 4-6
54F/74F10	Triple 3-Input NAND Gate	3-3, 4-7
54F/74F11	Triple 3-Input AND Gate	3-3, 4-8
54F/74F20	Dual 4-Input NAND Gate	3-4, 4-9
54F/74F32	Quad 2-Input OR Gate	3-4, 4-10
54F/74F64	AND OR-Invert Gate	3-4, 4-11
54F/74F74	Dual D-Type Positive Edge-Triggered Flip-Flop	3-5, 4-12
54F/74F86	Quad Exclusive-OR Gate	3-4
54F/74F109	Dual JK Positive Edge-Triggered Flip-Flop	3-5, 4-14
54F/74F112	Dual JK Negative Edge-Triggered Flip-Flop	3-6
54F/74F138	1-of-8 Decoder	3-15
54F/74F139	Dual 1-of-4 Decoder	3-15
54F/74F151	8-Input Multiplexer	3-10, 4-16
54F/74F153	Dual 4-Input Multiplexer	3-10, 4-19
54F/74F157	Quad 2-Input Multiplexer	3-11, 4-22
54F/74F158	Quad 2-Input Multiplexer	3-11, 4-25
54F/74F160	Synchronous Presettable BCD Decade Counter	3-21, 4-27
54F/74F161	Synchronous Presettable Binary Counter	3-21, 4-31
54F/74F162	Synchronous Presettable BCD Decade Counter	3-21, 4-27
54F/74F163	Synchronous Presettable Binary Counter	3-21, 4-31
54F/74F168	Synchronous Bidirectional BCD Decade Counter	3-22
54F/74F169	Synchronous Bidirectional Modulo-16 Binary Counter	3-22
54F/74F175	Quad D Flip-Flop	3-6, 4-34
54F/74F181	4-Bit Arithmetic Logic Unit	3-31, 4-37
54F/74F182	Carry Lookahead Generator	3-31, 4-41
54F/74F189	64-Bit Random Access Memory	3-37, 4-45
54F/74F190	Up/Down Decade Counter	3-23, 4-48
54F/74F191	Up/Down Binary Counter	3-23, 4-52
54F/74F192	Up/Down Decade Counter	3-24, 4-57
54F/74F193	Up/Down Binary Counter	3-24, 4-61
54F/74F194	4-Bit Bidirectional Universal Shift Register	3-18, 4-65
54F/74F240	Octal Buffer/Line Driver	3-26, 4-68
54F/74F241	Octal Buffer/Line Driver	3-26, 4-68
54F/74F242	Quad Bus Transceiver	3-27, 4-70
54F/74F243	Quad Bus Transceiver	3-27, 4-70
54F/74F244	Octal Buffer/Line Driver	3-28, 4-68
54F/74F245	Octal Bidirectional Transceiver	3-28
54F/74F251	8-Input Multiplexer	3-12, 4-73
54F/74F253	Dual 4-Input Multiplexer	3-12, 4-76
54F/74F257	Quad 2-Input Multiplexer	3-13, 4-79
54F/74F258	Quad 2-Input Multiplexer	3-13, 4-82
54F/74F280	9-Bit Parity Generator/Checker	3-32, 4-85

1

Device No.	Description	Page No.
54F/74F283	4-Bit Binary Full Adder	3-32, 4-87
54F/74F289	64-Bit Random Access Memory	3-37, 4-91
54F/74F299	8-Input Universal Shift/Storage Register	3-18
54F/74F322	8-Bit Serial/Parallel Register	3-19
54F/74F323	8-Bit Universal Shift/Storage Register	3-19
54F/74F350	4-Bit Shifter	3-33
54F/74F352	Dual 4-Input Multiplexer	3-14, 4-94
54F/74F353	Dual 4-Input Multiplexer	3-14, 4-97
54F/74F373	Octal Transparent Latch	3-9, 4-100
54F/74F374	Octal D-Type Flip-Flop	.3-7, 4-103
54F/74F379	Quad Parallel Register	3-7, 4-105
54F/74F381	4-Bit Arithmetic Logic Unit	3-33
54F/74F382	4-Bit Arithmetic Logic Unit	3-34
54F/74F398	Quad 2-Port Register	3-20
54F/74F399	Quad 2-Port Register	3-20
54F/74F500	Analog-to-Digital Converter	3-29
54F/74F521	8-Bit Identity Comparator	3-34
54F/74F524	Registered Comparator	3-35
54F/74F533	Octal Transparent Latch	3-9, 4-108
54F/74F534	Octal D-Type Flip-Flop	3-8, 4-110
54F/74F537	1-of-10 Decoder	3-16, 4-112
54F/74F538	1-of-8 Decoder	3-16, 4-115
54F/74F539	Dual 1-of-4 Decoder	3-17, 4-118
54F/74F545	Octal Bidirectional Transceiver	3-29
54F/74F557	8-Bit by 8-Bit Multiplier	3-35
54F/74F558	8-Bit by 8-Bit Multiplier	3-35
54F/74F559	Expandable 8-Bit Twos Complement Multiplier/Divider	3-36
54F/74F568	Synchronous Bidirectional BCD Decade Counter	3-25
54F/74F569	Synchronous Bidirectional Binary Counter	3-25
54F/74F588	Octal Bidirectional Transceiver	3-30

	Product Index	1
Family Characteristics	→	2
	Circuit Selection Guides	3
5 1717 and 18 19 19 19 19 19 19 19 19 19 19 19 19 19	Data Sheets	4
	Ordering Information and Package Outlines	5
	Sales Offices, Representatives and Distributor Locations	6



## Section 2

# **Circuit Characteristics**

### FAST Technology

FAST is an acronym for Fairchild Advanced Schottky TTL. FAST circuits are made with the advanced Isoplanar II process, which produces transistors with very high, well-controlled switching speeds, extremely small parasitic capacitances and f⊤ in excess of 5 GHz. Isoplanar is an established Fairchild process, used for years in the manufacture of bipolar memories, CMOS, subnanosecond ECL and I<sup>3</sup>L<sup>™</sup> (Isoplanar Intergrated Injection Logic) LSI devices.

In the Isoplanar process, components are isolated by a selectively grown thick oxide rather than the P<sup>+</sup> isolation region used in the Planar process. Since this oxide needs no separation from the basecollector regions, component and chip sizes are substantially reduced. The base and emitter ends terminate in the oxide wall; masks can thus overlap the device area into the isolation oxide. This overlap feature eliminates the extremely close tolerances normally required for base and emitter masking, and the standard photolithographic processes can be used.

S-TTL LS-TTL FAST

Fig. 2-1 Relative Transistor Size in Various TTL Families

Figure 2-1 shows the relative size of phase-splitter transistors (Q2 in Figure 2-3) used in Schottky, Low Power Schottky and FAST circuits. The LS-TTL transistor is smaller than that of S-TTL because of process refinements, shallower diffusions and smaller operating currents. The relative size of the FAST transistor illustrates the remarkable reduction afforded by the Isoplanar process. This in turn reduces junction capacitances, while the oxide isolation reduces side-wall capacitance. The effect of these reductions is an increase in frequency response by a factor of three or more. Figure 2-2 shows the frequency response of two sizes of transistors made with the Isoplanar II process. Because they have modest, well-defined loads and thus can use smaller, faster transistors, internal gates of MSI devices are faster than SSI gates such as the 74F00 or 74F02. SSI gates, on the other hand, are designed to have high output drive capability and thus use larger transistors.





Fig. 2-2 Isoplanar Transistor Frequency Response

### FAST Circuitry

The 2-input NAND gate, shown in *Figure 2-3*, has three stages of gain (Q1, Q2, Q3) instead of two stages as in other TTL families. This raises the input threshold voltage and increases the output drive. The higher threshold makes it possible to use pn diodes for the input AND function (D1 and D2) and still achieve an input threshold of 1.5 V. The capacitance of these diodes is comparatively low, which results in improved ac noise immunity. The effect of the threshold adjustment can be seen in the voltage transfer characteristics of *Figures 2-4*, *2-5* and *2-6*. At 25°C (*Figure 2-5*) the FAST circuit



threshold is nearly centered between the 0.8 V and 2.0 V limits specified for TTL circuits. This gives a better balance between the HIGH- and LOW-state noise margins. The +125°C characteristics (*Figure 2-6*) show that the FAST circuit threshold is comfortably above the 0.8 V specification, more so than in S-TTL or LS-TTL circuits. At -55°C, the FAST circuit threshold is still well below the 2.0 V specification, as shown in *Figure 2-4*.




Fig. 2-4 Transfer Functions at Low Temperature

Fig. 2-3 Basic FAST Gate Schematic

FAST circuits contain several speed-up diodes to help discharge internal capacitances. Referring again to Figure 2-3, when a HIGH-to-LOW transition occurs at the D1 input, for example, Schottky diode D3 acts as a low-resistance path to discharge the several parasitic capacitances connected to the base of Q2. This effect only comes into play, however, as the input signal falls below about 1.2 V: D3 does not act as an entry path for negative spikes superimposed on a HIGH input level. When Q2 turns on and its collector voltage falls, D7 provides a discharge path for capacitance at the base of Q6. Whereas D3, D4 and D7 enhance switching speed by helping to discharge internal nodes, D8 contributes to the ability of a FAST circuit to rapidly discharge load capacitance. Part of the charge stored in load capacitance passes through D8 and Q2 to increase the base current of Q3 and increase Q3's current sinking capability during the HIGH-to-LOW output voltage transition.




Fig. 2-5 Transfer Functions at Room Temperature




Fig. 2-6 Transfer Functions at High Temperature

The Schottky clamping diodes built into the transistors prevent saturation, thereby eliminating storage time as a factor in switching speed. Similarily, the speed-up diodes tend to minimize the impact of other variables on switching speed. The overall effect is to minimize variation in switching speed of FAST circuits with variations in supply voltage and ambient temperature (*Figures 2-8* through 2-11). Propagation delay is specified not only under nominal supply voltage and temperature conditions, but also over the recommended operating range of Vcc and TA for both military and commercial grade devices.

The internal switching speed of a logic circuit is only one aspect of the circuit's suitability for high-speed operation at the system or subsystem level; the other aspect is the ability of the circuit to drive load capacitance. FAST circuit outputs are structured to sink at least 20 mA in the LOW state, the same as S-TTL. This capability plus the effect of the aforementioned feedback through D8 assures that the circuit can rapidly discharge capacitance. During a LOW-to-HIGH transition, the pull-up current is limited by the 45  $\Omega$  resistor, versus 55  $\Omega$  for S-TTL.





Fig. 2-10 Propagation Delay tPLH vs Temperature









Fig. 2-8 Propagation Delay tPLH vs VCC





Therefore, FAST circuits are inherently more capable than S-TTL of charging load capacitance. *Figures 2-12* and 2-13 indicate the effect of load capacitance on propagation delays and transition times of FAST circuits. *Figure 2-14* shows the typical output LOW voltage VoL as a function of load current. The typical I-V characteristic in the quiescent HIGH state is shown in *Figure 2-15*. In the lower left, the intercept along the vertical axis indicates the short-circuit output current Ios. From this point to approximately -10 mA, the slope is about 50  $\Omega$ , indicating that the totem-pole pull-up is saturated and current is limited principally by the 45  $\Omega$  resistor. From -10 mA upward almost to the horizontal axis, the slope is the dynamic output resistance of transistor Q6. That part of the characteristic in the upper right shows that a bi-state output cannot be pulled up much above V<sub>CC</sub> because of the sneak path through D8 and the 4.1 k $\Omega$  resistor back to V<sub>CC</sub>.




Fig. 2-12 Propagation Delay vs Load Capacitance




Fig. 2-14 Output LOW Characteristic






Fig. 2-13 Transition Time vs Load Capacitance





A typical input I-V characteristic is shown in Figure 2-16. An input clamping diode (D5 or D6 in Figure 2-3) conducts if an input signal tends to go more negative than about -0.4 V. This limits the undershoot that might occur at the end of a long line following a HIGH-to-LOW transition. The clamping diodes in FAST circuits have been improved over those used in LS-TTL to prevent parasitic coupling through sneak paths to other components on the chip. For input voltage in the range of -0.4 V to about +1.5 V, the input current is governed principally by the 10 k $\Omega$  pull-up resistor of the input gate. With Vcc at the recommended maximum (+5.5 V or +5.25 V) and the input at +0.4 V, the specified maximum input current is 0.6 mA. This compares favorably with the 0.4 mA specified maximum for LS-TTL and is far below the 2.0 mA maximum for an S-TTL input. Thus, in a system comprised of FAST devices, there is less need for buffering to increase fan-out.



2-8

For convenience in system design, the input loading and fan-out characteristics of each circuit are specified in terms of unit loads. One unit load in the HIGH state is defined as 40  $\mu$ A; thus both the input HIGH leakage current In and the output HIGH current-sourcing capability IOH are normalized to 40  $\mu$ A. The specified maximum I<sub>IH</sub> for a standard FAST input is 20 uA, or 0.5 U.L., while the IOH rating for a standard output is 1.0 mA, or 25 U.L. Similarly, one unit load in the LOW state is defined as 1.6 mA and both the input LOW current IL and the output LOW current-sinking capability IOL are normalized to 1.6 mA. The specified maximum IIL for a standard FAST input is 0.6 mA, or 0.375 U.L., while the IOL rating for a standard output is 20 mA, or 12.5 U.L. On the data sheets, the input and output load factors are listed in the Input Loading/Fan-Out Table. The table from the 54F/74F04 Hex Inverter is reproduced below.

In the right-hand column the input HIGH/LOW load factors are 0.5/0.375, with the first number representing I<sub>IH</sub> and the second representing I<sub>IL</sub>. For testing or procurement purposes, these load factors can easily be translated to actual test limits by multiplying them by 40  $\mu$ A and 1.6 mA, respectively. The second set of numbers represents the rated output HIGH/LOW load currents I<sub>OH</sub> and I<sub>OL</sub>, respectively. The indicated HIGH/LOW drive factors of 25/12.5 translate to 1.0 mA and 20 mA by multiplying them by 40  $\mu$ A and 1.6 mA, respectively.

#### INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54F/74F</b> HIGH/LOW
	Inputs Outputs	0.5/0.375 25/12.5

#### Absolute Maximum Ratings1

(beyond which useful life may be impaired)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5 V to +7.0 V
Input Voltage <sup>2</sup>	-0.5 V to +7.0 V
Input Current <sup>2</sup>	-30 mA to +5.0 mA
Voltage Applied to Output in	
HIGH State:	
Standard Output	-0.5 V to Vcc Value
3-State Output (with V <sub>CC</sub> = 0 V)	-0.5 V to +5.5 V
Current Applied to Output in LOW State (Max)	twice the rated IOL

#### **Recommended Operating Conditions**<sup>1</sup>

· .	Min	Max
Free Air Ambient Temperature Military (XM) Commercial (XC)	-55° C 0° C	+125°C +70°C
Supply Voltage Military (XM) Commercial (XC)	+4.5 V +4.75 V	+5.5 V +5.25 V

1. Unless otherwise restricted or extended by detail specifications.

2. Either input voltage or current limit sufficient to protect inputs.

### 54F/74F FAMILY DC CHARACTERISTICS1

SYMBOL	PARAMETER		LIMITS <sup>2</sup>			UNITS	V <sub>CC</sub> <sup>4</sup>	CONDITIONS <sup>2</sup>
STMDOL	Fanam		Min	Тур3	Max	51115	•00.	CONDITIONS-
ViH	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal Over Recommended Vcc and T <sub>A</sub> Range
VIL	Input LOW Voltage				0.8	v		Recognized as a LOW Signal Over Recommended Vcc and T <sub>A</sub> Range
Vcd	Input Clamp Dio	de Voltage			-1.2	v	: Min	I <sub>IN</sub> = -18 mA
Vон	Output HIGH Voltage	Std 6 Mil. Std 6 Com.	2.5 2.7	3.4 3.4	-	v	Min	$I_{OH} = 40 \ \mu A$ Multiplied by Output HIGH U.L. Shown on Data Sheet
Vol	Output LOW Voltage			0.35	0.5	v	Min	I <sub>OL</sub> = 1.6 mA Multiplied by Output LOW U.L. Shown on Data Sheet
Ін	Input HIGH Curr	rent 0.5 U.L. 1.0 U.L. n U.L.	-		20 40 n(40)	μA	Мах	$I_{IH} = 40 \ \mu A$ Multiplied by Input HIGH U.L. Shown on Data Sheet; $V_{IN} = 2.7 \ V$
	Input HIGH Current, Breakdown Test, All Inputs				100	μA	Мах	VIN = 7.0 V
h∟	Input LOW Current	0.375 U.L. 0.75 U.L. n U.L.	-		-0.6 -1.2 n(-1.6)	mA	Max	$I_{IL} = -1.6$ mA Multiplied by Input LOW U.L. Shown on Data Sheet; V <sub>IN</sub> = 0.5 V
Іоzн	3-State Output OFF Current HIGH				50	μΑ	Max	V <sub>OUT</sub> = 2.4 V
Iozl	3-State Output OFF Current LOW				-50	μΑ	Max	V <sub>OUT</sub> = 0.5 V
los <sup>5</sup>	Output Short-	Standard6/ 3-State	-607		-150	mA Max	Мах	Vout = 0 V
	Circuit Current	Buffers/ Line Dvrs	-100		-225			

1. Unless otherwise noted, conditions and limits apply throughout the temperature range for which the particular device type is rated. The ground pin is the reference level for all applied and resultant voltages.

2. Unless otherwise stated on individual data sheets.

3. Typical characteristics refer to  $T_A = +25^{\circ}C$  and  $V_{CC} = +5.0$  V.

4. Min and Max refer to the values listed in the table of recommended operating conditions.

5. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

6. Standard refers to the totem-pole pull-up circuitry commonly used for the particular family, as distinguished from buffers, line drivers or 3-state outputs. 7. Some of the circuits manufactured in 1979 may exhibit Ios values slightly less than 60 mA.

#### AC Loading and Waveforms

Figure 2-17 shows the load circuit configuration used for ac testing of bi-state outputs. The appropriate value of  $C_{\perp}$  is shown on each individual data sheet in the ac table column headings. A pulse generator signal swing of 0 V to +3.0 V, terminated at the test socket, is recommended for ac testing. A 1.0 MHz square wave is recommended for most propagation delay tests, with rise and fall times of 2.5 ns. The generator pulse repetition rate must necessarily be increased for testing fmax. Two pulse generators are usually required for testing such parameters as set-up time, hold time, recovery time, etc. Low inductance type load capacitors are recommended for best correlation with factory test results.



Fig. 2-17 Test Load for Bi-State Mode




Fig. 2-18 Waveform for Inverting Functions





Fig. 2-19 Waveform for Non-Inverting Functions



#### Fig. 2-20 Set-up and Hold Times, Rising-Edge Clock




Fig. 2-21 Propagation Delays from Rising-Edge Clock or Enable




Fig. 2-22 Propagation Delays from Set and Clear (or Reset)

-----





Fig. 2-23 Whether Response is Inverting or Non-Inverting Depends on Specific Truth Table Conditions


MS.MR.PL.CL .



\*Includes Jig and Probe Capacitance

PARAMETER	SW1	SW2
tpzh	Open	Closed
tpzl	Closed	Open
tplz	Closed	Closed
tphz	Closed	Closed





Vm = 1.5 V

Fig. 2-24 Asynchronous Set, Reset, Parallel Load or Clear, Active Rising-Edge Clock or Active-LOW Enable




Fig. 2-26 3-State Output LOW Enable and Disable Times




Fig. 2-27 3-State Output HIGH Enable and Disable Times




Fig. 2-28 Setup and Hold Times to Active-LOW Enable or Parallel Load




Fig. 2-29 Setup and Hold Times to Active-HIGH Enable or Parallel Load




Fig. 2-30 Storage Address Setup and Hold Times

----


	Product Index	1
	Family Characteristics	2
Circuit Selection Guides	<b>→</b>	3
T - 1 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2	Data Sheets	4
	Ordering Information and Package Outlines	5
	Sales Offices, Representatives and Distributor Locations	6


3


## 54F/74F00 Quad 2-Input NAND Gate



54F/74F04 Hex Inverter










54F/74F08 Quad 2-Input AND Gate


54F/74F10 Triple 3-Input NAND Gate 54F/74F11 Triple 3-Input AND Gate








54F/74F20 Dual 4-Input NAND Gate 54F/74F32 Quad 2-Input OR Gate 54F/74F64 AND OR-Invert Gate



54F/74F86 Quad Ex-OR Gate




### Dual D-Type Positive Edge-Triggered Flip-Flop

54F/74F74

**Description** — The 'F74 is a dual D-type flip-flop with Direct Clear and Set inputs and complementary (Q,  $\overline{Q}$ ) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. The D input can change when the clock is in either state without affecting the flip-flop, provided that the D signal is in the desired state during the recommended setup and hold times relative to the rising edge of the clock. A LOW signal on  $\overline{S}_D$  or  $\overline{C}_D$ prevents clocking and forces Q or  $\overline{Q}$  HIGH, respectively. Simultaneous LOW signals on  $\overline{C}_D$  and  $\overline{S}_D$  force both Q and  $\overline{Q}$  HIGH.

Buffered Outputs Fully Edge-Triggered Overriding Direct Set and Clear Clock Frequency 125 MHz TYP Propagation Delay 5.2 ns TYP Supply Current 10.5 mA Typ

Dual JK Positive Edge-Triggered Flip-Flop Logic Symbol




V<sub>CC</sub> = Pin 14 GND = Pin 7

54F/74F109

**Description** — The 'F109 contains two independent, high speed JK flip-flops with Direct Set and Clear inputs. Synchronous state changes are initiated by the rising edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to the transition time. The J and K inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the rising edge of the clock. A LOW signal on  $\overline{S}_D$  or  $\overline{C}_D$  prevents clocking and forces Q or  $\overline{Q}$  HIGH, respectively. Simultaneous LOW signals on  $\overline{S}_D$  and  $\overline{C}_D$  force both Q and  $\overline{Q}$ HIGH. A D input is available by tying J and  $\overline{K}$ together.

Buffered Outputs Fully Edge-Triggered Overriding Direct Set and Clear Clock Frequency 125 MHz TYP Propagation Delay 5.2 ns TYP Supply Current 11.7 mA Typ

#### Logic Symbol



 $V_{CC} = Pin 16$ GND = Pin 8

Flip-Flop

Dual JK Negative Edge-Triggered


### 3-6

## 54F/74F112

**Description** — The 'F112 contains two independent, high speed JK flip-flops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to the transition time. The J and K inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock. A LOW signal on  $\overline{S}_D$  or  $\overline{C}_D$  prevents clocking and forces Q or  $\overline{Q}$  HIGH, respectively. Simultaneous LOW signals on  $\overline{S}_D$  and  $\overline{C}_D$  force both Q and  $\overline{Q}$  HIGH.

Buffered Outputs Fully Edge-Triggered Overriding Direct Set and Clear Clock Frequency 125 MHz Typ Propagation Delay 5.2 ns Typ Supply Current 11.7 mA Typ

#### Logic Symbol






Quad D Flip-Flop

54F/74F175

**Description** — The 'F175 contains four high speed, edge-triggered D flip-flops with common Clock and Master Reset inputs, and individual D inputs and Q and  $\overline{Q}$  outputs. Information on the D inputs is entered by the rising edge of the clock, provided that the recommended setu<u>p</u> and hold times are observed. A LOW signal on  $\overline{MR}$  forces all Q outputs LOW and  $\overline{Q}$  outputs HIGH, independent of Clock or Data inputs.

True and Complement Outputs Fully Edge-Triggered Asynchronous Common Reset Clock Frequency 150 MHz Typ Propagation Delay 6.3 ns Typ Supply Current 21 mA Typ

#### Logic Symbol




V<sub>CC</sub> = Pin 16 GND = Pin 8

# 54F/74F374

Octal D-Type Flip-Flop (With 3-State Outputs)

**Description** — The 'F374 contains eight edge-triggered flip-flops with buffered 3-state outputs for bus oriented applications. Information on the D inputs is entered on the rising edge of the common Clock input, provided that the recommended setup and hold times are observed. A HIGH signal on the common Output Enable forces the outputs to the high impedance state but does not affect the state of the flip-flops or subsequent data entry.

Buffered 3-State Outputs D-Type Inputs Fully Edge-Triggered Clock Frequency 110 MHz Typ Propagation Delay 5.5 ns Typ Supply Current 55 mA Typ Logic Symbol



 $V_{CC} = Pin 20$ GND = Pin 10


Quad Parallel Register

54F/74F379

(With Enable)

**Description** — The 'F379 storage register contains four edge-triggered flip-flops with individual D inputs and Q and  $\overline{Q}$  outputs and with common Clock and input Enable inputs. Information present on the D inputs is entered on the rising edge of the clock, provided that  $\overline{E}$  is LOW and the recommended setup and hold times are observed. When the  $\overline{E}$  input is HIGH, the register retains the present data independent of the clock and D inputs.

Buffered Input Enable Buffered Common Clock Fully Edge-Triggered Clock Frequency 150 MHz Typ Propagation Delay 6.3 ns Typ Supply Current 27 mA Typ Logic Symbol



 $V_{CC} = Pin 16$ GND = Pin 8


### 3-8

## 54F/74F534

Octal D-Type Flip-Flop (With 3-State Outputs)

**Description** — The 'F534 contains eight edge-triggered flip-flops with individual D inputs and  $\overline{Q}$ outputs, and with common Clock and 3-state Output Enable inputs. Information on the D inputs is entered on the rising edge of the clock, provided that the recommended setup and hold times are observed. A HIGH signal on  $\overline{OE}$  forces the outputs to the high impedance state but does not affect the state of the flip-flops or subsequent data entry. The 'F534 is the same as the 'F374 but with inverted outputs.

Inverted 3-State Outputs D-Type Inputs Fully Edge-Triggered Clock Frequency 110 MHz Typ Propagation Delay 5.5 ns Typ Supply Current 52 mA Typ Logic Symbol



 $V_{CC} = Pin 20$ GND = Pin 10

З

# Octal Transparent Latch


54F/74F373

(With 3-State Outputs)

**Description** — The 'F373 contains eight D-type latches with 3-state outputs for bus organized applications. When the common Latch Enable input is HIGH the latches are transparent, i.e. an output will change state each time its D input changes. When LE is LOW, the data that meets the recommended setup and hold times is latched. A HIGH signal on the common Output Enable input forces the outputs to the high impedance state but does not affect the state of the latches or subsequent data entry.

Buffered 3-State Outputs D-Type Inputs Transparent Latches Propagation Delay 4.3 ns Typ Supply Current 35 mA Typ






V<sub>CC</sub> = Pin 20 GND = Pin 10

# Octal Transparent Latch 54F/74F533

(With 3-State Outputs)

**Description** — The 'F533 contains eight D-type latches with inverted 3-state outputs for bus organized applications. When the common Latch Enable input is HIGH the latches are transparent, i.e. an output will change state each time its D input changes. When LE is LOW, the data that meets the recommended setup and hold times is latched. A HIGH signal on the common Output Enable input forces the outputs to the high impedance state but does not affect the state of the latches or subsequent data entry. The 'F533 is the same as the 'F373 except that the outputs are inverted.

Inverted 3-State Outputs D-Type Inputs Transparent Latches Propagation Delay 5.3 ns Typ Supply Current 35 mA Typ Logic Symbol



Vcc = Pin 20 GND = Pin 10


### Multiplexers

# 8-Input Multiplexer

54F/74F151

**Description** — The 'F151 is a high speed 8-input digital multiplexer with complementary outputs. It can select one line of data from up to eight sources. Signals on the Select inputs  $S_0 - S_2$  determine which of the inputs is routed to the output. A LOW signal on the Enable input  $\overline{E}$  allows the Z output to follow the selected input. A HIGH on  $\overline{E}$  forces the Z output LOW and  $\overline{Z}$  HIGH.

Complementary Outputs Data to Output Delay 2.9 and 4.7 ns Typ Select to Output Delay 6.3 and 8.1 ns Typ Supply Current 11 mA Typ Logic Symbol



 $V_{CC} = Pin 16$ GND = Pin 8


## Dual 4-Input Multiplexer

54F/74F153

**Description** — The 'F153 contains two 4-input multiplexers with common Select inputs and separate Enable inputs. Signals applied to the Select inputs determine, within each section, which of the four data inputs is routed to the output. A LOW signal on an Enable input allows the output to follow the selected input. A HIGH signal on an Enable forces the output LOW.

-----

Separate Enable Inputs Common Select Inputs Data to Output Delay 5.0 ns Typ Select to Output Delay 9.5 ns Typ Supply Current 12 mA Typ Logic Symbol






### Quad 2-Input Multiplexer

# 54F/74F157

**Description** — The 'F157 contains four 2-input multiplexers with common Select and Enable inputs. It can select four bits of data from either of two sources. A LOW signal on the Enable input allows the selected data to be routed to the output. A HIGH signal on the Enable forces the outputs LOW.

Common Select Input Common Enable Input Data to Output Delay 4.5 ns Typ Select to Output Delay 8.5 ns Typ Supply Current 14 mA Typ Logic Symbol




 $V_{CC} = Pin 16$ GND = Pin 8

### Quad 2-Input Multiplexer

54F/74F158

**Description** — The 'F158 contains four 2-input multiplexers with common Select and Enable inputs and with inverting outputs. It selects four bits of data from either of two sources. A LOW signal on the Enable input allows the selected data to be routed to the outputs. A HIGH signal on the Enable forces the outputs HIGH.

Inverting Outputs Common Select Input Common Enable Input Data to Output Delay 2.9 ns Typ Select to Output Delay 6.3 ns Typ Supply Current 10 mA Typ



V<sub>CC</sub> = Pin 16 GND = Pin 8


# 8-Input Multiplexer

54F/74F251

(With 3-State Outputs)

**Description** — The 'F251 is a high speed 8-input multiplexer with complementary 3-state outputs. It provides the capability of selecting one line of data from up to eight sources, as determined by signals applied to the Select inputs  $\underline{S_0} - S_2$ . A LOW signal on the Output Enable input  $\overline{OE}$  allows the Z output to follow the selected input. A HIGH signal on  $\overline{OE}$  forces both outputs to the high impedance state.

Complementary 3-State Outputs Data to Output Delay 2.9 and 4.7 ns Typ Select to Output Delay 6.3 and 8.1 ns Typ Supply Current 10.5 mA Typ Logic Symbol



V<sub>CC</sub> = Pin 16 GND = Pin 8

### Dual 4-Input Multiplexer


(With 3-State Outputs)

**Description** — The 'F253 contains two 4-input multiplexers with common Select inputs, separate Output Enable  $(\overline{OE})$  and 3-state outputs. Signals applied to the Select inputs determine, in each section, which of the four data inputs is routed to the output. A LOW signal on  $\overline{OE}$  allows the output to follow the selected input. A HIGH on  $\overline{OE}$  forces the output to the high impedance state. Outputs are thus capable of interfacing directly with bus oriented systems.

. . . . . .

3-State Outputs Common Select Inputs Separate Enable Inputs Data to Output Delay 4.4 ns Typ Select to Output Delay 9.5 ns Typ Supply Current 18 mA Typ 54F/74F253







3-12

### Quad 2-Input Multiplexer


(With 3-State Outputs)

**Description** — The 'F257 is a quad 2-input multiplexer with 3-state outputs. Four bits of data two sources can be selected using a Common Data Select input. The four outputs present the selected data in true (non-inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable ( $\overline{OE}$ ) input; therefore, the outputs can interface directly with bus oriented systems.

3-State Outputs Common Select Input Common Enable Input Data to Output Delay 4.0 ns Typ Select to Output Delay 10 ns Typ Supply Current 14.6 mA Typ

#### Logic Symbol

54F/74F257



Vcc = Pin 16 GND = Pin 8

Quad 2-Input Multiplexer


(With 3-State Outputs)

54F/74F258

**Description** — The 'F258 is a quad 2-input multiplexer with 3-state outputs. Four bits of data from two sources can be selected using a common data select input. The four outputs present the selected data in the complement (inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable ( $\overline{OE}$ ) input; therefore, the outputs can interface directly with bus oriented systems. The 'F258 is the same as the 'F257 except that the outputs are inverted.

Inverting 3-State Outputs Common Select Input Common Enable Input Data to Output Delay 2.9 ns Typ Select to Output Delay 6.3 ns Typ Supply Current 14 mA Typ

#### Logic Symbol




V<sub>CC</sub> = Pin 16 GND = Pin 8

#### Dual 4-Input Multiplexer

54F/74F352

**Description** — The 'F352 contains two inverting 4-input multiplexers with common Select inputs and separate Enable inputs. Signals applied to the Select inputs determine, within each section, which of the four data inputs is routed to the output. A HIGH signal on an Enable input forces the related output HIGH. The 'F352 is the functional equivalent of the 'F153 with inverted outputs.

Inverting Outputs Common Select Inputs Separate Enable Inputs Data To Output Delay 4.6 ns Typ Select to Output Delay 6.3 ns Typ Supply Current 8.0 mA Typ Logic Symbol



V<sub>CC</sub> = Pin 16 GND = Pin 8


### Dual 4-Input Multiplexer

54F/74F353

(With 3-State Outputs)

**Description** — The 'F353 is a dual 4-input multiplexer with inverting 3-state outputs. It selects two bits of data from any four of sources using common Select inputs. An output can be switched to the high impedance state by a HIGH signal on the respective Output Enable input. Outputs are thus capable of interfacing directly with bus oriented systems. The 'F353 is the functional equivalent of the 'F253 with inverted outputs.

Inverting 3-State Outputs Common Select Inputs Separate Enable Inputs Data to Output Delay 2.9 ns Typ Select to Output Delay 6.3 ns Typ Supply Current 13.5 mA Typ Logic Symbol



V<sub>CC</sub> = Pin 16 GND = Pin 8

### 1-of-8 Decoder


54F/74F138

Description — The 'F138 decoder/demultiplexer accepts three Address  $(A_0 - A_2)$  input signals and decodes them to select one of eight mutually exclusive outputs. This device is ideally suited for high speed bipolar memory chip select address decoding. Two active-LOW and one active-HIGH input enables allow parallel expansion to a 1-of-24 decoder using just three 'F138 devices, or to a 1-of-32 decoder using four 'F138 devices and one inverter.

**Data Demultiplexing Capability Multiple Enables for Expansion** Address Delay 9.0 ns Typ Enable Delay 9.0 ns Typ Supply Current 18 mA Typ

#### Logic Symbol

3-15



GND = Pin 8


Dual 1-of-4 Decoder

54F/74F139

Description - The 'F139 contains two independent 1-of-4 decoder/demultiplexers. Each accepts two Address (A<sub>0</sub>, A<sub>1</sub>) inputs signals and decodes them to select one of four mutually exclusive outputs. Each decoder has an active-LOW Enable input which can be used as a data input for a 4-output demultiplexer. Each half of the 'F139 can be used as a function generator providing all four minterms of two variables.

**Two Functionally Independent Decoders** Active-LOW Mutually Exclusive Outputs **Multifunction Capability** Address Delay 9.0 ns Typ Enable Delay 9.0 ns Typ Supply Current 18 mA Typ

#### Logic Symbol




Vcc = Pin 16 GND = Pin 8 1-of-10 Decoder

# 54F/74F537

(With 3-State Outputs)

**Description** — The 'F537 is a one-of-ten decoder/demultiplexer with four active-HIGH BCD inputs and ten mutually exclusive outputs. A polarity control input determines whether the outputs are active-LOW or active-HIGH. The 'F537 has 3-state outputs, and a HIGH signal on the Output Enable ( $\overline{OE}$ ) input forces all outputs to the high impedance state. Two input enables, active-HIGH E<sub>2</sub> and active-LOW  $\overline{E}_1$ , are available for demultiplexing data to the selected output in either non-inverted or inverted form. Input codes greater than BCD nine cause all outputs to go to the inactive state (i.e., same polarity as the P input).

Output Polarity Control Complementary Input Enables 3-State Outputs Ignores Input Codes Above Nine Address Delay 12 ns Typ Enable Delay 11 ns Typ Supply Current 44 mA Typ Logic Symbol



 $V_{CC} = Pin 20$ GND = Pin 10


1-of-8 Decoder

(With 3-State Outputs)

**Description** — The 'F538 decoder/demultiplexer accepts three Address  $(A_0 - A_2)$  input signals and decodes them to select one of eight mutually exclusive outputs. A polarity control input (P) determines whether the outputs are active-LOW or active-HIGH. A HIGH signal on either of the active-LOW Output Enable ( $\overline{OE}$ ) inputs forces all outputs to the high impedance state. Two active-HIGH and two active-LOW input enables are available for easy expansion to 1-of-32 decoding with four packages, or for data demultiplexing to one of eight or one of 16 destinations.

Output Polarity Control Data Demultiplexing Capability Multiple Enables for Expansion 3-State Outputs Address Delay 12 ns Typ Enable Delay 11 ns Typ Supply Current 38 mA Typ 54F/74F538

Logic Symbol



Vcc = Pin 20 GND = Pin 10


### Dual 1-of-4 Decoder

### 54F/74F539

(With 3-State Outputs)

**Description** — The 'F539 contains two independent decoders. Each accepts two Address (A<sub>0</sub>, A<sub>1</sub>) input signals and decodes them to select one of four mutually exclusive outputs. A polarity control input (P) determines whether the outputs are active-HIGH (P = L) or active-LOW (P = H). An active-LOW input Enable ( $\overline{E}$ ) is available for data demultiplexing; data is routed to the selected output in non-inverted form in the active-LOW mode or in inverted form in the active-LOW mode. A HIGH signal on the active-LOW Output Enable ( $\overline{OE}$ ) input forces the 3-state outputs to the high impedance state.

Two Functionally Independent Decoders Output Polarity Control Input Enable for Demultiplexing 3-State Outputs Address Delay 12 ns Typ Enable Delay 11 ns Typ Supply Current 42 mA Typ Logic Symbol



 $V_{CC} = Pin 20$ GND = Pin 10

### 4-Bit Bidirectional Universal Shift Register

# 54F/74F194

3-18

**Description** — The 'F194 is a high speed 4-bit bidirectional shift register. Signals applied to the Select  $(S_0, S_1)$  inputs determine the mode of operation — shift left, shift right, parallel entry or hold. Except for the reset function, the 'F194 is fully synchronous and state changes are initiated by the rising edge of the clock. The flip-flops are edgetriggered and the inputs can change when the clock is in either state, provided that the recommended setup and hold times, with respect to the clock rising edge, are observed. A LOW signal on the Master Reset ( $\overline{MR}$ ) input overrides clocked operations and forces the outputs LOW. The circuit is useful for serial-in, serial/parallel-out or parallel-in, serial/parallel-out applications.

Serial and Parallel Entry Ports Synchronous Serial and Parallel Operation Fully Edge-Triggered Asynchronous Master Reset Shift Frequency 150 MHz Typ


### 8-Input Universal Shift/Storage Register

(With Common Parallel I/O Pins)

**Description** — The 'F299 is an 8-bit register with multiplexed 3-state I/O ports for bus oriented parallel operations and with separate serial inputs and outputs for expansion. Signals applied to the Select (S<sub>0</sub>, S<sub>1</sub>) inputs determine the mode of operation — shift left, shift right, parallel entry or hold. State changes are initiated by the rising edge of the clock. Inputs can change when the clock is in either state, provided that the recommended setup and hold times are observed, relative to the clock rising edge. An active-LOW Master Reset input overrides clocked operations and clears the register. A HIGH signal on either Output Enable ( $\overline{OE}$ ) input does not interfere with other operations.


Multiplexed Parallel I/O Ports Separate Serial Inputs and Outputs Expandable Bidirectional Shifting 3-State Outputs for Bus Applications Shift Frequency 80 MHz Typ Propagation Delay 9.0 ns Typ Supply Current 68 mA Typ Propagation Delay 7.0 ns Typ Supply Current 26 mA Typ

Logic Symbol



V<sub>CC</sub> = Pin 16 GND = Pin 8

54F/74F299



V<sub>CC</sub> = Pin 20 GND = Pin 10

### 8-Bit Serial/Parallel Register

(With Sign Extend)

**Description** — The 'F322 is an 8-bit shift register with provision for either serial or parallel loading and with 3-state parallel outputs plus a bi-state serial output. Parallel data inputs and parallel outputs are multiplexed to minimize pin count. State changes are initiated by the rising edge of the clock. Four synchronous modes of operation are possible: hold (store), shift right with serial entry, shift right with signal extend, and parallel load. An asynchronous Master Reset (MR) input overrides clocked operation and clears the register. A HIGH signal on the Output Enable (OE) input forces the I/O pins to the high impedance state but does not interfere with other operations. The 'F322 operates with the 'LS384 Multiplier and provides the sign extend function for twos complement arithmetic.


Multiplexed Parallel I/O Ports Separate Serial Input and Output Sign Extend Function 3-State Outputs for Bus Applications Shift Frequency 80 MHz Typ Propagation Delay 9.0 ns Typ Supply Current 70 mA Typ


#### 8-Bit Universal Shift/Storage Register

(With Synchronous Reset and Common I/O Pins)

**Description** — The 'F323 is an 8-bit universal shift/register with 3-state outputs. Its function is similar to the 'F299 with the exception of Synchronous Reset. Parallel load inputs and flip-flop outputs are multiplexed to minimize pin count. Separate inputs and outputs are provided for flip-flops Q<sub>0</sub> and Q<sub>7</sub> to allow easy cascading. Four operation modes are possible: hold (store), shift left, shift right and parallel load. The flip-flops are edge-triggered and state changes are initiated by the rising edge of the clock.


Multiplexed Parallel I/O Ports Separate Serial Inputs and Outputs Expandable Bidirectional Shifting 3-State Outputs for Bus Applications Shift Frequency 80 MHz Typ Propagation Delay 9.0 ns Typ Supply Current 66 mA Typ







54F/74F323



GND = Pin 10

Logic Symbol

3-19

Logic Symbol

19 3 17


54F/74F322

# Quad 2-Port Register

# 54F/74F398

**Description** — The 'F398 is the logical equivalent of a quad 2-input multiplexer feeding into four edgetriggered flip-flops. A common Select input determines which of the two 4-bit words is accepted. The selected data enters the flip-flops on the rising edge of the clock. Both the true and complement outputs of the flip-flops are available.

Select Inputs from Two Sources Fully Edge-Triggered True and Complement Outputs Propagation Delay 6.3 ns Typ Clock Frequency 150 MHz Typ Supply Current 21 mA Typ Logic Symbol




V<sub>CC</sub> = Pin 20 GND = Pin 10

Quad 2-Port Register

### 54F/74F399

**Description** — The 'F399 is the logical equivalent of a quad 2-input multiplexer feeding into four edgetriggered flip-flops. A common Select input determines which of the two 4-bit words is accepted. The selected data enters the flip-flops on the rising edge of the clock. The 'F399 is the 16-pin version of the 'F398, with only the Q outputs of the flip-flops available.

Select Inputs from Two Sources Fully Edge-Triggered Propagation Delay 6.3 ns Typ Clock Frequency 150 MHz Typ Supply Current 21 mA Typ





### Synchronous Presettable BCD Decade Counter


### 54F/74F160 54F/74F162

**Description** — The 'F160 and 'F162 are high speed synchronous decade counters operating in the BCD (8421) sequence. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The 'F160 has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The 'F162 has a Synchronous Reset input that overrides counting and parallel loading and allows all outputs to be simultaneously reset on the rising edge of the clock.

Synchronous Counting and Loading High Speed Synchronous Expansion Propagation Delay 7.5 ns Typ Count Frequency 120 MHz Typ Supply Current 35 mA Typ



3-21



V<sub>CC</sub> = Pin 16 GND = Pin 8 \*MR for '160 \*SR for '162


### Synchronous Presettable Binary Counter

**Description** — The 'F161 and 'F163 are high speed synchronous modulo-16 binary counters. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The 'F161 has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The 'F163 has a Synchronous Reset input that overrides counting and parallel loading and allows the outputs to be simultaneously reset on the rising edge of the clock.

Synchronous Counting and Loading High Speed Synchronous Expansion Propagation Delay 7.5 ns Typ Count Frequency 120 MHz Typ Supply Current 35 mA Typ

### 54F/74F161 54F/74F163

Logic Symbol




V<sub>CC</sub> = Pin 16 GND = Pin 8 \*MR for '161 \*SR for '163

### Synchronous Bidirectional BCD Decade Counter

54F/74F168

**Description** — The 'F168 is a fully synchronous 4-stage up/down counter. This device features preset capability for programmable operation, carry lookahead for easy cascading, and an U/D input to control the direction of counting. It counts in the BCD <sub>1</sub>8421<sub>1</sub> sequence and all state changes, whether in counting or parallel loading, are initiated by the LOW-to-HIGH transition of the clock.

Synchronous Counting and Loading Built-in Lookahead Carry Capability Propagation Delay 7.0 ns Typ Count Frequency 100 MHz Typ Supply Current 37 mA Typ Logic Symbol



 $V_{CC} = Pin 16$ GND = Pin 8

### Synchronous Bidirectional Modulo-16 Binary Counter

**Description** — The 'F169 is a fully synchronous 4-stage up/down counter featuring apreset capability for programmable operation, carry lookahead for easy cascading and a U/D input to control the direction of counting. All state changes, whether in counting or parallel loading, are initiated by the LOW-to-HIGH transition of the clock.

Synchronous Counting and Loading Built-in Lookahead Carry Capability Propagation Delay 7.0 ns Typ Count Frequency 100 MHz Typ Supply Current 37 mA Typ 54F/74F169

Logic Symbol

#### PE Po P1 P<sub>2</sub> P<sub>2</sub> U/D CEP тс 15 CET СР Qn Q1 $Q_2$ Q<sub>3</sub> 14 13 12 11

V<sub>CC</sub> = Pin 16 GND = Pin 8

3-22

### Up/Down Decade Counter


(With Preset and Ripple Clock)

**Description** — The 'F190 is a reversible BCD (8421) decade counter featuring synchronous counting and asynchronous presetting. The preset feature allows the 'F190 to be used in programmable dividers. The Count Enable input, the Terminal Count output and the Ripple Clock output make possible a variety of methods of implementing multistage counters. In the counting modes, state changes are initiated by the rising edge of the clock. The Count Enable and Up/Down control inputs can be changed with the clock in either state, provided only that the recommended setup and hold times are observed.

Synchronous Counting Asynchronous Parallel Load Propagation Delay 5.5 ns Typ Count Frequency 130 MHz Typ Supply Current 38 mA Typ

#### Logic Symbol

54F/74F190



V<sub>CC</sub> = Pin 16 GND = Pin 8

Up/Down Binary Counter


(With Preset and Ripple Clock)

**Description** — The 'F191 is a reversible modulo-16 binary counter featuring synchronous counting and asynchronous presetting. The preset feature allows the 'F191 to be used in programmable dividers. The Count Enable input, the Terminal Count output and the Ripple Clock output make possible a variety of methods of implementing multistage counters. In the counting modes, state changes are initiated by the rising edge of the clock. The Count Enable and Up/Down control inputs can be changed with the clock in either state, provided only that the recommended setup and hold times are observed.

Synchronous Counting Asynchronous Parallel Load Propagation Delay 5.5 ns Typ Count Frequency 130 MHz Typ Supply Current 38 mA Typ

#### Logic Symbol

54F/74F191




### Up/Down Decade Counter

(With Separate Up/Down Clocks)

**Description** — The 'F192 is a reversible BCD decade (8421) counter featuring synchronous counting and asynchronous parallel loading. Separate Count Up and Count Down clock inputs determine the direction of counting and in either mode the circuits operate synchronously. State changes are initiated by the rising edge of the clock. Separate Terminal Count Up (carry) and Terminal Count Down (borrow) outputs are gated clocks for a subsequent stage, thus simplifying multistage counter designs. Preset data inputs make the 'F192 useful in programmable counters. The Parallel Load (PL) input overrides counting, while the Master Reset (MR) input overrides both counting and parallel loading.

Separate Up and Down Clocks Asynchronous Parallel Loading Carry and Borrow Outputs for Cascading Propagation Delay 5.5 ns Typ Count Frequency 130 MHz Typ Supply Current 35 mA Typ Logic Symbol

54F/74F192



V<sub>CC</sub> = Pin 16 GND = Pin 8

Up/Down Binary Counter


(With Separate Up/Down Clocks)

**Description** — The 'F193 is a reversible modulo-16 binary counter featuring synchronous counting and asynchronous parallel loading. Separate Count Up and Count Down clocks determine the direction of counting and in either mode the circuits operate synchronously. State changes are initiated by the rising edge of the clock. Separate Teminal Count Up (carry) and Terminal Count Down (borrow) outputs are gated clocks that need no external logic to serve as clocks for a subsequent stage, thus simplifying multistage counter designs. Preset data inputs make the 'F193 useful in programmable counters. The Parallel Load ( $\overline{PL}$ ) input overrides both counting and parallel loading.

Separate Up and Down Clocks Asynchronous Parallel Loading Carry and Borrow Outputs for Cascading Propagation Delay 5.5 ns Typ Count Frequency 130 MHz Typ Supply Current 35 ns Typ

#### 54F/74F193





V<sub>CC</sub> = Pin 16 GND = Pin 8

3-24


### Synchronous Bidirectional BCD Decade Counter

(With 3-State Outputs)

**Description** — The 'F568 is a fully synchronous, reversible decade counter with 3-state outputs. It features a preset capability for programmable operation, carry lookahead for easy cascading, and a U/D input to control the direction of counting. For maximum flexibility there are both synchronous and asynchronous reset inputs as well as both a Clocked Carry (CC) and a Terminal Count (TC). All state changes, except Master Reset, are initiated by the rising edge of the clock. A HIGH signal on the Output Enable ( $\overline{OE}$ ) input forces the output buffers into the high-Z state but does not prevent counting, resetting or parallel loading.

Synchronous Counting and Loading Built-in Lookahead Carry Capability Propagation Delay 7.5 ns Typ Count Frequency 100 MHz Typ Supply Current 45 mA Typ





GND = Pin 10

Synchronous Bidirectional Binary Counter

(With 3-State Outputs)


**Description** — The 'F569 is a fully synchronous, reversible binary counter with 3-state outputs. It features a preset capability for programmable operation, carry lookahead for easy cascading, and a U/D input to control the direction of counting. For maximum flexibility there are both synchronous and asynchronous reset inputs as well as both a Clocked Carry (CC) and a Terminal Count (TC). All state changes except Master Reset are initiated by the rising edge of the clock. A HIGH signal on the Output Enable (OE) input forces the output buffers into the high-Z state but does not prevent counting, resetting or parallel loading.

Synchronous Counting and Loading Built-in Lookahead Carry Capability Propagation Delay 7.5 ns Typ Count Frequency 100 MHz Typ Supply Current 45 mA Typ 54F/74F569

#### Logic Symbol

Vcc = Pin 20

GND = Pin 10



54F/74F568

3-25


# Octal Buffer/Line Driver 54F/74F240

(With 3-State Outputs)

**Description** — The 'F240 contains eight inverting buffers with 3-state outputs. They offer improved PC board density and are well suited as memory address drivers, clock drivers and bus oriented transmitters or receivers. The 'F240 has a pair of active-LOW Output Enable (OE) inputs, each of which controls four of the buffers. The data inputs are designed with Schmitt-type hysteresis to increase noise margins. Outputs are designed to exhibit low leakage in the power-down condition.

**Inverting Buffers** Separate 4-Bit Enables Output Sink 64 mA, Source 15 mA Hysteresis on Data Inputs Propagation Delay 4.5 ns Typ Supply Current 64 mA Typ





Vcc = Pin 20 GND = Pin 10


# Octal Buffer/Line Driver 54F/74F241

(With 3-State Outputs)

**Description** — The 'F241 contains eight non-inverting buffers with 3-state outputs. Four of the buffers are controlled by an active-HIGH Output Enable (OE) input and four are controlled by an active-LOW OE input. This makes them well suited for pairing in transceiver applications. The data inputs are designed with Schmitt-type hysteresis to increase noise margins. Outputs are designed to exhibit low leakage in the power-down condition.

**Non-Inverting Buffers Opposite Polarity 4-Bit Enables** Outputs Sink 64 mA, Source 15 mA Hysteresis on Data Inputs Propagation Delay 6.0 ns Typ Supply Current 64 mA Typ

#### Logic Symbol



Vcc = Pin 20 GND = Pin 10

# Quad Bus Transceiver


54F/74F242

(With 3-State Outputs)

**Description** — The 'F242 contains four inverting transceivers with 3-state outputs. They are designed for 4-line asynchronous 2-way communication between data or control busses. An active-LOW Output Enable ( $\overline{OE}$ ) input controls data flow in one direction; an active-HIGH OE input controls data flow in the other direction. The data inputs are designed with Schmitt-type hysteresis to increase noise margins. Outputs are designed to exhibit low leakage in the power-down condition.

Inverting Buffers 2-Way Bus Communication Outputs Sink 64 mA, Source 15 mA Hysteresis on Data Inputs Propagation Delay 4.5 ns Typ Supply Current 64 mA Typ Logic Symbol

3-27



V<sub>CC</sub> = Pin 14 GND = Pin 7


Quad Bus Transceiver

54F/74F243

(With 3-State Outputs)

**Description** — The 'F243 contains four non-inverting transceivers with 3-state outputs. They are designed for 4-line asynchronous 2-way communication between data or control busses. An active-LOW Output Enable  $(\overline{OE})$  input controls data flow in one direction; an active-HIGH OE input controls data flow in the other direction. The data inputs are designed with Schmitt-type hysteresis to increase noise margins. Outputs are designed to exhibit low leakage in the power-down condition.

Non-Inverting Buffers 2-Way Bus Communication Outputs Sink 64 mA, Source 15 mA Hysteresis on Data Inputs Propagation Delay 6.0 ns Typ Supply Current 64 mA Typ Logic Symbol



 $V_{CC} = Pin 14$ GND = Pin 7


# Octal Buffer/Line Driver 54F/74F244

(With 3-State Outputs)

Description — The 'F244 contains eight non-inverting buffers with 3-state outputs. They offer improved PC board density and are well suited as memory address drivers, clock drivers and bus oriented transmitters or receivers. The 'F244 has a pair of active-LOW Output Enable (OE) inputs, each of which controls four of the buffers. The data inputs are designed with Schmitt-type hysteresis to increase noise margins. Outputs are designed to exhibit low leakage in the power-down condition.

**Non-Inverting Buffers** Separate 4-Bit Enables Outputs Sink 64 mA, Source 15 mA Hysteresis on Data Inputs Propagation Delay 6.0 ns Typ Supply Current 64 mA Typ





Vcc = Pin 20 GND = Pin 10


### Octal Bidirectional Transceiver

54F/74F245

(With 3-State Inputs/Outputs)

Description — The 'F245 contains eight non-inverting bidirectional buffers with 3-state outputs and is intended for bus-oriented applications. Current sinking capability is 20 mA at the A ports and 64 mA at the B ports. The Transmit/Receive  $(T/\overline{R})$  input determines the direction of data flow through the bidirectional transceiver. Transmit (active-HIGH) enables data from A ports to B ports; Receive (active-LOW) enables data from B ports to A ports. The Output Enable input, when HIGH, disables both A and B ports by placing them in a 3-state condition. Output HIGH voltage VOH is specified as 3.6 V for MOS interfacing.

**Non-Inverting Buffers Bidirectional Data-Path** B Outputs Sink 64 mA, Source 15 mA VOH Specified as 3.6 V at 0.4 mA Propagation Delay 6.0 ns Typ Supply Current 128 mA Typ






### Analog-to-Digital Converter

# 54F/74F500

**Description** — The 'F500 is a 6-bit, fully parallel analog-to-digital converter capable of sampling at rates from 0 to 50 MHz. Conversion is accomplished by 64 comparators spaced one quanta apart on a voltage reference ladder. All comparators measure the analog input against their reference simultaneously. The most significant comparator that finds the analog input to be greater than its reference has its output encoded to a 6-bit, active-HIGH binary number, stored in latches. Two polarity control inputs are provided: PM complements the most significant output bit and PL complements the lesser five output bits. The circuit operates from +5.0 V and -6.0 V supplies and has separate digital and analog grounds. Both ends of the reference ladder are brought out, one to VRT (nominally zero volts) and the other to  $V_{RB}$  (nominally -1.0 V).

No Sample and Hold Required Sampling Rate 40 MHz Typ Aperture Time 4.0 ns Typ V<sub>CC</sub> Supply Current 20 mA Typ V<sub>EE</sub> Supply Current 102 mA Typ





 $V_{CC} = Pin 7$   $V_{EE} = Pins 1, 6$   $D_{Gnd} = Pin 8$ NC = Pins 2, 3

EE Supply Current 102 mA Typ

Octal Bidirectional

### 54F/74F545


(With 3-State Inputs/Outputs)

Transceiver

**Description** — The 'F545 contains eight non-inverting bidirectional buffers with 3-state outputs and is intended for bus-oriented applications. Current sinking capability is 20 mA at the A ports and 64 mA at the B ports. The Transmit/Receive (T/ $\overline{R}$ ) input determines the direction of data flow through the bidirectional transceiver. Transmit (active-HIGH) enables data from A ports to B ports; Receive (active-LOW) enables data from B ports to A ports. The Output Enable input, when HIGH, disables both A and B ports by placing them in a 3-state condition. Output HIGH voltage V<sub>OH</sub> is specified as 3.6 V for MOS interfacing.

Non-Inverting Buffers Bidirectional Data Path B Outputs Sink 64 mA, Source 15 mA V<sub>OH</sub> Specified as 3.6 V at 0.4 mA Propagation Delay 6.0 ns Typ Supply Current 128 mA Typ

#### Logic Symbol



Vcc = Pin 20 GND = Pin 10


### 54F/74F588

Octal Bidirectional Transceiver

(With 3-State Inputs/Outputs and IEEE-488 Termination Resistors)

**Description** — The 'F588 contains eight non-inverting bidirectional buffers with 3-state outputs and is intended for bus-oriented applicaitons. The B ports have termination resistors as specified in the IEEE-488 specifications. Current sinking capability is 20 mA at the A ports and 48 mA at the B ports. The Transmit/Receive  $(T/\overline{R})$  input determines the direction of data flow through the bidirectional transceiver. Transmit (active-HIGH) enables data from A ports to B ports; Receive (active-LOW) enables data from B ports to A ports. The Output Enable input, when HIGH, disables both A and B ports by placing them in a 3-state condition.

Non-Inverting Buffers Bidirectional Data Path B Outputs Sink 48 mA, Source 15 mA Propagation Delay 6.0 ns Typ Supply Current 128 mA Typ Logic Symbol



V<sub>CC</sub> = Pin 20 GND = Pin 10

### 4-Bit Arithmetic Logic Unit


54F/74F181

**Description** — The 'F181 is a 4-bit Arithmetic Logic Unit capable of performing 16 arithmetic or 16 logic operations on two 4-bit operands  $A_0 - A_3$  and  $B_0 - B_3$ . The Carry Out ( $C_n + 4$ ) output is provided for ripple carry expansion, while the Carry Propagate ( $\overline{P}$ ) and Carry Generate ( $\overline{G}$ ) outputs can be used with an 'F182 or similar Carry Lookahead Generators for faster operations on longer words. The Mode Control (M) input determines whether a logic (M = H) or an arithmetic (M = L) operation is performed. Signals applied to the Select ( $S_0 - S_3$ ) inputs determine the specific function or operation.

Performs 16 Arithmetic Operations Performs 16 Logic Functions Internal Lookahead for Fast Ripple Carry G and P Outputs for External Lookahead A or B to Carry Delay 9.0 ns Typ Ex-OR Logic Delay 5.0 ns Typ Supply Current 39 mA Typ

### Carry Lookahead Generator


Logic Symbol



54F/74F182

**Description** — The 'F182 is a high-speed carry lookahead generator for use with the 'F181, 'F381, 2901A or other 4-bit ALUs in arithmetic operations on words longer than four bits. It accepts up to four pairs of active-LOW Carry Propagate ( $\overline{P}_0 - \overline{P}_3$ ) and Carry Generate ( $\overline{G}_0 - \overline{G}_3$ ) signals, an active-HIGH Carry input ( $C_n$ ) and provides anticipated active-HIGH carries ( $C_n + x$ ,  $C_n + y$ ,  $C_n + z$ ) across four ALUs. It also has active-LOW Carry Propagate ( $\overline{P}$ ) and Carry Generate ( $\overline{G}$ ) outputs for optional use in further levels of lookahead. The 'F182 works equally well when the ALU operand inputs follow either the active-LOW or the active-HIGH convention.

Provides Lookahead Across Four ALUs Multi-Level Capability for Longer Words Less Loading of ALU Outputs Propagation Delay 4.6 ns Typ Supply Current 19 mA Typ





#### Arithmetic Operators


#### 9-Bit Parity Generator/Checker

54F/74F280

**Description** — The 'F280 is a high-speed parity generator/checker that accepts nine bits of input data and detects whether the number of HIGH inputs is even or odd. If even, the Sum Even output is HIGH; if odd, the Sum Even output is LOW. The Sum Odd output is the complement of the Sum Even output. For longer words, the Sum Even output is used as an input to the next package.

Nine Input Lines Odd or Even Parity Propagation Delay 12.5 ns Typ Supply Current 25 mA Typ

#### Logic Symbol



V<sub>CC</sub> = Pin 14 GND = Pin 7


4-Bit Binary Full Adder

(With Fast Carry)

54F/74F283

**Description** — The 'F283 high-speed 4-bit binary full adder with internal carry lookahead accepts two 4-bit binary words ( $A_0 - A_3$ ,  $B_0 - B_3$ ) and a Carry input ( $C_0$ ). It generates the binary Sum outputs ( $S_0 - S_3$ ) and the Carry output ( $C_4$ ) from the most significant bit. The 'F283 will operate with either active-HIGH or active-LOW operands (positive or negative logic).

Adds Two 4-Bit Numbers Full Internal Carry Lookahead Fast Ripple Carry for Economical Expansion Ripple Carry Delay 4.7 ns Typ Sum Output Delay 8.5 Typ Supply Current 30 mA Typ






# 4-Bit Shifter

(With 3-State Outputs)

**Description** — The 'F350 is a specialized multiplexer that accepts a 4-bit word and shifts it 0, 1, 2 or 3 places, as determined by two Select ( $S_0$ ,  $S_1$ ) inputs. For expansion to longer words, three linking inputs are provided for lower-order bits; thus two packages can shift an 8-bit word, four packages a 16-bit word, etc. Shifting by more than three places is accomplished by paralleling the 3-state outputs of different packages and using the Output Enable (OE) inputs as a third Select level. With appropriate interconnections, the 'F350 can perform zero-backfill, signextend or end-around (barrel) shift functions. This circuit is the functional equivalent of the AM25S10.

Linking Inputs for Word Expansion 3-State Outputs for Extending Shift Range Propagation Delay 4.5 ns Typ Supply Current 28 mA Typ

#### Logic Symbol



54F/74F350


V<sub>CC</sub> = Pin 16 GND = Pin 8

### 4-Bit Arithmetic Logic Unit

54F/74F381

**Description** — The 'F381 is a 20-pin ALU that performs three arithmetic operations (A plus B, A minus B, B minus A) and three logic functions (AND, OR, Exclusive-OR) on two 4-bit words, A and B. Two additional Select input codes force the Function ( $F_0 - F_3$ ) outputs LOW or HIGH. Carry Propagate ( $\overline{P}$ ) and Generate ( $\overline{G}$ ) outputs are provided for use with the 'F182 Carry Lookahead Generator for high-speed expansion to longer word lengths. For ripple expansion, please refer to the 'F382 ALU.

20-Pin Space-Saving Package Minimum Input Drive Required Performs Eight Functions P and G Outputs for Expansion Subtract Delay 8.5 ns Typ Lookahead Delay 7.6 ns Typ






### 4-Bit Arithmetic Logic Unit

### 54F/74F382

**Description** — The 'F382 is a 20-pin ALU that performs three arithmetic operations (A plus B, A minus B, B minus A) and three logic functions (AND, OR, Exclusive-OR) on two 4-bit words, A and B. Two additional Select input codes force the Function (F<sub>0</sub> — F<sub>3</sub>) outputs LOW or HIGH. An Overflow output is provided for convenience in twos complement arithmetic. A Carry output is provided for ripple expansion. For high-speed expansion using a Carry Lookahead Generator, please refer to the 'F381.

20-Pin Space-Saving Package Minimum Input Drive Required Performs Eight Functions Ripple Carry and Overflow Outputs A or B to Carry Output Delay 10 ns Typ Select to Output Delay 14.5 ns Typ

#### Logic Symbol



Vcc = Pin 20 GND = Pin 10


### 8-Bit Identity Comparator

### 54F/74F521

**Description** — The 'F521 is an expandable 8-bit comparator. It compares two words of up to eight bits each and provides a LOW output when the two words match bit for bit. For longer words, two or more packages can be cascaded by means of the  $\overline{I}_A = B$  input, which also serves as an active-LOW enable input.

Compares Two 8-Bit Words Expandable for Longer Words Space-Saving 20-Pin Package Propagation Delay 7.5 ns Typ Supply Current 28 mA Typ

#### Logic Symbol



V<sub>CC</sub> = Pin 20 GND = Pin 10

### Registered Comparator

54F/74F524

Description — The 'F524 contains an 8-bit register with common parallel I/O pins and a comparator operating from the register contents and the I/O signals. Two select inputs (So, S1) determine whether the circuit is operating in Parallel Load, Parallel Output, Serial Shift or Hold modes, Serial data (LSB first) enters the C/SI pin and exits via the C/SO pin for linking to the next lower order package for longer word lengths. C/SI and C/SO linking also establishes the status output priority of a more significant package over a lesser one. Three active-HIGH open-collector status outputs - register contents greater than (GT), less than (LT) and equal to (EQ) the I/O bus data - are used in a wired-AND configuration when word length requires two or more packages. A HIGH signal on the Status Enable (SE) input forces all three status outputs to the OFF state. The Mode control (M) input complements the MSB input to each part of the comparator for use with twos complement numbers.


# 8-Bit by 8-Bit Multiplier

(With 3-State Outputs)

**Description** — The 'F558 is a high-speed combinatorial array that multiplies two 8-bit unsigned or signed twos complement numbers and provides the 16-bit unsigned or signed product. Each input operand X and Y has a mode control input that determines whether the number is treated as signed or unsigned. Two additional inputs, Rs and Ru, allow the addition of a bit for rounding to the best signed or unsigned fractional 8-bit result. For expansion during signed or mixed multiplication, both the true and complement outputs of the most significant bit are available. The 'F557 is identical to the 'F558 except that it has output latches that store the results when OE is LOW.


Unsigned, Signed or Mixed Multiplication Full 16-Bit Product Outputs MSB Complement Output for Signed Expansion Rounding Inputs for Fractional 8-Bit Product Propagation Delay 50 ns Typ Supply Current 200 mA Typ Compare 8-Bit Magnitude or Twos Complement Expandable in 8-Bit Increments Serial or Parallel Entry Linking Pins for Serial Entry and Status Priority Shift Frequency 75 MHz Typ Parallel Data to Status Output Delay 16 ns Typ Supply Current 128 mA Typ

Logic Symbol



54F/74F557 54F/74F558

Logic Symbol



 $V_{CC} = Pin 10$ GND = Pin 30

### Expandable 8-Bit Twos Complement Multiplier/Divider


(With 3-State Outputs)

Description — The 'F559 implements fast signed twos complement multiplication and division as an asynchronous peripheral in microprocessor and minicomputer systems. It contains an 8-bit ALU, three 8-bit registers, a 4-bit sequence counter and the control logic necessary to perform multiply, rounded multiply, fractional divide and integer divide operations. The two 8-bit operands are entered successively at the I/O ports, whereupon the circuit operates internally at a rate determined by an externally applied clock frequency of up to 25 MHz. Upon completion, and upon command, results are presented at the I/O ports in successive 8-bit words. Linking inputs and outputs are provided for expansion to longer words by using two or more multipliers operating on the same 8-bit bus.

Signed Twos Complement Arithmetic Increases Processor Efficiency Low System Parts Count Expandable in 8-Bit Increments 8-Bit Bus Oriented 3-State I/O 16-Bit Multiply in 1.2 μs Typ 16-Bit Divide in 1.6 μs Typ

### 54F/74F559

. . . . . .



V<sub>CC</sub> = Pin 24 GND = Pin 12

### 64-Bit Random Access Memory


54F/74F189

(With 3-State Outputs)

**Description** — The 'F189 is a high-speed 64-bit RAM organized as a 16-word by 4-bit array. Address inputs are buffered to minimize loading and are fully decoded on-chip. The outputs are 3-state and are in the high impedance state whenever the Chip Select  $(\overline{CS})$  input is HIGH. The outputs are active only in the Read mode and the output data is the complement of the stored data.

3-State Outputs for Bus Applications Buffered Inputs for Minimum Loading Address Decoding On-Chip Address Access Time 20 ns Typ Chip Select Access Time 12 ns Typ Supply Current 43 mA Typ Logic Symbol

3-37



V<sub>CC</sub> = Pin 16 GND = Pin 8


### 64-Bit Random Access Memory

54F/74F289

(With Open-Collector Outputs)

**Description** — The 'F289 is a high-speed 64-bit RAM organized as a 16-word by 4-bit array. Address inputs are buffered to minimize loading, and addresses are fully decoded on-chip. Outputs are open-collector type and are in the off (HIGH) state whenever the Chip Select ( $\overline{CS}$ ) input is HIGH. The outputs are active only in the Read mode; output data is the complement of the stored data.

Open-Collector Outputs Buffered Inputs Minimize Loading Address Decoding On-Chip Address Access Time 20 ns Typ Chip Select Access Time 12 ns Typ Supply Current 43 mA Typ Logic Symbol



V<sub>CC</sub> = Pin 16 GND = Pin 8

-----

	Product Index	1
	Family Characteristics	2
	Circuit Selection Guides	3
	<b>→</b>	4
	Ordering Information and Package Outlines	5
5.4 AL F 5.4732.00 M	Sales Offices, Representatives and Distributor Locations	6

**Data Sheets** 



54F/74F00							
ORDERING	QUAD 2-INPUT	NAND GATE		1			
	COMMERCIAL GRADE	MILITARY GRADE	РКС				
PKGS	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$	ТҮРЕ	5			
Plastic DIP (P)	74F00PC		9A	GND 7			
Ceramic DIP (D)	74F00DC	54F00DM	6A				
				-			

# 14 Vcc

74F00FC

Flatpak

(F)

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
	Inputs Outputs	0.5/0.375 25/12.5

54F00FM

31

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL PARAMETER		54F/74F		UNITS	CONDITIONS	
••••••	Min Typ Max					
ICCH ICCL	Power Supply Current	_	2.8 10.2	mA	V <sub>IN</sub> = Gnd V <sub>IN</sub> = Open	V <sub>CC</sub> = Max

#### AC CHARACTERISTICS: See Section 2 for waveforms and load configurations

		54F/74F		54F		74F		74F			
SYMBOL	PARAMETER	Vcd	= +25 c = +5 . = 15	0 V	м	/cc = IL 50 pF	0	/cc = DM 50 pF	UNITS	FIG. NO.	
		Min	Тур	Мах	Min	Max	Min	Max			
tPLH tPHL	Propagation Delay	1.5 1.5	2.9 2.6	3.9 3.6	2.0 2.0	7.0 6.5	2.0 2.0	6.0 5.5	ns	2-17 2-18	

#### CONNECTION DIAGRAM

00

14 Vcc 13

1

# 54F/74F02

QUAD 2-INPUT NOR GATE

ORDERING CODE: See Section 5

•••••••	COMMERCIAL GRADE	MILITARY GRADE	РКС	
PKGS	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ T <sub>A</sub> = -55°C to +125°C	ТҮРЕ	
Plastic DIP (P)	74F02PC		9A	
Ceramic DIP (D)	74F02DC	54F02DM	6A	
Flatpak (F)	74F02FC	54F02FM	31	

#### INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
	Inputs Outputs	0.5/0.375 25/12.5

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL PARAMETER			54F/74F		UNITS	CONDITIONS		
01111202		Min	Тур	Мах	00			
Іссн Іссі	Power Supply Current			5.6 13	mA	V <sub>IN</sub> = Gnd *	V <sub>CC</sub> = Max	

#### AC CHARACTERISITCS: See Section 2 for waveforms and load configurations

- - -----

•		54F/74F		54F 74F		ŧF				
SYMBOL	PARAMETER	Vcd	= +25 c = +5 = 15	.0 V	м	/cc = IIL 50 pF	C		UNITS	FIG. NO.
		Min	Тур	Max	Min	Max	Min	Мах		
tPLH tPHL	Propagation Delay	2.0 1.5	3.5 2.6	4.8 3.5	2.5 2.0	8.0 6.5	2.5 2.0	7.0 5.5	ns	2-17 2-18


.....

\*Measured with one input HIGH, one input LOW for each gate.

# 54F/74F04

HEX INVERTER

ORDERING	G CODE: See Section 5			
	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	ТҮРЕ	
Plastic DIP (P)	74F04PC		9A	GNE
Ceramic DIP (D)	74F04DC	54F04DM	6A	
Flatpak (F)	74F04FC	54F04FM	31	



04

#### INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
	Inputs Outputs	0.5/0.375 25/12.5

#### DC CHARACTERISITCS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		54F/74F		UNITS	CONDITIONS		
		Min	Тур	Max				
ICCH ICCL	Power Supply Current			4.2 15.3	mA	VIN = Gnd VIN = Open VCC = Max		

#### AC CHARACTERISTICS: See Section 2 for waveforms and load configurations

		54F/74F		54F		74F				
SYMBOL	PARAMETER	$T_{A} = +25^{\circ}C, V_{CC} = +5.0 V C_{L} = 15 \text{ pF}$		TA, V <sub>CC</sub> = MIL C <sub>L</sub> = 50 pF		TA, VCC = COM F CL = 50 pF		UNITS	FIG. NO.	
		Min	Тур	Max	Min	Max	Min	Max		
tPLH tPHL	Propagation Delay	1.5 1.5	2.7 2.5	3.8 3.5	2.0 2.0	7.0 6.5	2.0 2.0	6.0 5.5	ns	2-17 2-18

8

# 54F/74F08

#### QUAD 2-INPUT AND GATE

ORDERING	CODE: S	See Section 5
----------	---------	---------------

	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ T <sub>A</sub> = -55° C to +125° C	TYPE	
Plastic DIP (P)	74F08PC		9A	
Ceramic DIP (D)	74F08DC	54F08DM	6A	
Flatpak (F)	74F08FC	54F08FM	31	




PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW		
	Inputs Outputs	0.5/0.375 25/12.5		

#### DC CHARACTERISITCS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	1. A.	54F/74F		UNITS	CONDITIONS		
		Min	Тур	Max				
ICCH ICCL	Power Supply Current			8.3 12.9	mA	V <sub>IN</sub> = Open V <sub>IN</sub> = Gnd	V <sub>CC</sub> = Max	

#### AC CHARACTERISTICS: See Section 2 for waveforms and load configurations

<u></u>		54F/74F		54F		74F		-		
SYMBOL	PARAMETER	$T_{A} = +25^{\circ}C, V_{CC} = +5.0 V C_{L} = 15 \text{ pF}$		T <sub>A</sub> , V <sub>CC</sub> = MIL C <sub>L</sub> = 50 pF		= T <sub>A</sub> , V <sub>CC</sub> = COM F C <sub>L</sub> = 50 pF		UNITS	FIG. NO.	
		Min	Тур	Мах	Min	Мах	Min	Мах		
tPLH tPHL	Propagation Delay	2.0 2.5	4.1 3.6	5.5 5.0	3.0 3.0	8.8 7.0	3.0 3.0	7.0 6.0	ns	2-17 2-19



54F10DM

54F10FM

6A

31

#### INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions

74F10DC

74F10FC

DIP (D) Flatpak

(F)

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
	Inputs Outputs	0.5/0.375 25/12.5

#### DC CHARACTERISITCS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		54F/74F		UNITS	CONDITIONS		
		Min	Тур	Мах				
ICCH ICCL	Power Supply Current			2.1 7.7	mA	$\frac{V_{IN} = Gnd}{V_{IN} = Open} V_{CC} = Max$		

#### AC CHARACTERISTICS: See Section 2 for waveforms and load configurations

		54F/74F		54F		74F				
SYMBOL	PARAMETER	Vc	= +25 c = 5. _ = 15	0 V	м	/cc = IIL 50 pF	c	/cc = OM 50 pF	UNITS	FIG. NO.
		Min	Тур	Max	Min	Max	Min	Мах		
tplh tphl	Propagation Delay	1.5 1.5	2.9 2.7	3.9 3.7	2.0 2.0	7.0 6.5	2.0 2.0	6.0 5.5	ns	2-17 2-18

13

12

11

10

9

8

10


#### **CONNECTION DIAGRAM**

54F/74F11

#### TRIPLE 3-INPUT AND GATE

<b>ORDERING CODE:</b> See Section 5	
-------------------------------------	--

	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	V <sub>CC</sub> = +5.0 V ±10%, T <sub>A</sub> = -55°C to +125°C	TYPE	
Plastic DIP (P)	74F11PC	217	9A	GND
Ceramic DIP (D)	74F11DC	54F11DM	6A	
Flatpak (F)	74F11FC	54F11FM	31	



#### INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
	Inputs Outputs	0.5/0.375 25/12.5

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		54F/74F		UNITS	CONDITIONS		
		Min	Тур	Max				
ICCH ICCL	Power Supply Current			6.2 9.7	mA	$\frac{V_{IN} = Open}{V_{IN} = Gnd} V_{CC} = Max$		

#### AC CHARACTERISTICS: See Section 2 for waveforms and load configurations

		54F/74F		54F T <sub>A</sub> , V <sub>CC</sub> = MIL C <sub>L</sub> = 50 pF		<b>74F</b> TA, V <sub>CC</sub> = COM CL = 50 pF		UNITS	FIG. NO.	
SYMBOL	PARAMETER	$T_A = +25^{\circ}C,$ $V_{CC} = +5.0 V$ $C_L = 15 pF$								
		Min	Тур	Max	Min	Max	Min	Max		
tPLH tPHL	Propagation Delay	2.5 2.5	4.2 3.7	5.5 5.0	3.0 3.0	8.0 7.0	3.0 3.0	7.0 6.0	ns	2-17 2-19

				CONNECTION DIAGRAM
ORDERIN	54F/74 DUAL 4-INPUT G CODE: See Section 5			
	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ T <sub>A</sub> = -55° C to +125° C	TYPE	
Plastic DIP (P)	74F20PC		9A	
Ceramic DIP (D)	74F20DC	54F20DM	6A	
Flatpak (F)	74F20FC	54F20FM	31	

#### INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
	Inputs Outputs	0.5/0.375 25/12.5

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		54F/74F		UNITS	CONDITIONS	
		Min	Тур	Мах			
Іссн Іссь	Power Supply Current			1.4 5.1	mA	V <sub>IN</sub> = Gnd V <sub>IN</sub> = Open	V <sub>CC</sub> = Max

#### AC CHARACTERISTICS: See Section 2 for waveforms and load configurations

		54F/74F		54F		74F				
SYMBOL	PARAMETER	Vcd	= +25 c = +5 = 15	.0 V	M	/cc = IIL 50 pF	c c	-	UNITS	FIG. NO.
		Min	Тур	Max	Min	Max	Min	Мах		
tplh tphL	Propagation Delay	1.5 1.5	2.9 2.8	3.9 3.8	2.0 2.0	7.0 6.5	2.0 2.0	6.0 5.5	ns	2-17 2-18

#### CONNECTION DIAGRAM

20

14 Vcc 13

### 54F/74F32 QUAD 2-INPUT OR GATE

**ORDERING CODE:** See Section 5

	COMMERCIAL GRADE	MILITARY GRADE	РКС	
PKGS	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	TYPE	
Plastic DIP (P)	74F32PC		9A	GND 7
Ceramic DIP (D)	74F32DC	54F32DM	6A	
Flatpak (F)	74F32FC	54F32FM	31	

#### **INPUT LOADING/FAN-OUT:** See Section 2 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
	Inputs Outputs	0.5/0.375 25/12.5

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		54F/74F		UNITS	CONDITIONS	
		Min	Тур	Max			
ICCH ICCL	Power Supply Current			8.3 15.5	mA	V <sub>IN</sub> = Open V <sub>IN</sub> = Gnd	V <sub>CC</sub> = Max

#### AC CHARACTERISTICS: See Section 2 for waveforms and load configurations

			54F/74F		54F		74F			
SYMBOL	PARAMETER	Vc	$T_{A} = +25^{\circ} C, V_{CC} = +5.0 V C_{L} = 15 pF$			T <sub>A</sub> , V <sub>CC</sub> = MIL C <sub>L</sub> = 50 pF		/cc = DM 50 pF	UNITS	FIG. NO.
		Min	Тур	Max	Min	Max	Min	Мах		
tplh tphl	Propagation Delay	2.5 2.5	3.9 3.5	5.5 5.0	3.0 3.0	8.0 7.0	3.0 3.0	7.0 6.0	ns	2-17 2-19


------

## 54F/74F64

### 4-2-3-2-INPUT AND OR-INVERT GATE

#### **ORDERING CODE:** See Section 5

	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ T <sub>A</sub> = -55° C to +125° C	TYPE	
Plastic DIP (P)	74F64PC	213	9A	
Ceramic DIP (P)	74F64DC	54F64DM	6A	
Flatpak (F)	74F64FC	54F64FM	31	



#### INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
	Inputs Outputs	0.5/0.375 25/12.5

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		54F/74F		UNITS	CONDITIONS	
		Min	Тур	Мах			
Іссн Іссі	Power Supply Current			2.8 4.7	mA	V <sub>IN</sub> = Gnd *	V <sub>CC</sub> = Max

#### AC CHARACTERISTICS: See Section 2 for waveforms and load configurations


		54F/74F		54F		74F				
SYMBOL	PARAMETER	Vcd	= +25 c = +5 _ = 15	0 V	м	/cc = IL 50 pF	c	/cc = DM 50 pF	UNITS	FIG. NO.
		Min	Тур	Max	Min	Мах	Min	Мах		
tPLH tPHL	Propagation Delay	1.5 1.5	3.6 2.8	4.8 3.8	2.0 2.0	8.0 6.5	2.0 2.0	7.0 5.5	ns	2-17 2-18

\*ICCL is measured with all inputs of one gate open and remaining inputs grounded.

64

54F/74F74 DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP

**DESCRIPTION** — The 'F74 is a dual D-type flip-flop with Direct Clear and Set inputs and complementary  $(Q, \overline{Q})$  outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input.



(Each Half)

INPUT	OUT	PUTS
@ t <sub>n</sub>	@ t <sub>i</sub>	า + 1
D	Q	ā
L	L	н
н	н	L

Asynchronous Inputs:


LOW input to  $\overline{S}_D$  sets Q to HIGH level LOW input to  $\overline{C}_D$  sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on  $\overline{C}_D$  and  $\overline{S}_D$ makes both Q and  $\overline{Q}$  HIGH

H = HIGH Voltage Level

L = LOW Voltage Level tn = Bit time before clock pulse.

 $t_n = Bit time before clock pulse.$  $t_n + 1 = Bit time after clock pulse.$ 

### LOGIC SYMBOL



#### $V_{CC} = Pin 14$ GND = Pin 7


#### **ORDERING CODE:** See Section 5

	COMMERCIAL GRADE	MILITARY GRADE	PKG		CD1
PKGS	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C to +70^{\circ}C$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ T <sub>A</sub> = -55° C to +125° C	TYPE		-1
Plastic DIP (P)	74F74PC		9A -	-	
Ceramic DIP (D)	74F74DC	54F74DM	6A		
Flatpak (F)	74F74FC	54F74FM	31		

#### INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
D1, D2	Data Inputs	0.5/0.375
CP <sub>1</sub> , CP <sub>2</sub>	Clock Pulse Inputs (Active Rising Edge)	0.5/0.375
$\overline{C}_{D1}, \overline{C}_{D2}$	Direct Clear Inputs (Active LOW)	0.5/1.125
$\overline{S}_{D1}, \overline{S}_{D2}$	Direct Set Inputs (Active LOW)	0.5/1.125
$Q_1,  \overline{Q}_1,  Q_2,  \overline{Q}_2$	Outputs	25/12.5

#### LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER		54F/74F		UNITS	CONDITIONS	
		Min	Тур	Max			
lcc	Power Supply Current		10.5	16	mA	$V_{CC} = Max, V_{CP} = 0 V$	

#### AC CHARACTERISTICS: See Section 2 for waveforms and load configurations

		5	64F/74	F	54	4F	7	4F		
SYMBOL	PARAMETER	Vcd	= +25 c = +5 = 15	.0 V	М	/ <sub>CC</sub> = IL 50 pF	C	/cc = DM 50 pF	UNITS	FIG. NO.
		Min	Тур	Max	Min	Max	Min	Мах		
f <sub>max</sub>	Maximum Clock Frequency	100	125						MHz	2-17/21
tplh tphl	Propagation Delay $CP_n$ to $Q_n$ or $\overline{Q}_n$	2.0 2.0	4.4 5.2	6.0 7.0					ns	2-17 2-21
tplh tphl	Propagation Delay $v_{CP} \ge 2.0 \text{ V}$ $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $Q_n$ or $\overline{Q}_n$	2.0 2.0	3.6 6.5	5.5 8.0					ns	2-17 2-22
tplh tphl	Propagation Delay $v_{CP} \leq 0.8 v$ $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $Q_n$ or $\overline{Q}_n$		2.8 5.5						ns	2-17 2-22

#### AC OPERATING REQUIREMENTS: See Section 2 for waveforms

		5	54F/74	F	5	4F	74	4F		
SYMBOL	PARAMETER		= +25 c = +5			/cc = IIL		/cc = DM	UNITS	FIG. NO.
		Min	Тур	Max	Min	Max	Min	Max		
$t_{s}(H) = t_{s}(L)$	Setup Time, HIGH or LOW $D_n$ to $CP_n$	2.0 3.0							ns	2-20
$\frac{t_{h}\left( H\right) }{t_{h}\left( L\right) }$	Hold Time, HIGH or LOW $D_n$ to $CP_n$	1.0 1.0								
tw⇒(H) tw⇒(L)	$CP_n$ Pulse Width, HIGH or LOW	4.0 5.0							ns	2-21
t <sub>w</sub> (L)	$\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ Pulse Width LOW	4.0							ns	2-22
trec	Recovery Time C <sub>Dn</sub> or S <sub>Dn</sub> to CP	2.0							ns	2-24




	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ} C \text{ to } +70^{\circ} C$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to} + 125^{\circ} \text{ C}$	TYPE	1 15
Plastic DIP (P)	74F109PC		9B	V <sub>CC</sub> = Pin 16 GND = Pin 8
Ceramic DIP (D)	74F109DC	54F109DM	6B	
Flatpak (F)	74F109FC	54F109FM	4L	

#### INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
$J_1$ , $J_2$ , $\overline{K}_1$ , $\overline{K}_2$	Data Inputs	0.5/0.375
CP <sub>1</sub> , CP <sub>2</sub>	Clock Pulse Inputs (Active Rising Edge)	0.5/0.375
$\overline{C}_{D1}, \overline{C}_{D2}$	Direct Clear Inputs (Active LOW)	0.5/1.125
SD1, SD2	Direct Set Inputs (Active LOW)	0.5/1.125
$Q_1,Q_2,\overline{Q}_1,\overline{Q}_2$	Outputs	25/12.5

#### LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		54F/74F		UNITS	CONDITIONS
		Min	Тур	Max		
lcc	Power Supply Current		11.7		mA	$V_{CC} = Max, V_{CP} = 0 V$

#### AC CHARACTERISTICS: See Section 2 for waveforms and load configurations


		54F/74F	54F	74F		
SYMBOL	PARAMETER	$T_{A} = +25^{\circ}C, \\ V_{CC} = +5.0 V \\ C_{L} = 15 \text{ pF}$	$\begin{array}{l} T_{A}, \ V_{CC} = \\ MIL \\ C_{L} = 50 \ pF \end{array}$	$\begin{array}{l} T_{A}, \ V_{CC} = \\ COM \\ C_{L} = 50 \ pF \end{array}$	UNITS	FIG. NO.
		Min Typ Max	Min Max	Min Max		
f <sub>max</sub>	Maximum Clock Frequency	125			MHz	2-17/21
tplh tphl	Propagation Delay $CP_n$ to $\overline{Q}_n$	4.4 5.2			ns	2-17/21
tplh tphl	$ \begin{array}{l} Propagation \ Delay \  v_{CP} \geq 2.0 \ v_{1} \\ \overline{C}_{Dn} \ or \ \overline{S}_{Dn} \ to \ Q_{n} \ or \ \overline{Q}_{n} \end{array} $	3.6 6.5			ns	2-17/22
tplh tphl	Propagation Delay $ v_{CP} \le 0.8   v  = \overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $Q_n$ or $\overline{Q}_n$	2.8 5.5			ns	2-17/22

#### AC OPERATING REQUIREMENTS: See Section 2 for waveforms

		5	54F/74	F	54	4F	74	4F		
SYMBOL	PARAMETER		= +25 c = +5	· ·		/cc = IIL		/cc = DM	UNITS	FIG. NO.
		Min	Тур	Max	Min	Max	Min	Max		
$\begin{array}{l} t_{s} \ (H) \\ t_{s} \ (L) \end{array}$	Setup Time, HIGH or LOW $J_n$ or $\overline{K}_n$ to $CP_n$	2.0 3.0							ns	2-20
$t_{h}(H) = t_{h}(L)$	Hold Time, HIGH or LOW $J_n$ or $\overline{K}_n$ to $CP_n$	1.0 1.0								
$egin{array}{ccc} t_{W} & (H) \ t_{W} & (L) \end{array}$	CP <sub>n</sub> Pulse Width, HIGH or LOW	4.0 5.0				÷			ns	2-21
$t_{w}$ (L)	$\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ Pulse Width LOW	4.0							ns	2-22
t <sub>rec</sub>	Recovery Time C <sub>Dn</sub> or S <sub>Dn</sub> to CP	2.0							ns	2-24

109

The second s



LOGIC SYMBOL


e " DESCRIPTION - The 'F151 is a high speed 8-input digital multiplexer. It provides in one package, the ability to select one line of data from up to eight sources. The 'F151 can be used as a universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided.

54F/74F151 8-INPUT MULTIPLEXER

**ORDERING CODE:** See Section 5 **COMMERCIAL GRADE** MILITARY GRADE PKG PKGS  $V_{CC} = +5.0 V \pm 5\%$ .  $V_{CC} = +5.0 V \pm 10\%$ . TYPE  $T_A = 0^\circ C$  to  $+70^\circ C$  $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ Plastic 74F151PC 9B DIP (P) Ceramic 74F151DC 54F151DM 6B DIP (D) Flatpak 74F151FC 54F151FM 4L (**F**)

INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
lo — l7	Data Inputs	0.5/0.375
$S_0 - S_2$	Select Inputs	0.5/0.375
Ē	Enable Input (Active LOW)	0.5/0.375
Z	Data Output	25/12.5
Z	Inverted Data Output	25/12.5



**FUNCTIONAL DESCRIPTION** — The 'F151 is a logical implementation of a single pole, 8-position switch with the switch position controlled by the state of three Select inputs,  $S_0$ ,  $S_1$ ,  $S_2$ . Both assertion and negation outputs are provided. The Enable input ( $\overline{E}$ ) is active LOW. When it is not activated, the negation output is HIGH and the assertion output is LOW regardless of all other inputs. The logic function provided at the output is:

$$\begin{split} Z &= \widetilde{E} \mathrel{\bullet} (I_0 \mathrel{\bullet} \widetilde{S}_0 \mathrel{\bullet} \widetilde{S}_1 \mathrel{\bullet} \widetilde{S}_2 + I_1 \mathrel{\bullet} S_0 \mathrel{\bullet} \widetilde{S}_1 \mathrel{\bullet} \widetilde{S}_2 + I_2 \mathrel{\bullet} \widetilde{S}_0 \mathrel{\bullet} S_1 \mathrel{\bullet} \widetilde{S}_2 + I_3 \mathrel{\bullet} S_0 \mathrel{\bullet} S_1 \mathrel{\bullet} \widetilde{S}_2 + I_4 \mathrel{\bullet} \widetilde{S}_0 \mathrel{\bullet} \widetilde{S}_1 \mathrel{\bullet} S_2 + I_5 \mathrel{\bullet} S_0 \mathrel{\bullet} \widetilde{S}_1 \mathrel{\bullet} S_2 + I_6 \mathrel{\bullet} \widetilde{S}_0 \mathrel{\bullet} S_1 \mathrel{\bullet} S_2 + I_7 \mathrel{\bullet} S_0 \mathrel{\bullet} S_1 \mathrel{\bullet} S_2). \end{split}$$


The 'F151 provides the ability, in one package, to select from eight sources of data or control information. By proper manipulation of the inputs, the 'F151 can provide any logic function of four variables and its negation.

	INP	οι	JTPUTS					
Ē	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Ž	Z			
H L L L L L L	X L L L H H H	X L L H H L L H	X L H L H L H L	H,10,11,12,13,14,15,16	L 10 11 12 13 14 15 16			
L	н	Н	Н	Ī7	l7			

**TRUTH TABLE** 

H = HIGH Voltage Level

L = LOW Voltage Level



#### LOGIC DIAGRAM

151

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		54F/74F		UNITS	CONDITIONS	
		Min	Тур	Мах			
lcc	Power Supply Current	11		mA	$V_{CC} = Max$ , $V_{IN} = 4.5 V$		

#### AC CHARACTERISTICS: See Section 2 for waveforms and load configurations

		54F/74F		54F		54	F		1
SYMBOL	PARAMETER	$T_A = +25^{\circ}C$ $V_{CC} = +5.0$ V $C_L = 15 \text{ pF}$		T <sub>A</sub> , V MI C <sub>L</sub> = 5	IL	T <sub>A</sub> , V( CO C <sub>L</sub> = 5	м	UNITS	FIG. NO.
		Min Typ M	ax	Min	Мах	Min	Max		
tplh tphl	Propagation Delay $S_n$ to $\overline{Z}$	6.3 6.2						ns	2-17 2-18
tplh tphl	Propagation Delay S <sub>n</sub> to Z	8.1 7.9						ns	2-17 2-19
tplh tphl	Propagation Delay Ē to Z	4.6 4.5						ns	2-17 2-19
tplh tphl	Propagation Delay Ē to Z	6.4 6.2						ns	2-17 2-18
tplh tphl	Propagation Delay $I_n$ to $\overline{Z}$	2.9 2.8						ns	2-17 2-18
tplн tpнl	Propagation Delay In to Z	4.7 4.5						ns	2-17 2-19

4-19

# 54F/74F153

### DUAL 4-INPUT MULTIPLEXER

**DESCRIPTION** — The 'F153 is a high speed dual 4-input multiplexer with common select inputs and individual enable inputs for each section. It can select two lines of data from four sources. The two buffered outputs present data in the true (non-inverted) form. In addition to multiplexer operation, the 'F153 can generate any two functions of three variables.

	 _
Ē <sub>a</sub> 1	<b>16 V</b> cc
S12	15 Ē₀
I3a <b>3</b>	14 S <sub>0</sub>
12a 4	13 I <sub>3b</sub>
1 <sub>1a</sub> 5	12 I <sub>2b</sub>
loa 6	11 I <sub>15</sub>
<b>Z</b> a 7	10 Iob
GND 8	9 Zo
L	


**ORDERING CODE:** See Section 5

	COMMERCIAL GRADE	MILITARY GRADE	PKG					
PKGS	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$	ТҮРЕ					
Plastic DIP (P)	74F153PC		9B					
Ceramic DIP (D)	74F153DC	54F153DM	6B					
Flatpak (F)	74F153FC	54F153FM	4L					

#### INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW		
l0a — I3a	Side A Data Inputs	0.5/0.375		
10ь — Ізь	Side B Data Inputs	0.5/0.375		
S <sub>0</sub> , S <sub>1</sub>	Common Select Inputs	0.5/0.375		
Ēa	Side A Enable Input (Active LOW)	0.5/0.375		
Ēb	Side B Enable Input (Active LOW)	0.5/0.375		
Za	Side A Output	25/12.5		
Zb	Side B Output	25/12.5		

#### LOGIC SYMBOL



FUNCTIONAL DESCRIPTION — The 'F153 is a dual 4-input multiplexer. It can select two bits of data from up to four sources under the control of the common Select inputs (S<sub>0</sub>, S<sub>1</sub>). The two 4-input multiplexer circuits have individual active LOW Enables ( $\overline{E}_a$ ,  $\overline{E}_b$ ) which can be used to strobe the outputs independently. When the Enables ( $\overline{E}_a$ ,  $\overline{E}_b$ ) are HIGH, the corresponding outputs ( $Z_a$ ,  $Z_b$ ) are forced LOW. The 'F153 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two Select inputs. The logic equations for the outputs are shown below.

$$Z_{a} = \overline{E}_{a} \bullet (I_{0a} \bullet \overline{S}_{1} \bullet \overline{S}_{0} + I_{1a} \bullet \overline{S}_{1} \bullet S_{0} + I_{2a} \bullet S_{1} \bullet \overline{S}_{0} + I_{3a} \bullet S_{1} \bullet S_{0})$$
  
$$Z_{b} = \overline{E}_{b} \bullet (I_{0b} \bullet \overline{S}_{1} \bullet \overline{S}_{0} + I_{1b} \bullet \overline{S}_{1} \bullet S_{0} + I_{2b} \bullet S_{1} \bullet \overline{S}_{0} + I_{3b} \bullet S_{1} \bullet S_{0})$$

The 'F153 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select inputs. A less obvious application is as a function generator. The 'F153 can generate two functions of three variables. This is useful for implementing highly irregular random logic.


	ECT UTS		INP	UTS	OUTPUT		
S <sub>0</sub>	S1	Ē	lo	l1	l2	I3	Z
X L L H H L L H	X L L H H H	<b>Н</b> L L L L L .	X L H X X X X X	X X L H X X	X X X X L H X	× × × × × × × × -	
Н	Н	L	x	x	x	L H	L H

TR	IT	н	TΔ	R	I F
i ni		п	1 8	D	

H = HIGH Voltage Level

L = LOW Voltage Level

X - Immaterial



#### LOGIC DIAGRAM


#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DESCRIPTION		54F/74F		UNITS	CONDITIONS	
0		Min	Тур	Мах			
lcc	Power Supply Current		12	20	mA	V <sub>CC</sub> = Max, V <sub>IN</sub> = Gnd	

#### AC CHARACTERISTICS: See Section 2 for waveforms and load configurations


		54F/74F		54F		74F				
SYMBOL	PARAMETER	Vcd	= +25 c = +5 _ = 15	.0 V	M	/cc = IIL 50 pF	C	/cc = DM 50 pF	UNITS	FIG. NO.
		Min	Тур	Мах	Min	Max	Min	Max		
tplh tphl	Propagation Delay S <sub>n</sub> to Z <sub>n</sub>	3.0 3.0	9.5 8.0	13 10					ns	2-17 2-23
tplh tphl	Propagation Delay $\overline{E}_n$ to $Z_n$	3.0 3.0	8.0 7.5	12 12					ns	2-17 2-18
tplh tphl	Propagation Delay I <sub>n</sub> to Z <sub>n</sub>	2.0 2.0	5.0 4.5	8.0 6.5					ns	2-17 2-19

-----



**DESCRIPTION** — The 'F157 is a high speed quad 2-input multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four buffered outputs present the selected data in the true non-inverted form. The 'F157 can also be used to generate any four of the 16 different functions to two variables.

54F/74F157 QUAD 2-INPUT MULTIPLEXER



LOGIC SYMBOL

**ORDERING CODE:** See Section 5

	COMMERCIAL GRADE	MILITARY GRADE	PKG	4 7 12 9
PKGS	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$	ТҮРЕ	4 / 12 9
Plastic DIP / P	74F157PC		9B	V <sub>CC</sub> = Pin 16 GND = Pin 8
Ceramic DIP (D)	74F157DC	54F157DM	6B	
Flatpak F	74F157FC	54F157FM	4L	

#### **INPUT LOADING/FAN-OUT:** See Section 2 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
l0a — l0d	Source 0 Data Inputs	0.5/0.375
l1a — l1d	Source 1 Data Inputs	0.5/0.375
Ē	Enable Input Active LOW	0.5/0.375
S	Select Input	0.5/0.375
Za — Zd	Outputs	25/12.5

- - - -

. . . . . . .

- -

**FUNCTIONAL DESCRIPTION** — The 'F157 is a quad 2-input multiplexer. It selects four bits of data from two sources under the control of a common Select input (S). The Enable input ( $\overline{E}$ ) is active LOW. When  $\overline{E}$  is HIGH, all of the outputs (Z) are forced LOW regardless of all other inputs. The 'F157 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

 $\begin{array}{ll} Z_a = \bar{E} \bullet (I_{1a} \bullet S + I_{0a} \bullet \bar{S}) & Z_b = \bar{E} \bullet (I_{1b} \bullet S + I_{0b} \bullet \bar{S}) \\ Z_c = \bar{E} \bullet (I_{1c} \bullet S + I_{0c} \bullet \bar{S}) & Z_d = \bar{E} \bullet (I_{1d} \bullet S + I_{0d} \bullet \bar{S}) \end{array}$ 

A common use of the 'F157 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The 'F157 can generate any four of the 16 different functions of two variables with one variable common. This is useful for implementing highly irregular logic.

	INP	OUTPUT		
Ē	S	lo	l1	Z
н	х	Х	х	L
L	н	X	L	L
L	н	Х	н	н
L	L	L	X	L
L	L	н	Х	н


TRUTH TABLE

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

#### LOGIC DIAGRAM



157


#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		54F/74F		UNITS	CONDITIONS	
01MD0E		Min	Тур	Мах			
lcc	Power Supply Current		14	23	mA	V <sub>CC</sub> = Max, All Inputs = 4.5 V	

#### AC CHARACTERISTICS: See Section 2 for waveforms and load configurations

			54F/74	_		4F		4F		
SYMBOL	PARAMETER	Vcd	= +25 c = +5 _ = 15	.0 V	M	/cc = IL 50 pF	C C	/cc = OM 50 pF	UNITS	FIG. NO.
		Min	Тур	Max	Min	Мах	Min	Max		
tplh tphl	Propagation Delay S to Zn	4.0 3.0	8.5 6.0	13 9.0					ns	2-17 2-23
tplh tphl	Propagation Delay Ē to Z <sub>n</sub>	2.0 2.0	6.5 4.5	8.0 7.0					ns	2-17 2-18
tplh tphl	Propagation Delay I <sub>n</sub> to Z <sub>n</sub>	2.0 2.0	4.5 3.5	6.0 4.5					ns	2-17 2-19

and an and a second second



16 Vcc

54F/74F158 QUAD 2-INPUT MULTIPLEXER

DESCRIPTION - The 'F158 is a high speed quad 2-input multiplexer. It selects four bits of data from two sources using the common Select and Enable inputs. The four buffered outputs present the selected data in the inverted form. The 'F158 can also generate any four of the 16 different functions of two variables.

LOGIC SYMBOL

ORDERIN	G CODE: See Section 5			
	COMMERCIAL GRADE	MILITARY GRADE	РКС	E Ioa Ita Iob Itb Ioc Itc Iod Itd
PKGS	V <sub>CC</sub> ≠ ±5.0 V ±5%, T <sub>A</sub> = 0° C to +70° C	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	ТҮРЕ	1 — S Za Zb Zc Zd
Plastic DIP (P)	74F158PC		9В	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Ceramic DIP (D)	74F158DC	54F158DM	6В	V <sub>CC</sub> = Pin 16
Flatpak (F)	74F158FC	54F158FM	4L	GND = Pin 8

4-25

#### INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
l0a — l0d	Source 0 Data Inputs	0.5/0.375
l1a — l1d	Source 1 Data Inputs	0.5/0.375
Ē	Enable Input (Active LOW)	0.5/0.375
S	Select Input	0.5/0.375
$\overline{Z}_a - \overline{Z}_d$	Inverted Outputs	25/12.5

#### TRUTH TABLE

	INF	UTS	OUTPUTS	
Ē	S	lo	l1	Z
Н	х	х	х	н
L	L	E.	X	н
L	L	н	X	L
L	н	X	L	н
L.	н	х	н	L


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

**FUNCTIONAL DESCRIPTION** — The 'F158 is a quad 2-input multiplexer fabricated with the Schottky barrier diode process for high speed. It selects four bits of data from two sources under the control of a common Select input (S) and presents the data in inverted form at the four outputs. The Enable input ( $\overline{E}$ ) is a active LOW. When  $\overline{E}$  is HIGH, all of the outputs ( $\overline{Z}$ ) are forced HIGH regardless of all other inputs. The 'F158 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input.

A common use of the 'F158 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The 'F158 can generate four functions of two variables with one variable common. This is useful for implementing gating functions.



#### LOGIC DIAGRAM

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		54F/74F			CONDITIONS	
		Min	Тур	Max			
lcc	Power Supply Current	10		mA	V <sub>CC</sub> = Max*		

#### AC CHARACTERISTICS: See Section 2 for waveforms and load configurations

			4F/74	F	54F		74F			
SYMBOL	PARAMETER	Vcc	= +25 c = +5 = 15	.0 V	N	/cc = IIL 50 pF	C(	/cc = OM 50 pF	UNITS	FIG. NO.
		Min	Тур	Max	Min	Мах	Min	Max		
tpLH tpHL	Propagation Delay S to Z		6.3 6.2	· .					ns	2-17 2-23
tplH tpHL	Propagation Delay Ē to Z		4.6 4.5						ns	2-17 2-19
tPLH tPHL	Propagation Delay I <sub>n</sub> to Z		2.9 2.8						ns	2-17 2-18

\*Icc measured with outputs open and 4.5 V applied to all inputs.

### 160 • 162

#### **CONNECTION DIAGRAM**

### 54F/74F160 • 54F/74F162 SYNCHRONOUS PRESETTABLE BCD DECADE COUNTER

**DESCRIPTION** — The 'F160 and 'F162 are high speed synchronous decade counters operating in the BCD (8421) sequence. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The 'F160 has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The 'F162 has a Synchronous Reset input that overrides counting and parallel loading and allows all outputs to be simultaneously reset on the rising edge of the clock.

- SYNCHRONOUS COUNTING AND LOADING
- HIGH SPEED SYNCHRONOUS EXPANSION
- TYPICAL COUNT RATE OF 120 MHz


**ORDERING CODE:** See Section 5


	COMMERCIAL GRADE	MILITARY GRADE	PKG	- / - 10 -			
PKGS	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C to +70^{\circ}C$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C} \text{ to} + 125^{\circ}\text{C}$	ТҮРЕ	2 -			
Plastic DIP (P)	74F160PC, 74F162PC		9B				
Ceramic DIP (D)	74F160DC, 74F162DC	54F160DM, 54F162DM	7B				
Flatpak (F)	74F160FC, 74F162FC	54F160FM, 54F162FM	4L				

#### 16 Vcc TR 1 15 TC CP 2 14 Q<sub>0</sub> P0 3 P1 4 13 Q1 12 Q2 P2 5 11 Q3 P3 6 CEP 7 10 CET GND 8 9 PE \*MR for '160



LOGIC SYMBOL





#### INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
CEP	Count Enable Parallel Input	0.5/0.375
CET	Count Enable Trickle Input	0.5/0.75
СР	Clock Pulse Input (Active Rising Edge)	0.5/0.375
MR ('F160)	Asynchronous Master Reset Input (Active LOW)	0.5/0.375
SR ('F162)	Synchronous Reset Input (Active LOW)	0.5/0.75
P0 — P3	Parallel Data Inputs	0.5/0.375
PE	Parallel Enable Input (Active LOW)	0.5/0.75
$Q_0 - Q_3$	Flip-flop Outputs	25/12.5
тс	Terminal Count Output	25/12.5

### 160 • 162

**FUNCTIONAL DESCRIPTION** — The 'F160 and 'F162 count modulo-10 in the BCD (8421) sequence. From state 9 (HLLH) they increment to state 0 (LLLL). The 'F161 and 'F163 count modulo-16 binary sequence. From state 15 (HHHH) they increment to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the 'F160 and 'F161) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset ('F160 and 'F161), synchronous reset ('F162 and 'F163), parallel load, count-up and hold: Five control inputs — Master Reset ( $\overline{MR}$ , 'F160 and 'F161), Synchronous Reset ( $\overline{SR}$ , 'F162 and 'F163), Parallel Enable ( $\overline{PE}$ ), Count Enable Parallel (CEP) and Count Enable Trickle (CET) — determine the mode of operation, as shown in the Mode Select Table. A LOW signal on  $\overline{MR}$  overrides all other inputs and asynchronously forces all outputs LOW. A LOW signal on  $\overline{SR}$  overrides counting and allows information on the Parallel Data ( $P_n$ ) inputs to be loaded into the flip-flops on the next rising edge of CP. With  $\overline{PE}$  and  $\overline{MR}$  ('F160, 'F161) or  $\overline{SR}$  ('F162, 'F163) HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.


The 'F160 — 'F163 use D-type edge-triggered flip-flops and changing the  $\overline{SR}$ ,  $\overline{PE}$ , CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

The Terminal Count (TC) output is HIGH when CET is HIGH and the counter is in its maximum count state (9 for the decade counters, 15 for the binary counters). To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, counters or registers. In the 'F160, 'F162 decade counters, the TC output is fully decoded and can only be HIGH in state 9. If a decade counter is preset to an illegal state, or assumes an illegal state when power is applied, it will return to the normal sequence within two counts, as shown in the state diagram.

 $\begin{array}{l} \text{LOGIC EQUATIONS: Count Enable} = \text{CEP} \bullet \text{CET} \bullet \text{PE} \\ (\text{'F160, 'F162'} \ \text{TC} = \text{Q}_0 \bullet \overline{\text{Q}}_1 \bullet \overline{\text{Q}}_2 \bullet \text{Q}_3 \bullet \text{CET} \end{array}$ 

### ('F161, 'F163) TC = $Q_0 \bullet Q_1 \bullet Q_2 \bullet Q_3 \bullet CET$

#### LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MODE SELECT TABLE


* <del>S</del> R	PE	CET	CEP	Action on the Rising Clock Edge ( )
L	х	х	х	RESET (Clear)
н	L	Х	Х	LOAD (Pn ->Qn)
н	н	н	н	COUNT (Increment)
н	н	L	X	NO CHANGE (Hold)
н	н	х	L	NO CHANGE (Hold)

\*For the '162 and '163 only.

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial



#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54F/74F			UNITS	CONDITIONS	
		Min	Тур	Max			
lcc	Power Supply Current	35		mA	V <sub>CC</sub> = Max		

#### AC CHARACTERISTICS: See Section 2 for waveforms and load configurations

		54F/74F	54F	74F		
SYMBOL	PARAMETER	$T_{A} = +25^{\circ}C, \\ V_{CC} = +5.0 V \\ C_{L} = 15 \text{ pF}$	$T_{A}, V_{CC} = MIL$ $C_{L} = 50 \text{ pF}$	$T_{A}, V_{CC} = COM$ $C_{L} = 50 \text{ pF}$	UNITS	FIG. NO.
		Min Typ Max	Min Max	Min Max		
f <sub>max</sub>	Maximum Count Frequency	100 120			MHz	2-17/21
tplH tpHL	Propagation Delay CP to Q <sub>n</sub> (Load Input HIGH)	6.0 7.5			ns	2-17
tplh tphl	Propagation Delay CP to Q <sub>n</sub> (Load Input LOW)	6.0 7.5				2-21
tplh tphl	Propagation Delay CP to TC	12 8.0			ns	2-17 2-21
tplh tphl	Propagation Delay CET to TC	6.5 6.5			ns	2-17 2-19
t <sub>PHL</sub>	Propagation Delay MR to Q <sub>n</sub> ('F160)	10			ns	2-17 2-24

			54F/74	F	54	4F	7	4F		
SYMBOL	PARAMETER		$T_A = +25^{\circ}C,$ $V_{CC} = +5.0 V$		T <sub>A</sub> , V <sub>CC</sub> = MIL		T <sub>A</sub> , V <sub>CC</sub> = COM			FIG. NO.
		Min	Тур	Мах	Min	Мах	Min	Мах		
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time, HIGH or LOW $P_n$ to CP	5.0 5.0							ns	2-20
$\begin{array}{l}t_{h}\left(H\right)\\t_{h}\left(L\right)\end{array}$	Hold Time, HIGH or LOW $P_n$ to CP	0 0								2 20
$\begin{array}{l} t_{s} \ (H) \\ t_{s} \ (L) \end{array}$	Setup Time, HIGH or LOW PE or SR to CP	12 12							ns	2-20
$t_h (H) \\ t_h (L)$	Hold Time, HIGH or LOW PE or SR to CP	0								
$\begin{array}{l} t_{s} \ (H) \\ t_{s} \ (L) \end{array}$	Setup Time, HIGH or LOW CEP or CET to CP	9.0 9.0						-	ns	2-20
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW CEP or CET to CP	0								
t <sub>w</sub> (H) t <sub>w</sub> (L)	Clock Pulse Width, HIGH or LOW	5.0 5.0							ns	2-21
t <sub>w</sub> (L)	MR Pulse Width LOW ('F160)	10							ns	2-24
t <sub>rec</sub>	Recovery Time MR to CP ('F160)	6.0								

#### AC OPERATING REQUIREMENTS: See Section 2 for waveforms

### 54F/74F161 • 54F/74F163 SYNCHRONOUS PRESETTABLE BINARY COUNTER

**DESCRIPTION** — The 'F161 and 'F163 are high speed synchronus modulo-16 binary counters. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The 'F161 has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The 'F163 has a Synchronous Reset input that overrides counting and parallel loading and allows the outputs to be simultaneously reset on the rising edge of the clock. For functional description and dc specifications please refer to the 'F160 data sheet.


- SYNCHRONOUS COUNTING AND LOADING
- HIGH SPEED SYNCHRONOUS EXPANSION
- TYPICAL COUNT FREQUENCY OF 120 MHz

ORDERIN	IG CODE: See Section 5			
	COMMERCIAL GRADE	MILITARY GRADE	PKG	STATE DIAGRAM
PKGS	$V_{CC} = +5.0 \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C to + 125^{\circ}C$	ТҮРЕ	0 +1 +2 +3 +4
Plastic DIP (P)	74F161PC, 74F163PC		9B	
Ceramic DIP (D)	74F161DC, 74F163DC	54F161DM, 54F163DM	7B	
Flatpak (F)	74F161FC, 74F163FC	54F161FM, 54F163FM	4L	↓ ₩ <del>+</del> ₩ <del>+</del> ₩+ <b>9</b> +∎

#### ORDERING CODE: See Section 5


#### INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
CEP	Count Enable Parallel Input	0.5/0.375
CET	Count Enable Trickle Input	0.5/0.75
CP	Clock Pulse Input (Active Rising Edge)	0.5/0.375
MR ('F161)	Asynchronous Master Reset Input (Active LOW)	0.5/0.375
SR ('F163)	Synchronous Reset Input (Active LOW)	0.5/0.75
P0 — P3	Parallel Data Inputs	0.5/0.375
PE	Parallel Enable Input (Active LOW)	0.5/0.75
$Q_0 - Q_3$	Flip-flop Outputs	25/12.5
тс	Terminal Count Output	25/12.5




\*SR for '163

#### LOGIC SYMBOL



\*MR for '161 V<sub>CC</sub> = Pin 16 \*SR for '163 Gnd = Pin 8

#### LOGIC DIAGRAM




Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

		54F/74F	54F	74F		
SYMBOL	PARAMETER	$T_{A} = +25^{\circ}C, V_{CC} = +5.0 V C_{L} = 15 \text{ pF}$	$\begin{array}{c} T_{A},V_{CC}=\\ MIL\\ C_{L}=50\ pF \end{array}$	T <sub>A</sub> , V <sub>CC</sub> = COM C <sub>L</sub> = 50 pF	UNITS	FIG. NO.
		Min Typ Max	Min Max	Min Max		
f <sub>max</sub>	Maximum Count Frequency	100 120			MHz	2-17/21
tplh tphl	Propagation Delay CP to Q <sub>n</sub> (Load Input HIGH)	6.0 7.5			ns	2-17
tPLH tPHL	Propagation Delay CP to Q <sub>n</sub> (Load Input LOW)	6.0 7.5				2-21
tplh tphl	Propagation Delay CP to TC	12 8.0			ns	2-17 2-21
tplh tphl	Propagation Delay CET to TC	6.5 6.5			ns	2-17 2-19
tPHL	Propagation Delay MR to Qn ('F161)	10			ns	2-17 2-24

#### AC CHARACTERISTICS: See Section 2 for waveforms and load configurations

			54F/74	F	5	4F	7	4F		
SYMBOL	PARAMETER	1	$T_A = +25^{\circ}C,$ $V_{CC} = +5.0 V$		T <sub>A</sub> , V <sub>CC</sub> = MIL		T <sub>A</sub> , V <sub>CC</sub> = COM		UNITS	FIG. NO.
		Min	Тур	Мах	Min	Мах	Min	Max		
ts (H) ts (L)	Setup Time, HIGH or LOW $P_n$ to CP	5.0 5.0							ns	2-20
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW $P_n$ to CP	0 0								2 20
ts (H) ts (L)	Setup Time, HIGH or LOW PE or SR to CP	12 12	<u></u>						ns	2-20
$t_h (H) \\ t_h (L)$	Hold Time, HIGH or LOW PE or SR to CP	0 0								
ts (H) ts (L)	Setup Time, HIGH or LOW CEP or CET to CP	9.0 9.0							ns	2-20
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW CEP or CET to CP	0								
$t_w(H) = t_w(L)$	Clock Pulse Width, HIGH or LOW	5.0 5.0							ns	2-21
t <sub>w</sub> (L)	MR Pulse Width LOW ('F161)	10							ns	2-24
t <sub>rec</sub>	Recovery Time MR to CP ('F161)	6.0								

#### AC OPERATING REQUIREMENTS: See Section 2 for waveforms



LOGIC SYMBOL

n,

Do

12

D<sub>2</sub>

13

D<sub>3</sub>

**DESCRIPTION** — The 'F175 is a high speed quad D flip-flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the LOW-to-HIGH clock transition. Both true and complemented outputs of each flip-flop are provided. A Master Reset input resets all flip-flops, independent of the Clock or D inputs, when LOW.

54F/74F175 QUAD D FLIP-FLOP

- EDGE-TRIGGERED D-TYPE INPUTS
- BUFFERED POSITIVE EDGE-TRIGGERED CLOCK
- ASYNCHRONOUS COMMON RESET
- TRUE AND COMPLEMENT OUTPUT

**ORDERING CODE:** See Section 5

ONBEIM				9
	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C to +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	ТҮРЕ	$\begin{array}{c c} 1 & - & \mathbf{O} \\ \hline \mathbf{Q}_0 & \mathbf{Q}_0 & \mathbf{Q}_1 & \mathbf{Q}_1 & \mathbf{Q}_2 & \mathbf{Q}_2 & \mathbf{Q}_3 & \mathbf{Q}_3 \\ \hline \mathbf{Q} & \mathbf{Q} & \mathbf{Q} & \mathbf{Q} & \mathbf{Q} & \mathbf{Q} \\ \hline \mathbf{Q} & \mathbf{Q} & \mathbf{Q} & \mathbf{Q} & \mathbf{Q} & \mathbf{Q} \end{array}$
Plastic DIP (P)	74F175PC		9B	3 2 6 7 11 10 14 15
Ceramic DIP (D)	74F175DC	54F175DM	6B	
Flatpak (F)	74F175FC	54F175FM	4L	V <sub>CC</sub> = Pin 16 GND = Pin 8

#### INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
$D_0 - D_3$	Data Inputs	0.5/0.375
CP	Clock Pulse Input (Active Rising Edge)	0.5/0.375
MR	Master Reset Input (Active LOW)	0.5/0.375
$Q_0 - Q_3$	True Outputs	25/12.5
$\overline{Q}_0 - \overline{Q}_3$	Complement Outputs	25/12.5

**FUNCTIONAL DESCRIPTION** — The 'F175 consists of four edge-triggered D flip-flops with individual D inputs and Q and  $\overline{Q}$  outputs. The Clock and Master Reset are common. The four flip-flops will store the state of their individual D inputs on the LOW-to-HIGH clock (CP) transition, causing individual Q and  $\overline{Q}$  outputs to follow. A LOW input on the Master Reset ( $\overline{MR}$ ) will force all Q outputs LOW and  $\overline{Q}$  outputs HIGH independent of Clock or Data inputs. The 'F175 is useful for general logic applications where a common Master Reset and Clock are acceptable.

INPUTS	OUT	PUTS
@ $t_n$ , $\overline{MR} = H$	@1	in + 1
Dn	Qn	<b>Q</b> n
L	L	н
Н	н	L


#### TRUTH TABLE

tn = Bit time before clock positive-going transition

tn + 1 = Bit time after clock positive-going transition

H = HIGH Voltage Level

L = LOW Voltage Level



LOGIC DIAGRAM

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

4

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	54F/74F			UNITS	CONDITIONS	
		Min	Тур	Max			
lcc	Power Supply Current		21 -		mA	V <sub>CC</sub> = Max D <sub>n</sub> = MR = 4.5 V CP = <b>_</b>	

#### AC CHARACTERISTICS: See Section 2 for waveforms and load configurations

		54F/74F	54F	74F		
SYMBOL	PARAMETER	$T_A = +25^{\circ}C,$ $V_{CC} = +5.0 V$ $C_L = 15 pF$	$T_{A}, V_{CC} = MIL$ $C_{L} = 50 \text{ pF}$	$\begin{array}{l} T_{A}, \ V_{CC} = \\ COM \\ C_{L} = 50 \ pF \end{array}$	UNITS	FIG. NO.
		Min Typ Max	Min Max	Min Max		
f <sub>max</sub>	Maximum Clock Frequency	110 150			MHz	2-17/21
tplh tphl	Propagation Delay CP to Q <sub>n</sub>	6.1 6.3			ns	2-17 2-21
tPHL	Propagation Delay MR to Qn	7.2			ns	2-17 2-24
tPLH	Propagation Delay $\overline{MR}$ to $\overline{Q}_n$	6.4			ns	2-17 2-24

#### AC OPERATING REQUIREMENTS: See Section 2 for waveforms

		54F/74F	54F	74F		
SYMBOL	PARAMETER	$ \begin{array}{c} T_{A} = +25^{\circ}C, \\ V_{CC} = +5.0V \end{array} $	T <sub>A</sub> , V <sub>CC</sub> = MIL	T <sub>A</sub> , V <sub>CC</sub> = COM	UNITS	FIG. NO.
		Min Typ Max	Min Max	Min Max	· .	
ts (H) ts (L)	Setup Time, HIGH or LOW $D_n$ to CP	3.0 3.0			ns	2-20
th (H) th (L)	Hold Time, HIGH or LOW $D_n$ to CP	2.0 2.0				2 20
$t_{w}$ (H)	CP Pulse Width HIGH	4.5			ns	2-21
$t_{w}$ (L)	MR Pulse Width LOW	5.0			ns	2-24
trec	Recovery Time MR to CP	3.3			ns	2-24



PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
$\overline{A}_0 - \overline{A}_3$	Operand Inputs (Active LOW)	0.5/1.125
$\overline{B}_0 - \overline{B}_3$	Operand Inputs (Active LOW)	0.5/1.125
$S_0 - S_3$	Function Select Inputs	0.5/1.50
Μ	Mode Control Input	0.5/0.375
Cn	Carry Input	0.5/1.875
$\overline{F}_0 - \overline{F}_3$	Function Outputs (Active LOW)	25/12.5
A = B	Comparator Output	OC*/12.5
Ğ	Carry Generate Output (Active LOW)	25/12.5
P	Carry Propagate Output (Active LOW)	25/12.5
Cn + 4	Carry Output	25/12.5

\*OC - Open Collector

4-37

CONNECTION DIAGRAM

FUNCTIONAL DESCRIPTION - The 'F181 is a 4-bit high speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select inputs ( $S_0 - S_3$ ) and the Mode Control input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active HIGH or active LOW operands. The Function Table lists these operations.

When the Mode Control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the  $C_{n+4}$  output, or for carry lookahead between packages using the signals  $\overline{P}$  (Carry Propagate) and  $\overline{G}$  (Carry Generate). In the ADD mode,  $\overline{P}$  indicates that F is 15 or more, while G indicates that F is 16 or more. In the SUBTRACT mode, P indicates that F is zero or less, while  $\overline{G}$  indicates that  $\overline{F}$  is less than zero.  $\overline{P}$  and  $\overline{G}$  are not affected by carry in. When speed requirements are not stringent, it can be used in a simple ripple carry mode by connecting the Carry output ( $C_n + 4$ ) signal to the Carry input  $(C_n)$  of the next unit. For high speed operation the device is used in conjunction with a carry lookahead circuit. One carry lookahead package is required for each group of four 'F181 devices. Carry lookahead can be provided at various levels and offers high speed capability over extremely long word lengths.

The A = B output from the device goes HIGH when all four F outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the subtract mode. The A = B output is open-collector and can be wired-AND with other A = B outputs to give a comparison for more than four bits. The A = B signal can also be used with the  $C_{n + 4}$  signal to indicate A > B and A < B.


The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow. As indicated, this device can be used with either active LOW inputs producing active LOW outputs or with active HIGH inputs producing active HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.

MODE SELECT INPUTS					/E LOW OPERANDS & Fn OUTPUTS	ACTIVE HIGH OPERANDS & Fn OUTPUTS			
S3	S2	S1	S <sub>0</sub>	LOGIC (M = H)	$\begin{array}{l} \text{ARITHMETIC}^{**} \\ (\text{M} = \text{L}) \ (\text{C}_{\text{n}} = \text{L}) \end{array}$		$\begin{array}{l} \text{ARITHMETIC}^{**} \\ (\text{M} = \text{L}) \ (\text{C}_{\text{n}} = \text{H}) \end{array}$		
L L L	L L L	L L H H	L H L H	Ā AB A + B Logic 1	A minus 1 AB minus 1 AB minus 1 minus 1	Ā A + B ĀB Logic 0	A A + B A + B minus 1		
L L L	нттт	L L H H	L H L	$\overline{A + B}$ $\overline{B}$ $\overline{A + B}$ $A + \overline{B}$	A plus $(A + \overline{B})$ AB plus $(A + \overline{B})$ A minus B minus 1 A + $\overline{B}$	AB B A⊕B AB	A plus AB (A + B) plus AB A minus B minus 1 AB minus 1		
H H H H	L L L	L L H	L H L	АВ А⊕В В А+В	A plus (A + B) A plus B AB plus (A + B) A + B	<u>Ā + B</u> A ⊕ B B AB	A plus AB A plus B (A + B) plus AB AB minus 1		
нтт	нннн	L L H H	L H L	Logic 0 AB AB A	A plus A* AB plus A AB minus A A	Logic 1 A + <del>B</del> A + B A	A plus A* (A + B) plus A (A + B) plus A A minus 1		


#### **FUNCTION TABLE**


each bit is shifted to the next more significant position

\*\*arithmetic operations expressed in 2s complement notation




**ACTIVE HIGH OPERANDS** 





LOGIC DIAGRAM



SYMBOL	PARAMETER		54F/74F			CONDITIONS	
01		Min	Тур	Max			
юн	Output HIGH Current, A = B			250	μA	V <sub>OH</sub> = V <sub>CC</sub> = Min	
100	Power Supply Current		39	60	mA	V <sub>CC</sub> = Max Ē <sub>n</sub> , C <sub>n</sub> = Gnd S <sub>n</sub> , M, Ā <sub>n</sub> = 4.5 V	
lcc			39	60	mA		

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

#### AC CHARACTERISTICS: $V_{CC}$ = +5.0 V, $T_A$ = +25°C (See Section 2 for waveforms and load configurations)

				54F/74F				
SYMBOL	PROPAGATION	DELAY	(	C <sub>L</sub> = 15 p	F	UNITS	CONDITIONS	
	PATH	MODE	Min	Тур	Max	1		
tPLH tPHL	C <sub>n</sub> to C <sub>n + 4</sub>		2.0 2.0	5.0 5.0	6.5 6.5	ns	Figs 2-17, 2-19	
tPLH tPHL	$\overline{A}$ or $\overline{B}$ to $C_{n + 4}$	Sum	6.0 6.0	8.5 9.0	11.5 11.5	ns	Figs 2-17, 2-18	
tPLH tPHL	$\overline{A}$ or $\overline{B}$ to $C_n + 4$	Dif	6.0 6.0	9.0 9.0	11.5 11.5	ns	Figs 217, 2-18	
tPLH tPHL	C <sub>n</sub> to F	Any	2.0 2.0	5.0 4.5	6.7 6.0	ns	Figs. 2-17, 2-19	
tplн tpнL	Ā or B to G	Sum	2.0 2.0	4.0 4.0	7.0 7.0	ns	Figs. 2-17, 2-19	
tplh tphl	$\overline{A}$ or $\overline{B}$ to $\overline{G}$	Dif	2.0 2.0	5.0 5.0	7.0 8.0	ns	Figs. 2-17, 2-18	
tplh tphl	Ā or B to P	Sum	2.0 2.0	4.0 4.0	6.8 7.5	ns	Figs. 2-17, 2-18	
tPLH tPHL	Ā or Ē to P	Dif	3.0 3.0	5.0 5.0	7.0 7.5	ns	Figs. 2-17, 2-18	
tPLH tPHL	$\overline{A}_i$ or $\overline{B}_i$ to $\overline{F}_i$	Sum	3.0 3.0	5.5 4.5	8.0 9.0	ns	Figs. 2-17, 2-18, 2-19	
tplh tphl	$\overline{A}_i$ or $\overline{B}_i$ to $\overline{F}_i$	Dif	4.0 4.0	6.0 5.0	10 10	ns	Figs. 2-17, 2-18, 2-19	
tPLH tPHL	Any Ā or B to Any F	Sum	3.0 3.0	6.0 6.0	10 10	ns	Figs. 2-17, 2-18, 2-19	
tPLH tPHL	Any Ā or B to Any F	Dif	3.5 3.5	7.0 7.0	11 11	ns	Figs. 2-17, 2-18, 2-19	
tplh tphl	$\overline{A}$ or $\overline{B}$ to $\overline{F}$	Logic	3.0 3.0	5.0 5.0	8.0 9.0	ns	Figs. 2-17, 2-18, 2-19	
tplh tphl	$\overline{A}$ or $\overline{B}$ to $A = B$	Dif	8.0 6.0	13 10	16 12.5	ns	Figs. 2-17, 2-18, 2-19 R <sub>L</sub> = 280 Ω to 5.0 V	

.....

- ......

. .

### 54F/74F182

### CARRY LOOKAHEAD GENERATOR

**DESCRIPTION** — The 'F182 is a high speed carry lookahead generator. It is generally used with the 'F181, 'F381 or 2901A 4-bit arithmetic logic unit to provide high speed lookahead over word lengths of more than four bits.

#### • PROVIDES LOOKAHEAD CARRIES ACROSS A GROUP OF FOUR ALU'S

MULTI-LEVEL LOOKAHEAD FOR HIGH SPEED ARTITHMETIC
 OPERATION OVER LONG WORD LENGTHS


	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C to +70^{\circ}C$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$	TYPE
Plastic DIP (P)	74F182PC		9B
Ceramic DIP (D)	74F182DC	54F182DM	7B
Flatpak (F)	74F182FC	54F182FM	4L

ORDERING CODE: See Section 5

### INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW		
Cn	Carry Input	0.5/0.375		
<u>G</u> <sub>0</sub> , <u>G</u> <sub>2</sub>	Carry Generate Inputs (Active LOW)	0.5/2.625		
<b>G</b> ₁	Carry Generate Input (Active LOW)	0.5/3.0		
<b>G</b> ₃	Carry Generate Input (Active LOW)	0.5/1.5		
P0, P1	Carry Propagate Inputs (Active LOW)	0.5/1.5		
Ē2	Carry Propagate Input (Active LOW)	0.5/1.125		
P <sub>3</sub>	Carry Propagate Input (Active LOW)	0.5/1.75		
$C_n + x - C_n + z$	Carry Outputs	25/12.5		
G	Carry Generate Output (Active LOW)	25/12.5		
P	Carry Propagate Output (Active LOW)	25/12.5		


#### LOGIC SYMBOL



**FUNCTIONAL DESCRIPTION** — The 'F182 carry lookahead generator accepts up to four pairs of active LOW Carry Propagate ( $\overline{P}_0 - \overline{P}_3$ ) and Carry Generate ( $\overline{G}_0 - \overline{G}_3$ ) signals and an active HIGH Carry input ( $C_n$ ) and provides anticipated active HIGH carries ( $C_n + x$ ,  $C_n + y$ ,  $C_n + z$ ) across four groups of binary adders. The 'F182 also has active LOW Carry Propagate ( $\overline{P}$ ) and Carry Generate ( $\overline{G}$ ) outputs which may be used for further levels of lookahead. The logic equations provided at the outputs are:

 $\begin{array}{l} C_{n+x} = G_0 + P_0 C_n \\ C_{n+y} = G_1 + P_1 G_0 + P_1 P_0 C_n \\ C_{n+z} = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_n \\ \overline{G} &= \overline{G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0} \\ \overline{P} &= \overline{P_3 P_2 P_1 P_0} \end{array}$ 


Also, the 'F182 can be used with binary ALU's in an active LOW or active HIGH input operand mode. The connections (*Figure a*) to and from the ALU to the carry lookahead generator are identical in both cases. Carries are rippled between lookahead blocks. The critical speed path follows the circled numbers. There are several possible arrangements for the carry interconnects, but all achieve about the same speed. A 28-bit ALU is formed by dropping the last 'F181 or 'F381.



\*ALUs may be either 'F181, 'F381 or 2901A

Fig. a 32-Bit ALU with Ripple Carry Between 16-Bit Lookahead ALUs

#### LOGIC DIAGRAM



TRUTH TABLE

	INPUTS									OU	TPUT	3	
Cn	G₀	Ē0	<b>G</b> ₁	₽1	G2	₽ <sub>2</sub>	<b>G</b> ₃	P <sub>3</sub>	Cn+x	Cn+y	Cn+z	G	P
X L X H	H H L X	H X X L							L L H H				
X X L X X H	X H H X L X	X H X X L	HHHXX	H X X L L						L L H H H			
X	X	X	X H H H X L X X	X H X X X L L	H H H H L X X X	H X X X L L L							
	X X H X X L		X	X	X H H H X L X X	X H X X X L L	H H H L X X X	H				HHHLLL	
		H X X L		X H X L		X X H X L		X X H L					H H H L

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

. . . . . . . . . . . . . . .

4


SYMBOL	PARAMETER		54F/74F		UNITS	CONDITIONS	
		Min	Тур	Max	00		
Іссн	Power Supply Current (All Outputs HIGH)		11		mA	$V_{CC} = Max; \overline{P}_3, \overline{G}_3 = 4.5 V$ All Other Inputs = Gnd	
ICCL	Power Supply Current (All Outputs LOW)		19		mA	$V_{CC} = Max;$ $\overline{G}_0, \overline{G}_1, \overline{G}_2 = 4.5 V$ All Other Inputs = Gnd	

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

AC CHARACTERISTICS: See Section 2 for waveforms and load configurations

		54F/74F		54	4F	74	4F		
SYMBOL	PARAMETER	$T_A = +25$ $V_{CC} = +5$ $C_L = 15$	$T_{A}, V_{CC} = MIL$ $C_{L} = 50 \text{ pF}$		$\begin{array}{c} T_{A}, \ V_{CC} = \\ COM \\ C_{L} = 50 \ pF \end{array}$		UNITS	FIG. NO.	
		Min Typ	Max	Min	Мах	Min	Max		
tplh tphl	Propagation Delay Cn to Cn + x, Cn + y, Cn + z	4.6 4.5						ns	2-17 2-19
tplh tphl	Propagation Delay $\overline{P}_0, \overline{P}_1 \text{ or } \overline{P}_2 \text{ to } C_n + x, C_n + y, C_n + z$	2.9 2.8						ns	2-17 2-18
tplh tphl	Propagation Delay G <sub>0</sub> , G <sub>1</sub> or G <sub>2</sub> to C <sub>n</sub> + <sub>x</sub> , C <sub>n</sub> + <sub>y</sub> , C <sub>n</sub> + <sub>z</sub>	2.9 2.8						ns	2-17 2-18
tplh tphl	Propagation Delay $\overline{P}_1$ , $\overline{P}_2$ or $\overline{P}_3$ to $\overline{G}$	4.5 4.3						ns	2-17 2-19
tрін tрні	Propagation Delay $\overline{G}_n$ to $\overline{G}$	4.5 4.3						ns	2-17 2-19
tplh tphl	Propagation Delay $\overline{P}_n$ to $\overline{P}$	5.0 4.8						ns	2-17 2-19

# CONNECTION DIAGRAM



DESCRIPTION - The 'F189 ia a high speed 64-bit RAM organized as a 16word by 4-bit array. Address inputs are buffered to minimize loading and are fully decoded on-chip. The outputs are 3-state and are in the high impedance state whenever the Chip Select  $(\overline{CS})$  input is HIGH. The outputs are active only in the Read mode and the output data is the complement of the stored data. LOGIC SYMBOL

- 3-STATE OUTPUTS FOR DATA BUS APPLICATIONS
- **BUFFERED INPUTS MINIMIZE LOADING**
- ADDRESS DECODING ON-CHIP
- **DIODE CLAMPED INPUTS MINIMIZE RINGING**

**ORDERING CODE:** See Section 5

	COMMERCIAL GRADE	MILITARY GRADE	РКС
PKGS	V <sub>CC</sub> = +5.0 V ±5%, T <sub>A</sub> = 0°C to +70°C	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ T <sub>A</sub> = -55°C to +125°C	ТҮРЕ
Plastic DIP (P)	74F189PC		9B
Ceramic DIP (D)	74F189DC	54F189DM	6B
Flatpak (F)	74F189FC	54F189FM	4L


54F/74F189 64-BIT RANDOM ACCESS MEMORY

(With 3-State Outputs)

ninat

INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
A <sub>0</sub> – A <sub>3</sub>	Address Inputs	0.5/0.375
$A_0 - A_3$ $\overline{CS}$	Chip Select Input (Active LOW)	0.5/0.75
WE	Write Enable Input (Active LOW)	0.5/0.75
D1 — D4	Data Inputs	0.5/0.375
$\overline{O}_1 - \overline{O}_4$	Inverted Data Outputs	25/12.5




 $V_{CC} = Pin 16$ GND = Pin 8

INPUTS		OPERATION	CONDITION OF OUTPUTS		
L L	L H	Write Read	High Impedance Complement of Stored Data		
н	Х	Inhibit	High Impedance		

**FUNCTION TABLE** 

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial



### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		54F/74F		UNITS	CONDITIONS
		Min	Тур	Max		
Icc	Power Supply Current		43		mA	$V_{CC} = Max; \overline{WE}, \overline{CS}, Gnd$

----en en en antando de a se anciente en encor

			54F/74F		54	4F	74	4F		
SYMBOL PARAMETER		$T_{A} = +25^{\circ}C, V_{CC} = +5.0 V C_{L} = 15 \text{ pF}$			$T_{A}, V_{CC} = MIL$ $C_{L} = 50 \text{ pF}$		$\begin{array}{l} T_{A}, \ V_{CC} = \\ COM \\ C_{L} = 50 \ pF \end{array}$		UNITS	FIG. NO.
		Min	Тур	Мах	Min	Max	Min	Max		
tplh tphl	Access Time, HIGH or LOW $A_n$ to $\overline{O}_n$		20 20						ns	2-17 2-23
tpzh tpzL	Access Time, HIGH or LOW $\overline{CS}$ to $\overline{O}_n$		12 12						ns	2-25 2-26 2-27
tphz tplz	Disable Time, HIGH or LOW $\overline{CS}$ to $\overline{O}_n$		12 12						ns	2-25 2-26 2-27
tpzh tpzL	Access Time, HIGH or LOW $\overline{WE}$ to $\overline{O}_n$		12 12						ns	2-25 2-26 2-27
tphz tplz	Disable Time, HIGH or LOW WE to On		12 12						ns	2-25 2-26 2-27


## AC CHARACTERISTICS: See Section 2 for waveforms and load configurations

### AC OPERATING REQUIREMENTS: See Section 2 for waveforms

		5	54F/74	F	54	4F	74	4F		
SYMBOL	PARAMETER		$T_A = +25^{\circ}C,$ $V_{CC} = +5.0 V$			T <sub>A</sub> , V <sub>CC</sub> = MIL		/cc = DM	UNITS	FIG. NO.
		Min	Тур	Max	Min	Max	Min	Мах		
$\begin{array}{l}t_{s}\left(H\right)\\t_{s}\left(L\right)\end{array}$	Setup Time, HIGH or LOW $A_n$ to $\overline{WE}$	0 0							ns	2-30
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW $A_n$ to $\overline{WE}$	0								
$\begin{array}{l} t_{s}\left(H\right)\\ t_{s}\left(L\right) \end{array}$	Setup Time, HIGH or LOW $D_n$ to $\overline{WE}$	20 20	•						ns	2-28
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW $D_n$ to $\overline{WE}$	0 0								2 20
t <sub>s</sub> (L)	Setup Time, LOW CS to WE								ns	2-28
th (L)	Hold Time, LOW CS to WE								ns	2-28
tw (L)	WE Pulse Width LOW	20							ns	2-29

4

## CONNECTION DIAGRAM



DESCRIPTION -- The 'F190 is a reversible BCD (8421) decade counter featuring synchronous counting and asynchronous presetting. The preset feature allows the 'F190 to be used in programmable dividers. The Count Enable input, the Terminal Count output and the Ripple Clock output make possible a variety of methods of implementing multistage counters. In the counting modes, state changes are initiated by the rising edge of the clock.

54F/74F190 **UP/DOWN DECADE COUNTER** 

(With Preset and Ripple Clock)

• HIGH SPEED — 70 MHz TYPICAL COUNT FREQUENCY

- SYNCHRONOUS COUNTING
- ASYNCHRONOUS PARALLEL LOAD
- CASCADABLE


**ORDERING CODE:** See Section 5

	COMMERCIAL GRADE	MILITARY GRADE	PKG	5
PKGS	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$	ТҮРЕ	$\begin{array}{c} 4 \longrightarrow \mathbf{O}  CE \\ 14 \longrightarrow \mathbf{CP} \qquad \qquad TC \longrightarrow 12 \\ \mathbf{Q}_0  \mathbf{Q}_1  \mathbf{Q}_2  \mathbf{Q}_3 \end{array}$
Plastic DIP (P)	74F190PC		9B	
Ceramic DIP (D)	74F190DC	54F190DM	7B	
Flatpak (F)	74F190FC	54F190FM	4L	V <sub>CC</sub> = Pin 16 GND = Pin 8

#### INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
ĈĒ	Count Enable Input (Active LOW)	0.5/1.125
CP	Clock Pulse Input (Active Rising Edge)	0.5/0.375
P0 - P0	Parallel Data Inputs	0.5/0.375
PL	Asynchronous Parallel Load Input (Active LOW)	0.5/0.375
Ū/D	Up/Down Count Control Input	0.5/0.375
$\frac{Q_0}{RC}$ — Q <sub>3</sub>	Flip-flop Outputs	25/12.5
RC	Ripple Clock Output (Active LOW)	25/12.5
тс	Terminal Count Output (Active HIGH)	25/12.5






**FUNCTIONAL DESCRIPTION** — The 'F190 is a synchronous up/down BCD decade counter containing four edge-triggered flip-flops, with internal gating and steering logic to provide individual preset, count-up and count-down operations. It has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load  $(\overline{PL})$  input is LOW, information present on the Parallel Data inputs  $(P_0 - P_3)$  is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table. A HIGH signal on the CE input inhibits counting. When  $\overline{CE}$  is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the  $\overline{U}/D$  input signal, as indicated in the Mode Select Table. CE and  $\overline{U}/D$  can be changed with the clock in either state, provided only that the recommended setup and hold times are observed.

Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches 9 in the count-up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until  $\overline{U}/D$  is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes. The TC signal is also used internally to enable the Ripple Clock ( $\overline{RC}$ ) output. The  $\overline{RC}$  output is normally HIGH. When  $\overline{CE}$  is LOW and TC is HIGH, the  $\overline{RC}$  output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multistage counters. For a discussion and illustrations of the various methods of implementing multistage counters, please see the 'F191 data sheet.

## LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MODE SELECT TABLE

	INP	UTS		MODE				
PL	ĈĒ	Ū/D	СР	7				
H H L H	L L H	L H X X	Ч Ч Х Х Х	Count Up Count Down Preset (Asyn.) No Change (Hold)				

**RC TRUTH TABLE** 


	NPUT	OUTPUT	
CE	тс∗	RC	
L	н	J	ъ
н	х	Х	н
X	L	Х	Н

\*TC is generated internally

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

STATE DIAGRAM



# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

. .....

SYMBOL	PARAMETER	54F/74F			UNITS	CONDITIONS
		Min	Тур	Max		
lcc	Power Supply Current		38		mA	V <sub>CC</sub> = Max

		5	4F/74	F	54	4F	74	4F		
SYMBOL	PARAMETER		$T_A = +25^{\circ}C,$ $V_{CC} = +5.0 V$ $C_L = 15 pF$		T <sub>A</sub> , V <sub>CC</sub> = MIL C <sub>L</sub> = 50 pF		СОМ		UNITS	FIG. NO.
		Min	Тур	Мах	Min	Max	Min	Max		
f <sub>max</sub>	Maximum Count Frequency	90	130						MHz	2-17/21
tPLH tPHL	Propagation Delay CP to Q <sub>n</sub>		4.5 5.5						ns	2-17
tplh tphl	Propagation Delay CP to TC		6.5 8.5							2-21
tplh tphl	Propagation Delay CP to RC		4.5 4.0	,					ns	2-17
tplh tphl	Propagation Delay CE to RC		3.6 3.5							2-19
tplh tphl	Propagation Delay U/D to RC		10 8.0						ns	2-17
tplh tphl	Propagation Delay Ū/D to TC		5.0 5.5							Fig.d*
tplh tphl	Propagation Delay $P_n$ to $Q_n$		3.6 6.3						ns	2-17 2-19
tplh tphl	Propagation Delay PL to Q <sub>n</sub> , RC or TC		5.7 6.2						ns	2-17 2-24

AC CHARACTERISTICS: See Section 2 for waveforms and load configurations

\*shown on 'F191 data sheet.

## AC OPERATING REQUIREMENTS: See Section 2 for waveforms

		5	54F/74	F	54	4F	74	4F		
SYMBOL	BOL PARAMETER		$T_A = +25^{\circ}C,$ $V_{CC} = +5.0 V$		T <sub>A</sub> , V <sub>CC</sub> = MIL		T <sub>A</sub> , V <sub>CC</sub> = COM		UNITS	FIG. NO.
		Min	Тур	Max	Min	Max	Min	Мах		
ts (H) ts (L)	Setup Time, HIGH or LOW $P_n$ to $\overline{PL}$	5.0 5.0							ns	2-28
$\begin{array}{l} t_{h} \ (H) \\ t_{h} \ (L) \end{array}$	Hold Time, HIGH or LOW $P_n$ to $\overline{PL}$	3.0 3.0								
$t_s$ (L)	Setup Time LOW CE to CP	10							ns	2-20
t <sub>h</sub> (L)	Hold Time LOW CE to CP	0								
$t_{w}$ (L)	PL Pulse Width LOW	5.0							ns	2-24
t <sub>w</sub> (L)	CP Pulse Width LOW	5.5							ns	2-21
t <sub>rec</sub>	Recovery Time PL to CP	6.0							ns	2-24


4

## CONNECTION DIAGRAM

# 54F/74F191



**DESCRIPTION** — The 'F191 is a reversible modulo-16 binary counter featuring synchronous counting and asynchronous presetting. The preset feature allows the 'F191 to be used in programmable dividers. The Count Enable input, the Terminal Count output and the Ripple Clock output make possible a variety of methods of implementing multistage counters. In the counting modes, state changes are initiated by the rising edge of the clock.






RC

тс

7

· 13

12



# • HIGH SPEED — 130 MHz TYPICAL COUNT FREQUENCY

- SYNCHRONOUS COUNTING
- ASYNCHRONOUS PARALLEL LOAD
- CASCADABLE

	COMMENCIAL GRADE	MILITANT GRADE	PKG	14 CP
PKGS	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$	TYPE	
Plastic DIP (P)	74F191PC		9B	3 2
Ceramic DIP (D)	74F191DC	54F191DM	7B	Vcc =
Flatpak (F)	74F191FC	54F191FM	4L	GND

### INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54F/74F</b> HIGH/LOW
ĈĒ	Count Enable Input (Active LOW)	0.5/1.125
CP	Clock Pulse Input (Active Rising Edge)	0.5/0.375
P0 — P3	Parallel Data Inputs	0.5/0.375
PL	Asynchronous Parallel Load Input (Active LOW)	0.5/0.375
Ū/D	Up/Down Count Control Input	0.5/0.375
$Q_0 - Q_3$	Flip-flop Outputs	25/12.5
$\frac{Q_0}{RC}$ — Q <sub>3</sub>	Ripple Clock Output (Active LOW)	25/12.5
тс	Terminal Count Output (Active HIGH)	25/12.5

Each circuit has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load ( $\overline{PL}$ ) input is LOW, information present on the Parallel Data inputs ( $P_0 - P_3$ ) is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table.

A HIGH signal on the  $\overline{CE}$  input inhibits counting. When  $\overline{CE}$  is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the U/D input signal, as indicated in the Mode Select Table.  $\overline{CE}$  and U/D can be changed with the clock in either state, provided only that the recommended setup and hold times are observed.

Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches maximum (15 for the 'F191) in the count-up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until U/D is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes.

The TC signal is also used internally to enable the Ripple Clock ( $\overline{RC}$ ) output. The RC output is normally HIGH. When  $\overline{CE}$  is LOW and TC is HIGH, the  $\overline{RC}$  output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multistage counters, as indicated in *Figures a* and *b*. In *Figure a*, each  $\overline{RC}$  output is used as the clock input for the next higher stage. This configuration is particularly advantageous when the clock source has a limited drive capability, since it drives only the first stage. To prevent counting in all stages it is only necessary to inhibit the first stage, since a HIGH signal on  $\overline{CE}$  inhibits the  $\overline{RC}$  output pulse, as indicated in the RC Truth Table. A disadvantage of this configuration, in some applications, is the timing skew between state changes in the first and last stages. This represents the cumulative delay of the clock as it ripples through the preceding stages.

A method of causing state changes to occur simultaneously in all stages in shown in *Figure b*. All clock inputs are driven in parallel and the  $\overrightarrow{RC}$  outputs propagate the carry/borrow signals in ripple fashion. In this configuration the LOW state duration of the clock must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stage before the clock goes HIGH. There is no such restriction on the HIGH state duration of the clock, since the RC output of any package goes HIGH shortly after its CP input goes HIGH.

The configuration shown in *Figure c* avoids ripple delays and their associated restrictions. The  $\overrightarrow{CE}$  input for a given stage is formed by combining the TC signals from all the preceding stages. Note that in order to inhibit counting an enable signal must be included in each carry gate. The simple inhibit scheme of *Figures a* and *b* doesn't apply, because the TC output of a given stage is not affected by its own  $\overrightarrow{CE}$ .




Fig. a N-Stage Counter Using Ripple Clock




Fig. b Synchronous N-Stage Counter Using Ripple Carry/Borrow




Fig. c Synchronous N-Stage Counter with Parallel Gated Carry/Borrow




Figure d

المراجع المتحدين مستحد مراجع

MODE SELECT TABLE

	INP	UTS		MODE
PL	ĈĒ	Ū/D	СР	
H H L H	L L X H	L H X X	х Х Х	Count Up Count Down Preset (Asyn.) No Change (Hold)


**RC TRUTH TABLE** 

11	NPUT	OUTPUT	
ĈĒ	тс∗	СР	RC
L	н	J	Ъ
н	х	Х	н
X	L	х	н

\*TC is generated internally

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		54F/74F		UNITS	CONDITIONS	
01111202		Min	Тур	Max			
lcc	Power Supply Current		38	55	mA	V <sub>CC</sub> = Max	

# LOGIC DIAGRAM

		5	54F/74	F	54	4F	7	4F		
SYMBOL	PARAMETER		$T_{A} = +25^{\circ}C, \\ V_{CC} = +5.0 V \\ C_{L} = 15 \text{ pF}$		$T_{A}, V_{CC} = MIL$ $C_{L} = 50 \text{ pF}$		$\begin{array}{c} T_{A}, V_{CC} = \\ COM \\ C_{L} = 50 \text{ pF} \end{array}$		UNITS	FIG. NO.
		Min	Тур	Мах	Min	Мах	Min	Мах		
f <sub>max</sub>	Maximum Count Frequency	90	130						MHz	2-17/21
tPLH tPHL	Propagation Delay CP to Q <sub>n</sub>	2.0 2.0	4.5 5.5	8.0 9.0				-	ns	2-17
tPLH tPHL	Propagation Delay CP to TC	3.0 4.0	6.5 8.5	10 12						2-21
tplh tphl	Propagation Delay CP to RC	2.0 2.0	4.5 4.0	7.0 7.0					ns	2-17
tPLH tPHL	Propagation Delay CE to RC	2.0 2.0	3.6 3.5	6.0 6.0						Fig. d
tPLH tPHL	Propagation Delay U/D to RC	6.0 4.0	10 8.0	16 12					ns	2-18
tplh tphl	Propagation Delay U/D to TC	2.0 2.0	5.0 5.5	9.0 9.0						2-19
tplh tphl	Propagation Delay P <sub>n</sub> to Q <sub>n</sub>	2.0 3.0	3.6 6.3	6.0 10					ns	2-17 2-19
tplii tphl	Propagation Delay PL to Q <sub>n</sub>	2.0 3.0	5.7 6.2	9.0 10					ns	2-17 2-24

# AC CHARACTERISTICS: See Section 2 for waveforms and load configurations


## AC OPERATING REQUIREMENTS: See Section 2 for waveforms

		54F/74F	54F	74F		
SYMBOL	PARAMETER	$T_A = +25^{\circ}C,$ $V_{CC} = +5.0 V$	T <sub>A</sub> , V <sub>CC</sub> = MIL	T <sub>A</sub> , V <sub>CC</sub> = COM	UNITS	FIG. NO.
		Min Typ Max	Min Max	Min Max		-
$\begin{array}{l} t_{s} \ (H) \\ t_{s} \ (L) \end{array}$	Setup Time, HIGH or LOW $P_n$ to $\overline{PL}$	5.0 5.0			ns	2-28
$\begin{array}{l} t_{h} \ (H) \\ t_{h} \ (L) \end{array}$	Hold Time, HIGH or LOW $P_n$ to $\overline{PL}$	3.0 3.0				
ts (L)	Setup Time LOW CE to CP	10			ns	2-20
t <sub>h</sub> (L)	Hold Time LOW CE to CP	0				
$t_w$ (L)	PL Pulse Width, LOW	5.0			ns	2-24
$t_{w}$ (L)	CP Pulse Width, LOW	5.5			ns	2-21
t <sub>rec</sub>	Recovery Time PL to CP	6.0			ns	2-24

سالست بالداد مراجع المالم

# CONNECTION DIAGRAM

192



UP/DOWN DECADE COUNTER (With Separate Up/Down Clocks)

54F/74F192

**DESCRIPTION** — The 'F192 is an up/down BCD decade (8421) counter. Separate Count Up and Count Down Clocks are used and in either counting mode the circuits operate synchronously. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs.

Separate Terminal Count Up and Terminal Count Down outputs are provided which are used as the clocks for a subsequent stage without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuits to be used as programmable counters. Both the Parallel Load ( $\overline{PL}$ ) and the Master Reset (MR) inputs asynchronously override the clocks.


## **ORDERING CODE:** See Section 5

	COMMERCIAL GRADE	MILITARY GRADE	PKG	] ⁴				
PKGS		$V_{CC} = +5.0 \text{ V} \pm 10\%, \\ T_A = -55^{\circ} \text{ C to } +125^{\circ} \text{ C}$	ТҮРЕ					
Plastic DIP (P)	74F192PC		9B					
Ceramic DIP (D)	74F192DC	54F192DM	6B					
Flatpak (F)	74F192FC	54F192FM	4L					

### **INPUT LOADING/FAN-OUT:** See Section 2 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
 СРи	Count Up Clock Input (Active Rising Edge)	0.5/0.75
CPD	Count Down Clock Input (Active Rising Edge)	0.5/0.75
MR	Asynchronous Master Reset Input (Active HIGH)	0.5/0.375
PL	Asynchronous Parallel Load Input (Active LOW)	0.5/0.375
P0 — P3	Parallel Data Inputs	0.5/0.375
$Q_0 - Q_3$	Flip-flop Outputs	25/12.5
TCD	Terminal Count Down (Borrow) Output (Active LOW)	25/12.5
TCU	Terminal Count Up (Carry) Output (Active LOW)	25/12.5

LOGIC SYMBOL




**FUNCTIONAL DESCRIPTION** — The 'F192 and 'F193 are asynchronously presettable decade and 4-bit binary synchronous up/down (reversible) counters. The operating modes of the 'F192 decade counter and the 'F193 binary counter are identical, with the only difference being the count sequences as noted in the State Diagram. Each circuit contains four edge-triggered flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up and count down operations.

A LOW-to-HIGH transition on the CP input to each flip-flop causes the output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state changes to be initiated simultaneously. A LOW-to-HIGH transition on the Count Up input will advance the count by one; a similar transition on the Count Down input will decrease the count by one. While counting with one clock input, the other should be held HIGH. Otherwise, the circuit will either count by twos or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either Clock input is LOW.

The Terminal Count Up  $(\overline{TC}_U)$  and Terminal Count Down  $(\overline{TC}_D)$  outputs are normally HIGH. When a circuit has reached the maximum count state (9 for the 'F192, 15 for the 'F193), the next HIGH-to-LOW transition of the Count up Clock will cause  $\overline{TC}_U$  to go LOW.  $\overline{TC}_U$  will stay LOW until CP<sub>U</sub> goes HIGH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays, Similarly, the  $\overline{TC}_D$  outputs will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the  $\overline{TC}$  outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter.

 $\begin{array}{c} \overline{TC}_U = Q_0 \bullet Q_3 \bullet \overline{CP}_U \\ \overline{TC}_D = \overline{Q}_0 \bullet \overline{Q}_1 \bullet \overline{Q}_2 \bullet \overline{Q}_3 \bullet \overline{CP}_D \end{array} \end{array}$ 

Each circuit has an asynchronous parallel load capability permitting the counter to be preset. When the Parallel Load  $(\overrightarrow{PL})$  and the Master Reset (MR) inputs are LOW, information present on the Parallel Data input (P<sub>0</sub> — P<sub>3</sub>) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both Clock inputs, and latch each Q output in the LOW state. If one of the Clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that Clock will be interpreted as a legitimate signal and will be counted.



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.


## MODE SELECT TABLE

MR	PL	CΡυ	CPD	MODE
н	х	X	х	Reset (Asyn.)
L	L	X	х	Preset (Asyn.)
L	н	н	н	No Change
L	н	5	н	Count Up
L	н	н		Count Down

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

STATE DIAGRAM



#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	MBOL PARAMETER		54F/74F		UNITS	CONDITIONS
		Min	Тур	Max		
lcc	Power Supply Current		35		mA	V <sub>CC</sub> = Max

### AC CHARACTERISTICS: See Section 2 for waveforms and load configurations

		54F/74F	54F	74F		
SYMBOL	PARAMETER	$T_{A} = +25^{\circ}C, \\ V_{CC} = +5.0 V \\ C_{L} = 15 \text{ pF}$	T <sub>A</sub> , V <sub>CC</sub> = MIL C <sub>L</sub> = 50 pF	T <sub>A</sub> , V <sub>CC</sub> = COM C <sub>L</sub> = 50 pF	UNITS	FIG. NO.
		Min Typ Max	Min Max	Min Max		
f <sub>max</sub>	Maximum Count Frequency	90 130			MHz	2-17/21
tPLH tPHL	Propagation Delay $CP_U$ to $\overline{TC}_U$	5.0 4.5			ns	2-17
tPLH tPHL	Propagation Delay $CP_D$ to $\overline{TC}_D$	5.0 4.5				2-19
tPLH tPHL	Propagation Delay $CP_U$ or $CP_D$ to $Q_n$	4.5 5.5			ns	2-17 2-21
tPLH tPHL	Propagation Delay $P_n$ to $Q_n$	3.6 6.3			ns	2-17 2-19
tplh tphl	Propagation Delay PL to Q <sub>n</sub>	5.7 6.2			ns	2-17 2-23
tPHL	Propagation Delay MR to Q <sub>n</sub>	5.2				
tPLH	Propagation Delay MR to TC∪	7.5			ns	2-17 2-24
<b>t</b> PHL	Propagation Delay MR to TC <sub>D</sub>	5.5				


		T				
		54F/74F	54F	74F		
SYMBOL PARAMETER		$T_A = +25^{\circ}C,$ $V_{CC} = +5.0 V$ $C_L = 15 pF$	$\begin{bmatrix} T_A, V_{CC} = \\ MIL \\ C_L = 50 \text{ pF} \end{bmatrix}$	$\begin{array}{l} T_{A}, \ V_{CC} = \\ COM \\ C_{L} = 50 \ pF \end{array}$	UNITS	FIG. NO.
		Min Typ Max	Min Max	Min Max		
tplh	Propagation Delay PL to TC <sub>U</sub>	8.5			ns	2-17
tрнL	Propagation Delay PL to TC <sub>D</sub>	8.5				2-24
tplh tphl	Propagation Delay $P_n$ to $\overline{TC}_U$ or $\overline{TC}_D$	8.5 6.7			ns	2-17 2-23

# AC CHARACTERISTICS (Cont'd): See Section 2 for waveforms and load configurations

## AC OPERATING REQUIREMENTS: See Section 2 for waveforms

		5	4F/74	F	54	4F	7	4F		
SYMBOL	PARAMETER	$T_A = +25^{\circ}C,$ $V_{CC} = +5.0 V$			T <sub>A</sub> , V <sub>CC</sub> = MIL		T <sub>A</sub> , V <sub>CC</sub> = COM			FIG. NO.
		Min	Тур	Max	Min	Max	Min	Max		-
ts (H) ts (L)	Setup Time, HIGH or LOW $P_n$ to $\overline{PL}$	5.0 5.0							ns	2-28
$\begin{array}{c} t_{h} \ (H) \\ t_{h} \ (L) \end{array}$	Hold Time, HIGH or LOW $P_n$ to $\overline{PL}$	3.0 3.0		v						
tw (L)	PL Pulse Width, LOW	5.0							ns	2-24
tw (L)	CPU Pulse Width LOW	5.5						÷ .	ns	2-21
tw (L)	CP <sub>D</sub> Pulse Width LOW	5.5								
t <sub>w</sub> (H)	MR Pulse Width HIGH	5.5							ns	2-24
trec	Recovery Time $\overline{PL}$ to $CP_U$ or $CP_D$	6.0							ns	2-24
trec	Recovery Time MR to CP <sub>U</sub> or CP <sub>D</sub>	6.0							ns	2-24

# CONNECTION DIAGRAM



**DESCRIPTION** — The 'F193 is an up/down modulo-16 binary counter. Separate Count Up and Count Down Clocks are used and in either counting mode the circuits operate synchronously. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs. Separate Terminal Count Up and Terminal Count Down outputs are provided which are used as the clocks for subsequent stages without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuits to be used as programmable counters. Both the Parallel Load ( $\overline{PL}$ ) and the Master Reset (MR) inputs asynchronously override the clocks. For functional description please refer to the 'F192 data sheet.

54F/74F193

**UP/DOWN BINARY COUNTER** 

(With Separate Up/Down Clocks)


### **ORDERING CODE:** See Section 5

				í <b>í</b>
<u> </u>	COMMERCIAL GRADE	MILITARY GRADE	PKG	4 CPD MR Q0
PKGS	$V_{CC} = +5.0 \text{ V} \pm 5\%,$ $T_A = 0^{\circ} \text{ C} \text{ to} +70^{\circ} \text{ C}$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	ТҮРЕ	
Plastic DIP (P)	74F193PC		9B	
Ceramic DIP (D)	74F193DC	54F193DM	6B	Vcc GNE
Flatpak (F)	74F193FC	54F193FM	4∟	

## INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
CPU	Count Up Clock Input (Active Rising Edge)	0.5/0.75
CPD	Count Down Clock Input (Active Rising Edge)	0.5/0.75
MR	Asynchronous Master Reset Input (Active HIGH)	0.5/0.375
<b>P</b> L	Asynchronous Parallel Load Input (Active LOW)	0.5/0.375
Po P3	Parallel Data Inputs	0.5/0.375
$Q_0 - Q_3$	Flip-flop Outputs	25/12.5
TCD	Terminal Count Down (Borrow) Output (Active LOW)	25/12.5
$\begin{array}{c} Q_0 - Q_3 \\ TC_D \\ TC_U \end{array}$	Terminal Count Up (Carry) Output (Active LOW)	25/12.5

LOGIC SYMBOL





MODE SELECT TABLE


MR	PL	CPu	CPD	MODE
н	Х	х	Х	Reset (Asyn.)
L	L	X	x	Preset (Asyn.)
L	н	н	н	No Change
L	н	1	н	Count Up
L	н	н		Count Down

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial






## LOGIC EQUATIONS FOR TERMINAL COUNT

 $\begin{array}{l} \overline{TC}_U \ = \ Q_0 \ \bullet \ Q_1 \ \bullet \ Q_2 \ \bullet \ Q_3 \ \bullet \ \overline{CP}_U \\ \overline{TC}_D \ = \ \overline{Q}_0 \ \bullet \ \overline{Q}_1 \ \bullet \ \overline{Q}_2 \ \bullet \ \overline{Q}_3 \ \bullet \ \overline{CP}_D \end{array}$ 

## LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

-----

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54F/74F			UNITS	CONDITIONS
		Min	Тур	Max		
lcc	Power Supply Current		35		mA	V <sub>CC</sub> = Max

# AC CHARACTERISTICS: See Section 2 for waveforms and load configurations

-		54F/74F	54F	74F		
SYMBOL	PARAMETER	$T_{A} = +25^{\circ}C, \\ V_{CC} = +5.0 V \\ C_{L} = 15 \text{ pF}$	$\begin{array}{c} T_{A}, \ V_{CC} = \\ MIL \\ C_{L} = 50 \ pF \end{array}$	T <sub>A</sub> , V <sub>CC</sub> = COM C <sub>L</sub> = 50 pF	UNITS	FIG. NO.
		Min Typ Max	Min Max	Min Max		
f <sub>max</sub>	Maximum Count Frequency	90 130			MHz	2-17/21
tplh tphl	Propagation Delay CP <sub>U</sub> to TC <sub>U</sub>	5.0 4.5			ns	2-17
tрцн tрнц	Propagation Delay $CP_D$ to $\overline{TC}_D$	5.0 4.5				2-19
tplh tphl	Propagation Delay $CP_U$ or $CP_D$ to $Q_n$	4.5 5.5			ns	2-17 2-21
tplh tphl	Propagation Delay $P_n$ to $Q_n$	3.6 6.3			ns	2-17 2-19
tplh tphl	Propagation Delay PL to Q <sub>n</sub>	5.7 6.2			ns	2-17 2-23
tрнL	Propagation Delay MR to Q <sub>n</sub>	5.2				
tplh	Propagation Delay MR to TC <sub>U</sub>	7.5			ns	2-17 2-24
tрнL	Propagation Delay MR to TC <sub>D</sub>	5.5				
tрLH	Propagation Delay $\overline{PL}$ to $\overline{TC}_U$	8.5			ns	2-17
t <sub>PHL</sub>	Propagation Delay PL to TC <sub>D</sub>	8.5				2-24
tplh tphl	Propagation Delay $P_n$ to $\overline{TC}_U$ or $\overline{TC}_D$	8.5 6.7			ns	2-17 2-24

		54F/74F	54F	74F	UNITS	
SYMBOL	PARAMETER	$T_A = +25^{\circ}C,$ $V_{CC} = +5.0 V$	T <sub>A</sub> , V <sub>CC</sub> = MIL	T <sub>A</sub> , V <sub>CC</sub> = COM		FIG. NO.
		Min Typ Max	Min Max	Min Max		
ts (H) ts (L)	Setup Time, HIGH or LOW $P_n$ to $\overline{PL}$	5.0 5.0			ns	2-28
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW $P_n$ to $\overline{PL}$	3.0 3.0				
t <sub>w</sub> (L)	PL Pulse Width, LOW	5.0			ns	2-24
t <sub>w</sub> (L)	CPU Pulse Width LOW	5.5			ns	2-21
t <sub>w</sub> (L)	CP <sub>D</sub> Pulse Width LOW	5.5				
t <sub>w</sub> (H)	MR Pulse Width HIGH	5.5			ns	2-24
trec	Recovery Time PL to CP <sub>U</sub> or CP <sub>D</sub>	6.0			ns	2-24
t <sub>rec</sub>	Recovery Time MR to CP <sub>U</sub> or CP <sub>D</sub>	6.0			ns	2-24

- - -

# AC OPERATING REQUIREMENTS: See Section 2 for waveforms

# 54F/74F194 **4-BIT BIDIRECTIONAL** UNIVERSAL SHIFT REGISTER

**DESCRIPTION** — The 'F194 is a high speed 4-bit bidirectional universal shift register. As a high speed multifunctional sequential building block, it is useful in a wide variety of applications. It may be used in serial-serial, shift left, shift right, serial-parallel, parallel-serial, and parallel-parallel data register transfers. The 'F194 is similar in operation to the 'S195 universal shift register, with added features of shift left without external connections and hold (do nothing) modes of operation.


- TYPICAL SHIFT FREQUENCY OF 150 MHz
- ASYNCHRONOUS MASTER RESET
- HOLD (DO NOTHING) MODE
- FULLY SYNCHRONOUS SERIAL OR PARALLEL DATA TRANSFERS


ORDERING	G CODE: See Section 5			9
	COMMERCIAL GRADE	MILITARY GRADE	PKG	10 S1
PKGS	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	ТҮРЕ	11
Plastic DIP (P)	74F194PC		9B	I I I I I 1 15 14 13 12
Ceramic DIP (D)	74F194DC	54F194DM	6B	
Flatpak (F)	74F194FC	54F194FM	4L	V <sub>CC</sub> = Pin 16 GND = Pin 8

# OBDERING CODE: See Section 5

# INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions


PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
S0, S1	Mode Control Inputs	0.5/0.375
P0-P3	Parallel Data Inputs	0.5/0.375
DSR	Serial Data Input (Shift Right)	0.5/0.375
DSL	Serial Data Input (Shift Left)	0.5/0.375
CP	Clock Pulse Input (Active Rising Edge)	0.5/0.375
MR	Asynchronous Master Reset Input (Active LOW)	0.5/0.375
Q0-Q3	Parallel Outputs	25/12.5





9 S0

194



GND 8

**FUNCTIONAL DESCRIPTION** — The 'F194 contains four edge-triggered D flip-flops and the necessary interstage logic to synchronously perform shift right, shift left, parallel load and hold operations. Signals applied to the Select ( $S_0$ ,  $S_1$ ) inputs determine the type of operation, as shown in the Mode Select Table. Signals on the Select, Parallel data ( $P_0 - P_3$ ) and Serial data ( $D_{SR}$ ,  $D_{SL}$ ) inputs can change when the clock is in either state, provided only that the recommended setup and hold times, with respect to the clock rising edge, are observed. A LOW signal on Master Reset ( $\overline{MR}$ ) overrides all other inputs and forces the outputs LOW.

THE ME AND THE IN AND AND AND AND

OPERATING		INPUTS					OUTPUTS			
MODE	MR	S1	S <sub>0</sub>	Dsr	DSL	Pn	Q <sub>0</sub>	Q1	Q2	Q <sub>3</sub>
Reset	L	х	Х	х	х	Х	L	L	L	L
Hold	н	I	Ι	х	х	Х	qo	q1	q2	qз
Shift Left	н н	h h		x x	l h	X X	<b>q</b> 1 <b>q</b> 1	q2 q2	<b>q</b> 3 <b>q</b> 3	L H
Shift Right	н н	 	h h	l h	X X	X X	L H	<b>q</b> 0 <b>q</b> 0	<b>q</b> 1 <b>q</b> 1	<b>q</b> 2 <b>q</b> 2
Parallel Load	н	h	h	Х	Х	pn	p0	P1	p2	p3

#### MODE SELECT TABLE

 $I \ensuremath{\overset{\circ}{=}} LOW$  voltage level one setup time prior to the LOW-to-HIGH clock transition.


h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition.

 $p_n(q_n) =$  Lower case letters indicate the state of the referenced input (or output) one setup time prior to the LOW-to-HIGH clock transition.

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

----

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54F/74F			UNITS	CONDITIONS	
•••••		Min	Тур	Max			
lcc	Power Supply Current		33	46	mA	V <sub>CC</sub> = Max S <sub>n</sub> , MR, D <sub>SR</sub> , D <sub>SL</sub> = 4.5 V P <sub>n</sub> = Gnd, CP =	

## AC CHARACTERISTICS: See Section 2 for waveforms and load configurations

		5	54F/74F		54F		74F			
SYMBOL	PARAMETER	Vcd	= +25 c = +5 _ = 15	.0 V	М	/cc = IIL 50 pF	Ċ	/cc = DM 50 pF	UNITS	FIG. NO.
		Min	Тур	Max	Min	Мах	Min	Max		
f <sub>max</sub>	Maximum Shift Frequency	105	150						MHz	2-17/21
tplh tphl	Propagation Delay CP to Q <sub>n</sub>	2.0 2.0	4.0 4.5	7.0 9.0					ns	2-17 2-21
t <sub>PHL</sub>	Propagation Delay MR to Q <sub>n</sub>	5.0	10	13					ns	2-17 2-24

## AC OPERATING REQUIREMENTS: See Section 2 for waveforms

			54F/74	F	5	4F	7	4F		
SYMBOL	PARAMETER	Vc	= +25 c = +5 _ = 15	.0 V	м	/cc = IIL 50 pF	C	Vcc = OM 50 pF	UNITS	FIG. NO.
		Min	Тур	Max	Min	Мах	Min	Max		
$\begin{array}{l} t_{s} \ (H) \\ t_{s} \ (L) \end{array}$	Setup Time, HIGH or LOW $P_n$ , $D_{SR}$ or $D_{SL}$ to CP	4.0 4.0							ns	
$t_{h}$ (H) $t_{h}$ (L)	Hold Time, HIGH or LOW $P_n$ , $D_{SR}$ or $D_{SL}$ to CP	0 0							'ns	2-20
$\begin{array}{c} t_{s} \ (H) \\ t_{s} \ (L) \end{array}$	Setup Time, HIGH or LOW $S_n$ to CP	8.0 8.0							ns	
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW $S_n$ to CP	0							ns	
t <sub>w</sub> (H)	CP Pulse Width HIGH	5.0							ns	2-21
tw (L)	MR Pulse Width LOW	5.0							ns	2-24
trec	Recovery Time MR to CP	7.0							ns	2-24

4

194


#### 4-68

CONNECTION DIAGRAMS 'F240


# 54F/74F240 • 54F/74F241 54F/74F244

# OCTAL BUFFER/LINE DRIVER (With 3-State Outputs)





'F241




**DESCRIPTION** — The F240, 'F241 and 'F244 are octal buffers and line drivers designed to be employed as memory address drivers, clock drivers and bus oriented transmitters/receivers which provide improved PC board density.

- HYSTERESIS AT INPUTS TO IMPROVE NOISE MARGINS
- 3-STATE OUTPUTS DRIVE BUS LINES OR BUFFER MEMORY ADDRESS REGISTERS
- OUTPUTS SINK 64 mA
- 15 mA SOURCE CURRENT
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

**ORDERING CODE:** See Section 5

	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C} \text{ to} +125^{\circ}\text{C}$	TYPE	
Plastic DIP (P)	74F240PC, 74F241PC 74F244PC		9Z	
Ceramic DIP (D)	74F240DC, 74F241DC 74F244DC	54F240DM, 54F241DM 54F244DM	4E	
Flatpak (F)	74F240FC, 74F241FC 74F244FC	54F240FM, 54F241FM 54F244FM	4F	



'F244


## INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
OE <sub>1</sub> , OE <sub>2</sub> OE <sub>2</sub>	3-State Output Enable (Active LOW) 3-State Output Enable (Active HIGH) Inputs Outputs	0.5/0.625 0.5/0.625 0.5/1.0 75/40 (30)

ومحقق والاعتقار والارتجاف والاعتمام المناب المناب المناب المناب المناب



F240									
	OUTPUT								
D	001101								
L	н								
н	L								
X	Z								
	D	D OUTPUT L H H L							



-

4-69

INPUTS	INPUTS			
OE1, OE2	D	OUTPUT		
L	Γ.	L		
L	н	н		
н	Х	Z		

'F244

H = HIGH Voltage Level

Z = High Impedance

DC CHAR	ACTERISTIC	S OVER O	PERATING	TEMPER	ATURE	RANGE	(unless othe	erwise specified)
SYMBOL	PARAMETER			54F/74F		UNITS	CONDITIONS	
01111202				Min	Тур	Мах		
			ХМ, ХС	2.4			v	$I_{OH} = -3.0 \text{ mA}, V_{CC} = \text{Min}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$
Vон	Output HI	GH Voltage	xM XC	2.0 2.0			V	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$
Vol	Output LC	)W Voltage	XM XC			0.55 0.55	v	IOL = 48 mA         VIN = VIH or VIL           IOL = 64 mA         VCC = Min
V <sub>T+</sub> V <sub>T-</sub>	Hysteresis	Voltage		0.2	0.4		v	V <sub>CC</sub> = Min
los	Output Sh	ort Circuit	Current	-100		-225	mA	V <sub>CC</sub> = Max, V <sub>OUT</sub> = 0 V
Icc	Power Supply Current		'F240 F241, 'F244 'F240 F241, 'F244 'F240 F241, 'F244		57 57 64 64 64 71		mA	V <sub>CC</sub> = Max

AC CHARACTERISTICS: See Section 2 for waveforms and load configurations


		54F/74F	54F	74F		
SYMBOL	PARAMETER	$T_A = +25^{\circ}C,$ $V_{CC} = +5.0 V$ $C_L = 15 pF$	TA, VCC = MIL CL = 50 pF	$\begin{array}{l} T_{A}, \ V_{CC} = \\ COM \\ C_{L} = 50 \ pF \end{array}$	UNITS	FIG. NO.
		Min Typ Max	Min Max	Min Max		
tPLH tPHL	Propagation Delay Data to Output ('F240)	4.5 4.5			ns	2-17 2-18
tpzh tpzl	Output Enable Time ('F240)	6.0 10			ns	2-25 2-26
tphz tplz	Output Disable Time* ('F240)	10 6.0				2-27
telh tehl	Propagation Delay Data to Output ('F241, 'F244)	6.0 6.0			ns	2-17 2-19
tpzh tpzL	Output Enable Time ('F241, 'F244)	6.0 10			ns	2-25 2-26
tphz tplz	Output Disable Time* ('F241, 'F244)	10 6.0				2-27

 $C_{L} = 5.0 \text{ pF}, \text{ R}_{L} = 90 \Omega$ 

4-70

54F/74F242 • 54F/74F243 QUAD BUS TRANSCEIVER (With 3-State Outputs)

CONNECTION DIAGRAMS 'F242



retiminati DESCRIPTION --- The 'F242 and 'F243 are quad bus transmitters/receivers designed for 4-line asynchronous 2-way data communications between data buses.

- HYSTERESIS AT INPUTS TO IMPROVE NOISE IMMUNITY
- 2-WAY ASYNCHRONOUS DATA BUS COMMUNICATION
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

**ORDERING CODE:** See Section 5 COMMERCIAL GRADE MILITARY GRADE PKG PKGS  $V_{CC} = +5.0 V \pm 5\%$  $V_{CC} = +5.0 V \pm 10\%$ . TYPE  $T_A = 0^\circ C$  to  $+70^\circ C$  $T_A = -55^{\circ}C$  to  $+125^{\circ}C$ Plastic 74F242PC, 74F243PC 9A DIP (P) Ceramic DIP (D) Flatpak (**F**)

14 Vcc Ē1 1 13 E<sub>2</sub> NC<sup>2</sup> 12 NC 11 10 9 8 GND 7

74F242DC, 74F243DC	54F242DM, 54F243DM	6A	
74F242FC, 74F243FC	54F242FM, 54F243FM	31	

# INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
Ē1	Enable Input (Active LOW)	0.5/0.625
E <sub>2</sub>	Enable Input (Active HIGH)	0.5/0.625
	Inputs	1.75/1.0
	Outputs	75/40
		(30)

'F243

# 242 • 243

## 4-71

# TRUTH TABLES

′ F242

INPUTS		Ουτρυτ	INPUTS		OUTPUT
Ē1	D		E2	D	
L	L	н	L	Х	Z
L	н	L	н	L	н
н	Х	Z	н	н	L

' F243
--------

INPUTS		OUTPUT	INPU		OUTPUT
Ēı	D		E2	D	
L	L	L	L	Х	Z
L	н	н	н	L	L
н	Х	Z	н	Н	н


H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impedance

DC CHARACTERISTICS OVER OPERATING						HANGE	(unless otherwise specified)			
SYMBOL	PARAMETER				54F/74F		UNITS	CONDITIONS		
•••••				Min	Тур	Max				
		×	M, XC	2.4			v	$I_{OH} = -3.0 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$		
Vон	Output HIGH Voltage		XM XC	2.0 2.0			v	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$		
Vol	Output LOW Volta	ge –	XM XC			0.55 0.55	v	$\label{eq:local_state} \begin{array}{ c c c } \hline I_{OL} = 48 \text{ mA} & V_{IN} = V_{IH} \\ \hline I_{OL} = 64 \text{ mA} & \text{or } V_{IL} \\ V_{CC} = Min \end{array}$		
VT+ VT-	Hysteresis Voltage			0.2	0.4		V	V <sub>CC</sub> = Min		
Іоzн	Output OFF Curre	nt HIG	Н			70 100	μΑ	$\label{eq:VOUT} \begin{array}{ c c } \hline V_{OUT} = 2.7V & V_{IN} = V_{IH} \\ \hline V_{OUT} = 5.5V & V_{CC} = Max \end{array}$		
lozl	Output OFF Current LOW		v			-1.6	mA	$V_{CC} = Max, V_{IN} = V_{IH} \text{ or } V_{II}$ $V_{OUT} = 0.4 \text{ V}$		
los	Output Short Circu	uit Cur	rent	-100		-225	mA	$V_{CC} = Max, V_{OUT} = 0 V$		
		HIGH	'F242 'F243		64 64			V <sub>CC</sub> = Max		
lcc	Power Supply Current	LOW	'F242 'F243		64 64		mA			
	0		'F242 'F243		71 71					

AC CHARACTERISTICS: See Section 2 for waveform	ns and load configurations
--	----------------------------

		54F/74F	54F	74F		FIG. NO.
SYMBOL	PARAMETER	$T_{A} = +25^{\circ}C, V_{CC} = +5.0 V C_{L} = 15 \text{ pF}$	$\begin{array}{l} T_{A}, \ V_{CC} = \\ MIL \\ C_{L} = 50 \ pF \end{array}$	$\begin{array}{l} T_{A},V_{CC}=\\ COM\\ C_{L}=50\ pF \end{array}$	UNITS	
		Min Typ Max	Min Max	Min Max		
tplh tphl	Propagation Delay Data to Output ('F242)	6.0 6.0			ns	2-17 2-18
tplh tphl	Propagation Delay Data to Output ('F243)	4.5 4.5			ns	2-17 2-19
tPZH tPZL	Output Enable Time	6.0 10			ns	2-25 2-26
tPHZ tPLZ	Output Disable Time*	10 6.0				2-27

 $^{\star}C_{L}$  = 5.0 pF, R<sub>L</sub> = 90  $\Omega$ 



# INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions

74F251FC

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
S <sub>0</sub> -S <sub>2</sub>	Select Inputs	0.5/0.375
ŌĒ	3-State Output Enable Input (Active LOW)	0.5/0.375
lo — l7	Multiplexer Inputs	0.5/0.375
Z	Multiplexer Output	25/12.5
Z	Complementary Multiplexer Output	25/12.5

54F251FM

4L

Flatpak

(**F**)

Δ

GND = Pin 8

**FUNCTIONAL DESCRIPTION** — This device is a logical implementation of a single-pole, 8-position switch with the switch position controlled by the state of three Select inputs,  $S_0$ ,  $S_1$ ,  $S_2$ . Both assertion and negation outputs are provided. The Output Enable input ( $\overline{OE}$ ) is active LOW. When it is activated, the logic function provided at the output is:

$$Z = \overrightarrow{OE} \bullet (I_0 \bullet \overrightarrow{S}_0 \bullet \overrightarrow{S}_1 \bullet \overrightarrow{S}_2 + I_1 \bullet S_0 \bullet \overrightarrow{S}_1 \bullet \overrightarrow{S}_2 + I_2 \bullet \overrightarrow{S}_0 \bullet S_1 \bullet \overrightarrow{S}_2 + I_3 \bullet S_0 \bullet S_1 \bullet \overrightarrow{S}_2 + I_4 \bullet \overrightarrow{S}_0 \bullet \overrightarrow{S}_1 \bullet S_2 + I_5 \bullet S_0 \bullet \overrightarrow{S}_1 \bullet S_2 + I_6 \bullet \overrightarrow{S}_0 \bullet S_1 \bullet S_2 + I_7 \bullet S_0 \bullet S_1 \bullet S_2)$$

When the Output Enable is HIGH, both outputs are in the high impedance (high Z) state. This feature allows multiplexer expansion by tying the outputs of up to 128 devices together. When the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. The Output Enable signals should be designed to ensure there is no overlap in the active LOW portion of the enable voltages.


	INP	UTS		Ουτ		
ŌĒ	S <sub>2</sub>	S1	S <sub>0</sub>	Z	Z	
H L L	X L L L	X L L H	X L H L	$\frac{Z}{I_0}$ $\frac{I_1}{I_2}$	Z I <sub>0</sub> I <sub>1</sub> I <sub>2</sub>	
	L H H H H	H L H H	H L H L	3  4  5  6  7	3  4  5  6  7	H L X

TRUTH TABLE

H = HIGH Voltage Level L = LOW Voltage Level

= Immaterial

High Impedance



### LOGIC DIAGRAM

251
-----

SYMBOL	PARAMETER	54F/74F			UNITS	CONDITIONS		
			Min	Тур	Max			
lcc	Power Supply Current	ON		10		mA	$\frac{I_{n, S_{n}} = 4.5 V}{OE = Gnd} V_{CC} = Max$	
		OFF		10.5			$\overline{OE}$ , I <sub>n</sub> = 4.5 V	

# AC CHARACTERISTICS: See Section 2 for waveforms and load configurations

		54F/74F		54	4F	7	4F		
SYMBOL	PARAMETER	$T_A = +25^{\circ}C$ $V_{CC} = +5.0^{\circ}C$ $C_L = 15 \text{ pF}$	v	] м	/cc = IIL 50 pF	C	/cc = OM 50 pF	UNITS	FIG. NO.
		Min Typ M	lax	Min	Max	Min	Max		
tplh tphl	Propagation Delay S <sub>n</sub> to Z̄ <sub>n</sub>	6.3 6.2						ns	2-17 2-23
tplh tphl	Propagation Delay $S_n$ to $Z_n$	8.1 7.9					·	ns	2-17 2-23
tplh tphl	Propagation Delay I <sub>n</sub> to Z	2.9 2.8						ns	2-17 2-18
tPLH tPHL	Propagation Delay In to Z	4.7 4.5						ns	2-17 2-19
tpzh tpzL	Output Enable Time $\overline{OE}$ to $\overline{Z}$							ns	2-25 2-26 2-27
tpzh tpzL	Output Enable Time OE to Z							ns	2-25 2-26 2-27
tрнz tplz	Output Disable Time* OE to Z							ns	2-25 2-26 2-27
tрнz tplz	Output Disable Time* OE to Z							ns	2-25 2-26 2-27

\*CL = 5 pF

## CONNECTION DIAGRAM

# 54F/74F253

# DUAL 4-INPUT MULTIPLEXER (With 3-State Outputs)

**DESCRIPTION** — The 'F253 is a dual 4-input multiplexer with 3-state outputs. It can select two bits of data from four sources using common select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output Enable  $(\overline{OE})$  inputs, allowing the outputs to interface directly with bus oriented systems.

- ADVANCED SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- NON-INVERTING 3-STATE OUTPUTS


**ORDERING CODE:** See Section 5

	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE					
PKGS	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	V <sub>CC</sub> = +5.0 V ±10%, T <sub>A</sub> = -55°C to +125°C						
Plastic DIP (P)	74F253PC		9B					
Ceramic DIP (D)	74F253DC	54F253DM	6B					
Flatpak (F)	74F253FC	54F253FM	4L					

#### **INPUT LOADING/FAN-OUT:** See Section 2 for U.L. definitions


PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW		
I <sub>0a</sub> — I <sub>3a</sub>	Side A Data Inputs	0.5/0.375		
10b — 13b	Side B Data Inputs	0.5/0.375		
S <sub>0</sub> , S <sub>1</sub>	Common Select Inputs	0.5/0.375		
	Side A Output Enable Input (Active LOW)	0.5/0.375		
OEb	Side B Output Enable Input (Active LOW)	0.5/0.375		
Za, Zb	3-State Outputs	25/12.5		

# LOGIC SYMBOL





### 4-76



**FUNCTIONAL DESCRIPTION** — This device contains two identical 4-input multiplexers with 3-state outputs. They select two bits from four sources selected by common select inputs ( $S_0$ ,  $S_1$ ). The 4-input multiplexers have individual Output Enable ( $\overline{OE}_a$ ,  $\overline{OE}_b$ ) inputs which, when HIGH, force the outputs to a high impedance (high Z) state. This device is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two select inputs. The logic equations for the outputs are shown below:

$$Z_{a} = \overline{OE}_{a} \bullet (I_{0a} \bullet \overline{S}_{1} \bullet \overline{S}_{0} + I_{1a} \bullet \overline{S}_{1} \bullet S_{0} + I_{2a} \bullet S_{1} \bullet \overline{S}_{0} + I_{3a} \bullet S_{1} \bullet S_{0})$$
  
$$Z_{b} = \overline{OE}_{b} \bullet (I_{0b} \bullet \overline{S}_{1} \bullet \overline{S}_{0} + I_{1b} \bullet \overline{S}_{1} \bullet S_{0} + I_{2b} \bullet S_{1} \bullet \overline{S}_{0} + I_{3b} \bullet S_{1} \bullet S_{0})$$

If the outputs of 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.

SELECT INPUTS		DATA INPUTS				OUTPUT ENABLE	OUTPUT			
S <sub>0</sub>	S1	lo	11	12	13	ŌĒ	Z			
x	Х	х	х	Х	х	н	( <b>Z</b> )			
L	L	L	Х	Х	х	L	L			
L	L	н	Х	Х	х	L	н			
н	L	X	L	Х	х	L	L			
н	L	x	н	х	х	L	н			
L	н	X	Х	L	Х	L	L			
L	н	X	Х	н	х	L	н			
н	н	X	Х	Х	L	L L	L			
н	н	х	х	Х	н	L	н			

TRUTH TABLE


Address inputs So and S1 are common to both sections.

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

(Z)= High Impedance



## LOGIC DIAGRAM

----

253

SYMBOL	PARAMETER			54F/74F	·	UNITS	CONDITIONS
			Min	Тур	Мах		
		нідн		14	20		$V_{CC} = Max$ , $\overline{OE}_n = Gnd$ I <sub>0</sub> , S <sub>n</sub> = 4.5 V; I <sub>1</sub> - I <sub>3</sub> = Gn
	Power Supply Current	LOW		14	20	mA	$V_{CC} = Max$ I <sub>n</sub> , S <sub>n</sub> , $\overline{OE}_n = Gnd$
		OFF		14	25		$V_{CC} = Max, \overline{OE}_n = 4.5 V$ I <sub>n</sub> , S <sub>n</sub> = Gnd


# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

-----

# AC CHARACTERISTICS: See Section 2 for waveforms and load configurations

		54F/74F		54F		74F				
SYMBOL	SYMBOL PARAMETER		$T_{A} = +25^{\circ}C, \\ V_{CC} = +5.0 V \\ C_{L} = 15 \text{ pF}$			$T_{A}, V_{CC} = MIL$ $C_{L} = 50 \text{ pF}$		/cc = DM 50 pF	UNITS	FIG. NO.
		Min	Тур	Max	Min	Мах	Min	Мах		
tplh tphl	Propagation Delay S <sub>n</sub> to Z <sub>n</sub>	4.0 3.0	9.5 8.0	13 10					ns	2-17 2-23
tplн tphl	Propagation Delay I <sub>n</sub> to Z <sub>n</sub>	2.0 2.0	4.4 4.4	6.0 6.0					ns	2-17 2-19
tpzh tpzL	Output Enable Time	2.0 2.0	5.3 6.5	7.0 8.0					ns	2-25 2-26 2-27
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time*	2.0 2.0	4.3 4.0	6.0 6.0					ns	2-25 2-26 2-27

 $C_{L} = 5.0 \text{ pF}$ 



## INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
S	Common Data Select Input	0.5/0.375
ŌĒ	3-State Output Enable Input (Active LOW)	0.5/0.375
loa — lod	Data Inputs from Source 0	0.5/0.375
l1a - 11d	Data Inputs from Source 1	0.5/0.375
$Z_a - Z_d$	Multiplexer Outputs	25/12.5

257

**FUNCTIONAL DESCRIPTION** — The 'F257 is a quad 2-input multiplexer with 3-state outputs. It selects four bits of data from two sources under control of a Common Data Select input. When the Select input is LOW, the  $l_{0x}$  inputs are selected and when Select is HIGH, the  $l_{1x}$  inputs are selected. The data on the selected inputs appears at the outputs in true (non-inverted) form. The device is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$$Z_{a} = \overline{OE} \bullet (I_{1a} \bullet S + I_{0a} \bullet \overline{S}) \qquad Z_{b} = \overline{OE} \bullet (I_{1b} \bullet S + I_{0b} \bullet \overline{S})$$
$$Z_{c} = \overline{OE} \bullet (I_{1c} \bullet S + I_{0c} \bullet \overline{S}) \qquad Z_{d} = \overline{OE} \bullet (I_{1d} \bullet S + I_{0d} \bullet \overline{S})$$

When the Output Enable input  $(\overline{OE})$  is HIGH, the outputs are forced to a high impedance OFF state. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure the Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.

OUTPUT ENABLE	SELECT INPUT	DATA INPUTS		OUTPUTS
ŌĒ	S	lo	h	Z
н	Х	Х	х	· (Z)
L	н	х	L	L
L	н	х	н	н
L	L	L	х	L
L	L	н	Х	н


#### TRUTH TABLE

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial (Z)= High Impedance

(Z)- High impedance



#### LOGIC DIAGRAM

···· - · - · -

SYMBOL	PARAMETER		54F/74F			UNITS	CONDITIONS	
			Min	Тур	Max	00		
		HIGH		9.0	15		$V_{CC} = Max; S, I_{1x} = 4.5 V$ $\overline{OE}, I_{0x} = Gnd$	
lcc	Power Supply Current	LOW		14.5	22	mA	$V_{CC} = Max; I_{1x} = 4.5 V$ $\overline{OE}, I_{0x}, S = Gnd$	
		OFF		15	23		$\frac{V_{CC}}{OE},  \text{Max; S, } \text{I}_{0x} = \text{Gnd}$ $\overline{OE},  \text{I}_{1x} = 4.5 \text{ V}$	


# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

# AC CHARACTERISTICS: See Section 2 for waveforms and load configurations

		0									
	SYMBOL PARAMETER		4F/74	F	54	4F	7	4F			
SYMBOL			$T_{A} = +25^{\circ}C, \\ V_{CC} = +5.0 V \\ C_{L} = 15 \text{ pF}$			T <sub>A</sub> , V <sub>CC</sub> = MIL C <sub>L</sub> = 50 pF		Vcc = OM 50 pF	UNITS	FIG. NO.	
		Min	Тур	Max	Min	Max	Min	Max			
tplh tphl	Propagation Delay I <sub>n</sub> to Z <sub>n</sub>	2.0 2.0	4.0 3.5	6.0 4.5					ns	2-17 2-19	
tplh tphl	Propagation Delay S to Z <sub>n</sub>	4.0 3.0	10 7.5	13 9.0					ns	2-17 2-23	
tpzh tpzL	Output Enable Time	2.0 2.0	5.0 5.5	7.0 7.0				*	ns	2-25 2-26 2-27	
tphz tplz	Output Disable Time*	2.0 2.0	4.0 4.0	6.0 6.0					ns	2-25 2-26 2-27	

\*C<sub>L</sub> = 5 pF

# CONNECTION DIAGRAM



**DESCRIPTION** — The 'F258 is a quad 2-input multiplexer with 3-state outputs. Four bits of data from two sources can be selected using a common data select input. The four outputs present the selected data in the complement (inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable  $(\overline{OE})$  input, allowing the outputs to interface directly with bus oriented systems.

ina

54F/74F258 QUAD 2-INPUT MULTIPLEXER

(With 3-State Outputs)

 $1 - \frac{15}{2} + \frac{2}{3} + \frac{3}{5} + \frac{5}{6} + \frac{14}{13} + \frac{13}{11} + \frac{10}{14} + \frac{10}{1$ 

# MULTIPLEXER EXPANSION BY TYING OUTPUTS TOGETHER

• INVERTING 3-STATE OUTPUTS

**ORDERING CODE:** See Section 5

	COMMERCIAL GRADE	MILITARY GRADE	PKG	<u> </u>
PKGS	$V_{CC} = +5.0 \text{ V} \pm 5\%,$ $T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$	V <sub>CC</sub> = +5.0 V ±10%, T <sub>A</sub> = -55° C to +125° C	ТҮРЕ	1 1 1 4 7 12
Plastic DIP (P)	74F258PC		9B	V <sub>CC</sub> = Pin 16 GND = Pin 8
Ceramic DIP (D)	74F258DC	54F258DM	6B	
Flatpak (F)	74F258FC	54F258FM	4L	

# INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
S	Common Data Select Input	0.5/0.375
ÕĒ	3-State Output Enable Input (Active LOW)	0.5/0.375
loa — lod	Data Inputs from Source 0	0.5/0.375
I <sub>1a</sub> — I <sub>1d</sub>	Data Inputs from Source 1	0.5/0.375
$\overline{Z}_a - \overline{Z}_d$	Inverting Data Outputs	25/12.5

**FUNCTIONAL DESCRIPTION** — The 'F258 is a quad 2-input multiplexer with 3-state outputs. It selects four bits of data from two sources under control of a common Select input (S). When the Select input is LOW, the  $I_{0x}$  inputs are selected and when Select is HIGH, the  $I_{1x}$  inputs are selected. The data on the selected inputs appears at the outputs in inverted form. The 'F258 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$$\begin{split} \bar{Z}_a &= \overline{OE} \bullet (I_{1a} \bullet S + I_{0a} \bullet \bar{S}) \\ \bar{Z}_c &= \overline{OE} \bullet (I_{1c} \bullet S + I_{0c} \bullet \bar{S}) \\ \end{split}$$

When the Output Enable input  $(\overline{OE})$  is HIGH, the outputs are forced to a high impedance OFF state. If the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.


	OUTPUT ENABLE	SELECT INPUT	DATA INPUTS		OUTPUTS							
	ŌE	S	lo	l1	Ī							
	Н	х	х	Х	Z							
	L	н	Х	L	н							
	L	н	X	н	L							
Ì	L	L	L	Х	н							
	L	L	н	Х	L							

# TRUTH TABLE

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial Z = High Impedance



# LOGIC DIAGRAM

SYMBOL	PARAMETE	R	1	54F/74F		UNITS	CONDITIONS	
01111D0L			Min	Тур	Max		CONDITIONS	
		HIGH		5.8			$V_{CC} = Max; S, I_{1x} = 4.5 V$ $\overline{OE}, I_{0x} = Gnd$	
lcc	Power Supply Current	LOW		14		mA	$\frac{V_{CC} = Max; I_{1x} = 4.5 V}{\overline{OE}, I_{0x}, S = Gnd}$	
		OFF		16.8			$\frac{V_{CC} = Max; S, I_{0x} = Gnd}{\overline{OE}, I_{1x} = 4.5 V}$	

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

the of the second the second

# AC CHARACTERISTICS: See Section 2 for waveforms and load configurations


			54F	74F		
SYMBOL	PARAMETER	$ \begin{array}{l} {\sf T}_{\sf A}=+25^{\circ}{\rm C},\\ {\sf V}_{\sf CC}=+5.0~{\sf V}\\ {\sf C}_{\sf L}=15~{\sf pF} \end{array} $	T <sub>A</sub> , V <sub>CC</sub> = MIL C <sub>L</sub> = 50 pF	$\begin{array}{l} T_{A},  V_{CC} = \\ COM \\ C_{L} = 50   \text{pF} \end{array}$	UNITS	FIG. NO.
		Min Typ Max	Min Max	Min Max		
tplh tphl	Propagation Delay I <sub>n</sub> to Z̄ <sub>n</sub>	2.9 2.8			ns	2-17 2-18
tplh tphL	Propagation Delay S to Z <sub>n</sub>	6.3 6.2			ns	2-17 2-23
tpzh tpzL	Output Enable Time				ns	2-25 2-26 2-27
tphz tplz	Output Disable Time*				ns	2-25 2-26 2-27

. . . . . . .

'C<sub>L</sub> = 5 pF

Ĵ,

# CONNECTION DIAGRAM



4


280

# 9-BIT PARITY GENERATOR/CHECKER

54F/74F280

DESCRIPTION - The 'F280 is a high speed parity generator/checker that accepts nine bits of input data and detects whether an even or an odd number of these inputs is HIGH. If an even number of inputs is HIGH, the Sum Even output is HIGH. If an odd number is HIGH, the Sum Even output is LOW. The Sum Odd output is the complement of the Sum Even output.

# LOGIC SYMBOL



# **ORDERING CODE:** See Section 5

	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	V <sub>CC</sub> = +5.0 V ±10%, T <sub>A</sub> = -55°C to +125°C	_ РК <b>G</b> ТҮРЕ 9А 6А	
Plastic DIP (P)	74F280PC		9A	
Ceramic DIP (D)	74F280DC	54F280DM	6A	
Flatpak (F)	74F280FC	54F280FM	31	

# INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
lo — la	Data Inputs	0.5/0.375
Σο	Odd Parity Output	25/12.5
ΣΕ	Even Parity Output	25/12.5

# **TRUTH TABLE**


NUMBER OF INPUTS 0 — I8 THAT ARE HIGH	Ουτ	PUTS
I0 - I8 THAT ARE HIGH	$\Sigma$ EVEN	Σ ODD
0, 2, 4, 6, 8,	н	L
1, 3, 5, 7, 9	L	н

H = HIGH Voltage Level

L = LOW Voltage Level

# 4-85

------



# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54F/74F			UNITS	CONDITIONS	
		Min	Тур	Max			
lcc	Power Supply Current		25		mA	V <sub>CC</sub> = Max	

# AC CHARACTERISTICS: See Section 2 for waveforms and load configurations

	-	54F/74F	54F	74F		
SYMBOL PARAMETER		$T_A = +25^{\circ}C,$ $V_{CC} = +5.0 V$ $C_L = 15 pF$	+	$T_{A}, V_{CC} = COM$ $C_{L} = 50 \text{ pF}$ UNITS		FIG. NO.
		Min Typ Max	Min Max	Min Max		
tplh tphl	Propagation Delay $I_n$ to $\Sigma_E$	12.5 10.5			ns	2-17 2-23
tplh tphl	Propagation Delay In to Σο	12.5 10.5			ns	2-17 2-23

# CONNECTION DIAGRAM

S1 1

B1 2

A1 3

S0 4

A0 5

B<sub>0</sub>6

C<sub>0</sub>7 GND 8 283

16 Vcc

15 B2

14 A2

13 S2

12 A3

11 B<sub>3</sub>

10 S3

9 C4

# 54F/74F283

# 4-BIT BINARY FULL ADDER

(With Fast Carry)

**DESCRIPTION**—The 'F283 high speed 4-bit binary full adder with internal carry lookahead accepts two 4-bit binary words  $(A_0 - A_3, B_0 - B_3)$  and a Carry input  $(C_0)$ . It generates the binary Sum outputs  $(S_0 - S_3)$  and the Carry output  $(C_4)$  from the most significant bit. The 'F283 will operate with either active HIGH or active LOW operands (positive or negative logic).


# ORDERING CODE: See Section 5

	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	V <sub>CC</sub> = +5.0 V ±5‰, T <sub>A</sub> = 0°C to +70°C	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	ТҮРЕ
Plastic DIP (P)	74F283PC		9B
Ceramic DIP (D)	74F283DC	54F283DM	6B
Flatpak (F)	74F283FC	54F283FM	4L

# INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
A0-A3	A Operand Inputs	0.5/0.375
B <sub>0</sub> — B <sub>3</sub>	B Operand Inputs	0.5/0.375
C <sub>0</sub>	Carry Input	0.5/0.375
S <sub>0</sub> — S <sub>3</sub>	Sum Outputs	25/12.5
C4	Carry Output	25/12.5

# LOGIC SYMBOL




**FUNCTIONAL DESCRIPTION** — The 'F283 adds two 4-bit binary words (A plus B) plus the incoming carry  $C_0$ . The binary sum appears on the Sum ( $S_0 - S_3$ ) and outgoing carry ( $C_4$ ) outputs. The binary weight of the various inputs and outputs is indicated by the subscript numbers, representing powers of two.


Interchanging inputs of equal weight does not affect the operation. Thus  $C_0$ ,  $A_0$ ,  $B_0$  can be arbitrarily assigned to pins 5, 6 and 7. Due to the symmetry of the binary add function, the 'F283 can be used either with all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). Note that if  $C_0$  is not used it must be tied LOW for active HIGH logic or tied HIGH for active LOW logic.


Example:

	Co	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	Аз	B <sub>0</sub>	B1	B <sub>2</sub>	B3	S <sub>0</sub>	S <sub>1</sub>	S2	S <sub>3</sub>	C4
Logic Levels	L	L	Н	L	н	н	L	L	н	н	н	L	L	н
Active HIGH	0	0	1	0	1	1	0	0	1	1	1	0	0	1
Active LOW	1	1	0	1	0	0	.1	1	0	0	0	1	1	0


Due to pin limitations, the intermediate carries of the 'F283 are not brought out for use as inputs or outputs. However, other means can be used to effectively insert a carry into, or bring a carry out from, an intermediate stage. *Figure a* shows how to make a 3-bit adder. Tying the operand inputs of the fourth adder (A<sub>3</sub>, B<sub>3</sub>) LOW makes S<sub>3</sub> dependent only on, and equal to, the carry from the third adder. Using somewhat the same principle, *Figure b* shows a way of dividing the 'F283 into a 2-bit and a 1-bit adder. The third stage adder (A<sub>2</sub>, B<sub>2</sub>, S<sub>2</sub>) is used merely as a means of getting a carry (C<sub>10</sub>) signal into the fourth stage (via A<sub>2</sub> and B<sub>2</sub>) and bringing out the carry from the second stage on S<sub>2</sub>. Note that as long as A<sub>2</sub> and B<sub>2</sub> are the same, whether HIGH or LOW, they do not influence S<sub>2</sub>. Similarly, when A<sub>2</sub> and B<sub>2</sub> are the same the carry into the third stage does not influence the carry out of the third stage. *Figure c* shows a method of implementing a 5-input encoder, where the inputs are equally weighted. The outputs S<sub>0</sub>, S<sub>1</sub> and S<sub>2</sub> present a binary number equal to the number of inputs I<sub>1</sub> — I<sub>5</sub> that are true. *Figure d* shows one method of implementing a 5-input majority gate. When three or more of the inputs I<sub>1</sub> — I<sub>5</sub> are true, the output M<sub>5</sub> is true.


















Fig. c 5-Input Encoder



LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Ver -- --


SYMBOL	PARAMETER		54F/74F		UNITS	CONDITIONS
01		Min	Тур	Max		
lcc	Power Supply Current		30		mA	V <sub>CC</sub> = Max Inputs = 4.5 V

# AC CHARACTERISTICS: See Section 2 for waveforms and load configurations

		54F/74F	54F	74F		
SYMBOL	PARAMETER	T <sub>A</sub> = +25°C, V <sub>CC</sub> = +5.0 V C <sub>L</sub> = 15 pF	T <sub>A</sub> , V <sub>CC</sub> = MIL C <sub>L</sub> = 50 pF	$\begin{array}{l} T_{A},V_{CC}=\\ COM\\ C_{L}=50\;pF \end{array}$	UNITS	FIG. NO.
		Min Typ Max	Min Max	Min Max		
tPLH tPHL	Propagation Delay $C_0$ to $S_n$	8.2 7.5			ns	2-17 2-23
tPLH tPHL	Propagation Delay A <sub>n</sub> or B <sub>n</sub> to S <sub>n</sub>	8.5 8.5			ns	2-17 2-23
tplH tpHL	Propagation Delay $C_0$ to $C_4$	4.7 4.7			ns	2-17 2-19
tPLH tPHL	Propagation Delay $A_n$ or $B_n$ to $C_4$	4.7 4.7			ns	2-17 2-19

# 289

# **CONNECTION DIAGRAM**



**DESCRIPTION** — The 'F289 is a high speed 64-bit RAM organized as a 16word by 4-bit array. Address inputs are buffered to minimize loading, and addresses are fully decoded on-chip. Outputs are open-collector type and are in the off (HIGH) state whenever the Chip Select ( $\overline{CS}$ ) input is HIGH. The outputs are active only in the Read mode; output data is the complement of the stored data.

inal

54F/74F289 64-BIT RANDOM ACCESS MEMORY

(With Open-Collector Outputs)


• OPEN-COLLECTOR OUTPUTS FOR WIRED-AND APPLICATIONS

- BUFFERED INPUTS MINIMIZE LOADING
- ADDRESS DECODING ON-CHIP
- DIODE CLAMPED INPUTS MINIMIZE RINGING

**ORDERING CODE:** See Section 5

	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$	ТҮРЕ
Plastic DIP (P)	74F289PC		9B
Ceramic DIP (D)	74F289DC	54F289DM	6B
Flatpak (F)	74F289FC	54F289FM	4L

# LOGIC SYMBOL



V<sub>CC</sub> = Pin 16 GND = Pin 8

# **INPUT LOADING/FAN-OUT:** See Section 2 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
A <sub>0</sub> — A <sub>3</sub>	Address Inputs	0.5/0.375
CS	Chip Select Input (Active LOW)	0.5/0.375
WE	Write Enable Input (Active LOW)	0.5/0.375
D1 — D4	Data Inputs	0.5/0.375
$\overline{O}_1 - \overline{O}_4$	Inverted Data Outputs	OC*/12.5

\*OC - Open Collector

# 4-91


# **FUNCTION TABLE**

------

IN	PUTS	OPERATION	CONDITION OF OUTPUTS
CS	WE	OPERATION	CONDITION OF OUTFORS
L	L	Write	Off (HIGH)
Н	н Х	Read Inhibit	Complement of Stored Data Off (HIGH)

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

LOGIC DIAGRAM



.....

-

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		54F/74F		UNITS	CONDITIONS
		Min	Ťур	Max		
lcc	Power Supply Current		43		mA	$V_{CC} = Max; \overline{WE}, \overline{CS} = Gnd$

# AC CHARACTERISTICS: See Section 2 for waveforms and load configurations

		54F/74F	54F	74F		
SYMBOL	PARAMETER	$T_{A} = +25^{\circ}C, \\ V_{CC} = +5.0 V \\ C_{L} = 15 \text{ pF}$	T <sub>A</sub> , V <sub>CC</sub> = MIL C <sub>L</sub> = 50 pF	$\begin{array}{l} T_{A}, \ V_{CC} = \\ COM \\ C_{L} = 50 \ pF \end{array}$	UNITS	FIG. NO.
	а.	Min Typ Max	Min Max	Min Max		
tplh tphl	Access Time, HIGH or LOW <sup>1</sup> A <sub>n</sub> to $\overline{O}_n$	20 20			ns	2-17 2-23
t <sub>PHL</sub>	Access Time <sup>1</sup> $\overline{CS}$ to $\overline{O}_n$	12			ns	2-17
t <sub>PLH</sub>	Disable Time <sup>1</sup> $\overline{CS}$ to $\overline{O}_n$	12				2-19
tphl	Recovery Time* ₩E to Ōn	12			ns	2-17
tplH	Disable Time <sup>1</sup> WE to $\overline{O}_n$	12				2-18

1.  $R_L$  = 280  $\Omega$ 

# AC OPERATING REQUIREMENTS: See Section 2 for waveforms

			54F/74	F	54	4F	74	4F		
SYMBOL	PARAMETER		= +25 c = +5			/cc = IIL		/cc = DM	UNITS	FIG. NO.
		Min	Тур	Мах	Min	Мах	Min	Max		
$\begin{array}{l} t_{s} \ (H) \\ t_{s} \ (L) \end{array}$	Setup Time, HIGH or LOW $A_n$ to $\overline{WE}$	0 0							ns	2-30
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW $A_n$ to $\overline{WE}$	0								
ts (H) ts (L)	Setup Time, HIGH or LOW $D_n$ to $\overline{WE}$	20 20							ns	2-28
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW $D_n$ to $\overline{WE}$	0								
t <sub>s</sub> (L)	Setup Time LOW CS to WE								ns	2-28
th (L)	Hold Time LOW CS to WE								ns	2-28
t <sub>w</sub> (L)	WE Pulse Width LOW	20							ns	2-29


 $*R_L = 280 \ \Omega$ 

# 54F/74F352

# DUAL 4-INPUT MULTIPLEXER

**DESCRIPTION** — The 'F352 is a very high speed dual 4-input multiplexer with Common Select inputs and individual Enable inputs for each section. It can select two bits of data from four sources. The two buffered outputs present data in the inverted (complementary) form. The 'F352 is the functional equivalent of the 'F153 except with inverted outputs.

- INVERTED VERSION OF THE 'F153
- SEPARATE ENABLES FOR EACH MULTIPLEXER
- INPUT CLAMP DIODE LIMITS HIGH SPEED TERMINATION EFFECTS




# ORDERING CODE: See Section 5

	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	V <sub>CC</sub> = +5.0 V ±5%, T <sub>A</sub> = 0° C to +70° C	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$	TYPE
Plastic DIP (P)	74F352PC		9B
Ceramic DIP (D)	74F352DC	54F352DM	6B
Flatpak (F)	74F352FC	54F352FM	4L

# INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
I <sub>0a</sub> — I <sub>3a</sub>	Side A Data Inputs	0.5/0.375
юь — Ізь	Side B Data Inputs	0.5/0.375
S <sub>0</sub> , S <sub>1</sub>	Common Select Inputs	0.5/0.375
Ēa	Side A Enable Input (Active LOW)	0.5/0.375
Ēb	Side B Enable Input (Active LOW)	0.5/0.375
$\overline{Z}_a, \overline{Z}_b$	Multiplexer Outputs (Inverted)	25/12.5

# LOGIC SYMBOL



## 4-94

**FUNCTIONAL DESCRIPTION** — The 'F352 is a dual 4-input multiplexer. It selects two bits of data from up to four sources under the control of the common Select inputs (S<sub>0</sub>, S<sub>1</sub>). The two 4-input multiplexer circuits have individual active LOW Enables ( $\overline{E}_a$ ,  $\overline{E}_b$ ) which can be used to strobe the outputs independently. When the Enables ( $\overline{E}_a$ ,  $\overline{E}_b$ ) are HIGH, the corresponding outputs ( $\overline{Z}_a$ ,  $\overline{Z}_b$ ) are forced HIGH.

4-95

The logic equations for the outputs are shown below:

$$\begin{split} \overline{Z}_a &= \overline{E}_a \bullet (I_{0a} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1a} \bullet \overline{S}_1 \bullet S_0 + I_{2a} \bullet S_1 \bullet \overline{S}_0 + I_{3a} \bullet S_1 \bullet S_0) \\ \overline{Z}_b &= \overline{E}_b \bullet (I_{0b} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1b} \bullet \overline{S}_1 \bullet S_0 + I_{2b} \bullet S_1 \bullet \overline{S}_0 + I_{3b} \bullet S_1 \bullet S_0) \end{split}$$

The 'F352 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select inputs. A less obvious application is as a function generator. The 'F352 can generate two functions of three variables. This is useful for implementing highly irregular random logic.

	LECT PUTS		INP	UTS	OUTPUT		
S <sub>0</sub>	S1	Ē	lo	11	I2	l3	Ī
х	х	н	х	Х	х	х	н
L	L	L	L	Х	Х	Х	н
L	L	L	н	Х	Х	Х	L
н	L	L	х	L	х	х	н
н	L	L	х	н	х	х	L
L	н	L	Х	Х	L	Х	н
L	н	L	Х	Х	н	Х	L
Н	н	L	Х	Х	Х	L	н
н	н	L	Х	х	х	н	L

# TRUTH TABLE


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

4-96

# LOGIC DIAGRAM




# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		54F/74F		UNITS	CONDITIONS	
		Min	Тур	Max			
lcc	Power Supply Current		8.0		mA	V <sub>CC</sub> = Max; V <sub>IN</sub> = Gnd	

# AC CHARACTERISTICS: See Section 2 for waveforms and load configurations

		54F/74F	54F	74F		FIG. NO.
SYMBOL	PARAMETER	$T_{A} = +25^{\circ}C, V_{CC} = +5.0 V C_{L} = 15 \text{ pF}$	T <sub>A</sub> , V <sub>CC</sub> = MIL C <sub>L</sub> = 50 pF	$\begin{array}{c} T_{A},V_{CC}=\\ COM\\ C_{L}=50\ pF \end{array}$	UNITS	
		Min Typ Max	Min Max	Min Max		
tplh tphl	Propagation Delay $S_n$ to $\overline{Z}_n$	6.3 6.2			ns	2-17 2-23
tplh tphl	Propagation Delay $\overline{E}_n$ to $\overline{Z}_n$	4.6 4.5			ns	2-17 2-19
tplh tphl	Propagation Delay I <sub>n</sub> to Z̄ <sub>n</sub>	2.9 2.8			ns	2-17 2-18



# INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions

74F353FC

54F/74F353


PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
I <sub>0a</sub> — I <sub>3a</sub>	Side A Data Inputs	0.5/0.375
Іоь — Ізь	Side B Data Inputs	0.5/0.375
S <sub>0</sub> , S <sub>1</sub>	Common Select Inputs	0.5/0.375
S0, S1 OEa	Side A Output Enable Input (Active LOW)	0.5/0.375
$\overline{OE}_{b}$ $\overline{Z}_{a}, \overline{Z}_{b}$	Side B Output Enable Input (Active LOW)	0.5/0.375
Z̄a, Z̄b	3-State Outputs (Inverted)	25/12.5

54F353FM

4L

# LOGIC SYMBOL

(**F**)



4-97

CONNECTION DIAGRAM

**FUNCTIONAL DESCRIPTION** — The 'F353 contains two identical 4-input multiplexers with 3-state outputs. They select two bits from four sources selected by common Select inputs (S<sub>0</sub>,S<sub>1</sub>). The 4-input multiplexers have individual Output Enable( $\overline{OE}_a$ ,  $\overline{OE}_b$ ) inputs which, when HIGH, force the outputs to a high impedance (high Z) state. The logic equations for the outputs are shown below:

$$\overline{Z}_{a} = \overline{OE}_{a} \bullet (I_{0a} \bullet \overline{S}_{1} \bullet \overline{S}_{0} + I_{1a} \bullet \overline{S}_{1} \bullet S_{0} + I_{2a} \bullet S_{1} \bullet \overline{S}_{0} + I_{3a} \bullet S_{1} \bullet S_{0})$$
  
$$\overline{Z}_{b} = \overline{OE}_{b} \bullet (I_{0b} \bullet \overline{S}_{1} \bullet \overline{S}_{0} + I_{1b} \bullet \overline{S}_{1} \bullet S_{0} + I_{2b} \bullet S_{1} \bullet \overline{S}_{0} + I_{3b} \bullet S_{1} \bullet S_{0})$$

If the outputs of 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.

1	NPUTS		тs	OUTPUT ENABLE	OUTPUT		
S <sub>0</sub>	S1	lo	11	l2	13	ŌĒ	Z
х	Х	х	х	х	х	н	( <b>Z</b> )
L	L	L	Х	Х	Х	L	н
L	L	н	Х	Х	Х	L	L
н	L	x	L	Х	х	L	н
н	L	x	н	х	х	L	L
L	н	X	Х	L	Х	L.	Н
L	н	X	Х	н	Х	L	L
H	н	X	Х	Х	L	L	н
н	н	X	X	х	н	L	L

**TRUTH TABLE** 


Address inputs S<sub>0</sub> and S<sub>1</sub> are common to both sections.

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

(Z) = High Impedance



# LOGIC DIAGRAM

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER		54F/74F		UNITS	CONDITIONS	
0		Min	Тур	Max	••••••		
4		HIGH		8.0			$I_n, S_n, \overline{OE}_n = Gnd$
	Power Supply Current	OFF		15.3		mA	$ \begin{array}{c c} I_n, S_n = Gnd \\ \hline OE_n = 4.5 V \end{array} V_{CC} = Max $

# AC CHARACTERISTICS: See Section 2 for waveforms and load configurations

		54F/74F	54F	74F		
SYMBOL	PARAMETER	$T_A = +25^{\circ}C,$ $V_{CC} = +5.0 V$ $C_L = 15 pF$	TA, VCC = MIL CL = 50 pF	T <sub>A</sub> , V <sub>CC</sub> = COM C <sub>L</sub> = 50 pF	UNITS	FIG. NO.
		Min Typ Max	Min Max	Min Max		
tPLH tPHL	Propagation Delay $S_n$ to $\overline{Z}_n$	6.3 6.2			ns	2-17 2-23
tPLH tPHL	Propagation Delay $I_n$ to $\overline{Z}_n$	2.9 2.8			ns	2-17 2-18
tpzh tpzL	Output Enable Time				ns	2-25 2-26 2-27
tphz tpLz	Output Disable Time*				ns	2-25 2-26 2-27

 $C_L = 5 \text{ pF}$ 

# **CONNECTION DIAGRAM**



54F/74F373 OCTAL TRANSPARENT LATCH

(With 3-State Outputs)

# **DESCRIPTION** — The 'F373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable $(\overline{OE})$ is LOW. When $\overline{OE}$ is HIGH the bus output is in the high impedance state.

# LOGIC SYMBOL ate. $3 \ 4 \ 7 \ 8 \ 13 \ 14 \ 17 \ 18$ 11 - 00E $00 \ 01 \ 02 \ 03 \ 04 \ 05 \ 06 \ 07$ E $2 \ 5 \ 6 \ 9 \ 12 \ 15 \ 16 \ 19$ $V_{CC} = Pin \ 20$

**ORDERING CODE:** See Section 5


EIGHT LATCHES IN A SINGLE PACKAGE
 3-STATE OUTPUTS FOR BUS INTERFACING

	COMMERCIAL GRADE	MILITARY GRADE	PKG	1-0 OE 00 01 02 03 04 05 06 07
PKGS	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	V <sub>CC</sub> = +5.0 V ±10%, T <sub>A</sub> = -55°C to +125°C	ТҮРЕ	2 5 6 9 12 15 16 19
Plastic DIP (P)	74F373PC		9Z	
Ceramic DIP (D)	74F373DC	54F373DM	4E	
Flatpak (F)	74F373FC	54F373FM	4F	V <sub>CC</sub> = Pin 20 GND = Pin 10

# INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
D <sub>0</sub> — D <sub>7</sub>	Data Inputs	0.5/0 375
LE	Latch Enable Input (Active HIGH)	0.5/0.375
LE OE	Output Enable Input (Active LOW)	0.5/0.375
O0 — O7	3-State Latch Outputs	25/12.5

**FUNCTIONAL DESCRIPTION** — The 'F373 contains eight D-type latches with 3-state output buffers. When the Latch Enable (LE) input is HIGH, data on the  $D_n$  inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-state buffers are controlled by the Output Enable ( $\overline{OE}$ ) input. When  $\overline{OE}$  is LOW, the buffers are in the bi-state mode. When  $\overline{OE}$  is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

# **DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE** (unless otherwise specified)

SYMBOL	PARAMETER		54F/74F		UNITS	CONDITIONS	
		Min	Тур	Мах	•		
lcc	Power Supply Current (All Outputs OFF)		35	55	mA	$V_{CC} = Max, \overline{OE} = 4.5 V$ D <sub>n</sub> , LE = Gnd	

# AC CHARACTERISTICS: See Section 2 for waveforms and load configurations

		.54F/74F		54	4F	74	4F			
SYMBOL	PARAMETER	Vcc	= +25 c = +5 _ = 15	.0 V	м	/cc = IIL 50 pF	C	/cc = DM 50 pF	UNITS	FIG. NO.
		Min	Тур	Max	Min	Мах	Min	Max		
tplh tphl	Propagation Delay D <sub>n</sub> to O <sub>n</sub>	2.0 1.0	4.3 2.7	6.5 4.5					ns	2-17 2-19
tplh tphl	Propagation Delay LE to O <sub>n</sub>	4.0 2.0	9.2 4.2	13 6.5					ns	2-17 2-21
tpzh tpzl	Output Enable Time	3.0 3.0	6.8 6.0	11 10					ns	2-25 2-26 2-27
tphz tplz	Output Disable Time*	3.0 3.0	5.7 6.2	9.0 9.0					ns	2-25 2-26 2-27


 $*C_{L} = 5.0 \, pF$ 


SYMBOL	PARAMETER	5	54F/74F			54F		4F		
			= +25 c = +5	,	T <sub>A</sub> , V <sub>CC</sub> = MIL		T <sub>A</sub> , V <sub>CC</sub> = COM		UNITS	FIG. NO.
		Min	Тур	Max	Min	Max	Min	Мах		
$\begin{array}{c} t_{s} \ (H) \\ t_{s} \ (L) \end{array}$	Setup Time, HIGH or LOW $D_n$ to LE	2.0 2.0							ns	2-29
$t_h (H) \\ t_h (L)$	Hold Time, HIGH or LOW $D_n$ to LE	3.0 3.0							ns	2-29
tw (H)	LE Pulse Width HIGH	6.0							ns	2-21

# AC OPERATING REQUIREMENTS: See Section 2 for waveforms


# 4-103








LOGIC SYMBOL





- EDGE-TRIGGERED D-TYPE INPUTS
- BUFFERED POSITIVE EDGE-TRIGGERED CLOCK
- 3-STATE OUTPUTS FOR BUS ORIENTED APPLICATIONS

54F/74F374

OCTAL D-TYPE FLIP-FLOP

(With 3-State Outputs)

**ORDERING CODE:** See Section 5


mon to all flip-flops.

r	COMMERCIAL GRADE	MILITARY GRADE	PKG	- 3 4 7 8 13 14 17 18
PKGS	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	TYPE	D <sub>0</sub> D <sub>1</sub> D <sub>2</sub> D <sub>3</sub> D <sub>4</sub> D <sub>5</sub> D <sub>6</sub> D <sub>7</sub> 11 CP
Plastic DIP (P)	74F374PC		9Z	1O OE 00 01 02 03 04 05 06 07
Ceramic DIP (D)	74F374DC	54F374DM	4E	2 5 6 9 12 15 16 19 V <sub>CC</sub> = Pin 20
Flatpak (F)	74F374FC	54F374FM	4F	GND = Pin 10

# INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
D <sub>0</sub> — D <sub>7</sub>	Data Inputs	0.5/0.375
CP	Clock Pulse Input (Active Rising Edge)	0.5/0.375
ŌĒ	3-State Output Enable Input (Active LOW)	0.5/0.375
O <sub>0</sub> — O <sub>7</sub>	3-State Outputs	25/12.5

# LOGIC DIAGRAM



**FUNCTIONAL DESCRIPTION** — The 'F374 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-state true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable ( $\overline{OE}$ ) LOW, the contents of the eight flip-flops are available at the outputs. When the  $\overline{OE}$  is HIGH, the outputs go to the high impedance state. Operation of the  $\overline{OE}$  input does not affect the state of the flip-flops.

Т	-			
INP	UTS	ου		
Dn	Dn CP		On	
н	7	L	н	н≖н
X	L J X X		L Z	L = L X = Ir Z = H

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

Z = High Impedance

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		54F/74F		UNITS	CONDITIONS		
		Min	Тур	Мах				
Icc	Power Supply Current (All Outputs OFF)	·.,	55	86	mA	$\frac{V_{CC} = Max, D_n = Gnd}{\overline{OE} = 4.5 V}$		


AC CHARACTERISTICS: See Section 2 for waveforms and load configurations

			54F/74	F	5	4F	7	4F			
SYMBOL	PARAMETER	$ \begin{array}{c} T_{A} = +25^{\circ}C, \\ V_{CC} = +5.0 \ V \\ C_{L} = 15 \ pF \end{array} $			TA, V <sub>CC</sub> = MIL C <sub>L</sub> = 50 pF		$T_{A}, V_{CC} = COM$ $C_{L} = 50 \text{ pF}$		UNITS	FIG. NO.	
. * .		Min	Тур	Мах	Min.	Max	Min	Max		х. х. 1	
f <sub>max</sub>	Maximum Clock Frequency								MHz	2-17/21	
tplh tphl	Propagation Delay CP to O <sub>n</sub>	3.0 3.0	5.5 5.5	9.0 9.0				- 10 - 1	ns	2-17 2-21	
tpzh tpzL	Output Enable Time	3.0 3.0	6.5 6.5	10 10				- <sup>-</sup>	ns	2-25 2-26 2-27	
tphz tplz	Output Disable Time*	3.0 3.0	5.5 4.5	8.0 7.0		, ,			ns	2-25 2-26 2-27	

# AC OPERATING REQUIREMENTS: See Section 2 for waveforms

SYMBOL		54F/74F T <sub>A</sub> = +25°C, V <sub>CC</sub> = +5.0 V			5	4F	74F			
	PARAMETER				T <sub>A</sub> , V <sub>CC</sub> = MIL		T <sub>A</sub> , V <sub>CC</sub> = COM		UNITS	FIG. NO.
		Min	Тур	Max	Min	Мах	Min	Max		
$\begin{array}{c} t_{s} \ (H) \\ t_{s} \ (L) \end{array}$	Setup Time, HIGH or LOW Dn to CP	2.0 2.0			е С. с. с.				ns	2-20
$\begin{array}{c} t_{h}\left(H\right)\\ t_{h}\left(L\right)\end{array}$	Hold Time, HIGH or LOW D <sub>n</sub> to CP	2.0 2.0								2-20
$\begin{array}{c} t_{w} \ (H) \\ t_{w} \ (L) \end{array}$	CP Pulse Width, HIGH or LOW	7.0							ns	2-21

\*CL = 5 pF



# INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
Ē	Enable Input (Active LOW)	0.5/0.375
$D_0 - D_3$	Data Inputs	0.5/0.375
CP	Clock Pulse Input (Active Rising Edge)	0.5/0.375
$Q_0 - Q_3$	Flip-flop Outputs	25/12.5
$\frac{Q_0-Q_3}{\overline{Q}_0-\overline{Q}_3}$	Complement Outputs	25/12.5

**FUNCTIONAL DESCRIPTION** — The 'F379 consists of four edge-triggered D-type flip-flops with individual D inputs and Q and Q outputs. The Clock (CP) and Enable  $(\vec{E})$  inputs are common to all flip-flops. When the  $\vec{E}$  input is HIGH, the register will retain the present data independent of the CP input. The D<sub>n</sub> and  $\vec{E}$  inputs can change when the clock is in either state, provided that the recommended setup and hold times are observed.

	INPU	тѕ	OUTPUTS					
Ē	СР	Dn	Qn	<b>Q</b> n				
H L L	5 55	X H L	No Change H L	No Change L H				


# TRUTH TABLE

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

# LOGIC DIAGRAM



# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		54F/74F		UNITS	CONDITIONS		
		Min	Тур	Max				
lcc	Power Supply Current		27		mA	$V_{CC} = Max; D, \overline{E} = Gnd$ $CP = \mathbf{J}$		


# AC CHARACTERISTICS: See Section 2 for waveforms and load configurations

		54F/74F	54F	74F		
SYMBOL	PARAMETER	$ \begin{array}{c} T_{A} = +25^{\circ}C, \\ V_{CC} = +5.0 \ V \\ C_{L} = 15 \ pF \end{array} $	T <sub>A</sub> , V <sub>CC</sub> = MIL C <sub>L</sub> = 50 pF	$\begin{array}{l} T_{A}, \ V_{CC} = \\ COM \\ C_{L} = 50 \ pF \end{array}$	UNITS	FIG. NO.
		Min Typ Max	Min Max	Min Max		
f <sub>max</sub>	Maximum Clock Frequency	110 150			MHz	2-17/21
tplh tphl	Propagation Delay CP to Q <sub>n</sub>	6.1 6.3			ns	2-17 2-21

# AC OPERATING REQUIREMENTS: See Section 2 for waveforms

			1F	54	4F	74	4F		
SYMBOL	PARAMETER	$T_A = +2$ $V_{CC} = +$		T <sub>A</sub> , V <sub>CC</sub> = MIL		/cc = DM	UNITS	FIG. NO.	
		Min Typ	Max	Min	Max	Min	Max		
ts(H) ts(L)	Setup Time, HIGH or LOW $D_{n}$ to CP	3.0 3.0						ns	
$t_{h_{i}}(H)$ $t_{h_{i}}(L)$	Hold Time, HIGH or LOW $D_n$ to CP	2.0 2.0						ns	2-20
$t_s$ (H) $t_s$ (L)	Setup Time, H1GH or LOW Ē to CP	5.0 6.0						ns	
$t_{h_{-}}(H) = t_{h_{-}}(L)$	Hold Time, HIGH or LOW Ē to CP	0 0						ns	
t <sub>w</sub> (L)	CP Pulse Width LOW	4.5						ns	2-21

# **CONNECTION DIAGRAM**



**DESCRIPTION** — The 'F533 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable  $(\overline{OE})$  is LOW. When  $\overline{OE}$  is HIGH the bus output is in the high impedance state. The 'F533 is the same as the 'F373, except that the outputs are inverted. For description and logic diagram please see the 'F373 data sheet.

54F/74F533

OCTAL TRANSPARENT LATCH

(With 3-State Outputs)

# • EIGHT LATCHES IN A SINGLE PACKAGE

# • 3-STATE OUTPUTS FOR BUS INTERFACING

**ORDERING CODE:** See Section 5

OUPEUN				11 LE
	COMMERCIAL GRADE	MILITARY GRADE	РКС	1O OE
PKGS	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C} \text{ to} + 125^{\circ}\text{C}$	ТҮРЕ	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Plastic DIP (P)	74F533PC		9Z	
Ceramic DIP (D)	74F533DC	54F533DM	4E	V <sub>CC</sub> = Pin 20
Flatpak (F)	74F533FC	54F533FM	4F	GND = Pin 10

# INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54F/74F</b> HIGH/LOW
D0 D7	Data Inputs	0.5/0.375
LE	Latch Enable Input (Active HIGH)	0.5/0.375
ŌĒ	Output Enable Input (Active LOW)	0.5/0.375
$\overline{O}_0 - \overline{O}_7$	Complementary 3-State Outputs	25/12.5

LOGIC SYMBOL

D0 D1 D2 D3 D4 D5 D6 D7

SYMBOL	PARAMETER		54F/74F		UNITS	CONDITIONS	
••••••		Min	Тур	Max	UNITS	CONDITIONO	
lcc	Power Supply Current (All Outputs OFF)		35		mA	$V_{CC} = Max, \overline{OE} = 4.5 V$ D <sub>n</sub> , LE = Gnd	

# AC CHARACTERISTICS: See Section 2 for waveforms and load configurations


		54F/74F	54F	74F		
SYMBOL	PARAMETER	$T_A = +25^{\circ}C,$ $V_{CC} = +5.0 V$ $C_L = 15 pF$	T <sub>A</sub> , V <sub>CC</sub> = MIL C <sub>L</sub> = 50 pF	$\begin{array}{l} T_{A}, \ V_{CC} = \\ COM \\ C_{L} = 50 \ pF \end{array}$	UNITS	FIG. NO.
		Min Typ Max	Min Max	Min Max		
tplh tphl	Propagation Delay $D_n$ to $\overline{O}_n$	5.3 3.7			ns	2-17 2-18
tPLH tPHL	Propagation Delay LE to On	9.2 4.2			ns	2-17 2-21
tpzh tpzL	Output Enable Time	· · · ·			ns	2-25 2-26 2-27
tPHZ tPLZ	Output Disable Time*				ns	2-25 2-26 2-27

# AC OPERATING REQUIREMENTS: See Section 2 for waveforms

			54F/74	F	54	4F	74	ŧF		
SYMBOL	PARAMETER		= +25 c = +5	,		/cc = IL		/cc = DM	UNITS	FIG. NO.
		Min	Тур	Max	Min	Max	Min	Max		
$\begin{array}{c} t_{s} \ (H) \\ t_{s} \ (L) \end{array}$	Setup Time, HIGH or LOW $D_n$ to LE	3.0 3.0							ns	2-29
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW $D_n$ to LE	2.0 2.0							ns	2-29
$t_{W}(H)$	LE Pulse Width HIGH	6.0							ns	2-21

 $^{*}C_{L} = 5.0 \text{ pF}$ 

CONNECTION DIAGRAM



liminan DESCRIPTION - The F534 is a high speed, low power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A buffered Clock (CP) and Output Enable (OE) are common to all flip-flops. The 'F534 is the same as the 'F374 except that the outputs are inverted.

54F/74F534 OCTAL D-TYPE FLIP-FLOP

(With 3-State Outputs)

- EDGE-TRIGGERED D-TYPE INPUTS
- BUFFERED POSITIVE EDGE-TRIGGERED CLOCK
- 3-STATE OUTPUTS FOR BUS ORIENTED APPLICATIONS

ORDERING	G CODE: See Section 5			D <sub>0</sub> D <sub>1</sub> D <sub>2</sub> D <sub>3</sub> D <sub>4</sub> D <sub>5</sub> D <sub>6</sub> D <sub>7</sub>
	COMMERCIAL GRADE	MILITARY GRADE	РКС	1
PKGS	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	TYPE	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
Plastic DIP (P)	74F534PC		9Z	2 5 6 9 12 15 16 19
Ceramic DIP (D)	74F534DC	54F534DM	4E	V <sub>CC</sub> = Pin 20 GND = Pin 10
Flatpak (F)	74F534FC	54F534FM	4F	

# INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitons

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
D <sub>0</sub> — D <sub>7</sub>	Data Inputs	0.5/0.375
CP	Clock Pulse Input (Active Rising Edge)	0.5/0.375
ÕĒ	3-State Output Enable Input (Active LOW)	0.5/0.375
$\overline{O_0} - \overline{O}_7$	Complementray 3-State Outputs	25/12.5

4-110

LOGIC SYMBOL



17 18 **FUNCTIONAL DESCRIPTION** — The 'F534 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-state true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable ( $\overline{OE}$ ) LOW, the contents of the eight flip-flops are available at the outputs. When the  $\overline{OE}$  is HIGH, the outputs go to the high impedance state. Operation of the  $\overline{OE}$  input does not affect the state of the flip-flops.

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54F/74F		UNITS	CONDITIONS	
		Min	Тур	Max	UNITS	
lcc	Power Supply Current (All Outputs OFF)		55		mA	$\frac{V_{CC}}{OE} = Max, D_n = Gnd$ $OE = 4.5 V$

# AC CHARACTERISTICS: See Section 2 for waveforms and load configurations

		54F/74F	54F	74F				
SYMBOL	PARAMETER	$T_A = +25^{\circ} C,$ $V_{CC} = +5.0 V$ $C_L = 15 pF$	T <sub>A</sub> , V <sub>CC</sub> = MIL C <sub>L</sub> = 50 pF	T <sub>A</sub> , V <sub>CC</sub> = COM C <sub>L</sub> = 50 pF	UNITS	FIG. NO.		
		Min Typ Max	Min Max	Min Max				
f <sub>max</sub>	Maximum Clock Frequency				MHz	2-17/21		
tрін tрні	Propagation Delay CP to O <sub>n</sub>	5.5 5.5			ns	2-17 2-21		
tPZH tPZL	Output Enable Time	6.5 6.5			ns	2-25 2-26 2-27		
tpHZ tpLZ	Output Disable Time*	5.5 4.5			ns	2-25 2-26 2-27		

# AC OPERATING REQUIREMENTS: See Section 2 for waveforms


		5	54F/74F 54F 74F							
SYMBOL	PARAMETER		= +25 c = +5	,		/cc = IL		/cc = DM	UNITS	FIG. NO.
		Min	Тур	Мах	Min	Мах	Min	Max		
ts (H) ts (L)	Setup Time, HIGH or LOW D <sub>n</sub> to CP	2.0 2.0							ns	2-20
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW D <sub>n</sub> to CP	2.0 2.0								
$\begin{array}{l} t_{w} \ (H) \\ t_{w} \ (L) \end{array}$	CP Pulse Width, HIGH or LOW	7.0 6.0							ns	2-21

 $^{*}C_{L} = 5 \text{ pF}$ 

**CONNECTION DIAGRAM** 

(With 3-State Outputs)

**DESCRIPTION** — The 'F537 is a one-of-ten decoder/demultiplexer with four active-HIGH BCD inputs and ten mutually exclusive outputs. A polarity control input determines whether the outputs are active-LOW or active-HIGH. The 'F537 has 3-state outputs, and a HIGH signal on the Output Enable( $\overline{OE}$ ) input forces all outputs to the high impedance state. Two input enables, active-HIGH E<sub>2</sub> and active-LOW  $\overline{E}_1$ , are available for demultiplexing data to the selected output in either non-inverted or inverted form. Input codes greater than BCD nine cause all outputs to go to the inactive state (i.e., same polarity as the P input).




**ORDERING CODE:** See Section 5

	COMMERCIAL GRADE MILITARY GRADE		РКС	
PKGS	V <sub>CC</sub> = +5.0 V ±5%, T <sub>A</sub> = 0°C to +70°C	V <sub>CC</sub> = +5.0 V ±10%, T <sub>A</sub> = -55°C to +125°C	TYPE	GN
Plastic DIP (P)	74F537PC		9Z	
Ceramic DIP (D)	74F537DC	54F537DM	4E	
Flatpak (F)	74F537FC	54F537FM	4F	

# INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
A0 - A3	Address Inputs	0.5/0.375
Ē1	Enable Input (Active LOW)	0.5/0.375
E <sub>2</sub>	Enable Input (Active HIGH)	0.5/0.375
E <sub>2</sub> OE	Output Enable Input (Active LOW)	0.5/0.375
Р	Polarity Control Input	0.5/0.375
O <sub>0</sub> — O <sub>9</sub>	3-State Outputs	25/12.5

# LOGIC SYMBOL




4-112

TRUTH TABLE																	
FUNCTION	INPUTS								OUTPUTS								
	ŌĒ	Ē1	E2	A <sub>3</sub>	A <sub>2</sub>	A1	<b>A</b> 0	O0	01	O2	O3	O4	O5	O6	07	O8	O9
High Impedance	н	Х	Х	х	Х	х	Х	Z	Z	Z	Z	Z	Z	Z	Z	Z	Ζ
Disable	L	н Х	X L	X X	X X	x x	X X	Outputs Equal P Input									
Active-HIGH Output (P = L)				L L L L L L H H H H	LLLL HHHH LLXH	L L H H L L H H L L H X	L H L H L H L H X X		L H L L L L L L L L L	L L H L L L L L L L L L	L L L H L L L L L L L L L	L L L H L L L L L L					
Active-LOW Output (P = H)			IIII IIII IIII	L L L L L L H H H H		LLHH LLHH LLHX	LHLH LHLH LHXX		T-TI TITI TI-T	TITI TITI TITI	TIII IIII IIII	TIII JIII IIII	TIII ILII IIII	TIII IIII IIII		TIIL IIII JIII	IILI IIII IIII

TRUTH TARLE

H = High Voltage Level L = Low Voltage Level X = Immaterial Z = High Impedance

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.


# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		54F/74F		UNITS	CONDITIONS			
•••••••		Min	Тур	Max	00				
lcc	Power Supply Current (All Outputs OFF)		44		mA	$A_0 - A_3$ , $\overline{E}_1 = Gnd$ $\overline{OE}$ , $E_2$ , $P = HIGH$			

# AC CHARACTERISTICS: See Section 2 for waveforms and load configurations

SYMBOL	PARAMETER	$54F/74F \\ T_A = +25^{\circ}C, \\ V_{CC} = +5.0 V \\ C_L = 15 pF \\ Min Typ Max$	<b>54F</b> T <sub>A</sub> , V <sub>CC</sub> = MIL C <sub>L</sub> = 50 pF Min Max	 UNITS	FIG. NO.
tPLH tPHL	Propagation Delay A <sub>n</sub> to O <sub>n</sub>	12.5 11.5		ns	2-17
tPLH tPHL	Propagation Delay $\overline{E}_1$ to $O_n$	11.5 11			2-23
tPLH tPHL	Propagation Delay E <sub>2</sub> to O <sub>n</sub>	14 14.5		ns	2-17
tPLH tPHL	Propagation Delay P to O <sub>n</sub>	13 12			2-23
tPZH tPZL	Output Enable Time OE to On	5.0 5.5		ns	2-25 2-26
tPHZ tPLZ	Output Disable Time* OE to On	5.0 5.0			2-27

 $^{*}C_{L} = 5.0 \text{ pF}$ 



54F/74F538

1-of-8 DECODER


ORDERING	CODE:	See	Section	5
----------	-------	-----	---------	---

0112 21111			1 <sup>14</sup> 1 <sup>2</sup> 3	
PKGS	$\label{eq:COMMERCIAL GRADE} \begin{array}{c} \mbox{COMMERCIAL GRADE} \\ \mbox{V}_{CC} = +5.0 \mbox{ V } \pm 5\%, \\ \mbox{T}_{A} = 0^{\circ} \mbox{C to } +70^{\circ} \mbox{C} \end{array}$	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	PKG TYPE	13 E4 4 OE1 5 OE2 O0 O1 O2 O3 O4 O
Plastic DIP (P)	74F538PC		9Z	3 2 1 19 18 8
Ceramic DIP (D)	74F538DC	54F538DM	4E	V <sub>CC</sub> = Pin 20
Flatpak (F)	74F538FC	54F538FM	4F	GND = Pin 10

# INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions

SYMBOL	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
A0 - A2	Address Inputs	0.5/0.375
Ē1, Ē2	Enable Inputs (Active LOW)	0.5/0.375
E3, E4	Enable Inputs (Active HIGH)	0.5/0.375
Р	Polarity Control Input	0.5/0.375
$\overline{OE}_1$ , $\overline{OE}_2$	Output Enable Inputs (Active LOW)	0.5/0.375
O <sub>0</sub> — O <sub>7</sub>	3-State Outputs	25/12.5





A0 A1 A2

O4 O5 O6 O7

9 11 8


E2

FUNCTION		INPUTS										OUTPUTS							
	ŌĒ1	ŌĒ₂	Ē1	Ē2	E3	E4	A <sub>2</sub>	<b>A</b> 1	A0	<b>O</b> 0	01	02	03	O4	O5	O6	07		
High Impedance	H X	х Н	X X	X X	X X	x x	X X	X X	X	Z Z	Z Z	Z Z	Z Z	Z Z	Z Z	Z Z	Z Z		
Disable		L L L	H X X X	X H X X	X X L X	X X X L	X X X X	X X X X	X X X X	Outputs Equal P Input									
Active-HIGH Output (P = L)	L L L	L L L	L L L	L L L	H H H H	н н н н		L L H H	L H L H	H L L	L H L	L L H L	L L H	L L L	L L L	L L L	L L L		
		L L L		L L L	нннн	H H H	H H H H H	L L H H	L H L H	L L L	L L L	L L L	L L L	H L L	L H L	L L H L	L L L		
Active-LOW Output	L L L	L L L	L L L	L L L	нннн	ннн		L L H H	LHLH	L H H H	HLHH	H H L H	HHHL	нннн	ННН	ннн	ннн		
( <b>P</b> = <b>H</b> )	L L L	L L L	L L L	L L L	ннн н	H H H H	H H H H	L L H H	L H L	H H H H	нннн	н н н н	ннн	L H H H	H L H H	H H L	H H L		

TRUTH TABLE

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial Z = High Impedance



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54F/74F			UNITS	CONDITIONS	
		Min	Тур	Max	00		
lcc	Power Supply Current (All Outputs OFF)		38		mA	$\frac{A_0 - A_2}{OE_1, OE_2, E_3, E_4, P = HIGH}$	

#### AC CHARACTERISTICS: See Section 2 for waveforms and load configurations

SYMBOL	PARAMETER	$\begin{array}{c} {\bf 54F/74F} \\ {T_A} = +25^{\circ}{C}, \\ {V_{CC}} = +5.0{V} \\ {C_L} = 15{pF} \end{array}$	<b>54F</b> T <sub>A</sub> , V <sub>CC</sub> = MIL C <sub>L</sub> = 50 pF	<b>74F</b> T <sub>A</sub> , V <sub>CC</sub> = COM C <sub>L</sub> = 50 pF	UNITS	FIG. NO.
		Min Typ Max	Min Max	Min Max		
tplh tphl	Propagation Delay A <sub>n</sub> to O <sub>n</sub>	12.5 11.5			ns	2-17 2-23
tPLH tPHL	Propagation Delay $\overline{E}_1$ or $\overline{E}_2$ to $O_n$	11.5 11				
tplh tphl	Propagation Delay E <sub>3</sub> or E <sub>4</sub> to O <sub>n</sub>	14 14.5			ns	2-17 2-23 2-25 2-26
tPLH tPHL	Propagation Delay P to On	13 12			ns	
tpzh tpzL	Output Enable Time OE1 or OE2 to On	5.0 5.5			ns	
tphz tpLz	Output Disable Time* OE1 or OE2 to On	5.0 5.5				2-27

 $^{\star}C_{L} = 5.0 \text{ pF}$ 


**CONNECTION DIAGRAM** 

### 54F/74F539

### DUAL 1-of-4 DECODER

(With 3-State Outputs)

**DESCRIPTION** — The 'F539 contains two independent decoders. Each accepts two Address (A<sub>0</sub>, A<sub>1</sub>)input signals and decodes them to select one of four mutually exclusive outputs. A polarity control input(P)determines whether the outputs are active-HIGH(P=L) or active-LOW(P=H). An active-LOW input Enable ( $\overline{E}$ )is available for data demultiplexing; data is routed to the selected output in non-inverted form in the active-LOW mode or in inverted form in the active-HIGH mode. A HIGH signal on the active-LOW Qutput Enable ( $\overline{OE}$ )input forces the 3-state outputs to the high impedance state.




#### **ORDERING CODE: See Section 5**

PKGS	$\label{eq:commercial grade} \frac{\text{COMMERCIAL GRADE}}{V_{CC}=+5.0 \text{ V} \pm 5\%,} \\ T_{A}=0^{\circ}\text{C to }+70^{\circ}\text{C}$	$\label{eq:VCC} \begin{array}{c} \textbf{MILITARY GRADE} \\ \textbf{V}_{CC} = +5.0 \ V \ \pm 10\%, \\ \textbf{T}_{A} = -55^{\circ} \textbf{C} \ to \ +125^{\circ} \textbf{C} \end{array}$	PKG TYPE	GI
Plastic DIP (P)	74F539PC		9Z	
Ceramic DIP (D)	74F539DC	54F539DM	4E	
Flatpak (F)	74F539FC	54F539FM	4F	

#### INPUT LOADING/FAN-OUT: See Section 2 for U.L. definitions


PIN NAMES	DESCRIPTION	<b>54F/74F (U.L.)</b> HIGH/LOW
A0a - A1a	Side A Address Inputs	0.5/0.375
A0b - A1b	Side B Address Inputs	0.5/0.375
Ea, Eb	Enable Inputs (Active LOW)	0.5/0.375
OEa, OEb	Output Enable Inputs (Active LOW)	0.5/0.375
Pa, Pb	Polarity Control Inputs	0.5/0.375
O <sub>0a</sub> - O <sub>3a</sub>	Side A 3-State Outputs	25/12.5
O0b - O3b	Side B 3-State Outputs	25/12.5

#### LOGIC SYMBOL



4-118

#### LOGIC DIAGRAM (one half shown)



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

IRUIN IABLE (each nail)								
FUNCTION	INPUTS				OUTPUTS			
	ŌĒ	Ē	<b>A</b> 1	A <sub>0</sub>	O0	01	O2	O3
High Impedance	н	х	х	х	Z	Z	Z	Ζ
Disable	L	н	х	х	O <sub>n</sub> = P			
Active-HIGH Output (P = L)		L L L	L L H H	L H L	HLLL	L H L	L L H L	L L H
Active-LOW Output (P = H)		L L L	L L H H	L H L	L H H	H L H H	H H L H	H H L

#### TRUTH TABLE (each half)

H = High Voltage Level L = Low Voltage Level X = Immaterial Z = High Impedance

### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54F/74F			UNITS	CONDITIONS	
•••••••		Min	Тур	Max	•••••		
lcc	Power Supply Current (All Outputs OFF)		42		mA	$A_0$ , $A_1$ , $\overline{E} = Gnd$ $\overline{OE}$ , $P = HIGH$	

#### AC CHARACTERISTICS: See Section 2 for waveforms and load configurations

SYMBOL	PARAMETER	$\begin{array}{c} {\bf 54F/74F} \\ T_A = +25^{\circ}C, \\ V_{CC} = +5.0 \ V \\ C_L = 15 \ pF \\ \\ \hline Min \ Typ \ Max \end{array}$	<b>54F</b> TA, VCC = MIL CL = 50 pF Min Max		UNITS	FIG. NO.
tplh tphl	Propagation Delay A <sub>n</sub> to On <sup>.</sup>	12.5 11.5			ns	2-17 2-23
tPLH tPHL	Propagation Delay $\overline{E}$ to O <sub>n</sub>	11.5 11				
tPLH tPHL	Progagation Delay P to O <sub>n</sub>	13 12			ns	2-17 2-23
tPZH tPZL	Output Enable Time OE to On	5.0 5.5			ns	2-25 2-26 2-27
tphz tplz	Output Disable Time* OE to On	5.0 5.0				

 $^{\star}C_{L} = 5.0 \text{ pF}$ 


	Product Index	1
	Family Characteristics	2
	Circuit Selection Guides	3
	Data Sheets	4
Ordering Information and Package Outlines	<b>→</b>	5
	Sales Offices, Representatives and Distributor Locations	6



# **Section 5**

# Ordering Information/ Package Outlines

Specific ordering codes, as well as the temperature ranges and package types available, are listed on each data sheet in Section 4. The Product Index and Selection Guides given in Sections 1 and 3, respectively, list only the "basic device numbers." This basic number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:



**Temperature Range** — Two basic temperature grades are in common use:

C = Commercial 0°C to +70°C


M = Military -55°C to +125°C

**Package Code** — One letter represents the basic package type. Different package outlines exist within each package type to accommodate varying die sizes and number of pins, as indicated below:

- D Ceramic/Hermetic Dual In-line 4E, 6A, 6B, 6I, 6N, 7B
- F Flatpak 3I, 4F, 4L, 4M
- P Plastic Dual In-line 8P, 9A, 9B, 9N, 9Z

**Package Outlines** — The package outlines indicated by the codes above are shown in the detailed outline drawings in this section.

### JEDEC TO-86 Outline



#### Notes:


5 - 4

31

Pins are tin-plated 42 alloy Hermetically sealed alumina package Pin 1 orientation may be either tab or dot Cavity size is .130 | 3.30 | Package weight is 0.26 gram

20-Pin CERDIP

**4E** 



#### Notes:

Pins are tin-plated kovar or nickel alloy 42 Pins are intended for insertion in hole rows on .300 :7.62: centers They are purposely shipped with "positive"

misalignment to facilitate insertion Board-drilling dimensions should equal

your practice for .030 (0.76) diameter pins


Hermetically sealed alumina package (black) Cavity size is .140 x .250 (3.56 x 6.35)

"The .037-.027 (0.94-0.69) dimension does not apply to


the corner pins Package weight is 2.4 grams

All dimensions in inches (bold) and millimeters (parentheses)

# 20-Pin CERPAK



16-Pin BeO CERPAK



Notes: Pins are alloy 42 Package weight is 0.4 gram Hermetically sealed beryllia package 5


5-5

**4F** 


# 24-Pin CERPAK

**4M** 

**6**A



14-Pin Hermetic Dual In-Line (JEDEC TO-116 Outline)



#### Notes:

Pins are intended for insertion in hole rows on .300 (7.620) centers They are purposely shipped with "positive" misalignment to facilitate insertion Board-drilling dimensions should equal your practice for .020 (0.508) diameter pin Pins are alloy 42 Package weight is 2.0 grams


All dimensions in inches (bold) and millimeters (parentheses)

5-6


### 16-Pin Dual In-Line

6**B** 

5-7




40-Pin Dual In-Line Side-Brazed Dual In-Line 61




# 24-Pin Dual In-Line





16-Pin Dual In-Line

**7B** 



Pins are tin-plated 42 alloy Pins are intended for insertion in hole rows on .300 (7.62) centers

They are purposely shipped with "positive" misalignment to facilitate insertion Board-drilling dimensions should equal

your practice for .020 (0.51) diameter pin Hermetically sealed alumina package

- Cavity size is .130 x .230
- \*The .037-.027 (0.94-0.69) dimension does not apply to the corner pins

Package weight is 2.2 grams

All dimensions in inches (bold) and millimeters (parentheses)

# **40-Pin Plastic** Dual In-Line

20


.540




**9A** 

5-9

#### 2.050 Notes (52.070) Pins are tin-plated kovar Package material is plastic <u> იტებტებტებიტები</u>ტები Pins are intended for insertion in hole rows on .600 centers 040 R They are purposely shipped with "positive" (1.016) misalignment to facilitate insertion Package weight is 7.0 grams



# 14-Pin Plastic\* **Dual In-Line** (JEDEC TO-116 Outline)




- Pins are tin-plated kovar
- \*Package material varies depending on the product line
- Pins are intended for insertion in hole rows on .300 7.62 centers
- They are purposely shipped with "positive" misalignment to facilitate insertion
- Board-drilling dimensions should equal your practice for .020 0.508 diameter pin
- "Notch or ejector hole varies depending on the product line
  - Package weight is 0.9 grams


# 16-Pin Plastic\* **Dual In-Line**

**9B** 

5-10



24-Pin Plastic **Dual In-Line** 



Notes Pins are tin-plated kovar

Package material is plastic

Pins are intended for insertion in hole rows

on .600 (15.24) centers They are purposely shipped with "positive"

misalignment to facilitate insertion

All dimensions in inches (bold) and millimeters (parentheses)

# 20-Pin Plastic **Dual In-Line**

MIN

.110 (2.79) TYP

.090 (2.29)


.032 (0.81)

TYP

# 9Z

370 (9.40)

NOM



-.065 (1.65) TYP

Product Index	1
Family Characteristics	2
Circuit Selection Guides	3
Data Sheets	4
Ordering Information and Package Outlines	5
<b>→</b>	6

Sales Offices, Representatives and Distributor Locations



·

### Fairchild Semiconductor Franchised Distributors

# United States and Canada

Alabama Hallmark Electronics 4739 Commercial Drive Huntsville, Alabama 35805 Tel: 205-837-8700 TWX: 810-726-2187

Hamilton/Avnet Electronics 4692 Commercial Drive Huntsville, Alabama 35805 Tel: 205-837-7210 Telex: None — use HAMAVLECB DAL 73-0511 (Regional Hq. in Dallas, Texas)

Arizona Hamilton/Avnet Electronics 505 S. Madison Drive Tempe, Arizona 85281 Tel: 602-275-7851 TWX: 910-951-1535

Kierulff Electronics 4134 East Wood Street Phoenix, Arizona 85040 Tel: 602-243-4101

Wyle Distribution Group 8155 North 24th Ave. Phoenix, Arizona 85021 Tel: 602-249-2232 TWX: 910-951-4282

California Avnet Electronics 350 McCormick Avenue Costa Mesa, California 92626 Tel: 714-754-6111 (Orange County) 213-556-2345 (Los Angeles) TWX: 910-595-1928

Bell Industries Electronic Distributor Division 1161 N. Fair Oaks Avenue Sunnyvale, California 94086 Tel: 408-734-8570 TWX: 910-339-9378

Wyle Distribution Group 3000 Bowers Avenue Santa Clara, California 95051 Tel: 408-727-2500 TWX: 910-338-0541

Hamilton Electro Sales 3170 Pullman Avenue Costa Mesa, California 92636 Tel: 714-979-6864

Hamilton Electro Sales 10912 W. Washington Blvd. Culver City, California 90230 Tel: 213-558-2121 TWX: 910-340-6364

Hamilton/Avnet Electronics 1175 Bordeaux Drive Sunnyvale, California 94086 Tel: 408-743-3355 TWX: 910-379-6486

Hamilton/Avnet Electronics 4545 Viewridge Avenue San Diego, California 92123 Tel: 714-571-7527 Telex: HAMAVELEC SDG 69-5415

Anthem Electronics 1020 Stewart Drive P.O. Box 9085 Sunnyvale, California 94086 Tel: 408-738-1111

Anthem Electronics, Inc. 4040 Sorrento Valley Blvd. San Diego, California 92121 Tel: 714-279-5200

Anthem Electronics, Inc. 2661 Dow Avenue Tustin, California 92680 Tel: 714-730-8000

Wyle Electronics 124 Maryland Street El Segundo, California 90245 Tel: 213-322-8100 TWX: 910-348-7111

Wyle Distributor Group 17872 Cowan Avenue Irvine, California 92714 Tel: 714-641-1600 Telex: 910-595-1572

"This distributor carries Fairchild die products only

\*\*Sertech Laboratories 2120 Main Street, Suite 190 Huntington Beach, California 92647 Tel: 714-960-1403

Wyle Distribution Group 9525 Chesapeake San Diego, California 92123 Tel: 714-565-9171 TWX: 910-335-1590

Colorado Bell Industries 8155 West 48th Avenue Wheatridge, Colorado 80033 Tel: 303-424-1985 TWX: 910-938-0393

Arrow Electronics 2121 South Hudson Denver, Colorado 80222 Tel: 303-758-2100

Wyle Distribution Group 6777 E. 50th Avenue Commerce City, Colorado 80022 Tel: 303-287-9611 TWX: 910-936-0770

Hamilton/Avnet Electronics 8765 E. Orchard Rd., Suite 708 Englewood, Colorado 80111 Tel: 303-740-1000 TWX: 910-931-0510

Connecticut Arrow Electronics, Inc. 12 Beaumont Road Wallingford, Connecticut 06492 Tel: 203-265-7741 TWX: 710-465-0780

Hamilton/Avnet Electronics 643 Danbury Road Georgetown, Connecticut 06829 Tel: 203-762-0361 TWX: None — use 710-897-1405 (Regional Hq. in Mt. Laurel, N.J.)

Harvey Electronics 112 Main Street Norwalk, Connecticut 06851 Tel: 203-853-1515

Schweber Electronics Finance Drive Commerce Industrial Park Danbury, Connecticut 06810 Tel: 203-792-3500

Florida Arrow Electronics 1001 Northwest 62nd Street Suite 402 Ft. Lauderdale, Florida 33309 Tel: 305-776-7790

Arrow Electronics 115 Palm Bay Road N.W. Suite 10 Bldg. #200 Palm Bay, Florida 32905 Tel: 305-725-1408

Hallmark Electronics 1671 W. McNab Road Ft. Lauderdale, Florida 33309 Tel: 305-971-9280 TWX: 510-956-3092

Hallmark Electronics 7233 Lake Ellenor Drive Orlando, Florida 32809 Tel: 305-855-4020 TWX: 810-850-0183

Hamilton/Avnet Electronics 6800 N.W. 20th Avenue Ft. Lauderdale, Florida 33309 Tel: 305-971-2900 TWX: 510-954-9808

Hamilton/Avnet Electronics 3197 Tech Drive, North St. Petersburg, Florida 33702

Schweber Electronics 2830 North 28th Terrace Hollywood, Florida 33020 Tel: 305-927-0511<sup>+</sup> TWX: 510-954-0304

Georgia Arrow Electronics 2979 Pacific Drive Norcross, Georgia 30071 Tel: 404-49-8252 Telex: 810-766-0439 Hamilton/Avnet Electronics 6700 Interstate 85 Access Road, Suite 1E Norcross, Georgia 30071 Tei: 404-48-0800 Telex: None – use HAMAVLECB DAL 73-0511 (Regional Hq. in Dallas, Texas)

Illinols Hallmark Electronics, Inc. 1177 Industrial Drive Bensenville, Illinois 60106 Tel: 312-860-3800

Hamilton/Avnet Electronics 3901 N. 25th Avenue Schiller Park, Illinois 60176 Tel: 312-678-6310 TWX: 910-227-0060

Kierulff Electronics 1536 Landmeier Road Elk Grove Village, Illinois 60007 Tel: 312-640-0200 TWX: 910-227-3166

Schweber Electronics, Inc. 1275 Brummel Avenue Elk Grove Village, Illinois 60007 Tel: 312-593-2740 TWX: 910-222-3453

Semiconductor Specialists, Inc (mailing address) O'Hare International Airport P.O. Box 66125 Chicago, Illinois 60666

(shipping address) 195 Spangler Avenue Elmhurst Industrial Park Elmhurst, Illinois 60126 Tel: 312-279-1000 TWX: 910-254-0169

Indiana Graham Electronics Supply, Inc. 133 S. Pennsylvania St. Indianapolis, Indiana 46204 Tel: 317-634-8486 TWX: 810-341-3481

Pioneer Indiana Electronics, Inc. 6408 Castle Place Drive Indianapolis, Indiana 46250 Tel: 317-849-7300 TWX: 810-260-1794

Kansas Hallmark Electronics, Inc. 11870 W. 91st Street Shawnee Mission, Kansas 66214 Tel: 913-888-4746

Hamilton/Avnet Electronics 9219 Guivira Road Overland Park, Kansas 66215 Tel: 913-888-8900 Telex: None — use HAMAVLECB DAL 73-0511 (Regional Hq. in Dallas, Texas)

Louisiana Sterling Electronics Corp. 4613 Fairfield Metairie, Louisiana 70002 Tel: 504-887-7610 Telex: STERLE LEC MRIE 58-328

Maryland Hallmark Electronics, Inc. 6655 Amberton Drive Baltimore, Maryland 21227 Tel: 301-796-9300

Hamilton/Avent Electronics (mailing address) Friendship International Airport P.O. Box 8647 Baltimore, Maryland 21240

(shipping address) 7235 Standard Drive Hanover, Maryland 21076 Tel: 301-796-5000 TWX: 710-862-1861 Telex: HAMAVLECA HNVE 87-968

Pioneer Washington Electronics, Inc. 9100 Gaither Road Gaithersburg, Maryland 20760 Tel: 301-948-0710 TWX: 710-828-9784

Schweber Electronics 9218 Gaither Road Gaithersburg, Maryland 20760 Tel: 301-840-5900 TWX: 710-828-0536 Massachusetts Arrow Electronics, Inc. 96 D Commerce Way Woburn, Massachusetts 01801 Tel: 617-933-8130 TWX: 710-393-6770

Arrow Electronics 85 Wells Avenue Newton Centre, Massachusetts 02159 Tel: 617-964-4000

Gerber Electronics 128 Carnegie Row Norwood, Massachusetts 02026 Tel: 617-329-2400

Hamilton/Avnet Electronics 50 Tower Office Park Woburn, Massachusetts 01801 Tel: 617-273-7500 TWX: 710-393-0382

Harvey Electronics 44 Hartwell Avenue Lexington. Massachusetts 02173 Tel: 617-861-9200 TWX: 710-326-6617

Schweber Electronics 25 Wiggins Avenue Bedford, Massachusetts 01730 Tel: 617-275-5100

\*\*Sertech Laboratories 1 Peabody Street Salem, Massachusetts 01970 Tel: 617-745-2450

Michigan Hamilton/Avnet Electronics 32487 Schoolcraft Livonia, Michigan 48150 Tel: 313-522-4700 TWX: 810-242-8775

Pioneer/Detroit 13485 Stamford Livonia, Michigan 48150 Tel: 313-525-1800

R-M Electronics 4310 Roger B. Chaffee Wyoming, Michigan 49508 Tel: 616-531-9300

Schweber Electronics 33540 Schoolcraft Livonia, Michigan 48150 Tel: 313-525-8100

Arrow Electronics 3921 Varsity Drive Ann Arbor, Michigan 48104 Tel: 313-971-8220

Minnesota Arrow Electronics 5230 West 73rd Street Edina, Minnesota 55435 Tel: 612-830-1800

Hamilton/Avnet Electronics 7449 Cahill Road Edina, Minnesota 55435 Tel: 612-941-3801 TWX: None — use 910-227-0060 (Regional Hq. in Chicago, III.)

Schweber Electronics 7402 Washington Avenue S. Eden Prairie, Minnesota 55344 Tel: 612-941-5280

Missouri Hallmark Electronics, Inc. 13789 Rider Trail Earth City, Missouri 63045 Tel: 314-291-5350

Hamilton/Avnet Electronics 13743 Shoreline Ct., East Earth City, Missouri 63042 Tel: 314-344-1200 TWX: 910-762-0684

\*Minority Distributor

"This distributor carries Fairchild die products only.

New Jersey Hamilton/Avnet Electronics 10 Industrial Road Fairfield, New Jersey 07006 Tel: 201-575-3390 TWX: 710-994-5787

Hamilton/Avnet Electronics #1 Keystone Avenue Cherry Hill, New Jersey 08003 Tel: 609-424-0100 TWX: 710-940-0262

Schweber Electronics 18 Madison Road Fairfield, New Jersey 07006 Tel: 201-227-7880 TWX: 710-480-4733

Sterling Electronics 774 Pfeiffer Blvd. Perth Amboy, N.J. 08861 Tel: 201-442-8000 Telex: 138-679

Wilshire Electronics 102 Gaither Drive Mt. Laurel, N.J. 08057 Tel: 215-627-1920

Wilshire Electronics 1111 Paulison Avenue Clifton, N.J. 07015 Tel: 201-365-2600 TWX: 710-989-7052

New Mexico Bell Industries 11728 Linn Avenue N.E. Albuquerque, New Mexico 87123 Tel: 505-292-2700 TWX: 910-989-0625

Hamilton/Avnet Electronics 2450 Byalor Drive S.E. Albuquerque, New Mexico 87119 Tel: 505-765-1500 TWX: None — use 910-379-6486 (Regional Hq. in Mt. View, Ca.)

New York Arrow Electronics 20 Oser Avenue Hauppauge, New York 11787 Tel: 516-231-1000

\*Cadence Electronics 40-17 Oser Avenue Hauppauge, New York 11787 Tel: 516-231-6722

Arrow Electronics P.O. Box 370 7705 Maltlage Drive Liverpool, New York 13088 Tel: 315-652-1000 TWX: 710-545-0230

Components Plus, Inc. 40 Oser Avenue Hauppauge, L.I., New York 11787 Tel: 516-231-9200 TWX: 510-227-9869

Hamilton/Avnet Electronics 167 Clay Road Rochester, New York 14623 Tel: 716-442-7820 TWX: None — use 710-332-1201 i Regional Hq. in Burlington, Ma.

Hamilton/Avnet Electronics 16 Corporate Circle E. Syracuse, New York 13057 Tel: 315-437-2642 TWX: 710-541-0959

Hamilton/Avnet Electronics 5 Hub Drive Melville, New York 11746 Tel: 516-454-6000 TWX: 510-224-6166

Harvey Electronics (mailing address) P.O. Box 1208 Binghampton, New York 13902 (shipping address) 1911 Vestal Parkway East Vestal, New York 13850 Tel: 607-746-8211

Rochester Radio Supply Co., Inc. 140 W. Main Street ∢P.O. Box 1971। Rochester, New York 14603 Tel: 716-454-7800 Schweber Electronics Jericho Turnpike Westbury, L.I., New York 11590 Tel: 516-334-7474 TWX: 510-222-3660

Jaco Electronics. Inc 145 Oser Avenue Hauppauge, L.I., New York 11787 Tel: 516-273-1234 TWX: 510-227-6232

Summit Distributors, Inc 916 Main Street Buffalo, New York 14202 Tel: 716-884-3450 TWX: 710-522-1692

North Carolina Arrow Electronics 938 Burke Street Winston Salem. North Carolina 27102 Tel: 919-725-8711 TWX. 510-922-4765

Hamilton/Avnet 2803 Industrial Drive Raleigh, North Carolina 27609 Tel: 919-829-8030

Hallmark Electronics 1208 Front Street, Bldg. K Raleigh, North Carolina 27609 Tel: 919-823-4465 TWX: 510-928-1831

Resco Highway 70 West Rural Route 8, P.O. Box 116-B Raleigh, North Carolina 27612 Tel: 919-781-5700

Pioneer/Carolina Electronics 103 Industrial Drive Greensboro, North Carolina 27406 Tel: 919-273-4441

Ohio Arrow Electronics 3100 Plainfield Road Dayton, Ohio 45432 Tel: 513-253-9176

Hamilton/Avnet Electronics 4588 Emery Industrial Parkway Cleveland, Ohio 44128 Tel: 216-831-3500 TWX: None — use 910-227-0060 Regional Hq. in Chicago, III.

Hamilton/Avnet Electronics 954 Senate Drive Dayton, Ohio 45459 Tel: 513-433-0610 TWX: 810-450-2531

Pioneer/Cleveland 4800 E. 131st Street Cleveland, Ohio 44105 Tel: 216-587-3600

Pioneer/Dayton 1900 Troy Street Dayton, Ohio 45404 Tel: 513-236-9900 TWX: 810-459-1622

Schweber Electronics 23880 Commerce Park Road Beachwood, Ohio 44122 Tel: 216-464-2970 TWX: 810-427-9441

Arrow Electronics 6238 Cochran Road Solon, Ohio 44139 Tel: 216-248-3990 TWX: 810-427-9409

Arrow Electronics mailing address PO. Box 37826 Cincinnati, Ohio 45222 shipping address 10 Knolicrest Drive Reading, Ohio 45237 Tei: 513-761-5432 TWX: 810-461-2670 Oklahoma Hallmark Electronics 5460 S. 103rd East Avenue Tulsa, Oklahoma 74145 Tel: 918-835-8458 TWX: 910-845-2290

Radio Inc. Industrial Electronics 1000 S. Main Tulsa, Oklahoma 74119 Tel: 918-587-9123

Pennsylvania Hallmark Electronics, Inc. 458 Pike Road Huntingdon Valley. Pennsylvania 19006 Tel: 215-355-7300 TWX: 510-667-1727

Pioneer/Delaware Valley Electronics 261 Gibraltar Road Horsham, Pennsylvania 19044 Tel: 215-674-4000 TWX: 510-665-6778

Pioneer Electronics, Inc. 560 Alpha Drive Pittsburgh, Pennsylvania 15238 Tel: 412-782-2300 TWX: 710-795-3122

Schweber Electronics 101 Rock Road Horsham, Pennsylvania 19044 Tel: 215-441-0600

Arrow Electronics 4297 Greensburgh Pike Suite 3114 Pittsburgh, Pennsylvania 15221 Tel: 412-351-4000

South Carolina Dixie Electronics, Inc. P.O. Box 408 (Zip Code 29202) 1900 Barnwell Street Columbia, South Carolina 29201 Tel: 803-779-5332

Texas Allied Electronics 401 E. 8th Street Fort Worth, Texas 76102 Tel: 817-336-5401

Arrow Electronics 13715 Gamma Road Dallas, Texas 75234 Tel: 214-386-7500 TWX: 910-860-5377

Hallmark Electronics Corp. 10109 McKalla Place Suite F Austin, Texas 78758 Tel: 512-837-2814

Hallmark Electronics 11333 Pagemill Drive Dallas, Texas 75243 Tel: 214-234-7300 TWX: 910-867-4721

Hallmark Electronics, Inc. 8000 Westglen Houston, Texas 77063 Tel: 713-781-6100

Hamilton/Avnet Electronics 10508A Boyer Boulevard Austin, Texas 78758 Tel: 512-837-8911

Hamilton/Avnet Electronics 4445 Sigma Road Dallas, Texas 75240 Tel: 214-661-8661 Telex: HAMAVLECB DAL 73-0511

Hamilton/Avnet Electronics 3939 Ann Arbor Houston, Texas 77042 Tel: 713-780-1771 Telex: HAMAVLECB HOU 76-2589

Schweber Electronics, Inc. 14177 Proton Road Dallas, Texas 75240 Tel: 214-661-5010 TWX: 910-860-5493

Schweber Electronics, Inc. 7420 Harwin Drive Houston, Texas 77036 Tel: 713-784-3600 TWX: 910-881-1109 Sterling Electronics 4201 Southwest Freeway Houston, Texas 77027 Tel: 713-627-9800 TWX: 901-881-504 Telex: STELECO HOUA 77-5299

Utah Bell Industries 3639 W. 2150 South Salt Lake City. Utah 84120 Tel: 801-972-6969 TWX: 910-925-5686

Hamilton/Avnet Electronics 1585 W. 2100 South Salt Lake City. Utah 84119 Tel: 801-972-2800 TWX: None — use 910-379-6486 (Regional Hq. in Mt. View, Ca.)

Washington Hamilton/Avnet Electronics 14212 N.E. 21st Street Bellevue, Washington 98005 Tel: 206-746-8750 TWX: 910-443-2449

Wyle Distribution Group 1750 132nd Avenue N.E. Bellevue, Washington 98005 Tel: 206-453-8300 TWX: 910-444-1379

Radar Electronic Co., Inc. 168 Western Avenue W. Seattle, Washington 98119 Tel: 206-282-2511 TWX: 910-444-2052

Wisconsin Hamilton/Avnet Electronics 2975 Moorland Road New Berlin, Wisconsin 53151 Tel: 414-784-4510 TWX: 910-262-1182

Marsh Electronics, Inc. 1563 South 100st Street Milwaukee, Wisconsin 53214 Tel: 414-475-6000 TWX: 910-262-3321

Canada Cam Gard Supply Ltd. 640 42nd Avenue S.E. Calgary, Alberta, T2G 1Y6, Canada Tel: 403-287-0520 Telex: 03-822811

Cam Gard Supply Ltd. 16236 116th Avenue Edmonton, Alberta T5M 3V4, Canada Tel: 403-453-6691 Telex: 03-72960

Cam Gard Supply Ltd. 4910 52nd Street Red Deer, Alberta, T4N 2C8, Canada Tel: 403-346-2088

Cam Gard Supply Ltd. 825 Notre Dame Drive Kamloops, British Columbia, V2C 5N8, Canada Tel: 604-372-3338

Cam Gard Supply Ltd. 1777 Ellice Avenue Winnepeg, Manitoba, R3H 0W5, Canada Tel: 204-786-8401 Telex: 07-57622

Cam Gard Supply Ltd. Rookwood Avenue Fredericton, New Brunswick, E3B 4Y9, Canada Tel: 506-455-8891

Cam Gard Supply Ltd. 15 Mount Royal Blvd. Moncton, New Brunswick, E1C 8N6, Canada Tel: 506-855-2200

Cam Gard Supply Ltd. 3065 Robie Street Halifax, Nova Scotia, B3K 4P6, Canada Tel: 902-454-8581 Telex: 01-921528

Cam Gard Supply Ltd. 1303 Scarth Street Regina, Saskatchewan, S4R 2E7, Canada Tel: 306-525-1317 Telex: 07-12667

Cam Gard Supply Ltd. 1501 Ontario Avenue Saskatoon, Saskatchewan, S7K 1S7, Canada Tel: 306-652-6424 Telex: 07-42825 Electro Sonic Industrial Sales (Torontoi Ltd. 1100 Gordon Baker Rd Willowdale. Ontario. M2H 3B3, Canada Tel: 416-494-1666 Telex: ESSCO TOR-06-22030

Future Electronics Inc Baxter Center 1050 Baxter Road Ottawa, Ontario, K2C 3P2, Canada Tel: 613-820-9471

Future Electronics Inc. 4800 Dufferin Street Downsview, Ontario, M3H 5S8, Canada Tel: 416-663-5563

Future Electronics Corporation 5647 Ferrier Street Montreal, Quebec, H4P 2K5, Canada Tel: 514-731-7441

Hamilton/Avnet International (Canada) Ltd. 3688 Nashua Drive, Units 6 & H Mississauga, Ontario, L4V 1M5, Canada Tel: 416-677-7432 TWX: 610-492-8867

Hamilton/Avnet International (Canada) Ltd. 1735 Courtwood Crescent Ottawa, Ontario, K1Z 5L9, Canada Tel: 613-226-1700

Hamilton/Avnet International 2670 Sabourin Street St. Laurent, Quebec H4S 1M2, Canada Tel: 5114-331-6443 TWX: 610-421-3731

R.A.E. Industrial Electronics, Ltd. 3455 Gardner Court Burnaby, British Columbia Z5G 4J7 Tel: 604-291-8866 TWX: 610-929-3065 Telex: RAE-VCR 04-54550

Semad Electronics Ltd. 620 Meloche Avenue Dorval, Quebec, H9P 2P4, Canada Tel: 604-2998-866 TWX: 610-422-3048

Semad Electronics Ltd. 105 Brisbane Avenue Downsview, Ontario, M3J 2K6, Canada Tel: 416-663-5670 TWX: 610-492-2510

Semad Electronics Ltd. 1485 Laperriere Avenue Ottawa, Ontario, K1Z 7S8, Canada Tel: 613-722-6571 TWX: 610-562-8966

# Fairchild Semiconductor Sales Representatives

# United States and Canada

Alabama Cartwright & Bean, Inc. 2400 Bob Wallace Ave., Suite 201 Huntsville, Alabama 35805 Tel: 205-533-3509

California Celtec Company 18009 Sky Park Circle Suite B Irvine, California 92714 Tel: 714-557-5021 TWX: 910-595-2512

Celtec Company 7867 Convoy Court, Suite 312 San Diego, California 92111 Tel: 714-279-7961 TWX: 910-335-1512

Magna Sales, Inc. 3333 Bowers Avenue Suite 295 Santa Clara, California 95051 Tei: 408-985-1750 TWX: 910-338-0241

Colorado Simpson Associates, Inc. 2552 Ridge Road Littleton, Colorado 80120 Tel: 303-794-8381 TWX: 910-935-0719

Connecticut Phoenix Sales Company 389 Main Street Ridgefield, Connecticut 06677 Tel: 203-438-9644 TWX: 710-467-0662

Florida Lectromech, Inc. 399 Whooping Loop Altamonte Springs, Florida 32701 Tel: 305-831-1577 TWX: 810-853-0262

Lectromech, Inc. 2280 U.S. Highway 19 North Suite 119 Bldg, L Clearwater, Florida 33515 Tel: 813-726-0541 TWX: 810-866-0884

Lectromech, Inc. 17 E. Hibiscus Blvd. Suite A Melbourne, Florida 32901 Tel: 305-725-1950 TWX: 810-853-0262

Lectromech, Inc. 1350 S. Powerline Road, Suite 104 Pompano Beach, Florida 33060 Tel: 305-974-6780 TWX: 510-954-9793

Georgia Cartwright & Bean, Inc. P.O. Box 52846 (Zip Code 30355) 90 W. Wieuca Square, Suite 155 Atlanta, Georgia 30342 Tel: 404-255-5262 TWX: 810-751-3220

Illinois Micro Sales, Inc. 2258-B Landmeir Road Elk Grove Village, Illinois 60007 Tel: 312-956-1000 TWX: 910-222-1833

Maryland Delta III Associates 1000 Century Plaza Suite 224 Columbia, Maryland 21044 Tel: 301-730-4700 TWX: 710-826-9654

Massachusetts Spectrum Associates, Inc. 109 Highland Avenue Needham, Massachusetts 02192 Tel: 617-444-8600 TWX: 710-325-6665

Minnesota PSI Company 5315 W. 74th Street Edina, Minnesota 55435 Tel: 612-835-1777 TWX: 910-576-3483

Mississippi Cartwright & Bean, Inc. P.O. Box 16728 5150 Keele Street Jackson, Mississippi 39206 Tel: 601-981-1368 TWX: 810-751-3220 Nevada Magna Sales 4560 Wagon Wheel Road Carson City, Nevada 89701 Tel: 702-883-1471

New Jersey BGR Associates 3001 Greentree Executive Campus Marlton, New Jersey 08053 Tel: 609-428-2440

Lorac Sales, Inc. 1200 Route 23 North Butler. New Jersey 07405 Tel: 201-696-8875 TWX: 710-988-5846

New York Lorac Sales, Inc. 550 Old Country Road, Room 410 Hicksville, New York 11801 Tel: 516-681-8746 TWX: 510-224-6480

Tri-Tech Electronics, Inc. 3215 E. Main Street Endwell, New York 13760 Tel: 607-754-1094 TWX: 510-252-0891

Tri-Tech Electronics, Inc. 590 Perinton Hills Office Park Fairport, New York 14450 Tel: 716-223-5720 TWX: 510-253-6356

Tri-Tech Electronics, Inc. 6836 E. Genesee Street Fayetteville, New York 13066 Tel: 315-446-2881 TWX: 710-541-0604

Tri-Tech Electronics, Inc. 19 Davis Avenue Poughkeepsie, New York 12603 Tel: 914-473-3880 TWX: 510-253-6356

North Carolina Cartwright & Bean, Inc. 1165 Commercial Ave. Charlotte, North Carolina 28205 Tel: 704-377-5673

Cartwright & Bean, Inc. P.O. Box 18465 3948 Browning Place Raleigh, North Carolina 27619 Tel: 919-781-6560

**Ohio** The Lyons Corporation 4812 Frederick Road, Suite 101 Dayton, Ohio 45414 Tel: 513-278-0714 TWX: 810-459-1803

The Lyons Corporation 6151 Wilson Mills Road, Suite 101 Highland Heights, Ohio 44143 Tel: 216-461-8288 TWX: 810-459-1803

Oklahoma Technical Marketing 9717 E. 42nd Street, Suite 221 Tulsa, Oklahoma 74145 Tel: 918-622-5984

Oregon Magna Sales, Inc. 8265 S.W. Nimbus Ave., Suite 138 Beaverton, Oregon 97005 Tel: 503-641-7045 TWX: 910-467-8742

Pennsylvania The Lyons Corporation Affler Building 2787 Babcock Boulevard Pittsburgh, Pennsylvania 15237 Tel: 412-931-7751

 Tennessee

 Cartwright & Bean, Inc.

 P.O. Box 4760

 560 S. Cooper Street

 Memphis, Tennessee 38104

 Tel: 901-276-4442

 TWX: 810-751-3220

Cartwright & Bean, Inc. 8705 Unicorn Drive Suite B120 Knoxville, Tennessee 37923 Tel: 615-693-7450 TWX: 810-751-3220

Texas Technical Marketing 3320 Wiley Post Road Carrollton, Texas 75006 Tel: 214-387-3601 TWX: 910-860-5158

Technical Marketing, Inc. 9027 North Gate Blvd. Suite 140 Austin, Texas 78758

Technical Marketing 6430 Hillcroft, Suite 104 Houston, Texas 77036 Tel: 713-777-9228

Utah Simpson Associates, Inc. 7324 South 1300 East Midvale, Utah 94047 Tel: 801-566-3691 TWX: 910-925-4031

Washington Magna Sales, Inc. Benaroya Business Park Building 3, Suite 115 300-120th Avenue, N.E. Bellevue, Washington 98004 Tel: 206-455-3190

Wisconsin Larsen Associates 10855 West Potter Road Wauwatosa, Wisconsin 53226 Tel: 414-258-0529 TWX: 910-262-3160

Canada R.N. Longman Sales, Inc. (L.S.I.) 1715 Meyerside Drive Suite 1 Mississauga, Ontario, L5T 1C5 Canada Tel: 416-677-8100 TWX: 610-492-8976

R.N. Longman Sales, Inc. (L.S.I.) 16891 Hymus Blvd. Kirkland, Quebec H9H 3L4 Canada Tel: 514-694-3911 TWX: 610-422-3028

# Fairchild Sales Offices

# **United States and** Canada

# Alabama Huntsville Office Executive Plaza, Suite 107 4717 University Drive, N.W. Huntsville 35805 Tel: 205-837-8960

Arizona Phoenix Office 4414 N. 19th Avenue, Suite G Phoenix 85015 Tel: 602-264-4948 TWX: 910-951-1544

Celifornie California Los Angeles Office\* Crocker Bank Bldg. 15760 Ventura Blvd., Suite 1027 Encino 91436 Tel: 213-990-9800 TWX: 910-495-1776

Santa Ana Office Santa Ana Office" 1570 Brookhollow Dr., Suite 206 Santa Ana 92705 Tel: 714-557-7350 TWX: 910-595-1109

Santa Clara Office 3333 Bowers Avenue, Suite 299 Santa Clara 95051 Tel: 408-987-9530 TWX: 910-338-0241

Florida Ft. Lauderdale Office Executive Plaza, Suite 300-B 1001 Northwest 62nd Street Ft. Lauderdale 33309 Tel: 305-771-0320 TWX: 510-955-4098

Orlando Office\* Crane's Roost Office Park 399 Whooping Loop Altamonte Springs 32701 Tel: 305-834-7000 TWX: 810-850-0152

Illinois Chicago Office 60 Gould Center The East Tower, Suite 710 Rolling Meadows 60008 Tel: 312-640-1000

Indiana Ft. Wayne Office 2118 Inwood Drive, Suite 111 Ft. Wayne 46815 Tel: 219-483-6453 TWX: 810-332-1507

Indianapolis Office 7202 N. Shadeland Castle Point Room 205 Indianapolis 46250 Tel: 317-849-5412 TWX: 810-260-1793

Kansas Kansas Kansas City Office 8600 West 110th Street, Suite 209 Overland Park 66210 Tel: 913-649-3974

Maryland Columbia Office\* 1000 Century Plaza, Suite 225 Columbia 21044 Tel: 301-730-1510 TWX: 710-826-9654

Massachusetts Boston Office Boston Office 888 Worcester Street Wellesley Hills 02181 Tel: 617-237-3400 TWX: 710-348-0424

Michigan Detroit Office" 21999 Farmington Road Farmington Hills 48024 Tel: 313-478-7400 TWX: 810-242-2973

\*Field Application Engineer

Minnesota Minneapolis Office\* 4570 West 77th Street, Room 360 Minneapolis 55435 Tel: 612-635-3322 TWX: 910-576-2944

6-7

New Jersey Wayne Office\* 580 Valley Road, Suite 1 Wayne 07490 Tel: 201-696-7070 TWX: 710-988-5846

New Mexico New Mexico Alburquerque Office 2403 San Mateo N.E., Plaza 13 Alburquerque 87110 Tel: 505-884-5601 TWX: 910-379-6435

New York Melville Office 275 Broadhollow Road, Suite 219 Melville 11747 Tel: 516-293-2900 TWX: 510-224-6480

Poughkeepsie Office 19 Davis Avenue Poughkeepsie 12603 Tel: 914-473-5730 TWX: 510-248-0030

Fairport Office 260 Perinton Hills Office Park Fairport 14450 Tel: 716-223-7700

Ohio Dayton Office Dayton Office 4812 Frederick Road, Suite 105 Dayton 45414 Tel: 513-278-8278 TWX: 810-459-1803

Oregon Fairchild Semiconductor 8285 S.W. Nimbus Avenue, Suite 138 Beaverton, Oregon 97005 Tel: 503-641-7871 TWX: 910-467-7842

Pennaylvania Philadelphia Office\* 2500 Office Center 2500 Maryland Road Willow Grove 19090 Tel: 215-657-2711

Texas Dallas Office 13771 N. Central Expressway, Suite 809 Dallas 75243 Tel: 214-234-3391 TWX: 910-867-4757

Houston Office 6430 Hillcroft, Suite 102 Houston 77081 Tel: 713-771-3547 TWX: 910-881-8278

Canada Toronto Regional Office Fairchild Semiconductor 1590 Matheson Blvd., Unit 26 Mississauga, Ontario L4W 1J1, Canada Tel: 416-625-7070 TWX: 610-492-4311

# Fairchild Sales Offices

Australia Fairchild Australia Pty Ltd. Branch Office Third Floor F.A.I. Insurance Building 619 Pacific Highway St. Leonards 2065 New South Wales, Australia Tel: (102-436-5911 Telex: AA20053

Austria and Eastern Europe Austria and Eastern Europe Fairchild Electronics A-1010 Wien Schwedenplatz 2 Tel: 0222 635821 Telex: 75096

Brazil Fairchild Semicondutores Ltda Caixa Postal 30407 Rua Alagoas, 663 01242 Sao Paulo, Brazil Tel: 66-9092 Telex: 011-23831 Cable: FAIRLEC

#### France

Fairchild Camera & Instrument S.A. FairChild Camera & Instrumen 121, Avenue d'Italie 75013 Paris, France Tel: 331-584-55 66 Telex: 0042 200614 or 260937

Germany Fairchild Camera and Instrument (Deutschland) Daimlerstr 15 8046 Garching Hochbruck Munich, Germany Tel: (089) 320031 Telex: 52 4831 fair d Eairchild Camera and Instrument

(Deutschland) GmBh Oeltzenstrasse 15 3000 Hannover W. German Tel: 0511 17844 Telex: 09 22922

Fairchild Camera and Instrument (Deutschland) Postrstrasse 37 7251 Leonberg W. Germany Tel: 07152 41026 Telex: 07 245711

Hong Kong Fairchild Semiconductor (HK) Ltd. 135 Hoi Bun Road Kwun Tong Kowloon, Hong Kong Tel: K-890271 Telex: HKG-531

Italy Fairchild Semiconduttori, S.P.A. Via Flamenia Vecchia 653 00191 Roma, Italy Tel: 06 327 4006 Telex: 63046 (FAIR ROM)

Fairchild Semiconduttori S.P.A Via Rosellini, 12 20124 Milano, Italy Tel: 02 6 88 74 51 Telex: 36522

Japan Fairchild Japan Corporation Pola Bidg. 1-15-21, Shibuya Shibuya-Ku, Tokyo 150 Japan Tel: 03 400 8351 Telex: 242173

Fairchild Japan Corporation Yotsubashi Chuo Bldg. 1-4-26, Shinmachi, Nishi-Ku, Osaka 550, Japan Tel: 06-541-6138/9

Korea Fairchild Semikor Ltd. K2 219-6 Gari Bong Dong Young Dung Po-Ku Seoul 150-06, Korea Tel: 85-0067 Telex: FAIRKOR 22705

(mailing address) Central P.O. Box 2806

Mexico Fairchild Mexicana S.A. Bivd. Adolofo Lopez Mateos No. 163 Mexico 19, D.F. Tel: 905-563-5411 Telex: 017-71-038

Scandinavia Fairchild Semiconductor AB Svartengsgatan 6 S-11620 Stockholm Sweden Tel: 8-449255 Telex: 17759

Singapore Fairchild Semiconductor Pty Ltd. No. 11, Lorong 3 Toa Payoh Singapore 12 Tel: 531-066 Telex: FAIRSIN-RS 21376

Taiwan Fairchild Semiconductor (Taiwan) Ltd. Hairtail Semiconductor (12 Hsietsu Bldg., Room 502 47 Chung Shan North Road Sec. 3 Taipei, Taiwan Tel: 573205 thru 573207

Benelux Fairchild Semiconductor Faradijslaan 39 Eindhoven, Holland Tel: 00-31-40-446909 Telex: 00-1451024

United Kingdom Fairchild Camera and Instrument (UK) Ltd. Semiconductor Division 230 High Street Potters Bar Hertfordshire EN6 5BU England Tel: 0707 51111 Telex: 262835

Fairchild Semiconductor Ltd. 17 Victoria Street Craigshill Livingston West Lothian, Scotland - EH54 5BG Tel: Livingston 0506 32891 Telex: 72629

### International

6-8



A Schlumberger Company

Fairchild reserves the right to make changes in the circuitry or specifications in this book at any time without notice. Manufactured under one of the following U.S. Patents, 2981877, 3015048, 3064167, 3108359, 3117260; other patents,pending. Fairchild cannot assume responsibility for use of any circuitry described other than circuitry, entirely embodied in a Fairchild product. No other circuit patent licences are implied.