

©1978 Fairchild Camera and Instrument Corporation/464 Ellis Street, Mountain View, California 94042/(415) 962-5011/TWX 910-379-6435 Fairchild reserves the right to make changes in the circuitry or specifications in this book at any time without notice. Manufactured under one of the following U.S. Patents: 2981877, 3015048, 3064167, 3108359, 3117260, other patents pending.

INTRODUCTION

This TTL DATA BOOK is a complete reference source for all Fairchild semiconductor SSI/MSI TTL products (except Fairchild Advanced Schottky TTL, FAST, devices). It is organized into the following sections:

Section 1 - Product Indices and Selection Guides

The Product Indices are divided according to the numbering system used, i.e., 54/74 Family TTL, 9XXX Family TTL, etc. Each index indicates which speed versions are available for the given product number and on which page the data sheet can be found. Selection Guides within this section are divided according to the device function. SSI functions are tabulated by speed family, MSI functions by their significant parameters.

Section 2 - TTL Characteristics

Section 2 defines the dc and ac parameter symbols used throughout this data book and discusses the general scheme for naming the various types of logic inputs and outputs. Speed/power trade-offs and basic gate schematics are compared for the different TTL circuit families. Input/output characteristics, thresholds and noise margins are discussed. Wiring, line driving and decoupling recommendations, as well as specific examples of interfacing TTL to other types of logic circuits, are included.

Section 3 - Loading, Specifications and Waveforms

This section contains dc specifications and ratings common to all devices in each family of circuits. Included is a discussion of the unit load method of normalizing the input and output characteristics of a circuit, and how to translate the numbers given in the Input Loading/Fan-Out table of a data sheet into the actual values of I_{IH} , I_{IL} , I_{OH} and I_{OL} currents. The various load configurations for ac testing, a table of R_L and C_L values for SSI gates and waveforms that help to define the various ac parameters are also included.

Section 4 through 7 - Family Data Sheets

Individual data sheets are grouped by product family (i.e., 54/74, 9XXX TTL, etc.) and arranged in numerical order within these families. The last two digits of the device number are repeated on the outside corner of each page for the convenience of the reader.

Section 8 - Other Digital Products

Shortform information on older logic families (DTL, CTL, RTL) is given for reference.

Section 9 – Ordering Information and Package Outlines

The simplified purchasing code which identifies not only the device type, but also the package type and temperature range, is explained. Detailed physical dimension drawings for each package are given.

Section 10 – Fairchild Field Sales Offices, Representatives and Distributors

TABLE OF CONTENTS

SECTION 1 PRODUCT INDICES AND SELECTION GUIDES

Indices	
54/74 Family TTL	1-3
9XXX Family TTL	1-10
93XX Family TTL	
96XX Family TTL	
Selection Guides	
SSI Functions	1-12
Single and Dual Flip-Flops	
Latches	1-16
Multiple Flip-Flops	
Multiplexers	
Decoders/Demultiplexers	
Registers	
Counters	
Monostables (One-Shots)	
Line and Bus Drivers/Transceivers/Receivers	
Display Decoder/Drivers	
Arithmetic Operators	
Random Access Memories	


SECTION 2 TTL CHARACTERISTICS

Glossary	;	2-3
Logic Symbols and Terminology	;	2-6
TTL Circuit Families	:	2-8
Input Characteristics	2-	-12
Unused Inputs	2-	-13
Output Characteristics	2-	-13
Increasing Fan-Out	2-	-15
3-State Outputs	2.	-15
Open-Collector Outputs	2-	-16
Thresholds and Noise Margins		
Crosstalk		
Transmission Lines		
Transmission Line Effects		
Backplane Data Bus		
Decoupling		
Grounds		
Supply Voltage and Temperature		
Interfacing	2.	-25

SECTION 3 LOADING, SPECIFICATIONS AND WAVEFORMS

Unit Loads (U.L.)	
Absolute Maximum Ratings	
Recommended Operating Conditions	
DC Characteristics Tables	
AC Loading and Waveforms	3-11

SECTIC)N 4	54/74 FAMILY DATA SHEETS	4-3
SECTIC)N 5	9XXX FAMILY DATA SHEETS	5-3
SECTIC)N 6	93XX FAMILY DATA SHEETS	6-3
SECTIC)N 7	96XX FAMILY DATA SHEETS	7-3
SECTIC	N 8	OTHER DIGITAL PRODUCTS	
R	TL Mi	crologic and CTL Counting Micrologic Elements	8-3
D	TL Mi	crologic and CTL Counting Micrologic Elements	8-3
		ORDERING INFORMATION AND PACKAGE OUTLINES	
C	rderin	g Information	9-3
P	ackag	e Outlines	9-4
SECTIC	N 10		10-3



PRODUCT INDICES AND 1 SELECTION GUIDES 2 TTL CHARACTERISTICS LOADING, SPECIFICATIONS AND 3 WAVEFORMS 54/74 FAMILY DATA SHEETS 4 9000 FAMILY DATA SHEETS 5 9300 FAMILY DATA SHEETS 6 9600 FAMILY DATA SHEETS 7 OTHER DIGITAL PRODUCTS 8 ORDERING INFORMATION AND 9 PACKAGE OUTLINES FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS 10

SECTION 1

- Indices
 54/74 Family TTL
 9XXX Family TTL
 93XX Family TTL
 96XX Family TTL
- Selection Guides
 SSI Functions
 Single and Dual Flip-Flops
 Latches
 Multiple Flip-Flops
 Multiplexers
 Decoders/Demultiplexers
 Registers
 Counters
 Monostables (One-Shots)
 Line and Bus Drivers/Transceivers/Receivers
 Display Decoder/Drivers
 Arithmetic Operators
 Random Access Memories

Section 1 PRODUCT INDICES AND SELECTION GUIDES

INDICES

DEVICE NO.	DESCRIPTION	54/74 TTL	54H/74H H-TTL	54S/74S S-TTL	54LS/74LS LS-TTL	PAGE NO.
00	Quad 2-Input NAND Gate	x	x	х	x	4-3
01	Quad 2-Input NAND Gate	x	x			4-4
02	Quad 2-Input NOR Gate	x		х	X	4-5
03	Quad 2-Input NAND Gate	x		х	x	4-6
04	Hex Inverter	x	x	х	x	4-7
04A	Hex Inverter			х		4-7
05	Hex Inverter	x	х	х	x	4-8
05A	Hex Inverter			х		4-8
06	Hex Inverter Buffer/Driver	x				4-9
07	Hex Buffer/Driver	x				4-10
08	Quad 2-Input AND Gate	x	x	х	x	4-11
09	Quad 2-Input AND Gate	x		х	x	4-12
10	Triple 3-Input NAND Gate	x	x	х	x	4-13
11	Triple 3-Input AND Gate	x	X	х	x	4-14
12	Triple 3-Input NAND Gate	x				4-15
13	Dual 4-Input Schmitt Trigger	x			x	4-16
14	Hex Schmitt Trigger Inverter	x			x	4-17
15	Triple 3-Input AND Gate			x	x	4-18
16	Hex Inverter Buffer/Driver	x				4-19
17	Hex Buffer/Driver	x		\ \		4-20
20	Dual 4-Input NAND Gate	x	X	x	X	4-21
21	Dual 4-Input Positive AND Gate	x	x		x	4-22
22	Dual 4-Input NAND Gate	x	X	x	X	4-23
23	Expandable Dual 4-Input NOR Gate	x				4-24
25	Dual 4-Input NOR Gate	x				4-26
26	Quad 2-Input NAND Buffer	x			x	4-27
27	Triple 3-Input NOR Gate	×			x	4-28
28	Quad 2-Input NOR Buffer				X	4-29
30	8-Input NAND Gate	x	X	х	x	4-30

54/74 FAMILY TTL

1

DEVICE NO.	DESCRIPTION	54/74 TTL	54H/74H H-TTL	54S/74S S-TTL	54LS/74LS LS-TTL	PAGE NO.
32	Quad 2-Input OR Gate	х		х	x	4-31
33	Quad 2-Input NOR Buffer				x	4-32
37	Quad 2-Input NAND Buffer	х			x	4-33
38	Quad 2-Input NAND Buffer	х			x	4-34
39	Quad 2-Input NAND Buffer	х				4-35
40	Dual 4-Input NAND Buffer	х	X	х	x	4-36
41	1-of-10 Decoder/Driver (Nixie)	9315				6-48
42	1-of-10 Decoder				x	4-37
42A	1-of-10 Decoder	х				4-37
43A	1-of-10 Decoder	х				4-37
44A	1-of-10 Decoder	х				4-37
45	1-of-10 Decoder/Driver	х				4-41
46A	BCD to 7-Segment Decoder/Driver	х				4-44
47	BCD to 7-Segment Decoder/Driver				x	4-44
47A	BCD to 7-Segment Decoder/Driver	х				4-44
48	BCD to 7-Segment Decoder	X			x	4-48
49	BCD to 7-Segment Decoder	х			x	4-51
50	Expandable Dual 2-Wide, 2-Input AND-OR-Invert Gate	х	x			4-54
51	Dual 2-Wide AND-OR-Invert Gate	х	X	х	x	4-56
52	Expandable 2-2-2-3-Input AND-OR Gate		x			4-57
53	Expandable AND-OR-Invert Gate	х	x			4-59
54	4-Wide, 2-Input AND-OR-Invert Gate	х	x		X	4-61
55	AND-OR-Invert Gate		x		X	4-63
60	Dual 4-Input Expander	х	x			4-64
61	Triple 3-Input Expander		x			4-67
62	3-2-2-3-Input AND-OR Expander		X			4-68
64	4-2-3-2-Input AND-OR-Invert Gate			х		4-70
65	4-2-3-2-Input AND-OR-Invert Gate			х		4-71
70	JK Edge-Trigger Flip-Flop	x				4-72
71	JK Master/Slave Flip-Flop		x			4-74
72	JK Master/Slave Flip-Flop	X	X			4-76
73	Dual JK Flip-Flop	х	X		x	4-78

DEVICE NO.	DESCRIPTION	54/74 TTL	54H/74H H-TTL	54S/74S S-TTL	54LS/74LS LS-TTL	PAGE NO.
74	Dual D-Type Positive Edge-Triggered Flip-Flop	x	x	x	x	4-81
75	4-Bit Bistable Latch	x				4-84
76	Dual JK Flip-Flop	x	x		х	4-86
77	Quad D-Type Latch	x				4-89
78	Dual JK Flip-Flop		x		х	4-90
80	Gated Full Adder	x				4-93
82	2-Bit Full Adder	x				4-95
83A	4-Bit Binary Full Adder	x			х	4-98
85	4-Bit Magnitude Comparator	x			х	4-10
86	Quad 2-Input Exclusive-OR Gate	x		х	х	4-10
87	4-Bit True/Complement, Zero/One Element		x			4-10
89	64-Bit Random Access Memory	X			х	4-10
90	Decade Counter				х	4-11
90A	Decade Counter	x				4-11
91A	8-Bit Shift Register	x				4-11
92	Divide-by-Twelve Counter				х	4-11
92A	Divide-by-Twelve Counter	X				4-11
93	Divide-by-Sixteen Counter				х	4-12
93A	Divide-by-Sixteen Counter	X				4-12
94	4-Bit Shift Register	X				4-12
95A	4-Bit Right/Left Shift Register	X				4-12
95B	4-Bit Right/Left Shift Register				х	4-12
96	5-Bit Shift Register	X				4-12
97	Synchronous Modulo-64 Bit Rate Multiplier	x				4-13
101	JK Edge-Triggered Flip-Flop		x			4-13
102	JK Edge-Triggered Flip-Flop		x			4-14
103	Dual JK Edge-Triggered Flip-Flop		x			4-14
106	Dual JK Edge-Triggered Flip-Flop		x			4-14
107	Dual JK Flip-Flop	x			x	4-14
108	Dual JK Edge-Triggered Flip-Flop		x			4-14
109	Dual JK Positive Edge-Triggered Flip-Flop			х	X	4-15

Γ

1

1

DEVICE NO.	DESCRIPTION	54/74 TTL	54H/74H H-TTL	54S/74S S-TTL	54LS/74LS LS-TTL	PAGE NO.
112	Dual JK Negative Edge-Triggered Flip-Flop			х	x	4-153
113	Dual JK Edge-Triggered Flip-Flop			х	x	4-155
114	Dual Negative Edge-Triggered Flip-Flop			х	X	4-157
116	Dual 4-Bit Latch	9308				6-24
121	Monostable Multivibrator	x				4-159
122	Retriggerable Resettable Multivibrator	х				4-163
123	Dual Retriggerable Resettable Multivibrator	x				4-166
125	Quad Bus Buffer Gate	х				4-169
125A	Quad Bus Buffer Gate				х	4-169
126	Quad Bus Buffer Gate	х			x	4-17(
132	Quad 2-Input Schmitt Trigger NAND Gate	х		x	X	4-17
133	13-Input NAND Gate			х	X	4-17
134	12-Input NAND Gate			х		4-17
135	Quad Exclusive-OR/NOR Gate			x		4-17
136	Quad 2-Input Exclusive-OR Gate				x	4-17
137	1-of-8 Decoder/Demultiplexer			x		4-17
138	1-of-8 Decoder/Demultiplexer			x	X	4-18
139	Dual 1-of-4 Decoder			x	X	4-18
140	Dual 4-Input NAND Line Driver			X		4-18
141	1-of-10 Decoder/Driver (Nixie)	х				4-18
145	1-of-10 Decoder/Driver	х				4-18
150	16-Input Multiplexer	х				4-19
151	8-Input Multiplexer			X	x	4-19
151A	8-Input Multiplexer	Х				4-19
152	8-Input Multiplexer				X	4-19
152A	8-Input Multiplexer	X				4-19
153	Dual 4-Input Multiplexer	X		x	X	4-19
154	1-of-16 Decoder/Demultiplexer	x				4-20
155	Dual 1-of-4 Decoder/Demultiplexer	x			x	4-20
156	Dual 1-of-4 Decoder/Demultiplexer	x			х	4-20
157	Quad 2-Input Multiplexer	х		X	Х	4-21

Г

DEVICE NO.	DESCRIPTION	54/74 TTL	54H/74H H-TTL	54S/74S S-TTL	54LS/74LS LS-TTL	PAGE NO.
158	Quad 2-Input Multiplexer			х	x	4-213
160	Synchronous Presettable BCD Decade Counter	x		93S10	x	4-215/ 6-30
161	Synchronous Presettable Binary Counter	х			x	4-221
162	Synchronous Presettable BCD Decade Counter	х			x	4-215
163	Synchronous Presettable Binary Counter	х			x	4-221
164	Serial-In Parallel-Out Shift Register	х			х	4-224
165	8-Bit Parallel-to-Serial Converter	x			х	4-227
166	8-Bit Shift Register	х				4-230
167	Synchronous Decade Rate Multiplier	х				4-232
168	Synchronous Bidirectional BCD Decade Counter				x	4-239
169	Synchronous Bidirectional Modulo-16 Binary Counter				X	4-242
170	4 x 4 Register File	х			X	4-244
173	4-Bit D-Type Register	х			х	4-247
174	Hex D Flip-Flop	х		х	X	4-250
175	Quad D Flip-Flop	х		x	X	4-253
176	Presettable Decade Counter	х				4-256
177	Presettable Binary Counter	х				4-260
178	4-Bit Shift Register	х				4-262
179	4-Bit Shift Register	х				4-264
180	8-Bit Parity Generator/Checker	х				4-267
181	4-Bit Arithmetic Logic Unit	9341		93S41	X	4-269 6-87
182	Carry Lookahead Generator	9342		93S42		6-94
183	Dual High Speed Adder		x			4-275
189	64-Bit Random Access Memory			х	x	4-277
190	Up/Down Decade Counter	х			x	4-280
191	Up/Down Binary Counter	х			x	4-28
192	Up/Down Decade Counter	х			x	4-28
193	Up/Down Binary Counter	Х			X	4-29

٦

Г

DEVICE NO.	DESCRIPTION	54/74 TTL	54H/74H H-TTL	54S/74S S-TTL	54LS/74LS LS-TTL	PAGE NO.
194	4-Bit Bidirectional Universal Shift Register	x		x		4-293
194A	4-Bit Bidirectional Universal Shift Register				x	4-293
195	Universal 4-Bit Shift Register	x	93H00	93500		4-296 6-3
195A	Universal 4-Bit Shift Register				x	4-296
196	Presettable Decade Counter	x			x	4-299
197	Presettable Binary Counter	x			x	4-303
198	8-Bit Right/Left Shift Register	x				4-305
199	8-Bit Parallel I/O Shift Register	x				4-308
240	Octal Buffer/Line Driver			x	x	4-31
241	Octal Buffer/Line Driver			x	X	4-31 ⁻
242	Quad Bus Transceiver				x	4-314
243	Quad Bus Transceiver				x	4-31
244	Octal Buffer/Line Driver				х	4-31
245	Octal Bus Transceiver				x	4-31
247	BCD to 7-Segment Decoder/Driver				х	4-31
248	BCD to 7-Segment Decoder				х	4-31
249	BCD to 7-Segment Decoder				x	4-32
251	8-Input Multiplexer			x	X	4-32
253	Dual 4-Input Multiplexer			x	X	4-32
256	Dual 4-Bit Addressable Latch				x	4-32
257	Quad 2-Input Multiplexer			x	x	4-33
257A	Quad 2-Input Multiplexer				x	4-33
258	Quad 2-Input Multiplexer			x	Х	4-33
258A	Quad 2-Input Multiplexer				X	4-33
259	8-Bit Addressable Latch				x	4-33
260	Dual 5-Input NOR Gate			x	x	4-34
266	Quad 2-Input Exclusive-NOR Gate				x	4-34
273	8-Bit Register				x	4-34
279	Quad Set-Reset Latch	x			X	4-34
280	9-Bit Parity Generator/Checker			x		4-34
283	4-Bit Binary Full Adder	x			x	4-34
289	64-Bit Random Access Memory			X	x	4-35

DEVICE NO.	DESCRIPTION	54/74 TTL	54H/74H H-TTL	54S/74S S-TTL	54LS/74LS LS-TTL	PAGE NO.
290	BCD Decade Counter	x			x	4-355
293	Modulo-16 Binary Counter	x			x	4-356
295A	4-Bit Shift Register				x	4-357
298	Quad 2-Port Register	x			х	4-360
299	8-Input Universal Shift/Storage Register				x	4-363
322	8-Bit Serial/Parallel Register				x	4-366
323	8-Bit Universal Shift/Storage Register				x	4-370
347	BCD to 7-Segment Decoder				x	4-373
352	Dual 4-Input Multiplexer				x	4-374
353	Dual 4-Input Multiplexer				x	4-377
365A	Hex 3-State Buffer				X	4-380
366A	Hex 3-State Inverter Buffer				x	4-38
367A	Hex 3-State Buffer				X	4-382
368A	Hex 3-State Inverter Buffer				x	4-383
373	Octal Transparent Latch				х	4-384
374	Octal D-Type Flip-Flop				x	4-38
375	4-Bit Latch				X	4-38
377	Octal D Flip-Flop		T		X	4-39
378	Parallel D Register				x	4-39
379	Quad Parallel Register				x	4-39
384	8-Bit Serial/Parallel Twos Complement Multiplier				X	4-40
390	Dual Decade Counter				- X	4-40
393	Dual Modulo-16 Counter				x	4-40
395	Shift Register				X	4-41(
447	BCD to 7-Segment Decoder				X	4-41:
490	Dual Decade Counter				x	4-41
502	8-Bit Successive Approximation Register				X	4-41
503	8-Bit Successive Approximation Register				X	4-42
504	12-Bit Successive Approximation Register			1	X	4-42
533	Octal Transparent Latch				x	4-42

DEVICE NO.	DESCRIPTION	54/74 TTL	54H/74H H-TTL	54S/74S S-TTL	54LS/74LS LS-TTL	PAGE NO.
534	Octal D-Type Flip-Flop				x	4-426
540	Octal Buffer/Line Driver				x	4-427
541	Octal Buffer/Line Driver				x	4-427
563	Octal D-Type Latch				x	4-429
564	Octal D-Type Latch				X	4-430
573	Octal D-Type Flip-Flop				X	4-431
574	Octal D-Type Flip-Flop				x	4-432
670	4 x 4 Register File				X	4-433

9XXX FAMILY TTL

DEVICE NO.	DESCRIPTION	PAGE NO.			PAGE NO.
9000	JK Flip-Flop	5-3	9009	NAND Buffer	5-17
9001	JK Flip-Flop	5-3	9012	NAND Gate	5-10
9002	NAND Gate	5-10	9014	Quad Exclusive-OR Gate	5-19
9003	NAND Gate	5-10	9015	Quad NOR Gate	5-22
9004	NAND Gate	5-10	9016	Hex Inverter	5-10
9005	Extendable AND-OR-Invert Gate	5-13	9017	Hex Inverter	5-10
9006	Extender	5-13	9020	Dual JK Flip-Flop	5-3
9007	NAND Gate	5-10	9022	Dual JK Flip-Flop	5-3
9008	Entendable AND-OR-Invert Gate	5-13	9024	Dual JK (or D) Flip-Flop	5-24

93XX FAMILY TTL

DEVICE NO.	DESCRIPTION	93XX TTL	93H H-TTL	93L L-TTL	93S S-TTL	PAGE NO.
00	4-Bit Universal Shift Register	x	х	, X	x	6-3
01	1-of-10 Decoder	X		х		6-7
02	1-of-10 Decoder	X				6-10
04	Dual Full Adder	X				6-13
05	Variable Modulus Counter	X				6-16
07	7-Segment Decoder	X				6-20
08	Dual 4-Bit Latch	X		х		6-24
09	Dual 4-Input Multiplexer	x		Х		6-27

DEVICE NO.	DESCRIPTION	93XX TTL	93H H-TTL	93L L-TTL	93S S-TTL	PAGE NO.
10	BCD Decade Counter	х		x	х	6-30
11	1-of-16 Decoder/Demultiplexer	х		х		6-36
12	8-Input Multiplexer	х		x	х	6-39
13	8-Input Multiplexer	х				6-42
14	Quad Latch	х		x		6-45
15	1-of-10 Decoder	х				6-48
16	4-Bit Binary Counter	х		X	х	6-30
17B	7-Segment Decoder/Driver	х				6-51
17C	7-Segment Decoder/Driver	х				6-51
18	8-Input Priority Encoder	х		x		6-56
19	Decade Sequencer	х				6-59
20	Decade Sequencer	х				6-59
21	Dual 1-of-4 Decoder	х		x		6-64
22	Quad 2-Input Multiplexer	х		х		6-66
24	5-Bit Comparator	х		x		6-69
28	Dual 8-Bit Shift Register	х		x		6-72
34	8-Input Addressable Latch	х		x		6-75
38	8-Bit Multiple Port Register	х		x		6-78
40	4-Bit Arithmetic Logic Unit	х				6-82
41	4-Bit Arithmetic Logic Unit	х		х	x	6-87
42	Carry Lookahead Generator	х			х	6-94
43	4-Bit by 2-Bit Twos Complement Multiplier				x	6-98
44	Binary (4-Bit by 2-Bit) Full Multiplier	х				6-10
46	High Speed 6-Bit Identity Comparator				х	6-10
47	High Speed 6-Bit Identity Comparator				х	6-10
48	12-Input Parity Checker/Generator	х				6-11
62	9-Input Parity Checker/Generator				x	6-11
68	7-Segment Decoder/Driver/Latch	х				6-11
70	7-Segment Decoder/Driver/Latch	X				6-12
72	High Speed 4-Bit Shift Register		x			6-12
74	7-Segment Decoder/Driver/Latch	x				6-13
86	4-Bit Quad Exclusive-NOR	x				6-13

1

٦

DEVICE NO.	DESCRIPTION	96XX TTL	96L L-TTL	96S S-TTL	96LS LS-TTL	PAGE NO.
00	Retriggerable Resettable Monostable Multivibrator	х				7-3
01	Retriggerable Monostable Multivibrator	х				7-8
02	Dual Retriggerable Resettable Monostable Multivibrator	х	x	x	x	7-14/ 7-20
32	Address Multiplexer/Refresh Counter				x	7-27
42	Address Multiplexer/Refresh Counter	,			x	7-30
101	Quad 2-Input Positive NAND Buffer	х				7-33
103	Quad Bus Transceiver	х				7-34
106	Quad 2-Input NOR Receiver	x				7-36

SELECTION GUIDES

SSI FUNCTIONS

FUNCTION	9XXX	54/74	54H/74H	54S/74S	54LS/74LS
NAND Gates					••••••••••••••••••••••••••••••••••••••
Hex Inverters	9016	54/7404	54H/74H04	54S/74S04 54S/74S04A	54LS/74LS04
Hex Inverters (OC*)	9017	54/7405	54H/74H05	54S/74S05 54S/74S05A	54LS/74LS05
Hex Inverter (15 V)		54/7416			
Hex Inverter (30 V)		54/7406			
Hex Schmitt Trigger		54/7414			54LS/74LS14
Quad 2-Input	9002	54/7400	54H/74H00	54S/74S00	54LS/74LS00
Quad 2-Input (OC*)	9012	54/7403		54S/74S03	54LS/74LS03
Quad 2-Input (OC*)		54/7401	54H/74H01		
Quad 2-Input (12 V)		7426			54LS/74LS26
Quad 2-Input (48 V)		54/7437			54LS/74LS37

*OC = Open-collector; 3S = 3-State

FUNCTION	9X X X	54/74	54H/74H	54S/74S	54LS/74LS
NAND Gates (Cont'd)					
Quad 2-Input (OC*/48 mA)		54/7438			54LS/74LS38
Quad 2-Input Line Driver	96101	54/7439			
Quad 2-Input Schmitt		54/74132		54S/74S132	54LS/74LS132
Triple 3-Input	9003	54/7410	54H/74H10	54S/74S10	54LS/74LS10
Triple 3-Input (OC*)		54/7412			
Dual 4-Input	9004	54/7420	54H/74H20	54S/74S20	54LS/74LS20
Dual 4-Input Schmitt		54/7413			54LS/74LS13
Dual 4-Input (OC*)		54/7422	54H/74H22	54S/74S22	54LS/74LS22
Dual 4-Input Buffer	9009	54/7440	54H/74H40	54S/74S40	54LS/74LS40
Dual 4-Input Line Driver				54S/74S140	
8-Input	9007				
8-Input		54/7430	54H/74H30	54S/74S30	54LS/74LS30
13-Input				54S/74S133	54LS/74LS133
12-Input (3S*)				54S/74S134	
NOR Gates					-
Quad 2-Input		54/7402		54S/74S02	54LS/74LS02
Quad 2-Input	9015				
Triple 3-Input		54/7427			54LS/74LS27
Dual 4-Input w/Strobe		54/7425			
Dual 4-Input (Exp)		54/7423			
Dual 5-Input				54S/74S260	54LS/74LS260
Quad 2-Input					54LS/74LS28
Quad 2-Input (OC*)					54LS/74LS33
AND Gates					
Hex Buffer (OC*/15 V)		54/7417			
Hex Buffer (OC*/30 V)		54/7407			
Quad 2-Input		54/7408	54H/74H08	54S/74S08	54LS/74LS08
Quad 2-Input (OC*)		54/7409		54S/74S09	54LS/74LS09
Triple 3-Input		54/7411	54H/74H11	54S/74S11	54LS/74LS11
Triple 3-Input (OC*)			<u></u>	54S/74S15	54LS/74LS15
Dual 4-Input		54/7421	54H/74H21		54LS/74LS21

*OC = Open-Collector; 3S = 3-State

Γ

FUNCTION	9XXX	54/74	54H/74H	54S/74S	54LS/74LS
OR Gates					
Quad 2-Input		54/7432		54S/74S32	54LS/74LS32
Exclusive-OR Gates			-		
Quad 2-Input		54/7486		54S/74S86	54LS/74LS86
Quad 2-Input (OC*)					54LS/74LS136
Quad 2-Input OR/NOR	9014		-		
Quad 2-Input OR/NOR				54S/74S135	
Exclusive-NOR Gate					
Quad 2-Input (OC*)		9386 (8242)			54LS/74LS266
AND-OR Gates					
2-2-2-3 Input (Exp)			54H/74H52		
AND-OR-INVERT Gates					
Dual 2-2 Input (Exp)	9005	54/7450	54H/74H50		
Dual 2-2 Input		54/7451	54H/74H51	54S/74S51	54LS/74LS51
2-2-2-3 Input (Exp)	9008	54/7453	54H/74H53		
2-2-2-3 Input		54/7454	54H/74H54		
2-2-3-3 Input					54LS/74LS54
2-2-3-4 Input				54S/74S64	
2-2-3-4 Input (OC*)				54S/74S65	
4-4 Input (Exp)			54H/74H55		
4-4 Input					54LS/74LS55
Gate Expanders					
Triple 3-Input			54H/74H61		
Dual 4-Input	9006	54/7460	54H/74H60		
2-2-3-3 AND-OR			54H/74H62		
Buffer Gates and Drivers			-		
Quad Buffer (3S*)		54/74125			54LS/74LS125
Quad Buffer (3S*)		54/74126			54LS/74LS126
Hex (3S*)					54LS/74LS365/
Hex Inverter (3S*)					54LS/74LS366
Hex (3S*)					54LS/74LS367
Hex Inverter (3S*)					54LS/74LS368/

*OC = Open-Collector; 3S = 3-State

Г

FUNCTION	DEVICE NO.	INPUTS	CLOCK EDGE	DIRECT SET	DIRECT CLEAR	GUARANTEED CLOCK FREQ MHz
Single JK	9000	3J, 3K, JK	7	Х	х	20 (Typ)
Single JK	9001	2J, 2K, J, K, JK	7	X	х	50 (Тур)
Single JK	54H/74H71	(AOI) (2 + 2)J, (2 + 2)K	~	X		25
Single JK	54H/74H101	(AOI) (2 + 2)J, (2 + 2)K	~	X		40
Single JK	54/7472	3J, 3K	\sim	Х	х	15
Single JK	54H/74H72	3J, 3K	\sim	Х	х	25
Single JK	54H/74H102	3J, 3K	\sim	х	х	40
Single JK	54/7470	2J, 2K, J, K	~	Х	х	20
Dual D	54/7474	D		х	х	15
Dual D	54H/74H74	D		Х	х	35
Dual D	548/74874	D	7	х	X	75
Dual D	54LS/74LS74	D	7	Х	х	30
Dual JK	9020	J, K, J, K, JK	7		х	50 (Typ)
Dual JK	9022	J, K , JK	~	х	х	50 (Typ)
Dual JK	54/7473	J, K	\sim		х	15
Dual JK	54/74107	J, K	\sim		X	15
Dual JK	54H/74H73	J, K	\sim		х	25
Dual JK	54H/74H103	J, K	\sim		х	40
Dual JK	54S/74S113	J, K	\sim	х		80
Dual JK	54LS/74LS113	J, K	\sim	х		30
Dual JK	54/7476	J, K	\sim	х	х	15
Dual JK	54H/74H76	J, K	\sim	х	X	25
Dual JK	54H/74H106	J, K	$\overline{}$	х	х	40
Dual JK	54S/74S112	J, K	\sim	Х	х	80
Dual JK	54LS/74LS112	J, K	\sim	х	X	30
Dual JK	54H/74H78	J, K	\sim	х	х	25
Dual JK	54H/74H108	J, K	7	х	X	40
Dual JK	54LS/74LS73	J, K	\sim		х	30
Dual JK	54S/74S114	J, K	\sim	х	x	80
Dual JK	54LS/74LS114	J, K	\sim	X	х	30
Dual JK	9024, 54/74109	J, K	7	х	X	25

2

7

х

GUARANTEED CLOCK FREQ. MHz 75 30 30

30

30

Х

х

SINGLE AND DUAL FLIP-FLOPS (Cont'd)									
FUNCTION	DEVICE NO.	INPUTS	CLOCK EDGE	DIRECT SET	DIRECT				
Dual JK	54S/74S109	J, K	7	х	x				
Dual JK	54LS/74LS109	J, K	5	х	x				
Dual JK	54LS/74LS76	J, K		Х	X				

J, K

J, K

LATCHES

Dual JK

Dual JK

54ĽS/74LS107

54LS/74LS78

FUNCTION	DEVICE NO.	DATA INPUTS	COMMON CLEAR	ENABLE INPUTS (LEVEL)	MIN ENABLE PULSE WIDTH ns	MAX DELAY ENABLE TO OUTPUT-ns
4-Bit RS Latch	9314	4 X (R ₁ S ₁)	L	1 (L)	18	24
4-Bit RS Latch	93L14	4 X (R1S1)	L	1 (L)	30	45
4-Bit D Latch	9314	4 X D	L	1 (L)	18	24
4-Bit D Latch	93L14	4 X D	L	1 (L)	30	45
Dual 4-Bit D Latch	9308 (54/74116)	8 X D	2 X L	2 X 2 AND	18	30
Dual 4-Bit D Latch	93L08	8 X D	2 X L	2 X 2 AND	30	45
4-Bit RS Latch	54/74279	4 X (RS)				
4-Bit RS Latch	54LS/74LS279	4 X (RS)				
4-Bit D Latch	54/7475	4 X D		2 (H)	20	30
4-Bit D Latch	54/7477	4 X D		2 (H)	20	30
4-Bit D Latch	54LS/74LS375	4 X D		2 (H)	20	30
Dual 4-Bit Addr. Latch	54LS/74LS256	8 X D	L	2 (L)	17	27
8-Bit Addr. Latch	9334	1 X D	L	1 (L)	17	24
8-Bit Addr. Latch	93L34	1 X D	L	1 (L)	26	45
8-Bit D Latch	54LS/74LS373	8 X D		1 (H)	15	30
8-Bit D Latch	54LS/74LS573	8 X D		1 (L)	15	30
8-Bit D Latch	54LS/74LS533	8 X D		1 (H)	15	30
8-Bit D Latch	54LS/74LS563	8 X D		1 (H)	15	30
8-Bit Addr. Latch	54LS/74LS259	1 X D	L	1 (L)	17	27
16-Bit D Latch	54/74170	4 X D		2	25	45
16-Bit D Latch	54LS/74LS170	4 X D		2	25	35
16-Bit D Latch	54LS/74LS670	4 X D		2	25	35
64-Bit Memory	54/7489	4 X D		2 (L)	40	70

LATCHES (Cont'd)

FUNCTION	DEVICE NO.	DATA INPUTS	COMMON CLEAR	ENABLE INPUTS (LEVEL)	MIN ENABLE PULSE WIDTH ns	MAX DELAY ENABLE TO OUTPUT-ns
64-Bit Memory	54LS/74LS89	4 X D		2 (L)	25 (Typ)	30 (Typ)
64-Bit Memory	54S/74S189	4 X D		2 (L)	20	40
64-Bit Memory	54LS/74LS189	4 X D		2 (L)	25 (Typ)	30 (Typ)
64-Bit Memory	54S/74S289	4 X D		2 (L)	20	40
64-Bit Memory	54LS/74LS289	4 X D		2 (L)	25 (Typ)	30 (Typ)

MULTIPLE FLIP-FLOPS

FUNCTION	DEVICE NO.	DATA INPUTS	COMMON CLEAR	CP INPUTS (LEVEL)	GUARANTEED CLOCK FREQ. MHz
4-Bit D Flip-Flop	54/74175	4 X D	L	1()	25
4-Bit D Flip-Flop	54S/74S175	4 X D	L	1()	75
4-Bit D Flip-Flop	54LS/74LS175	4 X D	L	1 ()	30
4-Bit D Flip-Flop	54/74298	2 X 4 X D		1(乀)	25
4-Bit D Flip-Flop	54LS/74LS298	2 X 4 X D		1 (乀)	25
6-Bit D Flip-Flop	54/74174	6 X D	L	1(了)	25
6-Bit D Flip-Flop	54S/74S174	6 X D	L	1()	75
6-Bit D Flip-Flop	54LS/74LS174	6 X D	L	1()	30
8-Bit Multiple Port Register	9338	1 X D		1 (L)	27
8-Bit Multiple Port Register	93L38	1 X D		• 1 (L)	14
8-Bit D Flip-Flop	54LS/74LS374	8 X D		1()	35
8-Bit D Flip-Flop	54LS/74LS534	8 X D		1()	35
8-Bit D Flip-Flop	54LS/74LS564	8 X D		1()	35

MULTIPLEXERS

FUNCTION	DEVICE NO.	ENABLE INPUTS		COMPLEMENT OUTPUT
Quad 2-Input	9322	1	x	
Quad 2-Input	93L22	1	X	
Quad 2-Input	54/74157	1	x	
Quad 2-Input	54S/74S157	1	x	
Quad 2-Input	54LS/74LS157	1	x	
Quad 2-Input	54S/74S158	1		x
Quad 2-Input	54LS/74LS158	1		x

FUNCTION	DEVICE NO.	ENABLE INPUTS	TRUE OUTPUT	COMPLEMENT OUTPUT
Quad 2-Input	54\$/74\$257	1	3S*	
Quad 2-Input	54LS/74LS257	1	3S*	
Quad 2-Input	54LS/74LS257A	1	3S*	
Quad 2-Input	54S/74S258	1		3S*
Quad 2-Input	54LS/74LS258	1		3S*
Quad 2-Input	54LS/74LS258A	1		3S*
Quad 2-Input	54/74298	Clocked (Edge-Trigger)	X (Latched)	
Quad 2-Input	54LS/74LS298	Clocked (Edge-Trigger)	X (Latched)	
Dual 4-Input	9309		x	x
Dual 4-Input	93L09		х	x
Dual 4-Input	54/74153	2	х	
Dual 4-Input	54S/74S153	2	х	
Dual 4-Input	54LS/74LS153	2	х	
Dual 4-Input	54\$/74\$253	2	3S*	
Dual 4-Input	54LS/74LS253	2	3S*	
Dual 4-Input	54LS/74LS352	2		X
Dual 4-Input	54LS/74LS353	2		3S*
8-Input	9312	1	x	x
8-Input	93L12	1	x	X
8-Input	93S12	. 1	x	X
8-Input	9313	1	x	OC*
8-Input	54/74151A	1	x	x
8-Input	54S/74S151	1	x	X
8-Input	54LS/74LS151	1	x	x
8-Input	54\$/74\$251	1	3S*	3S*
8-Input	54LS/74LS251	1	3S*	3S*
8-Input	54/74152A			X
8-Input	54LS/74LS152			x
12-Input	96LS42	1		x
14-Input	96LS32	1		X
16-Input	54/74150	1		X

*OC = Open-Collector; 3S = 3-State

DECODERS/DEMULTIPLEXERS

FUNCTION	DEVICE NO.	ADDRESS INPUTS	ACTIVE LOW ENABLE	ACTIVE LOW OUTPUTS	OPEN-COLLECTOR OUTPUT VOLTAGE V
Dual 1-of-4	9321	2 + 2	1 + 1	4 + 4	
Dual 1-of-4	93L21	2 + 2	1 + 1	4 + 4	
Dual 1-of-4	54S/74S139	2 + 2	1 + 1	4 + 4	
Dual 1-of-4	54LS/74LS139	2 + 2	1 + 1	4 + 4	
Dual 1-of-4	54/74155	2	2 + 1	4 + 4	
Dual 1-of-4	54LS/73LS155	2	2 + 1	4 + 4	
Dual 1-of-4	54/74156	2	2 + 1	4 + 4	5.5
Dual 1-of-4	54LS/74LS156	2	2 + 1	4 + 4	5.5
1-of-8	9301	3	1	8	
1-of-8	93L01	3	1	8	
1-of-8	9302	3	1	8	5.5
1-of-8	9334	3	1	8	
1-of-8	93L34	3	1	8	
1-of-8	54LS/74LS259	3	1	8 H	
1-of-8	54/7445	3	1	8	30
1-of-8	54/7442A	3	1	8	
1-of-8	54LS/74LS42	3	1	8	
1-of-8	54S/74S138	3	2	8	
1-of-8	54LS/74LS138	3	2	8	
1-of-8	54/74145	3	1	8	15
1-of-8 w/Input Latches	54S/74S137	3	2	8	
1-of-10	9301	4 (BCD)		10	
1-of-10	93L01	4 (BCD)		10	
1-of-10	9302	4 (BCD)		10	5.5
1-of-10	54/7445	4 (BCD)		10	30
1-of-10	54/7442A	4 (BCD)		10	
1-of-10	54LS/74LS42	4 (BCD)		10	
1-of-10	54/7443A	4 (Excess-3)		10	
1-of-10	54/7444A	4 (Excess-3 Gray)		10	
1-of-10	54/74145	4 (BCD)		10	15
1-of-16	9311	4	2	16	

DECODERS/DEMULT	DEVICE NO.	ADDRESS	ACTIVE LOW ENABLE	ACTIVE LOW OUTPUTS	OPEN-COLLECTOR OUTPUT VOLTAGE V
1-of-16	93L11	4	2	16	
1-of-16	54/74154	4	2	16	
1-of-10 Decade Sequencer	9319		Clock	10	
1-of-10 Decade Sequencer	9320		Clock	10	3 K Pull-up

REGISTERS

FUNCTION	DEVICE NO.	NO. OF BITS	SERIAL ENTRY	PARALLEL ENTRY NO. OF BITS ¹	CLOCK EDGE	GUARANTEED CLOCK FREQ. MHz
Parallel-in/Parallel-out Shift Right	9300	4	J, K	4S	_ر	30
Parallel-in/Parallel-out Shift Right	93H00	4	J, K	4S	<i></i>	45
Parallel-in/Parallel-out Shift Right	93L00	4	J, K	4S	5	10
Parallel-in/Parallel-out Shift Right	93S00	4	J, K	4S		70
Parallel-in/Parallel-out Shift Right	93H72	4	D	4S	5	45
Serial/Parallel-in, Parallel-out, Shift Right	54/7494	4	D	2 X 4A (MUX)		10
Parallel-in/Parallel-out Shift Right	54/7495A	4	D	4S	~ -	25
Parallel-in/Parallel-out Shift Right	54LS/74LS95B	4	D	4S	~	30
Parallel-in/Parallel-out Shift Right	54/74178	4	D	4S		25
Parallel-in/Parallel-out Shift Right	54/74179	4	D	4S	~	25
Parallel-in/Parallel-out Shift Right	54LS/74LS195A	4	J, K	4S	1	30
Parallel-in/Parallel-out Shift Right (3S ²⁾	54LS/74LS295A	4	D	4S	~	30

S = Synchronous; A = Asynchronous
 OC = Open-Collector; 3S = 3-State

REGISTERS (Cont'd

	r			r		
FUNCTION	DEVICE NO.	NO. OF BITS	SERIAL ENTRY	PARALLEL ENTRY NO. OF BITS ¹	CLOCK EDGE	GUARANTEED CLOCK FREQ. MHz
Parallel-in/Parallel-out Shift Right (3S ²⁾	54LS/74LS395	4	D	4S	~	30
Parallel-in/Parallel-out Bidirectional	54/74194	4	DR, DL	4S	7	25
Parallel-in/Parallel-out Bidirectional	54S/74S194	4	DR, DL	4S	7	70
Parallel-in/Parallel-out Bidirectional	54LS/74LS194A	4	DR, DL	4S	7	30
Quad D (3S2)	54/74173	4		4S	<u> </u>	25
Quad D (3S2)	54LS/74LS173	4		4S	7	30
Quad D Flip-Flop	54/74175	4		45	~	25
Quad D Flip-Flop	54\$/74\$175	4		4S	7	75
Quad D Flip-Flop	54LS/74LS175	4		4S	7	30
Quad 2-Port Register	54/74298	4		2 D (MUX)	\sim	30
Quad 2-Port Register	54LS/74LS298	4		2 D (MUX)	\sim	30
Quad D	54LS/74LS379	4		4S	7	30
Parallel-in/Parallel-out Shift Right	54/7496	5	D	5A	<u>_</u>	10
Hex D Flip-Flop	54/74174	6		6S	7	25
Hex D Flip-Flop	54S/74S174	6		6S	7	75
Hex D Flip-Flop	54LS/74LS174	6		6S	7	30
Parallel D Register	54LS/74LS378	6		6S	7	30
Multiport Register	9338	8	D		7	25
Multiport Register	93L38	8	D		<u>_</u>	20
Parallel-in/Parallel-out Shift Right	54/74199	8	J, K	8S	7	25
Serial/Parallel-in, Parallel/Serial-out Shift Right (3S ²⁾	54LS/74LS322	8	2D	85	٦	35
Serial-in/Parallel-out Shift Right	54/74164	8	2D			25
Serial-in/Parallel-out Shift Right	54LS/74LS164	8	2D		7	25

S = Synchronous; A = Asynchronous
 OC = Open-Collector; 3S = State

REGISTERS (Cont'd)

FUNCTION	DEVICE NO.	NO. OF BITS	SERIAL ENTRY	PARALLEL ENTRY NO. OF BITS ¹	CLOCK EDGE	GUARANTEED CLOCK FREQ. MHz
Parallel/Serial-in, Serial-out, Shift Right	54/74165	8	D	8A	~	25
Parallel/Serial-in, Serial-out, Shift Right	54LS/74LS165	8	D	8A	~	30
Parallel/Serial-in, Serial-out, Shift Right	54/74166	8	D	8S	~	25
Serial-in/Serial-out Shift Right	54/7491A	8	2D		7	10
Successive Approx Register	54LS/74LS502	8	D		~	15
Successive Approx Register	54LS/74LS503	8	D		7	15
Parallel-in/Parallel-out Bidirectional	54/74198	8	DR, DL	8S		25
Parallel-in/Parallel-out Bidirectional (3S ²⁾	54LS/74LS299	8	DR, DL	8S		35
Parallel-in/Parallel-out Bidirectional (3S ²⁾	54LS/74LS323	8	DR, DL	8S		35
Octal D Register	54LS/74LS273	8		8S	7	30
Octal D Flip-Flop (3S2)	54LS/74LS374	8		8S	7	35
Octal D Flip-Flop	54LS/74LS377	8		8S	<u>_</u>	30
Octal D Flip-Flop (3S2)	54LS/74LS574	8		8S	7	35
Successive Approx Register	54LS/74LS504	12	D			15
Serial-in/Serial-out Shift Right	9328	2 X 8	2 X 2 D (MUX)			20
Serial-in/Serial-out Shift Right	93L28	2 X 8	2 X 2 D (MUX)			5.0
Register File (OC2)	54/74170	4 X 4		4A	~ `	
Register File (OC2)	54LS/74LS170	4 X 4		4A	~	
Register File (3S2)	54LS/74LS670	4 X 4		4A	~	

S = Synchronous; A = Asynchronous
 OC = Open-Collector; 3S = 3-State

FUNCTION	DEVICE NO.	MODULUS	PARALLEL ENTRY*	CLOCK EDGE	GUARANTEED CLOCK FREQ. MHz
Asynchronous	54/74290	2 X 5		L	32
Asynchronous	54/7490A	2 x 5		\sim	32
Asynchronous	54LS/74LS90	2 X 5		2	32
Asynchronous	54/7492A	2 X 6		7	32
Asynchronous	54LS/74LS92	2 X 6		7	32
Asynchronous	54/74293	2 X 8		~	32
Asynchronous	54/7493A	2 X 8		\sim	32
Asynchronous	54LS/74LS93	2 X 8		2	32
Asynchronous	54/74176	2 X 5	A	~	35
Asynchronous	54/74177	2 X 8	A	\sim	35
Asynchronous	54/74196	2 X 5	A	2	50
Asynchronous	54LS/74LS196	2 X 5	Α	7	45
Asynchronous	54/74197	2 X 8	Α	~	50
Asynchronous	54LS/74LS197	2 X 8	Α	-	50
Asynchronous	54LS/74LS290	2 X 5		~	32
Asynchronous	54LS/74LS293	2 X 8		\sim	32
Asynchronous	54LS/74LS390	2 X 5		\sim	40
Asynchronous	54LS/74LS393	2 X 8		~	40
Asynchronous	54LS/74LS490	2 X 5		\sim	40
Variable Modulo	9305	2 X 5, 6, 7, 8		5	23
Synchronous	9310	10 (Presettable)	S	5	30
Synchronous	93L10	10 (Presettable)	S	7	13
Synchronous	93S10	10 (Presettable)	S		70
Synchronous	9316	16 (Presettable)	S	5	30
Synchronous	93L16	16 (Presettable)	S	7	13
Synchronous	93S16	16 (Presettable)	S	7	70
Synchronous	54/74160	10 (Presettable)	S	Г	25
Synchronous	54LS/74LS160	10 (Presettable)	S	2	25
Synchronous	54/74161	16 (Presettable)	S		25
Synchronous	54LS/74LS161	16 (Presettable)	S		25
Synchronous	54/74162	10 (Presettable)	S		25
Synchronous	54LS/74LS162	10 (Presettable)	S	5	25
Synchronous	54/74163	16 (Presettable)	S		25

*S = Synchronous; A = Asynchronous

Г

COUNTERS (Cont	'd)				
FUNCTION	DEVICE NO.	MODULUS	PARALLEL ENTRY*	CLOCK EDGE	GUARANTEED CLOCK FREQ. MHz
Synchronous	54LS/74LS163	16 (Presettable)	S		25
Up/Down	54LS/74LS168	10 (Presettable)	S		25
Up/Down	54LS/74LS169	16 (Presettable)	S		25
Up/Down	54/74192	10	А		25
Up/Down	54LS/74LS192	10	A	7	30
Up/Down	54/74193	16	A		25
Up/Down	54LS/74LS193	16	А	<u></u>	30
Up/Down	54/74190	10	A		20
Up/Down	54LS/74LS190	10	A		20
Up/Down	54/74191	16	A	<u>_</u>	20
Up/Down	54LS/74LS191	16	A	<u>_</u>	20
Rate Multiplier	54/7497	m.f./64			25
Rate Multiplier	54/74167	m.f./10			25

MONOSTABLES (ONE-SHOTS)

		PULSE WIDTH VARIATION (%)		NO. OF INPUTS			MIN OUTPUT
FUNCTION	DEVICE NO.	vs. TEMP	vs. V _{CC}	POS	NEG	RESETTABLE	(t _w) ns
Single Retriggerable	9600	±1.5	±1.5	3	2	×	75
Single Retriggerable	9601	±2.7	±1.0	2	2	× .	50
Dual Retriggerable	9602	±1.5	±1.5	1	1	x	72
Dual Retriggerable	96L02	±1.6	±1.5	1	1	x	110
Dual Retriggerable	96S02	±1.0	±1.0	1	1	x	27
Single Non-Retriggerable	54/74121	±0.25	±0.15	1	2		40
Single Retriggerable	54/74122	±2.7	±1.0	2	2	x	45
Dual Retriggerable	54/74123	±2.7	±1.0	1	1	x	45
Dual Retriggerable	96LS02	±1.0	±0.8	1	1	x	35

*S = Synchronous; A = Asynchronous

FUNCTION	DEVICE NO.	COMPANION RECEIVER	l _{OL} mA	los mA (MIN)
Quad 2 NAND Driver	54/7437	Any TTL	48	-20
Quad 2 NAND Driver (OC*)	54/7438	96106	48	OC*
Quad 2 NAND Driver (OC*)	96101	96106	80	OC*
Quad 2 NAND Driver	9009	Any TTL	52.8	-40
Dual 2 NAND Driver	54/7440	Any TTL	48	-20
Dual 2 NAND Driver	54H/74H40	Any TTL	60	-40
Dual 2 NAND Driver	548/74840	Any TTL	60	-50
Dual 2 NAND Driver (50 Ω)	54S/74S140	Any TTL	60	-50
Octal Inverting Bus Driver (3S*)	54LS/74LS240	Any TTL	64	-40
Octal Inverting Bus Driver (3S*)	54S/74S240	Any TTL	64	-50
Octal Non-Inverting Bus Driver (3S*)	54LS/74LS241	Any TTL	64	-40
Octal Non-Inverting Bus Driver (3S*)	54S/74S241	Any TTL	64	-50
Octal Bus Transceiver	54LS/74LS245	Any TTL	24	-40
Octal Inverting Bus Transceiver	54LS/74LS540	Any TTL	64	-40
Octal Non-Inverting Bus Transceiver	54LS/74LS541	Any TTL	64	-40
Quad Inverting Bus Transceiver	54LS/74LS242	Any TTL	24	-40
Quad Non-Inverting Bus Transceiver	54LS/74LS243	Any TTL	24	-40
Quad Bus Transceiver	96103	96103	70	-18
Quad 2-NOR Receiver	96106		7.8	-18

*OC = Open-Collector; 3S = 3-State

٦

FUNCTION	DEVICE NO.	OUTPUT CURRENT mA	OUTPUT VOLTAGE V	ACTIVE HIGH/LOW	RIPPLE BLANKING	BLANKING ABOVE BCD 9-INPUT
1-of-10 Cold Cathode (OC*)	9315 (54/7441)	7.0	55	L		
1-of-10 Cold Cathode	74141	7.0	55	L		x
1-of-10 Driver (OC*)	9302	16	5.5	L		x
1-of-10 Driver (O <u>C*)</u>	54/7445	80	30	L		x
1-of-10 Driver (OC*)	54/74145	80	15	L		x
7-Seg Decoder	9307	12.5	5.5	н	x	
7-Seg Decoder	54/7448	1.3	5.5	н	x	
7-Seg Decoder (OC*)	54/7449	10	5.5	н	x	
7-Seg Decoder/Driver	9317B	40	20	L	X	x
7-Seg Decoder/Driver	9317C	20	30	L	x	X
7-Seg Decoder/Driver (OC*)	54/7446A	40	30	L	X	
7-Seg Decoder/Driver (OC*)	54/7447A	40	15	L ·	X	
7-Seg Decoder/Driver (OC*)	54LS/74LS47	24	15	L	x	
7-Seg Decoder/Driver	54LS/74LS48	1.3	5.5	н	x	
7-Seg Decoder/Driver (OC*)	54LS/74LS49	8.0	5.5	н	x	
7-Seg Decoder/Driver (OC*)	54LS/74LS247	24	15	L	x	
7-Seg Decoder/Driver	54LS/74LS248	1.3	5.5	н	x	
7-Seg Decoder/Driver (OC*)	54LS/74LS249	8.0	5.5	н	x	
7-Seg Decoder/Driver (OC*)	54LS/74LS347	24	7.0	L	x	
7-Seg Decoder/Driver (OC*)	54LS/74LS447	24	7.0	L	x	
7-Seg LED Driver Common Cathode	9368	20	1.7	н	x	
7-Seg LED Driver Common Anode (OC*)	9370	25	5.5	L	x	
7-Seg LED Driver Common Anode (OC*)	9374	15	10	L	x	


*OC = Open-Collector

FUNCTION	DEVICE NO.	DESCRIPTION	NO. OF BITS
Adder	54/7480	Gated 1-Bit with Carry	1
Adder	9304	Dual 1-Bit with Carry	2
Adder	54H/74H183	Dual 1-Bit with Carry	2
Adder	54/7482	Full 2-Bit with Carry	2
Adder	54/7483A	Full Binary 4-Bit with Carry	4
Adder	54LS/74LS83A	Full Binary 4-Bit with Carry	4
Adder	54/74283	Full Binary 4-Bit with Carry	4
Adder	54LS/74LS283	Full Binary 4-Bit with Carry	4
Arithmetic Logic Unit	9340	ALU with Internal CLA*	4
Arithmetic Logic Unit	9341 (54/74181)	ALU with External CLA*	4
Arithmetic Logic Unit	93L41	ALU with External CLA*	4
Arithmetic Logic Unit	54LS/74LS181	ALU with External CLA*	4
Arithmetic Logic Unit	93S41	ALU with External CLA*	4
Carry Lookahead	9342 (54/74182)	CLA generator for 9341	
Carry Lookahead	93S42 (54S/74S182)	CLA generator for 93S41/9405	
Comparator	9386 (8242)	4-Bit Indentity Exclusive-NOR (OC*)	4
Comparator	54/7485	4-Bit Magnitude with Expander	4
Comparator	54LS/74LS85	4-Bit Magnitude with Expander	4
Comparator	9324	5-Bit Magnitude	5
Comparator	93L24	5-Bit Magnitude	5
Comparator	93\$46	6-Bit Identity with Expander	6
Comparator	93\$47	6-Bit Identity (OC*)	6
Encoder	9318	Priority 8-Bit with Expander	8
Encoder	93L18	Priority 8-Bit with Expander	8
Multiplier	9344	Binary 4 X 2-Bit	4 X 2
Multiplier	93\$43	2s Complement	4 X 2
Multiplier	54LS/74LS384	Serial/Parallel 2s Complement	8
Parity	54/74180	8-Bit Parity Generator/Checker	8
Parity	93562	9-Bit Parity Generator/Checker	9
Parity	9348	12-Bit Parity Generator/Checker	12
Parity	54LS/74LS280	9-Bit Parity Generator/Checker	9
True/Complement	54H/74H87	4-Bit True/Complement Zero/One Element	4
True/Complement	54S/74S135	Dual 2-Bit Exclusive OR/NOR	4

*CLA = Carry Lookahead; OC = Open-Collector

RANDOM ACCESS MEMORIES							
	DEVICE NO.	DESCRIPTION	ADDRESS ACCESS TIME-ns (MAX) MIL/COM	CHIP SELECT ACCESS TIME-ns (MAX) MIL/COM	READ/WRITE CYCLE TIME		
ORGANIZATION					COM 0°C to +70°C ns (MAX)	MIL -55°C to +125°C ns (MAX)	
TTL			-				
16 X 4	7489	OC1	60/60	50/50	115	115	
SCHOTTKY						••••••••••••••••••••••••••••••••••••••	
16 X 4	545/745189	3S1	50/35	32/22	55	70	
16 X 4	545/745289	OC1	50/35	25/17	55	70	
LOW POWER SCH	ΟΤΤΚΥ						
16 X 4	54LS/74LS89	OC1	37/372	10/102	722	722	
16 X 4	54LS/74LS189	3S1	37/372	10/102	722	722	
16 X 4	54LS/74LS289	OC1	37/372	10/102	722	72 ²	

1. OC = Open-Collector; 3S = 3-State 2. Typical Value



PRODUCT INDEXES AND SELECTION GUIDES	1
TTL CHARACTERISTICS	2
LOADING, SPECIFICATIONS AND WAVEFORMS	3
54/74 FAMILY DATA SHEETS	4
9000 FAMILY DATA SHEETS	5
9300 FAMILY DATA SHEETS	6
9600 FAMILY DATA SHEETS	7
OTHER DIGITAL PRODUCTS	8
ORDERING INFORMATION AND PACKAGE OUTLINES	9
FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS	10

SECTION 2

- Glossary
- Logic Symbols and Terminology
- TTL Circuit Families
- Input Characteristics
- Unused Inputs
- Output Characteristics
- Increasing Fan-Out
- 3-State Outputs
- Open-Collector Outputs
- Thresholds and Noise Margins
- Crosstalk
- Transmission Lines
- Transmission Line Effects
- Backplane Data Bus
- Decoupling
- Grounds
- Supply Voltage and Temperature
- Interfacing

Section 2 TTL CHARACTERISTICS

GLOSSARY

Currents — Positive current is defined as conventional current flow into a device. Negative current is defined as conventional current flow out of a device. All current limits are specified as absolute values.

- ICC Supply Current The current flowing into the V_{CC} supply terminal of a circuit with the specified input conditions and the outputs open. When not specified, input conditions are chosen to guarantee worst case operation.
- IIH Input HIGH Current—The current flowing into an input when a specified HIGH voltage is applied.
- Input LOW Current The current flowing out of an input when a specified LOW voltage is applied.
- IOH **Output HIGH Current** The leakage current flowing into a turned off open-collector output with a specified HIGH output voltage applied. For an output with an internal pull-up circuit, the I_{OH} is the current flowing out of the output when it is in the HIGH state.
- IOL **Output LOW Current** The current flowing into an output when it is in the LOW state.
- IOS **Output Short Circuit Current** The current flowing out of a HIGH-state output when that output is short circuited to ground (or other specified potential).
- IOZH Output OFF Current HIGH The current flowing into a disabled 3-state output with a specified HIGH output voltage applied.
- IOZL Output OFF Current LOW The current flowing out of a disabled 3-state output with a specified LOW output voltage applied.

Voltages — All voltages are referenced to the ground pin. Negative voltage limits are specified as absolute values (i.e., -10 V is greater than -1.0 V).

- V_{CC} **Supply Voltage**—The range of power supply voltage over which the device is guaranteed to operate within the specified limits.
- V_{CD(Max)} Input Clamp Diode Voltage The most negative voltage at an input when a specified current is forced out of that input terminal. This parameter guarantees the integrity of the input diode, intended to clamp negative ringing at the input terminal.
- VIH Input HIGH Voltage The range of input voltages that represents a logic HIGH in the system.
- V_{IH(Min)} Minimum Input HIGH Voltage The minimum allowed input HIGH in a logic system. This value represents the guaranteed input HIGH threshold for the device.
- VIL Input LOW Voltage The range of input voltages that represents a logic LOW in the system.
- VIL(Max) Maximum Input LOW Voltage The maximum allowed input LOW in a system. This value represents the guaranteed input LOW threshold for the device.

GLOSSARY (Cont'd)

- VOH(Min) **Output HIGH Voltage** The minimum voltage at an output terminal for the specified output current I_{OH} and at the minimum value of V_{CC}.
- V_{OL(Max)} Output LOW Voltage The maximum voltage at an output terminal sinking the maximum specified load current I_{OL}.
- V_{T+} **Positive-Going Threshold Voltage** The input voltage of a variable threshold device (i.e., Schmitt Trigger) that is interpreted as a V_{IH} as the input transition rises from below V_{T-(Min)}.
- V_T- **Negative-Going Threshold Voltage** The input voltage of a variable threshold device (i.e., Schmitt Trigger) that is interpreted as a V_{IL} as the input transition falls from above V_{T+(Max)}.

AC Switching Parameters

- fmax **Toggle Frequency/Operating Frequency** The maximum rate at which clock pulses may be applied to a sequential circuit. Above this frequency the device may cease to function.
- tpLH
 Propagation Delay Time The time between the specified reference points, normally 1.5 V (1.3 V for LS) on the input and output voltage waveforms, with the output changing from the defined LOW level to the defined HIGH level.
- tPHL **Propagation Delay Time** The time between the specified reference points, normally 1.5 V (1.3 V for LS) on the input and output voltage waveforms, with the output changing from the defined HIGH level to the defined LOW level.
- tw **Pulse Width** The time between 1.5 V (1.3 V for LS) amplitude points on the leading and trailing edges of a pulse.
- th Hold Time The interval immediately following the active transition of the timing pulse (usually the clock pulse) or following the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure its continued recognition. A negative hold time indicates that the correct logic level may be released prior to the active transition of the timing pulse and still be recognized.
- ts Setup Time The interval immediately preceding the active transition of the timing pulse (usually the clock pulse) or preceding the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure its recognition. A negative setup time indicates that the correct logic level may be initiated sometime after the active transition of the timing pulse and still be recognized.
- tPHZ **Output Disable Time (of a 3-State Output) from HIGH Level** The time between the 1.5 V (1.3 V for LS) level on the input and a voltage 0.5 V below the steady state output HIGH level with the 3-state output changing from the defined HIGH level to a high impedance (off) state.
- tpLz
 Output Disable Time (of a 3-State Output) from LOW Level The time between the 1.5 V (1.3 V for LS) level on the input and a voltage 0.5 V above the steady state output LOW level with the 3-state output changing from the defined LOW level to a high impedance (off) state.
- tPZH **Output Enable Time (of a 3-State Output) to a HIGH Level** The time between the 1.5 V (1.3 V for LS) levels of the input and output voltage waveforms with the 3-state output changing from a high impedance (off) state to a HIGH level.

GLOSSARY (Cont'd)

- tPZL Output Enable Time (of a 3-State Output) to a LOW Level The time between the 1.5 V (1.3 V for LS) levels of the input and output voltage waveforms with the 3-state output changing from a high impedance (off) state to a LOW level.
- trec **Recovery Time** The time between the 1.5 V (1.3 V for LS) level on the trailing edge of an asynchronous input control pulse and the same level on a synchronous input (clock) pulse such that the device will respond to the synchronous input.

Miscellaneous

- C Marking code letter indicating that the device is guaranteed to meet the specifications for the Commercial temperature range.
- D Package code letter for ceramic Dual In-line Packages.

F Package code letter for ceramic flatpaks.

- M Marking code letter indicating that the device is guaranteed to meet the specifications for the Military temperature range.
- P Package code letter for plastic Dual In-line Packages.
- QB Marking code indicating in-house 38510, level B reliability screening (military grade only).
- QM, QR Marking code indicating Matrix VI commercial/industrial reliability screening.

XC, XM Shorthand for the commercial or military temperature range specifications or devices; the letter X stands for the code letter of any package in which the device is available.

LOGIC SYMBOLS AND TERMINOLOGY

The logic symbols used to represent the MSI devices follow Mil Std 806B for logic symbols. MSI elements are represented by rectangular blocks with appropriate external AND/OR gates when necessary. A small circle at an external input means that the specific input is active LOW; i.e., it produces the desired function, in conjunction with other inputs, if its voltage is the lower of the two logic levels in the system. A circle at the output indicates that when the function designated is True, the output is LOW. Generally, inputs are at the top and left and outputs appear at the bottom and right of the logic symbol. An exception is the asynchronous Master Reset in some sequential circuits which is always at the left hand bottom corner.

Inputs and outputs are labeled with mnemonic letters as illustrated in *Table 2-1*. Note that an active LOW function labeled outside of the logic symbol is given a bar over the label, while the same function inside the symbol is labeled without the bar. When several inputs or outputs use the same letter, subscript numbers starting with zero are used in an order natural for device operation.

This nomenclature is used throughout this book and may differ from nomenclature used on other data books (notably early 7400 MSI), where outputs use alphabetic subscripts or use number sequences starting with one.

LABEL	MEANING	EXAMPLE
١x	General term for inputs to combinatorial circuits.	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
J, K S, R D	Inputs to JK, SR, and D flip-flops and latches.	2 3 4 6 8 10 14 15 16 18 20 22 E ₀ E ₁ 4 BIT LATCH 1 1/2 9308 MR Q ₀ Q ₁ Q ₂ Q ₃ 1 7 9 11 13 17 19 21 23
Ax, Sx	Address or Select inputs, used to select an input, output, data route, junction, or memory location.	15 14 1 2 A0 A1 A2 A3 9301 9301 9301 9301 O0 01 02 03 04 05 06 07 08 09 Q
Ē	Enable, active LOW on all TTL/MSI. A latch can receive new data when its Enable input is in the active state.	13 12 11 10 9 3 4 5 6 7 $ $
PE	Parallel Enable, a control input used to synchronously load information in parallel into an otherwise autonomous circuit.	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
P	Parallel data inputs to shift registers and counters.	O 1 15 14 13 12

TABLE 2-1

TABLE 2-1 (Cont'd)									
LABEL	MEANING	EXAMPLE							
PL	Parallel Load; similar to Parallel Enable except that PL overrides the clock and forces parallel loading asynchronously.	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							
MR	Master Reset, asynchronously resets all outputs to zero, over- riding all other inputs.	9 3 4 5 6 PE Po Pi P2 P3 CEP CET 9310 TC CET 9310 TC CET 0310 TC CET 14 13 12 11							
CL	Clear, resets outputs to zero but does not override all other inputs.	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$							
CP	Clock Pulse, generally a HIGH-to-LOW-to-HIGH transition. An active HIGH clock (no circle) means outputs change on LOW-to-HIGH clock transition.	9 3 4 5 6 PE P0 P1 P2 P3 CEP 10 CET 9316 TC 2 CP MR Q0 Q1 Q2 Q3							
CE, CEP, CET	Count Enable inputs for counters.								
Zx, Ox, Fx	General terms for outputs of combinatorial circuits.	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$							
Qx	General term for latch and flip-flop outputs. If they pass through an enable gate before exiting the package, Q or \overline{Q} changes to O or \overline{O} .	9 3 4 5 6 PE P0 P1 P2 P3 7							
тс	Terminal Count output (1111 for up binary counters, 1001 for up decimal counters, or 0000 for down counters).	2							
ŌĒ	Output Enable, used to force 3-state outputs into the high imped- dance state.	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$							

TTL CIRCUIT FAMILIES

Each family is designed around certain performance objectives, within the economic limitations of a particular process. The key performance factors that distinguish the families are power consumption, speed and the ability to drive wiring capacitance. For comparison purposes the power supply current and propagation delay or switching rate for several popular circuit types in the various families are shown in *Table 2-2* below. The propagation delays are in ns, the supply currents in mA and the toggle frequencies in MHz. All values listed are worst-case guaranteed, rather than typical figures.

CIRCUIT TY	PE	TTL	H-TTL	S-TTL	LP-TTL	LS-TTL
2-Input NAND	tplh/tphl	22/15	10/10	4.5/5.0		10/10
7400	ICC	2.0/5.5	4.2/10	4.0/9.0		0.4/1.1
D-Type Flip-Flop	f _{max}	15	35	75		30
7474	ICC	7.0	38	25		4.0
JK Flip-flop	f _{max}	25	40	80		30
9024/74112/74H108	ICC	7.0	38	25		4.0
4-Input Multiplexer	tplн/tpнl	14/14		7.5/6.5	22/30	14/14
9322/74157	Icc	23.5		39	6.6	8.0
Synchronous Counter	f _{max}	30		70	13	25
9310/74160	ICC	92		127	27.5	32
4-Bit Shift Register	f _{max}	30	45	70	10	30
9300/74195	Icc	63	112	120	23	21

TABLE 2-2

In three of the families — TTL, H-TTL and LP-TTL — the transistors are turned on by applying sufficient base current for the lowest expected current gain. The average transistor, having greater current gain, receives far more base current than necessary, which forward biases the collector-base junction and saturates the transistor. In order to turn off such a saturated transistor, the excess base charge must first be removed, resulting in considerable delay. Gold doping is commonly used to speed up the charge recombination, but this decreases the current gain.

Schottky clamped transistors (*Figure 2-1*) overcome this limitation. They use a surface barrier diode with very low forward voltage drop (0.3 V) as a bypass between base and collector. When the transistor starts conducting and is about to become saturated, the excess input current is not fed into the base, but routed through the Schottky diode into the collector (Baker Clamp). As a result the transistor is never fully saturated and recovers quickly when the base current is interrupted. Since gold doping is not required, the transistors also have higher current gain, require less base current, and turn on faster.

As a result of the faster turn-on and recovery, S-TTL circuits achieve roughly twice the speed of H-TTL at about the same level of power consumption, as indicated in the table. On the other hand, LS-TTL circuits (also Schottky clamped) use much less power than H-TTL, yet operate at about the same speed. Compared to S-TTL, LS-TTL processing produces shallower diffusions and smaller transistors with greater bandwidth. Thus, LS-TTL circuits operate at about half the speed of S-TTL while using only about 20% as much power.





Fig. 2-1 Schottky Transistor

TTL CIRCUIT FAMILIES (Cont'd)

Schematics of the basic gates of the various families are shown in Figures 2-2 through 2-7. All are similar, containing an input AND gate, a phase splitter Q2 with emitter and collector load resistors, a pull-up mechanism Q3/Q4 and a pull-down transistor Q5. In all except the LS-TTL circuit, the AND function is formed by a multiemitter transistor in which the emitter-base junctions serve to isolate the input signal sources from each other and steer the current from the 4 k Ω gate resistor. When an input is LOW, the gate current flows out through the base-emitter junction and Q1 is saturated, making the base voltage of Q2 only slightly more positive than the LOW input voltage, and Q2 does not conduct. Moreover, the low emitter-to-collector resistance of Q1 in this condition allows the input signal source to withdraw charge from the base of Q2 and help to turn it off quickly. With all inputs HIGH, the gate current flows through the base-collector junction of Q1 and turns on Q2. In this situation, a small quantity of charge is injected into the base of Q1. Part of this charge recombines in the base region and part of it drifts over to be "collected" by the emitters. This inverse beta current is a significant part of the input leakage current IIH. This same phenomenon occurs when the gate current exits through a LOW input. Current is injected into the base from the LOW emitter and part of it is collected by the HIGH emitters. An input signal exceeding the +5.5 V rating applied to one input can cause breakdown between it and a LOW input, with the possibility of damage or of being biased in a negative resistance region, depending on the source impedance. Biasing in the negative resistance region can lead to oscillation that is difficult to diagnose.

The phase splitter Q2 is so named because the collector and emitter voltages change in opposite directions when Q2 turns on or off. When Q2 turns off, the emitter voltage falls and it stops providing base current to the pull-down transistor Q5; simultaneously the Q2 collector voltage rises and pulls up the base of Q3. The Q3/Q4 circuitry provides current gain and the low impedance necessary to pull the output up to the HIGH level while charging wiring capacitance. The amount of current available to charge capacitance is limited by the small resistor (s) connected from V_{CC} to the collector(s) of Q3/Q4. This charging current shows up as a current spike at the V_{CC} pin and it is normal practice to add rf bypass capacitors on logic boards to supply this sudden demand for current and thus prevent negative-going spikes on V_{CC}.

When Q2 turns on, the collector voltage falls and pulls down the base of Q3; simultaneously Q2 emitter voltage rises and supplies base current to Q5. As Q5 starts conducting, it begins to discharge load capacitance and pull the output down to the LOW level. The discharge current shows up as a current spike at the ground pin and is one of the principal reasons for recommending that system designers allow generous amounts of ground metal on circuit boards.






Fig. 2-2 7410 Gate

Fig. 2-3 9003 Gate

TTL CIRCUIT FAMILIES (Cont'd)

Although Fairchild does not offer LP-TTL gates or flip-flops, the input and output circuitry of *Figure 2-4* is representative of 93L Series MSI. As shown, the resistor values are four times those of *Figures 2-2* and 2-3. This decreases the input loading I_{IL} , the output drive capability and the power consumption. The speed-power trade-off is evident from the values listed in the table for the LP-TTL multiplexer, counter and shift register, compared to the TTL counterparts.

Another speed-power trade-off is evident in the H-TTL gate of *Figure 2-5*. Compared to *Figure 2-2*, several resistor values are halved and the output pull-up changed to a Darlington configuration. As seen from the values listed in the table, both speed and power consumption are approximately doubled.

The S-TTL gate of *Figure 2-6* is quite similar to the H-TTL gate and consumes about the same amount of power, yet operates at twice the speed. The base of the pull-down output transistor Q5 is returned to ground through Q6 and a pair of resistors instead of through a simple resistor. This arrangement is called a squaring network since it squares up the transfer characteristics by preventing conduction in the phase splitter Q2 until the input voltage rises high enough to allow Q2 to supply base current to Q5. The squaring network also improves the propagation delay by providing a low resistance path to discharge capacitance at the base of Q5 during turn-off.




Fig. 2-4 LP-TTL Gate





Fig. 2-5 74H10 Gate






Fig. 2-6 74S00 Gate

Fig. 2-7 74LS00 Gate


TTL CIRCUIT FAMILIES (Cont'd)

With a few exceptions, LS-TTL circuits do not use the multi-emitter input structure that originally gave TTL its name. Most LS elements use a DTL type input circuit with Schottky diodes to perform the AND function, as exemplified by D3 and D4 in *Figure 2-7*. Compared to the classical multi-emitter structure, this circuit is faster and it increases the input breakdown voltage. Inputs of this type are tested for leakage with an applied input voltage of 10V, and the input breakdown voltage is guaranteed to be 15 V or more.

Another input arrangement often used in LS-TTL MSI has three diodes connected as shown in *Figure 2-8*. This configuration gives a slightly higher input threshold than that of *Figure 2-7*. A third input configuration sometimes used employs a vertical pnp transistor as shown in *Figure 2-9*. This arrangement also gives a higher input threshold and has the additional advantage of reducing the amount of current that the signal source must sink. Both the diode cluster arrangement and the pnp input configuration have breakdown voltage ratings greater than 15 V.

A few LS-TTL circuits use the traditional emitter inputs and thus have input breakdown ratings of 5.5 V. These circuits are the open-collector gate types 'LS03, 'LS05, 'LS22, 'LS26 and 'LS136; flip-flop types 'LS74, 'LS109, 'LS112, 'LS113 and 'LS114; and the clock inputs of ripple counter types 'LS90, 'LS92, 'LS93, 'LS196, 'LS197, 'LS290, 'LS293, 'LS390, 'LS393 and 'LS490.

The LS-TTL pull-up circuitry has some features not found in the other TTL circuits. The 5 k Ω resistor bridging the base-emitter junction of Q4 is diffused into the same isolation region as the Q4/Q5 collectors, thus the sneak diode D5 does not return to V_{CC} as it does in other diffused resistors. This feature, in conjunction with the blocking diode D6, allows a HIGH state output to be pulled up higher than V_{CC}, e.g., to +10 V, convenient for interfacing with CMOS. Some early FSC LS designs — the 'LS00, 'LS04, 'LS10, 'LS11, 'LS20, 'LS32, 'LS74, 'LS86, 'LS109, 'LS112, 'LS113 and 'LS114 — do not have the diode in series with the Darlington collector resistor. These outputs are, therefore, clamped one diode drop above the positive supply voltage V_{CC}.



INPUT CHARACTERISTICS

Figure 2-10 shows the input current-voltage characteristics of a TTL buffer. For input voltage levels around 6.0 V the emitter inputs avalanche. In this condition an input has very low series resistance and the avalanche current increases rapidly with input voltage. To avoid permanent damage, the input signal source must have either a current limit of 5.0 mA or less, or the input voltage must be limited to 5.5 V. For input voltages between 2.0 V and 5.5 V, the current flow is only the input leakage current l_{IH}, guaranteed not to exceed 40 μ A or 50 μ A, depending on the circuit family, for a single input. As the input voltage decreases below 2.0 V, current starts flowing from the input and increases rapidly as the voltage decreases. The slope of the characteristics in this region is only about 200 Ω , indicating that part of the current from the gate pull-up resistor is still flowing inward through the internal junctions of the circuit. This marks the transition region, since at some point the buffer pull-down transistor will not have sufficient base current to stay on and the output will start to switch from LOW to HIGH.

As the input voltage decreases from about 1.0 V to -0.5 V, the slope of the characteristic equals the gate pull-up resistor, in this case about 2 k Ω . As the input goes below about -0.7 V the current increases rapidly as the input clamping diode conducts.

Figure 2-11 shows the input characteristic of an LS-TTL circuit. Input diode breakdown is typically greater than 15 V and input leakage current above 1.5 V is negligible. As the input voltage falls below 1.3 V, gate current starts flowing out of the input, denoting the transition region. For input voltage between 1.0 V and -0.3 V, the I-V characteristic has the slope of the $24 k\Omega$ gate pull-up resistor. The clamping diode conducts and the current increases rapidly when the input voltage goes below about -0.3 V. The LS-TTL clamping diodes are intended only for the suppression of transient currents and should not be used as steady-state clamps in interface applications. A clamp current exceeding 2.0 mA and with a duration greater than 500 ns can activate a parasitic lateral npn transistor, which in turn can steal current from internal nodes of the LS circuit and thus cause logic errors. The effective capacitance of a TTL input is 5.0 pF for DIP and 4.0 pF for Flatpak. For an input that serves more than one internal function, each additional function adds 1.5 pF.

In the 9000 series, the input leakage I_{IH} is measured at a reverse bias of 4.5 V, as opposed to 2.4 V for the other families. This is a more severe test and a standard 9000 series input has a limit of 60 μ A. At the more conventional bias of 2.4 V, the leakage will not exceed 40 μ A under most operating conditions.




Fig. 2-10 TTL Buffer Input Characteristics




Fig. 2-11 LS-TTL Input Characteristics

UNUSED INPUTS


Theoretically, an unconnected input assumes the HIGH logic level, but practically speaking it is in an undefined logic state because it tends to act as an antenna for noise. Only a few hundred millivolts of noise causes the unconnected input to go to the logic LOW state. On devices with memory (flip-flops, latches, registers, counters), it is particularly important to terminate unused inputs (MR, PE, PL, CP) properly since a noise spike on these inputs might change the contents of the memory. It is poor design practice to leave unused inputs floating.

If the logic function calls for a LOW input, such as in NOR or OR gates, ground the unused inputs. For a permanent HIGH signal, unused inputs can be tied to V_{CC}. A current limiting resistor, in the range of 1 k Ω to 5 k Ω , is recommended for emitter-type inputs since these break down at some unspecified voltage above 5.5 V and power supply misadjustment or malfunction can cause damage unless the current is limited. Note that one resistor can serve several inputs, provided only that the cumulative I_{IH} current does not cause the voltage to drop below 2.4 V. Note also that diode-type LS-TTL inputs have breakdown voltages above 15 V and thus protective resistors are not normally required. An unused input may also be tied to a used input having the same logic function, such as NAND or AND gates, provided that the driver can handle the added I_{IH}. This practice is not recommended for diode-type LS-TTL inputs in a noisy environment, since each diode represents a small capacitor and two or more in parallel can act as an entry port for negative spikes superimposed on a HIGH level and cause momentary turn-off of Q2 (*Figure 2-7*).

OUTPUT CHARACTERISTICS

Figure 2-12 shows the LOW state output characteristics of a 5400 gate at three temperatures. With no load current the output level is the offset voltage of about 90 mV. The slope of the 25°C characteristic indicates a saturation resistance of 8 Ω , increasing to 9 Ω at 125°C and decreasing to 6 Ω at -55°C. At low temperature, transistor beta decreases such that the output transistor pulls out of saturation for currents above 25 mA. Not shown is the effect of the collector-substrate junction for negative output currents. In some cases a negative output current can occur as a reflection from the unterminated end of a long interconnection following a HIGH-to-LOW transition. The collector-substrate diode acts as a negative current clamp and limits the undershoot to the -0.7 V to -1.0 V range, depending on the current.

Figure 2-13 shows the LOW state output characteristics of an LS-TTL gate. For LOW I_{OL} values, the pull-down transistor is clamped out of deep saturation to shorten the turn-off delay. The curves also show the clamping effect when I_{OL} tends to go negative. In S-TTL and LS-TTL circuits, the anti-saturation clamping of Q5 means that the output LOW voltage will be slightly higher than for the equivalent saturated circuits at the same current levels. For example, both the 74S00 and 74H00 are guaranteed to sink 20 mA (12.5 unit loads) but the V_{OL} specifications are 0.5 V and 0.4 V, respectively. Similarly, standard 93L and 74LS circuits are guaranteed to sink 8.0 mA (5 unit loads) but the V_{OL} specifications are 0.4 V and 0.5 V respectively.









Fig. 2-13 LS-TTL Gate Output LOW Characteristics


OUTPUT CHARACTERISTICS (Cont'd)


In the HIGH state a totem-pole output presents a low impedance and is capable of sourcing considerable current. *Figure 2-14* shows the output HIGH characteristics of a 5400 gate at three temperatures. With no load current the V_{OH} is about 3.5 V at 25° C. For I_{OH} increasing to about 6.0 mA, the characteristic has the shape of a fixed voltage minus the logarithmically increasing voltage drop across two pn junctions. For I_{OH} greater than 6.0 mA, the pull-up transistor Q3 (*Figure 2-2*) saturates and the slope of the characteristic is just the 130 Ω current limiting resistor plus the saturation resistance of Q3. The maximum I_{OH} current, where the characteristic intersects the horizontal axis, correlates with the short-circuit output current parameter I_{OS} and is often regarded as a measure of the circuit's ability to charge line capacitance.

The output HIGH characteristics of the 54S140 Line Driver are shown in *Figure 2-15*, with the axes oriented differently than in *Figure 2-13*. The 'S140 pull-up is a Darlington circuit with a 25 Ω collector resistor to limit the short-circuit output current. This low resistance allows the 'S140 to source very large values of I_{OH}, as suggested by the graph. The 'S140 is guaranteed to force a 2.0V signal across a 50 Ω load to ground, making it an attractive circuit for driving long interconnections that must be treated as transmission lines.

Figure 2-16 shows the 54LS00 output HIGH characteristic, which is quite similar to the 5400 gate of Figure 2-14. Due to the $5.0 k\Omega$ resistor from Q3 to output (Figure 2-7) the LS circuits provide higher output voltage for low values of I_{OH}, as shown in Figure 2-17. This provides greater protection against negative-going noise on a quiescent HIGH signal.







INCREASING FAN OUT

To increase fan-out, inputs and outputs of gates on the same package may be paralleled. It is advisable to limit the gates being paralleled to those in a single package to avoid large transient supply currents due to different switching times of the gates. This is not detrimental to the devices, but could cause logic problems if the gates are being used as clock drivers.

3-STATE OUTPUTS

In the newer TTL families there are many circuits that have an auxilliary control input whereby both the output pull-up and pull-down circuitry can be disabled. This condition is called the high impedance (high-Z) state and allows the outputs of different circuits to be connected to a common line or data bus. A typical 3-state output, shown in *Figure 2-18*, has pull-up and pull-down circuitry quite similar to *Figure 2-7*. The significant difference is that the enable function is connected through a diode to the base of Q3. A LOW signal on the enable turns off both Q2 and Q3 and thus disables both the pull-up and pull-down circuitry. In this disabled condition the outputs are tested for leakage at 2.4 V (I_{OZH}) and at 0.4 V or 0.5 V (I_{OZL}) to ensure that they do not cause excessive loading on a data bus. When the circuit is in the bi-state mode, i.e., enabled, the output HIGH and LOW characteristics are the same as those of other circuit types having the same drive capabilities.




Fig. 2-18 Typical 3-State Output Control

OPEN-COLLECTOR OUTPUTS

A number of available circuits have no pull-up circuit on the outputs. Some are special purpose, such as the 74141 high voltage display driver, the 7445 high current display driver, the 9370 LED driver or the 96101 terminated bus driver. For circuits of this type, no external pull-up is necessary other than the intended load. Other open-collector circuits, less dedicated in nature, are used for interfacing or for wired-OR (actually wired-AND) functions. The latter is achieved by connecting open-collector outputs together and adding an external pull-up resistor.

The value of the pull-up resistor is determined by considering the fan-out of the OR tie and the number of devices in the OR tie. The pull-up resistor value is chosen from a range between maximum value (established to maintain the required VOH with all the OR-tied outputs HIGH) and a minimum value (established so that the OR tie fan-out is not exceeded when only one output is LOW).

MINIMUM AND MAXIMUM PULL-UP RESISTOR VALUES

$$R_{X(Min)} = \left(\frac{V_{CC(Max)} - V_{OL}}{I_{OL} - N_2(LOW) \bullet 1.6 \text{ mA}}\right) \quad R_{X(Max)} = \left(\frac{V_{CC(Min)} - V_{OH}}{N_1 \bullet I_{OH} + N_2(HIGH) \bullet 40 \,\mu\text{A}}\right)$$

where:

Rx	= External Pull-Up Resistor
N1	= Number of Wired-OR Outputs
N ₂	= Number of Input Unit Loads Being Driven
loн = lcex	= Output HIGH Leakage Current
IOL	= LOW Level Fan-Out Current of Driving Element
Vol	= Output LOW Voltage Level (0.5 V)
Vон	= Output HIGH Voltage Level (2.4 V)
Vcc	= Power Supply Voltage

Example: Four 74LS03 gate outputs driving four other LS gates or MSI inputs.

$$R_{X(Min)} = \left(\frac{5.25 \text{ V} - 0.5 \text{ V}}{8.0 \text{ mA} - 1.6 \text{ mA}} = \frac{4.75 \text{ V}}{6.4 \text{ mA}}\right) = 742 \Omega$$
$$R_{X(Max)} = \left(\frac{4.75 \text{ V} - 2.4 \text{ V}}{4 \cdot 100 \,\mu\text{A} + 2 \cdot 40 \,\mu\text{A}} = \frac{2.35 \text{ V}}{0.48 \text{ mA}}\right) = 4.9 \text{ k}\Omega$$

where:

= 4
= 4 • 0.5 U.L. = 2 U.L.
= 4 • 0.25 U.L. = 1 U.L
= 100 μA
= 8.0 mA
= 0.5 V
= 2.4 V

Any value of pull-up resistor between 742Ω and 4.9Ω can be used. The lower values yield the fastest speeds while the higher values yield the lowest power dissipation.

THRESHOLDS AND NOISE MARGINS

The noise margins most often cited for TTL are obtained by subtracting the guaranteed maximum input HIGH level V_{IH} of a driven input from the guaranteed minimum output HIGH level V_{OL} of the driver from the driving source, and subtracting the guaranteed maximum output LOW level V_{OL} of the driver from the guaranteed minimum input LOW level V_{IL} of a driven circuit. The guaranteed worst-case values of these parameters vary slightly among the various circuit families and are summarized in *Table 2-3*. Note that although the 9000 Series V_{IH} and V_{IL} specifications have different limits at different temperatures (see data sheets), they are grouped with the 54/74 family in the table as a matter of convenience. Note also that the V_{OL} limit listed for 74LS is 0.5 V, whereas these circuits are also specified at 0.4 V at a lower level of I_{OL} . Noise margins obtained by the aforementioned subtractions are listed in *Tables 2-4* through 2-7, for all combinations of driving and driven circuit types in the various circuit families. Noise margins calculated in this manner are quite conservative, since it is assumed that both the driver output characteristics and the receiver input characteristics are worst-case and that V_{CC} is on the low side for the driver and on the high side for the receiver.

		Military (-55 to +125°C)				Commercial (0 to +70°C)				
	Fairchild TTL Families	VIL	Vін	Vol	Vон	VIL	ViH	Vol	Vон	Units
TTL	Standard TTL, 9000, 54/74	0.8	2.0	0.4	2.4	0.8	2.0	0.4	2.4	v
H-TTL	High Speed TTL, 54H/74H	0.8	2.0	0.4	2.4	0.8	2.0	0.4	2.4	v
LP-TTL	Low Power TTL, 93L (MSI)	0.7	2.0	0.3	2.4	0.8	2.0	0.3	2.4	v
S-TTL	Schottky TTL, 54S/74S, 93S	0.8	2.0	0.5	2.5	0.8	2.0	0.5	2.7	V
LS-TTL	Low Power Schottky TTL, 54LS/74LS	0.7	2.0	0.4	2.5	0.8	2.0	0.5	2.7	v

Table 2-3 Parameter Limits

VoL and VoH are the voltges generated at the output. VIL and VIH are the voltage required at the input to generate the appropriate levels. The numbers given above are guaranteed worst-case values.

To From	TTL	H-TTL	LP-TTL	S-TTL	LS-TTL	Units		
TTL	400	400	300	400	300	mV		
H-TTL	400	400	300	400	300	mV		
LP-TTL	500	500	400	500	400	mV		
S-TTL	300	300	200	300	200	mV		
LS-TTL	400	400	300	400	300	mV		

Table 2-4 LOW Level Noise Margins (Military)

From "Vol" to "VIL"

Table 2-5	HIGH	Level	Noise	Margins	(Military)
-----------	------	-------	-------	---------	------------

To From	TTL	H-TTL	LP-TTL	S-TTL	LS-TTL	Units
TTL	400	400	400	400	400	mV
H-TTL	400	400	400	400	400	mV
LP-TTL	400	400	400	400	400	mV
S-TTL	500	500	500	500	500	mV
LS-TTL	500	500	500	500	500	mV

From "Voh" to "Vih"

To From	TTL	H-TTL	LP-TTL	S-TTL	LS-TTL	Units
TTL	400	400	400	400	400	mV
H-TTL	400	400	400	400	400	mV
LP-TTL	500	500	500	500	500	mV
S-TTL	300	300	300	300	300	mV
LS-TTL	300	300	300	300	300	mV

Table 2-6 LOW Level Noise Margins (Commercial)

From "Vol" to "VIL"


				<u> </u>		
To From	TTL	H-TTL	LP-TTL	S-TTL	LS-TTL	UNITS
TTL	400	400	400	400	400	mV
H-TTL	400	400	400	400	400	mV
LP-TTL	400	400	400	400	400	mV
S-TTL	700	700	700	700	700	mV
LS-TTL	700	700	700	700	700	mV

From "Voh" to "Vih"

THRESHOLDS AND NOISE MARGINS (Cont'd)

A more meaningful interpretation of noise margin can be gained by examining the relationship between input and output voltage of a circuit. *Figures 2-19, 2-20* and *2-21* show the voltage transfer function of TTL, S-TTL and LS-TTL inverting gates, respectively. The steepest part of a particular curve, where the output changes rapidly for small changes in input, is called the threshold region. Input signals above or below this region cause little or no change in output and thus are of no concern. Problems can occur when an input voltage, whether steadystate, transient or a combination of both, causes an output voltage to rise or fall into the threshold region of its driven loads. Thus, noise of this magnitude can propagate, which is a useful criterion.

The transfer characteristics of *Figures 2-19* through 2-21 are essentially steady-state and thus apply for noise disturbances of long duration. For short pulses, however, the finite response time of a circuit has an effect on noise sensitivity. *Figure 2-22* illustrates pulse noise immunity of TTL gates of the various families. These data are obtained by applying positive pulses to an otherwise LOW input and noting the combinations of pulse amplitude and duration required to cause the output to fall to 2.0 V, which is the guaranteed input HIGH level for TTL circuits. The curves show that S-TTL responds to the shortest pulses, as might be expected, and that pulse durations greater than about 4.0 ns have essentailly the same effect as dc input voltge. The curves show that plain TTL (7400) is the least sensitive to noise pulses, with H-TTL and LS-TTL responses intermediate between those of 7400 and S-TTL. The flat portion of the various curves shows that LS-TTL is the most sensitive to long duration pulses, while 7400 is least sensitive. This can also be deduced by comparing the transfer functions of *Figures 2-19* and 2-21; the LS-TTL threshold regions are nearer the left hand axis, indicating that a lower value of input voltage is required to affect the output voltage than is the case with plain TTL.



CROSSTALK

Crosstalk, the coupling of energy from one circuit to another via parasitic capacitance and inductance, causes increased problems in digital systems as the rise and fall times of the circuit decrease. The subject is extremely complicated, and no simple formula can give correct values in all cases for the amplitude of noise coupled from one circuit to another. In some circumstances where the input and output resistances of the circuits are high, a lumped equivalent circuit model can be drawn and reasonable calculations made. However, when the connections act as transmission lines, the situation is extremely complicated. TTL elements have a low output impedance in both HIGH and LOW logic states, and it is very difficult to couple enough energy into a short interconnection between devices to switch an adjacent circuit erroneously.

Noise introduced via capacitive coupling will have the same polarity as the disturbing signal and its amplitude will be inversely proportional to the rise or fall time of the disturbing signal. Noise introduced via magnetic coupling can be of either polarity. Open wire connections between TTL circuits should not be bundled, tied or routed together.

CROSSTALK (Cont'd)

Long parallel signal wires should be separated by ground wires to minimize coupling, particularly if one leads to the Clock (or asynchronous Set or Clear) input of a flip-flop, counter or register. In the case of ripple counters such as the 'LS90/'92/'93/'290/'293/'390/'393 and '490, the output of one stage may be internally connected to the Clock input of the next stage. Excessive coupling between outputs can therefore cause erratic counting. This situation most often occurs when counter outputs are taken off-card to a display unit by means of flat cable. In these cases it is best to use every other wire in the cable for ground in order to prevent erratic operation. In the case of parallel signal wires that do not involve a Clock or Asynchronous Set/Reset input, and close coupling of signal wires is unavoidable, it is advisable to wait until induced disturbances (following a signal change on one or more wires) have died out before sampling the data on a line. A disturbance induced in one wire by a signal change on another will have a time duration equal to twice the propagation delay of the wires. If two wires are closely coupled over a distance of three feet, involving a propagation delay of perhaps 5.0 ns, for example, an induced disturbance will have a duration of 10 ns.

TRANSMISSION LINES

Practical transmission lines, cables and strip lines used for TTL interconnections have a characteristic impedance between 50 Ω and 150 Ω . Thus none of the standard or low power TTL circuits can drive a transmission line, and only the 'S40/'S140 is truly capable of driving a 50 Ω line under worst case conditions.

These considerations, applicable only when the round trip delay of the line is longer than the rise or fall time of the driving signal $(2t_d > t_r)$, do not affect most TTL interconnections. Short interconnections do not behave like a resistive transmission line, but more like a capacitive load. Since the rise time of different TTL outputs is known, the longest interconnection that can be tolerated without causing transmission line effects can easily be calculated and is listed in *Table 2-8* below.

TTL FAMILY	RISE TIME	FALL TIME	MAX INTERCONNECTION LENGTH
93L	14 — 18 ns	4 — 6 ns	18 in. (45 cm)
9XXX, 93XX, 54/74	6—9 ns	4—6 ns	18 in. (45 cm)
54H/74H, 54LS/74LS	4—6 ns	2-3 ns	9 in. (22.5 cm)
54S/74S, 93S	1.8—2.8 ns	1.6—2.6 ns	7.5 in. (19 cm)

Table 2-8 PC Board Interconnections

Assuming 1.7 ns/foot propagation speed, typical for epoxy fiberglass PC boards with $\Sigma_r = 4.7$.

Slightly longer interconnections show minimal transmission line effects; the longer the interconnections, the greater the chance that system performance may be degraded due to reflections and ringing. The discussion of transmission line effects gives additional information on transmission line phenomena on longer lines. Good system operation can generally be obtained by designing around 100 Ω lines. A 0.026 inch (0.65 mm) trace on an epoxy-glass board ($\Sigma_r = 4.7$) with a ground plane on the other side represents a 100 Ω line. Wire of 28 to 30 gauge (0.25 mm to 0.30 mm) twisted together forms a twisted pair line with a characteristic impedance of 100 Ω to 115 Ω . Wire over ground screen (3/4" squares) gives 150 Ω to 250 Ω impedance with a significant improvement in propagation speed, since the dielectric constant approaches that of air.

Transmission lines are also discussed in the FAIRCHILD ECL DATABOOK, the FAIRCHILD INTERFACE HANDBOOK and the FAIRCHILD TTL APPLICATIONS BOOK.


TRANSMISSION LINE EFFECTS


The fast rise and fall times of TTL outputs (2.0 ns to 6.0 ns) produce transmission line effects even with relatively short (< 2 ft) interconnections. Consider one TTL device driving another, and the driver switching from the LOW to the HIGH state. If the propagation delay of the interconnection is long compared to the rise time of the signal, the arrangement behaves like a transmission line driven by a generator with a non-linear output impedance. Simple transmission line theory shows that the initial voltage step at the output just after the driver has switched is

$$V_{OUT} = V_E \left(\frac{Z_0}{Z_0 + R_0} \right)$$

where Z_0 is the characteristic impedance of the line, R_0 is the output impedance of the driver, and V_E is the equivalent output voltage source in the driver, V_{CC} minus the forward drop of the pull-up transistors.

Figure 2-23 shows how the initial voltge step can be determined graphically by superimposing lines of constant impedance on the static input and output characteristics of TTL elements. The constant impedance lines are drawn from the intersection of the V_{IN} and V_{OL} characteristics, which is the quiescent condition preceding a LOW-to-HIGH transition. After this transition the V_{OH} characteristic applies, and the intersection of a particular impedance line with the V_{OH} characteristic determines the initial voltage step. The V_{OH} characteristic shown in *Figure 2-23* has an R₀ of about 80 Ω and V_E of approximately 4.0 V, for calculation purposes.






TRANSMISSION LINE EFFECTS (Cont'd)

This initial voltage step propagates down the line and reflects at the end, assuming the typical case where the line is open-ended or terminated in an impedance greater than its characteristic impedance Z_0 . Arriving back at the source, this reflected wave increases V_{OUT}. If the total round-trip delay is larger than the rise time of the driving signal, there is a staircase response at the driver output and anywhere along the line. If one of the loads (gate inputs) is connected to the line close to the driver, the initial output voltage V_{OUT} might not exceed V_{IH}. This input is then undetermined until after the round trip of the transmission line, thus slowing down the response of the system. *Figure 2-24* shows the driver output waveform for four different line impedances. For Z₀ of 25 Ω and 50 Ω the initial voltage step is in the threshold region of a TTL input and the output voltage only rises above the guaranteed 2.0 V V_{IH} level after a reflection returns from the end of the line. If V_{OUT} is increased to be driver output configuration, varying between the different TTL speed categories. Z₀ can be changed by varying the width of the conductor and its distance from ground. *Table 2-9* lists the lowest transmission line impedance that can be driven by different TTL devices to insure an initial voltage step of 2.0 V. Note that the worst case value, assuming a +30% tolerance on the current limiting resistor and a -10% tolerance on V_{CC}, is 80% higher than the value for nominal conditions.

		Lowest Transmission Line Impedance Ω								
TTL FAMILY OR DEVICE	$\begin{array}{c} \textbf{COLLECTOR} \\ \textbf{RESISTOR} \\ \textbf{R} \ \Omega \end{array}$		Г CASE 30%)	NOMINAL	BEST CASE (R - 30%)					
54/74 9XXX, 93XX 54H/74H 54S/74S 93L 9009 5440/7440 54H/74H40 54S/74S40 54S/74S40 54S140/74S140	130 80 58 55 320 50 100 60 25	241.4 148.5 107.7 110.0 594.2 92.8 185.7 111.4 50.0	204.8 126.0 91.3 92.2 504.2 78.7 157.5 94.5 41.9	136.8 84.2 61.0 61.1 336.8 52.6 105.2 63.1 27.7	84.6 52.0 37.7 37.5 208.3 32.5 65.1 39.0 17.0	75.8 46.6 33.8 33.4 186.6 29.1 58.3 35.0 15.2				
Supply,Voltage (Vc	<u> </u>	4.50	4.75	5.00 Commercial grad range - Military grade range	5.25 e>	5.50				

Table 2-9	Transmission	Line	Drive	Capability
-----------	--------------	------	-------	------------

A graphical method provides excellent insight into the effects of high speed digital circuits driving interconnections acting as transmission lines. The method is basically to draw a load line for each input and output situation. Each load line starts at the previous quiescent point, determined where the previous load line cuts the appropriate characteristic. The magnitude of the slope of the load lines is identical and equal to the characteristic impedance of the line, but alternate load lines have opposite signs representing the change in direction of current flow. The points where the load lines cut the input and output characteristics represent the voltage and current value at the input or output, respectively, for that reflection. This method, illustrated in *Figure 2-25*, is shown with and without the input diode, and illustrates how the input diode on TTL elements assists in eliminating spurious switching due to reflection.



2

BACKPLANE DATA BUS

Unterminated lines can impose a limitation on maximum data rate because of the waiting time required for reflections and ringing to damp out. For higher data rates, wherein terminations are required to control reflections, a common technique is to use open-collector drivers and terminate each end of a signal wire with a resistive divider between Vcc and ground as shown in *Figure 2-26*. To terminate a 120 Ω twisted pair, for example, a 180 Ω resistor to Vcc and a 390 Ω resistor to ground offers a Thevenin equivalent resistance of 123 Ω and a no-load voltage of 3.4 V with a Vcc of 5.0 V. Under nominal conditions and assuming a quiescent LOW level of 0.5 V, a driver must be able to sink about 24 mA from each end of the line, or 48 mA total. The quiescent urrent flowing in the line furnishes the pull-up mechanism when a driver turns off. When the quiescent the current. Thus the interruption of 24 mA flowing in a 120 Ω line causes a voltage rise of about 2.9 V, from the quiescent 0.5 V to 3.4 V. With variations in Vcc and resistor to lerances, the quiescent LOW current take and a circuit such as the 96101 Quad Bus Driver, which is guaranteed to sink 80 mA, is recommended. The 96106 Quad NOR has higher noise margin and lower input loading than other TTL gates and is therefore well suited as a line receiver. The 96103 Quad Transceiver combines the input attributes of the 96106 with an open-collector driver capable of sinking 70 mA.


For communications between subsystems that are located in separate enclosures, wherein attenuation and noise are important factors, the general practice is to use specialized drivers and receivers. Drivers with complementary outputs*, such as the 9614, 9634 or 9638, can drive terminated twisted pair lines. Line receivers with differential inputs*, such as the 9615, 9620 or 9637 provide good common-mode noise rejection and accommodate attenuated input signals.


DECOUPLING

Decoupling capacitors should be used on every pc card, at least one for every 5 to 10 standard TTL packages, one for every five 74H and 74S packages and one for every one-shot (monostable), line driver and line receiver package. They should be good quality rf capacitors of 0.01 μ F to 0.1 μ F with short leads. It is particularly important to place good rf capacitors near sequential (bistable) devices. In addition, a larger capacitor (preferably a tantalum capacitor) of 2.0 μ F to 20 μ F should be included on each card.

GROUNDS

A good ground system is essential for a pc card containing a large number of packages. The ground can either be a good ground bus, or better yet, a ground plane which, incorporated with the V_{CC} supply, forms a transmission line power system. Power transmission systems, which can be attached to a pc card to give an excellent power system without the cost of a multilayer pc card, are commercially available. Ground loops on or off pc cards are to be avoided unless they approximate a ground plane.





*Refer to FAIRCHILD LINEAR INTEGRATED CIRCUIT DATA BOOK

SUPPLY VOLTAGE AND TEMPERATURE

The nominal supply voltage V_{CC} for all TTL circuits is +5.0 V. Commercial grade parts are guaranteed to perform with ±5% supply tolerance (±250 mV) over an ambient temperature range of 0°C to 75°C (some to 70°C). Mil grade parts are guaranteed to perform with a ±10% supply tolerance (±500 mV) over an ambient temperature range of -55°C to 125°C.

The actual junction temperature can be calculated by multiplying the power dissipation of the device with the thermal resistance of the package and adding it to the measured ambient temperature T_A or package (case) temperature T_C .

Table 2-1 lists some of the standard Dual In-line Packages (DIP) and Flatpaks used by Fairchild, including typical junction-to-ambient thermal resistance θ_{JA} and typical junction-to-case thermal resistance θ_{JC} . Designers should bear in mind that localized temperatures can rise well above the general ambient in a system enclosure. On a large pc board mounted in a horizontal plane, for example, the local temperature surrounding an IC in the middle of the board can be quite high due to the heating effect of the surrounding packages and the very poor natural convection. Low velocity forced air cooling is usually sufficient to alleviate such stagnant air conditions.

PACKAGE	θJA, °C/W	θ _{JC} , °C/W
14-Pin Flatpak	128	50
16-Pin Flatpak	123	47
24-Pin Flatpak	90	44
14-Pin CerDIP	115	35
16-Pin CerDIP	100	30
24-Pin CerDIP	60	25
14-Pin Plastic DIP	125	48
16-Pin Plastic DIP	120	45
24-Pin Plastic DIP	74	40

Table 2-10 Thermal Resistances

Example: A 9301 in CerDIP dissipates typically 145 mW. At +55°C ambient temperature the junction temperature is:

 $T_{J} = (0.145 \text{ X} 100) + 55 = 70^{\circ} \text{C}$

INTERFACING

All circuits in the Fairchild TTL families, in fact all TTL devices presently manufactured, are compatible. Any TTL output can drive a certain number of TTL inputs, as described in Section 3. There are only subtle differences in the worst case noise immunity when low power, standard and Schottky TTL circuits are intermixed. Open-collector outputs, however, require a pull-up resistor to drive TTL inputs reliably, as discussed earlier.

While TTL is the dominating logic family, and many systems use TTL exclusively, there are cases where different semiconductor technologies are used in one system, either to improve the performance or to lower the cost, size and power dissipation. The following explains how TTL circuits can interface with DTL, ECL (CML), CTL, and discrete transistors.

Interfacing TTL and DTL — Both DTL and TTL are current sinking families, operating on a +5.0 V supply. They interface perfectly. When TTL drives DTL, one DTL input represents 1 U.L. in the LOW state, much less than 1 U.L. in the HIGH state. When DTL drives TTL, a 2 k Ω output has a drive capability of 8 U.L., a 6 k Ω output has a drive capability of 4 U.L.

Interfacing TTL and ECL — Mixing ECL and TTL logic families offers the design engineer a new level of freedom and opens the entire vhf frequency spectrum to the advantages of digital measurement, control and logic operation.

The chief advantages of emitter coupled logic are high speed, flexibility, design versatility and transmission line compatibility. But application and interfacing cost problems have traditionally discouraged the use of ECL in many areas, particularly in low cost, less sophisticated systems. Using 95K or 10K compensated ECL with new ECL/TTL interface devices and several new interfacing methods promises to extend the advantages of ECL to many low cost systems.


The most practical interfacing method for smaller systems involves using a common supply of +5.0 V to +5.2 V. Care must be exercised with both logic families when using this technique to assure proper bypassing of the power supply to prevent any coupling of noise between circuit families. If only a few 95K or 10K ECL packages are designed into a predominantly TTL system the safest method is to use a 0.01 μ F miniature ceramic capacitor across each ECL device. This value capacitor has the highest Q, or bypassing efficiency. When larger systems are operated on a common supply, separate power busses to each logic family help prevent problems. Otherwise, good high frequency bypassing techniques are usually sufficient.

95K series ECL devices are fully compensated so that input thresholds and output levels are immune to broad variations in ambient temperature and supply voltage. This feature makes it easier to interface with TTL and to operate with the TTL power supply. 95K and 10K devices have high input impedance with input pull-down resistors (> 20 k Ω) to the negative supply. In the TTL to ECL interface circuits in *Figure 2-27* it is assumed that the ECL devices have high input impedance.

9500 series ECL elements are temperature compensated and have internal 2 k Ω pull-down resistors at each input and output. These resistors provide partial termination of interconnecting transmission lines, in many cases eliminating the need for external terminations. For ECL inputs with 2 k Ω pull-down resistors, the 750 Ω resistors shown in the TTL to ECL circuits should be changed to $1.2 k\Omega$ in order to provide the proper ECL input signal levels.

All circuits described operate with \pm 5% ECL and \pm 10% TTL supply variations, except those with ECL and TTL on a common supply. In those cases the supply can be \pm 10% with 95K or 10K ECL, \pm 5% with 9500 series ECL. All resistors are 1/4 W, \pm 5% composition type.


TTL to ECL conversion is easily accomplished with resistors, which simultaneously attenuate the TTL signal swing, shift the signal levels, and provide low impedance for damping and immunity to stray noise pick-up. The resistors should be located as near as possible to the ECL circuit for optimum effect. The circuits in *Figure 2-27* assume an unloaded TTL gate as the standard TTL source. ECL input impedance is predominately capacitive (\approx 3 pF); the net RC time constant of this capacitance with the indicated resistors assures a net propagation delay governed primarily by the TTL signal.



When interfacing between high voltage-swing TTL logic and low voltage-swing ECL logic, the more difficult conversion is from ECL to TTL. This requires a voltage amplifier to build up the 0.8 V logic swing to a minimum of 2.5 V. The circuits shown in *Figure 2-28* may be used to interface from ECL to TTL.

The higher speed converters usually have the lowest fan-out — only one or two TTL gates. This fan-out can be increased simply by adding a TTL buffer gate to the output of the converter. Another option, if ultimate speed is required, is to use additional logic converters.

Interfacing TTL and CTL — CTL (Complementary Transistor Logic) is a family of high speed digital circuits used mainly in computers. It uses AND gates and wired-OR outputs for logic flexibility, but logic levels are not restored in each gate. Level restoring buffers (956) are therefore required, and all interfacing should be done with restored logic levels. The CTL input threshold is \approx 1 V, similar to TTL, but 1.0 mA to 2.0 mA are required to pull the CTL input reliably over the threshold. A normal TTL output can drive a CTL input, but noise immunity is improved considerably by a 1 k Ω pull-up resistor (*Figure 2-29*). The CTL output emitter follower can source >30 mA but cannot sink current. A resistive termination is therefore required. When the resistor is returned to ground, it may not exceed 250 Ω to guarantee a V_{OL} of < 400 mV at a fan-out of 1 U.L. A better, less power consuming way for a fan-out of 1 U.L. is to use the built-in pull-down resistor (1 k Ω to -2.0 V). For increased fan-out, this resistor can be reduced by a parallel external resistor to 180 Ω (8 U.L.), as indicated in *Figure 2-30*.



Interfacing TTL and CMOS — With a 5.0 V power supply, a B Series (buffered) CMOS output is guaranteed to sink 0.4 mA at $V_{OL} = 0.4$ V, which matches the input requirements of a standard LS-TTL input. If the CMOS supply voltage V_{DD} is greater than 5.0 V, the LS-TTL input must be one having an input diode, as opposed to an emitter. This insures that the high V_{OH} of CMOS ($\approx V_{DD}$) will not cause breakdown of the LS-TTL input. A CMOS input threshold V_{IH} may be as high as 70% of V_{DD} , while its V_{IL} will be no lower than 30% of V_{DD} . Thus a TTL output signal is satisfactory at the LOW level, but a pull-up resistor is required to ensure an adequate HIGH level for the CMOS input. The resistor should connect to the CMOS V_{DD} supply, and if this exceeds 5.5 V, the TTL driver must have the capability of not conducting appreciably at this higher voltage. Most LS-TTL outputs can withstand 10 V, as discussed in Section 3.


TTL Driving Transistors — Although high voltage, high current ICs, such as the 9644, are available, it is sometimes necessary to control greater currents or voltages than integrated circuits are capable of handling. When this condition arises, a discrete transistor with sufficient capacity can be driven from a TTL output. Discrete transistors are also used to shift voltages from TTL levels to logic levels for which a standard interface driver is not available.

The two circuits of *Figure 2-31* show how TTL can drive npn transistors. The first circuit is the most efficient but requires an open-collector TTL or DTL output. The other circuit limits the output current from the TTL totempole output through a series resistor.

Shifting a TTL Output to Negative Levels — The circuit of *Figure 2-32* uses a pnp transistor to shift the TTL output to a negative level. When the TTL output is HIGH, the transistor is cut off and the output voltage is $-V_X$. When the TTL output is LOW, the transistor conducts and the output voltage is

$$-V_{X} + \frac{R1}{R2}(V_{CC} - 2.0 V)$$

if the transistor is not saturated, or slightly positive if the transistor is allowed to saturate.



High Voltage Drivers — A TTL output can be used to drive high voltage, low current loads through the simple, non-inverting circuits shown in Figure 2-33. This can be useful for driving gas discharge displays or small relays, where the TTL output can handle the current but not the voltage. Load current should not exceed (IOL-4) mA.

Transistors Driving TTL - It is sometimes difficult to drive the relatively low impedance and narrow voltage range of TTL inputs directly from external sources, particularly in a rough, electrically noisy environment. The circuits shown in Figure 2-34 can handle input signal swings in excess of ±100 V without harming the circuits. The second circuit has an input RC filter that suppresses noise. Unambiguous TTL voltage levels are generated by the positive feedback (Schmitt trigger) connection.




Fig. 2-33 Non-Inverting High Voltage Drivers





Fig. 2-34 Transistors Driving TTL



PRODUCT INDEXES AND SELECTION GUIDES	1
TTL CHARACTERISTICS	2
LOADING, SPECIFICATIONS AND WAVEFORMS	3
54/74 FAMILY DATA SHEETS	4
9000 FAMILY DATA SHEETS	5
9300 FAMILY DATA SHEETS	6
9600 FAMILY DATA SHEETS	7
OTHER DIGITAL PRODUCTS	8
ORDERING INFORMATION AND PACKAGE OUTLINES	9
FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS	10

SECTION 3

- Unit Loads (U.L.)
- Absolute Maximum Ratings
- Recommended Operating Conditions
- DC Characteristics Tables 54XX, 74XX & 93XX Family DC Characteristics 54H, 74H, & 93H Family DC Characteristics 54S, 74S & 93S Family DC Characteristics 54LS, 74LS & 96LS Family DC Characteristics 9XXX Family DC Characteristics 93L Family DC Characteristics
- AC Loading and Waveforms
 AC Loads for SSI Gates Waveforms

Section 3 LOADING, SPECIFICATIONS AND WAVEFORMS

This section contains dc specifications and ratings common to all devices in each family of circuits. These specifications plus the distinctive characteristics given in the individual data sheet are necessary to fully define a circuit for testing or procurement purposes. Included is a discussion of the Unit Load method of normalizing the input and output characteristics of a circuit, and how to translate the numbers given in the Input Loading/Fan-Out table of a data sheet into the actual values of I_{IH}, I_{IL}, I_{OH} and I_{OL} currents. The various load configurations for ac testing, a table of R_L and C_L values for SSI gates and waveforms that help to define the various ac parameters are also included.

UNIT LOADS (U.L.)

For convenience in system design the input loading and fan-out characteristics of each circuit are specified in terms of unit loads. One unit load in the HIGH state is defined as $40 \,\mu$ A; thus both the input HIGH leakage current I_{IH} and the output HIGH current sourcing capability I_{OH} are normalized to $40 \,\mu$ A. Similarly, one unit load in the LOW state is defined as 1.6 mA and both the input LOW current I_{IL} and the output LOW current sinking capability I_{OL} are normalized to 1.6 mA. On the data sheets the input and output load factors are listed in the Input Loading/Fan-Out table. The table from the 54/7404 Hex Inverter is reproduced below.

PINS	54/74 (U.L.)	54/74H (U.L.)	54/74S (U.L.)	54/74LS (U.L.)
	HIGH/LOW	HIGH/LOW	HIGH/LOW	HIGH/LOW
Inputs Outputs	1.0/1.0 20/10	1.25/1.25 12.5/12.5	1.25/1.25 25/12.5	0.5/0.25 10/5.0 (2.5)

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

The input loading and fan-out factors are arranged in four columns, since this hex inverter is available in standard TTL, H-TTL, S-TTL and LS-TTL. Under the 54/74H heading, for example, the input HIGH/LOW load factors are 1.25/1.25, with the first number representing $I_{\rm H}$ and the second representing $I_{\rm L}$. For purposes of testing or procurement these load factors can be easily translated to actual test limits by simply multiplying them by 40 μ A and 1.6 mA, respectively. The second set of numbers represents the rated output HIGH/LOW load currents $I_{\rm OH}$ and $I_{\rm OL}$, respectively. In the 54/74S column the output HIGH/LOW drive factors of 25/12.5 translate to 1.0 mA and 20 mA by multiplying them by 40 μ A and 1.6 mA, respectively.

For any input or output for which the Military and Commercial grade specifications differ, the Military grade loading or fan-out factors are shown in parenthesis immediately below the Commercial grade factors. In the case of the 54/74LS04 in the sample table shown, the output LOW fan-out for the Commercial grade (74LS04) is shown as 5.0 (equivalent to 8.0 mA), while the rating for the Military grade (54LS04) is 2.5 (or 4.0 mA). The output HIGH fan-out rating for the Military grade is the same as for the Commercial grade and thus the rating of 10 loads (or 400 μ A I_{OH}) is not repeated in parenthesis.

For convenience in system design the input and output loading factors should not be translated into μ A and mA. It is only necessary to add up the input loading factors of all inputs connected to a particular logic function and compare the total unit loading with the fan-out capability of the source of that particular function. For example, a function that connects to one input of each of the hex inverter types in the table above must drive the total loading calculated below.

Input HIGH Loading = 1.0 + 1.25 + 1.25 + 0.5 = 4.0 Unit Loads Input LOW Loading = 1.0 + 1.25 + 1.25 + 0.25 = 3.75 Unit Loads

UNIT LOADS (U.L.) (Cont'd)

To extend the example, this amount of loading can be driven by any one of the hex inverters in the Commercial grade, since all outputs have fan-out capabilities greater than 4.0/3.75. In the Military grade, however, the 54LS04 has a rated output LOW drive factor of only 2.5 and thus could not be guaranteed to drive 3.75 unit loads. Thus a different type of driver would be selected for operation over the Military temperature range.

In the case of an open-collector output, which is not capable of supplying I_{OH} current or of establishing a V_{OH} level, the output HIGH load factor does not apply and thus the abbreviation OC is substituted. It is assumed that the system designer will specify a pull-up resistor value that will establish the desired V_{OH} while supplying the cumulative I_{IH} of the driven loads plus the I_{OH} leakage current of the output (or outputs, in the case of wired-collector logic) as specified in either the pertinent Family DC Characteristics table or on the data sheet.

ABSOLUTE MAXIMUM RATINGS1 (beyond which useful life may be impaired)

Storage Temperature	-65°C to +150°C	
Ambient Temperature Under Bias	-55°C to +125°C	
Junction Temperature Under Bias	-55°C to +175°C	
Vcc Pin Potential to Ground Pin	-0.5 V to +7.0 V	
Input Voltage ² :		
Emitter Inputs	-0.5 V to +5.5 V	
LS-TTL ³ Diode and pnp Inputs	-0.5 V to +15 V	
Input Current ² , ⁴	-30 mA to +5.0 mA	
Voltage Applied to Outputs in HIGH State:		
Open Collector	-0.5 V to +7.0 V	
Standard TTL, H-TTL, S-TTL, LP-TTL	-0.5 V to V _{CC} Value	
Standard LS-TTL ⁵ (with recommended operating V _{CC})	-0.5 V to +10 V	
3-State LS-TTL (with $V_{CC} = 0 V$)	-0.5 V to +5.5 V	
Current Applied to Outputs in LOW State (Max)	twice the rated IOL	
		-

RECOMMENDED OPERATING CONDITIONS1

	Min	Мах
Free Air Ambient Temperature		
Military (XM)	-55° C	+125° C
Commercial (XC)	0°C	+70° C
Supply Voltage		
Military (XM)	+4.5 V	+5.5 V
Commercial (XC)	+4.75 V	+5.25 V

NOTES:

- 1. Unless otherwise restricted or extended by detail specifications.
- 2. Either input voltage limit or input current limit is sufficient to protect inputs.
- 3. Refer to input breakdown test in 54LS/74LS family DC Characteristics or individual data sheets for emitter type LS-TTL inputs.
- 4. Except 9315/7441 limited to -10 mA to +1.0 mA. Also, steady-state clamp diode currents greater than -2.0 mA in LS-TTL inputs can cause logic malfunctions; see discussion in Section 2.
- 5. Except 'LS00, 'LS02, 'LS04, 'LS10, 'LS11, 'LS20, 'LS32, 'LS74, 'LS86, 'LS109, 'LS112, 'LS113 and 'LS114 limited to -0.5 V to +V_{CC} Value.

DC CHARACTERISTICS TABLES

Most of the circuits described in this data book were designed within the general framework of one of the distinctive families of TTL circuits, i.e., TTL, H-TTL, S-TTL, LP-TTL or LS-TTL. Many dc specifications are common to almost all circuits of a particular family, e.g., VIH, VIL, VOH, VCD, etc. and to avoid needless repetition these common parameters do not appear on the individual data sheets. On the following pages are tables of dc characteristics containing the parameters, limits and conditions common to the various families of TTL circuits. These are intended to augment the distinctive parameters, such as ac characteristics, input loading, fan-out and power supply current listed on the individual data sheets. In some cases a particular circuit will depart from its family characteristics in one or more parameters and in these cases the limits or conditions shown on the individual data sheets take precedence over the values listed in the family characteristics table.

SYMBOL2	PARAMETER		LIMITS ³			UNITS			
OTMBOL-			Min	Typ4	Max	UNITO			
ViH	Input HIGH Vo	oltage	2.0			v		Recognized as a HIGH Signa Over Recommended V _{CC} and T _A Range	
VIL	Input LOW Vo	Itage			0.8	v		Recognized as a LOW Signal Over Recommended Vcc and T _A Range	
V _{CD}	Input Clamp D	iode Voltage			-1.5	v	Min	I _{IN} = -12 mA	
Vон	Output HIGH	Voltage	2.4	3.4		v	Min	$I_{OH} = 40 \ \mu A$ Multiplied by Output HIGH U.L. Shown on Data Sheet	
Vol	Output LOW V	oltage		0.2	0.4	v	Min	I _{OL} = 1.6 mA Multiplied by Output LOW U.L. Shown on Data Sheet	
μн	Input HIGH Cu	urrent 1.0 U.L. 2.0 U.L. n U.L.			40 80 n(40)	μΑ	Мах	$I_{IH} = 40 \ \mu A$ Multiplied by Input HIGH U.L. Shown on Data Sheet; $V_{IN} = 2.4 \ V$	
	Input HIGH Cu Breakdown Te				1.0	mA	Max	V _{IN} = 5.5 V	
hι	Input LOW Cu	rrent 1.0 U.L. 2.0 U.L. n U.L.			-1.6 -3.2 n(-1.6)	mA	Max	$I_{IL} = 1.6$ mA Multiplied by Input LOW U.L. Shown on Data Sheet; $V_{IN} = 0.4$ V	
юн	Output HIGH Open-Collecto				250	μA	Min	V _{OH} = 5.5 V	
Іоzн	3-State Output Current HIGH	OFF			40	μA	Max	V _{OUT} = 2.4 V	
lozl	3-State Output Current LOW	OFF			-40	μA	Мах	V _{OUT} = 0.4 V	
los ⁶	Output Short Circuit Current	Std.7 54XX 74XX Buffers 54XX 74XX	-20 -18 -20 -18		-57 - <u>57</u> -70 -70	mA	Max	V _{OUT} = 0 V	
	Current	93XX	-20		-70				

54XX, 74XX, 93XX & 96XX FAMILY DC CHARACTERISTICS1

LOADIING, SPECIFICATIONS AND WAVEFORMS

SYMBOL2	PARAMETER		LIMITS ³				Vcc ⁵	CONDITIONS ³
STMDOL-		•	Min	Typ4	Мах		•00*	
Viн	Input HIGH Voltage		2.0			v		Recognized as a HIGH Signa Over Recommended V _{CC} and T _A Range
VIL	Input LOW Voltage				0.8	v		Recognized as a LOW Signa Over Recommended V _{CC} and T _A Range
Vcd	Input Clamp Diode	/oltage			-1.5	v	Min	l _{IN} = -12 mA
Vон	Output HIGH Voltag	e	2.4	3.4		v	Min	$I_{OH} = 40 \ \mu A$ Multiplied by Output HIGH U.L. Shown on Data Sheet
Vol	Output LOW Voltage	e		0.2	0.4	v	Min	I _{OL} = 1.6 mA Multiplied by Output LOW U.L. Shown on Data Sheet
Ін	Input HIGH Current	1.25 U.L. 2.5 U.L. n U.L.			50 100 n(40)	μΑ	Max	$I_{IH} = 40 \ \mu A$ Multiplied by Input HIGH U.L. Shown on Data Sheet; $V_{IN} = 2.4$ V
	Input HIGH Current, Breakdown Test, All				1.0	mA	Max	V _{IN} = 5.5 V
hι	Input LOW Current	1.25 U.L. 2.5 U.L. n U.L.			-2.0 -4.0 n(-1.6)	mA	Мах	$I_{IL} = 1.6$ mA Multiplied by Input LOW U.L. Shown on Data Sheet; $V_{IN} = 0.4$ V
Іон	Output HIGH Curren Open-Collector	nt,			250	μA	Min	V _{OH} = 5.5 V
los ⁶	Output Short Circuit	t Current	-40		-100	mA	Max	V _{OUT} = 0 V

1. Unless otherwise noted, conditions and limits apply throughout the temperature range for which the particular device type is rated. The ground pin is the reference level for all applied and resultant voltages.

2. For definitions of symbols and terminology please see Section 2.

3. Unless otherwise stated on individual data sheets.

4. Typical characteristics refer to $T_A = +25^{\circ}C$ and $V_{CC} = +5.0$ V.

5. Min and Max refer to the values listed in the table of recommended operating conditions.

 For testing los, the use of high speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, los tests should be performed last.
 Standard refers to the totem-pole pull-up circuitry commonly used for the particular family, as distinguished from buffers, line drivers or 3-state

 Standard refers to the totem-pole pull-up circultry commonly used for the particular family, as distinguished from buffers, line drivers or outputs.

LOADING, SPECIFICATIONS AND WAVEFORMS

SYMBOL2	DADAM	PARAMETER		LIMITS ³		UNITS	Vcc5	CONDITIONS ³	
STMBOL	r anami		Min	Typ4	Мах	CINITS	•000	CONDITIONOS	
ViH	Input HIGH Voltage		2.0			v		Recognized as a HIGH Signal Over Recommended V _{CC} and T _A Range	
VIL	Input LOW Volta	ige			0.8	v		Recognized as a LOW Signal Over Recommended V _{CC} and T _A Range	
Vcd	Input Clamp Dio	de Voltage			-1.2	V	Min	I _{IN} = -18 mA	
Vон	Output HIGH Voltage	Std.7 Mil. Std.7 Com. 3-State	2.5 2.7 2.4	3.4 3.4 3.2		V	Min	$I_{OH} = 40 \ \mu A$ Multiplied by Output HIGH U.L. Shown on Data Sheet	
Vol	Output LOW Vol	Itage		0.35	0.5	v	Min	I _{OL} = 1.6 mA Multiplied by Output LOW U.L. Shown on Data Sheet	
Ін	Input HIGH Cur	rent <u>1.25 U.L.</u> 2.5 U.L. n U.L.			50 100 n(40)	μA	Max	$I_{H} = 40 \ \mu A$ Multiplied by Input HIGH U.L. Shown on Data Sheet; V _{IN} = 2.7 V	
	Input HIGH Cur Breakdown Test				1.0	mA	Max	V _{IN} = 5.5 V	
հե	Input LOW Curr	ent 1.25 U.L. 2.5 U.L. n U.L.			-2.0 -4.0 n(-1.6)	mA	Max	I _{IL} = -1.6 mA Multiplied by Input LOW U.L. Shown on Data Sheet; V _{IN} = 0.5 V	
Іон	Output HIGH Cu Open-Collector	urrent,			250	μA	Min	V _{OH} = 5.5 V	
Іоzн	3-State Output OFF Current HIGH				50	μA	Мах	V _{OUT} = 2.4 V	
lozl	3-State Output OFF Current LOW				-50	μΑ	Мах	V _{OUT} = 0.5 V	
los ⁶	Output Short	Standard7/ 3-State	-40		-100	mA	Max	Vουτ = 0 V	
los ⁶	Output Short Circuit Current	3-State Buffers/ Line Dvrs	-50		-225	mA	Мах	V _{OUT} = 0 V	

1. Unless otherwise noted, conditions and limits apply throughout the temperature range for which the particular device type is rated. The ground pin is the reference level for all applied and resultant voltages.

2. For definitions of symbols and terminology please see Section 2.

3. Unless otherwise stated on individual data sheets.

4. Typical characteristics refer to $T_A = +25^{\circ}C$ and $V_{CC} = +5.0 V$.

5. Min and Max refer to the values listed in the table of recommended operating conditions.

 For testing los, the use of high speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, los tests should be performed last.
 Standard refers to the totem-pole pull-up circuitry commonly used for the particular family, as distinguished from buffers, line drivers or 3-state

outputs.

SYMBOL2		METER			LIMITS	3 3	UNITS	V _{CC⁵}	CONDITIONS ³	
STMDOL-				Min	Typ4	Max	UNITS		SONDITIONO-	
ViH	Input HIGH V	oltage		2.0			·V		Recognized as a HIGH Signal Over Recommended V _{CC} and T _A Range	
VIL	Input LOW Vo	t LOW Voltage Mil. Com.				0.7 0.8	v		Recognized as a LOW Signal Over Recommended V _{CC} and T _A Range	
VCD	Input Clamp	Diode Vo	oltage			-1.5	v	Min	lın = -18 mA	
Vон	Output HIGH Voltage	Std.7 Mil.		2.5 2.7 2.4 2.0	3.4 3.4 3.3 2.9		v	Min	I _{OH} = 40 μA Multiplied by Output HIGH U.L. Shown on Data Sheet	
Vol	Output LOW		Cóm.		0.35	0.5	v	Min	I _{OL} = 1.6 mA Multiplied by Output LOW U.L. Shown on Data Sheet	
VOL	Voltage	Mil. & Com.			0.25	0.4	v	Min	I _{OL} = 1.6 mA Multiplied by Output LOW U.L. Shown in Parenthesis on Data Sheet	
հե	Input HIGH C		0.5 U.L. 1.0 U.L. n U.L.			20 40 n(40)	μΑ	Max	$I_{IH} = 40 \ \mu A$ Multiplied by Input HIGH U.L. Shown on Data Sheet; $V_{IN} = 2.7 \ V$	
	Input HIGH C Breakdown T		nputs			100	μA	Мах	V _{IN} = 10 V ⁸	
lır.	Input LOW C		0.25 U.L. 0.5 U.L. n U.L.			-0.4 -0.8 n(-1.6)	mA	Max	$I_{IL} = -1.6$ mA Multiplied by Input LOW U.L. Shown on Data Sheet; VIN = 0.4 V	
Іон	Output HIGH Open-Collect		;			100	μA	Min	V _{OH} = 5.5 V	
Іогн	3-State Output OFF Current HIGH					20	μA	Мах	V _{OUT} = 2.4 V	
lozl	3-State Output OFF Current LOW					-20	μΑ	Мах	V _{OUT} = 0.4 V	
	Output Short		andard ⁷ 3-State/	-20		-100				
los ⁶	Circuit Current Buffers Line Dvrs			-30 -40		-130 -225	mA	Max	V _{OUT} = 0 V	

1. Unless otherwise noted, conditions and limits apply throughout the temperature range for which the particular device type is rated. The ground pin is the reference level for all applied and resultant voltages.

2. For definitions of symbols and terminology please see Section 2.

3. Unless otherwise stated on individual data sheets.

4. Typical characteristics refer to $T_A = +25^{\circ}C$ and $V_{CC} = +5.0 V$.

5. Min and Max refer to the values listed in the table of recommended operating conditions.

6. For testing Ios, the use of high speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, Ios tests should be performed last.

7. Standard refers to the totem-pole pull-up circuitry commonly used for the particular family, as distinguished from buffers, line drivers or 3-state outputs.

8. Except 5.5 V for 'LS03, 'LS05, 'LS22, 'LS74, 'LS109, 'LS112, 'LS113, 'LS136 (which have emitter inputs) and as shown on other data sheets.

SYMBOL2	PARAME	TER			LIMITS	3	UNITS	Vcc ⁵	CONDITIONS ³	
01111002-				Min	Typ4	Мах		••••		
Viн	Input HIGH Volta (See Data Sheets)						v		Recognized as a HIGH Signa Over Recommended V _{CC} and T _A Range	
VIL	Input LOW Voltage (See Data Sheets)						v		Recognized as a LOW Signal Over Recommended Vcc and T _A Range	
Vcd	Input Clamp Diode Voltage					-1.5	V	Min	l _{IN} = -12 mA	
Vон	Output HIGH Voltage			2.4	3.4		v	Min	$I_{OH} = 40 \ \mu A$ Multiplied by Output HIGH U.L. Shown on Data Sheet	
Vol	Output LOW Voltage (See Data Sheets)									
μн	Input HIGH Curre		1.0 U.L. 2.0 U.L. n U.L.			40 80 n(40)	μΑ	Мах	I _{IH} = 40 μA Multiplied by Input HIGH U.L. Shown on Data Sheet; VIN = 4.5 V	
lıL	Input LOW Current (See Data Sheets)									
Іон	Output HIGH Current, Open-Collector					250	μA	Min	V _{OH} = 5.5 V	
IOS ⁶	Output Short Circuit Current 9024 Mil. 9024 Com.			-30 -30 -40 -40 -35		-100 -120 -150 -100 -110	mA	Max	V _{OUT} = 0 V	

1. Unless otherwise noted, conditions and limits apply throughout the temperature range for which the particular device type is rated. The ground pin is the reference level for all applied and resultant voltages.

2. For definitions of symbols and terminology please see Section 2.

3. Unless otherwise stated on individual data sheets.

4. Typical characteristics refer to $T_A = +25^{\circ}C$ and $V_{CC} = +5.0 V$.

5. Min and Max refer to the values listed in the table of recommended operating conditions.

6. For testing los, the use of high speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, los tests should be performed last.

7. Standard refers to the totem-pole pull-up circuitry commonly used for the particular family, as distinguished from buffers, line drivers or 3-state outputs.

	PARAM	ETER		LIMITS	33	UNITS	Vcc ⁵	CONDITIONS3	
0.111201-			Min	Typ4	Мах				
Viн	Input HIGH Voltage		2.0	2.0		v		Recognized as a HIGH Signa Over Recommended V _{CC} and T _A Range	
VIL	Input LOW Voltage Mil. Com.				0.7 0.8	v		Recognized as a LOW Signal Over Recommended Vcc and T _A Range	
Vcd	Input Clamp Diode Voltage				-1.5	v	Min	lın = -10 mA	
Vон	Output HIGH Voltage		2.4	3.6		v	Min	IOH = -400 µA	
Vol	Output LOW Voltage	Mil. & Com. Com.	-		0.3 0.4	v v	Min Min	I _{OL} = 4.8 mA I _{OL} = 8.0 mA	
Ιн	Input HIGH Cu	0.5 U.L. rrent <u>1.0 U.L.</u> n U.L.			20 40 n(40)	μΑ	Мах	$I_{IH} = 40 \ \mu A$ Multiplied by Input HIGH U.L. Shown on Data Sheet; $V_{IN} = 2.4$ V	
	Input HIGH Current, Breakdown Test, All Inputs				1.0	mA	Мах	VIN = 5.5 V	
l _{IL}	0.25 U.L. Input LOW Current 0.5 U.L. n U.L.				-0.4 -0.8 n(-1.6)	mA	Мах	$I_{IL} = -1.6$ mA Multiplied by Input LOW U.L. Shown on Data Sheet; $V_{IN} = 0.3$ V	
los6	Output Short C	ircuit Current	-2.5		-25	mA	Max	V _{OUT} = 0 V	

1. Unless otherwise noted, conditions and limits apply throughout the temperature range for which the particular device type is rated. The ground Driess otherwise noted, conditional and ministrappy involved up to the reference level for all applied and resultant voltages.
 For definitions of symbols and terminology please see Section 2.
 Unless otherwise stated on individual data sheets.
 Typical characteristics refer to TA = +25°C and Vcc = +5.0 V.

5. Min and Max refer to the values listed in the table of recommended operating conditions.

6. For testing los, the use of high speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, Ios tests should be performed last.


AC LOADING AND WAVEFORMS

Figure 3-1 shows the ac test load configuration used for circuits of the 54/74, 54/74H and 54/74S families having totem-pole outputs. The diodes and resistor are not used for testing circuits of the 54/74LS, 9XXX, 93XX, 93H, 93S, 93L, 96XX or 96LS families. *Figure 3-2* shows the test load configuration for open-collector outputs. For SSI gates, R_L and C_L values are listed in the table below. For flip-flops and MSI, R_L and C_L values are listed in the table below. For flip-flops and MSI, R_L and C_L values are listed in the data sheets. *Figure 3-3* shows the test circuit for measuring Enable and Disable times of 3-state outputs; R_L and C_L values are given in the column headings of the ac table in the data sheet, except in certain tests they are superceded by R_L or C_L values listed in the Test Conditions column of the same table.

A pulse generator signal swing of 0 V to +3.0 V, terminated at the test socket, is recommended for ac testing. A 1.0 MHz square wave is recommended for most propagation delay tests, with rise and fall times of 2.5 ns for S-TTL, 10 ns for LP-TTL and 6.0 ns for circuits of other families. The generator PRR must necessarily be increased for testing f_{max} and decreased for testing one-shot pulse widths. Two pulse generators are usually required for testing such parameters as set-up time, hold time, recovery time, etc.


SSI DEVICES	AC TEST	54/	74	54H/	/74H	54S/	′74S	54LS/74LS	
DETIDED		CL	R∟	CL	RL	CL	RL	CL	RL
'01, '03, '05 '12, '22	tРLH tPHL	15 pF 15 pF	4 kΩ 400 Ω	25 pF 25 pF	280 Ω 280 Ω	15 pF 15 pF	280 Ω 280 Ω	15 pF 15 pF	2 kΩ 2 kΩ
'09, '15, '65	tPLH/tPHL	15 pF	400 Ω			15 pF	280 Ω	15 pF	2 kΩ
'06, '07, '16, '17	tplh/tphl	15 pF	110 Ω						
'26	tPLH/tPHL	15 pF	1 kΩ					15 pF	2 kΩ
'28, '33, '37, '38	tPLH/tPHL	45 pF	133 Ω					50 pF	667 Ω
'40, '140	tPLH/tPHL	15 pF	133 Ω	25 pF	93 Ω	50 pF	93Ω	50 pF	667 Ω
'125, '126, '365 '366, '367, '368	tplh, HL, ZL, ZH tpHZ, LZ	50 pF 5 pF	400 Ω 400 Ω					50 pF 5 pF	667 Ω 667 Ω
'134	tPLH/tPHL tPZH/tPZL tPHZ/tPLZ					15 pF 50 pF 50 pF	280 Ω 280 Ω 280 Ω		
All Standard Gates with Totem Pole Outputs	tplн/tpнL	15 pF	400 Ω	25 pF	280 Ω	15 pF	280 Ω	15 pF	

AC LOADS FOR SSI GATES




*Not Used for LS-TTL **Includes Jig and Probe Capacitance

Fig. 3-1 Test Load for Totem-Pole Outputs in Bi-State Mode



*Includes Jig and Probe Capacitance







PARAMETER	SW1	SW2
tPZH	Open	Closed
tPZL	Closed	Open
tPLZ	Closed	Closed
tPHZ	Closed	Closed

*Includes Jig and Probe Capacitance














Fig. 3-6 Set-up and Hold Times, Rising-Edge Clock






Fig. 3-7 Set-up and Hold Times, Falling-Edge Clock








Fig. 3-11 3-State Output LOW Enable and Disable Times




Fig. 3-12 3-State Output HIGH Enable and Disable Times






Fig. 3-13 Setup and Hold Times to Active LOW Enable or Parallel Load









PARAMETER		FAMILY	
PARAMETER	54/74	54LS/74LS	54S/74S
V _{ref} (H) V _{ref} (L) Vm	1.7 V 0.9 V 1.5 V	1.6 V 0.8 V 1.3 V	1.8 V 1.2 V 1.5 V















Fig. 3-20 Whether Response is Inverting or Non-Inverting Depends on Specific Truth Table Conditions









	PRODUCT INDEXES AND SELECTION GUIDES	1
	TTL CHARACTERISTICS	2
	LOADING, SPECIFICATIONS AND WAVEFORMS	3
	54/74 FAMILY DATA SHEETS	4
,	9000 FAMILY DATA SHEETS	5
	9300 FAMILY DATA SHEETS	6
	9600 FAMILY DATA SHEETS	7
	OTHER DIGITAL PRODUCTS	8
	ORDERING INFORMATION AND PACKAGE OUTLINES	9
	FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS	10







									CON	INECTION DIAGRAM PINOUT A
		5	4/740	3						
		54	S/74S	03						
		54L	S/74L	S 03						
	C	QUAD 2-IN	PUT N	AND GA	TE					
		(With Ope		Г	14 Vc					
ORDERIN	G COD	E: See Section	Э ————————————————————————————————————						G	┇ _{──} ╷╏╷╵╹ ╗──
	PIN	MILITA	RY GR	ADE	_ Р	KG	Ľ			
PKGS	OUT	$V_{CC} = +5.0$ $T_{A} = 0^{\circ}C t_{C}$	· · ·	$V_{CC} = +$ $T_A = -55^{\circ}$,	с Т	TYPE	6	
Plastic DIP (P)	A	7403PC, 74S03 74LS03PC	BPC		9A			9A		
Ceramic DIP (D)	A	7403DC, 74S03 74LS03DC	BDC	5403DM, 54 54LS03DM	403DM, 54S03DM 4LS03DM 6,					
Flatpak (F)	Α	7403FC, 74S03 74LS03FC	FC	5403FM, 54 54LS03FM	5403FM, 54S03FM 54LS03FM			<u></u> 3I		
INPUT LO	ADING	/FAN-OUT: See	Section 3	for U.L. defi	nition	S .				
PINS		4/74 (U.L.) IIGH/LOW		5 (U.L.) I/LOW						
Inputs Outputs		1.0/1.0 OC**/10		5/1.25 */12.5						
		RACTERISTIC	S : See Sec	ion 3*						
SYMBOL		PARAMETE		54/74	54/	74S	54/7	4LS	UNITS	CONDITIONS
				Min Max	Min Max		Min	Мах	51113	CONDITIONS
Іссн Іссь	Powe	er Supply Current		8.0		13.2 36		1.6 4.4	mA	$V_{IN} = Gnd V_{CC} = Ma$ $V_{IN} = Open$
	1	gation Delay		45	2.0	7.5		22	mA	Figs. 3-2, 3-4

*DC limits apply over operating temperature range; AC limits apply at $T_A=+25^\circ C$ and $V_{CC}=+5.0 \ V.$ **OC — Open Collector

													04
											CON	NECTION DI PINOUT	
	54/7404 54H/74H04 54S/74S04 54S/74S04A 54LS/74LS04 HEX INVERTER											\$ \$ \$ \$ \$ \$	14 V _{CC}
ORDERING		r									GND 7		8
PKGS	PIN OUT	Vcc -	= +5.0 \ 0°C to	,	$WILIT$ $V_{CC} =$ $T_A = -5$	+5	.0 V	±10%,].	PKG TYPE			
Plastic DIP (P)	A	7404PC, 74S04PC 74LS04P	, 74S04	-						9A	entation (c) face and con-	PINOUT	B
Ceramic DIP (D)	A	7404DC, 74S04DC 74LS04D	, 74SO4	ADC	5404DM, 54S04DM 54LS04D	1, 54				6A	1		
Flatpak	A	74S04FC 74LS04F	•		54S04FM, 54S04AFM 54LS04FM 31			31	3		12		
(F)	В	7404FC,			5404FM,						V _{CC} 4		11 GND
PINS	54/7	/ FAN-OU 4 (U.L.) H/LOW	54/74	H (U.L.)	54/74S HIGH/	(U.	L.)	54/74		U.L.) OW	7		8
Inputs Outputs		.0/1.0 20/10		1.25/1.25 1.25/1.25 0.5/0.25 12.5/12.5 25/12.5 10/5.0 (2.5) (2.5)					5.0				
DC AND A		RACTER	STICS:	See Sect	ion 3*								
SYMBOL	P	ARAMETI	R	54/74	54/741	н	54	/74S	54	/74LS	UNITS	CONDI	TIONS
<u> </u>				Min Max			Min	Max	Min	Max	×		г
Іссн		r Supply		12 33		6		24 54		2.4	mA	$V_{IN} = Gnd$	Vcc = Max
	Curre			22		8 0	2.0	54 4.5		6.6 10		VIN = Oper	L

tPLH tPHL	Propagation Delay	22 15	10 10	2.0 2.0	4.5 5.0	10 10	ns	Fig. 3-1, 3-4
tplh tphl	Propagation Delay (54/74S04A only)			1.0 1.0	3.5 4.0		ns	Fig. 3-1, 3-4

*DC limits apply over operating temperature range; AC limits apply at T_{A} = +25°C and V_{CC} = +5.0 V.

										CON	NECTION DIAGRAMS PINOUT A
ORDERING	G CODI	(With E: See Se	[2 3 4 5 6 0 7 0 0								
	PIN	COMM	ERCIAL	GRADE	MIL	ITAR	Y GF	ADE	РК		
PKGS	OUT		= +5.0 \ 0° C to					±10%, +125° (TVD	-	
Plastic DIP (P)	A	7405PC, 74H05PC 74S05PC, 74S05APC 74LS05PC 9A						PINOUT B			
Ceramic DIP (D)	A	7405DC, 74S05DC 74LS05D	ADC	5405DM, 54H05DM 54S05DM, 54S05ADM 54LS05DM				6A			
Flatpak (F)	A	74S05FC 74LS05F			54S05FM, 54S05AFM 54LS05FM 5405FM, 54H05FM					[2	
B 7405FC, 74H05FC INPUT LOADING/FAN-OUT: See Section 3 PINS 54/74 (U.L.) HIGH/LOW Inputs 1.0/1.0 OC**/10										· .	
DCAND		ARACTER	ISTICS		-						
SYMBOL	P	ARAMET	ER	54/74		74H		/74S Max	54/74 Min M		CONDITIONS
Іссн		er Supply 12				Max 26 58	Min	мах 19.8 54	2	.4 mA	$\frac{V_{IN} = Gnd}{V_{IN} = Open} V_{CC} = Max$
loci	I Curre	vagation Delay 55 15		1							
ICCL tPLH tPHL	Curre Propa		elay			18 15	2.0 2.0	7.5 7.0		2 ns	Fig. 3-2, 3-4

*DC limits apply over operating temperature range; AC limits apply at T_A = +25°C and V_{CC} = +5.0 V. **OC — Collector

								06
							CONNECTION PINOU	
		54	/740	6				
	HE	X INVERTE	r Buf	FER/DF	IVER			
		Open-Collec						
		·	-	-	·			
ORDERIN	G COD	E: See Section 9					□	14 V cc
	PIN	COMMERCIAL	GRADE	MILITA	RY GRADE	PKG	2,	
PKGS	Ουτ	$V_{CC} = +5.0$ V T _A = 0° C to			5.0 V ±10%, C to +125°(ITYDE		°12 ┲──_11
Plastic DIP (P)	A	7406PC				9A	5 7	y10
Ceramic DIP (D)	A	7406DC		6A	GND 7	¥®		
Flatpak (F)	A	7406FC		5406FM	31			
PINS		/FAN-OUT: See 3 54/74 (U.L.) HIGH/LOW						
Inputs Outputs		1.0/1.0 OC**/10						
	AC CHA		See Sectio	on 3*				
SYMBOL		PARAMETER	t i	54	/74	UNITS	CONDIT	IONS
			r · · · · · · · · · · · · · · · · · · ·	Min	Max			
			хс	_	0.7		I _{OL} = 40 mA	Vcc = Min
Vol	Outp	ut LOW Voltage	ХМ	_	0.7	v	I _{OL} = 30 mA	Vin = Vih
			XC, XM		0.4		l _{OL} = 16 mA	
Іон	Outp	ut HIGH Current			0.25	mA	$V_{OH} = 30 V, V_{CC} = Min$ $V_{IN} = V_{IL}$	
Іссн	Powe	r Supply Current			48	mA	VIN = Gnd	Vcc = Max
		· · ·		-	51		VIN = Open	
tPLH tPHL	Propa	agation Delay			15 23	ns	Fig. 3-2, 3-4	i
*DC limits ap **OC—Open		perating temperature r	ange; AC lim	its apply at T _A =	+25°C and Vc	c = +5.0 V.		

*DC limits apply over op **OC—Open Collector

							CONNECTIO PINO	UT A
		54	4/740	7				
		HEX BU						
	(With	Open-Colle			Output)			
		- F						
ORDERIN	G COD	E: See Section 9	9					14 Vcc
	PIN	COMMERCIA	L GRADE	MILITAR	RY GRADE	РКС	2	▼ 13
PKGS	OUT	$V_{CC} = +5.0$ $T_{A} = 0^{\circ}C tc$			5.0 V ±10%, C to +125° (3	
Plastic DIP (P)	A	7407PC				9A	5	V 10
Ceramic DIP (D)	A	7407DC		5407DM		6A		
Flatpak (F)	A	7407FC		5407FM		31		
	ADING	/FAN-OUT: See 54/74 (U.L.)		for U.L. defi	nitions			
INPUT LO PINS	ADING)	for U.L. defi	nitions			
		54/74 (U.L.))	for U.L. defi	nitions			·
PINS Inputs Outputs		54/74 (U.L.) HIGH/LOW 1.0/1.0	S: See Sec	tion 3*	nitions 1/74 Max	UNITS	COND	ITIONS
PINS Inputs Outputs DC AND A		54/74 (U.L.) HIGH/LOW 1.0/1.0 OC**/10	S: See Sec	tion 3*	1/74	UNITS	COND I _{OL} = 40 mA	
PINS Inputs Outputs DC AND A SYMBOL		54/74 (U.L.) HIGH/LOW 1.0/1.0 OC**/10	S: See Sec R XC	tion 3*	1/74 Max	UNITS		Vcc = Mi
PINS Inputs Outputs DC AND A SYMBOL		54/74 (U.L.) HIGH/LOW 1.0/1.0 OC**/10 RACTERISTICS PARAMETE	S: See Sec R XC	tion 3*	<mark>4/74</mark> Max 0.7		I _{OL} = 40 mA	Vcc = Mi
PINS Inputs Outputs DC AND A SYMBOL	Outpu	54/74 (U.L.) HIGH/LOW 1.0/1.0 OC**/10 RACTERISTICS PARAMETE	S: See Sec R XC XM XC, XM	tion 3*	<mark>//74</mark> <u>Max</u> 0.7 0.7		I _{OL} = 40 mA I _{OL} = 30 mA	V _{CC} = Mi V _{IN} = V
PINS Inputs Outputs DC AND A SYMBOL VOL	Outpu Outpu	54/74 (U.L.) HIGH/LOW 1.0/1.0 OC**/10 NRACTERISTICS PARAMETE	S: See Sec R XC XM XC, XM	tion 3*	<mark>/74</mark> Max 0.7 0.7 0.4	V	$I_{OL} = 40 \text{ mA}$ $I_{OL} = 30 \text{ mA}$ $I_{OL} = 16 \text{ mA}$ $V_{OH} = 30 \text{ V}, \text{ Vol}$	$V_{CC} = Mi$ $V_{IN} = V$ $CC = Min,$
PINS Inputs Outputs DC AND A SYMBOL Vol	Outpu Outpu	54/74 (U.L.) HIGH/LOW 1.0/1.0 OC**/10 RACTERISTICS PARAMETE ut LOW Voltage	S: See Sec R XC XM XC, XM	tion 3*	Max 0.7 0.7 0.4 0.25	V mA	$I_{OL} = 40 \text{ mA}$ $I_{OL} = 30 \text{ mA}$ $I_{OL} = 16 \text{ mA}$ $V_{OH} = 30 \text{ V}, \text{ V}_{V}$ $V_{IN} = \text{ V}_{IH}$	V _{CC} = Mi V _{IN} = V

*DC limits apply over operating temperature range; AC limits apply at T_A = +25°C and V_{CC} = +5.0 V. **OC — Open Collector

														08
54/7408 54H/74H08 54S/74S08 54LS/74LS08 QUAD 2-INPUT AND GATE										CON 1 2 3 4 5 6 GND 7				
ORDERIN	G COD	E: See Se		CRA			LITAF							
PKGS	PIN OUT	Vcc =	= +5.0 \ 0° C to	/ ±5%	,	Vcd	c = +5	5.0 V	±10%, +125°(PKG TYPE			
Plastic DIP (P)	A	7408PC, 74S08PC								9A		PINOUT	В	
Ceramic DIP (D)	A	7408DC, 74S08DC			- 1		M, 54 DM, 5				6A			
Flatpak	A	7408FC, 74LS08F		C		5408FM, 54S08FM				31	1			
(F)	В	74H08FC	;		5	54H08	FM					3		
INPUT LO PINS Inputs Outputs	INPUT LOADING/FAN-OUT: See Section 3 PINS 54/74 (U.L.) HIGH/LOW 54/74H (U.L.) HIGH/LOW Inputs 1.0/1.0 1.25/1.25					54/74S (U.L.) 54/74LS (U.L.) HIGH/LOW HIGH/LOW 1.25/1.25 0.5/0.25 25/12.5 10/5.0				LOW).25	Vcc 4 5 6 7	<u>_</u>		
DC AND A	с сни	RACTER	ISTICS	See 54/		T	/74H	EA	/745	=	4/74LS			
SYMBOL	P	ARAMETE	R			+	Мах		Max		n Max	UNITS	COND	ITIONS
Іссн	CH Power Supply 2				21		40		32		4.8 8.8	mA	V _{IN} = Ope	-lvcc = max
	Curre	ent											VIN = Gnd	<u> </u>

*DC limits apply over operating temperature range; AC limits apply at $T_A = +25^{\circ}$ C and $V_{CC} = +5.0$ V.

Propagation Delay

tPLH

tPHL

27

19

12

12

2.5 7.0

2.5 7.5

13

11

ns


Fig. 3-1, 3-5

4


~ ~

							CON	NECTION DIAGRAM PINOUT A	
		54	1/740	9					
		549	S/74S	09					
		54LS							
	(
		(With Oper	I						
							[]		
ORDERIN		E: See Section 9			RY GRADE	- 1	2		
PKGS	PIN		РКС	3					
PKG3	Ουτ	$V_{CC} = +5.0$ $T_A = 0^{\circ}C tc$			5.0 V ±10%, C to +125°(4		
Plastic DIP (P)	A	7409PC, 74S09 74LS09PC	PC			9A	5	┠╹╏╏╹	
Ceramic DIP (D)	A	7409DC, 74S09 74LS09DC	DC	5409DM, 54 54LS09DM	S09DM	6A			
Flatpak (F)	. A	7409FC, 74S09 74LS09FC	FC	5409FM, 54 54LS09FM	409FM, 54S09FM 4LS09FM				
INPUT LO PINS	54	/FAN-OUT: See 4/74 (U.L.)	54/749	for U.L. defi (U.L.) //LOW	initions 54/74LS HIGH/				
	54	1/74 (U.L.)	54/749 HIGH 1.25	(U.L.)	54/74LS HIGH/ 0.5/0 OC**	LOW			
PINS Inputs Outputs	54 H	4/74 (U.L.) IIGH/LOW 1.0/1.0	54/749 HIGH 1.25 OC**	6 (U.L.) //LOW 5/1.25 7/12.5	54/74LS HIGH/ 0.5/0 OC**	LOW 0.25 /5.0			
PINS Inputs Outputs	54 H	4/74 (U.L.) IIGH/LOW 1.0/1.0 OC**/10	54/74\$ HIGH 1.25 OC***	6 (U.L.) //LOW 5/1.25 7/12.5	54/74LS HIGH/ 0.5/0 OC**	LOW 0.25 /5.0	UNITS	CONDITIONS	
PINS Inputs Outputs DC AND A SYMBOL	54 H	4/74 (U.L.) IIGH/LOW 1.0/1.0 OC**/10	54/74\$ HIGH 1.25 OC***	6 (U.L.) /LOW 6/1.25 7/12.5 tion 3* 54/74 Min Max	54/74LS HIGH/ 0.5/0 OC** 54/74S Min Max	LOW 0.25 /5.0 (2.5) 54/74LS Min Max	UNITS		
PINS Inputs Outputs DC AND A		4/74 (U.L.) IIGH/LOW 1.0/1.0 OC**/10	54/74\$ HIGH 1.25 OC** S: See Sect	6 (U.L.) //LOW 5/1.25 7/12.5 tion 3* 54/74	54/74LS HIGH/ 0.5/(OC** 54/74S	LOW 0.25 (5.0 (2.5) 54/74LS	UNITS mA	$\frac{\text{CONDITIONS}}{V_{\text{IN}} = \text{Open}} V_{\text{CC}} = M_{\text{IN}}$	


*DC limits apply over operating temperature range; AC limits apply at T_A = +25° C and V_{CC} = +5.0 V. **OC — Open Collector



*DC limits apply over operating temperature range; AC limits apply at $T_A = +25^{\circ}$ C and $V_{CC} = +5.0$ V.



*DC limits apply over operating temperature range; AC limits apply at $T_A = +25^{\circ}$ C and $V_{CC} = +5.0$ V.



						CONNECTION PINOL	
		54/741 54LS/74L	S13				
	DUA	L 4-INPUT SCHM	IITT TRI	GGER			
ORDERIN	G COD	E: See Section 9					14 Vcc
	PIN	COMMERCIAL GRADE	MILITAF	RY GRADE	PKG	2	13
PKGS	Ουτ	V _{CC} = +5.0 V ±5%, T _A = 0° C to +70° C		5.0 V ±10%, C to +125°C	TYPE	NC 3	12 11 NC
Plastic DIP (P)	A	7413PC, 74LS13PC			9A	5 6 一 日	
Ceramic DIP (D)	Α	7413DC, 74LS13DC	5413DM, 54	LS13DM	6A		®
Flatpak (F)	A	7413FC, 74LS13FC	5413FM, 54I	_S13FM	31		
INPUT LO	ADING	/FAN-OUT: See Section 3	for U.L. defi	nitions	·		
PINS		54/74 (U.L.) HIGH/LOW		/ 74LS (U.L.) HIGH/LOW)		
Inputs Outputs		1.0/1.0 20/10		0.5/0.25 10/5.0 (2.5)			
		RACTERISTICS: See Sec	tion 3*				
SYMBOL		PARAMETER	54/74	54/74LS	UNITS	CONDI	TIONS
			Min Max	Min Max			
V _{T+}		ve-going hold Voltage	1.5 2.0	1.5 2.0	v	V _{CC} = +5.0 V	
V _T -		tive-going hold Voltage	0.6 1.1	0.6 1.1	V	V _{CC} = +5.0 V	
V _{T+} —V _{T-}	Hyste	resis Voltage	0.4	0.4	v	$V_{CC} = +5.0 V$	
IT+		Current at Positive- Threshold	-0.65 **	-0.14 **	mA	V _{CC} = +5.0 V, V	IN = VT+
IT-		Current at Negative-	-0.85 **	-0.18 **	mA	V _{CC} = +5.0 V, V	'IN = V _T -
los	Outp	ut Short Circuit Current	-18 -55	-20 -100	mA	V _{CC} = Max	
Іссн Ісс∟	Powe	r Supply Current	23 32	6.0 7.0	mA	V _{IN} = Gnd V _{IN} = Open	V _{CC} = Max
tPLH tPHL	Propa	agation Delay	27	22 27	ns	Fig. 3-1, 3-15	L

*DC limits apply over operating temperature range; AC limits apply at TA = +25°C and V_{CC} = +5.0 V. **Typical Value

								CONNECTION PINOL	
		54/741 54LS/74L	-						
ŀ	HEX	SCHMITT TRIGO	BER	INV	'ERT	ER			
ORDERING	G COD	E: See Section 9							·
	PIN	COMMERCIAL GRADE	MIL	ITAF	RY GR	ADE	PKG		14 Vcc
PKGS	ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C to +70^{\circ}C$			5.0 V C to -	±10%, +125°C	TYPE	3 ▼	12
Plastic DIP (P)	A	7414PC, 74LS14PC					9A		¥ 11
Ceramic DIP (D)	A	7414DC, 74LS14DC	5414DI	M, 54	4LS14[ом	6A		9 8
Flatpak (F)	A	7414FC, 74LS14FC	5414FN	M, 54	LS14F	M	31		P
INPUT LO	ADING	/FAN-OUT: See Section	3 for l	J.L. (definiti	ons			
PINS		54/74 (U.L.) HIGH/LOW			/ 74LS HIGH/	(U.L.) LOW)		
Inputs Outputs		1.0/1.0 20/10				.25 5.0 2.5)			
DC AND	АС СН	ARACTERISTICS: See S	ection :	3*					
SYMBOL		PARAMETER	54/	74	54/7	4LS	UNITS	CONDI	
STINDOL			Min	Мах	Min	Мах	UNITS	CONDI	
V _{T+}		ve-going hold Voltage	1.5	2.0	1.5	2.0	V	$V_{CC} = +5.0 V$	
V _{T-}	· ·	tive-going hold Voltage	0.6	1.1	0.6	1.1	v	$V_{CC} = +5.0 V$	
V _{T+} — V _{T-}	Hyste	resis Voltage	0.4		0.4		v	V_{CC} = +5.0 V	
IT+		Current at Positive- Threshold	-0.43	**	-0.14	**	mA	$V_{CC} = +5.0 V,$	$V_{IN} = V_{T^+}$
IT-		Current at Negative- Threshold	-0.56	**	-0.18	**	mA	$V_{CC} = +5.0 V,$	$V_{IN} = V_{T-}$
۱L	Input	LOW Current		-1.2		-0.4	mA	V _{CC} = Max, V _I	_N = 0.4 V
los	Outpu	ut Short Circuit Current	-18	-55	-20	-100	mA	V _{CC} = Max, V _c	оит = 0 V
Іссн Ісс∟	Powe	r Supply Current		36 60		16 21	mA	V _{IN} = Gnd V _{IN} = Open	V _{CC} = Max
	I		L		L				L

*DC limits apply over operating temperature range; AC limits apply at TA = +25°C and V_{CC} = +5.0 V. **Typical Value

						PINO	UT A
		54S/74S 54LS/74L					
	T	RIPLE 3-INPUT		TE			
	1	(With Open-Collector					
				3/			
ORDERIN	G COD	E: See Section 9					
	PIN	COMMERCIAL GRADE	MILITAR	Y GRADE	РКС	2	
PKGS	OUT	$V_{CC} = +5.0 V \pm 5\%,$ T _A = 0°C to +70°C		5.0 V ±10%, C to +125°(TYPE	3	12 11
Plastic DIP (P)	A	74S15PC, 74LS15PC			9A		
Ceramic	A	74S15DC, 74LS15DC	54S15DM, 5	54LS15DM	6A		
DIP (D)							
DIP (D) Flatpak (F)	A	74S15FC, 74LS15FC	54S15FM, 5	54LS15FM	31		
Flatpak (F)		74S15FC, 74LS15FC /FAN-OUT: See Section 54/74S (U.L.) HIGH/LOW	3 for U.L. c				
Flatpak (F) INPUT LC		/FAN-OUT: See Section 54/74S (U.L.)	3 for U.L. c	definitions / 74LS (U.L.)			
Flatpak (F) INPUT LC PINS Inputs Outputs DC AND	DADING	/FAN-OUT: See Section 54/74S (U.L.) HIGH/LOW 1.25/1.25 OC**/12.5 ARACTERISTICS: See Se	3 for U.L. c	definitions / 74LS (U.L.) HIGH/LOW 0.5/0.25 OC**/5.0)		
Flatpak (F) INPUT LC PINS Inputs Outputs	DADING	/FAN-OUT: See Section 54/74S (U.L.) HIGH/LOW 1.25/1.25 OC**/12.5	3 for U.L. c 54 + ection 3* 54/74S	definitions / 74LS (U.L.) HIGH/LOW 0.5/0.25 OC**/5.0 (2.5)		CONDI	TIONS
Flatpak (F) INPUT LC PINS Inputs Outputs DC AND	AC CH	/FAN-OUT: See Section 54/74S (U.L.) HIGH/LOW 1.25/1.25 OC**/12.5 ARACTERISTICS: See Se	3 for U.L. c 54 + ection 3* 54/74S	definitions /74LS (U.L.) HIGH/LOW 0.5/0.25 OC**/5.0 (2.5) 54/74LS	UNITS	CONDI VIN = Open	T
Flatpak (F) INPUT LC PINS Inputs Outputs DC AND SYMBOL	AC CH	/FAN-OUT: See Section 54/74S (U.L.) HIGH/LOW 1.25/1.25 OC**/12.5 ARACTERISTICS: See Se PARAMETER	3 for U.L. c 54 ection 3* 54/74S Min Max	definitions /74LS (U.L.) HIGH/LOW 0.5/0.25 OC**/5.0 (2.5) 54/74LS Min Max 3.6)		TIONS


CONNECTION DIAGRAM PINOUT A

54/7416

HEX INVERTER BUFFER/DRIVER (With Open-Collector High-Voltage Output)

ORDERING CODE: See Section 9

	_			
	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	Ουτ	V _{CC} = +5.0 V ±5%, T _A = 0°C to +70°C	V _{CC} = +5.0 V ±10%, T _A = -55°C to +125°C	TYPE
Plastic DIP (P)	A	7416PC		9A
Ceramic DIP (D)	A	7416DC	5416DM	6A
Flatpak (F)	A	7416FC	5416FM	31



INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PINS	54/74 (U.L.) HIGH/LOW	
Inputs Outputs	1.0/1.0 OC**/10	

DC AND AC CHARACTERISTICS: See Section 3*

SYMBOL	PARAMETER		54/	/74	UNITS	UNITS CONDITIONS		
01			Min	Max				
	Output LOW Voltage XM XC, XM			0.7		l _{OL} = 40 mA	Vcc = Min	
Vol				0.7	v	l _{OL} = 30 mA	V _{IN} = V _{IH}	
				0.4		loL = 16 mA		
Іон	Output HIGH Current			0.25	mA	$V_{OH} = 15 V, V_{CO}$ $V_{IN} = V_{IL}$; = Min	
Іссн	Power Supply Current		48		mA	V _{IN} = Gnd	V _{CC} = Max	
ICCL	· • · · · · • • • • • • • • • • • • • •			51		V _{IN} = Open		
tplh tphl	Propagation Delay			15 23	ns	Figs. 3-2, 3-4		

*DC limits apply over operating temperature range; AC limits apply at T_A = +25°C and V_{CC} = +5.0 V.

"OC - Open Collector


4

17							CONNECTION	
			- /				PINOUT	Â
		54	1/741	7		1		
		HEX BUI				÷ Į		
	(With	Open-Collec	tor High	1-Voltage	Output)			
	G COD	E: See Section 9				1		14 Vcc
UNDERING				MILITA	RY GRADE			13
PKGS	PIN OUT	$V_{CC} = +5.0 V_{TA} = 0^{\circ} C \text{ to}$	V ±5%,	V _{CC} = +	⊦5.0 V ±10%, °C to +125°C			12
Plastic DIP (P)	A	7417PC				9A		10
Ceramic DIP (D)	A	7417DC		5417DM		6A		8
Flatpak (F)	A	7417FC		5417FM		31		
INPUT LO PINS	ADING	/FAN-OUT: See 3 54/74 (U.L.) HIGH/LOW		for U.L. def	initions			
Inputs Outputs		1.0/1.0 OC**/10						
DC AND /		ARACTERISTICS:	: See Sec					
SYMBOL	1	PARAMETER	3		64/74	UNITS	CONDITIO	ONS
	 			Min	Max	⊢−−−− ′		Т
V	Outo	the OW Voltage	XC XM	4	0.7 0.7	v	$I_{OL} = 40 \text{ mA}$	Vcc = Min
Vol	Outpe	ut LOW Voltage	XM XC, XM	4	0.7	ľ	I _{OL} = 30 mA I _{OL} = 16 mA	VIN = VIL
Іон	Outpi	ut HIGH Current	L		0.25	mA	V _{OH} = 15 V, V _{CC} = V _{IN} = V _{IH}	= Min,
Іссн	Powe	er Supply Current	t		41	mA	V _{IN} = Open V _{IN} = Gnd	V _{CC} = Max
ICCL	1				30	•	$v = v_{i}v_{i} = v_{i} = v_{i}$	

*DC limits apply over operating temperature range; AC limits apply at T_A = +25°C and V_{CC} = +5.0 V. **OC — Open Collector

														20
		!	54H 54S 4LS	/74 /74		20 20 620	GA ⁻	TE				CON 1 2 NC 3 6 6 GND 7		DIAGRAMS
ORDERIN	G COD	E: See Se	ction 9											
PKGS	PIN OUT		= +5.0 V	√ ±5%	,	Vcc	= +5	5.0 V	ADE ±10%, +125°	-	PKG YPE		PINOUT	В
Plastic DIP (P)	A	7420PC, 74S20PC			-	$T_A = -55^{\circ} C \text{ to } +125^{\circ} C$					9A			14
Ceramic DIP (D)	A	7420DC, 74S20DC				5420DN 54S20C					6A	2 NC 3	∿∉	13
Flatpak (F)	Α	74S20FC	, 74LS2	20FC		54S20F	M, 5	4LS2	0FM		31	Vcc 4		11 GND
INPUT LO	B	7420FC, / FAN-OU			1	5420FN						NC 5		010 9 8
PINS		4 (U.L.) H/LOW		I H (U. H/LO	· · ·	54/74 HIG	S (U H/LC		54/74 HIG	ILS (GH/L0				
Inputs Outputs		0/1.0 20/10		5/1.25 .5/12.5			5/1.2 5/12.	-		5/0.2 10/5 (2.	0			
DC AND A	АС СНА	RACTERI	STICS			Т								
SYMBOL	P	ARAMETE	R	54 , Min	/74 Max	54/7 Min			/ 74S Max		74LS Max		CON	DITIONS
Іссн	Powe	r Supply			4.0		8.4		8.0		0.8	mA	VIN = Gno	Vcc = Max
lcc∟	Curre	nt			11		20		18		2.2		VIN = Ope	
tPLH tPHL	Propa	gation De	elay		22 15		10 10	2.0 2.0	4.5 5.0		15 15	ns	Figs. 3-1,	3-4

*DC limits apply over operating temperature range; AC limits apply at $T_A = +25^{\circ}$ C and $V_{CC} = +5.0$ V.



4-22

														22
											1	CON	NECTION D PINOUT	
	C		54H 54S 4LS	/74 /74		22 22 322 322 ND	GA [.]					1 NC 3 4 5 6 7 9 0		14 Vcc 13 12 11 NC 9 8
ORDERIN	G CODI	E: See See	ction 9											
PKGS	PIN OUT		= +5.0 \ 0°C to	/ ±5%,	-†	Vcc	-	.0 V	RADE ±10%, ⊦125° (YPE		PINOUT	В
Plastic DIP (P)	Α	7422PC, 74S22PC									9A	, in the second se		
Ceramic DIP (D)	А	7422DC, 74S22DC				5422D 54S22					6A	1		14 13
Flatpak	А	7422FC, 74LS22F		С		5422FI 54LS2		622FI	V		31	NC 3 Vcc 4		12 11 GND
(F)	В	74H22FC	;		ę	54H22	FM					NC 5		→10
INPUT LO	ADING	/FAN-OU	T: See S	Sectio	n 3 f	or U.L	defi	nitior	IS			6 7		9 8
PINS		'4 (U.L) H/LOW		H (U.I	· · ·		4S (U GH/LC	· · ·	54/74 HIG	ILS (GH/LO		•		
Inputs Outputs	1	1.0/1.0 C**/10	1.2	25/1.28	5	1.	25/1.2	25	0	.5/0.2 C**/5	25			
DC AND A		RACTER	ISTICS:	See S	Secti	on 3*		I						
SYMBOL	P	ARAMETE	ER	54/			74H	54	/74S		74LS	UNITS	COND	ITIONS
	Bowe	r Supply		Min	Max 4.0	Min	Max 5.0	Min	Max 6.6	Min	Max 0.8		VIN = Gnd	1
Iссн Iсс∟	Curre				4.0		5.0 20		0.0 18		2.2	mA	VIN = Oper	V _{CC} = Max
tPLH tPHL		agation De	elay		45 15		15 12	2.0 2.0	7.5		22 18	ns	Figs. 3-2, 3	
*DC limits app **OC — Open		perating temp	perature ra	ange; AC	C limit	s apply	at T _A =	+25° C	and Vc	c = +5	0 V.	L	1	

4-23

					CONNECTION PINOL		
		54/742	3				
EV		DABLE DUAL 4-I		c			
EX	PAN	With Strot		C			
ORDERING	G COD	E: See Section 9				·	
PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE	2	16 V _C	
		$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}$	V _{CC} = +5.0 V ±10%, T _A = -55° C to +125° C		3	14	
Plastic DIP (P)	A	7423PC		9B		13	
Ceramic DIP (D)	A	7423DC	5423DM	6B			
Flatpak (F)	A	7423FC	5423FM	4L			
Data Inputs Strobe Inputs Outputs		4.0/4.0 20/10				<u> </u>	
Outputs		20/10					
		ISTICS OVER OPERATIN	G TEMPERATURE RANG	E: Expan	der Inputs Open I		
SYMBOL		PARAMETER	Min Max	UNITS	CONDITIONS		
CCH CCL	Powe	r Supply Current	16 19	mA	V _{IN} = Gnd V _{IN} = Open	V _{CC} = Ma	

SYMBOL	PARAMETER		54/74			CONDITIONS	
		Min	Max				
VBE(Q)	Base-Emitter Voltage of Output Transistor Q	XM XC		1.1 1.0	v	$l_1 = 0.41 \text{ mA}$ $l_1 = 0.62 \text{ mA}$	l _{OL} = 16 mA R ₁ = 0 Ω
V _{OH}	Output HIGH Voltage	ХМ	2.4		v	l ₁ = 0.15 mA l ₂ = -0.15 mA	I _{OH} = -400 µА
		хс	2.4			$I_1 = 0.27 \text{ mA}$ $I_2 = -0.27 \text{ mA}$	
Vol	Output LOW Voltage	ХМ		0.4	v	l ₁ = 0.3 mA R ₁ = 138 Ω	I _{OL} = 16 mA
		хс		0.4		$I_1 = 0.43 \text{ mA}$ $R_1 = 130 \Omega$	
١x	Expander Current	XM XC		-2.9 -3.1	v	$V_1 = 0.4 V, I_{OL}$	= 16 mA

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

SYMBOL	PARAMETER	54/74		UNITS	CONDITIONS	
••••••		Min	Max			
tPLH tPHL	Propagation Delay		22 15	ns	Expander Pins Open Figs. 3-1, 3-4	

					· . ·		DIN DIAGRAM DUT A
		54/742	5				
		DUAL 4-INPUT N		ГЕ		4 - N	
		(With Strot)e)				
ORDERIN	G COD	E: See Section 9	1				
	PIN	COMMERCIAL GRADE		RY GRADE	PKG	2	13
PKGS	Ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$		5.0 V ±10%, C to +125°C	ουτ		
Plastic DIP (P)	A	7425PC			9A		
Ceramic DIP (D)	A	7425DC	5425DM	¢	6A	GND 7	8
Flatpak (F)	A	7425FC	5425FM		31		
PIN		/FAN-OUT: See Section 3 54/74 (U.L.) HIGH/LOW	for U.L. defi	nitions			
PIN Data Inpu Strobe Inp	S ts	54/74 (U.L.)	for U.L. defi	nitions			
PIN Data Inpu Strobe Inp Outputs DC AND /	S ts puts	54/74 (U.L.) HIGH/LOW 1.0/1.0 4.0/4.0	tion 3*	//74	UNITS	COND	DITIONS
PIN Data Inpu Strobe Inp Outputs DC AND /	S ts buts AC CHA	54/74 (U.L.) HIGH/LOW 1.0/1.0 4.0/4.0 20/10 RACTERISTICS: See Sect PARAMETER	tion 3*	1/ 74 Max	UNITS		r
PIN Data Inpu Strobe Inp Outputs DC AND A SYMBOL	S ts buts AC CHA	54/74 (U.L.) HIGH/LOW 1.0/1.0 4.0/4.0 20/10	tion 3*	1/ 74 Max 16	UNITS	V _{IN} = Gnd	r
PIN Data Inpu Strobe Inp Outputs	S ts buts AC CHA Powe	54/74 (U.L.) HIGH/LOW 1.0/1.0 4.0/4.0 20/10 RACTERISTICS: See Sect PARAMETER	tion 3*	1/ 74 Max			DITIONS Vcc = Ma


							20
							N DIAGRAM UT A
	QI	7426 54LS/74L UAD 2-INPUT NA (With Open-Collect	ND BUF				
ORDERIN	G COD	E: See Section 9			1		14 V _{CC}
PKGS	PIN OUT	COMMERCIAL GRADE $V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +8$	RY GRADE 5.0 V ±10%, C to +125°C	PKG TYPE		
Plastic DIP (P)	А	7426PC, 74LS26PC			9A		
Ceramic DIP (D)	A	7426DC, 74LS26DC	54LS26DM		6A	GND 7	
Flatpak (F)	А	7426FC, 74LS26FC	54LS26FM		31		
INPUT LO PINS Inputs Outputs	ADING	/FAN-OUT: See Section 3 54/74 (U.L.) HIGH/LOW 1.0/1.0 OC**/10	54	nitions / 74LS (U.L.) HIGH/LOW 0.5/0.25 OC**/5.0 (2.5)			
DC AND #	ас сна	ARACTERISTICS: See Sec	tion 3*				
SYMBOL		PARAMETER	54/74	54/74LS	UNITS	CON	DITIONS
			Min Max 50			V _{OH} = 12 V	V _{CC} = Mi
Юн	Outp	ut HIGH Current	30	30	μA		+00 - Mil

юн	Output HIGH Current	50	50	μΑ	VOH = 12 V	VCC = MIN
.011		1000	1000	<i>µ</i>	V _{OH} = 15 V	$V_{IN} = V_{IL}$
Іссн	Power Supply Current	8.0	1.6	mA	V _{IN} = Gnd	V _{CC} = Max
lcc∟		22	4.4		V _{IN} = Open	
tPLH tPHL	Propagation Delay	24 17		ns	Figs. 3-2, 3-4	

*DC limits apply over operating temperature range; AC limits apply at T_A = +25° C and V_{CC} = +5.0 V. **OC — Open Collector

4-27

							DN DIAGRAM DUT A
	٦	54/742 54LS/74L TRIPLE 3-INPUT N	S27	TE			
ORDERIN	G COD	E: See Section 9					
	PIN	COMMERCIAL GRADE	MILITAR	RY GRADE	PKG	2	13
PKGS	OUT	V _{CC} = +5.0 ±5%, T _A = 0°C to +70°C		5.0 V ±10%, C to +125°C	ТҮРЕ	3	12
Plastic DIP (P)	A	7427PC, 74LS27PC			9A	5	10
Ceramic DIP (D)	А	7427DC, 74LS27DC	5427DM, 54	LS27DM	6A		
Flatpak							
(F)	A	7427FC, 74LS27FC	5427FM, 54I	LS27FM	31		
(F)		7427FC, 74LS27FC /FAN-OUT: See Section 3 54/74 (U.L.) HIGH/LOW	for U.L. defi				
(F)		/FAN-OUT: See Section 3 54/74 (U.L.)	for U.L. defi	nitions / 74LS (U.L.			
(F) INPUT LC PINS Inputs Outputs	DADING	/FAN-OUT: See Section 3 54/74 (U.L.) HIGH/LOW 1.0/1.0	for U.L. defi 54 H	nitions / 74LS (U.L. HIGH/LOW 0.5/0.25 10/5.0			
(F) INPUT LC PINS Inputs Outputs	DADING	/FAN-OUT: See Section 3 54/74 (U.L.) HIGH/LOW 1.0/1.0 20/10	for U.L. defi 54 H	nitions / 74LS (U.L. HIGH/LOW 0.5/0.25 10/5.0		CONE	DITIONS
(F) INPUT LC PINS Inputs Outputs DC AND /	DADING	/FAN-OUT: See Section 3 54/74 (U.L.) HIGH/LOW 1.0/1.0 20/10	for U.L. defi 54 F	nitions / 74LS (U.L. HIGH/LOW 0.5/0.25 10/5.0 (2.5) 54/74LS)		DITIONS
(F) INPUT LC PINS Inputs Outputs DC AND /	ADING	/FAN-OUT: See Section 3 54/74 (U.L.) HIGH/LOW 1.0/1.0 20/10	for U.L. defii 54 tion 3* 54/74 Min Max 16	nitions / 74LS (U.L. HIGH/LOW 0.5/0.25 10/5.0 (2.5) 54/74LS)	CONI VIN = Gnd	DITIONS V _{CC} = M
(F) INPUT LC PINS Inputs Outputs DC AND / SYMBOL	ADING	/FAN-OUT: See Section 3 54/74 (U.L.) HIGH/LOW 1.0/1.0 20/10 RACTERISTICS: See Sect PARAMETER	for U.L. defi 54 tion 3* 54/74 Min Max	nitions / 74LS (U.L. HIGH/LOW 0.5/0.25 10/5.0 (2.5) 54/74LS Min Max	UNITS		-



DC AND AC CHARACTERISTICS: See Section 3*


30/15 (7.5)

Outputs


SYMBOL	PARAMETER	54/	74LS	UNITS	CONDITIONS		
01		Min	Max				
Іссн	Power Supply Current		3.6	mA	V _{IN} = Gnd	V _{CC} = Max	
ICCL			13.8		V _{IN} = Open	Vee max	
tPLH tPHL	Propagation Delay		20 20	ns	Figs. 3-1, 3-4		

*DC limits apply over operating temperature range; AC limits apply at T_A = +25° C and V_{CC} = +5.0 V.

28



*DC limits apply over operating temperature range; AC limits apply at $T_A = +25^{\circ}$ C and $V_{CC} = +5.0$ V.



*DC limits apply over operating temperature range; AC limits apply at $T_A = +25^{\circ}$ C and $V_{CC} = +5.0$ V.

4-31

						CONNECTIO PINO	UT A
		54LS	5/74L	S33			
	Q			OR BUFFER			
		(With Open-					
ORDERIN	G COD	E: See Section 9)				
	PIN	COMMERCIAL	. GRADE	MILITARY GRADE	PKG		
PKGS	OUT	$V_{CC} = +5.0$ $T_{A} = 0^{\circ}C \text{ to}$		V _{CC} = +5.0 V ±10%, T _A = -55°C to +125°C	ТҮРЕ		
Plastic DIP (P)	A	74LS33PC			9A		11 10
Ceramic DIP (D)	Α	74LS33DC		54LS33DM	6A		A-b
Flatpak (F)	А	74LS33FC		54LS33FM	31	GND 7	8
	ADING	54/74LS (U.L.)		for U.L. definitions			
INPUT LO PINS Inputs	ADING	54/74LS (U.L.) HIGH/LOW 0.5/0.25		for U.L. definitions			
INPUT LO	ADING	54/74LS (U.L.) HIGH/LOW		for U.L. definitions			
INPUT LO PINS Inputs Outputs DC AND A		54/74LS (U.L.) HIGH/LOW 0.5/0.25 OC**/15) : See Sect		UNITS	COND	ITIONS
INPUT LO PINS Inputs Outputs DC AND A		54/74LS (U.L.) HIGH/LOW 0.5/0.25 OC**/15 (7.5)) : See Sect	tion 3*	UNITS	COND	ITIONS
INPUT LO PINS Inputs Outputs DC AND A SYMBOL	AC CHA	54/74LS (U.L.) HIGH/LOW 0.5/0.25 OC**/15 (7.5)) : See Sect a XM, XC	tion 3* 54/74LS Min Max 0.4	UNITS	l _{OL} = 12 mA	V _{CC} = M
INPUT LO PINS Inputs Outputs	AC CHA	54/74LS (U.L.) HIGH/LOW 0.5/0.25 OC**/15 (7.5) NRACTERISTICS: PARAMETER) : See Sect	tion 3* 54/74LS Min Max		I _{OL} = 12 mA I _{OL} = 24 mA	V _{CC} = M V _{IN} = 2.0
INPUT LO PINS Inputs Outputs DC AND A SYMBOL	AC CHA	54/74LS (U.L.) HIGH/LOW 0.5/0.25 OC**/15 (7.5) NRACTERISTICS: PARAMETER) : See Sect a XM, XC	tion 3* 54/74LS Min Max 0.4		$I_{OL} = 12 \text{ mA}$ $I_{OL} = 24 \text{ mA}$ $V_{OH} = 5.5 \text{ V}, \text{ V}$ $V_{IN} = \text{VIL}$	$V_{CC} = M$ $V_{IN} = 2.0$
INPUT LO PINS Inputs Outputs DC AND A SYMBOL VOL	Outpu Outpu	54/74LS (U.L.) HIGH/LOW 0.5/0.25 OC**/15 (7.5) NRACTERISTICS: PARAMETER) : See Sect R XM, XC XC	tion 3* 54/74LS Min Max 0.4 0.5 250 3.6	V	I _{OL} = 12 mA I _{OL} = 24 mA V _{OH} = 5.5 V, V	$V_{CC} = M$ $V_{IN} = 2.0$
INPUT LO PINS Inputs Outputs DC AND A SYMBOL VoL	Outpu Outpu	54/74LS (U.L., HIGH/LOW 0.5/0.25 OC**/15 (7.5) ARACTERISTICS: PARAMETER Ut LOW Voltage Ut HIGH Current) : See Sect R XM, XC XC	tion 3* 54/74LS Min Max 0.4 0.5 250	V µA	$I_{OL} = 12 \text{ mA}$ $I_{OL} = 24 \text{ mA}$ $V_{OH} = 5.5 \text{ V}, \text{ V}$ $V_{IN} = \text{VIL}$	$V_{CC} = M$ $V_{IN} = 2.0$ CC = Min,

								PINO	DUT A
	Q		4/743 S/741 UT NA	_S37	UFFE	R			
ORDERIN	G COD	E: See Section 9	GRADE	MU	TARY G		_		
PKGS	PIN OUT	$V_{CC} = +5.0 V$ $T_{A} = 0^{\circ}C \text{ to }$	/ ±5%,	Vcc =	= +5.0 V 55°c to	±10%,	- PKG	2	
Plastic DIP (P)	A	7437PC, 74LS37	PC				9A		
Ceramic DIP (D)	A	7437DC, 74LS37	DC	5437DM,	54LS37	DM	6A	6	
Flatpak (F)	A	7437FC, 74LS37	FC	5437FM,	54LS37	FM	31		Ľ
	ADING	/FAN-OUT: See S 54/74 (U.L.)	Section 3	for U.L. d	lefinitior 54/74L)	-	
PINS Inputs	ADING		Section 3	for U.L. d	54/74L HIGH 0.5/)		
PINS Inputs Outputs		54/74 (U.L.) HIGH/LOW 1.0/1.0		tion 3*	54/74L HIGH 0.5/ 3	S (U.L. //LOW 0.25 0/15 (7.5))		
PINS Inputs Outputs		54/74 (U.L.) HIGH/LOW 1.0/1.0 30/30	See Sect		54/74L HIGH 0.5/ 3 4 54/	S (U.L. /LOW 0.25 0/15) UNITS	CONE	DITIONS
PINS Inputs Outputs DC AND A SYMBOL		54/74 (U.L.) HIGH/LOW 1.0/1.0 30/30	See Sect	tion 3*	54/74L HIGH 0.5/ 3 4 54/	S (U.L. //LOW 0.25 0/15 (7.5)		CONE V _{CC} = Max, I _C V _{IN} = V _{IL}	····
PINS Inputs Outputs DC AND A	AC CHA	54/74 (U.L.) HIGH/LOW 1.0/1.0 30/30 RACTERISTICS: PARAMETER	See Sec	tion 3* 54/74 Min M 2.4 2.4	54/74L HIGH 0.5/ 3 4 54/ ax Min 2.5	S (U.L. //LOW 0.25 0/15 (7.5)	UNITS	Vcc = Max, Ic	он = -1.2 mA
PINS Inputs Outputs DC AND A SYMBOL Voн	Outpu Outpu	54/74 (U.L.) HIGH/LOW 1.0/1.0 30/30 RACTERISTICS: PARAMETER Jt HIGH Voltage	See Sect XM XC XM, XC XM, XC	tion 3* 54/74 Min M 2.4 2.4 0 -20 -	54/74L HIGH 0.5/ 3 4 54/ ax Min 2.5 2.7 0.4 70 -30	S (U.L. //LOW 0.25 0/15 (7.5) 74LS Max 0.4 0.5	UNITS	$V_{CC} = Max, I_{C}$ $V_{IN} = V_{IL}$ $I_{OL} = 48 \text{ mA}$ $I_{OL} = 12 \text{ mA}$	Vcc = Mir Vcc = Mir VIN = 2.0 V
PINS Inputs Outputs DC AND A SYMBOL Voн	Outpu Outpu Circu	54/74 (U.L.) HIGH/LOW 1.0/1.0 30/30 ARACTERISTICS: PARAMETER Ut HIGH Voltage Ut LOW Voltage Ut LOW Voltage	See Sec XM XC XM, XC XM, XC XM XC XM XC	tion 3* 54/74 Min M 2.4 2.4 2.4 -20 -18 -15	54/74L HIGH 0.5/ 3 4 54/ ax Min 2.5 2.7 0.4 70 -30	5 (U.L. //LOW 0.25 0/15 (7.5) 74LS Max 0.4 0.5 -130	UNITS V V	$V_{CC} = Max, I_{C}$ $V_{IN} = V_{IL}$ $I_{OL} = 48 \text{ mA}$ $I_{OL} = 12 \text{ mA}$ $I_{OL} = 24 \text{ mA}$	Vcc = Mi Vcc = Mi V _{IN} = 2.0 V

							ON DIAGRAM
		54/743	8				
		54LS/74L	-			r	
	Q	UAD 2-INPUT NA		FER			
	_	(With Open-Collect					
ORDERIN	G COD	E: See Section 9				<u> </u>	14 V _{CC}
	PIN	COMMERCIAL GRADE	MILITAR	RY GRADE	PKG	2 3 (
PKGS	OUT	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ} C \text{ to } +70^{\circ} C$		5.0 V ±10%, C to +125° (TYPE		
Plastic DIP (P)	A	7438PC, 74LS38PC			9A	5 (6	
Ceramic DIP (D)	А	7438DC, 74LS38DC	5438DM, 54	LS38DM	6A	GND 7	8
Flatpak (F)	A	7438FC, 74LS38FC	5438FM, 54	LS38FM	31		
INPUT LO	ADING	/FAN-OUT: See Section 3 54/74 (U.L.) HIGH/LOW	54	nitions / 74LS (U.L . HIGH/LOW	.)		
Inputs		1.0/1.0	'	0.5/0.25			
Outputs		OC**/30		OC**/15 (7.5)			
				,			
	AC CHA	ARACTERISTICS: See Sec	54/74	54/74LS			
SYMBOL		PARAMETER	Min Max		UNITS	CON	DITIONS
Vol	Outp	ut LOW Voltage	0.4		V	V _{IN} = 2.0 V, V I _{OL} = 48 mA	/cc = Min,
Юн	Outp	ut HIGH Current		250	μA	V _{OH} = 5.5 V, V _{IN} = V _{IL}	V _{CC} = Min,
Іссн Іссь	Powe	er Supply Current	8.5	2.0 12	mA	V _{IN} = Gnd V _{IN} = Open	V _{CC} = Ma
			+	12			I

*DC limits apply over operating temperature range; AC limits apply at T_A = +25°C and V_{CC} = +5.0 V. **OC — Open Collector

Propagation Delay

20

tPLH

tPHL

22


18

22

22

ns

Figs. 3-2, 3-4



												CON	NECTION DIAGRAMS PINOUT A
	54/7440 54H/74H40 54S/74S40 54LS/74LS40 DUAL 4-INPUT NAND BUFFER											[] NC 3 4 5 GND 7	
ORDERIN	G COD	E: See Sec	ction 9										
	PIN	COMME							RADE	_	PKG		PINOUT B
PKGS	ουτ		= +5.0 ' 0°C to						±10%, +125°		TYPE		
Plastic DIP (P)	A	7440PC, 74S40PC									9A		
Ceramic DIP (D)	A	7440DC, 74S40DC			1 64					6A	2		
Flatpak (F)	A	74S40FC		1			FM, 5				31	NC 3 Vcc 4	12 11] GNC
INPUT LO	Т											NC 5 6 7	
PINS	1	'4 (U.L.) iH/LOW	54/74 HIG	H/LC			'4S (U GH/LC	•		ILS (GH/L	(U.L.) .OW		
Inputs Outputs		.0/1.0 30/30		2.5/2. .5/37.			2.5/2.5 0/37.5		0	.5/0.: 30/ (7			
DC AND A		RACTERI	STICS	See	Secti	on 3*						••••••••••••••••••••••••••••••••••••••	
SYMBOL	P	ARAMETE	R		1/74		/74H		/74S		/74LS	UNITS	CONDITIONS
	Output Short XC Circuit Current XM			Min -18 -20	Max -70 -70	-40	Max -125 -125	-50	Max -225 -225	Min	Max	mA	V _{CC} = Max, V _{OUT} = 0 V
los		it Current						<u> </u>					
los lccн lcc∟	Circu	r Supply			8.0 27		16 40		18 44		1.0 6.0	mA	V _{IN} = Gnd V _{IN} = Open V _{CC} = Ma

42•43•44

CONNECTION DIAGRAM PINOUT A

54/7442A • 54LS/74LS42 54/7443A • 54/7444A 1-of-10 DECODER


DESCRIPTION - The '42, '43 and '44 are multipurpose decoders. For any valid input combination, one and only one output is LOW. For all invalid input combinations all outputs are HIGH. The '42 accepts four BCD inputs and provides ten mutually exclusive outputs; the '43 accepts four lines of EXCESS-3 encoded data and provides ten mutually exclusive outputs; the '44 accepts four lines of EXCESS-3 Gray encoded data and provides ten mutually exclusive totem pole outputs.

- MULTIFUNCTION CAPABILITY
- MUTUALLY EXCLUSIVE OUTPUTS
- DEMULTIPLEXING CAPABILITY
- FULLY TTL AND CMOS COMPATIBLE


ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ} C \text{ to } +70^{\circ} C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ} C \text{ to } +125^{\circ} C$	TYPE
Plastic DIP (P)	А	7442APC, 74LS42PC 7443APC, 7444APC		9B
Ceramic DIP (D)	A	7442ADC, 74LS42DC 7443ADC, 7444ADC	5442ADM, 54LS42DM 5443ADM, 5444ADM	6B
Flatpak (F)	А	7442AFC, 74LS42FC 7443AFC, 7444AFC	5442AFM, 54LS42FM 5443AFM, 5444AFM	4L

LOGIC SYMBOL







.

42 • 43 • 44

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
No — A3	BCD Inputs ('42)	1.0/1.0	0.5/0.25
A0 — A3 A0 — A3	EXCESS-3 Inputs ('43)	1.0/1.0	
Ao — A3	EXCESS-3 GRAY Inputs ('44)	1.0/1.0	
$A_0 - A_3$ $\overline{O}_0 - \overline{O}_0$	Decimal Outputs (Active LOW)	20/10	10/5.0
			(2.5)

FUNCTIONAL DESCRIPTION — Logically, the '42, '43 and '44 differ only in their input codes. The '42 accepts the standard 8421 BCD code. The '43 accepts the EXCESS-3 decimal code while the '44 accepts the EXCESS-3 Gray code. For any input combination within the assigned ten states, only one output is LOW, as shown in the Truth Table. For all invalid input combinations, all ten outputs are HIGH.

The '42 can be used as a conventional 1-of-8 decoder by treating the most significant input A₃ as an active LOW Enable. Similarly, it can be used as an 8-output demultiplexer by using A₃ as the data input.

TRUTH TABLE


Γ	'42 <i>/</i>	A •	'LS4	2	'43A			'44A EXCESS-3														
	BC	DI	NPU	Т	EXCESS-3 INPUT			GRAY INPUT				Α	LL T	YPES	DE	СІМА		JTPL	JT			
A	3 /	A2	A1	A ₀	A3	A ₂	A 1	A ₀	A ₃	A2	A1	Ao	ō₀	ō1	Ō2	Ō₃	ō4	ō5	Ō6	Ō7	Ō8	Ō9
L		L	L	L	L	L	н	н	L	L	н	L	L	Н	н	н	н	н	н	н	н	н
L	I	L	L	н	L	н	L	L	L	н	н	L,	н	L	н	н	н	н	н	н	н	н
L	l	L	н	L	L	Н	L	н	L	H	н	н	Н	Н	L	н	Н	Н	H	Н	H	н
		L	н	н	L	н	н	L		н	L	н	н	н	н	L	н	н	н	н	н	н
L	1	н	L	L	L	н	н	н	L	н	L	L	н	н	Н	н	L	н	н	н	н	н
L	1	Н	L	н	н	L	L	L	н	н	L	L	н	н	н	н	н	L	н	н	н	н
L		Н	н	L	н	L	L	н	н	Н	L	н	H	н	н	н	н	н	L	Н	н	н
		н	н	Н	н	L	н	L	н	н	н	н	н	н	н	н	н	н	н	L	н	н
I H		L	L	L	н	L	н	н	н	н	н	L	н	н	н	н	н	н	н	н	L	н
н		L	L	н	н	н	L	L	н	L	н	L	н	н	H	Н	н	н	н	н	н	L
H		L	н	L	н	н	L	н	н	L	Н	н	н	н	н	н	н	н	н	н	н	н
H		L	н	н	н	н	н	L	н	L	L	н	н	н	н	н	н	н	н	н	н	н
H		н	L	L	н	н	н	Ĥ	н	L	L	L	н	н	н	н	н	н	н	н	н	н
H		н	L	н	L	L	L	L	L	L	L	Ļ	ĻН	н	н	н	н	н	н	н	н	н
H		н	н	L	L	L	L	н	L	L	L	н	н	н	н	н	н	н	н	н	н	н
Н		H	н	н	L	L	н	L	L_	L	н	н	н	н	н	н	н	н	н	н	н	н

H = HIGH Voltage Level


L = LOW Voltage Level

LOGIC DIAGRAMS '42A • 'LS42









42•43•44

SYMBOL	PARAMETER	54/74		54/74LS		UNITS	CONDITIONS		
		Min	Мах	Min	Мах				
los	Output Short	ХМ	-20	-55	-20	-100	mA	V _{CC} = Max	
103	Circuit Current	XC	-18	-55	-20	-100			
lcc	Power Supply Current	ХМ		41		12	mA	Vcc = Max	
	rower oupply ourrent	хс		56		12	11075	TOO Max	

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

		54/74	54/74LS			
SYMBOL	PARAMETER	C _L = 15 pF R _L = 400 Ω	C _L = 15 pF	UNITS	CONDITIONS	
		Min Max	Min Max			
tplh tphL	Propagation Delay A_n to \overline{O}_n , 2 Levels	25 25	18 25	ns	Figs. 3-1, 3-20	
tplh tphL	Propagation Delay A_n to \overline{O}_n , 3 Levels	30 30	20 27	ns	Figs. 3-1, 3-20	

CONNECTION DIAGRAM PINOUT A

45

54/7445

1-OF-10 DECODER/DRIVER

(With Open-Collector Outputs)

DESCRIPTION — The '45 decoder/drivers are designed to accept BCD inputs and provide appropriate outputs to drive 10-digit numerical displays. All outputs remain OFF for all invalid binary input conditions. These devices are designed for use as indicator/relay drivers or as open-collector logic circuit drivers. Each of the high breakdown (30 V) output transistors will sink up to 80 mA of current.

• OPEN-COLLECTOR OUTPUTS

- 80 mA CURRENT SINKING
- 30 V GUARANTEED BREAKDOWN

ORDERING CODE: See Section 9


	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	Ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ} C to + 125^{\circ} C$	TYPE
Plastic DIP (P)	A	7445PC		9B
Ceramic DIP (D)	A	7445DC	5445DM	7B
Flatpak (F)	A	7445FC	5445FM	4L


INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW
$\overline{\overline{O}_0 - A_3}$ $\overline{\overline{O}_0} - \overline{\overline{O}_9}$	BCD Inputs Outputs (Active LOW)	1.0/1.0 OC*/12.5

*OC-Open Collector








TRUTH TABLE

		UTS						011	TPU	5			
	IINF	013											
A ₀	A1	A ₂	A3	ō₀	Ō1	Ō2	Ō₃	Ō4	Ō5	Ō6	07	Ō8	- Ō9
L	L	L	L	L	н	н	H	н	H	H	н	Н	н
н	L	L	L	н	L	н	н	н	Н	н	н	н	н
L	н	L	L	н	н	L	н	н	н	н	н	н	н
н	н	L	L	н	н	н	L	н	н	н	н	н	н
L	L	н	L	н	H	н	н	L	н	H	н	н	н
н	L	н	L	н	н	н	н	н	L	Н	н	н	н
L	н	н	L	H	н	H,	н	н	н	L	, H	н	н
н	н	н	L	н	н	н	н	н	н	н	L	н	н
L	L	L	н	н	н	н	н	н	н	н	н	L	н
н	L	L	н	н	н	н	Н	н	н	н	н	н	L
L	н	L	н	н	н	н	н	н	н	н	н	н	н
H	н	L	н	н	н	н	Н	н	н	н	н	Ή	н
L	L	н	н	н	н	н	н	н	н	н	н	н	н
н	L	н	н	н	н	н	н	н	н	н	н	н	н
L	н	н	н	н	н	н	н	н	н	н	н	н	н
н	н	н	н	н	н	н	н	н	н	н	н	н	н
L H													

H = HIGH Voltage Level L = LOW Voltage Level

LOGIC DIAGRAM



SYMBOL	PARAMETER		54,	/74	UNITS	CONDITIONS	
••••••			Min	Max			
Vol	Output LOW Voltage			0.9	v	$V_{CC} = Min, I_{OL} = 80 mA$	
Іон	Output HIGH Current			250	μA	V _{CC} = Max, V _{OH} = 30 V	
	Power Supply Current	хс		70	mA	Vcc = Max	
icc		ХМ	62				

AC CHARACTERISTICS: $V_{CC} = +5.0 V$, $T_A = +25^{\circ} C$ (See Section 3 for waveforms and load configurations)

		54,	/74		CONDITIONS	
SYMBOL	PARAMETER	CL = RL =	15 pF 100 Ω	UNITS		
		Min	Max			
tplh tphL	Propagation Delay A_n to \overline{O}_n		50 50	ns	Figs. 3-2, 3-20	

Δ

46 • 47

54/7446A • 54/7447A 54LS/74LS47

BCD TO 7-SEGMENT DECODER/DRIVER

DESCRIPTION - The '46A, '47A and 'LS47 accept four lines of BCD (8421) input data, generate their complements internally and decode the data with seven AND/OR gates having open-collector outputs to drive indicator segments directly. Each segment output is guaranteed to sink 40 mA (24 mA for the 'LS47) in the ON (LOW) state and withstand 15 V (30 V for the '46A) in the OFF (HIGH) state with a maximum leakage current of 250 µA. Auxiliary inputs provide blanking, lamp test and cascadable zero-suppression fuctions. Also see the 'LS247 data sheet.


- OPEN-COLLECTOR OUTPUTS
- DRIVE INDICATOR SEGMENTS DIRECTLY
- CASCADABLE ZERO-SUPPRESSION CAPABILITY
- LAMP TEST INPUT

ORDERIN	g cod	E: See Section 9		
	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	оит	V _{CC} = +5.0 V ±5%, T _A = 0° C to +70° C	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to} +125^{\circ} \text{ C}$	TYPE
Plastic DIP (P)	A	7446APC, 7447APC 74LS47PC		9B
Ceramic DIP (D)	A	7446ADC, 7447ADC 74LS47DC	5446ADM, 5447ADM 54LS47DM	7B
Flatpak (F)	A	7446AFC, 7447AFC 74LS47FC	5446AFM, 5447AFM 54LS47FM	4L

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
$A_0 - A_3$	BCD Inputs	1.0/1.0	0.5/0.25
RBI	Ripple Blanking Input (Active LOW)	1.0/1.0	0.5/0.25
A0 — A3 RBI LT	Lamp Test Input (Active LOW)	1.0/1.0	0.5/0.25
BI/RBO	Blanking Input (Active LOW) or	-/2.5	-/0.75
	Ripple Blanking Output (Active LOW)	5.0/5.0	1.25/2.0
			(1.0)
ā—ģ	Segment Outputs (Active LOW)	OC*/25	OC*/15
-			(7.5)


Open Collector



CONNECTION DIAGRAM PINOUT A


46 • 47

FUNCTIONAL DESCRIPTION — The '46A, '47A and 'LS47 decode the input data in the pattern indicated in the Truth Table and the segment identification illustration. If the input data is decimal zero, a LOW signal applied to the RBI blanks the display and causes a multidigit display. For example, by grounding the RBI of the highest order decoder and connecting its BI/RBO to RBI of the next lowest order decoder, etc., leading zeros will be suppressed. Similarly, by grounding RBI of the lowest order decoder and connecting its BI/RBO to RBI of the lowest order decoder and connecting its BI/RBO to RBI of the next highest order decoder, etc., trailing zeros will be suppressed. Leading and trailing zeros can be suppressed simultaneously by using external gates, ie: by driving RBI of an intermediate decoder from an OR gate whose inputs are BI/RBO of the next highest and lowest order decoders. BI/RBO also serves as an unconditional blanking input. The internal NAND gate that generates the RBO signal has a resistive pull-up, as opposed to a totem pole, and thus BI/RBO can be forced LOW by enternal means, using wired-collector logic. A LOW signal thus applied to BI/RBO turns off all segment outputs. This blanking feature can be used to control display intensity by varying the duty cycle of the blanking signal. A LOW signal applied to LT turns on all segment outputs, provided that BI/RBO is not forced LOW.



LOGIC DIAGRAM





46 • 47

·			11	NPUT	rs				(OUT	PUTS	3			
DECIMAL OR FUNCTION	LT	RBI	A3	A2	A 1	Ao	BI/RBO	ā	Б	c	đ	ē	f	ģ	NOTE
0 1 2 3	тттт	нххх	L L L	L L L	L L H H	ттт	ттт	L H L L	L L L	L L H L	L H L L	L H L H	L H H H	H H L L	1
4 5 6 7 8	ттттт	x x x x x x	L L L H	H H H H L	L L H H L	LHLHL	ттттт				H L H L			L L H L	
9 10 11 12 13	ттттт	x x x x x x	ннн	L L H H	L H H L L	HLTL	нннг			L H L H H	H L H L	H L H H H	L H H L L		
14 15 <u>BI</u> RBI LT	HHXHL	X X X L X	HHXLX	H H X L X	HHXLX	LHXLX	T T T		HHHHL	HHHHL		L H H L		L H H L	2 3 4

TRUTH TABLE

NOTES:

(1) BI/RBO is wire-AND logic serving as blanking input (BI) and/or ripple-blanking output (RBO). The blanking out (BI) must be open or held at a HIGH level when output functions 0 through 15 are desired, and ripple-blanking input (RBI) must be open or at a HIGH level if blanking or a decimal 0 is not desired. X = input may be HIGH or LOW.

(2) When a LOW level is applied to the blanking input (forced condition) all segment outputs go to a HIGH level regardless of the state of any other input condition.

(3) When ripple-blanking input (RBI) and inputs A₀, A₁, A₂ and A₃ are LOW level, with the lamp test input at HIGH level, all segment outputs go to a HIGH level and the ripple-blanking output (RBO) goes to a LOW level (response condition).

(4) When the blanking input/ripple-blanking output (BI/RBO) is open or held at a HIGH level, and a LOW level is applied to lamp test input, all segment outputs go to a LOW level.

4-46

SYMBOL	PARAMETER	54/74		54/74LS		UNITS	CONDITIONS		
							00	••••••	
юн	Output HIGH Current	'46		250			μA	V _{OH} = 30 V	Vcc = Max
-On	OFF State at a – g	'47		250		250	μπ	V _{OH} = 15 V	
los	Output Short Circuit Current at BI/RBO			-4.0	-0.3	-2.0	mA	V _{CC} = Max	
lcc	Power Supply Current	XM XC		85 103		13 13	mA	V _{CC} = Max	

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

		54/	74	54/7	74LS		
SYMBOL	PARAMETER	-	CL = 15 pF RL = 120 Ω			UNITS	CONDITIONS
		Min	Max	Min	Мах		
tPLH tPHL	Propagation Delay A _n to a — g		100 100		100 100	ns	Figs. 3-2, 3-20
tPLH tPHL	Propagation Delay RBI to a — f		100 100		100 100	ns	<u>Fig</u> s. 3-2, 3-4 LT = HIGH, A ₀ - A ₃ = LOW

54/7448 54LS/74LS48 **BCD TO 7-SEGMENT DECODER**

DESCRIPTION — The '48 translates four lines of BCD (8421) input data into the 7-segment numeral code and provides seven corresponding outputs having pull-up resistors, as opposed to totem pole pull-ups. These outputs can serve as logic signals, with a HIGH output corresponding to a lighted lamp segment, or can provide a 1.3 mA base current to npn lamp driver transistors. Auxiliary inputs provide lamp test, blanking and cascadable zerosuppression functions.

The '48 decodes the input data in the pattern indicated in the Truth Table and the segment identification illustration. For a detailed description of the blanking, lamp test and zero-suppression functions refer to the '46A data sheet, but note that the segment output states of the '48 are the logical inverse of those of the '46A. Also see the 'LS248 data sheet.

11 c 10 d A₃ GND 8 LOGIC SYMBOL A0 A1 A2 A3 LT RB BI/ d f g RBO 13 12 11 10 ٩ 15 14 Vcc = Pin 16 GND = Pin 8

An 1

A1 2

LT 3 BI/RBO

RBI 5

CONNECTION DIAGRAM **PINOUT A**

16 Vcc

15 f

14 g

13 a

12 b


9 e

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	OUT	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	V _{CC} = +5.0 V ±10%, T _A = -55°C to +125°C	ТҮРЕ
Plastic DIP (P)	A	7448PC, 74LS48PC		9B
Ceramic DIP (D)	А	7448DC, 74LS48DC	5448DM, 54LS48DM	7B
Flatpak (F)	A	7448FC, 74LS48FC	5448FM, 54LS48FM	4L

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
A0 - A3	BCD Inputs	1.0/1.0	0.5/0.25
RBI	Ripple Blanking Input (Active LOW)	1.0/1.0	0.5/0.25
A0 — A3 RBI LT	Lamp Test Input (Active LOW)	1.0/1.0	0.5/0.25
BI/RBO	Blanking Input (Active LOW) or	-/2.5	-/0.75
	Ripple Blanking Output (Active LOW)	5.0/5.0	1.25/2.0
			(1.0)
a — g	Segment Outputs (Active HIGH)	10/4.0	2.5/3.75
			(1.25)



TRUTH TABLE

				NPU	тѕ	1.5%				ουτ	PUT	5 S			
DECIMAL OR FUNCTION	LT	RBI	A3	A2	A1	Ao	BI/RBO	a	b	с	d	е	f	g	NOTE
0 1 2 3	тттт	т×××			L L H H	LHLH	ннн	HLHH	ннн	HHLH	H L H H	HLHL	H L L	L L H H	1 1
4 5 6 7 8	ттттт	x x x x x		H H H H L	L L H H L	L H L H L	ннн		H L L H H	нннн	L H H L H	L L H L H	HHHLH	H H H L H	
9 10 11 12 13		X X X X X X	: н н н н н н	- L L H H			: н н н		H L L H L		L H H L H		: H L H H H		
14 15 <u>BI</u> RBI LT	: HH×HL	X X X L X	HHXLX	H H X L X	L H H X L X	L H X L X	: H H L L H		L L L L H	L L L H	HLLH	L L L H	H L L H	H L L H	2 3 4

NOTES:


(1) BI/RBO is wired-AND logic serving as blanking input (B) and/or ripple-blanking output (RBO). The blanking out (B) must be open or held at a HIGH level when output functions 0 through 15 are desired, and ripple-blanking input (RBI) must be open or at a HIGH level if blanking of a decimal 0 is not desired. X = input may be HIGH or LOW.


(2) When a LOW level is applied to the blanking input (forced condition) all segment outputs go to a LOW level, regardless of the state of any other input condition.

(3) When ripple-blanking input (RBI) and inputs A₀, A₁, A₂, and A₃ are at LOW level, with the lamp test input at HIGH level, all segment outputs go to a LOW level and the ripple-blanking output (RBO) goes to a LOW level (response condition).

(4) When the blanking input/ripple-blanking output (BI/RBO) is open or held at a HIGH level, and a LOW level is applied to lamp test input, all segment outputs go to a HIGH level.

4





4-51

TRUTH TABLE


		IN	IPUT	S				οι	JTPL	ITS			
DECIMAL OR FUNCTION	A3	A2	A 1	Ao	BI	a	b	с	d	e	f	g	NOTE
0 1 2 3 4 5 6 7 8 9					TITI TITI TI								1
10 11	н Н	L L	н Н	L H	H H	L	L	L H	н Н	H L	L	H H	
12 13 14 15 BI	нннх	нннх	L L H H X	L H L H X	H H H L		H L L	L L L L	L H H L L	L H L	H H H L L	H H L L	2

NOTES:

The blanking input must be open or held at a HIGH level when output functions 0 through 15 are desired.
 When a LOW level is applied to the blanking input all segment outputs go to a LOW level regardless of the state of any other input condition. X = input may be HIGH or LOW.

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial






SYMBOL	PARAMETER	54/74		54/74LS		UNITS	CONDITIONS	
		Min	Мах	Min	Мах	UNITO		
Vil	Input LOW Voltage	XM XC		0.6 0.8		0.7 0.8	v	
Іон	Output HIGH Current			250		250	μA	Vcc = Min, Voн = 5.5 V
lcc	Power Supply Current	XM XC		47 56		15 15	mA	V _{CC} = Max, Inputs = 4.5 V

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

		54	/74	54/1	74LS		
SYMBOL	PARAMETER	_	C _L = 15 pF R _L = 665 Ω			UNITS	CONDITIONS
		Min	Мах	Min	Max		
tPLH tPHL	Propagation Delay A_n to a – g		100 100		100 100	ns	Figs. 3-2, 3-20
tPLH tPHL	Propagation Delay Bi to a — g		100 100		100 100	ns	Figs. 3-2, 3-5 RL = 6 k Ω for 'LS49




SYMBOL	PARAMETER		54	/74	54/	74H	UNITS	COND	ITIONS
01111001			Min	Мах	Min	Max	Child		
		ХМ			2.4		v	$I_1 = 320 \ \mu A$ $I_2 = -320 \ \mu A$	L
Vон	Output HIGH Voltage	хс			2.4		v	l ₁ = 570 μA l ₂ = -570 μA	lон = -500 μA
Vон	Output HIGH Voltage	ХМ	2.4				v	I ₁ = 0.15 mA I ₂ = -0.15 mA	loн = -400 mA
VOH	Output man voltage	хс	2.4				v	l ₁ = 270 mA l ₂ = -270 mA	10H400 IIIA
Vol	Output LOW Voltage	хм				0.4	v	$I_1 = 470 \ \mu A$ $R_1 = 68 \ \Omega$	l _{OL} = 20 mA
VOL	Output EOW Voltage	хс				0.4	v	$I_1 = 600 \ \mu A$ $R_1 = 63 \ \Omega$	IOL - 20 IIIA
Vol	Output LOW Voltage	ХМ		0.4			v	I ₁ = 0.3 mA R ₁ = 138 Ω	lo∟ = 16 mA
VOL	Output LOW Voltage	хс		0.4			v	I ₁ = 0.43 mA R ₁ = 130 Ω	IOL - 16 IIIA
	Base-Emitter Voltage of	XM XC				1.0 1.0	v	$I_1 = 700 \ \mu A$ $I_1 = 1.1 \ m A$	I _{OL} = 20 mA R ₁ = 0 Ω
VBE(Q)	Output Transistor Q	XM XC		1.1 1.0			v	$I_1 = 0.41 \text{ mA}$ $I_1 = 0.62 \text{ mA}$	I _{OL} = 16 mA R ₁ = 0 Ω
linx	Expander-Node Input Current	XM XC				-5.85 -6.3	mA	V _X = 1.4 V, V _C T _A = Min	c = Min
Ix	Expander Current	XM XC		2.9 3.1			mA	V1 = 0.4 V, IOL VCC = Min, TA	


AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

SYMBOL	PARAMETER	54/74	54/7	74H	UNITS	CONDITIONS
		Min Max	Min I	Мах	0	
tPLH tPHL	Propagation Delay	22 15		11 11	ns	Expander Pins Open Figs. 3-1, 3-4
tPLH tPHL	Propagation Delay			11* 7.4*	ns	CL = 25 pF RL = 280 Ω, Cx = 15 pF


*Typical Value

ADDED PROPAGATION DELAY TIME vs EXPANDER-NODE CAPACITANCE





									CON	NECTION DIAGRAMS PINOUT A	
DUAL 2		AL 2-W	54H 54S 4LS		51 51			('LS51)	1 2 3 4 5 6 GND 7		
ORDERING CODE: See Section 9											
PKGS	PIN OUT		PKG	3							
Plastic DIP (P)	A	7451PC, 74S51PC						5			
	В	74LS51P	С					GND 7			
Ceramic DIP (D)	A	7451DC, 74S51DC			5451DM, 54 54S51DM	H51C	ОМ	6A		· · · · · · · · · · · · · · · · · · ·	
	В	74LS51D	C		54LS51DM					PINOUT C	
Flatpak	A	74S51FC	;		54S51FM						
(F)	В	74LS51F	С		54LS51FM			31	NC 1		
•	С	7451FC,	74H51F	C	5451FM, 54	H51F	м		NC 2		
INPUT LO	uts 20/10 12.5/12.5 25/12.5 10/5.0							H/LOW	3 V _{CC} 4 5 6 7		
Inputs Outputs	+					-					
Inputs Outputs DC AND A	1. .C CHA	20/10	12.	5/12.5 See Sect	25/12.5	5		10/5.0 (2.5)			
Inputs Outputs DC AND A	1. .C CHA	20/10	12.	5/12.5	25/12.5 ion 3* 54/74H	54	/74S	10/5.0	UNITS	CONDITIONS	
Inputs Outputs	1. C CHA	20/10 RACTER ARAMETI r Supply	12.	5/12.5 See Sect 54/74	25/12.5 ion 3* 54/74H Min Max 12.8	54	/74S	10/5.0 (2.5) 54/74LS	UNITS mA	CONDITIONS V _{IN} = Gnd V _{IN} = Open V _{CC} = Max	



SYMBOL	PARAMETER	PARAMETER			UNITS	CONDITIONS		
UTIME OF			Min	Max				
Vон	Output HIGH Voltage	XM XC	2.4 2.4		v	$V \qquad \frac{T_A = -55^{\circ}C}{T_A = 0 \ ^{\circ}C} \qquad Ion$		
Vol	Output LOW Voltage	XM XC		0.4 0.4	v	T _A = +125°C T _A = +70°C	V _{CC} = Min I _{INX} = -300 μA I _{OL} = 20 mA	
lınx	Expander-Node Input Current	XM XC	-2.7 -2.9	-4.5 -5.35	mA	$T_{A} = -55^{\circ}C$ $T_{A} = 0^{\circ}C$	V _{CC} = Min V _X = 1.0 V I _{OH} = -500 μA	


AC CHARACTERISITCS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)


SYMBOL	PARAMETER	54/	/74H	UNITS	CONDITIONS
01		Min	Max	00	
tPLH tPHL	Propagation Delay		15 15	ns	Expander Pins Open Figs. 3-1, 3-5
tPLH tPHL	Propagation Delay		14.8* 9.8*	ns	C _X = 15 pF


*Typical Value

52

ADDED PROPAGATION DELAY TIME vs EXPANDER-NODE CAPACITANCE








4-59

SYMBOL	PARAMETER		54	/74	54/	74H	UNITS	COND	TIONS
01111002			Min	Мах	Min	Max	00		
Voн	Output HIGH Voltage	ХМ			2.4		v	$I_1 = 320 \ \mu A$ $I_2 = -320 \ \mu A$ $I_1 = 570 \ \mu A$	I _{OH} = -500 µА
		xc			2.4			$I_1 = 570 \mu A$ $I_2 = -570 \mu A$	
		ХМ	2.4				v	I ₁ = 0.15 mA I ₂ = -0.15 mA	100
Vон	Output HIGH Voltage	хс	2.4				v	I ₁ = 270 μA I ₂ = -270 μA	I _{OH} = -400 µА
		ХМ				0.4	v	I ₁ = 470 μA R ₁ = 68 Ω	l _{OL} = 20 mA
Vol	Output LOW Voltage	хс				0.4	v	$I_1 = 600 \ \mu A$ $R_1 = 63 \ \Omega$	IOL - 20 IIIA
		хм		0.4			v	I ₁ = 0.3 mA R ₁ = 138 Ω	la. – 10 mA
Vol	Output LOW Voltage	хс		0.4			v	$I_1 = 0.43 \text{ mA}$ $R_1 = 130 \Omega$	l _{OL} = 16 mA
	Base-Emitter Voltage of	XM XC				1.0 1.0		$I_1 = 700 \ \mu A$ $I_1 = 1.1 \ mA$	I _{OL} = 20 mA R1 = 0 Ω
VBE(Q)	Output Transistor Q	XM XC		1.1 1.0			V	$I_1 = 0.41 \text{ mA}$ $I_1 = 0.62 \text{ mA}$	$I_{OL} = 16 \text{ mA}$ $R_1 = 0 \Omega$
linx	Expander-Node Input Current	XM XC				-5.85 -6.3	mA	V _X = 1.4 V	
Ix	Expander Current	XM XC		2.9 3.1			mA	$V_1 = 0.4 V, I_{OL}$	= 16 mA
Iссн IссL	Power Supply Current	L		8.0 9.5		11 14	mA	V _{IN} = Gnd V _{IN} = Open	V _{CC} = Max

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)


SYMBOL	PARAMETER	54/74	54/74H		UNITS	CONDITIONS
		Min Max	Min Ma	ıx	••••••	
tPLH tPHL	Propagation Delay	22 15		1	ns	Expander Pins Open Figs. 3-1, 3-4
tPLH tPHL	Propagation Delay		11. 7.	4* 4*	ns	C _X = 15 pF

*Typical Value



4-61

SYMBOL	PARAMETER	54/74		54/74H		54/74LS			CONDITIONS	
01111201		Min	Мах	Min	max	Min	Мах	00		
Іссн Іссь	Power Supply Current		8.0 9.5		11 14		1.6 2.0	mA	V _{IN} = Gnd V _{IN} = Open V _{CC} = M	
tPLH tPHL	Propagation Delay		22 15		11 11		15 15	ns	Figs. 3-1, 3-4	



55 DC CHARACTERISTICS OVER OPERATI

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE: Using Expander Pins

SYMBOL	PARAMETER	PARAMETER		74H	54/	74LS	UNITS	COND	TIONS
STMDOL			Min	Мах	Min	Мах	UNITS		
		хм	2.4				v	I ₁ = 320 μA I ₂ = -320 μA	10 500 · A
Vон	Output HIGH Voltage	хс	2.4				v	I ₁ = 570 μA I ₂ = -570 μA	IOH = -500 µA
	Output LOW Voltage		0.4			v	l ₁ = 470 μA R ₁ = 68 Ω	la 00 0	
Vol	Output LOW Voltage	XC ·		0.4			v	I ₁ = 600 μA R ₁ = 63 Ω	I _{OL} = 20 mA
VBE(Q)	Base-Emitter Voltage of Input Transistor Q	XM XC	-	1.0 1.0			v	$I_1 = 700 \ \mu A$ $I_1 = 1.1 \ mA$	$I_{OL} = 20 \text{ mA}$ $R_1 = 0 \Omega$
linx	Expander-Node Input Current	XM XC		-5.85 -6.3			mA	Vx̄ = 1.4 V	
ІССН ІССL	Power Supply Current			6.4 12		0.8 1.3	mA	V _{IN} = Gnd V _{IN} = Open	V _{CC} = Max

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

SYMBOL	PARAMETER	54/74H	54/74H 54/74LS		UNITS	CONDITIONS
		Min Max	Min	Мах		
tPLH tPHL	Propagation Delay	11 11		15 15	ns	Expander Pins Open Figs. 3-1, 3-4
tPLH tPHL	Propagation Delay	11.4* 7.7*			ns	$C_L = 25 \text{ pF} (Gnd \text{ to } \overline{X})$ $C_X = 15 \text{ pF}$

*Typical Value

ORDERIN		54/746 54H/74H DUAL 4-INPUT E	160	ĒR		CONNECTION DIAGRAMS PINOUT A		
ORDERING CODE: See Section 9 COMMERCIAL GRADE MILITARY GRADE								
PKGS	PIN OUT	$V_{CC} = +5.0 \text{ V} \pm 5\%,$ $T_A = 0^{\circ}\text{C to} +70^{\circ}\text{C}$	V _{CC} = +5	5.0 V ±10%, C to +125°(PKG			
Plastic DIP (P)	A	7460PC, 74H60PC			9A	PINOUT B		
Ceramic DIP (D)	A	7460DC, 74H60DC	5460DM, 54	H60DM	6A			
			5460FM, 54H60FM 3I					
Flatpak (F)	В	7460FC, 74H60FC	5460FM, 541	H60FM	31			
(F) INPUT LO PINS Inputs		7460FC, 74H60FC / FAN-OUT: See Section 3 54/74 (U.L.) HIGH/LOW 1.0/1.0 Note 2	for U.L. defi					
INPUT LO PINS Inputs Outputs1	ADING	/FAN-OUT: See Section 3 54/74 (U.L.) HIGH/LOW 1.0/1.0	for U.L. defi 54	nitions 1/74H (U.L.) HIGH/LOW 1.25/1.25				
(F) INPUT LO PINS Inputs Outputs1 DC AND /	ADING	/FAN-OUT: See Section 3 54/74 (U.L.) HIGH/LOW 1.0/1.0 Note 2	for U.L. defi 54	nitions 4/ 74H (U.L.) HGH/LOW 1.25/1.25 Note 2 54/74H				
(F) INPUT LO PINS Inputs Outputs1 DC AND /	ADING/	/FAN-OUT: See Section 3 54/74 (U.L.) HIGH/LOW 1.0/1.0 Note 2 RACTERISTICS: See Sect	for U.L. defi 54 tion 33 54/74	nitions 4/74H (U.L.) HIGH/LOW 1.25/1.25 Note 2 54/74H				
(F) INPUT LO PINS Inputs Outputs1 DC AND / SYMBOL	AC CHA	/FAN-OUT: See Section 3 54/74 (U.L.) HIGH/LOW 1.0/1.0 Note 2 RACTERISTICS: See Sect PARAMETER	for U.L. defi 54 tion 33 54/74 Min Max	nitions 4/74H (U.L.) HIGH/LOW 1.25/1.25 Note 2 54/74H	UNITS	$CONDITIONS^{4}$		

1. A maximum of four expanders may be connected to one expandable AND-OR-Invert gate 2. Expander Outputs 3. DC limits apply over operating temperature range; AC limits apply at $T_A = +25^{\circ}$ C and $V_{CC} = +5.0$ V. 4. V₁ is applied to x output terminal during test.


SYMBOL	PARAMETER	54/74	54/74H	UNITS	CONDITIONS ²	
0111202		Min Max	Min Max	CIAITO		
IOFF		150		μA	T _A = -55° C	Vcc = Mir V _{IN} = 0.8 V
	Output OFF Current	270		μΑ	$T_A = 0^\circ C$	$V_1 = 4.5 V,$ R = 1.2 k Ω
	Output OFF Current	320 570			V _{CC} = Mir V _{IN} = 0.8 V	
IOFF			570	μΑ	$T_A = 0^\circ C$	V1 = 4.5 V R = 575 (
ION	Output ON Current	-0.3 -0.43	-0.47 -0.6	mA	$T_{A} = -55^{\circ}C$ $T_{A} = 0^{\circ}C$	$V_{CC} = Min$ $V_{IN} = 2.0$ $V_1 = 1.0$
ICC(OFF) ICC(ON)	Power Supply Current	4.0 2.5	4.5 3.5	mA	V _{IN} = Open V _{IN} = Gnd	V _{CC} = Ma V ₁ = 0.85
tPLH tPHL	Propagation Delay	30 20		ns	Figs. 3-1, 3-4	

OUTPUT CAPACITANCE: V_{CC} and Ground Terminals Open

SYMBOL	PARAMETER	54/74	54/74H	UNITS	CONDITIONS	
		Min Max	Min Max			
Сѫ	Effective Capacitance of Output Transistor Q ₁		1.33	pF	f = 1.0 MHz, T _A = +25° C	

1. DC limits apply over operating temperature range; AC limits apply at $T_A = +25^{\circ}$ C and $V_{CC} = +5.0$ V. 2. V₁ is applied to x output terminal during test. 3. Typical Value

						6 CONNECTION DIAGRAMS	
						PINOUT A	
		54H/74H	61				
	-	RIPLE 3-INPUT E	XPAND	ER			
ORDERIN		E: See Section 9 COMMERCIAL GRADE		RY GRADE			
PKGS	PIN OUT	$V_{CC} = +5.0 \text{ V} \pm 5\%,$ $T_A = 0^{\circ} \text{C to} +70^{\circ} \text{C}$	$V_{CC} = +5.0 \text{ V} \pm 5\%, \qquad V_{CC} = +5.0 \text{ V} \pm 10\%,$				
Plastic DIP (P)	A	74H61PC			9A	PINOUT B	
Ceramic DIP (D)	A	74H61DC	54H61DM		6A		
Flatpak (F)	в	74H61FC	54H61FM		31		
PINS Inputs Outputs		HIGH/LOW 1.25/1.25 */*					
	ACTER		G TEMPERATURE RANGE (1	
SYMBOL		PARAMETER	Min	Max	UNITS	CONDITIONS	
Von	Outpu	ut ON Voltage		1.0 1.0	V	$ \begin{array}{c} T_{A} = -55^{\circ} C \\ \hline I_{ON} = 4.5 \text{ mA} \\ \hline T_{A} = 0^{\circ} C \\ \hline I_{ON} = 5.35 \text{ mA} \end{array} \hspace{0.5cm} V_{CC} = \text{Min}, \\ V_{IH} = 2.0 \text{ V} \\ \hline V_{IH} = 2.0$	
loff	Outpu	ut OFF Current		50	μA	$V_{CC} = Min, V_{IL} = 0.8 V$ T _A = Max, V _{OFF} = 2.2 V	
ICC(ON) ICC(OFF)	Powe	r Supply Current		16 7.0	mA	$\begin{tabular}{ c c c c c } \hline V_{IN} &= Open \\ \hline V_{IN} &= Gnd \\ \hline \end{array} \qquad V_{CC} &= Max \\ \hline \end{tabular}$	
	CAPAC	TANCE: V _{CC} and Ground					
		PARAMETER	54/ Min	74H Max	UNITS	CONDITIONS	
SYMBOL				IVIAA			
SYMBOL Cx		ive Capacitance of It Transistor Q1		1.3**	pF	f = 1.0 MHz, T _A = +25° C	



1. A maximum of one expander may be connected to one expandable AND-OR-Invert gate

2. Expander Outputs

3. V1 is applied to x output terminal during test

OUTPUT CAPACITANCE: V _{CC} and Ground Terminals Open								
SYMBOL	PARAMETER	54/	/74H	UNITS	CONDITIONS			
01111202	FARAMETER	Min	Max		CONDITIONS			
C⊼	Effective Capacitance of Output Transistor Q ₁		1.3*	pF	f = 1.0 MHz, T _A = +25° C			

*Typical Value

					CONNECTIO	
		54S/74S	64			
4	-2-3-	2-INPUT AND-OF	R-INVERT GATE			
ORDERIN	G COD	E: See Section 9				
	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG		13
PKGS	Ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ} C \text{ to } +70^{\circ} C$	V _{CC} = +5.0 V ±10%, T _A = -55° C to +125° (TYPE	3	
Plastic DIP (P)	A	74S64PC		9A		
Ceramic DIP (D)	A	74S64DC	54S64DM	6A)8
Flatpak (F)	A	74S64FC	54S64FM	31		
INPUT LO	ADING	i/FAN-OUT: See Section 3 54/74S (U.L.) HIGH/LOW	for U.L definitions			
Inputs Outputs		1.25/1.25 25/12.5				
DC AND A		ARACTERISTICS: See Sec			· · · · · · · · · · · · · · · · · · ·	
SYMBOL		PARAMETER	54/74S Min Max	UNITS	CONDI	TIONS
Іссн	<u> </u>		Min Max 12.5		V _{IN} = Gnd	
ICCL	Powe	r Supply Current	16	mA	**	Vcc = Max
designed and the second s						

*DC limits apply over operating temperature range; AC limits apply at T_A = +25°C and V_{CC} = +5.0 V. **I_{CCL} is measured with all inputs of one gate open and remaining inputs grounded.

Propagation Delay

2.0

2.0

5.5

5.5

ns

Figs. 3-1, 3-4

tPLH

tPHL


CONNECTION DIAGRAM PINOUT A

54S/74S65

4-2-3-2-INPUT AND-OR-INVERT GATE (With Open-Collector Output)

ORDERING CODE: See Section 9

********	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	OUT	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ} C \text{ to } +70^{\circ} C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ} C \text{ to } +125^{\circ} C$	TYPE
Plastic DIP (P)	A	74S65PC		9A
Ceramic DIP (D)	A	74S65DC	54S65DM	6A
Flatpak (F)	A	74S65FC	54S65FM	31




INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PINS	54/74S (U.L.) HIGH/LOW	
Inputs	1.25/1.25	
Inputs Outputs	OC1/12.5	


DC AND AC CHARACTERISTICS: See Section 32

SYMBOL	PARAMETER	54	/745	UNITS	CONDITIONS	
		Min	Max	00		
Іссн	Power Supply Current		11	mA	$V_{IN} = 0 V$	Vcc = Max
ICCL			16		Note 3	
tPLH tPHL	Propagation Delay	2.0 2.0	7.5 8.5	ns	Figs. 3-2, 3-4	

 $^1OC-Open$ Collector 2DC limits apply at $T_A=+25^\circ C$ and $V_{CC}=+5.0$ V. ³ICCL is measured with all inputs of one gate open and remaining inputs grounded.



4-72




SYMBOL	PARAMETER	54/74		UNITS	CONDITIONS
STMBOL		Min	Мах		
lcc	Power Supply Current		26	mA	V _{CC} = Max, V _{CP} = 0 V

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)


		54	1/74		CONDITIONS	
SYMBOL	DESCRIPTION	-	15 pF 400 Ω	UNITS		
		Min	Max	-		
f _{max}	Maximum Clock Frequency	20		MHz	Fig. 3-1, 3-8	
tPLH tPHL	Propagation Delay CP to Q or Q		50 50	ns	Figs. 3-1, 3-8	
tpLH tpHL	Propagation Delay \overline{S}_D or \overline{C}_D to Q or \overline{Q}		50 50	ns	Figs. 3-1, 3-10	

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ } T_A = +25^{\circ}\text{ C}$


SYMBOL	PARAMETER	5	4/74	UNITS	CONDITIONS
OTMECE		Min	Мах		
ts (H)	Setup Time HIGH, J_n or K_n to CP	20		ns	Fig. 3-6
t _h (H)	Hold Time HIGH, J_n or K_n to CP	5.0		ns	Fig. 3-6
ts (L)	Setup Time LOW, J_n or K_n to CP	20		ns	Fig. 3-6
t _h (L)	Hold Time LOW, Jn or Kn to CP	5.0		ns	Fig. 3-6
t _w (H) t _w (L)	CP Pulse Width	20 30		ns	Fig. 3-8
t _w (L)	\overline{S}_{D} or \overline{C}_{D} Pulse Width LOW	25		ns	Fig. 3-10




PIN NAMES	DESCRIPTION	HIGH/LOW
J1A, J1B, J2A, J2B K1A, K1B, K2A, K2B	Data Inputs	1.25/1.25
ĈP	Clock Pulse Input (Active Falling Edge)	2.5/2.5
- S _D	Direct Set Input (Active LOW)	3.75/3.75
Q, <u>Q</u>	Outputs	12.5/12.5



4-75





DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	54	/74	54/	74H	UNITS	CONDITIONS	
		Min	Мах	Min	Мах			
lcc	Power Supply Current		20		25	mA	V _{CC} = Max, V _{CP} = 0 V	


AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

		54/74	54/74H			
SYMBOL	PARAMETER		$ \begin{array}{c} C_{L} = 15 \ pF \\ R_{L} = 400 \ \Omega \\ R_{L} = 280 \ \Omega \\ \end{array} $		CONDITIONS	
		Min Max	Min Max			
f _{max}	Maximum Clock Frequency	15	25	MHz	Figs. 3-1, 3-9	
tPLH tPHL	Propagation Delay CP to Q or Q	25 40	21 27	ns	Figs. 3-1, 3-9	
tPLH tPHL	Propagation Delay Sp or Cp to Q or Q	25 40	13 24	ns	Figs. 3-1, 3-10	

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ } T_A = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER	54	54/74		74H	UNITS	CONDITIONS	
		Min	Мах	Min	Max	UNITO	CONDITIONO	
t _s (H) t _s (L)	Setup Time Jn or Kn to CP	0		0		ns	Fig. 3-18	
t _h (H) t _h (L)	Hold Time J _n or K _n to CP	0		0		ns	Fig. 3-18	
t _w (H) t _w (L)	CP Pulse Width	20 47		12 28		ns	Fig. 3-9	
t _w (L)	SD or CD Pulse Width LOW	25		16		ns	Fig. 3-10	





4-79

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified) SYMBOL PARAMETER 54/74 54/74LS UNITS COI

SYMBOL	PARAMETER	54/74		54/74H		54/74LS		UNITS	CONDITIONS
01111202		Min	Мах	Min	Мах	Min	Мах		
lcc	Power Supply Current		40		50		8.0	mA	V _{CC} = Max, V _{CP} = 0 V

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

			54/74		54/74H		'4LS			
SYMBOL	PARAMETER	-	$\begin{array}{l} C_L = 15 \text{ pF} \\ R_L = 400 \ \Omega \end{array}$		CL = 25 pF RL = 280 Ω		15 pF	UNITS	CONDITIONS	
		Min	Мах	Min	Мах	Min	Мах			
f _{max}	Maximum Clock Frequency	15		25		30		MHz	Fig. 3-1, 3-9	
tPLH tPHL	Propagation Delay CPn to Q or Q		25 40		21 27		20 30	ns	Figs. 3-1, 3-9	
tplh tphl	Propagation Delay C _{Dn} to Q or Q		25 40		13 24		20 30	ns	Figs. 3-1, 3-10	


AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V} \text{ T}_{A} = +25^{\circ}\text{C}$

SYMBOL	PARAMETER	54/	54/74		54/74H		4LS	UNITS	CONDITIONS
01111002		Min	Мах	Min	Мах	Min	Мах	00	
ts (H)	Setup Time <u>HI</u> GH Jn or Kn to CPn	0		0		20		ns	
t _h (H)	Hold Time HIGH Jn or Kn to CPn	0		0		0		ns	Fig. 3-18 ('73, 'H73)
ts (L)	Setup Time LOW Jn or Kn to CPn	0		0		20		ns	Fig. 3-7 ('ĿS73)
t _h (L)	Hold Time LOW Jn or Kn to CPn	0		0		0		ns	
t _w (H) t _w (L)	CPn Pulse Width	20 47		12 16		13.5 20		ns	Fig. 3-9
t _w (L)	CDn Pulse Width LOW	25		16		25		ns	Figs. 3-1, 3-10

CONNECTION DIAGRAMS PINOUT A

54/7474 54H/74H74 54S/74S74 54LS/74LS74 DUAL D-TYPE POSITIVE EDGE-

TRIGGERED FLIP-FLOP



4

DESCRIPTION — The '74 devices are dual D-type flip-flops with Direct Clear and Set inputs and complementary (Q, \overline{Q}) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive going pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input.

TRUTH TABLE (Each Half)

INPUT	OUTPUTS				
@ t _n	@ t	n + 1			
D	Q	ā			
L	L	н			
н	н	L			

Asynchronous Inputs:


LOW input to SD sets Q to HIGH level LOW input to CD sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on Cn and Sn makes both Q and Q HIGH

H = HIGH Voltage Level


- L = LOW Voltage Level
- tn = Bit time before clock pulse. tn + 1 = Bit time after clock pulse.

ORDERING CODE: See Section 9


	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	ОUT	V _{CC} = +5.0 V ±5%, T _A = 0°C to +70°C	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{ C} \text{ to} +125^{\circ}\text{ C}$	ТҮРЕ
Plastic DIP (P)	A	7474PC, 74H74PC 74S74PC, 74LS74PC		9A
Ceramic DIP (D)	A	7474DC, 74H74DC 74S74DC, 74LS74DC	5474DM, 54H74DM 54S74DM, 54LS74DM	6A
Flatpak	A	74S74FC, 74LS74FC	54S74FM, 54LS74FM	31
(F)	В	7474FC, 74H74FC	5474FM, 54H74FM	



PINOUT B








 $V_{CC} = Pin \ 14 \ (4)$ GND = Pin 7 (11)

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74H (U.L.) HIGH/LOW	54/74S (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
D ₁ , D ₂	Data Inputs	1.0/1.0	1.25/1.25	1.25/1.25	0.5/0.25
CP ₁ , CP ₂	Clock Pulse Inputs (Active Rising Edge)	2.0/2.0	2.5/2.5	2.5/2.5	1.0/0.5
$\overline{C}_{D1}, \overline{C}_{D2}$	Direct Clear Inputs (Active LOW)	3.0/2.0	3.75/2.5	3.75/3.75	1.5/0.75
$\overline{S}_{D1}, \overline{S}_{D2}$	Direct Set Inputs (Active LOW)	2.0/1.0	2.5/1.25	2.5/2.5	1.0/0.5
Q1, Q1, Q2, Q2	Outputs	20/10	12.5/12.5	25/12.5	10/5.0 (2.5)

LOGIC DIAGRAM (one half shown)



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		54/74		54/	54/74H		54/74S		74LS	UNITS	CONDITIONS
			Min	Мах	Min	Мах	Min	Max	Min	Max	•••••	
lcc	Power Supply Current	XM XC		30 30		42 50		50 50		8.0 8.0	mA	V _{CC} = Max, V _{CP} = 0 V

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

		54/	74	54/	74H	54/	74S	54/	74LS		
SYMBOL	PARAMETER	C _L = 1 R _L = 4						CL =	15 pF	UNITS	CONDITIONS
		Min	Мах	Min	Мах	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	15		35		75		30		MHz	Figs. 3-1, 3-8
tPLH tPHL	Propagation Delay CP_n to Q_n or \overline{Q}_n		25 40		15 20		9.0 11		25 35	ns	Figs. 3-1, 3-8
tPLH tPHL	Propagation Delay C̄ _{Dn} orS̄ _{Dn} to Q _n orQ̄ _n		25 40		20 30		6.0 13.5		15 35	ns	V _{CP} ≥ 2.0 V Figs. 3-1, 3-10
tPLH tPHL	Propagation Delay C̄ _{Dn} orS̄ _{Dn} toQ _n orQ̄ _n		25 40		20 30		6.0 8.0		15 24	ns	V _{CP} ≤ 0.8 V Figs. 3-1, 3-10


SYMBOL	PARAMETER	54	54/74		54/74H		54/74S		74LS		CONDITIONS
01111201		Min	Мах	Min	Мах	Min	Мах	Min	Max		
t _s (H)	Setup Time HIGH D _n to CP _n	20		10		3.0		10		ns	Fig. 3-6
t _h (H)	Hold Time HIGH D _n to CP _n	5.0		0		0		5.0		ns	
t _s (L)	Setup Time LOW D _n to CP _n	20		15		3.0		20		ns	Fig. 3-6
t _h (L)	Hold Time LOW D _n to CP _n	5.0		0		0		5.0		ns	
t _w (H) t _w (L)	CP _n Pulse Width	30 37		15 13.5		6.0 7.3		18 15.5		ns	Fig. 3-8
t _w (L)	C _{Dn} or S _{Dn} Pulse Width LOW	30		25		7.0		15		ns	Fig. 3-10

54/7475 4-BIT BISTABLE LATCH

DESCRIPTION — The '75 latch is used as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the Enable is HIGH and the Q output will follow the data input as long as the Enable remains HIGH. When the Enable goes LOW, the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the Enable is permitted to go HIGH.

The '75 features complementary Q and \overline{Q} output from a 4-bit latch and is available in 16-pin packages. For higher component density applications, the '77 4-bit latch is available in the 14-pin package with \overline{Q} outputs omitted.


ORDERING CODE: See Section 9 **COMMERCIAL GRADE MILITARY GRADE** PKG PIN $V_{CC} = +5.0 V \pm 5\%$, $V_{CC} = +5.0 \text{ V} \pm 10\%$ PKGS OUT TYPE $T_A = 0^\circ C$ to $+70^\circ C$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ Plastic А 7475PC 9B DIP (P) Ceramic А 7475DC 5475DM 6B DIP (D) Flatpak Α 7475FC 5475FM 4L (F)



CONNECTION DIAGRAM

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW
D1 — D4	Data Inputs	2.0/2.0
E _{1,2}	Enable Input, Latches 1, 2	4.0/4.0
E _{2,3}	Enable Input, Latches 3, 4	4.0/4.0
$\underline{Q}_1 - \underline{Q}_4$	Latch Outputs	10/10
$\overline{Q}_1 - \overline{Q}_4$	Complementary Latch Outputs	10/10



(Each	(Each Latch)									
INPUT	OUTPUT									
@ t _n	@ t _{n + 1}									
D	Q									
н	н									
L	L									

TRUTH TABLE

NOTES:

 $\begin{array}{l} t_n = \text{bit time before enable} \\ negative-going transition. \\ t_n+1 = \text{bit time after enable} \\ negative-going transition. \\ H = HIGH Voltage Level \\ L = LOW Voltage Level \end{array}$

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	54	4/74	UNITS	CONDITIONS	
		Min	Max	•		
lcc	Power Supply Current	XM XC		46 53	mA	Vcc = Max, All Inputs = Gnd

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

		54	/74		CONDITIONS	
SYMBOL	PARAMETER	CL = RL =	15 pF 400 Ω	UNITS		
		Min	Max			
tРLH tPHL	Propagation Delay D to Q		30 25	ns	Figs. 3-1, 3-5	
tPLH tPHL	Propagation Delay D to Q		40 15	ns	Figs. 3-1, 3-4	
tPLH tPHL	Propagation Delay E to Q, \overline{Q}		30 15	ns	Figs. 3-1, 3-8	

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = +25^{\circ} \text{ C}$


SYMBOL	PARAMETER	54	/74		CONDITIONS	
		Min	Min Max			
ts (H)	Setup Time HIGH, D to E	20		ns	Fig. 3-14	
t _h (H)	Hold Time HIGH, D to E	0		ns	Fig. 3-14	
t _s (L)	Setup Time LOW, D to E	20		ns	Fig. 3-14	
t _h (L)	Hold Time LOW, D to E	0		ns	Fig. 3-14	
t _w (H)	E Pulse Width HIGH	20		ns	Fig. 3-8	




4-86

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74H (U.L.) HIGH/LOW	54/74LS (U.L. HIGH/LOW
J ₁ , J ₂ , K ₁ , K ₂	Data Inputs	1.0/1.0	1.25/1.25	0.5/0.25
CP1, CP2	Clock Pulse Inputs (Active Falling Edge)	2.0/2.0	2.5/2.5	2.0/0.5
$\overline{C}_{D1}, \overline{C}_{D2}$	Direct Clear Inputs (Active LOW)	2.0/2.0	2.5/2.5	1.5/0.5
$\overline{S}_{D1}, \overline{S}_{D2}$	Direct Set Inputs (Active LOW)	2.0/2.0	2.5/2.5	1.5/0.5
$Q_1, \bar{Q}_1, Q_2, \bar{Q}_2$	Outputs	20/10	12.5/12.5	10/5.0
				(2.5)

LÓGIC DIAGRAMS (one half shown) '76, 'H76







4-87

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified) 54/74 54/74H 54/74LS UNITS SYMBOL CONDITIONS PARAMETER Min Max Min Max Min Max Vcc = Max, **Power Supply Current** 40 50 8.0 mΑ lcc $V_{CP} = 0 V$


AC CHARACTERISTICS: V_{CC} = +5.0 V,T_A = +25°C (See Section 3 for waveforms and load configurations)

•			/74	54/	74H	54/	74LS			
SYMBOL	PARAMETER				$\begin{array}{c c} 5 \text{ pF} & C_{L} = 25 \text{ pF} \\ 00 \ \Omega & R_{L} = 280 \ \Omega \end{array}$		15 pF	UNITS	CONDITIONS	
		Min	Мах	Min	Мах	Min	Мах			
f _{max}	Maximum Clock Frequency	15		25		30		MHz	Figs. 3-1, 3-9	
tPLH tPHL	Propagation Delay CPn to Qn or Qn		25 40		21 27		20 30	ns	Figs. 3-1, 3-9	
tPLH tPHL	Propagation Delay \overline{C}_{Dn} or \overline{S}_{Dn} to Q_n or \overline{Q}_n		25 40		13 24		20 30	ns	Figs. 3-1, 3-10	

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = +25^{\circ}\text{C}$

SYMBOL	PARAMETER	54	/74	54/	′74H	54/	74LS	UNITS	CONDITIONS
••••••		Min	Мах	Min	Мах	Min	Мах	0	
ts (H)	Setup Time HIGH J_n or K_n to \overline{CP}_n	0		0		20		ns	
t _h (H)	Hold Time HIGH J_n or K_n to \overline{CP}_n	0		0		0		ns	Fig. 3-18 ('76, 'H76)
t _s (L)	Setup Time LOW J_n or K_n to \overline{CP}_n	0		0		20		ns	Fig. 3-7 ('LS76)
t _h (L)	Hold Time LOW J_n or K_n to \overline{CP}_n	0		0		0		ns	
t _w (H) t _w (L)	CPn Pulse Width	20 47		12 28		20 13.5		ns	Fig. 3-9
t _w (L)	\overline{C}_{Dn} or \overline{S}_{Dn} Pulse Width LOW	25		16		25		ns	Fig. 3-10

CONNECTION DIAGRAM PINOUT A



LOGIC SYMBOL

2 5 6

Q1 Q2

14 13

V_{CC} = Pin 4 GND = Pin 11 NC = Pin 7, 10

Q3 Q4

9 8

D1 D2 D3 D4

E1,2

E3.4

12

DESCRIPTION — The '77 contains four D-type latches used for temporary storage. Each latch shares an Enable input with one other latch. When the Enable input is HIGH, a latch is transparent, i.e., the Q output follows the D input each time it changes. When the Enable goes LOW, the information(that was present at the D input when the transition occurred) is retained at the Q output. For Truth Table, specifications, and logic diagrams, refer to the '75 data sheet, but note that \overline{Q} is not available on the '77.

54/7477 QUAD D-TYPE LATCH

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS		$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to} +125^{\circ} \text{ C}$	TYPE
Plastic DIP (P)	A	7477PC		9A
Ceramic DIP (D)	A	7477DC	5477DM	6A
Flatpak (F)	A	7477FC	5477FM	31

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	
D1 — D4	Data Inputs	2.0/2.0	
E _{1,2}	Enable Input, Latches 1, 2	4.0/4.0	
E3,4 Q1 — Q4	Enable Input, Latches 3, 4	4.0/4.0	
Q1 — Q4	Latch Outputs	10/10	

54H/74H78 54LS/74LS78

DUAL JK FLIP-FLOP

(With Common Clear and Clock and Separate Set Inputs)

DESCRIPTION — The 'H78 is a dual JK master/slave flip-flop with separate Direct Set inputs, a common Direct Clear input and a common Clock Pulse input. Inputs to the master section are controlled by the clock pulse. The clock pulse also regulates the circuitry which connects the master and slave sections. The sequence of operation is as follows: 1) isolate slave from mas-2ter; 2) enter information from J and K inputs to master; 3) disable J and K inputs; 4) transfer information from master to slave. The logic state of the J and K inputs must not be allowed to change when the clock pulse is in a HIGH state.


TRUTH TABLE

INPUTS		OUTPUT
(1) tn	@ tn + 1
J	к	Q
L	L	Qn
L	н	L
н	L	н
н	н	Q _n

H = HIGH Voltage LevelL = LOW Voltage Level $t_n = Bit time before clock pulse.$

 $t_{n + 1} = Bit time after clock pulse.$

CLOCK WAVEFORM




Asynchronous Inputs:

LOW input to \overline{S}_D sets Q to HIGH level LOW input to \overline{C}_D sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on \overline{C}_D and \overline{S}_D is makes both Q and \overline{Q} HIGH

The 'LS78 is a dual JK, negative edge-triggered flip-flop which also offers separate Direct Set inputs, a common Direct Clear and common Clock Pulse input. When the Clock Pulse input is HIGH, the JK inputs are enabled and data is accepted. This data will be transferred to the outputs according to the Truth Table on the HIGH-to-LOW clock transitions.

ORDERING CODE: See Section 9


	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS OUT		V _{CC} = +5.0 V ±5%, T _A = 0°C to +70°C	V _{CC} = +5.0 V ±10%, T _A = -55° C to +125° C	TYPE
Plastic	A	74H78PC		9A
DIP (P) B		74LS78PC]
Ceramic	A	74H78DC	54H78DM	6A
DIP (D)	В	74LS78DC	54LS78DM	
Flatpak	Α	74H78FC	54H78FM	31
(F)	В	74LS78FC	54LS78FM	



PIN NAMES	DESCRIPTION	54/74H (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW	
J ₁ , J ₂ , K ₁ , K ₂	Data Inputs	1.25/1.25	0.5/0.25	
CP	Clock Pulse Input (Active Falling Edge)	2.5/2.5	4.0/1.0	
Ē⊳	Direct Clear Input (Active LOW)	5.0/5.0	3.0/1.0	
J1, J2, K1, K2 CP CD SD1, SD2	Direct Set Inputs (Active LOW)	2.5/2.5	1.5/0.5	
$Q_1, \overline{Q}_1, Q_2, \overline{Q}_2$	Outputs	12.5/12.5	10/5.0	
			(2.5)	

LOGIC DIAGRAM

(one half shown)



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		54/74H		74LS	UNITS	CONDITIONS	
01111202		Min	Max	Min	Мах			
lcc	Power Supply Current		50		8.0	mA	V _{CC} = Max, V _{CP} = 0 V	

AC CHARACTERISITICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

		54/74H	54/74LS C _L = 15 pF			CONDITIONS
SYMBOL	PARAMETER	C _L = 25 pF R _L = 280 Ω			UNITS	
		Min Max	Min	Мах		
fmax	Maximum Clock Frequency	25	30		MHz	Figs. 3-1, 3-9
tPLH tPHL	Propagation Delay \overline{CP} to Q_n or \overline{Q}_n	21 27		20 30	ns	Figs. 3-1, 3-9
tPLH tPHL	Propagation Delay \overline{C}_D or \overline{S}_{Dn} to Q_n or \overline{Q}_n	13 24		20 30	ns	Figs. 3-1, 3-10

SYMBOL	PARAMETER	54/	74H	54/	74LS	UNITS	CONDITIONS		
••••••		Min	Мах	Min	Max	••••••			
ts (H)	Setup Time HIGH Jn or Kn to CP	0	-	20		ns			
t _h (H)	Hold Time <u>HI</u> GH J _n or K _n to CP	0		0		ns	Fig. 3-18 ('H78)		
ts (L)	Setup Time LOW Jn or Kn to CP	0		20		ns	Fig. 3-7 ('LS78)		
t _h (L)	Hold Time LOW Jn or Kn to CP	0		0		ns			
t _w (H) t _w (D	CP Pulse Width	12 28		20 13.5		ns	Fig. 3-9		
t _w (L)	\overline{C}_{D} or \overline{S}_{Dn} Pulse Width LOW	16		25		ns	Fig. 3-10		

54/7480 GATED FULL ADDER

DESCRIPTION — The '80 is a single-bit, high speed, binary full adder with gated complementary inputs, complementary sum (Σ and $\overline{\Sigma}$) outputs and inverted carry output. It is designed for medium and high speed, multiplebit, parallel-add/serial carry applications. The circuit utilizes DTL for the gated inputs and high speed, high fan-out TTL for the sum and carry outputs. The circuit is entirely compatible with both DTL and TTL logic families. The implementation of a single-inversion, high speed, Darlingtion-connected serial-carry circuit minimizes the necessity for extensive "lookahead" and carry-cascading circuits.

ORDERING CODE: See Section 9

PKGS	PIN OUT	$\label{eq:commercial grade} \begin{array}{c} \mbox{COMMERCIAL GRADE} \\ \mbox{V}_{CC} = +5.0 \ V \ \pm 5\%, \\ \mbox{T}_{A} = 0^{\circ} \mbox{C} \ to + 70^{\circ} \mbox{C} \end{array}$	$\label{eq:VCC} \begin{array}{c} \mbox{MILITARY GRADE} \\ \mbox{V}_{CC} = +5.0 \ V \ \pm 10\%, \\ \mbox{T}_{A} = -55^{\circ} \ C \ to \ + 125^{\circ} \ C \end{array}$	PKG TYPE	
Plastic DIP (P)	A	7480PC		9A	$\begin{array}{c c} \mathbf{c}_{n} \\ \hline \mathbf{c}_{n+1} & \underline{\Sigma} \\ \hline \mathbf{Q} & \mathbf{Q} \end{array}$
Ceramic DIP (D)	A	7480DC	5480DM	6A	 4 5 6 Vcc = Pin 14
Flatpak (F)	в	7480FC	5480FM	31	GND = Pin 7

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW
A ₁ , A ₂ , B ₁ , B ₂	Operand Inputs	0.4/1.0
A*, B*	Inverted Operand Inputs	-/1.63
Ac, Bc	Control Inputs	0.4/1.0
Cn	Carry Input	5.0/5.0
\overline{C}_{n+1}	Inverted Carry Output	5.0/5.0
$\frac{Cn}{Cn + 1}$ Σ, Σ	Sum Outputs	10/10
A*, B*	When Used As Outputs	3.0/3.0

CONNECTION DIAGRAMS

14 Vcc

13 B₂

12 B1

11 Ac

10 A*

9 A2

8 A1

14 A* c

13 A2

12 A1

10 Σ

9Σ

8 Cn+1

11 GND

PINOUT A

PINOUT B

LOGIC SYMBOL

в*

Bc

Cn 3 Cn+1

Σ 5

Σ 6

GND 7

Ac 1

B1 2

B₂3

Vcc 4

B* 5

Bc 6

 $C_n 7$

1

80

TRUTH TABLE


INPUTS			OUTPUTS				
Cn	в	Α	$\overline{C_n + 1}$	Σ	Σ		
L	L	L	н	н	L		
L	L	н	н	L	н		
L	н	L	н	L	н		
L	Н	н	L	н	L		
н	L	L	н	L	н		
н	L	н	L	н	L		
н	н	L	L	н	L		
н	н	н	L	L	н		

NOTES:

(1) $A = \overline{A^* \bullet A_C}, B = \overline{B^* \bullet B_C}$ where $\overline{A_1 \bullet A_2}$. $B^* = \overline{B_1 \bullet B_2}$

- (2) When A* or B* are used as inputs, A1 and A2 or B1 and B2 respectively must be connected to Gnd.
- (3) When A₁ and A₂ or B₁ and B₂ are used as inputs, A* or B* respectively must be open or used to perform Dot-OR logic.

LOGIC DIAGRAM



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unlsess otherwise specified)

SYMBOL	PARAMETER		54	/74	UNITS	CONDITIONS
01		Min	Max			
los	Output Short Circuit Current at \overline{C}_{n+1}	XM XC	-20 -18	-70 -70	mA	V _{CC} = Max
los	Output Short Circuit Current at A*, B*	XM XC	-0.9 -0.9	-2.9 -2.9	mA	V _{CC} = Max
lcc	Power Supply Current	XM XC		31 35	mA	V _{CC} = Max

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

	1	54/74			CONDITIONS
SYMBOL	PARAMETER	CL =	CL = 15 pF		
		Min	Мах	1	
tplh tphl	Propagation Delay C _n to C _{n + 1}		17 12	ns	Figs. 3-1, 3-4 R _L = 780 Ω
tplh tphl	Propagation Delay Bc to C _{n + 1}		25 55	ns	Figs. 3-1, 3-5 R _L = 780 Ω
tplh tphl	Propagation Delay A_C to Σ		70 80	ns	Figs. 3-1, 3-4 R _L = 400 Ω
tplh tphl	Propagation Delay B _C to $\overline{\Sigma}$		55 75	ns	Figs. 3-1, 3-5 R _L = 400 Ω
tplh tphl	Propagation Delay A1 to A* or B1 to B*		65 25	ns	Figs. 3-1, 3-4 R∟ not used

14 A2

13 B₂

12 S2

11 GND

10 C2

9 NC

8 NC

CONNECTION DIAGRAM PINOUT A

LOGIC SYMBOL

A1 B1 A2

Σ₂ C₂

12 10

CIN

Σ1

1

V_{CC} = Pin 14 GND = Pin 11 NC = Pins 6,7,8,9

14 13

B₂

Σ1 1

A1 2

B1 3

Vcc 4

NC 7

54/7482 2-BIT FULL ADDER

DESCRIPTION — The '82 is a full adder which performs the addition of two 2-bit binary numbers. The sum (Σ) outputs are provided for each bit and the resultant carry (C_2) is obtained from the second bit. Designed for medium to high speed, multiple-bit, parallel-add/serial-carry applications, the circuit utilizes high speed, high fan-out TTL. The implementation of a single-inversion, high speed, Darlington-connected serial-carry circuit within each bit minimizes the necessity for extensive "lookahead" and carry-cascading circuits.

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	оит	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to} + 125^{\circ} \text{ C}$	TYPE
Plastic DIP (P)	A	7482PC		9A
Ceramic DIP (D)	A	7482DC	5482DM	6A
Flatpak (F)	A	7482FC	5482FM	31



PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	
λ ₁ , Β ₁	Bit 1 Operand Inputs	4.0/4.0	
A ₂ , B ₂	Bit 2 Operand Inputs	1.0/1.0	
CIN	Bit 1 Carry Input	4.0/4.0	
Σ1	Bit 1 Sum Output	10/10	
Σ2	Bit 2 Sum Output	10/10	
C ₂	Bit 2 Carry Output	5.0/5.0	

INP	UTS				OU.	TPU	PUTS			
					= 0		CIN			
B1	A2	B ₂	Σ1	Σ2	C2	Σ1	Σ2			
L L H H	L L L L		L H H L	L L H	L L L	H L L H	L H H H			
L L H H	ннн		L H H L	H H L	L L H	H L L H	H L L			

н

L L

L

н

н

н L L

L L

н

н

н L

н н Н Η н

L н

н

н

TOUTU TADI C

= 1 C₂

L

L

L

L

L

н

н

н

L

н

н

н

L

L

Н н

L

н L н

н

L

H = HIGH Voltage Level L = LOW Voltage Level

A1 L

н

L

Н

L

н

L

н н н

L L L н L

н

L н L н н н L L L н

н


L L

н L н н н L н

L н н н н L н L н Н

н н Н н

н L



LOGIC DIAGRAM

SYMBOL	PARAMETER		54/74		UNITS	CONDITIONS
			Min	Max		
los	Output Short Circuit	ХМ	-20	-55	mA	V _{CC} = Max
	Current at Σ_n	хс	-18	-55		
los	Output Short Circuit	ХМ	-20	-70	mA	V _{CC} = Max
	Current at C ₂	хс	-18	-70	11// 1	
lcc		ХМ		50	mA	V _{CC} = Max;
	Power Supply Current	хс		58		A ₁ , A ₂ , C _{IN} = 4.5 V; B ₁ , B ₂ = Gnd

AC CHARACTERISTICS: $V_{CC} = +5.0 V$, $T_A = +25^{\circ} C$ (See Section 3 for waveforms and load configurations)

SYMBOL		54/74 CL = 15 pF RL = 400 Ω		UNITS	CONDITIONS
	PARAMETER				
		Min	Мах	1	
tplh tphl	Propagation Delay C_{IN} to Σ_1		34 40	ns	Figs. 3-1, 3-20
tplh tphl	Propagation Delay B_2 to Σ_2		40 35	ns	Figs. 3-1, 3-20
tplh tphl	Propagation Delay C_{IN} to Σ_2		38 42	ns	Figs. 3-1, 3-20
́tр∟н tрн∟	Propagation Delay C _{IN} to C ₂		19 27	ns	Figs. 3-1, 3-5 R _L = 780 Ω

54/7483A 54LS/74LS83A 4-BIT BINARY FULL ADDER (With Fast Carry)

CONNECTION DIAGRAM PINOUT A

LOGIC SYMBOL

A0 B0 A1 B1 A2 B2 A3 B3

S0 S1 S2 S3

 $V_{CC} = Pin 5$ GND = Pin 12

6 2 15

C4

10 11

Co

A3 1

S₂

A₂

B2

V_{CC} [5 S1 [6

B₁

A1

16 B₃

15 S3

14 C4

13 Co

12 GND

11 B₀ 10 A₀

9 So

DESCRIPTION — The '83A high speed 4-bit binary full adders with internal carry lookahead accept two 4-bit binary words $(A_0 - A_3, B_0 - B_3)$ and a Carry input (C₀). They generate the binary Sum outputs $(S_0 - S_3)$ and the Carry output (C₄) from the most significant bit. They operate with either HIGH or active LOW operands (positive or negative logic). The '283 is recommended for new designs since it features standard corner power pins.

ORDERING CODE: See Section 9

					13-
	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS	ОЛТ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ} C \text{ to } +70^{\circ} C$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to} + 125^{\circ} \text{ C}$	TYPE	
Plastic DIP (P)	A	7483APC, 74LS83APC		9B	
Ceramic DIP (D)	A	7483ADC, 74LS83ADC	5483ADM, 54LS83ADM	6B	
Flatpak (F)	A	7483AFC, 74LS83AFC	5483AFM, 54LS83AFM	4L	

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
0 — A3	A Operand Inputs	1.0/1.0	1.0/0.5
Bo — B3	B Operand Inputs	1.0/1.0	1.0/0.5
Co	Carry Input	1.0/1.0	0.5/0.25
$S_0 - S_3$	Sum Outputs	20/10	10/5.0
			(2.5)
C4	Carry Output	10/5.0	10/5.0
			(2.5)

FUNCTIONAL DESCRIPTION — The '83A adds two 4-bit binary words (A and B) plus the incoming carry. The binary sum appears on the sum outputs ($S_0 - S_3$) and outgoing carry (C_4) outputs.

 $\begin{array}{c} C_{0}+(A_{0}+B_{0})+2\,(A_{1}+B_{1})+4\,(A_{2}+B_{2})+8\,(A_{3}+B_{3})=S_{0}+2S_{1}+4S_{2}+8S_{3}+16C_{4}\\ \\ & \text{Where:}\,(+)=plus \end{array}$

Due to the symmetry of the binary add function the '83A can be used with either all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). Note that with active HIGH inputs, Carry In can not be left open, but must be held LOW when no carry in is intended.

Interchanging inputs of equal weight does not affect the operation, thus C_0 , A_0 , B_0 can be arbitrarily assigned to pins 10, 11, 13, etc.


TRUTH TABL	Ε
------------	---

		INPUTS							OUTPUTS						
	C ₀	A ₀	A1	A2	A3	B ₀	B1	B2	B3	S ₀	S1	S ₂	S ₃	C4	
Logic Levels	L	L	н	L	н	н	L	L	н	н	н	L	L	н	
Active HIGH Active LOW	0 1	0 1	1 0	0 1	1 0	1 0	0.1	0 1	1 0	1 0	1 0	0 1	0 1	1 0	(10 + 9 = 19) (carry + 5 + 6 = ⁻

H = HIGH Voltage Level

L = LOW Voltage Level

LOGIC DIAGRAM




83A

SYMBOL	PARAMETER		54,	/74	54/7	4LS	UNITS	CONDITIONS	
••••••		Min	Мах	Min	Мах				
los	Output Short Circuit	ХМ	-20	-55	-20	-100	mA	V _{CC} = Max	
	Current at Sn	хс	-18	-55	-20	-100			
los	Output Short Circuit	ХМ	-20	-70	-20	-100	mA	V _{CC} = Max	
	Current at C ₄	хс	-18	-70	-20	-100	110 (
lcc	Power Supply Current	хм		99		39	mA	V _{CC} = Max, Inputs = Gnd ('LS83A	
		XC	1	110		39		Inputs = 4.5 V ('83A)	


AC CHARACTERISTICS: $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

		54/74	54/74LS		CONDITIONS	
SYMBOL	PARAMETER	$\begin{array}{l} C_L = 15 \ pF \\ R_L = 400 \ \Omega \end{array}$	C _L = 15 pF	UNITS		
		Min Max	Min Max			
tPLH tPHL	Propagation Delay C_0 to S_n	21 21	24 24	ns	Figs. 3-1, 3-20	
tPLH tPHL	Propagation Delay A _n or B _n to S _n	24 24	24 24	ns	Figs. 3-1, 3-20	
tPLH tPHL	Propagation Delay C_0 to C_4	14 16	17 17	ns	Figs. 3-1, 3-5 R _L = 780 Ω ('83A)	
tPLH tPHL	Propagation Delay A _n or B _n to C ₄	14 16	17 17	ns	Figs. 3-1, 3-5 R _L = 780 Ω ('83A)	



PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
A0 - A3	Word A Inputs	3.0/3.0	1.5/0.75
B ₀ — B ₃	Word B Inputs	3.0/3.0	1.5/0.75
IA = B	A = B Expansion Input	3.0/3.0	1.5/0.75
IA < B, IA > B	A < B, A > B Expansion Inputs	1.0/1.0	0.5/0.25
OA > B	A Greater Than B Output	10/10	10/5.0
			(2.5)
Oa < b	A Less Than B Output	10/10	10/5.0
			(2.5)
Oa = b	A Equal B Output	10/10	10/5.0
			(2.5)


85




COMPARING INPUTS			CAS	CADING	INPUTS		OUTPU	TS	
A ₃ , B ₃	A ₂ , B ₂	A1, B1	A ₀ , B ₀	I _A > B	I _A < B	IA = B	Оа > в	Oa < b	Oa =
A ₃ > B ₃	х	x	х	х	х	×	н	L	L
A3 < B3	Х	х	Х	х	Х	X	L	Н	L
$A_3 = B_3$	$A_2 > B_2$	Х	Х	х	х	X	н	L	L
$A_3=B_3$	$A_2 < B_2$	х	х	x	х	x	L	н	L
$A_3 = B_3$	$A_2 = B_2$	A1 > B1	х	х	х	x	н	L	L
$A_3 = B_3$	$A_2 = B_2$	A ₁ < B ₁	Х	х	X	x	L	н	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 > B_0$	Х	X	x	н	L	L
$A_3 = B_3$	$A_2=B_2$	$A_1 = B_1$	$A_0 < B_0$	х	х	x	L	ЧH	L
$A_{3} = B_{3}$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	н	L	L	н	L	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	L	н	L	L	н	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	х	Х	н	L	L	н
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	L	L	L	н	н	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	н	н	L	L	L	L

X = Immaterial

APPLICATIONS — *Figure a* shows a high speed method of comparing two 24-bit words with only two levels of device delay. With the technique shown in *Figure b* six levels of device delay result when comparing two 24-bit words. The parallel technique can be expanded to any number of bits, see Table I.








DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL PARAMETER			54/74		54/74LS		UNITS	CONDITIONS	
01mb0L			Min	Мах	Min	Мах	01110		
los	Output Short Circuit Current	XM XC	-20 -18	-55 -55	-20	-100	mA	V _{CC} = Max	
lcc	Power Supply Current			88		20	mA	V _{CC} = Max I _A _{= B} = Gnd Other Inputs Open	

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

		54/74	54/74LS		
SYMBOL	PARAMETER	$\begin{array}{l} C_{L} = 15 \ pF \\ R_{L} = 400 \ \Omega \end{array}$	C _L = 15 pF	UNITS	CONDITIONS
		Min Max	Min Max		
tplh tphl	Propagation Delay A_n or B_n to $O_A > B$ or $O_A < B$	26 30	36 30	ns	Figs. 3-1, 3-20
tplh tphl	Propagation Delay A _n or B _n to O _A = _B	35 30	45 45	ns	Figs. 3-1, 3-20
tplh tphl	Propagation Delay A _n I _{xx} to O _A > _B or O _A < _B	11 17	22 17	ns	Figs. 3-1, 3-4
tplh tphl	Propagation Delay IA = B to OA = B	20 17	22 17	ns	Figs. 3-1, 3-5



 tPLH tPHL
 Propagation Delay
 30
 3.5
 10.5
 13
 ns

*DC limits apply over operating temperature range; AC limits apply at T_A = +25°C and V_{CC} = +5.0 V.

Propagation Delay

tPLH

tPHL

3.5 10.5

10

3.0

23

17

12

17


ns

Other Input LOW

Other Input HIGH

Figs. 3-1, 3-5

Figs. 3-1, 3-4



н	L	н	н	н
н	н	L	L	L
= HI		ane i	aval	


H L

H = HIGH Voltage Level L = LOW Voltage Level


L $\overline{1}$ $\overline{1}$ $\overline{1}$ $\overline{1}$ $\overline{1}$ $\overline{1}$ $\overline{1}$

H |1 |2 |3 |4

L



Δ




FUNCTION TABLE

INF	PUTS	OPERATION	CONDITION OF OUTPUTS
CS	WE		
L	L	Write	Complement of Data Inputs
	H	Read	Complement of Selected Word
н	L	Inhibit Entry	Undetermined
н	H	Hold	(Off) HIGH

H = HIGH Voltage Level L = LOW Voltage Level

LOGIC DIAGRAM



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified) 54/74 54/74LS UNITS CONDITIONS SYMBOL PARAMETER Min Max Min Max 20 $V_{CC} = Min, V_{OH} = 5.5 V$ Output HIGH Current 20 Юн μA 0.4 $I_{OL} = 12 \text{ mA}$ v $V_{CC} = Min$ $I_{OL} = 16 \text{ mA}$ 0.45 Vol Output LOW Voltage $\frac{I_{OL} = 8.0 \text{ mA}}{I_{OL} = 16 \text{ mA}}$ XM, XC 0.4 v Vcc = MinXC 0.5

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

4.0*

105

40

4.0*

mΑ

pF

 $V_{CC} = Min, \overline{CS} = Gnd$

 $V_0 = 2.4 V, f = 1 MHz$

		54/74 54/74LS				
SYMBOL	PARAMETER	$\begin{array}{l} C_L=30 \ \text{pF} \\ \text{R}_L=300 \ \Omega \end{array}$	$C_L = 15 \text{ pF}$ $R_L = 2 \text{ k}\Omega$	UNITS	CONDITIONS	
		Min Max	Min Max			
tplh tphl	Propagation Delay CS to On	50 50	10* 10*	ns	Figs. 3-2, 3-5 '89 has 600 Ω to Gnd	
tPLH tPHL	Propagation Delay A_n to \overline{O}_n	60 60	37* 37*	ns	Figs. 3-2, 3-20 '89 has 600 Ω to Gnd	
trec	Recovery Time WE to On	70	30*	ns	Figs. 3-2, 3-4, 3-5 '89 has 600 Ω to Gnd	

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ } T_A = +25^{\circ}\text{C}$

Power Supply Current

Off-State Output Capacitance

SYMBOL	PARAMETER	54/74	54/74 54/74LS		CONDITIONS
		Min Max	Min Max	UNITS	
t _s (H) t _s (L)	Setup Time HIGH or LOW D_n to \overline{WE}	40 40	25* 25*	ns	Fig. 3-13
t _s (H) t _s (L)	Setup Time HIGH or LOW A_n to WE	0 0	10* 10*	ns	Fig. 3-21
t _h (H) t _h (L)	Hold Time HIGH or LOW D _n or A _n to WE	5.0 5.0	0* 0*	ns	Figs. 3-13, 3-21
t _w (L)	WE Pulse Width LOW	40	25*	ns	Fig. 3-21

*Typical Value

lcc

Со

54/7490A 54LS/74LS90 DECADE COUNTER

DESCRIPTION — The '90 is a 4-stage ripple counter containing a high speed flip-flop acting as a divide-by-two and three flip-flops connected as a divideby-five counter. It can be connected to operate with a conventional BCD output pattern or it can be connected to provide a 50% duty cycle output. In the BCD mode, HIGH signals on the Master Set (MS) inputs set the outputs to BCD nine. HIGH signals on the Master Reset (MR) inputs force all outputs LOW. For a similar counter with corner power pins, see the 'LS290; for dual versions, see the 'LS390 and 'LS490.


ORDERING CODE: See Section 9

-				
	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS OU		V _{CC} = +5.0 V ±5%, T _A = 0°C to +70°C	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	TYPE
Plastic DIP (P)	А	7490APC, 74LS90PC		9A
Ceramic DIP (D)	A	7490ADC, 74LS90DC	5490ADM, 54LS90DM	6Ą
Flatpak (F)	A	7490AFC, 74LS90FC	5490AFM, 54LS90FM	31

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitons

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
CP ₀	÷2 Section Clock Input (Active Falling Edge)	2.0/2.0	0.125/1.5
<u>CP</u> 1	÷5 Section Clock Input (Active Falling Edge)	3.0/3.0	0.250/2.0
MR ₁ , MR ₂	Asynchronous Master Reset Inputs (Active HIGH)	1.0/1.0	0.5/0.25
MS1, MS2	Asynchronous Master Set (Preset 9) Inputs (Active HIGH)	1.0/1.0	0.5/0.25
Q0	÷2 Section Output*	20/10	10/5.0 (2.5)
Q1 — Q3	÷5 Section Outputs	20/10	10/5.0 (2.5)

*The Q0 output is guaranteed to drive the full rated fan-out plus the $\overline{\text{CP}}_1$ input.



LOGIC SYMBOL

Q0 Q1 Q2 Q3

8

MS CP0 CP1 MR

3 12

 $V_{CC} = Pin 5$ GND = Pin 10 NC = Pins 4.13 4

FUNCTIONAL DESCRIPTION — The '90 is a 4-bit ripple type decade counter. It consists of four master/slave flip-flops which are internally connected to provide a divide-by-two section and a divide-by-five section. Each section has a separate clock input which initiates state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes. The Q₀ output of each device is designed and specified to drive the rated fan-out plus the $\overline{CP_1}$ input. A gated AND asynchronous Master Reset (MR₁, MR₂) is provided which overrides the clocks and resets (clears) all the flip-flops. A gated AND asynchronous Master Set (MS₁, MS₂) is provided which overrides the clocks and the MR inputs and sets the outputs to nine (HLLH). Since the output from the divide-by-two section is not internally connected to the succeeding stages, the devices may be operated in various counting modes.:

- A. BCD Decade (8421) Counter The \overline{CP}_1 input must be externally connected to the Q₀ output. The \overline{CP}_0 input receives the incoming count and a BCD count sequence is produced.
- B. Symmetrical Bi-quinary Divide-By-Ten Counter The Q_3 output must be externally connected to the \overline{CP}_0 input. The input count is then applied to the \overline{CP}_1 input and a divide-by-ten square wave is obtained at output Q_0 .
- C. Divide-By-Two and Divide-By-Five Counter No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function (\overline{CP}_0 as the input and Q_0 as the output). The \overline{CP}_1 input is used to obtain binary divide-by-five operation at the Q_3 output.

	MODE SELECTION								
RES	SET/S	ET INI	PUTS	OUTPUTS			S		
MR1	MR ₂	MS ₁	MS ₂	Q ₀	Q1	Q3	Q3		
н	Ĥ	L	x	L	L	L	L		
H	Н	X	L	L	L	L	L		
X	Х	н	н	н	L	L	н		
L	х	L	х		Со	unt			
X	L	Х	L		Co	unt			
L	х	Х	L		Co	unt			
X	L	L	Х		Co	unt			

MODE SELECTION

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

BCD COUNT SEQUENCE

COUNT		OUTPUTS							
	Q ₀	Q1	Q2	Q ₃					
0	L	L	L	L					
1	н	L	L	L					
2 3	L	н	L	L					
	н	Н	L	L					
4	L	L	н	L					
5	н	L	н	L					
6	L	Н	н	L L					
7	н	Н	Н	L					
8	L	L	L	н					
9	н	L	L	н					

NOTE: Output Q_0 is connected to Input $\overline{CP_1}$ for BCD count.




SYMBOL	PARAMETER	54	/74	54/74LS	UNITS	CONDITIONS
		Min	Мах			
lıн	Input HIGH Current, CP0		1.0	0.2	mA	$V_{CC} = Max, V_{IN} = 5.5 V$
Ιн	Input HIGH Current CP1		1.0	0.4	mA	$V_{CC} = Max, V_{IN} = 5.5 V$
lcc	Power Supply Current		42	15	mA	V _{CC} = Max

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25° C (See Section 3 for waveforms and load configurations)

		54	1/74	54/	74LS														
SYMBOL	PARAMETER		15 pF 400 Ω			C _L = 15 pF		C _L = 15 pF		C _L = 15 pF		C _L = 15 pF		C _L = 15 pF		C _L = 15 pF		UNITS	CONDITIONS
		Min	Мах	Min	Max														
f _{max}	Maximum Count Frequency, \overline{CP}_0	32		32		MHz	Figs. 3-1, 3-9												
f _{max}	Maximum Count Frequency, CP1	16	_	16		MHz	Figs. 3-1, 3-9												
tPLH tPHL	Propagation Delay \overline{CP}_0 to Q_0		16 18		16 18	ns	Figs. 3-1, 3-9												
tPLH tPHL	Propagation Delay CP ₀ to Q ₃		48 50		48 50	ns	Figs. 3-1, 3-9												
tpLH tpHL	Propagation Delay CP1 to Q1		16 21		16 21	ns	Figs. 3-1, 3-9												
tplh tphL	Propagation Delay CP1 to Q2		32 35		32 35	ns	Figs. 3-1, 3-9												
tPLH tPHL	Propagation Delay CP1 to Q3		32 35		32 35	ns	Figs. 3-1, 3-9												
t _{PLH}	Propagation Delay MS to Q ₀ and Q ₃		30		30	ns	Figs. 3-1, 3-17												
t _{PHL}	Propagation Delay MS to Q ₁ and Q ₃		40		40	ns	Figs. 3-1, 3-17												
tPHL	Propagation Delay MR to Q _n		40		40	ns	Figs. 3-1, 3-17												


AC OPERATING REQUIREMENTS: V_{CC} = +5.0 V, T_{A} = $+25^{\circ}\,C$

SYMBOL	PARAMETER	54/74		54/74LS		UNITS	CONDITIONS
••••••		Min	Мах	Min	Max	01110	
t _w (H)	CP0 Pulse Width HIGH	15		15		ns	Fig. 3-9
t _w (H)	CP1 Pulse Width HIGH	30		30		ns	Fig. 3-9
t _w (H)	MS Pulse Width HIGH	15		15		ns	Fig. 3-17
t _w (H)	MR Pulse Width HIGH	15		15		ns	Fig. 3-17
t _{rec}	Recovery Time, MS to CP	25		25		ns	Fig. 3-17
t _{rec}	Recovery Time, MR to CP	25		25		ns	Fig. 3-17



.

FUNCTIONAL DESCRIPTION — Single-rail data and input control are gated through inputs A and B and an internal inverter to form the complementary inputs to the first bit of the shift register. Drive for the internal common clock line is provided by an inverting clock driver. Each of the inputs (A, B, and CP) appear as only one TTL input load. The clock pulse inverter/driver causes these circuits to shift information to the output on the positive edge of an input clock pulse, thus enabling the shift register to be fully compatible with other edge-triggered synchronous functions.




91 DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified) 54/74 SYMBOL PARAMETER UNITS CONDITIONS Min Max XM 50 Power Supply Current mΑ $V_{CC} = Max^*$ lcc XC 58 *Icc is measured after the eighth clock pulse with the output open and A and B inputs grounded AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations) 54/74 SYMBOL PARAMETER $C_L = 15 \text{ pF}$ UNITS CONDITIONS $R_L = 400 \ \Omega$ Min Max Maximum Shift Frequency 10 MHz Figs. 3-1, 3-8 fmax **t**PLH **Propagation Delay** 40 ns Figs. 3-1, 3-8 CP to Q7 or Q7 40 **t**PHL AC OPERATING REQUIREMENTS: V_{CC} +5.0 V, T_A = +25°C 54/74 SYMBOL PARAMETER UNITS CONDITIONS Min Max Setup Time HIGH, D to CP 25 ts (H) Fig. 3-6 ns t_h (H) Hold Time HIGH, D to CP 0 Fig. 3-6 ns ts (L) Setup Time LOW, D to CP 25 Fig. 3-6 ns Hold Time LOW, D to CP 0 th (L) ns Fig. 3-6 tw (H) **CP Pulse Width HIGH** 25 Fig. 3-8 ns

CONNECTION DIAGRAM **PINOUT A**

92

54/7492A 54LS/74LS92 **DIVIDE-BY-TWELVE COUNTER**




4

DESCRIPTION — The '92 is a 4-stage ripple counter containing a high speed flip-flop acting as a divide-by-two and three flip-flops connected as a divide-by-six. HIGH signals on the Master Reset (MR) inputs override the clocks and force all outputs to the LOW state.

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	оит	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	ТҮРЕ
Plastic DIP (P)	A	7492APC, 74LS92PC		9A
Ceramic DIP (D)	A	7492ADC, 74LS92DC	5492ADM, 54LS92DM	6A
Flatpak (F)	A	7492AFC, 74LS92FC	5492AFM, 54LS92FM	31



LOGIC SYMBOL

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW		
CP ₀	÷2 Section Clock Input (Active Falling Edge)	2.0/2.0	0.125/1.5		
CP ₁	÷6 Section Clock Input (Active Falling Edge)	3.0/3.0	0.250/2.0		
MR1, MR2	Asynchronous Master Reset Input (Active HIGH)	1.0/1.0	0.5/0.25		
Q0	÷2 Section Output*	20/10	10/5.0 (2.5)		
Q1 — Q3	÷6 Section Outputs	20/10	10/5.0 (2.5)		

*The Q0 output is guaranteed to drive the full rated fan-out plus the $\overline{\text{CP}}_1$ input.

FUNCTIONAL DESCRIPTION — The '92 is a 4-bit ripple type divide-by-twelve counter. Each device consists of four master/slave flip-flops which are internally connected to provide a divide-by-two section and a divideby-six section. Each section has a separate clock input which initiates state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes. The Q₀ output of each device is designed and specified to drive the rated fan-out plus the $\overline{CP_1}$ input of the device. A gated AND asynchronous Master Reset (MR₁, MR₂) is provided which overrides the clocks and resets (clears) all the flip-flops. Since the output from the divide-by-two section is not internally connected to the succeeding stages, the devices may be operated in various counting modes:

- A. Modulo 12, Divide-By-Twelve Counter The CP1 input must be externally connected to the Q0 output. The CP0 input receives the incoming count and Q3 produces a symmetrical divide-by-twelve square wave output.
- B. Divide-By-Two and Divide-By-Six Counter No external interconnections are required. The first flipflop is used as a binary element for the divide-by-two function. The \overline{CP}_1 input is used to obtain divide-by-three operation at the Q₁ and Q₂ outputs and divide-by-six operation at the Q₃ output.


1010									
RE INPU	SET JTS		OUT	PUT	S				
MR ₁ MR ₂		Q ₀	Q ₀ Q ₁ Q ₂						
н	н	L	L	L	L				
L	н		Co	unt					
н	L	Count							
L	L		Co	unt					

H = HIGH Voltage Level L = LOW Voltage Level

TR	TRUTH TABLE								
COUNT	OUTPUT								
	Q ₀	Q1	Q2	Q ₃					
0	L	L	L	L					
1	н	L	L	L L L					
2 3	L	н	L	L					
3	н	Н	L	L					
4	L	L	н	L					
5	н	L	н	L					
6	L	L	L	н					
7	н	L	L	н					
8	L	н	L	н					
9	н	н	L	н					
10	L	L	н	н					
11	н	L	н	H					

NOTE: Output Q0 connected to CP1

LOGIC DIAGRAM



92

SYMBOL	PARAMETER	54	54/74		'4LS	UNITS	CONDITIONS
		Min	Max	Min	Мах	01110	
Ιн	Input HIGH Current, CP0		1.0		0.2	mA	$V_{CC} = Max, V_{IN} = 5.5 V$
Ін	Input HIGH Current, CP1		1.0		0.4	mA	$V_{CC} = Max, V_{IN} = 5.5 V$
lcc	Power Supply Current		39		15	mA	V _{CC} = Max

AC CHARACTERISTICS: $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ}C$ (See Section 3 for waveforms and load configurations)

		54/74	54/74LS			
SYMBOL	PARAMETER	$\begin{array}{l} C_L = 15 \ \text{pF} \\ R_L = 400 \ \Omega \end{array}$	C _L = 15 pF	UNITS	CONDITIONS	
		Min Max	Min Max			
fmax	Maximum Count Frequency, CP ₀ Input	32	32	MHz	Figs. 3-1, 3-9	
f _{max}	Maximum Count Frequency, CP1 Input	16	16	MHz	Figs. 3-1, 3-9	
tPLH tPHL	Propagation Delay CP0 to Q0	16 18	16 18	ns	Figs. 3-1, 3-9	
tPLH tPHL	Propagation Delay CP0 to Q3	48 50	48 50	ns	Figs. 3-1, 3-9	
tPLH tPHL	Propagation Delay CP1 to Q1	16 21	16 21	ņs	Figs. 3-1, 3-9	
tPLH tPHL	Propagation Delay CP1 to Q2	16 21	16 21	ns	Figs. 3-1, 3-9	
tPLH tPHL	Propagation Delay CP1 to Q3	32 35	32 35	ns	Figs. 3-1, 3-9	
tPHL	Propagation Delay, MR to Qn	40	40	ns	Figs. 3-1, 3-17	

AC OPERATING REQUIREMENTS: $V_{CC}=5.0~V,~T_{A}=25^{\circ}C$

SYMBOL	PARAMETER	54/74	54/74LS	UNITS	CONDITIONS
		Min Max	Min Max		
t _w (H)	CP ₀ Pulse Width HIGH	15	15	ns	Fig. 3-9
t _w (H)	CP1 Pulse Width HIGH	30	30	ns	1.19.00
t _w (H)	MR Pulse Width HIGH	15	15	ns	Fia. 3-17
t _{rec}	Recovery Time, MR to CP	25	25	ns	

54/7493A 54LS/74LS93 **DIVIDE-BY-SIXTEEN COUNTER**

DESCRIPTION — The '93 is a 4-stage ripple counter containing a high speed flip-flop acting as a divide-by-two and three flip-flops connected as a divideby-eight. HIGH signals on the Master Reset (MR) inputs override the clocks and force all outputs to the LOW state.


ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	РКС
PKGS	Ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	TYPE
Plastic DIP (P)	Α	7493APC, 74LS93PC		9A
Ceramic DIP (D)	A	7493ADC, 74LS93DC	5493ADM, 54LS93DM	6A
Flatpak (F)	A	7493AFC, 74LS93FC	5493AFM, 54LS93FM	31


INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
CP ₀	÷2 Section Clock Input (Active Falling Edge)	2.0/2.0	1.0/1.5
CP ₁	÷5 Section Clock Input (Active Falling Edge)	2.0/2.0	1.0/1.0
MR ₁ , MR ₂	Asynchronous Master Reset Inputs (Active HIGH)	1.0/1.0	0.5/0.25
Q0	÷2 Section Output*	20/10	10/5.0 (2.5)
Q1 — Q3	÷8 Section Outputs	20/10	10/5.0 (2.5)

*The Q₀ output is guaranteed to drive the full rated fan-out plus the \overline{CP}_1 input.



CONNECTION DIAGRAM **PINOUT A**



 $V_{CC} = Pin 5$ GND = Pin 10NC = Pins 4, 6, 7, 13 FUNCTIONAL DESCRIPTION — The '93 is a 4-bit ripple type binary counter. It consists of four master/slave flip-flops which are internally connected to provide a divide-by-two section and a divide-by-eight section. Each section has a separate clock input which initiates state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes. The Q_0 output of each device is designed and specified to drive the rated fan-out plus the \overline{CP}_1 input of the device. A gated AND asynchronous Master Reset (MR1, MR2) is provided which overrides the clocks and resets (clears) all the flip-flops. Since the output from the divide-by-two section is not internally connected to the succeeding stages, the devices may be operated in various counting modes.

- A. 4-Bit Ripple Counter The output Q₀ must be externally connected to input \overline{CP}_1 . The input count pulses are applied to input \overline{CP}_0 . Simultaneous divisions of 2, 4, 8, and 16 are performed at the Q₀, Q₁, Q₂, and Q₃ outputs as shown in the Truth Table.
- B. 3-Bit Ripple Counter The input count pulses are applied to input \overline{CP}_1 . Simultaneous frequency divisions of 2, 4, and 8 are available at the Q₁, Q₂, and Q₃ outputs. Independent use of the first flip-flop is available if the reset function coincides with reset of the 3-bit ripple-through counter.

	SET PUTS		ουτ	FPUT	S		
MR1	MR ₂	Q ₀	Q1	Q2	Q ₃		
н	Н	L	L	L	L		
L	н	Count					
н	L	Count					
L	L,		Co	unt			

H = HIGH Voltage Level L = LOW Voltage Level


N	10	DI	ΕS	EL	EC	CTI	ON	
---	----	----	----	----	----	-----	----	--

COUNT		OUTPUTS						
COUNT	Q ₀	Q1	Q2	Q ₃				
0	L	L	L	L				
1	н	L	L	L				
2	L	н	L	L				
3	н	н	L	L				
4	L	L	н	L				
5	н	L	н	L				
6	L	н	н	L				
7	н	н	н	L				
8	L	L	L	н				
9	н	L	L	н				
10	L	н	L	н				
11	н	н	L	н				
12	L	L	Ĥ	н				
13	н	L	н	н				
14	L	н	н	Η·				
15	н	н	н	н				

TRUTH TABLE

NOTE: Output Q₀ connected to CP₁.

LOGIC DIAGRAM



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified) 54/74 54/74LS SYMBOL UNITS CONDITIONS PARAMETER Min Max Min Max Input HIGH Current 1.0 0.2 $V_{CC} = Max$, $V_{IN} = 5.5 V$ hн mΑ CPo or CP1 mΑ lcc **Power Supply Current** 39 15 Vcc = Max AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations) 54/74 54/74LS SYMBOL PARAMETER $C_L = 15 \text{ pF}$ $C_1 = 15 \text{ pF}$ UNITS CONDITIONS $R_L = 400 \Omega$ Min Max Min Max Maximum Count Frequency 32 32 fmax MHz Figs. 3-1, 3-9 CP₀ Input Maximum Count Frequency 16 16 MHz Figs. 3-1, 3-9 fmax CP₁ Input Propagation Delay **t**PLH 16 16 Fias. 3-1, 3-9 ns CP₀ to Q₀ 18 **t**PHL 18 Propagation Delay 70 70 **t**PLH ns Figs. 3-1, 3-9 **t**PHL \overline{CP}_0 to Q₃ 70 70 Propagation Delay 16 16 **t**PLH Figs. 3-1, 3-9 ns CP1 to Q1 21 21 **tPHL** Propagation Delay **t**PLH 32 32 Figs. 3-1, 3-9 ns **t**PHL CP1 to Q2 35 35 Propagation Delay 51 51 **t**PLH Figs. 3-1, 3-9 ns CP1 to Q3 **t**PHL 51 51 Propagation Delay **t**PHL 40 40 ns Figs. 3-1, 3-17

AC OPERATING REQUIREMENTS: V_{CC} = +5.0 V, T_A = +25°C

MR to Qn

93

SYMBOL	PARAMETER	54	54/74		74LS	UNITS	CONDITIONS
		Min	Max	Min	Max	0	••••••
t _w (H)	CP ₀ Pulse Width HIGH	15		15		ns	Fig. 3-9
t _w (H)	CP1 Pulse Width HIGH	30		30		ns	Fig. 3-9
t _w (H)	MR Pulse Width HIGH	15		15		ns	Fig. 3-17
t _{rec}	Recovery Time, MR to CP	25		25		ns	Fig. 3-17

CONNECTION DIAGRAM PINOUT A

P1A 1

P18 2

P1C 3

P10 4

Vcc 5

PL1 6

D_S 7 CP 8

54/7494 4-BIT SHIFT REGISTER

DESCRIPTION — The '94 contains four dc coupled RS master/slave flipflops with serial data entry into the first stage for synchronous Serial-in/ Serial-out operation, and with a common asynchronous Clear and two sets of individual asynchronous Preset inputs. Preset inputs P_{1X} are enabled by a HIGH signal on PL₁ and Preset inputs P_{2X} are enabled by a HIGH signal on PL₂. The normal procedure for paralled entry of data consists of resetting the flip-flops by applying a momentary HIGH signal to CL, followed by a HIGH signal on either PL₁, or PL₂, depending on which set of parallel data is desired. For serial operation the CL and both PL inputs must be LOW. Serial transfer is initiated by the rising edge of the clock.


ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	оит	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	TYPE
Plastic DIP (P)	A	7494PC		9B
Ceramic DIP (D)	A	7494DC	5494DM	7B
Flatpak (F)	A	7494FC	5494FM	4L

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW
P1A - P1D	Source 1 Parallel Data Inputs	1.0/1.0
P2A — P2D	Source 2 Parallel Data Inputs	1.0/1.0
PL1	Asynchronous Parallel Load Input (Source 1)	4.0/4.0
PL ₂	Asynchronous Parallel Load Input (Source 2)	4.0/4.0
Ds	Serial Data Input	1.0/1.0
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0
CL	Asynchronous Clear Input (Active HIGH)	1.0/1.0
QD	Serial Data Output	10/10

LOGIC SYMBOL



16 P2A

15 PL2

14 P2B

13 P_{2C}

12 GND

11 P2D

10 C∟

9 Q.D


TRUTH TABLE

СР	CL	INPUTS PL1 ● P1D		OUTPUTS QD	RESPONSE
X X X	ΗLL	L H X	L X H	LHH	Clear Preset Preset
X X J	H H L	H X L	X H L	H H Qc	Indeterminate Indeterminate Shift Right

NOTE: All four flip-flops respond in a similar manner.

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial





SYMBOL	PARAMETER	54,	/74		CONDITIONS	
01		Min	Max			
lcc	Power Supply Current XM XC		50 58	mA	V _{CC} = Max	
AC CHARA	ACTERISTICS: $V_{CC} = 5.0 \text{ V}, \text{ T}_{A} = 25$	5°C (See Sec	tion 3 for w	aveforms and	l load configurations)	
		54	/74			
SYMBOL	PARAMETER	-			CONDITIONS	
		Min	Max	7		
f _{max}	Maximum Shift Frequency	10		MHz	Figs. 3-1, 3-8	
tPLH tPHL	Propagation Delay CP to Q _D		40 40	ns	Figs. 3-1, 3-8	
tPLH	Propagation Delay, PL_n to Q_D		35	ns	Figs. 3-1, 3-17	
tPHL .	Propagation Delay, CL to QD		40]		
AC OPERA	TING REQUIREMENTS: V _{CC} = +5.		5° C			
STMDUL	PARAMETER	Min	Max		CONDITIONS	
ts (H)	Setup Time HIGH, D _S to CP	35		ns	Fig. 3-6	
t _h (H)	Hold Time HIGH, Ds to CP	0	·····	ns	- i ig. 0-0	
ts (L)	Setup Time LOW, D _S to CP	25		ns	Fig. 3-6	

0

35

30

30

t_h (L)

tw (H)

tw (H)

tw (H)

Hold Time LOW, Ds to CP

CP Pulse Width HIGH

CL Pulse Width HIGH

PLn Pulse Width HIGH

ns

ns


ns

ns

Fig. 3-6

Fig. 3-8

Fig. 3-16 Fig. 3-16



FUNCTIONAL DESCRIPTION — The '95 is a 4-bit shift register with serial and parallel synchronous operating modes. It has a Serial (D_S) and four Parallel (P₀ — P₃) Data inputs and four Parallel Data outputs (Q₀ — Q₃). The serial or parallel mode of operation is controlled by a Parallel Enable input (PE) and two Clock inputs, \overline{CP}_1 and \overline{CP}_2 . The serial (right-shift) or parallel data transfers occur synchronous with the HIGH-to-LOW transition of the selected clock input.

When PE is HIGH, \overline{CP}_2 is enabled. A HIGH-to-LOW transition on enabled \overline{CP}_2 transfers parallel data from the $P_0 - P_3$ inputs to the $Q_0 - Q_3$ outputs. When PE is LOW, \overline{CP}_1 is enabled. A HIGH-to-LOW transition on enabled \overline{CP}_1 transfers the data from Serial input (D_S) to Q₀ and shifts the data in Q₀ to Q₁, Q₁ to Q₂, and Q₂ to Q₃ respectively (right-shift). A left-shift is accomplished by externally connecting Q₃ to P₂, Q₂ to P₁, and Q₁ to P₀, and operating the '95 in the parallel mode (PE = HIGH). For normal operation, PE should only change states when both Clock inputs are LOW. However, changing PE from LOW to HIGH while \overline{CP}_2 is HIGH, or changing PE from HIGH to LOW while \overline{CP}_1 is HIGH and \overline{CP}_2 is LOW will not cause any changes on the register outputs.

OPERATING	INPUTS					OUTPUTS		s	
MODE	PE	CP1	\overline{CP}_2	Ds	Pn	Q	Q1	Q2	Q3
Shift	L	l l	X X	l h	X X	L H	q 0 q 0	q1 q1	q2 q2
Parallel Load	н	х	l	Х	pn	P0	p1	p2	p3
Mode Change				x x x x x x x x x x x x x	x x x x x x x x x x x x	P0 P1 P2 P No Change No Change Undetermined Undetermined No Change Undetermined No Change Undetermined No Change Undetermined		d	

MODE SELECT TABLE


I = LOW Voltage Level one set-up time prior to the HIGH-to-LOW clock transition. h = HIGH Voltage Level one set-up time prior to the HIGH-to-LOW clock transition. p_n = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH-to-LOW clock transition.

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

LOGIC DIAGRAM



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified) 54/74 54/74LS UNITS CONDITIONS SYMBOL PARAMETER Min Max Min Max 63 21 Vcc = Max **Power Supply Current** mΑ lcc

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

		54/74	54/74LS			
SYMBOL	PARAMETER		$\begin{array}{c} C_L = 15 \text{ pF} \\ R_L = 400 \Omega \end{array} C_L = 15 \text{ pF} \end{array}$		CONDITONS	
		Min Max	Min Max		<i></i>	
fmax	Maximum Shift Frequency	25	30	MHz	Figs. 3-1, 3-9	
tPLH tPHL	Propagation Delay CP1 or CP2 to Qn	27 32	27 27	ns	Figs. 3-1, 3-9	

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = +25^{\circ}\text{C}$

95

SYMBOL	PARAMETER	54	/74	54/	74LS	UNITS	CONDITIONS
OTHEOL		Min	Мах	Min	Мах	0	
t _s (H) t _s (L)	Setup Time HIGH or LOW D_S or P_n to \overline{CP}_n	15 15		20 20		ns	Fig. 3-7
t _h (H) t _h (L)	Hold Time HIGH or LOW Ds or Pn to CPn	0 0		10 10		ns	Fig. 3-7
tw (H)	CP _n Pulse Width HIGH	20		20		ns	Fig. 3-9
t _{en} (L)	Enable Time LOW PE to CP1	15		25		ns	Fig. a
t _{inh} (H)	Inhibit Time HIGH PE to CP ₁	5.0		20		ns	Fig. a
t _{en} (H)	Enable Time HIGH PE to CP ₂	15		25		ns	Fig. a
t _{inh} (L)	Inhibit Time LOW PE to CP ₂	5.0		20		ns	Fig. a




Fig. a

54/7496 5-BIT SHIFT REGISTER


DESCRIPTION — The '96 consists of five RS master/slave flip-flops connected to perform parallel-to-serial or serial-to-parallel conversion of binary data. Since both inputs and outputs to all flip-flops are accessible, parallel-in/parallel-out or serial-in/serial-out operation may be performed.

All flip-flops are simultaneously set to the LOW state by applying a low level voltage to the clear input. This condition may be applied independent of the state of the clock input.

The flip-flops may be independently set to the HIGH state by applying a high level voltage to both the preset input of the specific flip-flop and the common parallel load input. The parallel enable input is provided to allow setting each flip-flop independently or setting two or more flip-flops simultaneously. Preset is independent of the state of the clock input or clear input.

Transfer of information to the output pins occurs when the clock input goes from a LOW level to a HIGH level. Since the flip-flops are RS master/slave circuits, the proper information must appear at the RS inputs of each flip-flop prior to the rising edge of the clock input voltage waveform. The serial input provides this information to the first flip-flop, while the outputs of the subsequent flip-flops provide information for the remaining RS inputs. The clear input must be at a HIGH level and the parallel load input must be at a LOW level for serial shifting.

	PINOUTA	
	·····	L
CP 1		16 ĈL
P0 2		15 Q 0
P1 3		14 Q1
P2 4		13 Q 2
Vcc 5		12 GND
P3 6		11 Q 3
P4 7		10 Q4
PL 8		9 DS



ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG	1
PKGS	ουτ	V _{CC} = +5.0 V ±5%, T _A = 0° C to +70° C	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	TYPE	
Plastic DIP (P)	A	7496PC		9B	
Ceramic DIP (D)	A	7496DC	5496DM	7B	
Flatpak (F)	A	7496FC	5496FM	4L	

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions


PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW		
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0		
	Asynchronous Clear Input (Active LOW)	1.0/1.0		
Ds	Serial Data Input	1.0/1.0		
P0 P4	Parallel Data Inputs	1.0/1.0		
PL	Asynchronous Parallel Load Input (Active HIGH)	5.0/5.0		
Q0 — Q4	Parallel Outputs	10/10		

MODE SELECT TABLE

		IN	IPUTS			OPERATION*			
PL	Pn	ĊĹ	Ds	СР	Qn				
L H H L	X H** L** X	L H H H	X X X H, L	X X X _		Clear; all outputs forced LOW Selectively Preset; each output set to its P input Shift right; $D_S \longrightarrow Q_0$; $Q_0 \longrightarrow Q_1$, etc.			

*Simultaneous Preset and Clear operations produce undefined states. **To insure proper presetting, P inputs must remain stable while PL is LOW. H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

LOGIC DIAGRAM



SYMBOL	PARAMETER		54	/74		CONDITIONS	
			Min	Max			
lcc	Power Supply Current	XM XC		68 79	mA	V _{CC} = Max	
AC CHAR	ACTERISTICS: V _{CC} = +5.0 V	/, T _A = +	⊦25° C (See S	Section 3 fo	waveforms a	and load configuration	
			54	/74			
SYMBOL	PARAMETER			15 pF 400 Ω	UNITS	CONDITIONS	
			Min	Max]		
f _{max}	Maximum Shift Frequency	,	10		MHz	Figs. 3-1, 3-8	
tPLH tPHL	Propagation Delay CP to Q _n			40 40	ns	Figs. 3-1, 3-8	
tPLH	Propagation Delay, PL or P _n to Q _n			35	ns	Figs. 3-1, 3-16	
tрнL	Propagation Delay, CL to Q _n			55	ns	Figs. 3-1, 3-16	
AC OPERA	ATING REQUIREMENTS: Vc	c = +5.	0 V, T _A = +2	5° C			
SYMBOL	PARAMETER		54	/54	UNITS	CONDITIONS	
			Min	Max			
t _w (L)	CP Pulse Width LOW		35		ns	Fig. 3-8	
t _w (L)	CL Pulse Width LOW		30		ns	Fig. 3-16	
t _w (H)	PL Pulse Width HIGH		30		ns	Fig. 3-16	

30

0

30

0

Fig. 3-6

Fig. 3-6

Fig. 3-6

Fig. 3-6

ns

ns

ns

ns

Setup Time HIGH, Ds to CP

Hold Time HIGH, Ds to CP

Setup Time LOW, Ds to CP

Hold Time LOW, Ds to CP

ts (H)

t_h (H)

ts (L)

t_h (L)

CONNECTION DIAGRAM PINOUT A

S

Ss.

S∩.

ōz [5

0ү[6 тс[7

GND 8

16 Vcc

15 S3

14 S2

13 MR

12 E_Y

11 CE

10 Ez

9 CP

54/7497 SYNCHRONOUS MODULO-64 BIT RATE MULTIPLIER


DESCRIPTION — The '97 contains a synchronous 6-stage binary counter and six decoding gates that serve to gate the clock through to the output at a sub-multiple of the input frequency. The output pulse rate, relative to the clock frequency, is determined by signals applied to the Select ($S_0 - S_5$) inputs. Both true and complement outputs are available, along with an enable input for each. A Count Enable input and a Terminal Count output are provided for cascading two or more packages. An asynchronous Master Reset input prevents counting and resets the counter.

ORDERING CODE: See Section 9

PKGS OUT		COMMERCIAL GRADE	MILITARY GRADE	PKG
		$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	V _{CC} = +5.0 V ±10%, T _A = -55°C to +125°C	TYPE
Plastic DIP (P)	A	7497PC		9B
Ceramic DIP (D)	А	7497DC	5497DM	7B
Flatpak (F)	A	7497FC	5497FM	4L

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW
S ₀ — S ₅	Rate Select Inputs	1.0/1.0
S₀ — S₅ Ēz	Oz Enable Input (Active LOW)	1.0/1.0
E _Y CE	Oy Enable Input	1.0/1.0
CE	Count Enable Input (Active LOW)	1.0/1.0
CP	Clock Pulse Input (Active Rising Edge)	2.0/2.0
MR	Asynchronous Master Reset Input (Active HIGH)	1.0/1.0
MR Ōz	Gated Clock Output (Active LOW)	10/10
	Complement Output (Active HIGH)	10/10
Oy TC	Terminal Count Output (Active LOW)	10/10



FUNCTIONAL DESCRIPTION — The '97 contains six JK flip-flops connected as a synchronous modulo-64 binary counter. A LOW signal on the Count Enable (\overline{CE}) input permits counting, with all state changes initiated simultaneously by the rising edge of the clock. When the count reaches maximum (63), with all QS HIGH, the Terminal Count (\overline{TC}) output will be LOW if \overline{CE} is LOW. A HIGH signal on Master Reset (MR) resets the flip-flops and prevents counting, although output pulses can still occur if the clock is running, \overline{Ez} is LOW and S5 is HIGH.

The flip-flop outputs are decoded by a 6-wide AND-OR-INVERT gate. Each AND gate also contains the buffered and inverted CP and Z-enable (\overline{E}_Z) functions, as well as one of the Select ($S_0 - S_5$) inputs. The Z output, \overline{O}_Z is normally HIGH and goes LOW when CP and \overline{E}_Z are LOW and any of the AND gates has its other inputs HIGH. The AND gates are enabled by the counter at different times and different rates relative to the clock. For example, the gate to which S_5 is connected is enabled during every other clock period, assuming S_5 is HIGH. Thus, during one complete cycle of the counter (64 clocks) the S_5 gate is enabled 32 times and can therefore gate 32 clocks per cycle to the output. The S4 gate is enabled 16 times per cycle, the S_3 gate 8 times per cycle, etc. The output pulse rate thus depends on the clock rate and which of the $S_0 - S_5$ inputs is HIGH.


 $f_{out} = \underline{m} \bullet f_{in} \\ \hline 64 \\ Where: m = S_5 \bullet 2^5 + S_4 \bullet 2^4 + S_3 \bullet 2^3 + S_2 \bullet 2^2 + S_1 \bullet 2^1 + S_0 \bullet 2^0 \\$

Thus by appropriate choice of signals applied to the $S_0 - S_5$ inputs, the output pulse rate can range from 1/64 to 63/64 of the clock rate, as suggested in the Rate Select Table. There is no output pulse when the counter is in the "all ones" condition. When m is 1, 2, 4, 8, 16 or 32, the output pulses are evenly spaced, assuming that the clock frequency is constant. For any other value of m the output pulses are not evenly spaced, since the pulse train is formed by interleaving pulses passed by two or more of the AND gates. The Pulse Pattern Table indicates the output pattern for several values of m. In each row, a one means that the \overline{O}_Z output will be HIGH during that entire clock period, while a zero means that \overline{O}_Z will be LOW when the clock is LOW in that period. The first column in the output field coincides with the "all zeroes" condition of the counter, while the last column represents the "all ones" condition. The pulse pattern for any particular value of m can be deduced by factoring it into the sum of appropriate powers of two (e.g. 19 = 16 + 2 + 1) and combining the pulses (i.e., the zeroes) shown for each for the relevant powers of two (e.g., for m = 16, 2 and 1).

The Y output O_Y is the complement of \overline{O}_Z and is thus normally LOW. A LOW signal on the Y-enable input, E_Y, disables O_Y. To expand the multiplier to 12-bit rate select, two packages can be cascaded as shown in *Figure a*. Both circuits operate from the basic clock, with the \overline{TC} output of the first acting to enable both counting and the output pulses of the second package. Thus the second counter advances at only 1/64 the rate of the first and a full cycle of the two counters combined requires 4096 clocks. Each rate select input of the first package has 64 times the weight of its counterpart in the second package.

$$f_{out} = \frac{m_1 + m_2}{64 \bullet 64} \bullet f_{in}$$

Combined output pulses are obtained in *Figure a* by letting the Z output of the first circuit act as the Y-enable function for the second, with the interleaved pulses obtained from the Y output of the second package being opposite in phase to the clock.



MODE AND RATE SELECT TABLE (Note 1)

				NPU ⁻	rs						Ουτ	PUT	s	
MR	ĈĒ	Ēz	S5	S4	S3	S2	S1	S ₀	CLOCK PULSES	Εγ	Oy	ōz	TC	NOTES
H L L	X L L	H L L	X L L	X L L	X L L	X L L	X L L	X L H	X 64 64	ннн	L L 1	H H 1	H 1 1	2 3 3
L L L	L L L	L L L	L L L	L L H	L L H L	L H L L	H L L L	L L L	64 64 64 64	H H H H H	2 4 8 16	2 4 8 16	1 1 1 1	3 3 3 3
L L L	L L L	L L L	ннн	L H H L	L H H H	L H H L	L H H L	L H H L	64 64 64 64	H H L H	32 63 H 40	32 63 63 40	1 1 1 1	3 3 4 5

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

NOTES:

 Numerals indicate number of pulses per cycle.
 This is a simplified illustration of the clear function. CP and Ez also affect the logic level of O_Y and Oz. A LOW signal on Ey will cause Oy to remain HIGH.

3. Each rate illustrated assumes $S_0 - S_5$ are constant throughout the cycle; however, these illustrations in no way s. Each rate initistrated assumes $S_0 - S_5$ are conprohibit variable-rate operation. 4. Ey is used to inhibit output Y. 5. f_{out} = m • f_{in} = $\frac{(32 + 8)}{64}$ f_{in} = $\frac{40}{64}$ f_{in} = 0.625 f_{in}

PULSE PATTERN TABLE

m	OUTPUT PULSE PATTERN AT \overline{O}_Z
1	111111111111111111111111111111011111111
2	111111111111111011111111111111111111111
3	111111111111111011111111111111011111111
4	111111101111111111111110111111111111111
5	111111101111111111111111111111111111111
6	111111101111110111111101111111111111111
8	1110111111011111110111111101111111011111
10	1110111111011101110111111101111111011111
12	11101110111011111110111011101111111101110111011101111
14	111011101110111011101110111011111110011100110000
16 20	10111011101110111011101110111011101110
24	1010101110101011110101011101010111010101
24	1010101010101010111010101010101010101010
32	010101

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified) Т 54/74

SYMBOL	PARAMETER				CONDITIONS	
01111202		Min	Мах			
los	Output Short Circuit Current	-18	-55	mA	V _{CC} = Max	
lcc	Power Supply Current		120	mA	V _{CC} = Max All Inputs = 4.5 V	

Τ


Ι

_

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

		54	1/74		CONDITIONS	
SYMBOL	PARAMETER		15 pF 400 Ω			
		Min	Мах	-		
f _{max}	Maximum Clock Frequency	25		MHz	Figs. 3-1, 3-8	
tPLH tPHL	Propagation Delay Ez to Oz		18 23	ns	Figs. 3-1, 3-5	
tpLH tpHL	Propagation Delay Ez to Oy		30 33	ns	Figs. 3-1, 3-4	
tpLH tpHL	Propagation Delay Ey to Oy		14 10	ns	- 1 igo. o 1, o 1	
tpLH tpHL	Propagation Delay S_n to O_Y		23 23	ns	Figs. 3-1, 3-5	
tPLH tPHL	Propagation Delay S_n to \overline{O}_Z		14 14	ns	Figs. 3-1, 3-4	
tPLH tPHL	Propagation Delay CP to O _Y		39 30	ns		
tPLH tPHL	Propagation Delay CP to Ōz		18 26	ns	Figs. 3-1, 3-5	
tPLH tPHL	Propagation Delay CP to TC		30 33	ns	Figs. 3-1, 3-8	
tplH tpHL	Propagation Delay CE to TC		20 21	ns	Figs. 3-1, 3-5	
t _{PLH}	Propagation Delay MR to Oy		36	ns	Figs. 3-1, 3-16	
t _{PHL}	Propagation Delay MR to Ōz		23	ns	i iga. 0- i, 0- i0	

SYMBOL	PARAMETER		54/74	UNITS	CONDITIONS	
		Min	Max	••••••	Conditione	
ts (L)	Setup Time LOW CE to CP Rising	25		ns	Fig. b	
t _h (L)	Hold Time LOW CE to CP Rising	0	t _w CP -10	ns		
t _s (L)	Setup Time LOW CE to CP Falling	0	t _w CP -10	ns	Fig. c	
t _h (L)	Hold Time LOW CE to CP Falling	20	T -10	ns		
t _{inh} (H)	Inhibit Time HIGH CE to CP Falling	10		ns	Fig. b	
t _w (H)	CP Pulse Width HIGH	20		ns	Fig. 3-8	
t _w (H)	MR Pulse Width HIGH	15		ns	Fig. 3-16	










Fig. c

97





DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	54,	/74H	UNITS	CONDITIONS
		Min	Max		
Ιн	Input HIGH Current at CP	0	-1.0	mA	$V_{CC} = Max, V_{CP} = 2.4 V$
lcc	Power Supply Current		38	mA	V _{CC} = Max, V _{CP} = 0 V


AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)


		54/	/74H		CONDITIONS	
SYMBOL	PARAMETER		25 pF 280 Ω	UNITS		
		Min	Max			
fmax	Maximum Clock Frequency	40		MHz	Figs. 3-1, 3-9	
tPLH tPHL	Propagation Delay CP to Q or Q		15 20	ns	Figs. 3-1, 3-9	
tplh tphl	Propagation Delay \overline{S}_D to Q or \overline{Q}		12 20	ns	V _{CP} ≥ 2.0 V Figs. 3-1, 3-10	
tPLH tPHL	Propagation Delay S _D to Q or Q		12 35	ns	V _{CP} ≤ 0.8 V Figs. 3-1, 3-10	


AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = +25^{\circ}\text{ C}$


SYMBOL	PARAMETER	54/	/74H		CONDITIONS	
01		Min	Мах			
ts (H) ts (L)	Setup Time J _n or K _n to \overline{CP}	10 13		ns	- Fig. 3-7	
t _h (H) t _h (L)	Hold Time J_n or K_n to \overline{CP}	0 0		ns		
t _w (H) t _w (L)	CP Pulse Width	10 15		ns	Fig. 3-9	
t _w (L)	S _D Pulse Width LOW	16		ns	Fig. 3-10	


















INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
1, J2, K1, K2	Data Inputs	1.0/1.0	0.5/0.25
P1, CP2	Clock Pulse Inputs (Active Falling Edge)	2.0/2.0	2.0/0.5
$\overline{C}_{D1}, \overline{C}_{D2}$	Direct Clear Inputs (Active LOW)	2.0/2.0	1.5/0.5
$\overline{Q}_1, \overline{Q}_2, \overline{\overline{Q}}_1, \overline{\overline{Q}}_2$	Outputs	20/10	10/5.0
			(2.5)

LOGIC DIAGRAM (one half shown)




DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54	/74	54/	74LS	UNITS	CONDITIONS	
••••••		Min	Max	Min	Мах	•		
lcc	Power Supply Current		40		8.0	mA	V _{CC} = Max, V _{CP} = 0 V	


AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

SYMBOL	PARAMETER	54/74 Ci = 15		54/74LS C _L = 15 pF		UNITS	CONDITIONS
••••••		$R_L = 400$		-			
		Min M	ax M	۸in	Мах		
f _{max}	Maximum Clock Frequency	15		30		MHz	Figs. 3-1, 3-9
tPLH tPHL	Propagation Delay CPn to Qn or Qn	2	5 0		20 30	ns	Figs. 3-1, 3-9
tPLH tPHL	Propagation Delay C _{Dn} to Q _n or Q _n	-	5 0		20 30	ns	Figs. 3-1, 3-10

SYMBOL	PARAMETER	54	54/74		74LS	UNITS	CONDITIONS	
OT ME OL		Min	Мах	Min	Мах			
ts (H)	Setup Time HIGH J_n or K_n to \overline{CP}_n	0		20		ns		
t _h (H)	Hold Time HIGH J_n or K_n to \overline{CP}_n	0		0		ns	Fig. 3-18 ('107)	
t _s (L)	Setup Time LOW J_n or K_n to \overline{CP}_n	0		20		ns	Fig. 3-7 ('LS107)	
t _h (L)	Hold Time LOW J_n or K_n to \overline{CP}_n	0		0		ns		
tw(H) tw(L)	\overline{CP}_n Pulse Width	20 47		13.5 20		ns	Fig. 3-9	
t _w (L)	C _{Dn} Pulse Width LOW	25		25		ns	Fig. 3-10	



*CP Sourcing Current, see DC Characteristics Table



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	54	/74H	UNITS	CONDITIONS
••••••		Min	Max		
Ін	Input HIGH Current at CP	0	-1.0	mA	$V_{CC} = Max, V_{CP} = 2.4 V$
lcc	Power Supply Current		76	mA	$V_{CC} = Max, V_{CP} = 0 V$

AC CHARACTERISTICS: $V_{CC} = +5.0 V$, $T_A = +25^{\circ}C$ (See Section 3 for waveforms and load configurations)


		54/	/74H		
SYMBOL	PARAMETER		25 pF 280 Ω	UNITS	CONDITIONS
		Min	Max		
f _{max}	Maximum Clock Frequency	40		MHz	Figs. 3-1, 3-9
tplH tpHL	Propagation Delay CP to Q _n or Q _n		15 20	ns	Figs. 3-1, 3-9
tplh tphl	Propagation Delay \overline{C}_D or \overline{S}_{Dn} to Q_n or \overline{Q}_n		12 20	ns	V _{CP} = ≥ 2.0 V Figs. 3-1, 3-10
tplh tphl	Propagation Delay Ĉ _D or Ŝ _{Dn} to Q _n or Q̄ _n		12 35	ns	V _{CP} = ≤ 0.8 V Figs. 3-1, 3-10

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ } T_A = +25^{\circ}\text{C}$

SYMBOL	PARAMETER	54,	/74H		CONDITIONS
UTIMBUL		Min	Max		CONDITIONO
t _s (H) t _s (L)	Setup Time J_n or K_n to \overline{CP}	10 13		ns	Fig. 3-7
t _h (H) t _h (L)	Hold Time Jn or Kn to CP	0 0		ns	
t _w (H) t _w (L)	CP Pulse Width	10 15		ns	Fig. 3-9
tw (L)	\overline{C}_D or \overline{S}_{Dn} Pulse Width LOW	16		ns	Fig. 3-10




09					
	LOGIC	DIAGRAM (or	he half show	ר)	
					ā
	ACTERISTICS OVER OPERATING	TEMPERATU 54/74S	JRE RANGE 54/74LS	(unless othe	conditions
STMDUL	FARAMETER	Min Max	Min Max		CONDITIONS
lcc	Power Supply Current	52	8.0	mA	V _{CC} = Max, V _{CP} = 0 V
	ACTERISTICS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} =$	+25° C (See \$		waveforms	and load configurations)
		54/74S	54/74LS		
SYMBOL	PARAMETER	$C_L = 15 \text{ pF}$ $R_L = 280 \Omega$	C _L = 15 pF	UNITS	CONDITIONS
		Min Max	Min Max		
f _{max}	Maximum Clock Frequency	75	30	MHz	Figs. 3-1, 3-8
tplh tphL	Propagation Delay CP_n to Q_n or \overline{Q}_n	9.0 11	25 35	ns	Figs. 3-1, 3-8
tPLH tPHL	Propagation Delay Ĉ _{Dn} or Ŝ _{Dn} to Q _n or Q _n	6.0 12	15 35	ns	V _{CP} ≥ 2.0 V Figs. 3-1, 3-10
tPLH tPHL	Propagation Delay Ĉ _{Dn} or Ŝ _{Dn} to Q _n or Q̄ _n	6.0 12	15 24	ns	V _{CP} ≤ 0.8 V Figs. 3-1, 3-10
	TING REQUIREMENTS: V _{CC} = +5	5.0 V, $T_A = +2$	5° C		
SYMBOL	PARAMETER	54/74S	54/74LS	UNITS	CONDITIONS
		Min Max	Min Max		
t _s (H) t _s (L)	Setup Time J _n or K̄ _n to CP _n	6.0 6.0	18 18	ns	Fig.3-6
t _h (H) t _h (L)	Hold Time J_n or \overline{K}_n to CP_n	0	0	ns	
t _w (H) t _w (L)	CP _n Pulse Width	7.0 6.5	20 13.5	ns	Fig. 3-8
t _w (L)	CDn or SDn Pulse Width LOW	6.0	15	ns	Fig. 3-10



4-153

(2.5)



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	54/	'74S	54/	74LS	UNITS	CONDITIONS
•••••		Min	Max	Min	Мах	••••••	
lcc	Power Supply Current		50		8.0	mA	V _{CC} = Max, V _{CP} = 0 V

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

SYMBOL	PARAMETER	54/74S CL = 15 pF RL = 280 C	CL =	74LS 15 pF	UNITS	CONDITIONS
		Min Max	Min	Мах		
f _{max}	Maximum Clock Frequency	80	30		MHz	Figs. 3-1, 3-9
tplh tphL	Propagation Delay \overline{CP}_n to Q_n or \overline{Q}_n	7.0 7.0		16 24	ns	Figs. 3-1, 3-9
tplh tphl	Propagation Delay Ĉ _{Dn} or Ŝ _{Dn} to Q _n or Qn	7.0 7.0		16 24	ns	Figs. 3-1, 3-10

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = +25^{\circ}\text{C}$

SYMBOL	PARAMETER	54/	/74S	54/7	74LS	UNITS	CONDITIONS	
UTIME OF		Min	Мах	Min	Мах	UNITO		
t _s (H) t _s (L)	Setup Time J _n or K _n to CP _n	7.0 7.0		20 15		ns	Fig. 3-7	
t _h (H) t _h (L)	Hold Time J _n or K _n to CP _n	0 0		0		ns		
t _w (H) t _w (L)	CPn Pulse Width	6.0 6.5		20 15		ns	Fig. 3-9	
t _w (L)	C _{Dn} or S _{Dn} Pulse Width LOW	8.0		15		ns	Fig. 3-10	




Δ

113

4-155

LOGIC DI

LOGIC DIAGRAM (one half shown)



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	54/	74S	54/7	'4LS	UNITS	CONDITIONS
		Min	Max	Min	Мах	•••••	
lcc	Power Supply Current		50		8.0	mA	V _{CC} = Max, V _{CP} = 0 V

AC CHARACTERISTICS: $V_{CC} = +5.0 V$, $T_A = +25^{\circ}C$ (See Section 3 for waveforms and load configurations)

-		54/			4LS		
SYMBOL	PARAMETER		15∣pF 280 Ω		15 pF	UNITS	CONDITIONS
		Min	Мах	Min	Мах		
f _{max}	Maximum Clock Frequency	80		30		MHz	Figs. 3-1, 3-9
tpLH tpHL	Propagation Delay \overline{CP}_n to Q_n or \overline{Q}_n		7.0 7.0		16 24	ns	Figs. 3-1, 3-9
tplh tphl	Propagation Delay S _{Dn} to Q _n or Q _n		7.0 7.0		16 24	ns	Figs. 3-1, 3-10

AC OPERATING REQUIREMENTS: $V_{CC}=+5.0~V,~T_{A}=+25^{\circ}C$

SYMBOL	PARAMETER	54/74S	54/74LS	UNITS	CONDITIONS
OTMBOL		Min Max	Min Max		
t _s (H) t _s (L)	Setup Time Jn or Kn to CPn	7.0 7.0	20 15	ns	Fig. 3-7
t _h (H) t _h (L)	Hold Time Jn or Kn to \overline{CP}_n	0 0	0	ns	
t _w (H) t _w (L)	CP _n Pulse Width	6.0 6.5	20 15	ns	Fig. 3-9
t _w (L)	SDn Pulse Width LOW	8.0	15	ns	Fig. 3-10



4-157

5.0/8.75

25/12.5

2.5/4.375

1.5/0.5

1.5/0.5

10/5.0 (2.5)

Direct Clear Input (Active LOW)

Direct Set Inputs (Active LOW)


Outputs

Cσ

SD1. SD2

Q1, Q2, Q1, Q2

114



121

54/74121 MONOSTABLE MULTIVIBRATOR

DESCRIPTION — The '121 features positive and negative dc level triggering inputs and complementary outputs. Input pin 5 directly activates a Schmitt circuit which provides temperature compensated level detection, increases immunity to positive-going noise and assures jitter-free response to slowly rising triggers.

When triggering occurs, internal feedback latches the circuit, prevents retriggering while the output pulse is in progress and increases immunity to negative-going noise. Noise immunity is typically 1.2 V at the inputs and 1.5 V on Vcc.

Output pulse width stability is primarily a function of the external R_x and C_x chosen for the application. A 2 k Ω internal resistor is provided for optional use where output pulse width stability requirements are less stringent. Maximum duty cycle capability ranges from 67% with a 2 k Ω resistor to 90% with a 40 k Ω resistor. Duty cycles beyond this range tend to reduce the output pulse width. Otherwise, output pulse width follows the relationship:


 $t_w = 0.69 R_X C_X$

ORDERING CODE: See Section 9


	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	OUT	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to} +125^{\circ} \text{ C}$	TYPE
Plastic DIP (P)	A	74121PC		9A
Ceramic DIP (D)	А	74121DC	54121DM	6A
Flatpak (F)	А	74121FC	54121FM	31

INPUT LOADING/FAN-OUT: See Section 3 for U.L.definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW
Ā ₁ , Ā ₂	Trigger Inputs (Active Falling Edge)	1.0/1.0
B	Schmitt Trigger Input (Active Rising Edge)	2.0/2.0
Q, Q	Outputs	20/10



CONNECTION DIAGRAM PINOUT A



V_{CC} = Pin 14 GND = Pin 7 NC = Pins 2,8,12,13

TRIGGERING TRUTH TABLE

 Ā1	NPUTS Ā2 B	RESPONSE
H	к Т	No Trigger
L	К Т	Trigger
X	Г Т	Trigger
	L X X L H H	No Trigger No Trigger Trigger
L	ጊ X	No Trigger
X	ጊ L	No Trigger
H	ጊ H	Trigger

NOTE:

Triggering occurs only when the \overline{Q} output is HIGH (not in timing cycle) and one of the above triggering situations is satisfied. H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		54	/74	UNITS	CONDITIONS	
OTMOOL				Min	Мах		001121110110
V _{T+}	Positive-going Voltage at Ān o			2.0	v	V _{CC} = Min	
V _{T-}	Negative-going Threshold Voltage at Ā _n or B Inputs			0.8		v	V _{CC} = Min
los	Output Short Circuit XM Current XC			-20 -18	-55 -55	mA	V _{CC} = Max
lcc	Power Supply Quiescent State Current Fired State				25 40	mA	V _{CC} = Max

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

		54/	74				
SYMBOL	PARAMETER	C _L = 1	5 pF	UNITS	CONDITIONS		
		Min Max					
tplH	Propagation Delay B to Q	15	55	ns			
t _{PLH}	Propagation Delay \overline{A}_n to Q	25	70	ns	Cx = 80 pF Fig. 3-1, Fig. a		
tPHL .	Propagation Delay B to Q	20	65	ns			
tрнL	Propagation Delay \overline{A}_n to \overline{Q}	30	80	ns			
tw	Pulse Width Using Internal Timing Resistor	70	150	ns	C _X = 80 pF	R _X = Open Fig. 3-1	
tw	Pulse Width with Zero Timing Capacitance	20	50	ns	C _X = 0 pF	Fig. a Pin 9 = Vcc	
tw	Pulse Width Using External	600	800	ns	C _X = 100 pF	R _X = 10 kΩ Pin 9 = Open	
Ŵ	Timing Resistor	6.0	8.0	ms	C _X = 1.0 μF	Fig. 3-1, a	
tHOLD	Minimum Duration of Trigger Pulse		50	ns	C _X = 80 pF, Pin 9 = V _{CC} ,		

SYBMOL	PARAMETE	, L	54	/74	UNITS	CONDITIONS
OTDMOL		Min	Max	00	••••••	
Vr–f	Input Pulse Rise/Fall Slew Rate	@ A _n @ B		1.0 1.0	V/μs V/s	
Rx	External Timing Resistor XC XM		1.4 1.4	40 30	kΩ	
Cx	External Timing Capa	citor	0	1000	μF	
tw	Output Pulse Width			40	sec	Fig. a
	Duty Cycle	XM,XC XM XC	- <u> </u>	67 90 90	%	$R_{X} = 2 k\Omega$ $R_{X} = 30 k\Omega$ $R_{X} = 40 k\Omega$






Fig. a





Trigger Inputs (Active Falling Edge) Trigger Inputs (Active Rising Edge)

Direct Clear Inputs (Active LOW)

Outputs

B1, B2

СD

CONNECTION DIAGRAM

1.0/1.0

2.0/2.0

20/10


TRIGGERING TRUTH TABLE

	IN	RESPONSE			
Ēρ	Ā1	Ā2	B1	B ₂	
L X X H	× と て く	X L X H	X X L H	х х н	No Trigger No Trigger No Trigger Trigger
X X H J	X H L L	X H X X	ר ר ד	L X H H	No Trigger No Trigger Trigger Trigger

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

*Input pins 1 and 2 are logically interchangeable, as are input pins 3 and 4.







Fig. a

SYMBOL	PARAMETER	54	/74	UNITS	CONDITIONS		
STMDUL		Min	Мах		CONDITIONS		
los	Output Short Circuit Current	-10	-40	mA	V _{CC} = Max		
lcc	Power Supply Current		28	mA	V _{CC} = Max		
AC CHARA	ACTERISTICS: V _{CC} = +5.0 V, T _A =			r waveforms a	and load configurations)		
			1/74	4			
SYMBOL	PARAMETER		15 pF 400 Ω	UNITS	CONDITIONS		
		Min	Max				
tPLH	Propagation Delay B to Q		28	ns			
tPLH	Propagation Delay \overline{A}_n to Q		33	ns	$C_{X} = 0 \text{ pF}, \text{R}_{X} = 5 \text{ k}\Omega$		
tphL	Propagation Delay B to Q		36	ns	Fig. 3-1, Fig. a		
tphl	Propagation Delay \overline{A}_n to \overline{Q}		40	ns			
tpLH	Propagation Delay \overline{C}_D to \overline{Q}		40	ns	$C_{X} = 0 pF, R_{X} = 5 k\Omega$		
tphL	Propagation Delay \overline{C}_D to Q		27	ns	Figs. 3-1, 3-10		
t _{w(out)}	Pulse Width at Q with Zero Timing Capacitor		65	ns	$C_X = 0 \text{ pF}, R_X = 5 \text{ k}\Omega$ Fig. 3-1, Fig. a		
t _{w(out)}	Pulse Width with External Timing Components	3.08	3.76	μS	$C_X = 1000 \text{ pF}, R_X = 10 \text{ ks}$ Figs. 3-1, Fig. a		
AC OPERA	TING REQUIREMENTS: V _{CC} = +	5.0 V, T _A = +2	25° C				
SYMBOL	PARAMETER	54	4/74	UNITS	CONDITIONS		
		Min	Max				
tw	Trigger Pulse Width	40		ns	1		
Rx	External Timing Resistor XC		50 25	kΩ	Over Operating V _{CC} and Temperature Range		
Cx	External Timing Capacitor	No Res	strictions	pF]		



54/74123 DUAL RETRIGGERABLE RESETTABLE MULTIVIBRATOR

DESCRIPTION — Each half of the '123 features retriggerable capability, complementary dc level triggering and overriding Direct Clear. When a circuit is in the quasi-stable (delay) state, another trigger applied to the inputs (per the Truth Table) will cause the delay period to start again, without disturbing the outputs. By repeating this process, the output pulse period (Q HIGH, \overline{Q} LOW) can be made as long as desired. Alternatively, a delay period can be terminated at any time by a LOW signal on \overline{C}_D , which also inhibits triggering. An internal connection from \overline{C}_D to the input gate makes it possible to trigger the circuit by a positive-going signal on \overline{C}_D , as shown in the Truth Table. For timing capacitor values greater than 1000 pF, the output pulse width is defined as follows.


 $t_{W}=0.28~R_{X}C_{X}~(1.0~+~0.7/R_{X}) \label{eq:tw}$ Where t_{W} is in ns, R_{X} is in $k\Omega$ and C_{X} is in pF.


ORDERING CODE: See Section 9


,	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS	OUT	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	TYPE	
Plastic DIP (P)	Α	74123PC		9B	
Ceramic DIP (D)	Α	74123DC	54123DM	6B	
Flatpak (F)	Α	74123FC	54123FM	4L	

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW		
Ā1, Ā2	Trigger Inputs (Active Falling Edge)	1.0/1.0		
B1, B2	Trigger Inputs (Active Rising Edge)	1.0/1.0		
B1, B2 CD1, CD2	Direct Clear Inputs (Active LOW)	2.0/2.0		
Q1, Q2	Positive Pulse Output	20/10		
Q 1, Q 2	Negative Pulse Output	20/10		









SYMBOL	PARAMETER	54	/74		CONDITIONS	
	FARAMETER	Min	Max		CONDITIONS	
los	Output Short Circuit Current	-10	-40	mA	V _{CC} = Max	
lcc	Power Supply Current		66	mA	V _{CC} = Max	
	ACTERISTICS: V _{CC} = +5.0 V, T _A =	- T	·····	r waveforms a	and load configurations)	
		54	4/74			
SYMBOL	PARAMETER		15 pF 400 Ω	UNITS	CONDITIONS	
	<u> </u>	Min	Мах			
tPLH	Propagation Delay B to Q		28	ns		
tpLH	Propagation Delay Ā to Q		33	ns	$C_X = 0 pF, R_X = 5 k\Omega$	
tрнL	Propagation Delay B to Q		36	ns	Fig. 3-1, Fig. a	
tPHL	Propagation Delay Ā to Q		40	ns		
tPLH	Propagation Delay C̄Dn to Q̄		40	ns	C _X = 0 pF, R _X = 5 kΩ	
tрнL	Propagation Delay C̄ _{Dn} to Q		27	ns	Figs. 3-1, 3-10	
tw(min)	Pulse Width with Zero Timing Capacitor		65	ns	$C_X = 0 \text{ pF}, R_X = 5 \text{ k}\Omega$ Fig. 3-1, Fig. a	
tw	Pulse Width with External Timing Components	2.76	3.37	μs	C _X = 1000 pF, R _X = 10 kΩ Fig. 3-1, Fig. a	
AC OPER	ATING REQUIREMENTS: V _{CC} = +	-5.0 V, T _A = +2	25° C			
SYMBOL	PARAMETER	54	4/74		CONDITIONS	
		Min	Min Max			
tw	Trigger Pulse Width	40		ns		
Rx	External Timing Resistor XC		50 25	kΩ	Over Operating Temperature Range	
			No Restrictions		1	

									CONNECTION DIAGRAM PINOUT A
54/74125 54LS/74LS125A QUAD BUS BUFFER GATE (With 3-State Outputs) ORDERING CODE: See Section 9 PIN COMMERCIAL GRADE MILITARY GRADE PKG PKGS VCC = +5.0 V ±5% VCC = +5.0 V ±10% PKG									
PKGS	ουτ	$V_{CC} = +5.0 V \pm 5.0 V \pm 5.$		-	-		±10%, +125°(
Plastic DIP (P)	A	74125PC, 74LS125/	APC					9A	TRUTH TABLE
Ceramic DIP (D)	A	74125DC, 74LS125	ADC	54125	DM, 5	4LS1	25ADN	И 6A	
Flatpak (F)	A	74125FC, 74LS125A	NFC	54125	FM, 5	4LS12	25AFM	I 3I	
PINS Inputs Outputs		G/FAN-OUT: See Section 3 for U.L. d 54/74 (U.L.) HIGH/LOW 1.0/1.0 130/10 (50)				H/ 74LS (U.L.) HIGH/LOW 0.5/0.25 65/15 (25)/(7.5)			H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impedance
SYMBOL		PARAMETER		54	/74	54/	74LS	UNITS	S CONDITIONS
Vон	Outpu	ut HIGH Voltage	XM XC XM XC	Min 2.4 2.4	Max	Min 2.4 2.4	Max	v	$\frac{I_{OH} = -2.0 \text{ mA}}{I_{OH} = -5.2 \text{ mA}} V_{CC} = Min,$ $\frac{I_{OH} = -1.0 \text{ mA}}{I_{OH} = -2.6 \text{ mA}} V_{IN} = V_{IH} \text{ or } V_{IL}$
los		ut Short it Current	XM XC	-30 -28	-70 -70		-130 -130	mA	V _{CC} = Max
lcc	Power Supply Current				54 20 mA			mA	Outputs OFF, $V_{IN} = Gnd$ $V_E = 4.5 V$, $V_{CC} = Max$
tPLH tPHL		agation Delay to Output			13 18		15 18	ns	Figs. 3-3, 3-5
tpzh tpzL	Outpu	ut Enable Time			17 25		16 25	ns	Figs. 3-3, 3-11, 3-12
tplz tphz	Outpu	ut Disable Time			8.0 12		25 25	ns	Figs. 3-3, 3-11, 3-12
tphz		DISADIE TIME	; AC lim	its apply		+25° C			

						2			CONNECTION DIAGRAM PINOUT A
ORDERING		54/7 54LS/7 QUAD BUS E (With 3-Sta E: See Section 9	4LS	6126 ER (GAT	Ē			
PKGS	PIN	COMMERCIAL G	5%,	Vcc	; = +5	5.0 V :	RADE ±10%,	- PKG	GND 7 80
Plastic DIP (P)	A	$T_A = 0^{\circ}C \text{ to } +70^{\circ}$ 74126PC, 74LS126		IA =	-55°	C to +	⊦125° (9A	TRUTH TABLE
Ceramic DIP (D)	A	74126DC, 74LS126	DC	54126DM, 54LS126DM				6A	
Flatpak (F)	A	74126FC, 74LS126F	⁼C	54126F	M, 54	4LS12	26FM	31	
INPUT LOA PINS Inputs Outputs		DING/FAN-OUT: See Section 3 54/74 (U.L.) HIGH/LOW 1.0/1.0 130/10 (50)			for U.L. definitions 54/74LS (U.L.) HIGH/LOW 0.5/0.25 65/15 (25)/(7.5)				H = HIGH Voltage Level L = LOW Voltage Level X = Inmaterial Z = High Impedance
DC AND A SYMBOL		RACTERISTICS: Se	e Sect	54	/ 74 Max		74LS Max	UNITS	S CONDITIONS
			XM XC XM XC	54	/ 74 Max		74LS Max	UNITS	S CONDITIONS I_OH = -2.0 mA I_OH = -5.2 mA I_OH = -1.0 mA V_IN = V_IH or V I_OH = -2.6 mA
SYMBOL	Outpu	PARAMETER	XM XC XM	54, Min 2.4		Min 2.4 2.4 -30			<u>IOH = -2.0 mA</u> <u>IOH = -5.2 mA</u> IOH = -1.0 mA VIN = VIH or V
SYMBOL Voн	Outpu Outpu Circu	PARAMETER ut HIGH Voltage ut Short	XM XC XM XC XM	54, Min 2.4 2.4 -30	Max -70	Min 2.4 2.4 -30	Max -130	v	$\frac{I_{OH} = -2.0 \text{ mA}}{I_{OH} = -5.2 \text{ mA}} V_{CC} = Min$ $I_{OH} = -1.0 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V$ $I_{OH} = -2.6 \text{ mA}$ $V_{CC} = Max$
SYMBOL Voн los	Outpu Outpu Circu Powe	PARAMETER ut HIGH Voltage ut Short it Current	XM XC XM XC XM	54, Min 2.4 2.4 -30	Max -70 -70	Min 2.4 2.4 -30	Max -130 -130 24	V mA	$\frac{I_{OH} = -2.0 \text{ mA}}{I_{OH} = -5.2 \text{ mA}}$ $\frac{I_{OH} = -5.2 \text{ mA}}{I_{OH} = -1.0 \text{ mA}}$ $V_{IN} = V_{IH} \text{ or } V$ $I_{OH} = -2.6 \text{ mA}$ $V_{CC} = Max$ $\frac{V_{CC} = Max}{V_{CC} = 4.5 \text{ V}}$ $V_{CC} = Ma$
SYMBOL Voн los lcc tplh	Outpu Outpu Circu Powe Propa Data	PARAMETER ut HIGH Voltage ut Short it Current r Supply Current agation Delay	XM XC XM XC XM	54, Min 2.4 2.4 -30	Max -70 -70 62 13	Min 2.4 2.4 -30	Max -130 -130 24 20 15	V mA mA	$\begin{tabular}{ l l l l l l l l l l l l l l l l l l l$

							CON	PINOUT A
		545	4/7413 S/74S ⁻	132				
		54LS	5/74LS	S132				
			D 2-IN					
		HMITT TR		NAND	GATE		[]	14 Vcc
ORDERIN	G COD	E: See Section			RY GRADE		2	
PKGS	PIN OUT	$V_{CC} = +5.0$ $T_A = 0^{\circ}C t$) V ±5%,	Vcc = +!	5.0 V ±10% C to +125°	PKG	3	
Plastic DIP (P)	А	74132PC, 74S ⁻ 74LS132PC	132PC			9A	5	
Ceramic DIP (D)	A	74132DC, 74S 74LS132DC	132DC	54132DM, 5 54LS132DN		6A	GND 7	B
Flatpak (F)	. A	74132FC, 74S1 74LS132FC	32FC	54132FM, 5 54LS132FM		31		
INPUT LO	ADING	/FAN-OUT: See	Section 3	for U.L. defi	ntions			
PINS		4/74 (U.L.) IIGH/LOW		s (U.L.) I/LOW	54/74LS HIGH/	• •		
Inputs Outputs		1.0/0.75 20/10		5/1.25 5/12.5		/5.0		
	1					(2.5)		
DC AND A		RACTERISTIC	S: See Sect	tion 3*		(2.5)		
DC AND A		RACTERISTIC		54/74	54/74S	54/74LS	UNITS	CONDITIONS
	Positi			T	54/74S	54/74LS Min Max	UNITS V	CONDITIONS V _{CC} = +5.0 V
SYMBOL	Positi Thres Negat	PARAMETE		54/74 Min Max	54/74S Min Max	54/74LS Min Max		
SYMBOL V _{T+}	Positi Thres Negat Thres	PARAMETE ve-going hold Voltage tive-going		54/74 Min Max 1.5 2.0	54/74S Min Max 1.6 1.9	54/74LS Min Max 1.4 1.9	v	V _{CC} = +5.0 V
SYMBOL V _{T+} V _{T-}	Positi Thres Negat Thres Hyste Input	PARAMETE ve-going hold Voltage tive-going hold Voltage	R	54/74 Min Max 1.5 2.0 0.6 1.1	54/74S Min Max 1.6 1.9 1.1 1.4	54/74LS Min Max 1.4 1.9 0.5 1.0	v v	V _{CC} = +5.0 V V _{CC} = +5.0 V
SYMBOL V _{T+} V _{T-} V _{T+} - V _{T-}	Positi Thres Negat Thres Hyste Input going Input	PARAMETE ve-going hold Voltage tive-going hold Voltage resis Voltage Current at Posi	ER itive-	54/74 Min Max 1.5 2.0 0.6 1.1 0.4	54/74S Min Max 1.6 1.9 1.1 1.4 0.2	54/74LS Min Max 1.4 1.9 0.5 1.0 0.4	V V V	V _{CC} = +5.0 V V _{CC} = +5.0 V V _{CC} = +5.0 V
SYMBOL VT+ VT- VT- VT+ - VT- IT+	Positi Thres Negat Thres Hyste Input going	PARAMETE ve-going hold Voltage tive-going hold Voltage resis Voltage Current at Posi Threshold Current at Neg	itive- ative-	54/74 Min Max 1.5 2.0 0.6 1.1 0.4 -0.43**	54/74S Min Max 1.6 1.9 1.1 1.4 0.2 -0.9 **	54/74LS Min Max 1.4 1.9 0.5 1.0 0.4 -0.14**	V V V mA	$V_{CC} = +5.0 V$ $V_{CC} = +5.0 V$ $V_{CC} = +5.0 V$ $V_{CC} = +5.0 V$, $V_{IN} = V_{T+}$
SYMBOL VT+ VT- VT- VT+ IT+ IT-	Positi Thres Negat Thres Hyste Input going Outpu	PARAMETE ve-going hold Voltage tive-going hold Voltage resis Voltage Current at Posi Threshold Current at Neg Threshold	itive- ative- Current	54/74 Min Max 1.5 2.0 0.6 1.1 0.4 -0.43** -0.56**	54/74S Min Max 1.6 1.9 1.1 1.4 0.2 -0.9 **	54/74LS Min Max 1.4 1.9 0.5 1.0 0.4 -0.14**	V V MA mA	$V_{CC} = +5.0 V$ $V_{CC} = +5.0 V$ $V_{CC} = +5.0 V$ $V_{CC} = +5.0 V, V_{IN} = V_{T+}$ $V_{CC} = +5.0 V, V_{IN} = V_{T-}$

CONNECTION DIAGRAM

4

4-171

					CONNECTION DIAGRAM PINOUT A
		54S/74S 54LS/74L 13-INPUT NAN	S133		
ORDERIN	G COD	E: See Section 9	.		
	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS	Ουτ	V _{CC} = +5.0 V ±5%, T _A = 0°C to +70°C	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C to +125^{\circ}C$	ТҮРЕ	2
Plastic DIP (P)	A	74S133PC, 74LS133PC		9В	4
Ceramic DIP (D)	A	74S133DC, 74LS133DC	54S133DM, 54LS133DM	6B	
Flatpak (F)	A	74S133FC, 74LS133FC	54S133FM, 54LS133FM	4L	GND 8
INPUT LO	ADING	/FAN-OUT: See Section 3	for U.L. definitions		
PINS		54/74S (U.L.)	54/74LS (U.L.)		

PINS	54/74S (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
Inputs	1.25/1.25	0.5/0.25
Outputs	25/12.5	10/5.0
		(2.5)

DC AND AC CHARACTERISTICS: See Section 3*

SYMBOL	PARAMETER	54/74S 54/		/74LS	UNITS	CONDITIONS		
		Min Ma	x Mir	n Max	1			
Іссн	Power Supply Current	5.	C	0.5	mA	V _{IN} = Gnd	Vcc = Max	
		1	D	1.1		V _{IN} = Open	VCC IMAX	
tPLH tPHL	Propagation Delay	6. 7.		15 38	ns	Figs. 3-1, 3-4		

*DC limits apply over operating temperature range; AC limits apply at $T_A = +25^{\circ}$ C and $V_{CC} = +5.0$ V.


								134
								CONNECTION DIAGRAM PINOUT A
			54S/7	7/01	24			
					-			
					D GATE			16 V _{CC}
		(W	/ith 3-St	ate Ou	utputs)			
ORDERIN		E. Coo Co	ation 0					
		r	ERCIAL G	RADE	MILITA	RY GRADE	DKO	GND 8 9
PKGS	PIN OUT		= +5.0 V ± 0° C to +7			5.0 V ±10%, C to +125°		TRUTH TABLE
Plastic DIP (P)	A	74S134P	с				9B	
Ceramic DIP (D)	A	74S134D	с		54S134DM		6B	INPUTS OUTPUTS
Flatpak (F)	A	74S134F	с		54S134FM		4L	AH L L
								Any In LOW L H XX H Z
INPUT LO	ADING	/FAN-OU	T: See Se	ction 3 f	or U.L. defi	nitions	·····	H = HIGH Voltage Level L = LOW Voltage Level
PINS			s (U.L.) I/LOW					X = Immaterial Z = High Impedance
Inputs Outputs			/1.25 /12.5					
				_				
				ee Secti		/745		
SYMBOL		PARA	METER		Min	Мах	ÚNITS	CONDITIONS
Vон	Outpu	ut HIGH V	oltage	XM XC	2.4 2.4		v	$\begin{tabular}{c} $I_{OH} = -2.0 $ mA$ & $V_{CC} = Min$ \\ \hline $I_{OH} = -6.5 $ mA$ & $V_{IN} = 0.8 $ V$ \\ \end{tabular}$
Icc	Powe Curre	r Supply nt	Outputs Output Outpu			13 16 25	mA	$\label{eq:VIN} \begin{array}{c} V_{\text{IN}} = 0 \ V, \ V \overline{\text{E}} = 0 \ V \\ \hline V_{\text{IN}} = 5.0 \ V, \ V \overline{\text{E}} = 0 \ V \\ \hline V_{\text{IN}} = 5.0 \ V, \ V \overline{\text{E}} = 5.0 \ V \end{array} \qquad \qquad$
tPLH tPHL		igation De to Output			2.0 2.0	6.0 7.5	ns	Figs. 3-3, 3-4
tpzh tpzL	Outpu	ut Enable	Time			19.5 21	ns	Figs. 3-3, 3-11, 3-12
tphz tplz	Outpu	ut Disable	Time			8.5 14	ns	Figs. 3-3, 3-11, 3-12

*DC limits apply over operating temperature range; AC limits apply at T_{A} = +25°C and V_{CC} = +5.0 V.

4-173

4

100							
					COI		ON DIAGRAM OUT A
ORDERING		54S/74S AD EXCLUSIVE-C E: See Section 9			A [] B [2 Y [3 C [4		
	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG	6		5
PKGS	ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C} \text{ to} +125^{\circ}\text{C}$	TYPE	GND [8	₽Ţ.	
Plastic DIP (P)	A	74S135PC		9B		٦	
Ceramic DIP (D)	A	74S135DC	54S135DM	6B		INPUTS	OUTPUT
Flatpak (F)	A	74S135FC	54S135FM	4L	A L	B C	
<u>,</u>			· ·		L H H	H L L L H L	H
INPUT LO	ADING	/FAN-OUT: See Section 3	for U.L. definitions				



16	L	L	L.
L	н	L	н
н	L	L	н
н	н	L	L
L	L	н	н
L	н	н	L
н	L	н	L
 н	н	н	н
H = HI	GH Vo	Itage L	.evel
L = LC			


INF

PINS	54/74S (U.L.) HIGH/LOW	L H H	H L H
Inputs Outputs	1.25/1.25 25/12.5	H = HI L = LO	

DC AND AC CHARACTERISTICS: See Section 3*

SYMBOL	PARAMETER	54/7	4S	UNITS	CONDITIONS	
UTINDUE		Min	Max			
lcc	Power Supply Current		99	mA	V _{CC} = Max, V _{IN} = Gnd	
tPLH tPHL	Propagation Delay from A or B to Y		13 10	ns	A or B = L, C = L Fig. 3-1, 3-5	
tPLH tPHL	Propagation Delay from A or B to Y		12 13.5	ns	A or B = H, C = L Fig. 3-1, 3-4	
tPLH tPHL	Propagation Delay from A or B to Y		13 10	ns	A or B = L, C = H Fig. 3-1, 3-4	
tPLH tPHL	Propagation Delay from A or B to Y		12 13	ns	A or B = H, C = H Fig. 3-1, 3-5	
tPLH tPHL	Propagation Delay from C to Y		12 12	ns	A = B, Fig. 3-1, 3-5	
tPLH tPHL	Propagation Delay from C to Y		11.5 12	ns	A ≠ B, Fig. 3-1, 3-4	


*DC limits apply over operating temperature range; AC limits apply at $T_A = +25^{\circ}$ C and $V_{CC} = +5.0$ V.



*DC limits apply over operating temperature range; AC limits apply at $T_A = +25^{\circ}$ C and $V_{CC} = +5.0$ V.

**OC-Open Collector

4




TRUTH TABLE

		INP	UTS						ουτ	PUT	s		
LE	Ēı	E2	A ₀	A ₁	A ₂	ō,	Ō1	Ō2	Ō₃	ō₄	Ō5	\overline{O}_6	ō7
н	L	Н	х	Х	Х				ST.	ABLE	Ξ		
X	н	X	х	Х	Х	н	н	н	н	н	н	н	н
X	х	L	х	х	х	н	н	н	н	н	н	н	Н
L	L	н	L	L	L	L	н	н	н	н	н	н	н
L	L	н	н	L	L	н	L	н	н	н	н	н	н
L	L	н	L	н	L	н	н	L	н	н	н	н	н
L	L	н	н	н	L	Ĥ	н	н	L	н	н	н	н
L	L	н	L	L	н	н	н	н	н	L	н	н	н
L	L	н	н	L	н	н	н	н	Н	н	L	н	н
L	L	н	L	н	н	н	н	н	н	н	н	L	н
L	L	н	н	н	н	н	н	н	н	н	н	Н	L

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial


LOGIC DIAGRAM



FUNCTIONAL DESCRIPTION — The 'S137 is a very high speed 1-of-8 decoder/demultiplexer fabricated with the Schottky barrier diode process. The decoder accepts three binary weighted inputs (A_0 , A_1 , A_2) and when enabled provides eight mutually exclusive active LOW outputs ($\overline{O}_0 - \overline{O}_7$). The 'S137 also features a 3-bit latch on the Address inputs. The device functions as a 1-of-8 decoder (same as 'S138) when the Latch Enable (\overline{LE}) is LOW. When \overline{LE} is HIGH, the address present one setup time prior to the LOW-to-HIGH transition of \overline{LE} will be stored in the address latches and the outputs will not be affected by further address changes. The output enable control is an AND gate comprised of one active LOW input (\overline{E}_1) and one active HIGH input (E_2). All outputs are HIGH unless the enable inputs ($\overline{E_1} \cdot E_2$) are in their true (active) state.


A non-overlapping decoder with edge-triggered address inputs can be easily implemented by tying the Latch Enable input \overline{LE} to the active HIGH Enable input ($\underline{E_2}$). When this input ($\overline{LE} \bullet \underline{E_2}$) is LOW, all outputs are forced HIGH and a new address enters the latches. When the $\overline{LE} \bullet \underline{E_2}$ input goes HIGH, the address is stored in the latches and the corresponding output gate is enabled (goes LOW). In this configuration, the address must be stable only one setup time prior to the LOW-to-HIGH transition of the $\overline{LE} \bullet \underline{E_2}$ input. The addressed output remains active LOW as long as the ($\overline{LE} \bullet \underline{E_2}$) input remains HIGH, even if the address changes. Data or control information can thus be strobed into the 'S137 from very noisy or bus oriented systems using a LOW pulse width equal to the minimum latch enable pulse width tw(L).

The multiple enable inputs along with the address latches allows easy expansion to a 1-of-64 decoder with nonoverlapping outputs (see *Figure a*).



SYMBOL	PARAMETER	54/	74S	UNITS	CONDITIONS	
01111201		Min	Max]		
lcc	Power Supply Current		95	mA	V _{CC} = Max	
AC CHAR	CTERISTICS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = -2000 \text{ V}$	+25° C (See S		r waveforms a	and load configuratior	
SYMBOL	PARAMETER	C _L = R _L =	15 pF 280 Ω	UNITS	CONDITIONS	
		Min	Max			
tPLH tPHL	Propagation Delay A_n to \overline{O}_n		12 20	ns	Figs. 3-1, 3-20	
tPLH tPHL	Propagation Delay Ē1 to Ōn		10 12	ns	Figs. 3-1, 3-5	
tPLH tPHL	Propagation Delay E ₂ to O _n		12 12	ns	Figs. 3-1, 3-4	
tPLH	Propagation Delay LE to Ō _n		12 20	ns	Figs. 3-1, 3-9	

SYMBOL	PARAMETER	54/	'74S	UNITS	CONDITIONS	
		Min	Max			
ts (H)	Setup Time HIGH An to LE	4.5		ns	Fig. 3-13	
t _h (H)	Hold Time HIGH An to LE	Hold Time HIGH An to LE 0 ns		ns		
t _s (L)	Setup Time LOW A_n to \overline{LE}	6.5	<u> </u>	ns	Fig. 3-13	
t _h (L)	Hold Time LOW An to LE	0		ns		
t _w (L)	LE Pulse Width LOW	7.0		ns	Fig. 3-21	



FUNCTIONAL DESCRIPTION — The '138 is a high speed 1-of-8 decoder/demultiplexer fabricated with the low power Schottky barrrier diode process. The decoder accepts three binary weighted inputs (A₀, A₁, A₂) and when enabled provides eight mutually exclusive active LOW outputs ($\overline{O}_0 - \overline{O}_7$). The '138 features three Enable inputs, two active LOW(\overline{E}_1 , \overline{E}_2) and one active HIGH(E₃). All outputs will be HIGH unless \overline{E}_1 and \overline{E}_2 are LOW and E₃ is HIGH. This multiple enable function allows easy parallel expansion of the device to a 1-of-32(5 lines to 32 lines) decoder with just four '138 devices and one inverter. (See *Figure a.*) The '138 can be used as an 8-output demultiplexer by using one of the active LOW Enable inputs as the data input and the other Enable inputs as strobes. The Enable inputs which are not used must be permanently tied to their appropriate active HIGH or active LOW state.

	INPUTS							ουι	PUT	s			
Ē1	Ē2	Eз	Ao	A1	A2	ō0	ōı	Ō2	Ō3	ō₄	Ō5	\overline{O}_6	Ō7
H X X	X H X	ХХL	X X X	X X X	X X X	H H H	H H H	H H H	H H H	H H H	H H H	H H H	H H H
	L L L	ннн	L H L H	L L H H	L L L	L H H	H L H H	H H L H	H H H L	ннн	ннн	нннн	нннн
	L L L	тттт	L H L H	L L H H	ннн	ннн	ннн	ннн	H H H H	L H H H	H L H H	H H L H	H H H L


TRUTH TABLE


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial







16 Vcc

15 Ēb 14 **A**0b

13 A1b

12 OOb

11 0_{1b}

9 0_{3b}

CONNECTION DIAGRAM

Ē_a 1

A0a 2

A1a 3

00a 4

03a 7




DESCRIPTION — The '139 is a high speed dual 1-of-4 decoder/demultiplexer. The device has two independent decoders, each accepting two inputs and providing four mutually exclusive active LOW outputs. Each decoder has an active LOW Enable input which can be used as a data input for a 4-output demultiplexer. Each half of the '139 can be used as a function generator providing all four minterms of two variables. The '139 is fabricated with the Schottky barrier diode process for high speed.

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- TWO COMPLETELY INDEPENDENT 1-OF-4 DECODERS
- ACTIVE LOW MUTUALLY EXCLUSIVE OUTPUTS


COMMERCIAL GRADE MILITARY GRADE PIN PKG PKGS $V_{CC} = +5.0 V \pm 5\%$. $V_{CC} = +5.0 V \pm 10\%$. OUT TYPE $T_A = 0^\circ C$ to $+70^\circ C$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ Plastic Α 74S139PC, 74LS139PC 9B DIP (P) Ceramic Α 74S139DC, 74LS139DC 54S139DM, 54LS139DM 6B DIP (D) Flatpak Α 74S139FC, 74LS139FC 54S139FM, 54LS139FM 4L (F)

ORDERING CODE: See Section 9



PIN NAMES	DESCRIPTION	54/74S (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
$ \begin{array}{c} A_0, \ A_1 \\ \overline{E} \\ \overline{O}_0 - \overline{O}_3 \end{array} $	Address Inputs Enable Input (Active LOW) Outputs (Active LOW)	1.25/1.25 1.25/1.25 25/12.5	0.5/0.25 0.5/0.25 10/5.0 (2.5)

4



LOGIC SYMBOL



FUNCTIONAL DESCRIPTION — The '139 is a high speed dual 1-of-4 decoder/demultiplexer fabricated with the Schottky barrier diode process. The device has two independent decoders, each of which accepts two binary weighted inputs (A₀, A₁) and provides four mutually exclusive active LOW outputs ($\overline{O}_0 - \overline{O}_3$). Each decoder has an active LOW enable (\overline{E}). When \overline{E} is HIGH all outputs are forced HIGH. The enable can be used as the data input for a 4-output demultiplexer application. Each half of the '139 generates all four minterms of two variables. These four minterms are useful in some applications, replacing multiple gate functions as shown in *Figure* a, and thereby reducing the number of packages required in a logic network.

TRUTH TABLE

IN	IPUT	S	(OUTR	PUTS	
Ē	A ₀	A1	ō0	Ō1	Ō2	Ō₃
н	х	Х	н	н	Н	н
L	L	L	L	н	н	н
L	н	L	н	L	н	н
L	L	H	н	н	L	н
L	н	н	н	Н	н	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial





Fig. a



LOGIC DIAGRAM

	ACTERISTICS OVER OPERATING	темр	ERATL			(unless othe	
SYMBOL	PARAMETER	T	4LS	1	745	UNITS	CONDITIONS
STWDUL		Min	Max	Min	Max	UNITS	CONDITIONS
lcc	Power Supply Current		11		90	mA	V _{CC} = Max
AC CHARA	ACTERISTICS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} =$	r	(See 5	T	n 3 for 74S	waveforms	and load configurations)
SYMBOL	PARAMETER		463 15 pF	CL =		UNITS	CONDITIONS
		Min	Мах	Min	Max		
tpLH tpHL	Propagation Delay A ₀ or A ₁ to O _n		18 27		12 12	ns	Figs. 3-1, 3-4, 3-5


AC CHARACTERIST

		54/74LS		54/74S				
SYMBOL	PARAMETER		15 pF	CL = RL =	15 pF 280 Ω	UNITS	CONDITIONS	
		Min	Мах	Min	Max			
tPLH tPHL	Propagation Delay A_0 or A_1 to \overline{O}_n		18 27		12 12	ns	Figs. 3-1, 3-4, 3-5	
tPLH tPHL	Propagation Delay Ē to Ōn		15 24		8.0 10	ns	Figs. 3-1, 3-5	

ORDERING CODE: See Section 9

CONNECTION DIAGRAM **PINOUT A** 54S/74S140 **DUAL 4-INPUT NAND LINE DRIVER** 11

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	Ουτ	$V_{CC} = +5.0 V \pm 5\%,$ T _A = 0°C to +70°C	V _{CC} = +5.0 V ±10%, T _A = -55°C to +125°C	TYPE
Plastic DIP (P)	A	74S140PC	-	9A
Ceramic DIP (D)	A	74S140DC	54S140DM	6A
Flatpak (F)	A	74S140FC	54S140FM	31




INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PINS	54/74S (U.L.) HIGH/LOW	
Inputs Outputs	2.5/2.5 75/37.5	


DC AND AC CHARACTERISTICS: See Section 3*

SYMBOL	PARAMETER	54/	/74S	UNITS	CONDITIONS	
01mbol		Min	Max			
Vон	Output HIGH Voltage	2.0		v	$\label{eq:Vcc} \begin{array}{l} V_{CC} = Min, V_{IN} = 0.5 \ V, \\ R_0 = 50 \ \Omega \ to \ Gnd \end{array}$	
Vol	Output LOW Voltage		0.5	v	$V_{CC} = Min, I_{OL} = 60 mA$ $V_{IN} = 2.0 V$	
los	Output Short Circuit Current	-50	-225	mA	V _{CC} = Max, V _{OUT} = 0 V	
Іссн Ісс∟	Power Supply Current		18 44	mA	$\begin{tabular}{c} V_{IN} = Gnd \\ \hline V_{IN} = Open \end{tabular} V_{CC} = Max \end{tabular}$	
tPLH tPHL	Propagation Delay		6.5 6.5	ns	Figs. 3-1, 3-4	

*DC limits apply over operating temperature range; AC limits apply at $T_A = +25^{\circ}$ C and $V_{CC} = +5.0$ V.



*OC-Open Collector



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	74XX		UNITS	CONDITIONS	
01111202		Min	Max		CONDITIONS	
Vol	Output LOW Voltage		2.5	v	$V_{CC} = Min$ $I_O = 7.0 mA$	
Vон	Output HIGH Voltage (for Input Counts 0 thru 9)	60		v	$V_{CC} = Max$ $I_O = 0.5 mA$	
юн	Output HIGH Current		50	μΑ	$V_{CC} = Max$ $V_{O} = 55 V$	
Іон	Output HIGH Current (for Input Counts 10 thru 15)		5.0 15	μΑ	$\begin{array}{c c} T_A = 55^{\circ}C & V_{CC} = Max \\ \hline T_A = 70^{\circ}C & V_O = 30 V \\ \end{array}$	
lcc	Power Supply Current		25	mA	V _{CC} = Max All Inputs = Gnd	

CONNECTION DIAGRAM PINOUT A

54/74145 1-OF-10 DECODER/DRIVER

(With Open-Collector Outputs)

DESCRIPTION — The '145 decoder/drivers are designed to accept BCD inputs and provide appropriate outputs to drive 7-segment numerical displays. All outputs remain OFF for all invalid binary input conditions. These devices are designed for use as indicator/relay drivers or as open-collector logic circuit drivers. Each of the high breakdown (15 V) output transistors will sink up to 80 mA of current.

- OPEN-COLLECTOR OUTPUTS
- 80 mA CURRENT SINKING
- 15 V GUARANTEED BREAKDOWN

ORDERING CODE: See Section 9


	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	Ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ} C \text{ to } +70^{\circ} C$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to} + 125^{\circ} \text{ C}$	TYPE
Plastic DIP (P)	А	74145PC		9B
Ceramic DIP (D)	А	74145DC	54145DM	7B
Flatpak (F)	Α	74145FC	54145FM	4L


INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW
	BCD Inputs Outputs (Active LOW)	1.0/1.0 OC*/12.5

*OC-Open Collector

LOGIC SYMBOL






<u>145</u>

INPUTS OUTPUTS Ō₁ ō₄ Ō7 Ō₀ Ō2 Ō3 Ō5 \overline{O}_6 \overline{O}_8 ō₀ A₀ A₁ A₂ Аз L L н н Н н н н н L L L н н н Ł н н н н н н L L L н н н н L н L Н н н н н н н L L н н н L L н н н L н н н н н н L L н L н н н н L н Ή н н н н н н н н н н н Н L н н L L L н н L н н н н н н L н н н Н н н L н н н н н н н L н н н н L н н н н н н н н L L L н L L н н н н н н н н н н L L н L н н н н н н н н н н н н Н н H, н н н н н н н н L н L L н н н н н н н н н н Н н н н н н н н Н н н н н н L н L н

TRUTH TABLE

H = HIGH Voltage Level L = LOW Voltage Level

LOGIC DIAGRAM



SYMBOL	PARAMETER	54	/74	UNITS	CONDITIONS	
		Min	Max			
Vol	Output LOW Voltage			0.9	v	V _{CC} = Min, I _{OL} = 80 mA
Іон	Output HIGH Current			250	μA	V _{CC} = Max, V _{OH} = 15 V
	Power Supply Current	хс		70	mA	Vcc = Max. Vin = Gnd
		ХМ		62		

AC CHARACTERISTICS: $V_{CC} = +5.0 V$, $T_A = +25^{\circ}C$ (See Section 3 for waveforms and load configurations)

SYMBOL	PARAMETER	54/74 C _L = 15 pF R _L = 100 Ω		UNITS	CONDITIONS
		Min	Мах		
tplh tphL	Propagation Delay A_n to \overline{O}_n		50 50	ns	Figs. 3-2, 3-20

CONNECTION DIAGRAM

54/74150

16-INPUT MULTIPLEXER

DESCRIPTION — Signals applied to the Select $(S_0 - S_3)$ inputs determine which of the data inputs $(I_0 - I_{15})$ is routed through to the output. Data from the selected input appears at the output (\overline{Z}) in inverted form. When the active-LOW Enable input is HIGH, the output will be HIGH, regardless of other input conditions.

ORDERING CODE: See Section 9


	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS OUT		$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C to +70^{\circ}C$	ТҮРЕ
Plastic DIP (P)	A	74150PC		9N
Ceramic DIP (D)	A	74150DC	54150DM	6N
Flatpak (F)	A	74150FC	54150FM	4M


PINOUT A 24 Vcc 17 1 23 I8 2 22 I9 21 110 4 20 111 13 5 **19** 1₁₂ 12 6 18 I13 11 7 17 114 Io 8 Ē 9 16 I15 Ž 10 15 S₀ 14 S1 S3 11 13 S2 GND 12

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW
lo — l15	Data Inputs	1.0/1.0
lo — l15 So — S3	Select Inputs	1.0/1.0
Ē	Enable Input (Active LOW)	1.0/1.0
Z	Inverted Data Output	20/10

LOGIC SYMBOL





TRUTH TABLE

	I	NPU.	тs		OUTPUT	
S ₃	S ₂	S1	S ₀	Ē	Z	
Х L L . H H H H	Х L L . Н Н Н Н	X L L H • L L H H	X L H L • L H L H	H L L	H To T1 T2 T12 T13 T14 T15	H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	54	/74	UNITS	CONDITIONS		
			Min Max				
los	Output Short Circuit Current	XM XC	-20 -18	-55 -55	mA	V _{CC} = Max	
lcc	Power Supply Current			68	mA	$V_{CC} = Max, V_{IN} = 4.5 V$	

AC CHARACTERISTICS: $V_{CC} = +5.0$ V, $T_A = +25^{\circ}C$ (See Section 3 for waveforms and load configurations)

		54	/74		<u>.</u>	
SYMBOL	PARAMETER		$\begin{array}{rcl} C_L &=& 15 \ pF \\ R_L &=& 400 \ \Omega \end{array}$		CONDITIONS	
		Min	Max			
tPLH tPHL	Propagation Delay S_n to \overline{Z} , 3 Levels		35 33	ns	Figs. 3-1, 3-20	
tpLH tpHL	Propagation Delay I _n to Z		20 14	ns	Figs. 3-1, 3-4	
tPLH tPHL	Propagation Delay E to Z		24 30	ns	Figs. 3-1, 3-5	

Δ

54/74151A 54S/74S151 54LS/74LS151 8-INPUT MULTIPLEXER



DESCRIPTION — The '151 is a high speed 8-input digital multiplexer. It provides in one package, the ability to select one line of data from up to eight sources. The '151 can be used as a universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided.

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	РКС
PKGS	оит	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to} +125^{\circ} \text{ C}$	TYPE
Plastic DIP (P)	A	74151APC, 74S151PC 74LS151PC		9B
Ceramic DIP (D)	A	74151ADC, 74S151DC 74LS151DC	54151ADM, 54S151DM 54LS151DM	6B
Flatpak (F)	A	74151AFC, 74S151FC 74LS151FC	54151AFM, 54S151FM 54LS151FM	4L

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74S (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
lo — I7 So — S2 Ē Z	Data Inputs Select Inputs Enable Input (Active LOW) Data Output	1.0/1.0 1.0/1.0 1.0/1.0 20/10	1.25/1.25 1.25/1.25 1.25/1.25 25/12.5	0.5/0.25 0.5/0.25 0.5/0.25 10/5.0 (2.5)
Z	Inverted Data Output	20/10	25/12.5	10/5.0 (2.5)

FUNCTIONAL DESCRIPTION — The '151 is a logical implementation of a single pole, 8-position switch with the switch position controlled by the state of three Select inputs, S_0 , S_1 , S_2 . Both assertion and negation outputs are provided. The Enable input (E) is active LOW. When it is not activated, the negation output is HIGH and the assertion output is LOW regardless of all other inputs. The logic function provided at the output is:

 $\begin{aligned} Z &= \vec{E} \bullet (I_0 \bullet \vec{S}_0 \bullet \vec{S}_1 \bullet \vec{S}_2 + I_1 \bullet S_0 \bullet \vec{S}_1 \bullet \vec{S}_2 + I_2 \bullet \vec{S}_0 \bullet S_1 \bullet \vec{S}_2 + I_3 \bullet S_0 \bullet S_1 \bullet \vec{S}_2 + \\ & I_4 \bullet \vec{S}_0 \bullet \vec{S}_1 \bullet S_2 + I_5 \bullet S_0 \bullet \vec{S}_1 \bullet S_2 + I_6 \bullet \vec{S}_0 \bullet S_1 \bullet S_2 + I_7 \bullet S_0 \bullet S_1 \bullet S_2). \end{aligned}$

The '151 provides the ability, in one package, to select from eight sources of data or control information. By proper manipulation of the inputs, the '151 can provide any logic function of four variables and its negation.


	INP	UTS		οι	JTPUTS
Ē	S2	S1	S ₀	Ż	Z
H L L	X L L L	X L L H	X L H L		L 10 11 12
	ーエエエエ	H L H H	H L H L H	1314 1516 17	3 4 5 6 7

TRUTH TABLE

H = HIGH Voltage Level

L = LOW Voltage Level






SYMBOL Ios	PARAMETER		54	54/74		54/74S		74LS	UNITS	CONDITIONS
			Min	Max	Min	Мах	Min	Мах		
	Output Short Circuit Current	XM XC	-20 -18	-55 -55				-100 -100	mA	V _{CC} = Max
lcc	Power Supply Current		1	48		70		10	mA	V _{CC} = Max

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ}C$ (See Section 3 for waveforms and load configurations)

		54	/74	54	/74S	54/	74LS			
SYMBOL	PARAMETER		$\begin{array}{l} C_L = 15 \ \text{pF} \\ R_L = 400 \ \Omega \end{array}$		$\begin{array}{l} C_L = 15 \ pF \\ R_L = 280 \ \Omega \end{array}$		15 pF	UNITS	CONDITIONS	
		Min	Max	Min	Мах	Min	Max			
tPLH tPHL	Propagation Delay S_n to \overline{Z}		26 30		15 13.5		23 34	ns	Figs. 3-1, 3-20	
tРLH tPHL	Propagation Delay S _n to Z		38 38		18 18		48 30	ns	Figs. 3-1, 3-20	
tPLH tPHL	Propagation Delay Ē to Ī		21 23		13 12		24 30	ns	Figs. 3-1, 3-5	
tPLH tPHL	Propagation Delay Ē to Z		33 33		16.5 18		42 32	ns	Figs. 3-1, 3-4	
tPLH tPHL	Propagation Delay I_n to \overline{Z}		14 14		7.0 7.0		21 20	ns	Figs. 3-1, 3-4	
tPLH tPHL	Propagation Delay I _n to Z		20 27		12 12		32 26	ns	Figs. 3-1, 3-5	



l1 l2 l3 l4 l5 l6 l7

I0 S₀

S1

10

54/74152A 54LS/74LS152 8-INPUT MULTIPLEXER

DESCRIPTION — The '152 is a high speed 8-input digital multiplexer. It provides, in one package, the ability to select one line of data from up to eight sources. The '152 can be used as a universal function generator to generate any logic function of four variables. It is supplied in Flatpak only; for Dual In-line Package applications use the 'LS151.

ORDERING CODE: See Section 9

PKGS	PIN OUT	$\label{eq:commercial grade} \frac{\text{COMMERCIAL GRADE}}{V_{CC}=+5.0 \text{ V} \pm 5\%,} \\ T_A=0^\circ\text{C to } +70^\circ\text{C}$	$\label{eq:VCC} \begin{array}{l} \mbox{MiliTARY GRADE} \\ \mbox{V}_{CC} = +5.0 \ V \ \pm 10\%, \\ \mbox{T}_{A} = -55^{\circ} \ C \ to \ + 125^{\circ} \ C \end{array}$	PKG TYPE	
Flatpak (F)	A	74152AFC, 74LS152FC	54152AFM, 54LS152FM	31	V _{CC} = Pin 14 GND = Pin 7

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW		
0 — I7 S0 — S2 Z	Data Inputs Select Inputs Inverted Data Output	1.0/1.0 1.0/1.0 20/10	0.5/0.25 0.5/0.25 10/5.0 (2.5)		
	LOGIC DIAGE	RAM			
$s_0 \longrightarrow c_1$ $s_1 \longrightarrow c_2$ $s_2 \longrightarrow c_2$					

FUNCTIONAL DESCRIPTION — The '152 is a logical implementation of a single pole, 8-position switch with the switch position controlled by the state of three Select inputs, S_0 , S_1 , S_2 . The logic function provided at the output is:

 $\begin{array}{c} Z = (I_0 \mathrel{\bullet} \overline{S}_0 \mathrel{\bullet} \overline{S}_1 \mathrel{\bullet} \overline{S}_2 + I_1 \mathrel{\bullet} S_0 \mathrel{\bullet} \overline{S}_1 \mathrel{\bullet} \overline{S}_2 + I_2 \mathrel{\bullet} \overline{S}_0 \mathrel{\bullet} S_1 \mathrel{\bullet} \overline{S}_2 + I_3 \mathrel{\bullet} S_0 \mathrel{\bullet} S_1 \mathrel{\bullet} \overline{S}_2 + I_4 \mathrel{\bullet} \overline{S}_0 \mathrel{\bullet} \overline{S}_1 \mathrel{\bullet} S_2 + I_5 \mathrel{\bullet} S_0 \mathrel{\bullet} \overline{S}_1 \mathrel{\bullet} S_2 + I_6 \mathrel{\bullet} \overline{S}_0 \mathrel{\bullet} S_1 \mathrel{\bullet} S_2 + I_7 \mathrel{\bullet} S_0 \mathrel{\bullet} S_1 \mathrel{\bullet} S_2). \end{array}$

The '152 provides the ability, in one package, to select from eight sources of data or control information.

		• • • • •	
I	NPU ⁻	OUTPUT	
S ₂	S1	S ₀	Ī
L L L	L L H H	L H L H	Γο Γ1 Γ2 Γ3
H H H H	L L H H	L H L H	Ϊ4 Ϊ5 Ϊ6 Ϊ7

TRUTH TABLE

H = HIGH Voltage Level L = LOW Voltage Level

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		54/74		54/74LS		UNITS	CONDITIONS
			Min	Мах	Min	Мах	••••••	
los	Output Short XM Circuit Current XC		-20 -18	-55 -55	-20 -20	-100 -100	mA	V _{CC} = Max
lcc	Power Supply Current			43		9.0	mA	V _{CC} = Max

AC CHARACTERISTICS: $V_{CC} = +5.0V$, $T_A = +125^{\circ}C$ (See Section 3 for waveforms and load configurations)

		54/	/74	54/7	4LS			
SYMBOL	PARAMETER		C _L = 15 pF R _L = 400 Ω		15 pF	UNITS	CONDITIONS	
		Min	Max	Min	Мах			
tPLH tPHL	Propagation Delay S_n to \overline{Z}		26 30		23 32	ns	Figs. 3-1, 3-20	
tPLH tPHL	Propagation Delay I_n to \overline{Z}		14 14		21 20	ns	Figs. 3-1, 3-4	

54/74153 54S/74S153 54LS/74LS153 DUAL 4-INPUT MULTIPLEXER

DESCRIPTION — The '153 is a high speed dual 4-input multiplexer with common select inputs and individual enable inputs for each section. It can select two lines of data from four sources. The two buffered outputs present data in the true (non-inverted) form. In addition to multiplexer operation, the '153 can generate any two functions of three variables.


ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	Ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ} C \text{ to } +70^{\circ} C$	$V_{CC} = +5.0 V \pm 10\%,$ T _A = -55° C to +125° C	TYPE
Plastic DIP (P)	A	74153PC, 74S153PC 74LS153PC		9B
Ceramic DIP (D)	A	74153DC, 74S153DC 74LS153DC	54153DM, 54S153DM 53LS153DM	6B
Flatpak (F)	A	74153FC, 74S153FC 74LS153FC	54153FM, 54S153FM 54LS153FM	4L

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74S (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
I _{0a} — I _{3a}	Side A Data Inputs	1.0/1.0	1.25/1.25	0.5/0.25
Iob — Iзь	Side B Data Inputs	1.0/1.0	1.25/1.25	0.5/0.25
S0, S1	Common Select Inputs	1.0/1.0	1.25/1.25	0.5/0.25
Ēa	Side A Enable Input (Active LOW)	1.0/1.0	1.25/1.25	0.5/0.25
Ēb	Side B Enable Input (Active LOW)	1.0/1.0	1.25/1.25	0.5/0.25
Za	Side A Output	20/10	25/12.5	10/5.0
				(2.5)
Zb	Side B Output	20/10	25/12.5	10/5.0
				(2.5)

LOGIC SYMBOL



 CONNECTION DIAGRAM

 PINOUT A

 Ea 1

 16

 Vcc

 \$12

 13

 13

 13


 13

11a 5

10a 6

Za 7

GND 8



9 Zb

FUNCTIONAL DESCRIPTION — The '153 is a dual 4-input multiplexer. It can select two bits of data from up to four sources under the control of the common Select inputs (S₀, S₁). The two 4-input multiplexer circuits have individual active LOW Enables (\overline{E}_a , \overline{E}_b) which can be used to strobe the outputs independently. When the Enables (\overline{E}_a , \overline{E}_b) are HIGH, the corresponding outputs (Z_a, Z_b) are forced LOW. The '153 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two Select inputs. The logic equations for the outputs are shown below.

$$Z_{a} = \overline{E}_{a} \bullet (I_{0a} \bullet \overline{S}_{1} \bullet \overline{S}_{0} + I_{1a} \bullet \overline{S}_{1} \bullet S_{0} + I_{2a} \bullet S_{1} \bullet \overline{S}_{0} + I_{3a} \bullet S_{1} \bullet S_{0})$$

$$Z_{b} = \overline{E}_{b} \bullet (I_{0b} \bullet \overline{S}_{1} \bullet \overline{S}_{0} + I_{1b} \bullet \overline{S}_{1} \bullet S_{0} + I_{2b} \bullet S_{1} \bullet \overline{S}_{0} + I_{3b} \bullet S_{1} \bullet S_{0})$$

The '153 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select inputs. A less obvious application is a function generator. The '153 can generate two functions of three variables. This is useful for implementing highly irregular random logic.


	ECT UTS		INP	UTS	. р)	OUTPUT	
S ₀	S1	Ē	lo	11	l2	13	Z
x	Х	н	х	Х	Х	Х	L
L	L	L	L	Х	Х	X	L
L	L	L	н	Х	Х	Х	н
н	L	L	х	L	х	х	L
н	L	L	х	н	Х	х	н
L	н	L	Х	Х	L	Х	L
L	н	L	Х	Х	н	X	н
H	н	L	Х	Х	Х	L	L .
н	н	L	х	Х	Х	н	Н

TRUTH TABLE

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial



SYMBOL	CHARACTERISTICS OVER OPERATING T BOL PARAMETER		54	/74	54/	/74S	54/	74LS	UNITS	CONDITIONS
0 IMDOL			Min	Мах	Min	Max	Min	Мах	0	
los	Output Short Circuit Current	XM XC	-20 -18	-55 -57	-40 -40	-100 -100	-20 -20	-100 -100	mA	V _{CC} = Max
lcc	Power Supply Current	XM XC		52 60		70 70		10 10	mA	V _{CC} = Max

AC CHARACTERISTICS: $V_{CC} = +5.0 V$, $T_A = +25^{\circ} C$ (See Section 3 for waveforms and load configuration)

SYMBOL	PARAMETER			54/74S 54/74LS CL = 15 pF CL = 15 pF RL = 280 Ω Ω		CONDITIONS
		Min Max		Min Max		
tplн tpнL	Propagation Delay S _n to Z _n	34 34	18 18	29 29	ns	Figs. 3-1, 3-20
tplh tphL	$\frac{Propagation}{E_n} \frac{Delay}{Delay}$	30 23	15 13.5	29 32	ns	Figs. 3-1, 3-4
tplH tpHL	Propagation Delay I _n to Z _n	18 23	9.0 9.0	15 20	ns	Figs. 3-1, 3-5

CONNECTION DIAGRAM PINOUT A

54/74154

1-OF-16 DECODER/DEMULTIPLEXER

DESCRIPTION — The '154 is a multipurpose decoder designed to accept four inputs and provide 16 mutually exclusive outputs. By means of the Address $(A_0 - A_3)$ inputs, data applied to one of the Enable inputs can be routed to any one of the outputs in True (non-inverted) form.


ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{C} \text{ to} +125^{\circ} \text{C}$	TYPE
Plastic DIP (P)	A	74154PC		9N
Ceramic DIP (D)	A	74154DC	54154DM	6N
Flatpak (F)	A	74154FC	54154FM	4M


INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW
A0 - A3	Address Inputs	1.0/1.0
$A_0 - A_3$ $\overline{E}_0, \overline{E}_1$	Enable Inputs (Active LOW)	1.0/1.0
$\overline{O}_0 - \overline{O}_{15}$	Outputs (Active LOW)	20/10

LOGIC SYMBOL




 $V_{CC} = Pin 24$ GND = Pin 12



	TRUTH TABLE																				
INPUTS										,	Ουτ	PUT	s								
Ē0	Ē1	A ₀	A1	A ₂	A ₃	Ō0	Ō1	Ō2	Ō₃	Ō4	Ō5	Ō6	Ō7	Ō8	Ō9	Ō10	Ō11	Ō12	Ō13	Ō14	Ō15
H H L	H L H	X X X	X X X	× × ×	X X X X	ннн-	ннн	нннн	H H H H	H H H H	H H H H	H H H H	нннн	ннн	H H H H	ннн	H H H H	нннн	нннн	н н н	нннн
		L H L H L	L H H L	L L L H	L L L L		L H H H	H L H H	H H L H	H H H L		H H H H	H H H H	H H H	H H H H	н н н н	н н н н	н нн н	н н н н	H H H H	н н н н
				HHLLL	L L H H H	н нннн	н ннннг									H H H H H L		н нннн	н нннн	ннннн	ннннн
		H L H L H	H L L H H	LHHHH	нннн	H H H H H	ΤΤΤΤ	нннн	нннг	H H H H H	ΙΙΙΙ	нннн	нннн	нннн	H H H H H	нннн		HLHHH	HHLHH	H H H L H	H H H L

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial



154

4-203

FUNCTIONAL DESCRIPTION — The '154 decoder accepts four inputs and provides 16 mutually exclusive active LOW outputs, as shown by the logic symbol. The active LOW outputs facilitate addressing other MSI units with active LOW enable.

The '154 can demultiplex data by routing it from one input to one of 16 possible decoder outputs. The desired output is addressed and the data is applied to one of the enable inputs. Providing that the other enable is LOW, the addressed output will follow the state of the applied data.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54	/74		CONDITIONS	
0111201		Min Max				
los	Output Short Circuit Current	XM XC	-20 -18	-55 -57	mA	V _{CC} = Max
lcc	Power Supply Current	XM XC		49 56	mA	V _{CC} = Max

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

		54	/74		CONDITIONS	
SYMBOL	PARAMETER		15 pF 400 Ω	UNITS		
		Min	Max	1		
tPLH tPHL	Propagation Delay A_n to \overline{O}_n		31 28	ns	Figs. 3-1, 3-20	
tрLH tpнL	Propagation Delay \overline{E}_n to \overline{O}_n		23 24	ns	Figs. 3-1, 3-5	


54/74155 54LS/74LS155

DUAL 1-OF-4 DECODER/DEMULTIPLEXER

DESCRIPTION — The '155 contains two decoders with common Address (A₀, A1) inputs and separate enable gates. Decoder "a" has an enable gate with one active HIGH and one active LOW input, while decoder "b" has two active LOW inputs. If the enable functions are satisfied, one output of each decoder will be LOW, as selected by the Address inputs.

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE	
PKGS	Ουτ	V _{CC} = +5.0 V ±5%, T _A = 0°C to +70°C	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$		
Plastic DIP (P)	А	74155PC, 74LS155PC		9B	
Ceramic DIP (D)	A	74155DC, 74LS155DC	54155DM, 54LS155DM	6B	
Flatpak (F)	A	74155FC, 74LS155FC	54155FM, 54LS155FM	4L	




CONNECTION DIAGRAM PINOUT A

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW		
A ₀ , A ₁	Address Inputs	1.0/1.0	0.5/0.25		
A0, A1 Ēa, Ēb	Enable Inputs (Active LOW)	1.0/1.0	0.5/0.25		
Ea	Enable Input (Active HIGH)	1.0/1.0	0.5/0.25		
$\overline{O}_0 - \overline{O}_3$	Outputs (Active LOW)	20/10	10/5.0		
			(2.5)		

LOGIC DIAGRAM



155

FUNCTIONAL DESCRIPTION — The '155 and '156 are dual 1-of-4 decoder/demultiplexers with common Address inputs and separate gated Enable inputs. When enabled, each decoder section accepts the binary weighted Address inputs (A_0 , A_1) and provides four mutually exclusive active LOW outputs ($\overline{O}_0 - \overline{O}_3$). If the Enable requirements of each decoder are not met, all outputs of that decoder are HIGH.

Each decoder section has a 2-input enable gate. The enable gate for decoder "a" requires one active HIGH input and one active LOW input (E_a , \overline{E}_a). In demultiplexing applications, decoder "a" can accept either true or complemented data by using the \overline{E}_a or E_a inputs respectively. The enable gate for decoder "b" requires two active LOW inputs (\overline{E}_b , \overline{E}_b). The devices can be used as a 1-of-8 decoder/demultiplexer by tying E_a to \overline{E}_b and relabeling the common connection as A₂. The other \overline{E}_b and \overline{E}_a are connected together to form the common enable.

The '155 and '156 can be used to generate all four minterms of two variables. These four minterms are useful in some applications replacing multiple gate functions as shown in *Figure a*. The '156 has the further advantage of being able to AND the minterm functions by tying outputs together. Any number of terms can be wired-AND as shown below.

$$f = (E + A_0 + A_1) \bullet (E + \overline{A}_0 + A_1) \bullet (E + A_0 + \overline{A}_1) \bullet (E + \overline{A}_0 + \overline{A}_1)$$

where = E = E_a + \overline{E}_a ; E = E_b + E_b





Fig. a



TRUTH TABLE

ADD	RESS	ENAE	BLE a	C	DUTF	PUT a	a	ENAE	BLE b	C	Ουτι	PUT	b
A ₀	A 1	Ea	Ēa	ō,	Ō1	Ō2	Ō₃	Ēb	Ē	ō₀	\overline{O}_1	\overline{O}_2	\overline{O}_3
X X L	X X L	L X H	хн Г	H H L	H H H	ннн	ттт	H X L	X H L	H H L	H H H	ннн	H H H
H L H	L H H	н н н	L L L	H H H	L H H	H L H	H H L	L L L	L L L	H H H	L H H	H L H	H H L


H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		54/74		54/74LS		UNITS	CONDITIONS	
			Min	Мах	Min	Мах	00		
los	Output Short Circuit Current	XM XC	-20 -18	-55 -57	-20 -20	-100 -100	ns	V _{CC} = Max	
lcc	Power Supply Current	XM XC		35 40		10 10	mA	$V_{CC} = Max; \overline{E}_a, \overline{E}_b = Gnd$ A ₀ , A ₁ , E _a = 4.5 V	

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

		54/74	54/74LS		
SYMBOL	PARAMETER	C _L = 15 pF R _L = 400 Ω	C _L = 15 pF	UNITS	CONDITIONS
		Min Max	Min Max		
tPLH tPHL	Propagation Delay A_n to \overline{O}_n	32 32	18 27	ns	Figs. 3-1, 3-20
tPLH tPHL	Propagation Delay \overline{E}_a or \overline{E}_b to \overline{O}_n	20 27	15 24	ns	Figs. 3-1, 3-5
tplh tphL	Propagation Delay E_a to \overline{O}_n	24 30	25 25	ns	Figs. 3-1, 3-4



4-208

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER		54/74		54/74LS		UNITS	CONDITIONS		
01111002			Min	Мах	Min	Мах	00			
Іон	Output HIGH Current, OF	F State		250		100	μA	V_{CC} =Min, V_{OH} = 5.5 V		
lcc	Power Supply Current	XM XC		35 40		10 10	mA	$V_{CC}=Max; \ \overline{E}_a, E_b = GND$ A ₀ , A ₁ , E _a =4.5 V		

AC CHARACTERISTICS: $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

SYMBOL	PARAMETER		54/74LS C _L = 15 pF R _L = 2 kΩ		UNITS	CONDITIONS	
		Min Max		Max			
tPLH tPHL	Propagation Delay A_n to \overline{O}_n	34 34	1	28 33	ns	Figs. 3-2, 3-20	
tPLH tPHL	Propagation Delay \overline{E}_a or \overline{E}_b to \overline{O}_n	23 30		25 30	ns	Figs. 3-2, 3-5	
tPLH tPHL	Propagation Delay E_a to \overline{O}_n	27 33	1	34 34	ns	Figs. 3-2, 3-4	

54/74157 54S/74S157 54LS/74LS157 QUAD 2-INPUT MULTIPLEXER

DESCRIPTION — The '157 is a high speed quad 2-input multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four buffered outputs present the selected data in the true (non-inverted) form. The '157 can also be used to generate any four of the 16



ORDERING CODE: See Section 9

different functions to two variables.

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG		Za	Zb	Zc
PKGS	ОUT	V _{CC} = +5.0 V ±5%, T _A = 0°C to +70°C	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$	TYPE		4	ļ 7	12
Plastic DIP (P)	A	74157PC, 74S157PC 74LS157PC		9B				
Ceramic DIP (D)	A	74157DC, 74S157DC 74LS157DC	54157DM, 54S157DM 54LS157DM	6B		_	-	Pin 16 Pin 8
Flatpak (F)	A	74157FC, 74S157FC 74LS157FC	54157FM, 54S157FM 54LS157FM	4L				


INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74S (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
loa — lod l1a — l1d E	Source 0 Data Inputs Source 1 Data Inputs	1.0/1.0 1.0/1.0	1.25/1.25 1.25/1.25	0.5/0.25 0.5/0.25
E S	Enable Input (Active LOW) Select Input	1.0/1.0 1.0/1.0	2.5/2.5 2.5/2.5	1.0/0.5 1.0/0.5
$Z_a - Z_d$	Outputs	20/10	25/12.5	10/5.0 (2.5)

FUNCTIONAL DESCRIPTION — The '157 is a quad 2-input multiplexer. It selects four bits of data from two sources under the control of a common Select input (S). The Enable input (\overline{E}) is active LOW. When \overline{E} is HIGH, all of the outputs (Z) are forced LOW regardless of all other inputs. The '157 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

 $\begin{array}{ll} Z_a = \overline{E} \bullet (I_{1a} \bullet S + I_{0a} \bullet \overline{S}) & Z_b = \overline{E} \bullet (I_{1b} \bullet S + I_{0b} \bullet \overline{S}) \\ Z_c = \overline{E} \bullet (I_{1c} \bullet S + I_{0c} \bullet \overline{S}) & Z_d = \overline{E} \bullet (I_{1d} \bullet S + I_{0d} \bullet \overline{S}) \end{array}$

A common use of the '157 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The '157 can generate any four of the 16 different functions of two variables with one variable common. This is useful for implementing highly irregular logic.



TRUTH TABLE

	INP	UTS	OUTPUT	
Ē	S	lo	Ы	Z
н	х	х	х	L
L	н	Х	L	L
L	н	Х	н	н
L	L	L	X	L
L	L	н	х	н

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		54	/74	54	/74S	54/7	'4LS	UNITS	CONDITIONS
		Min	Мах	Min	Мах	Min	Мах			
los	Output Short Circuit Current	XM XC	-20 -18	-55 -55	-40 -40	-100 -100	-20 -20	-100 -100	mA	V _{CC} = Max
lcc	Power Supply Current			48		78		16	mA	V _{CC} = Max All Inputs = 4.5 V

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

		54/74	54/74S	54/74LS		
SYMBOL	PARAMETER		$\begin{array}{l} C_L = 15 \ \text{pF} \\ R_L = 280 \ \Omega \end{array}$	C _L = 15 pF	UNITS	CONDITIONS
		Min Max	Min Max	Min Max		
tPLH tPHL	Propagation Delay S to Z _n	23 27	15 15	26 24	ns	Figs. 3-1, 3-20
tPLH tPHL	Propagation Delay Ē to Z _n	20 21	12.5 12	20 21	ns	Figs. 3-1, 3-4
tplh tphl	Propagation Delay I _n to Z _n	14 14	7.5 6.5	14 14	ns	Figs. 3-1, 3-5

CONNECTION DIAGRAM **PINOUT A** 54S/74S158 sī 16 Vcc 54LS/74LS158 15 Ē 10a 2 QUAD 2-INPUT MULTIPLEXER 14 loc I1a 3 13 I1c Za 4 12 Z. lob 5 1_{1b} 6 11 lod Z_b 7 10 I1d **DESCRIPTION** — The '158 is a high speed guad 2-input multiplexer. It selects 9 Z. four bits of data from two sources using the common Select and Enable GND 8 inputs. The four buffered outputs present the selected data in the inverted form. The '158 can also generate any four of the 16 different functions of two variables. LOGIC SYMBOL **ORDERING CODE:** See Section 9 14 13 11 10 **COMMERCIAL GRADE** MILITARY GRADE PIN PKG loa lia lob lib loc lic lod lid PKGS $V_{CC} = +5.0 V \pm 5\%$, $V_{CC} = +5.0 V \pm 10\%$ TYPE OUT $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ Plastic 7 Zd Α 74S158PC, 74LS158PC 9B DIP (P) Ceramic Α 74S158DC, 74LS158DC 54S158DM, 54LS158DM 6B DIP (D) Flatpak Vcc = Pin 16 Α 74S158FC, 74LS158FC 54S158FM, 54LS158FM 4L (F) GND = Pin 8

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74S (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
loa — lod	Source 0 Data Inputs	1.25/1.25	0.5/0.25
l1a — l1d	Source 1 Data Inputs	1.25/1.25	0.5/0.25
Ē	Enable Input (Active LOW)	2.5/2.5	1.0/0.5
S	Select Input	2.5/2.5	1.0/0.5
$\overline{Z}_a - \overline{Z}_d$	Inverted Outputs	25/12.5	10/5.0
			(2.5)

TRUTH TABLE

	INP	UTS	OUTPUTS	
Ē	S	lo	h	Z
н	Х	Х	х	н
L	L	L	Х	н
L	L	н	Х	L
L	н	X	L	н
L	H	Х	Н	L

- H = HIGH Voltage Level
- L = LOW Voltage Level


X = Immaterial



FUNCTIONAL DESCRIPTION — The '158 is a quad 2-input multiplexer fabricated with the Schottky barrier diode process for high speed. It selects four bits of data from two sources under the control of a common Select input (S) and presents the data in inverted form at the four outputs. The Enable input (\overline{E}) is active LOW. When \overline{E} is HIGH, all of the outputs (\overline{Z}) are forced HIGH regardless of all other inputs. The '158 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input.

A common use of the '158 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The '158 can generate four functions of two variables with one variable common. This is useful for implementing gating functions.

LOGIC DIAGRAM



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54/	74S	54/7	4LS	UNITS	CONDITIONS	
		Min	Max	Min	Мах		Conditione	
lcc	Power Supply Current		61		8.0	mA	V _{CC} = Max*	
AC CHAR	ACTERISTICS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} =$	1		r		waveforms a	nd load configurations)	
SYMBOL	PARAMETER	54/74S C _L = 15 pF R _L = 280 Ω		54/74LS C _L = 15 pF		UNITS	CONDITIONS	
tPLH tPHL	Propagation Delay, S to \overline{Z}		12 12		20 24	ns	Figs. 3-1, 3-20	
tPLH tPHL	Propagation Delay, \overline{E} to \overline{Z}		11.5 12		16 16	ns	Figs. 3-1, 3-5	
			6.0		13		Figs. 3-1, 3-4	

54/74160 • 54LS/74LS160 54/74162 • 54LS/74LS162 SYNCHRONOUS PRESETTABLE BCD DECADE COUNTERS

DESCRIPTION — The '160 and '162 are high speed synchronous decade counters operating in the BCD (8421) sequence. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The '160 has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The '162 has a Synchronous Reset input that overrides counting and parallel loading and allows all outputs to be simultaneously reset on the rising edge of the clock. For the S-TTL and LP-TTL versions, please see the 9310 data sheet.


- SYNCHRONOUS COUNTING AND LOADING
- HIGH SPEED SYNCHRONOUS EXPANSION
- TYPICAL COUNT RATE OF 35 MHz
- LS VERSIONS FULLY EDGE TRIGGERED

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	РКС
PKGS	OUT	$V_{CC} = +5.0 \text{ V} \pm 5\%,$ $T_A = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ}$	TYPE
Plastic DIP (P)	A	74160PC, 74LS160PC 74162PC, 74LS162PC		9B
Ceramic DIP (D)	A	74160DC, 74LS160DC 74162DC, 74LS162DC	54160DM, 54LS160DM 54162DM, 54LS162DM	7B
Flatpak (F)	A	74160FC, 74LS160FC 74162FC, 74LS162FC	54160FM, 54LS160FM 54162FM, 54LS162FM	4L


INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW	
CEP	Count Enable Parallel Input	1.0/1.0	0.6/0.3	
CET	Count Enable Trickle Input	2.0/2.0	1.0/0.5	
СР	Clock Pulse Input (Active Rising Edge)	2.0/2.0	0.6/0.3	
MR ('160)	Asynchronous Master Reset Input (Active LOW)	1.0/1.0	0.5/0.25	
SR ('162)	Synchronous Reset Input (Active LOW)	1.0/1.0	0.5/0.25	
P0 — P3	Parallel Data Inputs	1.0/1.0	0.5/0.25	
PE	Parallel Enable Input (Active LOW)	1.0/1.0	0.6/0.3	
Q0 — Q3	Flip-flop Outputs	20/10	10/5.0	
			(2.5)	
тс	Terminal Count Output	20/10	10/5.0	
			(2.5)	











160 •162





160 • 162

FUNCTIONAL DESCRIPTION — The '160 and '162 count modulo-10 in the BCD (8421) sequence. From state 9 (HLLH) they increment to state 0 (LLLD). The '161 and '163 count modulo-16 binary sequence. From state 15 (HHHH) they increment to state 0 (LLLD). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the '160 and '161) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset ('160 and '161), synchronous reset ('162 and '163), parallel load, count-up and hold. Five control inputs — Master Reset (\overline{MR} , '160 and '161), Synchronous Reset (\overline{SR} , '162 and '163), Parallel Enable (\overline{PE}), Count Enable Parallel (CEP) and Count Enable Trickle (CET) — determine the mode of operation, as shown in the Mode Select Table. A LOW signal on \overline{MR} overrides all other inputs and asynchronously forces all outputs LOW. A LOW signal on \overline{SR} overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on \overline{PE} overrides counting and allows information on the Parallel Data (P_n) inputs to be loaded into the flip-flops on the next rising edge of CP. With \overline{PE} and \overline{MR} ('160, '161) or \overline{SR} ('162, '163) HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.

The TTL versions ('160—'163, as opposed to the 'LS160—'LS163) contain master/slave flip-flops which are "next-state catching" because of the JK feedback. This means that when CP is LOW, information that would change the state of a flip-flop, whether from the counting logic or the parallel entry logic if either mode is momentarily enabled, enters the master and is locked in. Thus to avoid inadvertently changing the state of a master latch, and the subsequent transfer of the erroneous information to the slave when the clock rises, it is necessary to insure that neither the counting mode, the synchronous reset mode, nor the parallel entry mode is momentarily enabled while CP is LOW.

The LS-TTL versions ('LS160 — 'LS163) use D-type edge-triggered flip-flops and changing the SR, PE, CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

The Terminal Count (TC) output is HIGH when CET is HIGH and the counter is in its maximum count state (9 for the decade counters, 15 for the binary counters). To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. These two schemes are shown in the 9310 data sheet. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, counters or registers. In the LS-TTL versions ('LS160, 'LS162) of the decade counters, the TC output is fully decoded and can only be HIGH in state 9. In the TTL versions ('160, '162), however, the TC output can also be HIGH in the illegal states 11, 13 and 15. If a decade counter is preset to an illegal state, or assumes an illegal state when power is applied, it will return to the normal sequence within two counts, as shown in the state diagrams.

LOGIC EQUATIONS: Count Enable = CEP • CET • PE

('160, '162) TC = $Q_0 \bullet Q_3 \bullet CET$ ('LS160, 'LS162) TC = $Q_0 \bullet \overline{Q}_1 \bullet \overline{Q}_2 \bullet Q_3 \bullet CET$ ('161, 'LS161, '163, 'LS163) TC = $Q_0 \bullet Q_1 \bullet Q_2 \bullet Q_3 \bullet CET$

MODE SELECT TABLE


*SR PE CET CEP				Action on the Rising Clock Edge ()
L H	X L	X X	X X	RESET (Clear) LOAD (Pn → Qn)
н	н	н	н	COUNT (Increment)
н	н	L	X	NO CHANGE (Hold)
н	н	X	L	NO CHANGE (Hold)

*For the '162 and '163 only.

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial



SYMBOL	PARAMETER	54/74		54/74LS		UNITS	CONDITIONS	
			Min	Мах	Min	Мах	•••••	
Іссн	Power Supply Current Outputs HIGH	XM XC		85 94		31 31	mA	V _{CC} = Max, PE = Gno Other Inputs = 4.5 V CP =
ICCL	Power Supply Current Outputs LOW	XM XC		91 101		32 32	mA	V _{CC} = Max All Inputs = Gnd CP =_

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

	PARAMETER		54/74 C _L = 15 pF R _L = 400 Ω		74LS	UNITS	
SYMBOL					15 pF		CONDITIONS
		Min	Max	Min	Мах		
f _{max}	Maximum Count Frequency	25		25		MHz	Figs. 3-1, 3-8
tPLH tPHL	Propagation Delay CP to TC		35 35		25 21	ns	Figs. 3-1, 3-8
tPLH tPHL	Propagtion Delay CP to Q _n		20 23		24 27	ns	Figs. 3-1, 3-8 PE = 4.5 V
tPLH tPHL	Propagtion Delay CP to Q _n		25 29		24 27	ns	Figs. 3-1, 3-8 PE = Gnd
tPLH tPHL	Propagation Delay CET to TC		16 16		14 23	ns	Figs. 3-1, 3-5
tphL	Propagation Delay MR to Qn ('160 and '161)		38		28	ns	Figs. 3-1, 3-16

160 • 162

SYMBOL	PARAMETER	54/74		54/74LS		UNITS	CONDITIONS	
		Min	Мах	Min	Мах	UNITS		
t _s (H) t _s (L)	Setup Time, HIGH or LOW P_n to CP	20 20		20 20		ns	Fig. 3-6	
t _h (H) t _h (L)	Hold Time, HIGH or LOW Pn to CP	0 0		5.0 5.0		ns	- Hg. 0 0	
t _s (H) t _s (L)	Setup Time, HIGH or LOW PE to CP	25 25		25 25		ns	Fig. 3-6	
t _h (H) t _h (L)	Hold Time, HIGH or LOW PE to CP	0		0 0		ns		
t _s (H) t _s (L)	Setup Time, HIGH or LOW CEP, CET or SR to CP	20 20		25 25		ns	Fig. 3-6	
t _h (H) t _h (L)	Hold Time, HIGH or LOW CEP, CET or SR to CP	0		0 0		ns	- Fig. 3-6	
t _w (H) t _w (L)	CP Pulse Width, HIGH or LOW	15 25		15 25		ns	Fig. 3-8	
t _w (L)	MR Pulse Width LOW ('160 and '161)	20		15		ns	Fig. 3-16	
t _{rec}	Recovery Time MR to CP ('160 and '161)		. *	20		ns	Fig. 3-16	

CONNECTION DIAGRAM **PINOUT A** 54/74161 • 54LS/74LS161 *R 1 CP 2 54/74163 • 54LS/74LS163 Po 3

SYNCHRONOUS PRESETTABLE **BINARY COUNTERS**

DESCRIPTION — The '161 and '163 are high speed synchronous modulo-16 binary counters. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The '161 has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The '163 has a Synchronous Reset input that overrides counting and parallel loading and allows the outputs to be simultaneously reset on the rising edge of the clock. For functional description and detail specifications please refer to the '160 data sheet. For S-TTL and LP-TTL versions please see the 9316 data sheet.

SYNCHRONOUS COUNTING AND LOADING

- HIGH SPEED SYNCHRONOUS EXPANSION
- LS VERSIONS FULLY EDGE TRIGGERED

ONDENIN		L. Dee Dection 5		
	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	OUT	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ T _A = -55° C to +125° C	ТҮРЕ
Plastic DIP (P)	А	74161PC, 74LS161PC 74163PC, 74LS163PC		9B
Ceramic DIP (D)	А	74161DC, 74LS161DC 74163DC, 74LS163DC	54161DM, 54LS161DM 54163DM, 54LS163DM	7B
Flatpak (F)	А	74161FC, 74LS161FC 74163FC, 74LS163FC	54161FM, 54LS161FM 54163FM, 54LS163FM	4L

ORDERING CODE: See Section 9

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions


PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW	
CEP	Count Enable Parallel Input	1.0/1.0	0.6/0.3	
CET	Count Enable Trickle Input	2.0/2.0	1.0/0.5	
CP	Clock Pulse Input (Active Rising Edge)	2.0/2.0	0.6/0.3	
MR ('161)	Asynchronous Master Reset Input (Active LOW)	1.0/1.0	0.5/0.25	
SR ('163)	Synchronous Reset Input (Active LOW)	1.0/1.0	0.5/0.25	
P0 P3	Parallel Data Inputs	1.0/1.0	0.5/0.25	
P0 P3 PE	Parallel Enable Input (Active LOW)	1.0/1.0	0.6/0.3	
Q0 — Q3	Flip-flop Outputs	20/10	10/5.0	
			(2.5)	
тс	Terminal Count Output	20/10	10/5.0	
			(2.5)	

P1 4 P2 5 P3 6 CEP 7 GND 8 * MR for '161 *SR for '163 LOGIC SYMBOL CEE CET тс CP R Q0 Q1 Q2 Q3 13 12 11

*MR for '161 *SB for '163

STATE DIAGRAM

Vcc = Pin 16 Gnd = Pin 8



161 • 163

16 Vcc

15 TC

14 00

13 01


12 02

11 Q3


10 CET


9 PE

161 • 163




'LS161





CONNECTION DIAGRAM **PINOUT A** 54/74164 54LS/74LS164 SERIAL-IN PARALLEL-OUT SHIFT REGISTER **DESCRIPTION** — The '164 is a high speed 8-bit serial-in parallel-out shift register. Serial data is entered through a 2-input AND gate synchronous with the LOW-to-HIGH transition of the clock. The device features an asynchronous Master Reset which clears the register setting all outputs LOW inde-A [] 14 Vcc pendent of the clock. It utilizes the Schottky diode clamped process to B 2 13 Q7 achieve high speeds. 12 Q6 Q0 3 • TYPICAL SHIFT FREQUENCY OF 35 MHz Q1 4 11 Q5 ASYNCHRONOUS MASTER RESET GATED SERIAL DATA INPUT Q2 5 10 Q4 • FULLY SYNCHRONOUS DATA TRANSFERS Q3 6 9 MR **ORDERING CODE:** See Section 9 GND 7 8 CP COMMERCIAL GRADE **MILITARY GRADE** PIN PKG PKGS $V_{CC} = +5.0 V \pm 5\%$. $V_{CC} = +5.0 V \pm 10\%$ OUT TYPE $T_A = -55^{\circ} C \text{ to } +125^{\circ} C$ $T_A = 0^\circ C$ to $+70^\circ C$ Plastic Α 74164PC, 74LS164PC 9A DIP (P) Ceramic Α 74164DC, 74LS164DC 54164DM, 54LS164DM 6A DIP (D) Flatpak А 74164FC, 74LS164FC 54164FM, 54LS164FM 31 (F) INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions 54/74 (U.L.) 54/74LS (U.L.) PIN NAMES DESCRIPTION HIGH/LOW HIGH/LOW A, B Data Inputs 1.0/1.0 0.5/0.25 CP Clock Pulse Input (Active Rising Edge) 1.0/1.0 0.5/0.25 MR Master Reset Input (Active LOW) 1.0/1.0 0.5/0.25 $Q_0 - Q_7$ Outputs 10/5.0 10/5.0 (2.5)LOGIC SYMBOL

164



FUNCTIONAL DESCRIPTION — The '164 is an edge-triggered 8-bit shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (A or B); either of these inputs can be used as an active HIGH Enable for data entry through the other input. An unused input must be tied HIGH, or both inputs connected together.

Each LOW-to-HIGH transition on the Clock (CP) input shifts data one place to the right and enters into Q_0 the logical AND of the two data inputs (A • B) that existed before the rising clock edge. A LOW level on the Master Reset (\overline{MR}) input overrides all other inputs and clears the register asynchronously, forcing all Q outputs LOW.

OPERATING		NPU	ITS	OUTPUTS		
MODE	MR	Α	В	Q ₀	Q1 — Q7	
Reset (Clear)	L	х	Х	L	L-L	
Shift	тттт	l l h	h h		$q_0 - q_6$ $q_0 - q_6$ $q_0 - q_6$ $q_0 - q_6$	

MODE SELECT TABLE


L (I) = LOW Voltage Levels

H (h) = HIGH Voltage Levels

X = Immaterial

 \mathbf{q}_n = Lower case letters indicate the state of the referenced input or output one setup time prior to the LOW-to-HIGH clock transition.

LOGIC DIAGRAM



SYMBOL	PARAMTER		54/74		54/74LS		UNITS	CONDITIONS
			Min	Мах	Min	Мах		
los	Output Short Circuit Current	XM XC	-	-27.5 -27.5		-100 -100	mA	V _{CC} = Max
lcc	Power Supply Current			54		27	mA	A, B = Gnd, V_{CC} = M CP = 2.4 V, \overline{MR} = \int

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

		54/74	54/74LS		
SYMBOL	PARAMETER	C _L = 15 pF R _L = 800 Ω	C _L = 15 pF	UNITS	CONDITIONS
		Min Max	Min Max		
f _{max}	Maximum Clock Frequency	25	25	MHz	Figs. 3-1, 3-8
tplh tphL	Propagation Delay CP to Q _n	27 32	27 32	ns	Figs. 3-1, 3-8
tPLH tPHL	Propagation Delay CP to Q _n	30 37		ns	Figs. 3-1, 3-8 C _L = 50 pF
tPHL	Propagation Delay MR to Q _n	36	36	ns	Figs. 3-1, 3-16
tрнL	Propagation Delay MR to Q _n	42		ns	Figs. 3-1, 3-16 C _L = 50 pF

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = +25^{\circ}\text{ C}$

SYMBOL	PARAMETER	54/74	54/74LS	UNITS	CONDITIONS	
OTMBOL		Min Max	Min Max	on ro		
t _s (H) t _s (L)	Setup Time HIGH or LOW A or B to CP	15 15	15 15	ns	Fig. 3-6	
t _h (H) t _h (L)	Hold Time HIGH or LOW A or B to CP	0 0	5.0 5.0	ns	19.00	
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	20 20	20 20	ns	Fig. 3-8	
t _w (L)	MR Pulse Width LOW	20	20	ns	Fig. 3-16	
t _{rec}	Recovery Time MR to CP		20	ns	Fig. 3-16	

CONNECTION DIAGRAM PINOUT A

54/74165 54LS/74LS165

8-BIT PARALLEL-TO-SERIAL CONVERTER

DESCRIPTION — The '165 is an 8-bit parallel load or serial-in register with complementary outputs available from the last stage. Parallel inputing occurs asynchronously when the Parallel Load (\overrightarrow{PL}) input is LOW. With \overrightarrow{PL} HIGH, serial shifting occurs on the rising edge of the clock; new data enters via the Serial Data (Ds) input. The 2-input OR clock can be used to combine two independent clock sources, or one input can act as an active LOW clock enable.

ORDERING CODE: See Section 9


	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	ουτ	V _{CC} = +5.0 V ±5%, T _A = 0°C to +70°C	V _{CC} = +5.0 V ±10%, T _A = -55° C to +125° C	ТҮРЕ
Plastic DIP (P)	A	74165PC, 74LS165PC		9B
Ceramic DIP (D)	A	74165DC, 74LS165DC	54165DM, 54LS165DM	6B
Flatpak (F)	A	74165FC, 74LS165FC	54165FM, 54LS165FM	4L

16 Vcc PL 1 15 CP2 CP1 2 14 P3 P4 3 P5 4 13 P2 12 P1 P6 5 11 Po P7 6 Q7 7 10 Ds GND 8 9 Q7

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
CP1, CP2	Clock Pulse Inputs (Active Rising Edge)	1.0/1.0	0.5/0.25
Ds	Serial Data Input	1.0/1.0	0.5/0.25
Ds PL	Asynchronous Parallel Load Input (Active LOW)	2.0/2.0	1.5/0.75
P0 — P7	Parallel Data Inputs	1.0/1.0	0.5/0.25
Q7	Serial Output From Last Stage	20/10	10/5.0
			(2.5)
\overline{Q}_7	Complementary Output	20/10	10/5.0
			(2.5)

LOGIC SYMBOL



FUNCTIONAL DESCRIPTION — The '165 contains eight clocked master/slave RS flip-flops connected as a shift register with auxiliary gating to provide overriding asynchronous parallel entry. Parallel data enters when the \overline{PL} signal is LOW. The parallel data can change while \overline{PL} is LOW provided that the recommended setup and hold times are observed.

For clocked operation, \overline{PL} must be HIGH. The two clock inputs perform identically; one can be used as a clock inhibit by applying a HIGH signal. To avoid double clocking, however, the inhibit signal should only go HIGH while the clock is HIGH. Otherwise, the rising inhibit signal will cause the same response as a rising clock edge. The flip-flops are edge-triggered for serial operations. The serial input data can change at any time, provided only that the recommended setup and hold times are observed, with respect to the rising edge of the clock.


					Т	RUT	Ή TA	BLE			
		СР		CONTENTS						RESPONSE	
PL	1	2	Q ₀	Q1	Q2	Q3	Q4	Q5	Q ₆	Q7	
L	х	х	P ₀	P1	P ₂	Рз	P4	P5	P6	P7	Parallel Entry
н	L	\square	Ds	Q ₀	Q1	Q2	Q3	Q4	Q5	Q ₆	Right Shift
н	н	\mathcal{L}	Q ₀	Q1	Q2	Q3	Q4	Q5	Q6	Q7	No Change
н		L	Ds	Q ₀	Q1	Q2	Q3	Q4	Q5	Q ₆	Right Shift
Н		н	Q ₀	Q1	Q2	Q3	Q4	Q5	Q ₆	Q7	No Change

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

LOGIC DIAGRAM




SYMBOL	PARAMETER		54/74		54/74LS		UNITS	CONDITIONS	
0			Min	Max	Min	Мах	00		
los	Output Short Circuit Current	XM XC	-20 -18	-55 -55			mA	Vcc = Max	
lcc	Power Supply Current			63		36	mA	$V_{CC} = Max, \overline{PL} = \Box$ $P_n = \Box CP_1, CP_2 = 4.5$	

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)


		54/	74	54/	74LS			
SYMBOL	PARAMETER		CL = 15 pF RL = 400 Ω		15 pF	UNITS	CONDITIONS	
		Min	Max	Min	Мах			
f _{max}	Maximum Clock Frequency	20		30		MHz	Figs. 3-1, 3-8	
tpLH tpHL	Propagation Delay PL to Q7 or Q7		31 40		30 30	ns	Figs. 3-1, 3-16	
tPLH tPHL	Propagation Delay CP1 to Q7 or Q7		24 31		30 30	ns	Figs. 3-1, 3-8	
tPLH tPHL	Propagation Delay P7 to Q7		17 36		25 30	ns	Figs. 3-1, 3-5	
tpLH tpHL	Propagation Delay P7 to Q7		27 27		30 25	ns	Figs. 3-1, 3-4	

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = +25^{\circ}\text{ C}$

SYMBOL	PARAMETER	54	/74	54/	74LS	UNITS	CONDITIONS
o i mbol		Min	Max	Min	Мах	UNITO	CONDITIONO
t _s (H) t _s (L)	Setup Time HIGH or LOW P_n to \overline{PL}	10 10		10 10		ns	Fig. 3-13
t _h (H) t _h (L)	Hold Time HIGH or LOW P_n to \overline{PL}	0		5.0 5.0		ns	
t _s (H) t _s (L)	Setup Time HIGH or LOW Ds to CP _n	20 20		10 10		ns	
t _h (H) t _h (L)	Hold Time HIGH or LOW Ds to CP _n	0 0		5.0 5.0		ns	Fig. 3-6
t _s (H)	Setup Time HIGH CP1 to CP2 or CP2 to CP1	30		30		ns	
t _w (H)	CPn Pulse Width HIGH	25		20		ns	Fig. 3-8
t _w (L)	PL Pulse Width LOW	15		15		ns	
t _{rec}	Recovery Time PL to CPn	45		15		ns	Fig. 3-16



FUNCTIONAL DESCRIPTION — Operation is synchronous (except for Master Reset) and state changes are initiated by the rising edge of either clock input if the other clock input is LOW. When one of the clock inputs is used as an active HIGH clock inhibit, it should attain the HIGH state while the other clock is still in the HIGH state following the previous operation. When the Parallel Enable (\overrightarrow{PE}) input is LOW, data is loaded into the register from the Parallel Data ($P_0 - P_7$) inputs on the next rising edge of the clock. When \overrightarrow{PE} is HIGH, information is shifted from the Serial Data (D_S) input to Q_0 and all data in the register is shifted one bit position (i.e., $Q_0 \rightarrow Q_1$, $Q_1 \rightarrow Q_2$, etc.) on the rising edge of the clock.




MODE SELECT TABLE

*The HIGH signal on one CP input must be established

while the other CP input is HIGH.

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial



LOGIC DIAGRAM

	ACTERISTICS OVER OPERATIN		JRE RANGE /74		
STWDOL		Min	Max		
lcc	Power Supply Current		127	mA	$V_{CC} = Max, CP_1 = _ \square$ $D_S = 4.5 V$ $CP_2, \overline{MR}, \overline{PE}, P_n = Gnd$

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

		54	54/74 CL = 15 pF RL = 400 Ω		
SYMBOL	PARAMETER				CONDITIONS
		Min	Max		
f _{max}	Maximum Clock Frequency	25		MHz	Figs. 3-1, 3-8
tplH tpHL	Propagation Delay CPn to Q7		26 30	ns	
tphl	Propagation Delay MR to Q ₇	,	35	ns	Figs. 3-1, 3-16

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER	54	/74		CONDITIONS	
01111201		Min	Max			
t _s (H) t _s (L)	Setup Time HIGH or LOW Ds or Pn to CPn	20 20		ns		
t _h (H) t _h (L)	Hold Time HIGH or LOW Ds or Pn to CPn	0 0		ns	Fig. 3-6	
t _s (H) t _s (L)	Setup Time HIGH or LOW PE to CPn	30 30		ns		
t _h (H) t _h (L)	Hold Time HIGH or LOW PE to CPn	0 0		ns		
t _w (H)	CPn Pulse Width HIGH	20		ns	Fig. 3-8	
t _w (L)	MR Pulse Width LOW	20		ns	Fig. 3-16	



SYNCHRONOUS DECADE RATE MULTIPLIER


DESCRIPTION — The '167 contains a synchronous decade counter and four decoding gates that serve to gate the clock through to the output at a submultiple of the clock frequency. The output pulse rate, relative to the clock frequency, is determined by signals applied to the Select $(S_0 - S_3)$ inputs. Both true and complement outputs are available, along with an enable input for each. A Count Enable input and a Terminal Count output are provided for cascading two or more packages. Asynchronous Master Reset and Master Set inputs prevent counting and clear the counter or set it to maximum, respectively.


ORDERING CODE: See Section 9


<u></u>	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	ОЛТ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	ТҮРЕ
Plastic DIP (P)	A	74167PC		9B
Ceramic DIP (D)	A	74167DC	54167DM	7B
Flatpak (F)	A	74167FC	54167FM	4L


INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW
S0 — S3	Rate Select Inputs	1.0/1.0
So — S3 Ēz	Oz Enable Input (Active LOW)	1.0/1.0
Ey	Oy Enable Input	1.0/1.0
EY CE	Count Enable Input (Active LOW)	1.0/1.0
CP	Clock Pulse Input (Active Rising Edge)	2.0/2.0
MS	Asynchronous Master Set Input (Active HIGH) (Set to 9)	1.0/1.0
MR	Asynchronous Master Reset Input (Active HIGH)	1.0/1.0
ōz	Gated Clock Output (Active LOW)	10/10
	Complement Output (Active HIGH)	10/10
OY TC	Terminal Count Output (Active LOW)	10/10









TRUTH TABLE

<u> </u>				IN	PUT	3				C	OUTPL	JTS
MR	CE	Ēz	S3	S2	S1	S ₀	CLOCK PULSES	Εγ	Oy	ōz	TC	NOTES
	X L L L L L L L			X L L L H H H	X L L H H L L H	X L H L H L H L	X 10 10 10 10 10 10 10	1111 1111	L L 2 3 4 5 6	H 1 2 3 4 5 6	H 1 1 1 1	1 2 2 2 2 2 2 2 2 2
						L H L H L H	10 10 10 10 10	нннн	7 8 9 8 9	7 8 9 8 9	1 1 1 1 1	2 2 2 2, 3 2, 3
			ттттт	H H H H L	L L H L	L H L H H	10 10 10 10 10	HHHHL	8 9 8 9 H	8 9 8 9 9	1 1 1 1	2, 3 2, 3 2, 3 2, 3 4

1. This is a simplified illustration of the clear function. CP and \overline{E}_Z also affect the logic level of O_Y and \overline{O}_Z .

A LOW signal on Ey will cause Oy to remain HIGH.
 Each rate illustrated assumes S₀ — S₃ are constant throughtout the cycle; however, these illustrations in no way prohibit variable-rate operation.

3. These input conditions exceed the range of the decade rate Select inputs. 4. Ey can be used to inhibit output Oy.

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

S ₃	S ₂	S ₁	S ₀	m	Oz PULSE PATTERN
L	L	L	н	1	1111011111
L	L	н	L	2	1101111011
L	L	н	н	3	1101011011
L	н	L	L	4	1010110101
L	н	L	н	5	1010010101
L	н	н	L	6	1000110001
L	н	н	Н	7	1000010001
Н	L	L	L	8	0000100001
н	L	L	н	9	0000000001

PULSE PATTERN TABLE

H = HIGH Voltage Level

L = LOW Voltage Level

FUNCTIONAL DESCRIPTION — The '167 contains four JK flip-flops connected as a synchronous decade counter with a count sequence of 0-1-2-3-4-8-9-10-11-12. A LOW signal on the Count Enable (\overline{CE}) input permits counting, with all state changes initiated simultaneously by the rising edge of the clock. When the count reaches maximum (12) the Terminal Count (\overline{TC}) output goes LOW if \overline{CE} is LOW. A HIGH signal on Master Reset (MR) clears the flip-flops and prevents counting, although output pulses can still occur if the clock is running, \overline{Ez} is LOW and S₃ is HIGH. A HIGH signal on Master Set (MS) prevents counting and sets the counter to 12, the only state in which no output pulses can occur.

The flip-flop outputs are decoded by a 4-wide AND-OR-INVERT gate. Each AND gate also contains the buffered and inverted CP and Z-enable ($\overline{E_Z}$) functions, as well as one of the Select ($S_0 - S_3$) inputs. The Z output $\overline{O_Z}$ is normally HIGH and goes LOW when CP and $\overline{E_Z}$ are LOW and any of the AND gates has its other inputs HIGH. The AND gates are enabled at different times and different rates relative to the clock. For example, the gate to which S_0 is connected is enabled only when the counter is in state five, assuming that S_0 is HIGH. Thus, during one complete cycle of the counter (10 clocks) the S_0 gate can contribute only pulse to the output rate. The S_1 gate is enabled twice per cycle, the S_2 gate four times per cycle(etc.). The output pulse rate thus depends on the clock rate and which of the $S_0 - S_3$ inputs are HIGH, as expressed in the following formula.

 $f_{out} = \underbrace{m \bullet f_{in}}{10}$ where $m = S_3 \bullet 2^3 + S_2 \bullet 2^2 + S_1 \bullet 2^1 + S_0 \bullet 2^0$

Thus by appropriate choice of signals applied to the $S_0 - S_3$ inputs, the output pulse rate can range from 1/10 to 9/10 of the clock rate. The select codes, m values and \overline{O}_Z pulse pattern are shown in the Pulse Pattern Table. In the \overline{O}_Z pattern, each column represents a clock period, with the state-12 column on the right. A one indicates that the \overline{O}_Z output will be HIGH during that entire clock period, while a zero indicates that \overline{O}_Z will be LOW when the clock is LOW during that period. Note that the output pulses are evenly spaced only when m is one or two, assuming that the clock frequency is constant, and that no output pulses can occur in state 12 of the counter.

The Y output O_Y is the complement of \overline{O}_Z and is thus normally LOW. A LOW signal on the Y-enable input E_Y disables O_Y. To expand the multiplier to 2-digit rate select, two packages can be cascaded as shown in *Figure a*. Both circuits operate from the basic clock, with the \overline{TC} output of the first acting to enable both counting and the output pulses of the second package. Thus the second counter advances at only 1/10 the rate of the first and a full cycle of the two counters combined requires 100 clocks. Output pulses contributed by the second counter occur only when the first counter is in state 12. All output pulses are opposite in phase to the clock.




Fig. a Cascading for 2-Digit Rate Select

SYMBOL	PARAMETER	54	/74	UNITS	CONDITIONS	
STMBUL	FANAMETEN	Min Max			CONDITIONS	
os	Output Short Circuit Current	-18	-55	mA	V _{CC} = Max	
lcc	Power Supply Current		99	mA	V _{CC} = Max; MS = Gno Other Inputs = 4.5 V	
AC CHAR	ACTERISTICS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} =$	+25°C (See \$	Section 3 fo	r waveforms a	and load configurations)	
		54	1/74			
SYMBOL	PARAMETER	C _L = 15 pF R _L = 400 Ω		UNITS	CONDITIONS	
		Min	Max			
f _{max}	Maximum Clock Frequency	25		MHz	Figs. 3-1, 3-8	
tplh tphl	Propagation Delay CP to TC		30 33	ns	- · · · · · · · · · · · · · · ·	
tPLH tPHL	Propagation Delay Ez to Oy		30 33	ns		
tPLH tPHL	Propagation Delay Ey to Oy		14 10	ns	Figs. 3-1, 3-4	
tPLH tPHL	Propagation Delay Sn to Oz		14 10	ns		
tPLH tPHL	Propagation Delay CP to Oy		39 30	ns		
tPLH tPHL	Propagation Delay Ez to Oz		18 23	ns		
IPLH IPHL	Propagation Delay S_n to O_Y		23 23	ns	Figs. 3-1, 3-5	
tPLH tPHL	Propagation Delay CP to Oz		18 26	ns		
tрLH tpHL	Propagation Delay CE to TC		20 21	ns	1	
tPHL	Propagation Delay MS to TC		27	ns		
lPLH	Propagation Delay MR to Oy		36	ns	- Figs. 3-1, 3-16	
					-1	

ns

Propagation Delay MR TO Oz

tPHL

SYMBOL	PARAMETER	5	64/74	UNITS	CONDITIONS	
01		Min	Max			
t _s (L)	Setup Time LOW CE to CP Rising	25		ns	Fig. b	
t _h (H)	Hold Time HIGH CE to CP Rising	0	t _w CP-10	ns		
ts (L)	Setup Time LOW CE to CP Falling	0	t _w CP-10	ns	Fig. c	
t _h (L)	Hold Time LOW CE to CP Falling	20	T-10	ns		
t _{inh} (H)	Inhibit Time HIGH CE to CP Falling	10		ns	Fig. b	
t _w (H)	CP Pulse Width HIGH	20		ns	Fig. 3-8	
t _w (H)	MR Pulse Width HIGH	15		ns	Fig. 3-16	
t _w (H)	MS Pulse Width HIGH	15		ns]	




Fig. b




Fig. c

54LS/74LS168 SYNCHRONOUS BI-DIRECTIONAL


DESCRIPTION — The '168 is a fully synchronous 4-stage up/down counter featuring a preset capability for programmable operation, carry lookahead for easy cascading and a U/ \overline{D} input to control the direction of counting. It counts in the BCD (8421) sequence and all state changes, whether in counting or parallel loading, are initiated by the LOW-to-HIGH transition of the clock.

ORDERING CODE: See Section 9

-					
	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG	10
PKGS	OUT	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	TYPE	1
Plastic DIP (P)	A	74LS168PC		9B	
Ceramic DIP (D)	A	74LS168DC	54LS168DM	6B	
Flatpak (F)	A	74LS168FC	54LS168FM	4L	

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW	
CEP CET	Count Enable Parallel Input (Active LOW)	0.5/0.25	
CET	Count Enable Trickle Input (Active LOW)	1.0/0.5	
СР	Clock Pulse Input (Active Rising Edge)	0.5/0.25	
Po — P3 PE	Parallel Data Inputs	0.5/0.25	
PE	Parallel Enable Input (Active LOW)	0.5/0.25	
 U/D	Up-Down Count Control Input	0.5/0.25	
Q0 — Q3	Flip-flop Outputs	10/5.0	
		(2.5)	
TC	Terminal Count Output (Active LOW)	10/5.0	
		(2.5)	



4


FUNCTIONAL DESCRIPTION — The '168 and '169 use edge-triggered D-type flip-flops and have no constraints on changing the control or data input signals in either state of the Clock. The only requirement is that the various inputs attain the desired state at least a setup time before the rising edge of the clock and remain valid for the recommended hold time thereafter. The parallel load operation takes precedence over the other operations, as indicated in the Mode Select Table. When \overrightarrow{PE} is LOW, the data on the $P_0 - P_3$ inputs enters the flip-flops on the next rising edge of the Clock. In order for counting to occur, both \overrightarrow{CEP} and \overrightarrow{CET} must be LOW and \overrightarrow{PE} must be HIGH. The U/D input then determines the direction of counting. The Terminal Count (TC) output is normally HIGH and goes LOW, provided that \overrightarrow{CET} is LOW, when a counter reaches zero in the COUNT DOWN mode or reaches 9 (15 for the '169) in the COUNT UP mode. The TC output state is not a function of the Count Enable Parallel (\overrightarrow{CEP}) input level. The TC output of the '168 decade counter can also be LOW in the illegal states 11, 13 and 15, which can occur when power is turned on or via parallel loading. If an illegal state occurs, the '168 will return to the legitimate sequence within two counts. Since the TC signal is derived by decoding the flip-flop states, there exists the possibility of decoding spikes on TC. For this reason the use of TC as a clock signal is not recommended (see logic equations below).

- 1) Count Enable = $\overline{CEP} \bullet \overline{CET} \bullet \overline{PE}$
- 2) Up: $\overline{TC} = Q_0 \bullet Q_3 \bullet (U/\overline{D}) \bullet \overline{CET}$
- 3) Down: $\overline{TC} = Q_0 \bullet Q_1 \bullet Q_2 \bullet Q_3 \bullet (U/\overline{D}) \bullet \overline{CET}$

'168 and '169 MODE SELECT TABLE

ΡĒ	CEP	CET	U/D	Action on Rising Clock Edge
L	X	X	X	Load (Pn->Qn)
H H	L	L	H L	Count Up (increment) Count Down (decrement)
H H	H X	Х Н	X X	No Change (Hold) No Change (Hold)

STATE DIAGRAM 54LS/74LS168




Count Up Count Down

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial



4-240

SYMBOL	PARAMETER	54/	74LS		CONDITIONS	
		Min	Max			
lcc	Power Supply Current		34	mA	V _{CC} = Max	
AC CHAR	ACTERISTICS: V _{CC} = +5.0 V, T _A = -	Г	Section 3 for 74LS	r waveforms a	and load configuration	
SYMBOL	PARAMETER	CL =	15 pF	UNITS	CONDITIONS	
		Min	Max			
f _{max}	Maximum Clock Frequency	25		MHz	Figs. 3-1, 3-8	
tplh tphl	Propagation Delay CP to Qn		20 20	ns	Figs. 3-1, 3-8	
tPLH tPHL	Propagation Delay CP to TC		30 30	ns	Figs. 3-1, 3-8	
tpLH tpHL	Propagation Delay CET to TC		15 20	ns	Figs. 3-1, 3-5	
tplH	Propagation Delay U/D to TC		25 25	ns	Figs. 3-1, 3-20	

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER	54/	74LS		CONDITIONS
		Min	Max		CONDITIONS
t _s (H) t _s (L)	Setup Time HIGH or LOW P_n , CEP or CET to CP	15 15		ns	Fig. 3-6
t _h (H) t _h (L)	Hold Time HIGH or LOW P_n , CEP or CET to CP	5.0 5.0		ns	Fig. 3-6
t _s (H) t _s (L)	Setup Time HIGH or LOW PE to CP	20 20		ns	Fig. 3-6
t _h (H) t _h (L)	Hold Time HIGH or LOW PE to CP	0 0		ns	Fig. 3-6
t _s (H) t _s (L)	Setup Time HIGH or LOW U/D to CP	25 25	*	ns	Fig. 3-6
t _h (H) t _h (L)	Hold Time HIGH or LOW U/D to CP	0 0		ns	Fig. 3-6
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	10 20		ns	Fig. 3-8

168

54LS/74LS169

SYNCHRONOUS BI-DIRECTIONAL MODULO-16 BINARY COUNTER


DESCRIPTION — The '169 is a fully synchronous 4-stage up/down counter featuring a preset capability for programmable operation, carry lookahead for easy cascading and a U/\overline{D} input to control the direction of counting. All state changes, whether in counting or parallel loading, are initiated by the LOW-to-HIGH transition of the clock. For a functional description and detail specifications, please refer to the '168 data sheet.

ORD	FRING	CODE	See	Section 9
UnD	China	CODE.	See	Sections


••••	PIN	COMMERCIAL GRADE	MILITARY GRADE	РКС				
PKGS	ООТ	V _{CC} = +5.0 V ±5%, T _A = 0°C to +70°C	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	ТҮРЕ				
Plastic DIP (P)	A	74LS169PC		9B				
Ceramic DIP (D)	A	74LS169DC	54LS169DM	6B				
Flatpak (F)	A	74LS169FC	54LS169FM	4L				



PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW
CEP CET	Count Enable Parallel Input (Active LOW)	0.5/0.25
CET	Count Enable Trickle Input (Active LOW)	1.0/0.5
CP	Clock Pulse Input (Active Rising Edge)	0.5/0.25
P0 — P3	Parallel Data Inputs	0.5/0.25
Po — P3 PE U/D	Parallel Enable Input (Active LOW)	0.5/0.25
U/D	Up-Down Count Control Input	0.5/0.25
Q0 — Q3	Flip-flop Outputs	10/5.0
		(2.5)
TC	Terminal Count Output (Active LOW)	10/5.0
		(2.5)




CONNECTION DIAGRAM PINOUT A





MODE SELECT TABLE

PE	CEP	CET	U/D	Action on Rising Clock Edge
L	Х	х	Х	Load (Pn→Qn)
н	L	L	н	Load (Pn → Qn) Count Up (increment)
н	L	L	L	Count Down (decrement)
н	н	х	х	No Change (Hold)
н	Х	н	Х	No Change (Hold)

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial







H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

170

SYMBOL	OL PABAMETER		PARAMETER		54,	4/74 54/74L		'4LS	UNITS	CONDITIONS
		Min	Мах	Min	Мах					
Іон	Output HIGH Current			30		20	μA	V _{CC} = Min, V _{OH} = 5.5 V		
	Power Supply Current	хс		150		40	mA	V _{CC} = Max; D _n , WE,		
lcc		ХМ		140		40		$\overline{\text{RE}}$ = 4.5 V; WA _n , RA _n = Gnd		


AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25° C (See Section 3 for waveforms and load configurations)


		54/74	54/74LS			
SYMBOL	PARAMETER	$\begin{array}{l} C_{L} = 15 \ pF \\ R_{L} = 400 \ \Omega \end{array}$	$C_L = 15 \text{ pF}$	UNITS	CONDITIONS	
		Min Max	Min Max			
tPLH tPHL	Propagation Delay* RA ₀ or RA1 to On	35 40	35 35	ns	Figs. 3-1, 3-20	
tplh tphl	Propagation Delay RE to O _n	15 30	30 30	ns	Figs. 3-1, 3-5	
tplh tphL	Propagation Delay WE to On	40 45	35 35	ns	Figs. 3-1, 3-9	
tplh tphL	Propagation Delay D _n to O _n	30 45	35 35	ns	Figs. 3-1, 3-5	

*Measured at least 25 ns after entry of new data at selected location.

AC OPERATING REQUIREMENTS: V_{CC} = +5.0 V, T_{A} = $+25^{\circ}\,C$

SYMBOL	PARAMETER	54/74		54/74LS		UNITS	CONDITIONS	
		Min	Мах	Min	Max			
ts	Setup Time HIGH or LOW D_n to rising \overline{WE}	10		10		ns		
th	Hold Time HIGH or LOW D_n to rising \overline{WE}	15		5.0		ns		
ts	Setup Time HIGH or LOW WAn to falling WE	15		10		ns	Fig. a	
th	Hold Time HIGH or LOW WA _n to rising WE	5.0		5.0		ns		
t _w (L)	WE or RE Pulse Width LOW	25		25		ns		





4-247


TRUTH TABLE

	IN	OUTPUT			
MR	СР	ĪĒ1	ĪĒ2	Dn	Qn
H L L	L L	X X H	X X X	×××	L Qn Qn
L L L	7	X L L	H L L	X L H	Qn L H

When either \overline{OE}_1 or \overline{OE}_2 are HIGH, the output is in the OFF state (high impedenace); however this does not affect the contents or sequential operating of the register.

- H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial






SYMBOL	PARAMETER	54/74		54/74LS		UNITS	CONDITIONS
		MIn	Max	Min	Max	0.1110	
los	Output Short Circuit Current	-30	-70	-20	-100	mA	V _{CC} = Max
lcc	Power Supply Current		72		28	mA	V _{CC} = Max, MR = CP, OE ₁ = 4.5 V OE ₂ , IE ₁ , IE ₂ , D _n = Gr

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

		54/74	54/74LS			
SYMBOL	PARAMETER	$\begin{array}{l} C_L = 50 \; pF \\ R_L = 400 \; \Omega \end{array}$	C _L = 15 pF	UNITS	CONDITIONS	
		Min Max	Min Max			
f _{max}	Maximum Clock Frequency	25	30	MHz	Figs. 3-1, 3-8	
tplh tphL	Propagation Delay CP to On	43 31	40 25	ns		
t PHL	Propagation Delay, MR to O _n	27	25	ns	Figs. 3-1, 3-16	
tpzh tpzL	Output Enable Time	30 30	20 20	ns	Figs. 3-3, 3-11, 3-12 R _L = 2 kΩ ('LS173)	
tphz tplz	Output Disable Time	14 20	16 16	ns	Figs. 3-3, 3-11, 3-12 R _L = 2 kΩ ('LS173) C _L = 5 pF	

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER	54,	/74	54/7	4LS	UNITS	CONDITIONS	
01111201		Min Max Min Max	00					
t _s (H) t _s (L)	Setup Time HIGH or LOW D_n to CP	10 10		10 10		ns		
t _h (H) t _h (L)	Hold Time HIGH or LOW D _n to CP	10 10		10 10		ns	Fig. 3-6	
t _s (H) t _s (L)	Setup Time HIGH or LOW TE to CP	17 17		17 17		ns		
t _h (H) t _h (L)	Hold Time HIGH or LOW IE to CP	2.0 2.0		2.0 2.0		ns		
t _w (L)	CP Pulse Width LOW	20		17		ns	Fig. 3-8	
t _w (H)	MR Pulse Width HIGH	20		17		ns	Fig. 3-16	
t _{rec}	Recovery Time, MR to CP	10		15		ns		



INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74S (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
CP Clo MR Ma	ata Inputs ock Pulse Input (Active Rising Edge) aster Reset Input (Active LOW) p-Flop Outputs	1.0/1.0 1.0/1.0 1.0/1.0 20/10	1.25/1.25 1.25/1.25 1.25/1.25 25/12.5	0.5/0.25 0.5/0.25 0.5/0.25 10/5.0 (2.5)

FUNCTIONAL DESCRIPTION — The '174 consists of six edge-triggered D flip-flops with individual D inputs and Q outputs. The Clock (CP) and Master Reset (\overline{MR}) are common to all flip-flops. Each D input's state is transferred to the corresponding flip-flop's output following the LOW-to-HIGH Clock (CP) transition. A LOW input to the Master Reset (\overline{MR}) will force all outputs LOW independent of Clock or Data inputs. The '174 is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

INPUTS	OUTPUTS
@ t_n , $\overline{MR} = H$	@ t _{n + 1}
Dn	Qn
н	н
L	L


TRUTH TABLE

 t_n = Bit time before positive-going clock transition t_{n+1} = Bit time after positive-going clock transition

H = HIGH Voltage Level

L = LOW Voltage Level


LOGIC DIAGRAM



SYMBOL	PARAMETER	54/74		54/74S		54/74LS		UNITS	CONDITIONS
		Min	Мах	Min	Мах	Min	Мах	00	CONDITION
сс	Power Supply Current		65		144		26	mA	V _{CC} = Max D _n = MR = 4.5 CP = ∫
	ACTERISTICS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} =$	T				r		nd load c	onfigurations)
		54/74		54/74S		54/74LS			
	PARAMETER $C_L = 15 \text{ pF}$ $C_L = 15 \text{ pF}$ $R_L = 400 \Omega$ $R_L = 280 \Omega$				UNITS				
SYMBOL	PARAMETER		•		•		15 pr	01113	CONDITION
SYMBOL	PARAMETER		•	RL =	•		Max	UNITS	CONDITIONS
SYMBOL f _{max}	PARAMETER Maximum Clock Frequency	RL =	400 Ω	RL =	280 [.] Ω			MHz	CONDITIONS Figs. 3-1, 3-8
		R _L = Min	400 Ω	R∟ = Min	280 [.] Ω	Min			

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER	54	54/74		54/74S		4LS	UNITS	CONDITIONS
		Min	Max	Min	Max	Min	Max	0	
t _s (H) t _s (L)	Setup Time HIGH or LOW D_n to CP	20 20		5.0 5.0		10 10		ns	Fig. 3-6
t _h (H) t _h (L)	Hold Time HIGH or LOW D_n to CP	5.0 5.0		3.0 3.0		5.0 5.0		ns	1 ig. 0 0
t _w (H)	CP Pulse Width HIGH	20		7.0		18		ns	Fig. 3-8
t _w (L)	MR Pulse Width LOW	20		7.0		18		ns	Fig. 3-16
t _{rec}	Recovery Time MR to CP	25		5.0		12		ns	



4-253

FUNCTIONAL DESCRIPTION — The '175 consists of four edge-triggered D flip-flops with individual D inputs and Q and \overline{Q} outputs. The Clock and Master Reset are common. The four flip-flops will store the state of their individual D inputs on the LOW-to-HIGH clock (CP) transition, causing individual Q and \overline{Q} outputs to follow. A LOW input on the Master Reset (MR) will force all Q outputs LOW and \overline{Q} outputs HIGH independent of Clock or Data inputs. The '175 is useful for general logic applications where a common Master Reset and Clock are acceptable.

TRUTH TABLE

INPUTS	ουτ	PUTS
@ t_n , $\overline{MR} = H$	@1	^t n + 1
Dn	Qn	Q n
L,	L	н
Н	н	L


 $t_n = Bit$ time before clock positive-going transition

tn + 1 = Bit time after clock positive-going transition

H = HIGH Voltage Level

L = LOW Voltage Level

LOGIC DIAGRAM



SYMBOL	PARAMETER	54/74		54/74S		54/74LS		UNITS	CONDITIONS
		Min	Мах	Min	Мах	Min	Мах		
lcc	Power Supply Current		45		96		18	mA	V _{CC} = Max D _n = MR = 4.5 V CP = J
	ACTERISTICS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} =$	T						and load o	configurations)
		54	/74	54/	/74S	54/	74LS		
SYMBOL	PARAMETER	CL =	15 pF	$C_{i} =$	15 nE	$ \alpha =$	15 nE	UNITS	CONDITIONS
			400 Ω		•		15 pi	00	CONDITIONS
		RL =	400 Ω	RL =	280 Ω		Max	0	CONDITIONS
fmax	Maximum Clock Frequency	RL =	400 Ω	RL =	280 Ω			MHz	Figs. 3-1, 3-8
f _{max} tPLH tPHL	Maximum Clock Frequency Propagation Delay CP to Qn	RL = Min	400 Ω	RL = Min	280 Ω	Min			
tPLH	Propagation Delay	RL = Min	400 Ω Max 30	RL = Min	280 Ω Max 12	Min	Max 25	MHz	Figs. 3-1, 3-8

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = +25^{\circ}\text{C}$

SYMBOL	PARAMETER	54	/74	54/	74S	54/74LS			CONDITIONS
		Min	Мах	Min	Мах	Min	Мах		001121110110
ts (H) ts (L)	Setup Time HIGH or LOW D _n to CP	20 20		5.0 5.0		10 10		ns	Fig. 3-6
t _h (H) t _h (L)	Hold Time HIGH or LOW D_n to CP	5.0 5.0		3.0 3.0		5.0 5.0		ns	119.00
t _w (H)	CP Pulse Width HIGH	20		7.0		15		ns	Fig. 3-8
t _w (L)	MR Pulse Width LOW	20		7.0		18		ns	Fig. 3-16
t _{rec}	Recovery Time MR to CP	25		5.0		12		ns	Fig. 3-16

54/74176 PRESETTABLE DECADE COUNTER

CONNECTION DIAGRAM PINOUT A

LOGIC SYMBOL

10 3 11

PL P0 P1 P2 P3

MR Q0 Q1 Q2 Q3

CP₀

CP1

13 5 9 2 12

V_{CC} = Pin 14 GND = Pin 7

PL 1

Q2 2

P2

P₀ 4 Q₀ 5

CP1 6

GND 7

14 Vcc

13 MR

12 Q3

11 P3

10 P1 9 Q1

8 CPo

DESCRIPTION — The '176 is a presettable decade ripple counter partitioned into divide-by-two and divide-by-five sections, with separate clock inputs for the two sections. It can be connected to operate either in a BCD (8421) sequence or in a bi-quinary sequence producing a 50% duty cycle output. A LOW signal on the Master Reset (\overline{MR}) input overrides all other inputs and forces the Q outputs LOW. A LOW signal on the Parallel Load (\overline{PL}) input causes the Q outputs to assume the state of their respective Parallel Data (P_n) inputs, regardless of the clock. In the counting mode, state changes are initiated by the falling edge of the clock.

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	Ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ} C to +70^{\circ} C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	TYPE
Plastic DIP (P)	A	74176PC		9A
Ceramic DIP (D)	A	74176DC	54176DM	6A
Flatpak (F)	A	74176FC	54176FM	31

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions


PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW
CP0 CP1	÷2 Section Clock Input (Active Falling Edge)	2.0/3.0
CP1	÷5 Section Clock Input (Active Falling Edge)	3.0/3.0
MR	Asynchronous Master Reset Input (Active LOW)	2.0/2.0
P0 — P3 PL	Parallel Data Inputs	1.0/1.0
PL	Asynchronous Parallel Load Input (Active LOW)	1.0/1.0
$Q_0 - Q_3$	Flip-flop Outputs*	20/10

 $^{*}Q_{0}$ is guaranteed to drive \overline{CP}_{1} in addition to the full rated load.

FUNCTIONAL DESCRIPTION — The '176 is an asynchronously presettable decade ripple counter partitioned into divide-by-two and divide-by-five sections. In the counting modes, state changes are initiated by the HIGHto-LOW transition of the clock signals. State changes of the Q outputs, however, do not occur simultaneously because of the internal ripple delays. When using external logic to decode the Q outputs, designers should bear in mind that the unequal delays can lead to decoding spikes and thus a decoded signal should not be used as a clock or strobe. The \overline{CP}_0 input serves the Q₀ flip-flop while the \overline{CP}_1 input serves the divide-by-five section. The Q₀ output is designed and specified to drive the rated fan-out plus the \overline{CP}_1 input.


The '176 can be connected up to operate in two different count sequences. With the input frequency connected to \overline{CP}_0 and with Q_0 driving \overline{CP}_1 , the circuit counts in the BCD (8421) sequence. With the input frequency connected to \overline{CP}_1 and Q_3 driving \overline{CP}_0 , Q_0 becomes the low frequency output and has a 50% duty cycle waveform. Note that the maximum counting rate is reduced in the latter (bi-quinary) configuration because of the interstage gating delay within the divide-by-five section.

The '176 has an asynchronous active LOW Master Reset input (\overline{MR}) which overrides all other inputs and forces all outputs LOW. The counters are also asynchronously presettable. A LOW on the Parallel Load input (\overline{PL}) overrides the clock inputs and loads the data from Parallel Data ($P_0 - P_3$) inputs into flip-flops. While \overline{PL} is LOW, the counters act as transparent latches and any change in the P_n inputs will be reflected in the outputs. In order for the intended parallel data to be entered and stored, the recommended setup and hold times with respect to the rising edge of \overline{PL} should be observed.




LOGIC DIAGRAM

÷ 5 STATE DIAGRAM



BCD STATE DIAGRAM



MODE SELECT TABLE

	INPL	JTS	RESPONSE
MR	WR PL CP		
L H H	X L H	x x 7	Q _n forced LOW Pn → Qn Count Up

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54	1/74	UNITS	CONDITIONS	
		Min	Max			
lcc	Power Supply Current		48	mA	V _{CC} = Max All inputs = Gnd	

SYMBOL		54	/74			
	PARAMETER	C _L = R _L =	•	UNITS	CONDITIONS	
		Min	Max			
f _{max}	Maximum Count Frequency at CP0	35		MHz	Figs. 3-1, 3-9	
f _{max}	Maximum Count Frequency at CP1	17.5		MHz	Figs. 3-1, 3-9	
tPLH tPHL	Propagation Delay \overline{CP}_0 to Q_0		13 17	ns	Figs. 3-1, 3-9	
tPLH tPHL	Propagation Delay CP1 to Q1		17 26	ns	Figs. 3-1, 3-9	
tPLH tPHL	Propagation Delay CP1 to Q2		41 51	ns	Figs. 3-1, 3-9	
t _{PLH} tPHL	Propagation Delay CP1 to Q3 for '176		20 26	ns	Figs. 3-1, 3-9	
tPLH tPHL	Propagation Delay CP1 to Q3 for '177		66 75	ns	Figs. 3-1, 3-9	
tPLH tPHL	Propagation Delay P_n to Q_n		29 46	ns	Figs. 3-1, 3-5	
ірін Ірні	Propagation Delay PL to Q _n		43 48	ns	Figs. 3-1, 3-16	
tphl	Propagation Delay MR to Qn		48	ns	Figs. 3-1, 3-16	

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER	54	4/74		CONDITIONS	
		Min	Min Max			
t _s (H)	Setup Time HIGH Pn to PL	15		ns	Fig. 3-13	
t _h (H)	Hold Time HIGH P_n to \overline{PL}	0		ns	Fig. 3-13	
ts (L)	Setup Time LOW P _n to PL	20		ns	Fig. 3-13	
t _h (L)	Hold Time LOW P _n to PL	0		ns	Fig. 3-13	
t _w (H)	CP0 Pulse Width HIGH	14		ns	Fig. 3-9	
t _w (H)	CP1 Pulse Width HIGH	28		ns	Fig. 3-9	
t _w (L)	PL Pulse Width LOW	25		ns	Fig. 3-16	
t _w (L)	MR Pulse Width LOW	20		ns	Fig. 3-16	
t _{rec}	Recovery Time MR or PL to CPn	25		ns	Fig. 3-16	

CONNECTION DIAGRAM PINOUT A

PL 1

Q2 2

On!

CP1 6 GND 7 14 Vcc

13 MR

12 Q₃ 11 P₃ 10 P₁

9 Q1

8 CP0

54/74177 PRESETTABLE BINARY COUNTER

DESCRIPTION — The'177 is a presettable modulo-16 ripple counter partitioned into divide-by-two and divide-by-eight sections, with a separate clock input for each section. In the counting mode, state changes are initiated by the falling edge of the clock. A LOW signal on the Master Reset ($\overline{\text{MR}}$) input overrides all other inputs and forces the outputs LOW. A LOW signal on the Parallel Load ($\overline{\text{PL}}$) input overrides the clocks and causes the Q outputs to assume the state of their respective Parallel Data (P_n) inputs. For detail specifications, please refer to the '176 data sheet.

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS	Ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to} + 125^{\circ} \text{ C}$	ТҮРЕ	
Plastic DIP (P)	A	74177PC		9A	
Ceramic DIP (D)	A	74177DC	54177DM	6A	
Flatpak (F)	A	74177FC	54177FM	31	

LOGIC SYMBOL

V_{CC} = Pin 14 GND = Pin 7

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions


DESCRIPTION	54/74 (U.L.) HIGH/LOW
÷2 Section Clock Input (Active Falling Edge)	2.0/3.0
+8 Section Clock Input (Active Falling Edge)	2.0/2.0
Asynchronous Master Reset Input (Active LOW)	2.0/2.0
Parallel Data Inputs	1.0/1.0
Asynchronous Parallel Load Input (Active LOW)	1.0/1.0
Flip-flop Outputs*	20/10
	÷2 Section Clock Input (Active Falling Edge) ÷8 Section Clock Input (Active Falling Edge) Asynchronous Master Reset Input (Active LOW) Parallel Data Inputs Asynchronous Parallel Load Input (Active LOW)

 $^{*}Q_{0}$ is guaranteed to drive \overline{CP}_{1} in addition to the full rated load.

FUNCTIONAL DESCRIPTION—The '177 is an asynchronously presettable binary ripple counter partitioned into divide-by-two and divide-by-eight sections. In the counting modes, state changes are initiated by the HIGH-to-LOW transition of the clock signals. State changes of the Q outputs, however, do not occur simultaneously because of the internal ripple delays. When using external logic to decode the Q_n outputs, designers should bear in mind that the unequal delays can lead to decoding spikes and thus a decoded signal should not be used as a clock or strobe. The \overline{CP}_0 input serves the Q₀ flip-flop while the \overline{CP}_1 input serves the divide-by-eight section. The Q₀ output is designed and specified to drive the rated fan-out plus the \overline{CP}_1 input. With the input frequency connected to \overline{CP}_0 and with Q₀ driving \overline{CP}_1 , the '177 forms a straightforward modulo-16

The '177 has an asynchronous active LOW Master Reset input (\overline{MR}) which overrides all other inputs and forces all outputs LOW. The counters are also asynchronously presettable. A LOW on the Parallel Load input (\overline{PL}) overrides the clock inputs and loads the data from Parallel Data ($P_0 - P_3$) inputs into the flip-flops. While \overline{PL} is LOW, the counters act as transparent latches and any change in the P_0 inputs will be reflected in the outputs.

counter, with Q_0 the least significant output and Q_3 the most significant output.




MODE SELECT TABLE

H = HIGH Voltage Level


L = LOW Voltage Level


X = Immaterial



STATE DIAGRAM

LOGIC DIAGRAM





 $V_{CC} = Pin 14$ GND = Pin 7

6A

31

 \mathbf{Q}_1 Q_2 14 Vcc

13 P2

12 P3

11 SE

10 Q3

9 PE

8 Q2

12

Q3

10

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

74178DC

74178FC

А

А

DIP (D)

Flatpak


(F)

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW
PE	Parallel Enable Input	1.0/1.0
$P_0 - P_3$	Parallel Data Inputs	1.0/1.0
Ds	Serial Data Input	1.0/1.0
SE	Shift Enable Input	1.0/1.0
SE CP	Clock Pulse Input (Active Falling Edge)	1.0/1.0
$Q_0 - Q_3$	Flip-flop Outputs	20/10

54178DM

54178FM

FUNCTIONAL DESCRIPTION — The '178 contains four D-type edge-triggered flip-flops and sufficient interstage logic to perform parallel load, shift right or hold operations. All state changes are initiated by a HIGHto-LOW transition of the clock. A HIGH signal on the Shift Enable (SE) input prevents parallel loading and permits a right shift each time the clock makes a negative transition. When the SE input is LOW, the signal applied to the Parallel Enable (PE) input determines whether the circuit is in a parallel load or a hold mode, as shown in the Mode Select Table. The SE, PE, Ds and Pn inputs can change when the clock is in either state, provided only that the recommended setup and hold times are observed.




MODE SELECT TABLE

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial





54/74179 4-BIT SHIFT REGISTER

CONNECTION DIAGRAM PINOUT A

LOGIC SYMBOL

PE P0 P1 P2 P3

MR Q0 Q1 Q2 Q3

7 9 11

 $V_{CC} = Pin 16$ GND = Pin 8

 \mathbf{Q}_3

12

Ds

СР

SE

£

3

16 V_{CC}

14 P3

13 SE

12 Q3

11 Q₃

9 Q2

MR 1

Po 3

Ds 4

Q₀ [5 CP [6

Q1 7

P1

DESCRIPTION — The '179 features synchronous parallel or serial entry, asynchronous reset and parallel outputs, with the complement output of the fourth stage also available. The flip-flops are fully edge-triggered, with state changes initiated by a HIGH-to-LOW transition of the clock. Parallel Enable and Serial Enable inputs are used to select Load, Shift and Hold modes of operation. A LOW signal on the Master Reset input overrides all other inputs and forces the Q outputs to the LOW state.

ORDERING CODE: See Section 9

<u> </u>	DIN	COMMERCIAL GRADE	MILITARY GRADE	DKO	1
PKGS	PIN OUT	V _{CC} = +5.0 V ±5%, T _A = 0°C to +70°C	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ} C \text{ to } +125^{\circ} C$	PKG TYPE	
Plastic DIP (P)	A	74179PC		9B	
Ceramic DIP (D)	A	74179DC	54179DM	6B	
Flatpak (F)	А	74179FC	54179FM	4L	

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW
PE	Parallel Enable Input	1.0/1.0
Po — P3	Parallel Data Inputs	1.0/1.0
Ds	Serial Data Input	1.0/1.0
SE CP MR	Shift Enable Input	1.0/1.0
CP	Clock Pulse Input (Active Falling Edge)	1.0/1.0
MR	Asynchronous Master Reset Input (Active LOW)	1.0/1.0
Q0 — Q3	Flip-flop Outputs	20/10
Q0 — Q3 Q3	Fourth Stage Complement Output	20/10

FUNCTIONAL DESCRIPTION — The '179 contains four D-type edge-triggered flip-flops and sufficient interstage logic to perform parallel load, shift right or hold operations. All state changes except reset are initiated by a HIGH-to-LOW transition of the clock. A LOW signal on \overline{MR} overrides all other inputs and forces the Q outputs LOW and \overline{Q}_3 HIGH. With \overline{MR} HIGH, a HIGH signal on SE prevents parallel loading and permits a right shift each time the clock makes a HIGH-to-LOW transition. When \overline{MR} and SE are LOW, the signal applied to PE determines whether the circuit is in a parallel load or a hold mode, as shown in the Mode Select Table. The SE, PE, D_S and P_n inputs can change when the clock is in either state, provided only that the recommended setup and hold times are observed.


MODE SELECT TABLE

	INP	UTS		RESPONSE
MR	SE	PE	CP	
LHHH	X H L L	X X H L	× 」 × × 、 × 、	Asynchronous Reset; Q _n → LOW; Q ₃ → HIGH Right Shift. D _S → Q ₀ ; Q ₀ → Q ₁ , etc. Parallel Ioad. P _n → Q _n Hold

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial





DC CHARACTERISTICS OVER OPERATING	TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	54	/74	UNITS	CONDITIONS	
01		Min	Max			
lcc	Power Supply Current	XM XC		70 75	mA	V _{CC} = Max, P _n = Gnd D _S , PE, SE, MR = 4.5 V CP = ጊ

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

		54	4/74			
SYMBOL	PARAMETER	CL = 15 pF RL = 400 Ω		UNITS	CONDITIONS	
		Min	Max			
f _{max}	Maximum Clock Frequency	25		MHz	Figs. 3-1, 3-9	
tPLH tPHL	Propagation Delay CP to Q _n		26 35	ns	Figs. 3-1, 3-9	
tPLH	Propagation Delay MR to Q ₃		23	ns	Figs. 3-1, 3-17	
tPHL	Propagation Delay MR to Q _n		36	ns		

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ } T_A = +25^{\circ}\text{ C}$

SYMBOL	PARAMETER	54	1/74		CONDITIONS	
OTMOOL		Min	Max			
t _s (H) t _s (L)	Setup Time HIGH or LOW Ds or P_n to \overline{CP}	30 30		ns	,	
t _h (H) t _h (L)	Hold Time HIGH or LOW Ds or Pn to CP	5.0 5.0		ns	Fig. 3-7	
t _s (H) t _s (L)	Setup Time HIGH or LOW PE or SE to CP	35 35		ns		
t _h (H) t _h (L)	Hold Time HIGH or LOW PE or SE to CP	5.0 5.0		ns		
t _w (H)	CP Pulse Width HIGH	20		ns	Fig. 3-9	
t _w (L)	MR Pulse Width LOW	20		ns	Fig. 3-17	
t _{rec}	Recovery Time MR to CP		ns	Fig. 3-17		




DESCRIPTION — The '180 is a monolithic. 8-bit parity checker/generator which features control inputs and even/odd outputs to enhance operation in either odd or even parity applications. Cascading these circuits allows unlimited word length expansion. Typical application would be to generate and check parity on data being transmitted from one register to another. Typical power dissipation is 170 mW.


54/74180 8-BIT PARITY GENERATOR/CHECKER

LOGIC SYMBOL

4-267



tPHL



*OC - Open Collector

FUNCTIONAL DESCRIPTION — The 'LS181 is a 4-bit high speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select inputs ($S_0 - S_3$) and the Mode Control input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active HIGH or active LOW operands. The Function Table lists these operations.

When the Mode Control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the $C_n + 4$ output, or for carry lookahead between packages using the signals \overline{P} (Carry Propagate) and \overline{G} (Carry Generate). In the ADD mode, \overline{P} indicates that \overline{F} is 15 or more, while \overline{G} indicates that \overline{F} is 16 or more. In the SUBTRACT mode, \overline{P} indicates that \overline{F} is zero or less, while \overline{G} indicates that \overline{F} is less than zero. \overline{P} and \overline{G} are not affected by carry in. When speed requirements are not stringent, it can be used in a simple ripple carry mode by connecting the Carry output ($C_n + 4$) signal to the Carry input (C_n) of the next unit. For high speed operation the device is used in conjunction with the 9342 or 93S42 carry lookahead circuit. One carry lookahead package is required for each group of four 'LS181 devices. Carry lookahead can be provided at various levels and offers high speed capability over extremely long word lengths.

The A = B output from the device goes HIGH when all four \overline{F} outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the subtract mode. The A = B output is open-collector and can be wired-AND with other A = B outputs to give a comparison for more than four bits. The A = B signal can also be used with the C_{n + 4} signal to indicate A > B and A < B.


The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow. As indicated, this device can be used with either active LOW inputs producing active LOW outputs or with active HIGH inputs producing active HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.

MODE SELECT INPUTS			СТ		/E LOW OPERANDS & Fn OUTPUTS	ACTIVE HIGH OPERANDS & Fn OUTPUTS			
S3	S ₂	S1	S ₀		ARITHMETIC** ($M = L$) ($C_n = L$)		$\begin{array}{l} \text{ARITHMETIC}^{**} \\ (\text{M} = \text{L}) \ (\text{C}_{\text{n}} = \text{H}) \end{array}$		
	L L L	L L H H	L H L H	Ā AB A + B Logic 1	A minus 1 AB minus 1 AB minus 1 minus 1	Ā A + B ĀB Logic 0	A A + B A + B minus 1		
L L L	нннн	L L H H	L H L H	$ \overline{A + B} \\ \overline{B} \\ \overline{A \oplus B} \\ \overline{A + B} $	A plus $(A + \overline{B})$ AB plus $(A + \overline{B})$ A minus B minus 1 A + \overline{B}	AB B A⊕B AB	A plus AB (A + B) plus AB A minus B minus 1 AB minus 1		
ннн	L L L	L L H H	L H L H	ĀB A⊕ B B A + B	A plus (A + B) A plus B AB plus (A + B) A + B	<u>Ā + B</u> A ⊕ B B AB	A plus AB A plus B (A + B) plus AB AB minus 1		
н н н н н	н н н н н	L L H H	L H L H	Logic 0 AB AB A	A plus A* AB plus A AB minus A A	Logic 1 A + B A + B A			

FUNCTION TABLE

*each bit is shifted to the next more significant position

**arithmetic operations expressed in 2s complement notation



SYMBOL	PARAMETER		54/	74LS	UNITS	CONDITIONS	
			Min	Max			
Іон	Output HIGH Current, A = B			100	μA	Vcc = Min, Voн = 5.5 \	
		XM XC		32 34	mA	V _{CC} = Max Β̄ _n , C _n = Gnd S _n , M, Ā _n = 4.5 V	
lcc	Power Supply Current	XM XC		35 37	mA	$V_{CC} = Max$ \overline{A}_n , \overline{B}_n , $C_n = Gnd$ M, $S_n = 4.5 V$	

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

		54/	74LS		CONDITIONS	
SYMBOL	PARAMETER	CL =	15 pF	UNITS		
		Min	Мах			
tpLH tpHL	Propagation Delay C _n to C _n + 4		27 20	ns	M = Gnd, Figs. 3-1, 3-5 Tables I & II	
tРLH tPHL	Propagation Delay C_n to \overline{F}		26 20	ns	M = Gnd, Figs. 3-1, 3-5 Table I	
tPLH tPHL	Propagation Delay Ā or B to G	elay 29 23		ns	M, S ₁ , S ₂ = Gnd; S ₁ , S ₃ = 4.5 V; Figs. 3-1, 3-5 Table I	
tPLH tPHL	Propagation Delay Ā or B to G		32 26	ns	M, S ₀ , S ₃ = Gnd; S ₁ , S ₂ = 4.5 V; Figs. 3-1, 3-4, 3-5; Table II	
tр∟н tPнL	Propagation Delay Ā or B to P		30 30	ns	M, S ₁ , S ₂ = Gnd; S ₀ , S ₃ = 4.5 V; Figs. 3-1, 3-4; Table I	
tPLH tPHL	Propagation Delay Ā or B to P		30 33	ns	M, S ₀ , S ₃ = Gnd; S ₁ , S ₂ = 4.5 V; Figs. 3-1, 3-4, 3-5; Table II	
tPLH tPHL	Propagation Delay Ā; or Ē; to Ē;		32 25	ns	M, S ₁ , S ₂ = Gnd; S ₀ , S ₃ = 4.5 V; Figs. 3-1, 3-5: Table I	
tPLH tPHL	Propagation Delay Ā; or Ē; to Ē;		32 32	ns	M, S ₀ , S ₃ = Gnd; S ₁ , S ₂ = 4.5 V; Figs. 3-1, 3-4, 3-5; Table II	
tPLH tPHL	Propagation Delay A or B to F		33 29	ns	M = 4.5 V; Figs. 3-1, 3-5; Table III	
tPLH tPHL	Propagation Delay Ā or	t .	38 38	ns	M, S ₁ , S ₂ = Gnd; S ₀ , S ₃ = 4.5 V; Figs. 3-1, 3-4; Table I	

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = +25^{\circ}\text{C} \text{ (Cont'd)}$

SYMBOL		54/74LS C _L = 15 pF			CONDITIONS
	PARAMETER			UNITS	
		Min	Мах		
tРLН tPHL	Propagation Delay \overline{A} or \overline{B} to $C_n + 4$		41 41	ns	M, S ₀ , S ₃ = Gnd; S ₁ , S ₂ = 4.5 V; Figs. 3-1, 3-4, 3-5; Table II
tРLН tPHL	Propagation Delay \overline{A} or \overline{B} to $A = B$		50 62	ns	M, S ₀ , S ₃ = Gnd; S ₁ , S ₂ = 4.5 V; R _L = 2 kΩ to 5.0 V; Figs. 3-2, 3-4, 3-5; Table II

SUM MODE TEST TABLE I

FUNCTION INPUTS: $S_0 = S_3 = 4.5 V$, $S_1 = S_2 = M = 0 V$


SYMBOL		OTHER INPUT SAME BIT		OTHER DA		
	TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	TEST
tPLH tPHL	Āi		None	Remaining A and B	Cn	Fi
tPLH tPHL	B _i	Āi	None	Remaining Ā and B	Cn	Fi
tplh tphl	Ā	B	None	None	Remaining Ā and Ē, C _n	P
tplh tphL	Ē	Ā	None	None	Remaining Ā and Ē, C _n	P
tplh tphl	Ā	None	B	Remaining B	Remaining Ā, C _n	G
tPLH tPHL	B	None	Ā	Remaining B	Remaining Ā, C _n	G
tplh tphl	Ā	None	B	Remaining B	Remaining Ā, C _n	Cn + 4
tPLH tPHL	B	None	Ā	Remaining Remaining B Ā, Cn		Cn + 4
tPLH tPHL	Cn	None	None	All A	All B	Any F or Cn + 4

i

					= S ₂ = 4.5 V, S ₀ =	
SYMBOL			R INPUT E BIT	OTHER DA		
	TEST	APPLY 4.5 V			APPLY GND	TEST
tPLH tPHL	Ā	None	B	Remaining A	Remaining B, Cn	Ēi
tPLH tPHL	B	Ā	None	Remaining Ā	Remaining B, Cn	Fi
tPLH tPHL	Ā	None	B	None	Remaining Ā and Ē, C _n	P
tplh tphl	Ē	Ā	None	None	Remaining Ā and B, C _n	P
tPLH tPHL	Ā	B	None	None	Remaining Ā and Ē, C _n	G
tplh tphl	B	None	Ā	None	Remaining \overline{A} and \overline{B} , C _n	G
tplh tphl	Ā	None	B	Remaining A	Remaining B, Cn	A = B
tPLH tPHL	B	Ā	None	Remaining Ā	Remaining B, Cn	A = B
tPLH tPHL	Ā	B	None	None	Remaining Ā and B, Cn	Cn + 4
tPLH tPHL	B	None	Ā	None	Remaining \overline{A} and \overline{B} , C _n	Cn + 4
tplh tphl	Cn	None	None	All Ā and B	None	Cn + 4

LOGIC MODE TEST TABLE III FUNCTION INPUTS: $S_1 = S_2 = M = 4.5 V$, $S_0 = S_3 = 0 V$

SYMBOL			I INPUT E BIT	OTHER D	ATA INPUTS	OUTPUT UNDER TEST	
	TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND		
tplh tphl	Ā	B	None	None	Remaining Ā and B, C _n	Any F	
tPLH tPHL	B	Ā	None	None	Remaining Ā and Ē, C _n	Any F	



DESCRIPTION - The '183 contains two independent full adders. Each adder has an individual carry output for use in multiple-input, carry-save techniques to produce the true sum and true carry outputs with no more than two gate delays. Typical propagation delay is 12 ns.


ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	оит	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to} + 125^{\circ} \text{ C}$	ТҮРЕ
Plastic DIP (P)	A	74H183PC		9A
Ceramic DIP (D)	A	74H183DC	54H183DM	6A
Flatpak (F)	A	74H183FC	54H183FM	31

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74H (U.L.) HIGH/LOW
A _a , B _a	Side a Operand Inputs	3.75/3.75
A _b , B _b	Side b Operand Inputs	3.75/3.75
Cia, Cib	Carry Inputs	3.75/3.75
Sa, Bb	Sum Outputs	25/12.5
Coa, Cob	Carry Outputs	25/12.5

183 LOGIC DIAGRAM





DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54/7	74H	UNITS	CONDITIONS		
			Min	Max			
lcc	Power Supply Current	XM XC		69 75	mA	V _{CC} = Max All Inputs = Gnd	

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

		54/	74H		· ·
SYMBOL	PARAMETER	$C_{L} = 25 \text{ pF}$ $R_{L} = 280 \Omega$		UNITS	CONDITIONS
		Min	Max		
tPLH tPHL	Propagation Delay A _x , B _x or C _{ix} to S _x		15 18	ns	Figs. 3-1, 3-20
tPLH tPHL	Propagation Delay A _x , B _x or C _{ix} to C _{ox}		15 18	ns	Figs. 3-1, 3-5





DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		54/	54/74S		4LS	UNITS	CONDITIONS
01mbol		Min	Max	Min	Мах			
Vol	Output LOW Voltage	XM XC		0.5 0.45		0.4 0.5	v	V _{CC} = Min I _{OL} = 16 mA ('S189) I _{OL} = 8.0 mA (54LS189) I _{OL} = 16 mA (74LS189)
Vон	Output HIGH Voltage	XM XC	-	2.4 2.4		2.8 2.8	v	$\label{eq:VCC} \begin{array}{l} V_{CC} = Min \\ I_{OH} = 2.0 \mbox{ mA } (54S189) \\ I_{OH} = 6.5 \mbox{ mA } (74S189) \\ I_{OH} = 0.4 \mbox{ mA } ('LS189) \end{array}$
los	Output Short Circuit Current		-30	-100	-8	i0*	mA	V _{CC} = Max
lcc	Power Supply Current		110		40	mA	V _{CC} = Max; WE, CS, Gnd	
*Typical Value	······································							


			54/74S	54/74LS		
SYMBOL	PARAMETER	$\begin{array}{l} C_L=30 \ \text{pF} \\ \text{R}_L=300 \ \Omega \end{array}$	C _L = 15 pF	UNITS	CONDITIONS	
			Min Max	Min Max		
tPLH tPHL	Access Time, HIGH or LOW, A_n to \overline{O}_n	XM XC	50 35	37* 37*	ns	Figs. 3-1, 3-20
tpzh tpzl	Access Time, HIGH or LOW, \overline{CS} to \overline{O}_n	XM XC	32 22	10* 10*	ns	Figs. 3-3, 3-11, 3-12 R _L = 2 kΩ ('LS189)
tрнz	Disable Time CS to On	XM XC	25 25		ns	Figs. 3-3, 3-11, 3-12 $R_L = 2 \ k\Omega \ ('LS189)$ $C_L = 5 \ pF$
tplz	Disable Time CS to On	XM XC	25 17		115	
tpzh tpzL	Access Time, HIGH or LOW, \overline{WE} to \overline{O}_n	XM XC	40 30		ns	Figs. 3-3, 3-11, 3-12 R _L = 2 kΩ ('LS189)
tрнz	Disable Time WE to On	XM XC	30 20			Figs. 3-3, 3-11, 3-12
tpLZ	Disable Time WE to On	XM XC	32 20		ns	$R_L = 2 k\Omega ('LS189)$ $C_L = 5 pF$

AC OPERATING REQUIREMENTS OVER RECOMMENDED V_{CC} AND T_A RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54/74S	54/74LS	UNITS	CONDITIONS	
01mbol		Min Max	Min Max	UNITO		
t _s (H) t _s (L)	Setup Time HIGH or LOW A_n to WE	0 0	10* 10*	ns	Fig. 3-21	
t _h (H) t _h (L)	Hold Time HIGH or LOW A_n to \overline{WE}	0 0	0* 0*	ns	119.021	
t _s (H) t _s (L)	Setup Time HIGH or LOW D_n to \overline{WE}	20 20	25* 25*	ns	Fig. 3-13	
t _h (H) t _h (L)	Hold Time HIGH or LOW D_n to \overline{WE}	0 0	0* 0*	ns	19.010	
ts (L)	Setup Time LOW CS to WE	0		ns	Fig. 3-14	
t _h (L)	Hold Time LOW CS to WE	0		ns	Fig. 3-13	
t _w (L)	WE Pulse Width LOW	20	25*	ns	Fig. 3-14	

*Typical Value

						CON	PINOUT A
		54/7419	€ €				
		54LS/74LS	S190			P1 1	
	U	P/DOWN DECADI		2		Q1 2 Q0 3	15 P ₀ 14 CP
		(With Preset and Ri		•		CE 4	13 RC
			·			Ū/D 5	13 RC
		The '190 is a reversible B		Q2 6	11 PL		
• • •		us counting and asynchron 00 to be used in programma				Q3 7	10 P ₂
input, the	Termina	al Count output and the Rip	ople Clock output r	make pos	sible	GND 8	9 P ₃
		ods of implementing multi- nges are initiated by the ris			nting	L	
		- 30 MHz TYPICAL COUN	IT FREQUENCY			·	LOGIC SYMBOL
		JS COUNTING DUS PARALLEL LOAD					
• CASCA	DABLE					1	
							11 15 1 10 9
ORDERIN	G COD	E: See Section 9	.				PL P0 P1 P2 P3
	PIN	COMMERCIAL GRADE	MILITARY GE		РKG	5 — 4 —O	Ū/D RC O— 13 CE
PKGS	ουτ	V _{CC} = +5.0 V ±5%, T _A = 0°C to +70°C	$V_{CC} = +5.0 V$ T _A = -55° C to -		ТҮРЕ	14	CP TC 12 Q ₀ Q ₁ Q ₂ Q ₃
Plastic DIP (P)	A	74190PC, 74LS190PC			9B		3 2 6 7
Ceramic DIP (D)	A	74190DC, 74LS190DC	54190DM, 54LS1	90DM	7B		V _{CC} = Pin 16 GND = Pin 8
Flatpak (F)	A	74190FC, 74LS190FC	54190FM, 54LS19	90FM	4L		
INPUT LO	ADING	/FAN-OUT: See Section 3	for U.L. definition	1S			
INPUT LO	T	/FAN-OUT: See Section 3 DESCRIPTION		54	/ 74 (U.L IGH/LOV	· .	54/74LS (U.L.) HIGH/LOW
	T	DESCRIPTI Count Enable Input (Acti	ON	54	IGH/LOV 3.0/3.0	· .	HIGH/LOW 1.5/0.75
PIN NAME CE CP	T	DESCRIPTI Count Enable Input (Acti Clock Pulse Input (Active	ON	54	IGH/LOV 3.0/3.0 1.0/1.0	· .	HIGH/LOW 1.5/0.75 0.5/0.25
	T	DESCRIPTIO Count Enable Input (Active Clock Pulse Input (Active Parallel Data Inputs Asynchronous Parallel Lo	ON ive LOW) e Rising Edge)	54	IGH/LOV 3.0/3.0	· .	HIGH/LOW 1.5/0.75
PIN NAME CE CP Po - P3	T	DESCRIPTI Count Enable Input (Acti Clock Pulse Input (Active Parallel Data Inputs	ON ive LOW) e Rising Edge) oad Input	54	IGH/LOV 3.0/3.0 1.0/1.0 1.0/1.0	· .	HIGH/LOW 1.5/0.75 0.5/0.25 0.5/0.25
PIN NAME CE CP Po - P3 PL	T	DESCRIPTIO Count Enable Input (Active Clock Pulse Input (Active Parallel Data Inputs Asynchronous Parallel Lo (Active LOW)	ON ive LOW) e Rising Edge) oad Input	54	3.0/3.0 1.0/1.0 1.0/1.0 1.0/1.0 1.0/1.0	· .	HIGH/LOW 1.5/0.75 0.5/0.25 0.5/0.25 0.5/0.25 0.5/0.25 10/5.0
PIN NAME CE CP P0 - P3 PL Ū/D	T	DESCRIPTION Count Enable Input (Active Clock Pulse Input (Active Parallel Data Inputs Asynchronous Parallel Lo (Active LOW) Up/Down Count Control Flip-flop Outputs	ON ive LOW) e Rising Edge) oad Input Input	54	IGH/LOV 3.0/3.0 1.0/1.0 1.0/1.0 1.0/1.0 1.0/1.0	· .	HIGH/LOW 1.5/0.75 0.5/0.25 0.5/0.25 0.5/0.25 0.5/0.25
PIN NAME \overline{CE} CP $P_0 - P_3$ \overline{PL} \overline{U}/D $Q_0 - Q_3$	T	DESCRIPTIO Count Enable Input (Active Clock Pulse Input (Active Parallel Data Inputs Asynchronous Parallel Lo (Active LOW) Up/Down Count Control	ON ive LOW) e Rising Edge) oad Input Input tive LOW)	54	3.0/3.0 1.0/1.0 1.0/1.0 1.0/1.0 1.0/1.0 1.0/1.0 20/10	· .	HIGH/LOW 1.5/0.75 0.5/0.25 0.5/0.25 0.5/0.25 0.5/0.25 10/5.0 (2.5)



FUNCTIONAL DESCRIPTION — The '190 is a synchronous up/down BCD decade counter and the '191 is a synchronous up/down 4-bit binary counter. The operating modes of the '190 decade counter and the '191 binary counter are identical, with the only difference being the count sequences as noted in the state diagrams. Each circuit contains four master/slave flip-flops, with internal gating and steering logic to provide individual preset, count-up and count-down operations.

Each circuit has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load (\overline{PL}) input is LOW, information present on the Parallel Data inputs ($P_0 - P_3$) is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table.


A HIGH signal on the \overline{CE} input inhibits counting. When \overline{CE} is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the \overline{U}/D input signal, as indicated in the Mode Select Table. When counting is to be enabled, the \overline{CE} signal can be made LOW when the clock is in either state. However, when counting is to be inhibited, the LOW-to-HIGH \overline{CE} transition must occur only while the clock is HIGH. Similarly, the \overline{U}/D signal should only be changed when either \overline{CE} or the clock is HIGH. These restrictions do not apply to the 'LS190 and 'LS191; \overline{CE} and \overline{U}/D can be changed with the clock in either state, provided only that the recommended setup and hold times are observed.


Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches maximum (9 for the '190, 15 for the '191) in the count-up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until \overline{U}/D is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes.

The TC signal is also used internally to enable the Ripple Clock (\overline{RC}) output. The \overline{RC} output is normally HIGH. When \overline{CE} is LOW and TC is HIGH, the \overline{RC} output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multi-stage counters, as indicated in *Figures a and b.* In *Figure a*, each \overline{RC} output is used as the clock input for the next higher stage. This configuration is particularly advantageous when the clock source has a limited drive capability, since it drives only the first stage. To prevent counting in all stages it is only necessary to inhibit the first stage, since a HIGH signal on \overline{CE} inhibits the \overline{RC} output pulse, as indicated in the \overline{RC} Truth Table. A disadvantage of this configuration, in some applications, is the timing skew between state changes in the first and last stages. This represents the cumulative delay of the clock as it ripples through the preceding stages.

A method of causing state changes to occur simultaneously in all stages in shown in *Figure b*. All clock inputs are driven in parallel and the RC outputs propagate the carry/borrow signals in ripple fashion. In this configuration the LOW state duration of the clock must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stage before the clock goes HIGH. There is no such restriction on the HIGH state duration of the clock, since the RC output of any package goes HIGH shortly after its CP input goes HIGH.

The configuration shown in *Figure c* avoids ripple delays and their associated restrictions. The \overline{CE} input for a given stage is formed by combining the TC signals from all the preceding stages. Note that in order to inhibit counting an enable signal must be included in each carry gate. The simple inhibit scheme of *Figures a and b* doesn't apply, because the TC output of a given stage is not affected by its own \overline{CE} .












Fig. c Synchronous N-Stage Counter with Parallel Gated Carry/Borrow



YMBOL	PARAMETER		54	/74	54/7	4LS	UNITS	CONDITIONS	
JIMBOL			Min	Мах	Min	Max	CINITO 2		
lcc	Power Supply Current	XM XC		99 105		35 35	mA	V _{CC} = Max All Inputs = Gnd	
AC CHAR	ACTERISTICS: V _{CC} = +5.0 V	V, T _A = -	+25° C	(See S	Sectior	n 3 for	waveforms a	and load configurations	
	· · ·		54	1/74	54/	74LS			
SYMBOL	PARAMETER			15 pF 400 Ω	C∟ = 15 pF		UNITS	CONDITIONS	
			Min	Max	Min	Мах			
f _{max}	Maximum Count Frequen	су	20		20		MHz		
tPLH tPHL	Propagation Delay CP to Q _n			24 36		24 36	ns	Figs. 3-1, 3-8	
tPLH tPHL	Propagation Delay CP to TC			42 52		42 52	ns		
tPLH tPHL	Propagation Delay CP to RC			20 24		20 24	ns		
tРLH tPHL	Propagation Delay Pn to Qn			22 50		22 50	ns	Figs. 3-1, 3-5	
tPLH tPHL	Propagation Delay CE to RC			33 33		33 33	ns		
tPLH tPHL	Propagation Delay PL to Q _n			33 50		33 50	ns	Figs. 3-1, 3-16	
tPLH tPHL	Propagation Delay U/D to RC			45 45		45 45	ns	Fig. 2.1 Fig. d	
tpLH tpHL	Propagation Delay U/D to TC			33 33		33 33	ns	Fig. 3-1, Fig. d	
AC OPER/	TING REQUIREMENTS: V	cc = +5.	.0 V, Т	A = +2	5°C				
SYMBOL	PARAMETER		54	4/74	54/	74LS	UNITS	CONDITIONS	
OTMEOL			Min	Мах	Min	Max	UNITO	Comprise	
ts (H) ts (L)	Setup Time HIGH or LOV Pn to PL	V	20 20		20 20		ns	Fig. 3-13	
t _h (H) t _h (L)	Hold Time HIGH or LOW Pn to PL		0 0		5.0 5.0		ns	- FIG. 3-13	
t _s (L)	Setup Time LOW CE to CP		20		20		ns	Fig. 3-6	
t _h (L)	Hold Time LOW CE to CP		0		0		ns	- FIG. 3-0	
t _w (L)	CP Pulse Width LOW		25		20		ns	Fig. 3-8	
t _w (L)	PL Pulse Width LOW		35		35		ns	Fig. 3-16	
t _{rec}	PL Pulse Width LOW Recovery Time				20		ns	Fig. 3-16	



4-285

MODE SELECT TABLE

	INP	UTS		MODE
PL	ĈĒ	Ū/D	CP	
н	L	L	٦	Count Up
н	L	н	5	Count Down
L	X	Х	х	Preset (Asyn.)
н	н	х	Х	No Change (Hold)


H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

RC TRUTH TABLE

11	IPUT	S	OUTPUT
CE	тС*	СР	RC
L	н	ъ	ъ
н	X	Х	н
х	L	X	н


*TC is generated internally


STATE DIAGRAM



----+ COUNT DOWN

LOGIC DIAGRAM





4-287


FUNCTIONAL DESCRIPTION — The '192 and '193 are asynchronously presettable decade and 4-bit binary synchronous up/down (reversible) counters. The operating modes of the '192 decade counter and the '193 binary counter are identical, with the only difference being the count sequences as noted in the State Diagram. Each circuit contains four master/slave flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up and count down operations.

Each flip-flop contains JK feedback from slave to master such that a LOW-to-HIGH transition on its T input causes the slave, and thus the Q output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state changes to be initiated simultaneously. A LOW-to-HIGH transition on the Count Up input will advance the count by one; a similar transition on the Count Down input will decrease the count by one. While counting with one clock input, the other should be held HIGH. Otherwise, the circuit will either count by twos or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either Clock input is LOW.

The Terminal Count Up (\overline{TC}_U) and Terminal Count Down (\overline{TC}_D) outputs are normally HIGH. When a circuit has reached the maximum count state (9 for the '192, 15 for the '193), the next HIGH-to-LOW transition of the Count Up Clock will cause \overline{TC}_U to go LOW. \overline{TC}_U will stay LOW until CPU goes HIGH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays. Similarly, the \overline{TC}_D output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the \overline{TC} outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter.

$$\overline{TC}_U = Q_0 \bullet Q_3 \bullet \overline{CP}_U \overline{TC}_D = \overline{Q}_0 \bullet \overline{Q}_1 \bullet \overline{Q}_2 \bullet \overline{Q}_3 \bullet \overline{CP}_D$$


Each circuit has an asynchronous parallel load capability permitting the counter to be preset. When the Parallel Load (\overrightarrow{PL}) and the Master Reset (MR) inputs are LOW, information present on the Parallel Data inputs ($P_0 - P_3$) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both Clock inputs, and latch each Q output in the LOW state. If one of the Clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that Clock will be interpreted as a legitimate signal and will be counted.



MODE SELECT TABLE

MR	PL	CPu	CPD	MODE
н	Х	х	х	Reset (Asyn:)
L	L	X	х	Preset (Asyn.)
L	• H	н	н	No Change
L	н		н	Count Up
L	н	н		Count Down

STATE DIAGRAM



H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			54/74		74LS	UNITS	CONDITIONS
01111201				Max	Min	Мах	00	
los	Output Short Circuit Current	XM XC	-20 -18	-65 -65	-20 -20	-100 -100	mA	V _{CC} = Max
lcc	Power Supply Current	XM XC		89 102		34 34	mA	V _{CC} = Max; MR, P L = Gnd Other Inputs = 4.5 V

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ}C$ (See Section 3 for waveforms and load configurations)

		54/	/74	54/7	4LS			
SYMBOL	PARAMETER	1	$\begin{array}{l} C_{L} = 15 \; pF \\ R_{L} = 400 \; \Omega \end{array}$		15 pF	UNITS	CONDITIONS	
		Min	Max	Min	Мах			
fmax	Maximum Count Frequency	25		30		MHz	Figs. 3-1, 3-8	
tPLH tPHL	Propagation Delay CP_U or CP_D to Q_n		38 47		31 28	ns		
tplh tphl	Propagation Delay CPU to TCU		26 24		16 21	ns	Figs. 3-1, 3-5	
tplH tpHL	Propagation Delay CP_D to \overline{TC}_D		24 24		16 24	110	1190.01,00	
tPLH tPHL	Propagation Delay P _n to Q _n				20 30	ns	Figs. 3-1, 3-5	
tPLH tPHL	Propagation Delay PL to Q _n		40 40		32 30	ns	Figs. 3-1, 3-16	
tPHL	Propagation Delay, MR to Qn		35		25	1,0	1193.01, 0-10	

SYMBOL	PARAMETER	54	/74	54/74LS		UNITS	CONDITIONS	
01		Min	Мах	Min	Мах	00	•••••	
t _s (H) t _s (L)	Setup <u>Ti</u> me HIGH or LOW P _n to PL	20 20		20 10		ns	Fig. 3-13	
t _h (H) t _h (L)	Hold Time HIGH or LOW P_n to \overline{PL}	0 3.0		3.0 3.0			$CP_U = CP_D = LOW$	
t _w (L)	CP Pulse Width LOW	20		17		ns	Fig. 3-8	
t _w (L)	PL Pulse Width LOW	20		20				
t _w (H)	MR Pulse Width HIGH	20		15		ns	Fig. 3-16	
trec	Recovery Time, MR to CP	6.0		3.0				
trec	Recovery Time, PL to CP	6.0		10				



4-291


MODE SELECT TABLE

MR	PL	CPu	CPD	MODE
н	х	×X	х	Reset (Asyn.)
L	L	X	X	Preset (Asyn.)
L	н	н	н	No Change
Ļ	н		н	Count Up
L	н	н		Count Down

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial Z = High Impedance







LOGIC EQUATIONS FOR TERMINAL COUNT

 $\overline{TC}_U = Q_0 \bullet Q_1 \bullet Q_2 \bullet Q_3 \bullet \overline{CP}_U$ $\overline{TC}_D = \overline{Q}_0 \bullet \overline{Q}_1 \bullet \overline{Q}_2 \bullet \overline{Q}_3 \bullet \overline{CP}_D$

LOGIC DIAGRAM





4-293

FUNCTIONAL DESCRIPTION — The '194 contains four edge-triggered D flip-flops and the necessary interstage logic to synchronously perform shift right, shift left, parallel load and hold operations. Signals applied to the Select (S₀, S₁) inputs determine the type of operation, as shown in the Mode Select Table. Signals on the Select, Parallel data ($P_0 - P_3$) and Serial data (D_{SR} , D_{SL}) inputs can change when the clock is in either state, provided only that the recommended setup and hold times, with respect to the clock rising edge, are observed. Synchronous state changes occur within 8.0 ns (typical, '194) or 15 ns (typical, 'LS194A), making the devices especially useful for implementing high speed memory or CPU buffer registers. A LOW signal on Master Reset (MR) overrides all other inputs and forces the outputs LOW.

OPERATING			I	NPUTS	OUTPUTS					
MODE	MR	S ₁	S ₀	Dsr	DSL	Pn	Q ₀	Q1	Q2	Q ₃
Reset	L	х	х	Х	х	Х	L	L	L	L
Hold	н	I	Ι	х	х	х	q 0	q1	q2	q 3
Shift Left	н н	h h		x x	l h	X X	q 1 q 1	q 2 q 2	q з q з	L H
Shift Right	н н	 	h h	l h	X X	x x	L H	q 0 q 0	q1 q1	q2 q2
Parallel Load	н	h	h	х	Х	pn	p0	P1	p2	рз

MODE SELECT TABLE

I = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition.


h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition.

 $p_n\left(q_n\right)$ = Lower case letters indicate the state of the referenced input (or output) one setup time prior to the LOW-to-HIGH clock transition.

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial



SYMBOL	PARAMETER	54/74		54/74S		54/74LS		UNITS	CONDITIONS
		Min	Max	Min	Max	Min	Max		CONDITION
Icc	Power Supply Current		63		135		23	mA	$V_{CC} = Max$ $S_n, \overline{MR}, D_{SR},$ $D_{SL} = 4.5 V$ $P_n = Gnd$ $CP = _$

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configuration)


		54/	/74	54/	74S	54/7	'4LS		
SYMBOL	PARAMETER	$\begin{array}{l} \textbf{C}_{L}=\textbf{15} ~ \textbf{p}\textbf{F} \\ \textbf{R}_{L}=\textbf{400} ~ \boldsymbol{\Omega} \end{array}$						UNITS	CONDITIONS
		Min	Max	Min	Мах	Min	Мах		
f _{max}	Maximum Shift Frequency	25		70		30		MHz	Figs. 3-1, 3-8
tplh tphl	Propagation Delay CP to Q _n		22 26		8.0 12		21 24	ns	
tрнL	Propagation Delay MR to Qn		30		23		26	ns	Figs. 3-1, 3-16

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER	54	/74	54/	74S	54/7	'4LS	UNITS	CONDITIONS	
01 MDOL		Min	Max	Min	Мах	Min	Max	00		
t _s (H) t _s (L)	Setup Time HIGH or LOW P_n or D_{SR} or D_{SL} to CP	20 20		6.0 6.0		16 16		ns		
t _h (H) t _h (L)	Hold Time HIGH or LOW P_n or D _{SR} or D _{SL} to CP	0 0		0 0		0 0		ns	Fig. 3-6	
t _s (H) t _s (L)	Setup Time HIGH or LOW S _n to CP	30 30		9.0 9.0		25 25		ns		
t _h (H) t _h (L)	Hold Time HIGH or LOW S _n to CP	0 0		0 0		0 0		ns		
t _w (H)	CP Pulse Width HIGH	20		7.0		17		ns	Fig. 3-8	
t _w (L)	MR Pulse Width LOW	20		12		12		ns	Fig. 3-16	
t _{rec}	Recovery Time MR to CP	25		5.0		18		ns		

CONNECTION DIAGRAM **PINOUT A** 54/74195 54LS/74LS195A MR 1 J 2 UNIVERSAL 4-BIT SHIFT REGISTER κ₃ P0 4 P1 5 P2 6 **DESCRIPTION** — The '195 is a high speed 4-bit shift register offering typical P3 7 shift frequencies of 50 MHz. It is useful for a wide variety of register and counting applications. The '195 is pin and functionally identical to the 9300, GND 8 93L00 and 93H00. • TYPICAL SHIFT RIGHT FREQUENCY OF 50 MHz ('LS195A) ASYNCHRONOUS MASTER RESET • J. K INPUTS TO FIRST STAGE • FULLY SYNCHRONOUS SERIAL OR PARALLEL DATA TRANSFERS P Po **P**2 Pa **ORDERING CODE:** See Section 9 MILITARY GRADE 10 · CP COMMERCIAL GRADE PIN PKG PKGS $V_{CC} = +5.0 V \pm 5\%$, $V_{CC} = +5.0 V \pm 10\%$ MR Q0 Q1 Q2 Q3 OUT TYPE $T_A = -55^{\circ} C \text{ to } +125^{\circ} C$ $T_A = 0^{\circ} C$ to +70° C Plastic 15 14 13 12 74195PC, 74LS195APC Α 9B DIP (P) Ceramic Α 74195DC, 74LS195ADC 54195DM, 54LS195ADM 6B Vcc = Pin 16 DIP (D) Gnd = Pin 8 Flatpak А 74195FC, 74LS195AFC 54195FM, 54LS195AFM 4L (F) INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

195



PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW	
PE	Parallel Enable Input (Active LOW)	1.0/1.0	0.5/0.25	
Po — P3	Parallel Data Inputs	1.0/1.0	0.5/0.25	
J	First Stage J Input (Active HIGH)	1.0/1.0	0.5/0.25	
Ŕ	First Stage K Input (Active LOW)	1.0/1.0	0.5/0.25	
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	0.5/0.25	
MR	Asynchronous Master Reset Input (Active LOW)	1.0/1.0	0.5/0.25	
Q0 — Q3	Parallel Outputs	20/10	10/5.0 (2.5)	
\bar{a}_3	Complementary Last Stage Output (Active LOW)	20/10	10/5.0 (2.5)	

4-296

FUNCTIONAL DESCRIPTION — The Logic Diagram and Truth Table indicate the functional characteristics of the '195 4-bit shift register. The device is useful in a wide variety of shifting, counting and storage applications. It performs serial, parallel, serial to parallel, or parallel to serial data transfers at very high speeds.

The '195 has two primary modes of operation, shift right $(Q_0 \rightarrow Q_1)$ and parallel load, which are controlled by the state of the Parallel Enable (\overrightarrow{PE}) input. When the \overrightarrow{PE} input is HIGH, serial data enters the first flip-flop Q_0 via the J and \overrightarrow{K} inputs and is shifted one bit in the direction $Q_0 \rightarrow Q_1 \rightarrow Q_2 \rightarrow Q_3$ following each LOW-to-HIGH clock transition. The J \overrightarrow{K} inputs provide the flexibility of the JK type input for special applications, and the simple D type input for general applications by tying the two pins together. When the \overrightarrow{PE} input is LOW, the '195 appears as four common clocked D flip-flops. The data on the parallel inputs P_0, P_1, P_2, P_3 is transferred to the respective Q_0 , Q_1 , Q_2 , Q_3 outputs following the LOW-to-HIGH clock transition. Shift left operation ($Q_3 \rightarrow Q_2$) can be achieved by tying the Q_n outputs to the P_{n - 1} inputs and holding the \overrightarrow{PE} input LOW.

All serial and parallel data transfers are synchronous, occuring after each LOW-to-HIGH clock transition. Since the '195 utilizes edge-triggering, there is no restriction on the activity of the J, \overline{K} , P_n and \overline{PE} inputs for logic operation — except for the setup and release time requirements. A LOW on the asynchronous Master Reset (\overline{MR}) input sets all Q outputs LOW, independent of any other input condition.

OPERATING MODES		I	NPL	ITS		OUTPUTS				
	MR	ΡĒ	J	ĸ	Pn	Q ₀	Q1	Q2	Q3	\overline{Q}_3
Asynchronous Reset	L	х	х	Х	х	L	L	L	L	н
Shift, Set First Stage Shift, Reset First Stage Shift, Toggle First Stage Shift, Retain First Stage	н н н н	h h h h	h I h I	h I I h	x x x x	H L qo qo	q 0 q 0 q 0 q 0	q1 q1 q1 q1	q2 q2 q2 q2	q2 q2 q2 q2 q2
Parallel Load	н	I	х	х	pn	p0	p1	p2	рз	₽3


MODE SELECT TABLE

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

I = LOW voltage level one setup time prior to the LOW to HIGH clock transition.

h = HIGH voltage level one setup time prior to the LOW to HIGH clock transition.

 $p_n (q_n) =$ Lower case letters indicate the state of the referenced input (or output) one setup time prior to the LOW to HIGH clock transition.




SYMBOL	PARAMETER	54/74	54/74LS	UNITS	CONDITIONS						
		Min Max	Min Max	00							
lcc	Power Supply Current	63	21	mA	$V_{CC} = Max, \overline{PE} = Gnd$ J, K, P _n , MR = 4.5 V CP =						
AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations) 54/74 54/74LS											
		1 37/17									

		$R_L =$	$R_L = 400 \Omega$				
		Min	Мах	Min	Max		
f _{max}	Maximum Clock Frequency	30		30		MHz	Figs. 3-1, 3-8
tpLH tpHL	Propagation Delay CP to Q _n		22 26		21 24	ns	
t PHL	Propagation Delay, MR to Qn		30		26	ns	Figs. 3-1, 3-16

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER	54	/74	54/7	'4LS	UNITS	CONDITIONS	
		Min	Мах	Min	Max	0.0110		
t _s (H) t _s (L)	Setup Time HIGH or LOW J, \overline{K} or P _n to CP	20 20		15 15		ns		
t _h (H) t _h (L)	Hold Time HIGH or LOW J, \overline{K} or P _n to CP	0		0 0		ns	Fig. 3-6	
t _s (H) t _s (L)	Setup Time HIGH or LOW PE to CP	25 25		25 25		ns		
t _h (H) t _h (L)	Hold Time HIGH or LOW PE to CP	-10 -10		0 0		ns		
t _w (H)	CP Pulse Width HIGH	16		16		ns	Fig. 3-8	
t _w (L)	MR Pulse Width LOW	12		12		ns	Fig. 3-16	
t _{rec}	Recovery Time, MR to CP	25		20		ns		



INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
CP ₀	÷2 Section Clock Input (Active Falling Edge)	2.0/3.0	1.0/1.5
CP ₁	÷5 Section Clock Input (Active Falling Edge)	3.0/4.0	2.0/1.75
MR	Asynchronous Master Reset Input (Active LOW)	2.0/2.0	1.0/0.5
P0 — P3	Parallel Data Inputs	1.0/1.0	0.5/0.25
P ₀ P ₃ PL	Asynchronous Parallel Load Input (Active LOW)	1.0/1.0	0.5/0.25
Q0-Q3*	Flip-flop Outputs*	20/10	10/5.0 (2.5)

 Q_0 is guaranteed to drive the full rated fan-out plus the \overline{CP}_1 input.


196

CONNECTION DIAGRAM PINOUT A

FUNCTIONAL DESCRIPTION — The '196 and '197 are asynchronous presettable decade and binary ripple counters. The '196 decade counter is partitioned into divide-by-two and divide-by-five sections while the '197 is partitioned into divide-by-two and divide-by-eight sections, with all sections having a separate Clock input. In the counting modes, state changes are initiated by the HIGH-to-LOW transition of the clock signals. State changes of the Q outputs, however, do not occur simultaneously because of the internal ripple delays. When using external logic to decode the Q outputs, designers should bear in mind that the unequal delays can lead to decoding spikes and thus a decoded signal should not be used as a clock or strobe. The $\overline{CP_0}$ input serves the Q₀ flip-flop in both circuit types while the $\overline{CP_1}$ input serves the divide-by-five or divide-by-eight section. The Q₀ output is designed and specified to drive the rated fan-out plus the $\overline{CP_1}$ input. With the input frequency connected to $\overline{CP_0}$ and with Q₀ driving $\overline{CP_1}$, the '197 forms a straight forward modulo-16 counter, with Q₀ the least significant output and Q₃ the most significant output.


The '196 decade counter can be connected up to operate in two different count sequences. With the input frequency connected to \overline{CP}_0 and with Q_0 driving \overline{CP}_1 , the circuit counts in the BCD (8421) sequence. With the input frequency connected to \overline{CP}_1 and Q_3 driving \overline{CP}_0 , Q_0 becomes the low frequency output and has a 50% duty cycle waveform. Note that the maximum counting rate is reduced in the latter (bi-quinary) configuration because of the interstage gating delay within the divide-by-five section.


The '196 and '197 have an asynchronous active LOW Master Reset input (\overline{MR}) which overrides all other inputs and forces all outputs LOW. The counters are also asynchronously presettable. A LOW on the Parallel Load input (\overline{PL}) overrides the clock inputs and loads the data from Parallel Data ($P_0 - P_3$) inputs into the flip-flops. While \overline{PL} is LOW, the counters act as transparent latches and any change in the P_n inputs will be reflected in the outputs. In order for the intended parallel data to be entered and stored, the recommended setup and hold times with respect to the rising edge of \overline{PL} should be observed.



LOGIC DIAGRAM

+5 STATE DIAGRAM





MODE SELECT TABLE

INPL	ITS	RESPONSE
ΡL	<u>Ç</u> P	
X L H	х х т	Q _n forced LOW Pn → Qn Count Up
	PL X L	X X L X

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARMETER	54	54/74		74LS	UNITS	CONDITIONS
01		Max	00				
ίн	Input HIGH Current '196 CP '197 CP		1.0 1.0 1.0		0.2 0.4 0.2	mA	$V_{CC} = Max, V_{IN} = 5.5 V$
lcc	Power Supply Current		59		20	mA	V _{CC} = Max All Inputs = Gnd

			54	/74	54/7	74LS			
SYMBOL	PARAMETER	PARAMETER		$C_{L} = 15 \text{ pF}$ $R_{L} = 400 \Omega$		15 pF	UNITS	CONDITIONS	
			Min	Max	Min	Мах			
max	Maximum Count Frequency at CP ₀	'196 '197	50 50		45 50		MHz	Figs. 3-1, 3-9	
max	Maximum Count '196 Frequency at CP1 '197		25 25	,	22.5 25		MHz	Fig. 3-9	
PLH PHL	Propagation Delay CP ₀ to Q ₀			12 15		12 12	ns	Figs. 3-1, 3-9	
PLH PHL	Propagation Delay CP1 to Q1			18 21		14 14	ns	Figs. 3-1, 3-9	
PLH PHL	Propagation Delay CP1 to Q2 '196			36 42		34 32	ns	Figs. 3-1, 3-9	
PLH PHL	Propagation Delay CP1 to Q2	'197		36 42		36 34	ns	Figs. 3-1, 3-9	
PLH PHL	Propagation Delay CP1 to Q3	'196		21 18		18 18	ns	Figs. 3-1, 3-9	
PLH PHL	Propagation Delay CP1 to Q3			54 63		50 55	ns	Figs. 3-1, 3-9	
PLH PHL	Propagation Delay Pn to Qn			24 38		15 35	ns	Figs. 3-2, 3-5	
PLH PHL	Propagation Delay PL to Q _n			33 36		24 35	ns	Figs. 3-1, 3-17	
PHL	Propagation Delay MR to Q _n			37		37	ns	Figs. 3-1, 3-17	
AC OPER	ATING REQUIREMENTS: V	cc = +5.	о V, т	A = +2	5°C				
SYMBOL	PARAMETER		54	/74	54/	74LS	UNITS	CONDITIONS	
			Min	Мах	Min	Мах	00		
s (H) s (L)	Setup Time HIGH or LOV P_n to \overline{PL}	V	10 15		8.0 12		ns	Fig. 3-13	
h (H) h (L)	Hold Time HIGH or LOW P_n to \overline{PL}	•	0 0		0 6.0		ns	Fig. 3-13	
w (H)	CP ₀ Pulse Width HIGH	'196 '197	20 20		12 10		ns	Fig. 3-9	
t _w (H)	CP1 Pulse Width HIGH '196 '197		30 30		24 20		ns	Fig. 3-9	
t _w (L)	PL Pulse Width LOW				18		ns	Fig. 3-17	
.w (L)	MR Pulse Width LOW				12		ns	Fig. 3-17	
rec	Recovery Time PL to CPn				16		ns	Fig. 3-17	
t _{rec}	Recovery Time MR to CPn				18		ns	Fig. 3-17	

54/74197 54LS/74LS197 PRESETTABLE BINARY COUNTERS

DESCRIPTION — The '197 ripple counter contains divide-by-two and divideby-eight sections which can be combined to form a modulo-16 binary counter. State changes are initiated by the falling edge of the clock. The '197 has a Master Reset (MR) input which overrides all other inputs and asynchronously forces all outputs LOW. A Parallel Load input (PL) overrides clocked operations and asynchronously loads the data on the Parallel Data inputs (P_n) into the flip-flops. This preset feature makes the circuit usable as a programmable counter. The circuit can also be used as a 4-bit latch, loading data from the Parallel Data inputs when PL is LOW and storing the data when PL is HIGH. For detail specifications and functional description, please refer to the '196 data sheet.

HIGH COUNTING RATES — TYPICALLY 70 MHz

- ASYNCHRONOUS PRESET
- ASYNCHRONOUS MASTER RESET


ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	Ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	V _{CC} = +5.0 V ±10%, T _A = -55°C to +125°C	TYPE
Plastic DIP (P)	A	74197PC, 74LS197PC		9A
Ceramic DIP (D)	A	74197DC, 74LS197DC	54197DM, 54LS197DM	6A
Flatpak (F)	A	74197FC, 74LS197FC	54197FM, 54LS197FM	31


INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW 1.0/1.5	
CP ₀	÷2 Section Clock Input (Active Falling Edge)	2.0/3.0		
CP ₁	÷8 Section Clock Input (Active Falling Edge)	2.0/2.0	1.0/0.81	
MR	Asynchronous Master Reset Input (Active LOW)	2.0/2.0	1.0/0.5	
Po P3	Parallel Data Inputs	1.0/1.0	0.5/0.25	
P ₀ — P ₃ PL	Asynchronous Parallel Load Input (Active LOW)	1.0/1.0	0.5/0.25	
Q0	÷2 Section Output*	20/10	10/5.0 (2.5)	
Q1 — Q3	÷8 Section Outputs	20/10	10/5.0 (2.5)	


*Q₀ output is guaranteed to drive the full rated fan-out plus the \overline{CP}_1 input.











CONNECTION DIAGRAM PINOUT A

54/74198


8-BIT R/L SHIFT REGISTER

DESCRIPTION — The '198 features synchronous parallel load, hold, shift right and shift left modes, as determined by the Select (S_0 , S_1) inputs. State changes are initiated by the rising edge of the clock. An asynchronous Master Reset (\overline{MR}) input overrides all other inputs and clears the register. The '198 is useful for serial-serial, serial-parallel, parallel-serial and parallel-parallel register transfers.

- PARALLEL IN/PARALLEL OUT
- SYNCHRONOUS PARALLEL LOAD
- SHIFT RIGHT AND SHIFT LEFT CAPABILITY
- ASYNCHRONOUS OVERRIDING CLEAR


ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	Ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C} \text{ to} +125^{\circ}\text{C}$	TYPE
Plastic DIP (P)	A	74198PC	·	9N
Ceramic DIP (D)	A	74198DC	54198DM	6N
Flatpak (F)	Ά	74198FC	54198FM	4M



INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW
S ₀ , S ₁	Mode Select Inputs	1.0/1.0
P0 — P7	Parallel Data Inputs	1.0/1.0
DSR	Serial Data Input (Shift Right)	1.0/1.0
DSL	Serial Data Input (Shift Left)	1.0/1.0
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0
CP MR	Asynchronous Master Reset Input (Active LOW)	1.0/1.0
Q0 — Q7	Flip-flop Outputs	20/10



FUNCTIONAL DESCRIPTION — The '198 contains eight edge-triggered D-type flip-flops and the interstage gating required to perform synchronous parallel load, shift right, and shift left operations. Serial data enters at D_{SR} for shift right and at D_{SL} for shift left operations. Parallel data is applied to the $P_0 - P_7$ inputs. State changes are initiated by the rising edge of the clock. The D_{SR} , D_{SL} and $P_0 - P_7$ inputs can change when the clock is in either state, provided only that the recommended setup and hold times are observed.

The operating mode is determined by S_0 and S_1 , as shown in the Mode Select Table. Clocking of the flip-flops is inhibited when both S_0 and S_1 are LOW. To avoid inadvertently clocking the register, the Select inputs should only be changed while CP is HIGH. A LOW signal on \overline{MR} overrides all other inputs and forces the outputs LOW.

MODE SELECT TABLE

	INPUTS			RESPONSE
MR			S1*	
L H H H H	×\\\×	XHLHL	XHHLL	Asynchronous Reset; Outputs = LOW Parallel Load; $P_n \longrightarrow Q_n$ Shift Right; DsR $\longrightarrow Q_0$, $Q_0 \longrightarrow Q_1$, etc. Shift Left; DsL $\longrightarrow Q_7$, $Q_7 \longrightarrow Q_6$, etc. Hold


*Select inputs should be changed only while CP is HIGH

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial





DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL PARAMETER		54	/74	UNITS	CONDITIONS	
			Min	Max		
lcc	Power Supply Current	XC XM		116 104	mA	$V_{CC} = Max; S_0, S_1 = 4.5 V$ $CP = \Box; MR, P_n = Gnd$

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

		54	4/74			
SYMBOL	PARAMETER		$\begin{array}{l} C_L = 15 \text{ pF} \\ R_L = 400 \ \Omega \end{array}$		CONDITIONS	
		Min	Max			
fmax	Maximum Shift Frequency	25		MHz	Figs. 3-1, 3-8	
tPLH tPHL	Propagation Delay CP to Q _n		26 30	ns	Figs. 3-1, 3-8	
tPHL	Propagation Delay MR to Q _n		35	ns	Figs. 3-1, 3-16	

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = +25^{\circ}\text{C}$

SYMBOL	PARAMETER	54	54/74 UNITS		CONDITIONS	
01MD 0E		Min	Max		CONDITIONS	
t _s (H) t _s (L)	Setup Time HIGH or LOW P_n , D _{SL} , D _{SR} to CP	20 20		ns		
t _h (H) t _h (L)	Hold Time HIGH or LOW P _n , D _{SL} , D _{SR} to CP	0 0		ns Fig. 3-6		
t _s (H) t _s (L)	Setup Time HIGH or LOW S_0 or S_1 to CP	30 30		ns		
t _h (H) t _h (L)	Hold Time HIGH or LOW S_0 or S_1 to CP	0 0		ns		
t _w (H)	CP Pulse Width HIGH	20		ns	Fig. 3-8	
t _w (L)	MR Pulse Width LOW	20		ns	Fig. 3-16	

CONNECTION DIAGRAM PINOUT A

ĸ

15

P0 3

Q0 4

P1 5

Q1 6

P2 7

Q2 8

P3 9

24 Vcc

23 PE

22 P7

21 Q7

20 P6

19 Q6

18 P5

17 Q5

16 P4

15 Q4

14 MR

13 CP

54/74199

8-BIT PARALLEL I/O SHIFT REGISTER

DESCRIPTION — The '199 is a parallel in, parallel out register featuring synchronous parallel load, shift right and hold modes. State changes are initiated by the rising edge of the clock. Serial entry into the first stage is via J and \overline{K} inputs for maximum flexibility. Two clock inputs are provided and it is possible to use one as an inhibit. An asynchronous Master Reset(\overline{MR}) input overrides all other inputs and clears the register.

- PARALLEL IN/PARALLEL OUT
- SYNCHRONOUS PARALLEL LOAD
- ASYNCHRONOUS OVERRIDING CLEAR
- JK ENTRY TO FIRST STAGE


ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	РКС	Q: CI			
PKGS	Ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	ТҮРЕ	GNI			
Plastic DIP (P)	A	74199PC		9N				
Ceramic DIP (D)	A	74199DC	54199DM	6N				
Flatpak (F)	A	74199FC	54199FM	4M				

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW
ĸ	Serial Data Input (Active LOW)	1.0/1.0
J	Serial Data Input (Active HIGH)	1.0/1.0
P0 - P7	Parallel Data Inputs	1.0/1.0
CP1, CP2	Clock Pulse Inputs (Active Rising Edge)	1.0/1.0
MR PE	Asynchronous Master Reset Input (Active LOW)	1.0/1.0
PE	Parallel Enable Input (Active LOW)	1.0/1.0
Q0 — Q7	Flip-flop Outputs	20/10

LOGIC SYMBOL



FUNCTIONAL DESCRIPTION — The '199 contains eight edge-triggered D-type flip-flops and the interstage gating required to perform synchronous parallel load and shift right operations. Parallel input data is applied to the $P_0 - P_7$ inputs, while serial entry to Q_0 is via J and \overline{K} . State changes are initiated by the rising edge of the clock. The J, \overline{K} , $P_0 - P_7$ and \overline{PE} inputs can change while the clock is in either state, provided only that the recommended setup and hold times are observed.

Either CP input can be used as the clock; if one is not used it must be tied LOW. One CP input can be used to inhibit the other by applying a HIGH signal, but this should only be done while the other CP is in the HIGH state or else false triggering may result. A LOW signal on MR overrides all other inputs and forces the outputs LOW.

	INP	UTS		RESPONSE
MR	PE	CP1*	CP ₂ *	
L	Х	х	X	Asynchronous Reset; Outputs = LOW
H H	x x	H X	н×	Hold
нн	L	L \	۲	Parallel Load; Pn —— Qn
H H	H H	L ک	۲	Shift Right, Q₀ —— Q₁, Q₁ —— Q₂, etc.

MODE SELECT TABLE

*See discussion for precautions on CP changes

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

SERIAL ENTRY TABLE ($\overline{MR} = \overline{PE} = HIGH$)

INF	UTS	Q0 at tn + 1*
J	ĸ	
L L H H		L Q ₀ at t _n (No Change) Q ₀ at t _n (Toggles) H

*tn, tn + 1 = time before, after rising CP edge



.

SYMBOL	PARAMETER	54	/74		CONDITIONS	
				Min Max		
lcc	Power Supply Current	хс		116	mA	$V_{CC} = Max; J, \overline{K}, P_n = 4.5$ CP1 =
	Power Supply Current	ХМ		104		CP_2 , \overline{MR} , $\overline{PE} = Gnd$
AC CHAR	ACTERISTICS: V _{CC} = +5.0	V, T _A =		· · · · · · · · · · · · · · · · · · ·	r waveforms	and load configurations)
			54	/74		
SYMBOL	PARAMETER	CL = RL =		UNITS	CONDITIONS	
		Min	Max			
f _{max}	Maximum Shift Frequenc	;y	25		MHz	Figs. 3-1, 3-8
tPLH tPHL	Propagation Delay CP ₁ or CP ₂ to Q _n			26 30	ns	Figs. 3-1, 3-8
t PHL	Propagation Delay MR to Q _n			35	ns	Figs. 3-1, 3-16
AC OPER	ATING REQUIREMENTS: V	/ _{CC} = +5.		/5° C		CONDITIONS
JIMBOL			Min Max			
t _s (H) t _s (L)	Setup Time HIGH or LO Pn, K, J to CP	W	20 20		ns	
t _h (H)	Hold Time HIGH or LOW	/	0		ns	

SYMBOL	PARAMETER	54	1/74	UNITS	CONDITIONS	
01111202		Min	Max			
t _s (H) t _s (L)	Setup Time HIGH or LOW P _n , K , J to CP	20 20		ns		
t _h (H) t _h (L)	Hold Time HIGH or LOW P_n , \overline{K} , J to CP	0 0		ns	Fig. 3-6	
ts (H) ts (L)	Setup Time HIGH or LOW PE to CP	30 30		ns		
t _h (H) t _h (L)	Hold Time HIGH or LOW PE to CP	0 0		ns		
t _w (H)	CP Pulse Width HIGH	20		ns	Fig. 3-8	
t _w (L)	MR Pulse Width LOW	20		ns	Fig. 3-16	

240 • 241 • 244 CONNECTION DIAGRAMS

20 Vcc

19 OE2

18

17

16

15

14

13

12

11

20 Vcc

19 OE2

PINOUT A

~1

-~

المم

PINOUT B

3

h.

rlo-

5

OE11

2

3

4

5

6

7

8

9

GND 10

2

54S/74S240 • 54LS/74LS240 54S/74S241 • 54LS/74LS241 54LS/74LS244

OCTAL BUFFER/LINE DRIVER (With 3-State Outputs)


DESCRIPTION — The '240, '241 and '244 are octal buffers and line drivers designed to be employed as memory address drivers, clock drivers and bus oriented transmitters/receivers which provide improved PC board density.

- HYSTERESIS AT INPUTS TO IMPROVE NOISE MARGINS
- 3-STATE OUTPUTS DRIVE BUS LINES OR BUFFER MEMORY ADDRESS REGISTERS
- OUTPUTS SINK 24 mA (74LS) OR 40 mA(74S)
- 15 mA SOURCE CURRENT
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

ORDERING CODE: See Section 9

PIN PKGS OUT		COMMERCIAL GRADE	MILITARY GRADE	PKG
		$V_{CC} = +5.0 \text{ V}, \pm 5\%,$ $T_A = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V}, \pm 10\%,$ $T_A = -55^{\circ}\text{C} \text{ to} + 125^{\circ}\text{C}$	TYPE
Plastic	А	74S240PC, 74LS240PC		
DIP (P)	В	74S241PC, 74LS241PC		9Z
	С	74LS244PC		
Ceramic	А	74S240DC, 74LS240DC	54S240DM, 54LS240DM	
DIP (D)	В	74S241DC, 74LS241DC	54S241DM, 54LS241DM	4E
	С	74LS244DC	54LS244DM	
Flatpak	А	74S240FC, 74LS240FC	54S240FM, 54LS240FM	
(F)	В	74S241FC, 74LS241FC	54S241FM, 54LS241FM	4F
	C	74LS244FC	54LS244FM	

18 3 17 4 16 5 15 6 14 7 13 8 12 9 11 GND 10 PINOUT C OE1 1 2 3 18



INPUT LOADING/FAN-OUT: See Section 9

PIN NAMES	DESCRIPTION	54/74S (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
OE1, OE2	3-State Output Enable (Active LOW)	1.25/1.25	0.5/0.25
OE ₂	3-State Output Enable (Active HIGH)	1.25/1.25	0.5/0.25
	Inputs	1.25/0.25	0.5/0.125
	Outputs	75/40	75/15
		(30)	(7.5)

240 • 241 • 244

TRUTH TABLES	TR	UTH	TABL	.ES
--------------	----	-----	------	-----

'S240, 'LS240								
INPUTS								
D	OUTPUT							
L	н							
Н	L							
X	Z							
	D							

H = HIGH Voltage Level L = LOW Voltage Level

'S241, 'LS241 Т

٦

	015	OUTPUT	
OE ₁	OE ₂	D	
L	н	L	L
L	н	н	н
н	L	X	Z

'LS244 INPUTS OUTPUT OE1, OE2 D L L L L н н н х z

X = Immaterial

Z = High Impedance

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL		DESCRIPTION			54/74S		54/74LS		UNITS	CONDITIONS	
					Min	Мах	Min	Max	01110		
Vон	Output HIGH Voltage X			XM XC XM XC	2.0 2.0 2.4 2.4		2.0 2.0 2.4 2.4		V V	$\begin{array}{c} I_{OH} = -12 \text{ mA} \\ I_{OH} = -15 \text{ mA} \\ \hline I_{OH} = -15 \text{ mA} \\ V_{IL} = 0.5 \text{ V} \\ V_{CC} = \text{Min} \\ V_{CC} = \text{Min}, \text{V}_{IH} = 2.0 \text{ V} \\ V_{IL} = \text{Max}, \text{I}_{OH} = -3.0 \text{ mA} \end{array}$	
			xc	2.7		2.7		v	$V_{CC} = Min, V_{IH} = 2.0 V$ $V_{IL} = Max, I_{OH} = -1.0 mA$		
Vol	Output LO	W Voltage	9	XM XC XC XM		0.55		0.4 0.4 0.5	V	$\frac{I_{OL} = 12 \text{ mA}}{I_{OL} = 12 \text{ mA}} V_{CC} = Min$ $\frac{I_{OL} = 24 \text{ mA}}{I_{OL} = 48 \text{ mA}} V_{CC} = Min$	
los	Output Sho	ort Circuit	Curre	XC	-50	0.55	-40	-225	 mA	$I_{OL} = 64 \text{ mA}$ $V_{CC} = With$ $V_{CC} = Max$	
105		нідн	('240)	XM XC XM XC XM XC		123 135 147 160		23 23 23 23 23 23 23 23 23	mA	V _{CC} = Max	
lcc	Power Supply Current	LOW	('240) ('241) ('244)	XM XC XM XC XM XC		145 150 170 180		23 44 46 46 46 46 46	mA	V _{CC} = Max	
		OFF	('240) ('241)	XM XC XM XC		145 150 170 180		50 50 54 54	mA	V _{CC} = Max	
			('244)	XM XC				54 54	1		

4-312

SYMBOL		54/74S	54/74LS			
	PARAMETER	$\begin{array}{l} C_L = 50 \ pF \\ R_L = 90 \ \Omega \end{array}$	C _L = 50 pF	UNITS	CONDITIONS	
-		Min Max	Min Max			
tplh tphl	Propagation Delay Data to Output ('240)	7.0 7.0	14 18	ns	Figs. 3-1, 3-4	
tplh tphl	Propagation Delay Data to Output ('241)	9.0 9.0	18 18	ns	Figs. 3-1, 3-5	
tPLH tPHL	Propagation Delay Data to Output ('244)		18 18	ns		
tpzh tpzl	Output Enable Time ('S240)	10 15		ns	Figs. 3-3, 3-11, 3-12	
tpzh tpzL	Output Enable Time ('LS240, 'LS241, 'S241)	12 15	23 30	ns	Figs. 3-3, 3-11, 3-12 R∟ = 667 Ω ('LS)	
tplz tpнz	Output Disable Time	15 9.0	25 18	ns	Figs. 3-3, 3-11, 3-12 R _L = 667 Ω, C _L = 5 pF (

Г

					CONNECTION DIAGRAMS PINOUT A
		54LS/74L	S242		
		54LS/74L			
		With 3-State O			
			ulpuls		
			quad bus transmitters/rece		
designed for buses.	or 4-lin	e asynchronous 2-way data	data		
		T INPUTS TO IMPROVE			
		HRONOUS DATA BUS CO	OMMUNICATION	сте	
		D CMOS COMPATIBLE		015	PINOUT B
ORDERING	CODE	E: See Section 9	•	r	
	PIN	COMMERCIAL GRADE		PKG	
PKGS	ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	TYPE	
Plastic DIP (P)	A	74LS242PC		9A	
	В	74LS243PC			
Ceramic DIP (D)	A	74LS242DC	54LS242DM	6A	
	В	74LS243DC	54LS243DM		
Flatpak (F)	A	74LS242FC	54LS242FM	31	
\F/	В	74LS243FC	54LS243FM		
					L
INPUT LO	ADING	FAN-OUT: See Section 3	for U.L. definitions		
PINS		54/74LS (U.L.) HIGH/LOW			
Inputs		0.5/0.125			
Outputs		75/15 (7.5)			
	L	(1.0)			

TRUTH TABLES

		'l	_S24	42		
INPUTS		OUTPUT		INPUTS		OUTPUT
Ēı	D			E2	D	
L	L	н		L	х	Z
L	н	L		L	Х	Z
н	Х	Z		н	L	н
H I	Х	Z		H	н	L

'LS	243
 	-

INPUTS		OUTPUT	INPUTS		OUTPUT
Ē1	D		E2	D	
L	L	L	L	Х	Z
L	н	н	L	X	Z
н	х	Z	н	L	L
н	х	Z	н	н	н

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impedance

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			54/74LS		UNITS	CONDITIONS	
0.111201				. Min	Мах	••••••		
Voн	Output HIGH	Voltage	XM XC	2.0 2.0		v	I _{OH} = -12 mA I _{OH} = -15 mA	$V_{CC} = Min$ $V_{IH} = 2.0 V$ $V_{L} = 0.5 V$
Vон	Output HIGH Voltage			2.4		v	I _{OH} = -3.0 mA, V VIN = VIH or VIL	
los	Output Short Circuit Current		-40	-225	mA	V _{CC} = Max, V _{OU}	T = 0 V	
lcc	Power Supply Current	HIGH LOW OFF	('242) ('243)		38 50 50 54	mA	V _{CC} = Max	

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

		54/	74LS			
SYMBOL	PARAMETER	C _L = 45 pF		UNITS	CONDITIONS	
		Min	Мах	1		
tPLH tPHL	Propagation Delay Data to Output ('242)		14 18	ns	Figs. 3-1, 3-4	
tPLH tPHL	Propagation Delay Data to Output ('243)		18 18	ns	Figs. 3-1, 3-5	
tPZH tPZL	Output Enable Time		23 30	ns	Figs. 3-3, 3-11, 3-12 R _L = 667 Ω	
tplz tphz	Output Disable Time		25 18	ns	Figs. 3-3, 3-11, 3-12 R _L = 667 Ω, C _L = 5 pF	

CONNECTION DIAGRAM PINOUT A

54LS/74LS245

OCTAL BUS TRANSCEIVER

(With 3-State Outputs)


DESCRIPTION — The 'LS245 is an octal bus transmitter/receiver designed for 8-line asynchronous 2-way data communication between data busses. Direction input (DR) controls transmission of data from bus A to bus B or bus B to bus A depending upon its logic level. The Enable input (\overline{E}) can be used to isolate the busses.

• HYSTERESIS INPUTS TO IMPROVE NOISE IMMUNITY

- 2-WAY ASYNCHRONOUS DATA BUS COMMUNICATION
- INPUT DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	Ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	ТҮРЕ
Plastic DIP (P)	Α	74LS245PC		9Z
Ceramic DIP (D)	A	74LS245DC	54LS245DM	4E
Flatpak (F)	A	74LS245FC	54LS245FM	4F



INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PINS	54/74LS (U.L.) HIGH/LOW	
Inputs	0.5/0.125	
Outputs	75/15	
	(7.5)	

TRUTH TABLE

INF	PUTS	OUTPUT
Ē	DR	
L L H	L H X	Bus B Data to Bus A Bus A Data to Bus B Isolation

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

SYBMOL	PARAMETER		54/	74LS		CONDIT	TIONS
OTDI.CL			Min	Max			
Vон	Output HIGH Voltage	XM XC	2.0 2.0		v	<u>loн = -12 mA</u> loн = -15 mA	V _{CC} = Min V _{IN} = V _{IH} or V _{IL} per Truth Table
Vон	Output HIGH Voltage		2.4		v	I _{OH} = -3.0 mA, V VIN = VIH or VIL	
VT+ VT-	Hysteresis Voltage		0.2		V	Vcc = Min	
los	Output Short Circuit Cu	rrent	-40	-225	mA	Vcc = Max, Vou	υT = 0 V
lcc	Power Supply Current	HIGH LOW OFF		70 90 95	mA	V _{CC} = Max	

AC CHARACTERISTICS: $V_{CC} = +5.0 V$, $T_A = +25^{\circ}C$ (See Section 3 for waveforms and load configurations)

		54/	54/74LS C _L = 45 pF		CONDITIONS
SYMBOL	PARAMETER	C _L =			
		Min	Max		· · ·
tplH tpHL	Propagation Delay Data to Output		18 18	ns	Figs. 3-1, 3-5
tpzh tpzL	Output Enable Time		25 30	ns	Figs. 3-3, 3-11, 3-12 R _L = 667 Ω
tpLz tpHz	Output Disable Time		25 18	ns	Figs. 3-3, 3-11, 3-12 R _L = 667 Ω, C _L = 5 pF

CONNECTION DIAGRAM PINOUT A

A2

LT

A3

A₀ [7 GND [8

A0 A1 A2 A3 LT RBI

LOGIC SYMBOL

13 12 11 10 9 15 14 4

V_{CC} = Pin 16 GND = Pin 8

BI/RBO 4

16 Vcc

15 Ī

14 g

13 a

12 b 11 c

10 đ

9 e

BI/ g RBO

54LS/74LS247

BCD TO 7-SEGMENT DECODER/DRIVER (With Open-Collector Outputs)


DESCRIPTION — The 'LS247 has active LOW open-collector outputs guaranteed to sink 12 mA (Military) or 24 mA (Commercial). It has the same electrical characteristics and pin connections as the 'LS47. The only difference is that the 'LS247 will light the top bar (segment a) for numeral 6 and the bottom bar (segment d) for numeral 9. For detailed description and specifications please refer to the 'LS47 data sheet.

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS	OUT	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C} \text{ to} +125^{\circ}\text{C}$	TYPE	
Plastic DIP (P)	A	74LS247PC		9B	
Ceramic DIP (D)	A	74LS247DC	54LS247DM	6B	
Flatpak (F)	Α	74ĽS247FC	54LS247FM	4L	

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW
A0 — A3	BCD Inputs	0.5/0.25
BI	Ripple Blanking Input (Active LOW)	0.5/0.25
A0 — A3 RBI _T	Lamp Test Input (Active LOW)	0.5/0.25
BI/RBO	Blanking Input (Active LOW) or	0.5/0.25
	Ripple Blanking Output (Active LOW)	1.25/2.0
		(1.0)
ā—ģ	Segment Outputs (Active LOW)	OC*/15
		(7.5)



LOGIC SYMBOL

LT RBI

BI/ g RBO

A0 A1 A2 A3

d 0 f

10 9 15 14

 $V_{CC} = Pin 16$ GND = Pin 8

h

13 12 11

DESCRIPTION — The 'LS248 has active HIGH outputs with internal 2 k Ω pull-up resistors. It has the same electrical characteristics and pin connections as the 'LS48. The only difference is that the 'LS248 will light the top bar (segment a) for numeral 6 and the bottom bar (segment d) for numeral 9. For detailed description and specifications please refer to the 'LS48 data sheet.

54LS/74LS248 BCD TO 7-SEGMENT DECODER

(With 2 k Ω Pull-up Resistors)

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C} \text{ to} +125^{\circ}\text{C}$	TYPE
Plastic DIP (P)	A	74LS248PC		9B
Ceramic DIP (D)	A	74LS248DC	54LS248DM	6B
Flatpak (F)	A	74LS248FC	54LS248FM	4L

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW
A ₀ — A ₃	BCD Inputs	0.5/0.25
A₀ — A₃ RBI _T	Ripple Blanking Input (Active LOW)	0.5/0.25
T	Lamp Test Input (Active LOW)	0.5/0.25
BI/RBO	Blanking Input (Active LOW) or	0.5/0.25
	Ripple Blanking Output (Active LOW)	1.25/2.0
		(1.0)
ı—g	Segment Outputs (Active HIGH)	2.5/3.75
•		(1.25)


54LS/74LS249

BCD TO 7-SEGMENT DECODER (With Open-Collector Outputs)

DESCRIPTION — The 'LS249 has active HIGH open-collector outputs and is the 16-pin version of the 14-pin 'LS49. The 'LS249 incorporates the Lamp Test and BI/RBO inputs that are omitted in the 'LS49. Additionally, the 'LS249 will light the top bar (segment a) for numeral 6 and the bottom bar (segment d) for numeral 9. For detailed description and specifications please refer to the 'LS49 data sheet.

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	Ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to} +125^{\circ} \text{ C}$	TYPE
Plastic DIP (P)	Α	74LS249PC		9B
Ceramic DIP (D)	A	74LS249DC	54LS249DM	6B
Flatpak (F)	Α	74LS249FC	54LS249FM	4L



CONNECTION DIAGRAM PINOUT A

A1 1

A₂ 2

BI/RBO 4

RBI 5

A3 6

A₀ [7 GND [8 16 Vcc

15 f

14 g 13 a

12 b

11 c

10 d


9 e

GND = Pin 8

INPTU LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW
A0 - A3	BCD Inputs	0.5/0.25
BI	Blanking Input (Active LOW)	0.5/0.25
$\begin{array}{c} A_0 - A_3 \\ \hline BI \\ \hline LT \end{array}$	Lamp Test Input (Active LOW)	0.5/0.25
BI/RBO	Blanking Input (Active LOW) or	0.5/0.25
	Ripple Blanking Output (Active LOW)	1.25/2.0
		(1.0)
a—g	Segment Outputs (Active HIGH)	OC*/5.0
		(2.5)

*OC-Open Collector



INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74S (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
S0 - S2	Select Inputs	1.25/1.25	0.5/0.25
$\frac{S_0 - S_2}{OE}$	3-State Output Enable Inputs (Active LOW)	1.25/1.25	0.5/0.25
lo — I7	Multiplexer Input	1.25/1.25	0.5/0.25
Z	Multiplexer Output	162/12.5 (50)	65/5.0 (25)/(2.5)
Z	Complementary Multiplexer Output	162/12.5 (50)	65/5.0 (25)/(2.5)

4

FUNCTIONAL DESCRIPTION — This device is a logical implementation of a single-pole, 8-position switch with the switch position controlled by the state of three Select inputs, S_0 , S_1 , S_2 . Both assertion and negation outputs are provided. The Output Enable input (\overline{OE}) is active LOW. When it is activated, the logic function provided at the output is:


 $Z = \overline{OE} \bullet (I_0 \bullet \overline{S}_0 \bullet \overline{S}_1 \bullet \overline{S}_2 + I_1 \bullet S_0 \bullet \overline{S}_1 \bullet \overline{S}_2 + I_2 \bullet \overline{S}_0 \bullet S_1 \bullet \overline{S}_2 + I_3 \bullet S_0 \bullet S_1 \bullet \overline{S}_2 + I_4 \bullet \overline{S}_0 \bullet \overline{S}_1 \bullet S_2 + I_5 \bullet S_0 \bullet \overline{S}_1 \bullet S_2 + I_6 \bullet \overline{S}_0 \bullet S_1 \bullet S_2 + I_7 \bullet S_0 \bullet S_1 \bullet S_2)$

When the Output Enable is HIGH, both outputs are in the high impedance (high Z) state. This feature allows multiplexer expansion by tying the outputs of up to 128 devices together. When the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. The Output Enable signals should be designed to ensure there is no overlap in the active LOW portion of the enable voltages.

	INP	UTS		OUT	PUTS
ŌĒ	S ₂	S1	S ₀	Ī	Z
н	х	Х	Х	Z	Z
L	L	L	L	Z 10 11 12	lo
L	L	L	н	T ₁	l1
L	L	н	L	ī ₂	l2
L	L	н	н	3 4 5 6 7	13
L	н	L	L	Ī4	14
L	н	L	н	Ī5	15
	н	н	L	Ī6	l6
L	н	н	н	Ī7	I7

TRUTH TABLE

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impedance



LOGIC DIAGRAM


DC CHAR	ACTERISTICS OV	CTERISTICS OVER OPERATING TEMPERATURE RANGE (U						rwise specified)
SYMBOL	PARAI	AETER	54,	/74S	54/	74LS	UNITS	CONDITIONS
			Min	Мах	Min	Мах	entre e	CONDITIONS
los	Output Short Ci	rcuit Current	-40	-100	-20	-100	mA	Vcc = Max
lcc	Power Supply	Outputs ON				10	mA	$V_{CC} = Max; I_n, S_n = 4.5 V$ $\overline{OE} = Gnd$
	Current	Outputs OFF	1	85		12		Vcc = Max; OE, In = 4.5 V

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

		54/74S	54/74LS		
SYMBOL	PARAMETER	CL = 15 pF RL = 280 Ω	C _L = 15 pF	UNITS	CONDITIONS
		Min Max	Min Max		
tPLH tPHL	Propagation Delay S_n to \overline{Z}	15 13.5	23 33	ns	Figs. 3-1, 3-20
tPLH tPHL	Propagation Delay S _n to Z	18 19.5	45 30	ns	Figs. 3-1, 3-20
tPLH tPHL	Propagation Delay I _n to Z	12 12	28 26	ns	Figs. 3-1, 3-5
tplh tphL	Propagation Delay I_n to \overline{Z}	7.0 7.0	15 15	ns	Figs. 3-1, 3-4
tpzh tpzl	Output Enable Time \overline{OE} to Z or \overline{Z}	19.5 21	20 25	ns	Figs. 3-3, 3-11, 3-12 R _L = 2 kΩ ('LS251)
tphz tplz	Output Disable Time \overline{OE} to Z or \overline{Z}	8.5 14	25 20	ns	Figs. 3-3, 3-11, 3-12 R _L = 2 kΩ ('LS251) C _L = 5 pF

CONNECTION DIAGRAM PINOUT A 54S/74S253 54LS/74LS253 **DUAL 4-INPUT MULTIPLEXER** (With 3-State Outputs) **DESCRIPTION** — The '253 is a dual 4-input multiplexer with 3-state outputs. OE_a 1 It can select two bits of data from four sources using common select inputs. 16 Vcc The outputs may be individually switched to a high impedance state with a 15 OE S1 2 HIGH on the respective Output Enable (OE) inputs, allowing the outputs to 14 So 13a 3 interface directly with bus oriented systems. It is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all 12a 4 13 I3b Fairchild TTL families. 12 |2b I1a 5 SCHOTTKY PROCESS FOR HIGH SPEED 11 I1b 10a 6 MULTIFUNCTION CAPABILITY 10 IOb **Z**a 7 • NON-INVERTING 3-STATE OUTPUTS GND 8 9 Z_b **ORDERING CODE:** See Section 9 **COMMERCIAL GRADE** MILITARY GRADE PIN PKG PKGS $V_{CC} = +5.0 V \pm 5\%$, $V_{CC} = +5.0 V \pm 10\%$ OUT TYPE $T_A = 0^\circ C$ to $+70^\circ C$ $T_A = -55^{\circ}C$ to $+125^{\circ}C$ Plastic 74S253PC, 74LS253PC А 9B DIP (P) Ceramic Α 74S253DC, 74LS253DC 54S253DM, 54LS253DM 6B DIP(D) Flatpak А 74S253FC, 74LS253FC 54S253FM, 54LS253FM 41 (F) INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74S (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
10a — 13a	Side A Data Inputs	1.25/1.25	0.5/0.25
10b — 13b	Side B Data Inputs	1.25/1.25	0.5/0.25
S0, S1	Common Select Inputs	1.25/1.25	0.5/0.25
S0, S1 OE₄	Side A Output Enable Input (Active LOW)	1.25/1.25	0.5/0.25
OEb	Side B Output Enable Input (Active LOW)	1 .25/1.25	0.5/0.25
Za, Zb	3-State Outputs	162/12.5	65/5.0
		(50)	(25)/(2.5)



FUNCTIONAL DESCRITION - This device contains two identical 4-input multiplexers with 3-state outputs. They select two bits from four sources selected by common select inputs (S₀, S₁). The 4-input multiplexers have individual Output Enable (\overline{OE}_{a} , \overline{OE}_{b}) inputs which when HIGH, force the outputs to a high impedance (high Z) state. This device is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two select inputs. The logic equations for the outputs are shown below:

$$Z_{a} = \overline{OE}_{a} \bullet (I_{0a} \bullet \overline{S}_{1} \bullet \overline{S}_{0} + I_{1a} \bullet \overline{S}_{1} \bullet S_{0} + I_{2a} \bullet S_{1} \bullet \overline{S}_{0} + I_{3a} \bullet S_{1} \bullet S_{0})$$

$$Z_{b} = \overline{OE}_{b} \bullet (I_{0b} \bullet \overline{S}_{1} \bullet \overline{S}_{0} + I_{1b} \bullet \overline{S}_{1} \bullet S_{0} + I_{2b} \bullet S_{1} \bullet \overline{S}_{0} + I_{3b} \bullet S_{1} \bullet S_{0})$$

If the outputs of 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.

					,		
	LECT PUTS	0	ράτα	INP	UTS	OUTPUT ENABLE	Ουτρυτ
S ₀	S ₁	lo	l1	l2	13	ŌĒ	Z
X L L	X L L	X L H X	X X X	X X X X X	X X X X	H L L	(Z) L H
н Н L L H H		× × × × × ×		× L H X X	× X X L H		L H L H



Address inputs S₀ and S₁ are common to both sections.

H = HIGH Voltage Level


L = LOW Voltage Level X = Immaterial

(Z)= High Impedance

OF 13b ю OF. 12b 1_{1b} I_{2a} 11a 10: Zb Za

LOGIC DIAGRAM

SYMBOL	PARA	METER	54	/74S	54/	74LS	UNITS	CONDITIONS		
			Min	Мах	Min	Max				
los	Output Short C	ircuit Current	-40	-100	-20	-100	mA	V _{CC} = Max		
		Outputs HIGH		70				$V_{CC} = Max, \overline{OE}_n = Gnd$ I _n , S _n = 4.5 V		
lcc	Power Supply Current	Outputs LOW		80		12	mA	$V_{CC} = Max$ $I_n, S_n, \overline{OE}_n = Gnd$		
		Outputs OFF		100		14		$V_{CC} = Max, \overline{OE}_n = 4.5 V$ I _n , S _n = Gnd		
AC CHAR	ACTERISTICS: Vo	$cc = +5.0$ V, $T_A = -$	T	(See S / 74S		n 3 for 74LS	waveforms a	and load configurations)		
SYMBOL	PARA	PARAMETER		PARAMETER				74LS		
		METER	-		C _L =	15 pF	UNITS	CONDITIONS		
		METER	RL =	280 Ω			UNITS	CONDITIONS		
tpLH tpHL	Propagation De S _n to Z _n		-		C _L =	15 pF Max 29 24	UNITS	CONDITIONS Figs. 3-1, 3-20		
	1 0	lay	RL =	280 Ω Max 18		Max 29				
tphl tplh	S _n to Z _n Propagation De	lay	RL =	280 Ω Max 18 18 9.0		Max 29 24 20	ns	Figs. 3-1, 3-20		



TRUTH TABLE

	INIT	PUTS		[0			
	IINF	-015			001	PUTS		MODE
CL	Ē	A ₀	A 1	Q ₀	Q1	Q ₂	Q3	
L	н	х	Х	L	L	L	L	Clear
L L L		L H L	L L H H	D L L L	L D L L	L L D L	L L L D	Demultiplex
н	н	х	х	Q _{t-1}	Q_{t-1}	Q _{t-1}	Q _{t-1}	Memory
H H H H			L L H H	D Q _{t-1} Q _{t-1} Q _{t-1}	Q _{t-1} D Q _{t-1} Q _{t-1}	Qt-1 Qt-1 D Qt-1	Q _{t-1} Q _{t-1} Q _{t-1} D	Addressable Latch


t-1 = Bit time before address change or rising edge of E

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

MODE SELECTION

Ē	CL	MODE
L	н	Addressable Latch
H	н	Memory
L	L	Active HIGH 4-Channel Demultiplexers
н	L	Clear

LOGIC DIAGRAM



SYMBOL	PARAMETER	54/	74LS		CONDITIONS	
5111202		Min	Мах			
lcc	Power Supply Current		25	mA	V _{CC} = Max	
AC CHAR	ACTERISTICS: V _{CC} = +5.0 V, T _A	= +25° C (See S	Section 3 for	waveforms a	and load configurations	
		54/	74LS			
SYMBOL	PARAMETER	CL =	15 pF	UNITS	CONDITIONS	
		Min	Max			
tplh tphl	Propagation Delay Ē to Q _n		27 24	ns	Figs. 3-1, 3-9	
tplh tphl	Propagation Delay D _n to Q _n		30 20	ns	Figs. 3-1, 3-5	
tPLH tPHL	Propagation Delay A _n to Q _n		30 20	ns	Figs. 3-1, 3-20	
tPHL	Propagation Delay CL to Q _n		18	ns	Figs. 3-1, 3-16	
AC OPER	ATING REQUIREMENTS: V _{CC} =			· · · · · · · · · · · · · · · · · · ·		
SYMBOL	PARAMETER		74LS		CONDITIONS	
t _s (H)	Setup Time HIGH Dn to Ē	Min20	Max	ns	Fig. 3-13	
					· · · · · · · · · · · · · · · · · · ·	
t _h (H)	Hold Time HIGH D _n to Ē	0		ns	Fig. 3-13	
t _h (H) t _s (L)		0 15		ns	Fig. 3-13 Fig. 3-13	
	D _n to E Setup Time LOW			1		

0

17

Fig. 3-21

Fig. 3-21

ns

ns

Setup Time HIGH or LOW, A_n to \overline{E}

E Pulse Width LOW

ts (H)

ts (L)

t_w (L)

							PINOU	DIAGRAM
		548/7482	257					
		54LS/74LS						
	QUAD 2-INPUT MULTIPLEXER					s	1	16 Vcc
	(With 3-State Outputs)					loa 1		15 OE
						Za [13 I1c
						юь	3	12 Zc
						Iть [Zь [1	11 lod 10 l1d
		The '257 is a quad 2-input from two sources can be s		•		GND [9 z₁
Select inp	ut. The	four outputs present the sel	lected data in true (non-inve	rted)			
on the co	mmon C	s may be switched to a hig Dutput Enable (OE) input, a	llowing the output	ts to inter	face			
		oriented systems. It is fabr ^r high speed.	icated with the Scl	nottky ba	rrier			
						LOGIC SI	MBOL	
		ROCESS FOR HIGH SPEE	-					
		EXPANSION BY TYING (NG 3-STATE OUTPUTS	OUTPUTS TOGET	HER				
• NON-IN	VERTI				стѕ	1	52356	14 13 11 10
• NON-II • INPUT	NVERTI CLAMP	NG 3-STATE OUTPUTS DIODES LIMIT HIGH SP			стѕ		$\lfloor \mid \mid \mid \mid$	14 13 11 10 1 1 1 1
• NON-II • INPUT	G COD	NG 3-STATE OUTPUTS DIODES LIMIT HIGH SP E: See Section 9	EED TERMINATIC	DN EFFE	 [1 1 S	DE IOa I1a IOb I1	b loc l1c lod l1d
• NON-II • INPUT	G COD	NG 3-STATE OUTPUTS DIODES LIMIT HIGH SP E: See Section 9 COMMERCIAL GRADE	EED TERMINATIC	ON EFFE	PKG		$\lfloor \mid \mid \mid \mid$	
• NON-II • INPUT ORDERIN	G COD	NG 3-STATE OUTPUTS DIODES LIMIT HIGH SP E: See Section 9	EED TERMINATIC	DN EFFE	 [DE IOa I1a IOb I1	b loc l1c lod l1d
• NON-II • INPUT ORDERIN	G COD	NG 3-STATE OUTPUTS DIODES LIMIT HIGH SP E: See Section 9 COMMERCIAL GRADE $V_{CC} = +5.0 V \pm 5\%$,	EED TERMINATIC MILITARY GR	DN EFFE	PKG		Za Zb 4 7	Image: bold line Image: bold line Zc Zd Image: bold line Image: bold line 12 9
NON-II INPUT ORDERIN PKGS Plastic	G COD PIN OUT	NG 3-STATE OUTPUTS DIODES LIMIT HIGH SP E: See Section 9 COMMERCIAL GRADE $V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C to +70^{\circ}C$	EED TERMINATIC MILITARY GR	DN EFFE RADE ±10%, ⊦125° C	PKG TYPE		DE IOa I1a IOb I1	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
NON-II INPUT ORDERIN PKGS Plastic DIP (P) Ceramic	G COD PIN OUT	NG 3-STATE OUTPUTS DIODES LIMIT HIGH SP E: See Section 9 COMMERCIAL GRADE $V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C to +70^{\circ}C$ 74S257PC, 74LS257PC	EED TERMINATION MILITARY GR $V_{CC} = +5.0 V =$ $T_A = -55^{\circ} C to +$	ADE +10%, +125°C	РКG ТҮРЕ 9В		$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
NON-II NON-II INPUT ORDERIN PKGS Plastic DIP (P) Ceramic DIP (D) Flatpak (F)	G COD PIN OUT A A	NG 3-STATE OUTPUTS DIODES LIMIT HIGH SP E: See Section 9 COMMERCIAL GRADE $V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ} C to +70^{\circ} C$ 74S257PC, 74LS257PC 74S257DC, 74LS257DC 74S257FC, 74LS257FC	EED TERMINATION MILITARY GR $V_{CC} = +5.0 V = T_A = -55^{\circ} C to + 10^{\circ}$ 54S257DM, 54LS2 54S257FM, 54LS2	257FM	РК G ТҮРЕ 9В 6В		$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
NON-II NON-II INPUT ORDERIN PKGS Plastic DIP (P) Ceramic DIP (D) Flatpak (F) INPUT LC	G COD PIN OUT A A A A	NG 3-STATE OUTPUTS DIODES LIMIT HIGH SP E: See Section 9 COMMERCIAL GRADE VCC = +5.0 V ±5%, TA = 0°C to +70°C 74S257PC, 74LS257PC 74S257PC, 74LS257PC 74S257FC, 74LS257FC 74S257FC, 74LS257FC 74S257FC, 74LS257FC	EED TERMINATION MILITARY GR $V_{CC} = +5.0 V =$ $T_A = -55^{\circ} C to +$ 54S257DM, 54LS2 54S257FM, 54LS2 for U.L. definition	257FM	РКG ТҮРЕ 9В 6В 4L	1 S	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	2 2 2 2 1 2 1 2 1 2 1 2 2 2 2 2 2 2 2 2
NON-II NON-II INPUT ORDERIN PKGS Plastic DIP (P) Ceramic DIP (D) Flatpak (F) INPUT LC	G COD PIN OUT A A A A	NG 3-STATE OUTPUTS DIODES LIMIT HIGH SP E: See Section 9 COMMERCIAL GRADE $V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ} C to +70^{\circ} C$ 74S257PC, 74LS257PC 74S257DC, 74LS257DC 74S257FC, 74LS257FC	EED TERMINATION MILITARY GR $V_{CC} = +5.0 V =$ $T_A = -55^{\circ} C to +$ 54S257DM, 54LS2 54S257FM, 54LS2 for U.L. definition	257FM	РК G ТҮРЕ 9В 6В)	Za Zb Ja Ia Ja <	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
NON-II NON-II	G COD PIN OUT A A A A	NG 3-STATE OUTPUTS DIODES LIMIT HIGH SP E: See Section 9 COMMERCIAL GRADE $V_{CC} = +5.0 V \pm 5\%$, $T_A = 0^{\circ} C to +70^{\circ} C$ 74S257PC, 74LS257PC 74S257PC, 74LS257PC 74S257FC, 74LS257FC 74S257FC, 74LS257FC /FAN-OUT: See Section 3 DESCRIPTIC Common Data Select Ing	EED TERMINATION MILITARY GR $V_{CC} = +5.0 V =$ $T_A = -55^{\circ} C \text{ to } +$ 54S257DM, 54LS2 54S257FM, 54LS2 for U.L. definition ON	257FM	PKG TYPE 9B 6B 4L 774 (U.L GH/LO) 2.5/2.5)	Za Zb Ia Ia Ia <	Image: bold to line line line line line line line line
NON-II NON-II NON-II NPUT ORDERIN PKGS Plastic DIP (P) Ceramic DIP (D) Flatpak (F) INPUT LO PIN NAME S OE	G COD PIN OUT A A A A	NG 3-STATE OUTPUTS DIODES LIMIT HIGH SP E: See Section 9 COMMERCIAL GRADE V _{CC} = +5.0 V ±5%, T _A = 0° C to +70° C 74S257PC, 74LS257PC 74S257PC, 74LS257PC 74S257FC, 74LS257FC /FAN-OUT: See Section 3 DESCRIPTIC Common Data Select Ing 3-State Output Enable In (Active LOW)	EED TERMINATION MILITARY GR $V_{CC} = +5.0 V =$ $T_A = -55^{\circ} C \text{ to } +$ 54S257DM, 54LS2 54S257FM, 54LS2 for U.L. definition ON put	257DM 257FM 1125°C 257FM 115 11 11 1	PKG TYPE 9B 6B 4L 774 (U.L GH/LO) 2.5/2.5 .25/1.25)	Za Zb Za Zb Ja Ja Ja <	Zc Zd 12 9 Pin 16 9 Pin 8 9 ILS (U.L.) 0 H/LOW 1.0/0.5 1.5/0.25 5
NON-II NON-II	G COD PIN OUT A A A A	NG 3-STATE OUTPUTS DIODES LIMIT HIGH SP E: See Section 9 COMMERCIAL GRADE V _{CC} = +5.0 V ±5%, T _A = 0° C to +70° C 74S257PC, 74LS257PC 74S257PC, 74LS257PC 74S257FC, 74LS257FC 74S257FC, 74LS257FC /FAN-OUT: See Section 3 DESCRIPTIC Common Data Select Inp 3-State Output Enable In	EED TERMINATION MILITARY GR $V_{CC} = +5.0 V =$ $T_A = -55^{\circ} C \text{ to } +$ 54S257DM, 54LS2 54S257FM, 54LS2 for U.L. definition ON put aput 0	257DM 257FM 1125°C 257FM 257FM 11 1 1	PKG TYPE 9B 6B 4L 774 (U.L GH/LO) 2.5/2.5) W	Za Zb Za Zb Ja Ja Ja <	Image: bold to line line line line line line line line
NON-II NON-II NON-II NPUT ORDERIN PKGS Plastic DIP (P) Ceramic DIP (D) Flatpak (F) INPUT LC PIN NAME S OE loa — lod	G COD PIN OUT A A A A	NG 3-STATE OUTPUTS DIODES LIMIT HIGH SP E: See Section 9 COMMERCIAL GRADE $V_{CC} = +5.0 V \pm 5\%$, $T_A = 0^{\circ}C to +70^{\circ}C$ 74S257PC, 74LS257PC 74S257PC, 74LS257PC 74S257FC, 74LS257FC 74S257FC, 74LS257FC 74S257FC, 74LS257FC 74S257FC, 74LS257FC	EED TERMINATION MILITARY GR $V_{CC} = +5.0 V =$ $T_A = -55^{\circ} C \text{ to } +$ 54S257DM, 54LS2 54S257FM, 54LS2 for U.L. definition ON put aput 0	DN EFFE ADE ±10%, 125° C 257DM 257FM 15 54/ HI 1 1 1	PKG TYPE 9B 6B 4L 774 (U.L GH/LO) 2.5/2.5 .25/1.25) W	Za Zb Za Zb Ja Ja Ja <	Image: bold for the log of the l

FUNCTIONAL DESCRIPTION — This device is a quad 2-input mulitplexer with 3-state outputs. It selects four bits of data from two sources under control of a Common Data Select input. When the Select input is LOW, the l_{0x} inputs are selected and when Select is HIGH, the l_{1x} inputs are selected. The data on the selected inputs appears at the outputs in true (non-inverted) form. The device is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

When the Output Enable input (\overline{OE}) is HIGH, the outputs are forced to a high impedance OFF state. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.

OUTPUT ENABLE	SELECT INPUT	DA INP	TA UTS	OUTPUTS
ŌĒ	S	lo	l ₁	Z
н	х	Х	Х	(Z)
L	н	Х	L	L
L	н	Х	н	н
L	L	L	х	L
L	L	н	х	н


TRUTH TABLE

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial (Z)= High Impedance







SYMBOL	PARA	PARAMETER		54/74S		74LS	UNITS	CONDITIONS	
			Min	Max	Min	Мах			
	Power Supply	Outputs HIGH		68		10		$V_{CC} = Max; S, I_{1x} = 4.5 V$ $\overline{OE}, I_{0x} = Gnd$	
Icc	Current	Outputs LOW		93		16	mA	$\frac{V_{CC}}{OE} = Max; I_{1x} = 4.5 V;$ $\frac{OE}{OE}, I_{0x}, S = Gnd$	
		Outputs OFF]	99		19		$V_{CC} = Max; S, I_{0x} = Gn$ $\overline{OE}, I_{1x} = 4.5 V$	

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

		54/74S	54/74LS		
SYMBOL	PARAMETER	$\begin{array}{l} C_L = 15 \ \text{pF} \\ R_L = 280 \ \Omega \end{array}$	$C_L = 15 \text{ pF}$	UNITS	CONDITIONS
		Min Max	Min Max		
tplh tphl	Propagation Delay I _n to Z _n	7.5 6.5	18 18	ns	Figs. 3-1, 3-5
tplh tphl	Propagation Delay S to Z _n	15 15	21 21	ns	Figs. 3-1, 3-20
tpzh tpzl	Output Enable Time	19.5 21	30 30	ns	Figs. 3-3, 3-11, 3-12 R _L = 2 kΩ ('LS257)
tphz tplz	Output Disable Time	8.5 14	30 25	ns	Figs. 3-3, 3-11, 3-12 $R_L = 2 k\Omega$, $C_L = 5 pF$ ('LS257)



4-333



FUNCTIONAL DESCRIPTION — This device is a quad 2-input multiplexer with 3-state outputs. It selects four bits of data from two sources under control of a common Select input (S). When the Select input is LOW, the l_{0x} inputs are selected and when Select is HIGH, the l_{1x} inputs are selected. The data on the selected inputs appears at the outputs in inverted form. The '258 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$$\overline{Z}_{a} = \overline{OE} \bullet (I_{1a} \bullet S + I_{0a} \bullet \overline{S}) \\ \overline{Z}_{c} = \overline{OE} \bullet (I_{1c} \bullet S + I_{0c} \bullet \overline{S}) \\ \overline{Z}_{c} = \overline{OE} \bullet (I_{1c} \bullet S + I_{0c} \bullet \overline{S})$$

$$\overline{Z}_{d} = \overline{OE} \bullet (I_{1d} \bullet S + I_{0d} \bullet \overline{S})$$

When the Output Enable input $\overline{(OE)}$ is HIGH, the outputs are forced to a high impedance OFF state. If the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.

OUTPUT ENABLE	SELECT INPUT		TA UTS	OUTPUTS
ŌĒ	S	lo	11	Z
н	х	х	Х	Z
L	н	Х	L	н
L	н	Х	н	L
L	L	L	Х	н
L	L	н	Х	L


TRUTH TABLE

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial





LOGIC DIAGRAM

SYMBOL	PARA	METER	54,	/74S	54/	74LS	UNITS	CONDITIONS	
			Min	Max	Min	Мах	cc	CONDITIONS	
los	Output Short C	ircuit Current	-40	-100	-20	-100	mA	V _{CC} = Max	
lcc	Power Supply Current	Outputs HIGH Outputs LOW Outputs OFF	-	56 81 87		7.0 14 19	mA	$\begin{array}{c} V_{CC} = Max; \ S, \ I_{1x} = 4.5 \\ \hline OE, \ I_{0x} = Gnd \\ V_{CC} = Max; \ I_{1x} = 4.5 \ V \\ \hline OE, \ I_{0x}, \ S = Gnd \\ \hline V_{CC} = Max; \ S, \ I_{0x} = Gnd \\ \hline \end{array}$	

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

		54/74S	54/74LS			
SYMBOL	PARAMETER	C _L = 15 pF R _L = 280 Ω	C _L = 15 pF	UNITS	CONDITIONS	
		Min Max	Min Max			
tplh tphl	Propagation Delay I_n to \overline{Z}_n	6.0 6.0	18 18	ns	Figs. 3-1, 3-4	
tPLH tPHL	Propagation Delay S to \overline{Z}_n	12 12	21 21	ns	Figs. 3-1, 3-4	
tpzh tpzL	Output Enable Time	19.5 21	30 30	ns	Figs. 3-3, 3-11, 3-12 R _L = 2 kΩ ('LS258)	
tphz tpLz	Output Disable Time	8.5 14	30 25	ns	Figs. 3-3, 3-11, 3-12 R _L = 2 kΩ, C _L = 5 pF ('LS258)	

258A

16 Vcc

15 OE

14 IOc

13 I1c

12 \overline{Z}_{c}

11 Iod

10 I_{1d} 9 Z_d

11 10

Z

CONNECTION DIAGRAM PINOUT A

LOGIC SYMBOL

OE Ioa Iia Iob Iib Ioc Iic Iod Iid

V_{CC} = Pin 16 GND = Pin 8

s 1

10a 2

11a 3

Za 4

10b 5

I1b 6

GND 8

s

54LS/74LS258A

QUAD 2-INPUT MULTIPLEXER (With 3-State Outputs)

DESCRIPTION — The '258A is the same as the '258, except that the output drive capability is increased as indicated in the tables below. The actest limits are the same as the '258 but with the test load changed to 667 Ω and 45 pF, except for the Output Disable Time tests, whose load is 667 Ω and 5 pF. For all other information please refer to the '258 data sheet.

ORDERING CODE: See Section 9

			20. C. 1992		
	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS	OUT	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ} C \text{ to } +70^{\circ} C$	V _{CC} = +5.0 V ±10%, T _A = -55° C to +125° C	ТҮРЕ	1 -
Plastic DIP (P)	A	74LS258APC		9B	
Ceramic DIP (D)	A	74LS258ADC	54LS258ADM	6B	
Flatpak (F)	A	74LS258AFC	54LS258AFM	4L	

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW
Z _n	Inverting 3-State Outputs	65/15 (25)/(7.5)

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	5	64/74LS	UNITS	CONDITIONS	
		Min	Max			
Vol	Output LOW Voltage XM,	xc xc	0.4 0.5	v	$\frac{I_{OL} = 12 \text{ mA}}{I_{OL} = 24 \text{ mA}} V_{CC} = Min$	
los	Output Short Circuit Curren	t -30	-130	mA	V _{CC} = Max	

54LS/74LS259 8-BIT ADDRESSABLE LATCH

DESCRIPTION — The '259 is a high speed 8-bit addressable latch designed for general purpose storage applications in digital systems. It is a multifunctional device capable of storing single line data in eight addressable latches, and also a 1-of-8 decoder and demultiplexer with active HIGH outputs. The device also incorporates an active LOW common Clear for resetting all latches, as well as, an active LOW Enable. It is functionally identical to the 9334 and 93L34 8-bit addressable latch.


- SERIAL-TO-PARALLEL CONVERSION
- EIGHT BITS OF STORAGE WITH OUTPUT OF EACH BIT AVAILABLE
- RANDOM (ADDRESSABLE) DATA ENTRY
- ACTIVE HIGH DEMULTIPLEXING OR DECODING CAPABILITY
- EASILY EXPANDABLE
- COMMON CLEAR
- FULLY TTL AND CMOS COMPATIBLE


ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	РКС
PKGS OUT		$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	ТҮРЕ
Plastic DIP (P)	A	74LS259PC		9B
Ceramic DIP (D)	A	74LS259DC	54LS259DM	6B
Flatpak (F)	A	74LS259FC	54LS259FM	4L

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW
A0 - A2	Address Inputs	0.5/0.25
D	Data Input	0.5/0.25
Ê	Enable Input (Active LOW)	1.0/0.5
CL	Conditional Clear Input (Active LOW)	0.5/0.25
Q0 — Q7	Latch Outputs	10/5.0
-		(2.5)





CONNECTION DIAGRAM PINOUT A

 $V_{CC} = Pin 16$ GND = Pin 8 **FUNCTIONAL DESCRIPTION** — The '259 has four modes of operation as shown in the Mode Selection Table. In the addressable latch mode, data on the Data line (D) is written into the addressed latch. The addressed latch will follow the data input with all non-addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the Data or Address inputs.

In the one-of-eight decoding or demultiplexing mode, the addressed output will follow the state of the D input with all other outputs in the LOW state. In the clear mode all outputs are LOW and unaffected by the address and data inputs. When operating the '259 as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode. The Truth Table below summarizes the operations of the '259.

Ē	ĈĹ	MODE
L	н	Addressable Latch
н	н	Memory
L	L	Active HIGH 8-Channel Demultiplexer
н	L	Clear

MODE SELECT TABLE

	INPUTS					OUTPUTS								
CL	Ē	D	A ₀	A1	A2	Q ₀	Q1	Q2	Q3	Q4	Q5	Q ₆	Q7	MODE
		X L I L I I	X L L H H H	X L L L L	XLLL									Clear Demultiplex
н	Н	X	x	x	X	Q _{t-1}	Qt-1	Qt-1	Qt-1	Qt-1	Q _{t-1}	Qt-1	Qt-1	Memory
I I I I I I						L H Qt-1 Qt-1 Qt-1 Qt-1	Qt-1 Qt-1 L H Qt-1 Qt-1	Qt-1 Qt-1 Qt-1 Qt-1 Qt-1 Qt-1 Qt-1	$\begin{array}{c} Q_{t-1} \\ Q_{t-1} \\ Q_{t-1} \\ Q_{t-1} \end{array}$	Qt-1 Qt-1 Qt-1 Qt-1 Qt-1 Qt-1	Qt-1 Qt-1 Qt-1 Qt-1 Qt-1 Qt-1	$\begin{array}{c} Q_{t-1} \\ Q_{t-1} \\ Q_{t-1} \\ Q_{t-1} \end{array}$	$\begin{array}{c} Q_{t-1} \\ Q_{t-1} \\ Q_{t-1} \\ Q_{t-1} \\ \\ H \end{array}$	Addressable Latch

TRUTH TABLE


Q_{t-1} = Previous Output State

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance




CONNECTION DIAGRAM PINOUT A

54S/74S260 54LS/74LS260

DUAL 5-INPUT NOR GATE

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	V _{CC} = +5.0 V ±10%, T _A = -55°C to +125°C	TYPE
Plastic DIP (P)	A	74S260PC, 74LS260PC		9A
Ceramic DIP (D)	A	74S260DC, 74LS260DC	54S260DM, 54LS260DM	6A
Flatpak (F)	A	74S260FC, 74LS260FC	54S260FM, 54LS260FM	31




INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions


PINS	54/74S (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
Inputs	1.25/1.25	0.5/0.25
Outputs	25/12.5	10/5.0
		(2.5)

DC AND AC CHARACTERISTICS: See Section 3*

SYMBOL	PARAMETER	54/74S	54/74LS		CONDITIONS		
		Min Max	Min Max				
Іссн	Power Supply Current	29	4.0	mA	V _{IN} = Gnd	V _{CC} = Max	
lcc∟		45	5.5		V _{IN} = Open		
tplh tphl	Propagation Delay	5.5 6.0	10 12	ns	Figs. 3-1, 3-4		

*DC limits apply over operating temperature range; AC limits apply at T_A = +25°C and V_{CC} = +5.0 V.





FUNCTIONAL DESCRIPTION — The '273 is an 8-bit parallel register with a common Clock and common Master Reset. When the \overline{MR} input is LOW, the Q outputs are LOW, independent of the other inputs. Information meeting the setup and hold time requirements of the D inputs is transferred to the Q outputs on the LOW-to-HIGH transition of the clock input.

TRUTH TABLE

IN	IPUT	OUTPUTS	
MR	СР	Dn	Qn
L	Х	Х	L
н	$\boldsymbol{\varGamma}$	н	н
н	5	L	L

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specifed)

SYMBOL	PARAMETER	54/	74LS	UNITS	CONDITIONS	
		Min	Max	00		
lcc	Power Supply Current		27	mA	V _{CC} = Max	

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

		54/	74LS			
SYMBOL	PARAMETER	C _L =	15 pF	UNITS	CONDITIONS	
		Min	Max			
fmax	Maximum Clock Frequency	30		MHz	Figs. 3-1, 3-8	
tplh tphl	Propagation Delay CP to Q _n		24 24	ns	Figs. 3-1, 3-8	
tPHL	Propagation Delay MR to Q _n		27	ns	Figs. 3-1, 3-16	

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER	54/	74LS	UNITS	CONDITIONS	
		Min	Max			
t _s (H) t _s (L)	Setup Time HIGH or LOW D_n to CP	15 15		ns	Fig. 3-6	
t _h (H) t _h (L)	Hold Time HIGH or LOW D_n to CP	5.0 5.0		ns		
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	20 20		ns	Fig. 3-8	
t _w (L)	MR Pulse Width LOW	20		ns	Fig. 3-16	
t _{rec}	Recovery Time MR to CP	15		ns	Fig. 3-16	

CONNECTION DIAGRAM PINOUT A

54/74279 54LS/74LS279

QUAD SET-RESET LATCH

Ř 16 Vcc ŝ₁[2 15 **Š**2 Q 4 5 10 17 GND 8 ۵

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	Ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C to +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ T _A = -55°C to +125°C	TYPE
Plastic DIP (P)	А	74279PC, 74LS279PC		9B
Ceramic DIP (D)	A	74279DC, 74LS279DC	54279DM, 54LS279DM	6B
Flatpak (F)	A	74279FC, 74LS279FC	54279FM, 54LS279FM	4L

TRUTH TABLE

	NPU	rs	OUTPUT
₹ī1	S ₂	R	Q
L	L	L	h
L	Х	н	н
X	L	н	Н
H	н	L	L
Н	н	н	No Change

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

The output is HIGH as long as S1 S₂ is LOW. If all inputs go HIGH ultaneously, the output state is inerminate; otherwise, it follows the th Table.


INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PINS	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW	
Inputs	1.0/1.0	0.5/0.25	
Outputs	20/10	10/5.0	
		(2.5)	

DC AND AC CHARACTERISTICS: See Section 3*

SYMBOL	PARAMETER	54/74	54/74LS		UNITS	CONDITIONS	
		Min Max	Min	Мах	on in o	CONDITIONS	
lcc	Power Supply Current	30		7.0	mA	$V_{CC} = Max, \overline{R} = Gnd$	
tpLH tpHL	Propagation Delay S to Q	22 15		22 15	ns	Figs. 3-1, 3-10	
t _{PHL}	Propagation Delay R to Q	27		27	ns	Figs. 3-1, 3-10	


*DC limits apply over operating temperature range; AC limits apply at $T_A = +25^{\circ}C$ and $V_{CC} = +5.0 V$.



OUTPUTS				
Σ EVEN	Σ ODD			
н	L			
L	н			

H = HIGH Voltage Level

L = LOW Voltage Level



DC CHARACI ERISTICS OVER OPERATING	I EMIPERATURE RANGE	uniess othe	i wise specified/
	E4/740		

SYMBOL	PARAMETER	54,	/74S	UNITS	CONDITIONS		
		Min	Max		••••••		
lcc	Power Supply Current	XM XC		99 105	mA	$V_{CC} = Max, T_A = 25^{\circ}C$ All Inputs = Gnd	
	Fower Supply Current	ХМ		94	mA	V _{CC} = Max, T _A = 125°C All Inputs = Gnd	

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ}C$ (See Section 3 for waveforms and load configurations)

		54/	47S			
SYMBOL	PARAMETER		15 pF 280 Ω	UNITS	CONDITIONS	
		Min	Max			
tpLH tpHL	Propagation Delay I_n to Σ_E		21 18	ns	Figs. 3-1, 3-20	
tplh tphL	Propagation Delay I_n to Σ_O		21 18	ns	Figs. 3-1, 3-20	

54/74283 54LS/74LS283 **4-BIT BINARY FULL ADDER** (With Fast Carry) 16 Vcc S1 1 15 B2 **B**₁2 **DESCRIPTION** — The '283 high speed 4-bit binary full adders with internal carry lookahead accept two 4-bit binary words $(A_0 - A_3, B_0 - B_3)$ and a Carry 14 A2 A1 3 input (C₀). They generate the binary Sum outputs ($S_0 - S_3$) and the Carry 13 S2 S0 4 output (C₄) from the most significant bit. They operate with either active HIGH or active LOW operands (positive or negative logic). A0 5 12 A3 11 B3 **B**₀ 6 10 S3 C0 7 **ORDERING CODE:** See Section 9 GND 8 9 C4 COMMERCIAL GRADE **MILITARY GRADE** PIN PKG PKGS $V_{CC} = +5.0 V \pm 5\%$. $V_{CC} = \pm 5.0 \text{ V} \pm 10\%$ OUT TYPE $T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ $T_A = 0^\circ C$ to $+70^\circ C$ Plastic Α 74283PC, 74LS283PC 9B DIP (P) Ceramic 74283DC, 74LS283DC Α 54283DM, 54LS283DM 6B DIP (D) Flatpak A 74283FC, 74LS283FC 54283FM, 54LS283FM 4L (F) INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions 54/74 (U.L.) 54/74LS (U.L.) PIN NAMES DESCRIPTION **HIGH/LOW HIGH/LOW** A Operand Inputs 1.0/1.0 $A_0 - A_3$ 1.0/0.5 $B_0 - B_3$ **B** Operand Inputs 1.0/1.0 1.0/0.5 C₀ Carry Input 1.0/1.0 0.5/0.25 $S_0 - S_3$ Sum Outputs 20/10 10/5.0 (2.5)C4 Carry Output 10/5.0 10/5.0 (2.5)LOGIC SYMBOL 14 15 12 11 A0 B0 A1 B1 A2 B2 A3 B3 C4 Co Vcc = Pin 16 So S1 S Sa GND = Pin 8

283

13

10

CONNECTION DIAGRAM PINOUT A **FUNCTIONAL DESCRIPTION** — The '283 adds two 4-bit binary words (A plus B) plus the incoming carry C_0 . The binary sum appears on the Sum (S₀ — S₃) and outgoing carry (C₄) outputs. The binary weight of the various inputs and outputs is indicated by the subscript numbers, representing powers of two.


Interchanging inputs of equal weight does not affect the operation. Thus C_0 , A_0 , B_0 can be arbitrarily assigned to pins 5, 6 and 7. Due to the symmetry of the binary add function, the '283 can be used either with all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). Note that if C_0 is not used it must be tied LOW for active HIGH logic or tied HIGH for active LOW logic.


Example:


	C ₀	A ₀	A 1	A2	A ₃	B ₀	B1	B ₂	B3	S ₀	S1	S ₂	S3	C4
Logic Levels	L	L	н	L	н	н	L	L	н	н	н	L	L	Н
Active HIGH Active LOW	0 1	0 1	1 0	0 1	1 0	1 0	0 1	0 1	1 0	1 0	1 0	0 1	0 1	1 0

Active HIGH: 0 + 10 + 9 = 3 + 16 Active LOW: 1 + 5 + 6 = 12 + 0

Due to pin limitations, the intermediate carries of the '283 are not brought out for use as inputs or outputs. However, other means can be used to effectively insert a carry into, or bring a carry out from, an intermediate stage. *Figure a* shows a way of making a 3-bit adder. Tying the operand inputs of the fourth adder (A₃, B₃) LOW makes S₃ dependent only on, and equal to, the carry from the third adder. Using somewhat the same principle, *Figure b* shows a way of dividing the '283 into a 2-bit and a 1-bit adder. The third stage adder (A₂, B₂, S₂) is used merely as a means of getting a carry (C₁₀) signal into the fourth stage (via A₂ and B₂) and bringing out the carry from the second stage on S₂. Note that as long as A₂ and B₂ are the same, whether HIGH or LOW, they do not influence S₂. Similarly, when A₂ and B₂ are the same the carry into the third stage does not influence the carry out of the third stage. *Figure c* shows a method of implementing a 5-input encoder, where the inputs are equally weighted. The outputs S₀, S₁ and S₂ present a binary number equal to the number of inputs I₁ — I₅ that are true. *Figure d* shows one method of implementing a 5-input majority gate. When three or more of the inputs I₁ — I₅ are true, the output M₅ is true.

















SYMBOL los	PARAMETER	54/74		54/74LS		UNITS	CONDITIONS		
			Min	Мах	Min	Мах	00		
	Output Short Circuit Current at S _n	XM XC	-20 -18	-55 -55	-20 -20	-100 -100	mA	V _{CC} = Max	
los	Output Short Circuit Current at C4	XM XC	-20 -18	-70 -70	-20 -20	-100 -100	mA	V _{CC} = Max	
lcc	Power Supply Current	XM XC		99 110		39 39	mA	V _{CC} = Max, Inputs = Gnd ('LS283) Inputs = 4.5 V ('283)	
		ХМ, ХС				34	mA	V _{CC} = Max Inputs = 4.5 V ('LS283)	

AC CHARACTERISTICS: $V_{CC} = 5.0 \text{ V}$, $T_{A} = 25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)


		54/74	54/74LS			
SYMBOL	PARAMETER	$\begin{array}{l} C_L = 15 \text{ pF} \\ R_L = 400 \Omega \end{array}$	C _L = 15 pF	UNITS	CONDITIONS	
		Min Max	Min Max			
tPLH tPHL	Propagation Delay C_0 to S_n	21 21	24 24	ns	Figs. 3-1, 3-20	
tPLH tPHL	Propagation Delay A _n or B _n to S _n	24 24	24 24	ns	Figs. 3-1, 3-20	
tPLH tPHL	Propagation Delay C_0 to C_4	14 16	17 17	ns	Figs. 3-1, 3-5 R _L = 780 Ω ('283)	
tPLH tPHL	Propagation Delay A_n or B_n to C4	14 16	17 17	ns	Figs. 3-1, 3-5 R _L = 780Ω ('283)	



FUNCTION TABLE

INF	PUTS	OPERATION	CONDITION OF OUTPUTS
ĊŚ	WE	OPERATION	
L	L	Write	Off (HIGH)
L	н	Read	Complement of Stored Data
н	х	Inhibit	Off (HIGH)

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial



LOGIC DIAGRAM

VOL Output	PARAMETER			54/74S		4LS	UNITS	CONDITIONS	
			Min	Max	Min	Мах			
	Output LOW Voltage	XM XC		0.5 0.45	÷.,	0.4 0.5	v	V _{CC} = Min I _{OL} = 16 mA ('S289) I _{OL} = 8.0 mA (54LS289) I _{OL} = 16 mA (74LS289)	
Іон	Output HIGH Current	<u></u>		40 100		20 100	μA	$\frac{V_{OH} = 2.4 \text{ V}}{V_{OH} = 5.5 \text{ V}} \text{ V}_{CC} = \text{Mi}$	
lcc	Power Supply Current			105		40	mA	V _{CC} = Max	

AC CHARACTERISTICS OVER RECOMMENDED VCC AND TA RANGE (unless otherwise specified)

			54/	74S	54/74LS	S		
SYMBOL	PARAMETER		CL = RL	•	C _L = 15 R _L = 2 k		UNITS	CONDITIONS
			Min	Мах	Min Ma	ax	-	
tplh tphl	Access Time, HIGH or LOW, A_n to \overline{O}_n	XM XC	-	50 35	37** 37**		ns	Figs. 3-2, 3-20
tрнL	Access Time CS to O _n	XM XC		25 17	10** 10**		ns	Figs. 3-2, 3-5
tplh	Disable Time CS to O _n	XM XC		20 17			ns	
tphL	Recovery Time WE to On	XM XC		40 35	30** 30**		ns	Figs. 3-2, 3-4
t _{PLH}	Disable Time WE to On	XM XC		30 25			ns	

AC OPERATING REQUIREMENTS OVER RECOMMENDED VCC AND TA RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54/74S	54/74LS	UNITS	CONDITIONS	
OTMEOL		Min Max Min Max		- Ching	CONDITIONO	
t _s (H) t _s (L)	Setup Time, HIGH or LOW A_n to \overline{WE}	0 0	10** 10**	ns	Fig. 3-21	
t _h (H) t _h (L)	Hold Time, HIGH or LOW A_n to \overline{WE}	0 0	0** 0**	ns	119.021	
t _s (H) t _s (L)	Setup Time, HIGH or LOW D_n to WE	20 20	25** 25**	ns	- Fig. 3-13	
t _h (H) t _h (L)	Hold Time HIGH or LOW D_n to WE	0 0	0* 0*	ns		
t _s (L)	Setup Time LOW CS to WE	0		ns	Fig. 3-14	
t _h (L)	Hold Time LOW CS to WE	0		ns	Fig. 3-13	
t _w (L)	WE Pulse Width LOW	20	25**	ns	Fig. 3-14	

**Typical Value

54/74290 54LS/74LS290 BCD DECADE COUNTER


DESCRIPTION — The '290 is a 4-stage ripple counter containing a high speed flip-flop acting as a divide-by-two and three flip-flops connected as a divide-by-five. HIGH signals on the Master Reset (MR) inputs override the clocks and force all outputs to the LOW state. HIGH signals on the Master Set (MS) inputs override the clocks and MR and force the outputs to the BCD nine state. The '290 is the same circuit as the '90 except that it has corner power pins and is therefore recommended for new designs. For detail specifications, truth tables and functional description, please refer to the '90 data sheet.

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	оит	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	TYPE
Plastic DIP (P)	A	74290PC, 74LS290PC		9A
Ceramic DIP (D)	A	74290DC, 74LS290DC	54290DM, 54LS290DM	6A
Flatpak (F)	A	74290FC, 74LS290FC	54290FM, 54LS290FM	31

PINOUT A MS 1 14 Vcc NC 2 13 MR MS 3 12 MR Q2 4 11 CP1 Q1 5 10 CP0 NC 6 9 Q0 GND 7 8 Q3

CONNECTION DIAGRAM



INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
CP ₀	÷2 Section Clock Input (Active Falling Edge)	2.0/2.0	1.0/1.5
CP ₁	÷5 Section Clock Input (Active Falling Edge)	3.0/3.0	2.0/2.0
MR ₁ , MR ₂	Asynchronous Master Reset Inputs (Active HIGH)	1.0/1.0	0.5/0.25
MS1, MS2	Asynchronous Master Set (Set to 9) Inputs (Active HIGH)	1.0/1.0	0.5/0.25
Q0	÷2 Flip-flop Output*	20/10	10/5.0 (2.5)
Q1 — Q3	÷5 Flip-flop Outputs	20/10	10/5.0 (2.5)

*The Q₀ output is guaranteed to drive the full rated fan-out plus the \overline{CP}_1 input.

54/74293 54LS/74LS293 MODULO-16 BINARY COUNTER

DESCRIPTION — The '293 is a 4-stage ripple counter containing a high speed flip-flop acting as a divide-by-two and three flip-flops acting as a divide-by-eight. HIGH signals on the Master Reset (MR) inputs override the clocks and force all outputs to the LOW state. The '293 is the same circuit as the '93 except that it has corner power pins and is therefore recommended for new designs. For detail specifications, truth tables and functional description, please refer to the '93 data sheet.


ORDERING CODE: See Section 9


	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	Ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	TYPE
Plastic DIP (P)	A	74293PC, 74LS293PC		9A
Ceramic DIP (D)	A	74293DC, 74LS293DC	54293DM, 54LS293DM	6A
Flatpak (F)	A	74293FC, 74LS293FC	54293FM, 54LS293FM	31

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
CP ₀	÷2 Section Clock Input (Active Falling Edge)	2.0/2.0	1.0/1.5
CP1	÷8 Section Clock Input (Active Falling Edge)	2.0/2.0	1.0/1.0
MR ₁ , MR ₂	Asynchronous Master Reset Inputs (Active HIGH)	1.0/1.0	0.5/0.25
Q0	÷2 Flip-flop Output*	20/10	10/5.0 (2.5)
Q1 — Q3	÷8 Flip-flop Outputs	20/10	10/5.0 (2.5)

*The Q₀ output is guaranteed to drive the full rated fan-out plus the \overline{CP}_1 input.







295A

FUNCTIONAL DESCRIPTION — This device is a 4-bit shift register with serial and parallel synchronous operating modes. It has a Serial Data (D_S) and four Parallel Data ($P_0 - P_3$) inputs and four parallel 3-State output buffers ($O_0 - O_3$). When the Parallel Enable (PE) input is HIGH, data is transferred from the Parallel Data inputs ($P_0 - P_3$) into the register synchronous with the HIGH-to-LOW transition of the Clock (\overline{CP}). When the PE is LOW, a HIGH-to-LOW transition on the clock transfers the serial data on the Ds input to register Q₀, and shifts data from Q₀ to Q₁, Q₁ to Q₂ and Q₂ to Q₃. The input data and parallel enable are fully edged-triggered and must be stable only one setup time before the HIGH-to-LOW clock transition.

The 3-state output buffers are controlled by an active HIGH Output Enable input (OE). When the OE is HIGH, the four register outputs appear at the $O_0 - O_3$ outputs. When OE is LOW, the outputs are forced to a high impedance OFF state. The 3-state output buffers are completely independent of the register operation, i.e., the input transitions on the OE input do not affect the serial or parallel data transfers of the register. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.

OPERATING		INF	PUTS			ουτ	PUT	S
MODE	PE	CP	Ds	Pn	Q	Q1	Q2	Q3
Shift Right		٦ ٦	l h	X X	Ŀ	q 0 q 0	q 1 q 1	q2 q2
Parallel Load	h	l	х	pn	p0	P1	p2	рз

MODE SELECT TABLE

*The indicated data appears at the Q outputs when OE is HIGH. When OE is LOW, the indicated data is loaded into the register, but the outputs are all foreced to the high impedance OFF state.


I = LOW Voltage Level one set-up time prior to the HIGH-to-LOW clock transition

h = HIGH Voltage Level one set-up time prior to the HIGH-to-LOW clock transition.

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial



LOGIC DIAGRAM


SYMBOL	PARAMETER . Output Short Circuit Curent		54/	74LS	UNITS mA	CONDITIONS
OT MIDOL			Min	Max		
los			-20	-100		V _{CC} = Max
lcc	Power Supply Current	Outputs ON Outputs OFF		23 25	mA	$\begin{array}{c} V_{CC} = Max, \ P_n = Gnd \\ PE, \ D_S, \ OE = 4.5 \ V \\ \hline CP = _ \\ V_{CC} = Max, \ PE, \ D_S = 4 \\ P_n, \ OE, \ \hline CP = Gnd \end{array}$

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

		54/	74LS		
SYMBOL	PARAMETER	CL =	15 pF		CONDITIONS
		Min	Max	1	
f _{max}	Maximum Shift Frequency	30		MHz	Figs. 3-1, 3-9
tplh tphl	Propagation Delay CP to Qn		30 26	ns	Figs. 3-1, 3-9
tpzh tpzL	Output Enable Time		18 20	ns	Figs. 3-3, 3-11, 3-12 R _L = 2 kΩ,
tphz tplz	Output Disable Time		24 20	ns	Figs. 3-3, 3-11, 3-12 R _L = 2 kΩ, C _L = 5 pF

AC OPERATING REQUIREMENTS: $V_{CC}=+5.0~V,~T_{A}=+25^{\circ}\,C$

SYMBOL	PARAMETER	54/	74LS	UNITS	CONDITIONS
JIMEOL		Min	Max		Contentions
t _s (H) t _s (L)	Setup Time HIGH or LOW Ds , Pn to \overrightarrow{CP}	20 20		ns	Fig. 3-7
t _h (H) t _h (L)	Hold Time HIGH or LOW D _S , P _n to \overline{CP}	10 10		ns	1.9.07
t _s (H) t _s (L)	Setup Time HIGH or LOW PE to CP	20 20		ns	Fig. 3-7
t _h (H) t _h (L)	Hold Time HIGH or LOW PE to CP	0		ns	
t _w (L)	CP Pulse Width LOW	20		ns	Fig. 3-9



(2.5)

FUNCTIONAL DESCRIPTION — This device is a high speed quad 2-port register. It selects four bits of data from two sources (ports) under the control of a Common Select input (S). The selected data is transferred to the 4-bit output register synchronous with the HIGH-to-LOW transition of the Clock input (\overline{CP}). The 4-bit output register is fully edge-triggered. The Data inputs (I_{nx}) and Select input (S) need be stable only one setup time prior to the HIGH-to-LOW transition of the clock for predicatable operation.

TRUTH TABLE

	NPUT	rs	OUTPUT
s	l _{0x}	l _{1x}	Qx
I	1	х	L
1	h	Х	н
h	Х	1	L
h	Х	h	н

 ${\sf I}={\sf LOW}$ Voltage Level one setup time prior to the HIGH-to-LOW clock transition.


h = HIGH Voltage Level one setup time prior to the HIGH-to-LOW clock transition.

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial






SYMBOL	PARAMETER	54	/74	54/7	74LS	UNITS	CONDITIONS
STWBUL	FARAMETER	Min	Мах			UNITS	CONDITIONS
lcc	Power Supply Current		65		21	mA	l _{0n} , l _{1n} , S = Gnd
AC CHAR	ACTERISTICS: V _{CC} = +5.0 V, T _A =	+25° C	(See S	Sectio	n 3 for	waveforms	and load configurations)
		54	/74	54/	74LS		
SYMBOL	PARAMETER		15 pF 400 Ω	CL =	15 pF	UNITS	CONDITIONS
		Min	Мах	Min	Мах		
tPLH	Propagation Delay		27 32		25 25	ns	Figs. 3-1, 3-9
AC OPERA	TING REQUIREMENTS: V _{CC} = +5				74LS		
AC OPERA		54	A = +2	54/7	74LS	UNITS	CONDITIONS
AC OPERA SYMBOL t _s (H)	NTING REQUIREMENTS: V _{CC} = +5		A = +2			UNITS	CONDITIONS
AC OPERA SYMBOL t _s (H) t _s (L) t _h (H)	TING REQUIREMENTS: V _{CC} = +5 PARAMETER Setup Time HIGH or LOW	54 Min 25	A = +2	54 /3 Min 25	74LS		
AC OPERA SYMBOL	ATING REQUIREMENTS: V _{CC} = +5 PARAMETER Setup Time HIGH or LOW S to CP Hold Time HIGH or LOW	54 Min 25 25 0	A = +2	54/3 Min 25 25 0	74LS	ns	CONDITIONS Fig. 3-7
AC OPERA SYMBOL t _s (H) t _s (L) t _h (H) t _h (L) t _s (H)	ATING REQUIREMENTS: V _{CC} = +5 PARAMETER Setup Time HIGH or LOW S to CP Hold Time HIGH or LOW S to CP Setup Time HIGH or LOW	54 Min 25 25 0 0 0 15	A = +2	54/ Min 25 25 0 0 15	74LS	ns	




.




FUNCTIONAL DESCRIPTION — The '299 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous shift left, shift right, parallel load and hold operations. The type of operation is determined by the S₀ and S₁, as shown in the Mode Select Table. All flip-flop outputs are brought out through 3-state buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q₀ and Q₇ are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on \overline{MR} overrides the Select and CP inputs and resets the flip-flops. All other state changes are initiated by the rising edge of the clock. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed.

A HIGH signal on either \overline{OE}_1 or \overline{OE}_2 disables the 3-state buffers and puts the I/O pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The 3-state buffers are also disabled by HIGH signals on both S₀ and S₁ in preparation for a parallel load operation.



MODE SELECT TABLE



SYMBOL	PARAMETER	54/	74LS		CONDITIONS
		Min	Max		
lcc	Power Supply Current		65	mA	$V_{CC} = Max, \overline{OE} = 4.5$
	ACTERISTICS: V _{CC} = +5.0 V, T _A =	r	Section 3 fo	r waveforms	and load configurations)
SYMBOL	PARAMETER		15 pF	UNITS	CONDITIONS
		MIN	Max	1	
f _{max}	Maximum Input Frequency	35		MHz	Figs. 3-1, 3-8
tplh tphl	Propagation Delay CP to Q_0 or Q_7		23 25	ns	Figs. 3-1, 3-8
tPLH tPHL	Propagation Delay CP to I/On		25 29	ns	
t _{PHL}	Propagation Delay MR to Q₀ or Q⁊		30	ns	Figs. 3-1, 3-16
tphL	Propagation Delay MR to I/On		33	ns	

23

15

ns

ns

tplz	Output Disable Time	15	ns	
	· ·			

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ } T_A = +25^{\circ}\text{ C}$

Output Enable Time

Output Disable Time

tрzн

tpzl

tPHZ

SYMBOL	PARAMETER	54/	/74LS		CONDITIONS
JINDOL		Min	Мах		
ts (H) ts (L)	Setup Time HIGH or LOW S ₀ or S ₁ to CP	24 24		ns	
t _h (H) t _h (L)	Hold Time HIGH or LOW S ₀ or S ₁ to CP	0 0		ns	Fig. 3-6
t _s (H) t _s (L)	Setup Time HIGH or LOW I/On, D _{S0} , D _{S7} to CP	10 10		ns	
t _h (H) t _h (L)	Hold Time HIGH or LOW I/On, D _{S0} , D _{S7} to CP	0 0		ns	
tw(H) tw(L)	CP Pulse Width HIGH or LOW	15 15		ns	Fig. 3-8
t _w (L)	MR Pulse Width LOW	15		ns	Fig. 3-16
t _{rec}	Recovery Time MR to CP	10		ns	Fig. 3-16

Figs. 3-3, 3-11, 3-12

Figs. 3-3, 3-11, 3-12

 $R_L = 2 k\Omega$, $C_L = 5 pF$

 $R_L = 2 k\Omega$

322 CONNECTION DIAGRAM PINOUT A 54LS/74LS322 8-BIT SERIAL/PARALLEL REGISTER (With Sign Extend) **DESCRIPTION** — The '322 is an 8-bit shift register with provision for either RE 20 Vcc serial or parallel loading and with 3-state parallel outputs plus a bi-state serial output. Parallel data inputs and parallel outputs are multiplexed to minimize S/P 2 19 S pin count. State changes are initiated by the rising edge of the clock. Four 18 SE Do 3 synchronous modes of operation are possible: hold (store), shift right with serial entry, shift right with sign extend and parallel load. An asynchronous 1/07 4 17 D1 Master Reset (\overline{MR}) input overrides clocked operation and clears the register. 1/05 5 16 I/O₆ The '322 is specifically designed for operation with the '384 Multiplier and pro-15 1/04 1/03 6 vides the sign extend function required for the '384. 1/01 7 14 I/O2 13 1/00 OE 8 **ORDERING CODE:** See Section 9 MR 9 12 Q0 **COMMERCIAL GRADE** MILITARY GRADE PKG PIN GND 10 11 CP PKGS $V_{CC} = +5.0 V \pm 10\%$ $V_{CC} = +5.0 V \pm 5\%$ ουτ TYPE $T_A = 0^\circ C$ to $+70^\circ C$ $T_A = -55^{\circ} C \text{ to } +125^{\circ} C$ Plastic Α 74LS322PC 9Z DIP (P) Ceramic 54LS322DM Α 74LS322DC 4F DIP (D) Flatpak 74LS322FC 4F А 54LS322FM (F) INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions 54/74LS (U.L.) PIN NAMES DESCRIPTION **HIGH/LOW** RE Register Enable Input (Active LOW) 0.5/0.23 S/P Serial (HIGH) or Parallel (LOW) Mode Control Input 0.5/0.23 SE Sign Extend Input (Active LOW) 1.5/0.68 Serial Data Select Input 1.0/0.45 S Do. D1 Serial Data Inputs 0.5/0.23 Clock Pulse Input (Active Rising Edge) CP 0.5/0.23 MR Asynchronous Master Reset Input (Active LOW) 0.5/0.23ŌĒ 3-State Output Enable Input (Active LOW) 0.5/0.23 Qo **Bi-State Serial Output** 11/5.0

Multiplexed Parallel Inputs or


3-State Parallel Outputs

 $1/O_0 - 1/O_7$


(2.5)

0.5/0.23

65/5.0 (25)/(2.5) **FUNCTIONAL DESCRIPTION** — The '322 contains eight D-type edge triggered flip-flops and the interstage gating required to perform right shift and the intrastage gating necessary for hold and synchronous parallel load operations. A LOW signal on \overrightarrow{RE} enables shifting or parallel loading, while a HIGH signal enables the hold mode. A HIGH signal on S/P enables shift right, while a LOW signal disables the 3-state output buffers and enables parallel loading. In the shift right mode a HIGH signal on SE enables serial entry from either D₀ or D₁, as determined by the S input. A LOW signal on SE enables shift right but Q₇ reloads its contents, thus performing the sign extend function required for the '384 Twos Complement Multiplier. A HIGH signal on \overrightarrow{OE} disables the 3-state output buffers, regardless of the other control inputs. In this condition the shifting and loading operations can still be performed.







							MOD	E TABI	.E							
MODE				INPU	ITS						Ċ	DUTPL	JTS			
	MR	RE	S/P	SE	S	0Ē*	СР	I/O7	I/O6	I/O5	I/O4	I/O3	I/O ₂	I/O1	I/O ₀	Q ₀
Clear	L	X X	X X	X X	X X	L H	x x	L Z	L Z	L Z	L Z	L Z	L Z	L Z	L Z	L
Parallel Load	н	L	L	х	х	x	Г	17	l 6	l5	14	13	12	l1	lo	lo
Shift Right	H H	L L	ΞТ	нн	L H	L L	۲ ۲	Do D1	07 07	O6 O6	O5 O5	O4 O4	O3 O3	O2 O2	01 01	01 01
Sign Extend	н	L	н	L	x	L	L	07	O7	O ₆	O5	O4	O3	O2	01	01
Hold	н	н	х	х	х	L	٦	NC	NC	NC	NC	NC	NC	NC	NC	NC

*When the \overline{OE} input is HIGH, all I/O_n terminals are at the high-impedance state; sequential operation or clearing of the register is not affected. 1. I₇ – I₀ = The level of the steady-state input at the respective I/O terminal is loaded into the flip-flop while the flip-flop outputs (except Q₀) are

isolated from the I/O terminal.

2. D_0 , D_1 = The level of the steady-state inputs to the serial multiplexer input.

 $3.0_7 - 0_0$ = The level of the respective Q_n flip-flop prior to the last Clock LOW-to-HIGH transition. NC = No Change Z = High-Impedance Output State H = HIGH Voltage Level L = LOW V L = LOW Voltage Level


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54/7	74LS	UNITS	CONDITIONS
		Min	Max		
lcc	Power Supply Current		60	mA	V _{CC} = Max

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)


		54/	74LS		
SYMBOL	PARAMETER	CL =	15 pF	UNITS	CONDITIONS
		Min	Max	- ·	
fmax	Maximum Clock Frequency	35		MHz	Figs. 3-1, 3-8
tPLH tPHL	Propagation Delay CP to I/O _n		23 25	ns	
tPLH tPHL	Propagation Delay CP to Q ₀		25 29	ns	
tPHL	Propagation Delay MR to I/On		33	ns	Figs. 3-1, 3-16
tрнL	Propagation Delay MR to Q ₀		30	ns	
tpzh tpzL	Output Enable Time OE to I/On		18 23	ns	Figs. 3-3, 3-11, 3-12 R _L = 2 kΩ
tPHZ tPLZ	Output Disable Time OE to I/On		15 15	ns	Figs. 3-3, 3-11, 3-12 R _L = 2 kΩ, C _L = 5 pF
tPZH tPZL	Output Enable Time S/P to I/On		25 30	ns	Figs. 3-3, 3-11, 3-12 R∟ = 2 kΩ
tPHZ tPLZ	Output Disable Time S/P to I/On		23 23	ns	Figs. 3-3, 3-11, 3-12 R _L = 2 kΩ, C _L = 5 pF

SYMBOL	PARAMETER	54/	74LS	UNITS	CONDITIONS	
01111002		Min	Мах			
t _s (H) t _s (L)	Setup Time HIGH or LOW RE to CP	24 24		ns		
t _h (Н) t _h (L)	Hold Time HIGH or LOW	0 0		ns		
ts (H) ts (L)	Setup Time HIGH or LOW D_0 , D_1 or I/O_n to CP	10 10		ns		
t _h (H) t _h (L)	Hold Time HIGH or LOW D_0 , D_1 or I/O _n to CP	0 0		ns	Fig. 3-6	
ts (H) ts (L)	Setup Time HIGH or LOW SE to CP	15 15		ns		
t _h (H) t _h (L)	Hold Time HIGH or LOW SE to CP	0 0		ns		
ts (H) ts (L)	Setup Time HIGH or LOW S/P to CP	24 24		ns		
t _s (H) t _s (L)	Setup Time HIGH or LOW S to CP	15 15		ns		
th(H) th(L)	Hold Time HIGH or LOW S or S/P to CP	0 0		ns		
t _w (H)	CP Pulse Width HIGH	15		ns	Fig. 3-8	
t _w (L)	MR Pulse Width LOW	15		ns	Fig. 3-16	
t _{rec}	Recovery Time MR to CP	15		ns		



	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	ОUT	V _{CC} = +5.0 V ±5%, T _A = 0°C to +70°C	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to} +125^{\circ} \text{ C}$	ТҮРЕ
Plastic DIP (P)	A	74LS323PC		9Z
Ceramic DIP (D)	A	74LS323DC	54LS323DM	4E


4-370



FUNCTIONAL DESCRIPTION - The '323 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous reset, shift left, shift right, parallel load and hold operations. The type of operation is determined by S₀ and S₁ as shown in the Mode Select Table. All flip-flop outputs are brought out through 3-state buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q_0 and Q_7 are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on $\overline{\mathrm{SR}}$ overrides the Select inputs and allows the flip-flops to be reset by the next rising edge of CP. All other state changes are also initiated by the LOW-to-HIGH CP transition. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed.

A HIGH signal on either \overline{OE}_1 or \overline{OE}_2 disables the 3-state buffers and puts the I/O pins in the high impedance state. In this condition the shift, load, hold and reset operations can still occur. The 3-state buffers are also disabled by HIGH signals on both S₀ and S₁ in preparation for a parallel load operation.




MODE SELECT TABLE

SYMBOL	PARAMETER	54/	74LS	UNITS	CONDITIONS
01mDOL		Min	Max		
	Power Supply Current		60	mA	V _{CC} = Max, Outputs Disabled
	ACTERISTICS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} =$	+25° C (See §	Section 3 for	r waveforms a	and load configurations
		54/	74LS	_	
	PARAMETER	C _L = 15 pF		UNITS	CONDITIONS
		Min	Max		
f _{max}	Maximum Input Frequency	35		MHz	Figs. 3-1, 3-8
tPLH tPHL	Propagation Delay CP to Q ₀ or Q ₇		23 25	ns	Figs. 3-1, 3-8
tPLH tPHL	Propagation Delay CP to I/O _n		25 29	ns	
tpzh tpzL	Output Enable Time		18 23	ns	Figs. 3-3, 3-11, 3-12 R _L = 2 kΩ
tPHZ tPLZ	Output Disable Time	-	15 15	ns	Figs. 3-3, 3-11, 3-12 R _L = 2 kΩ, C _L = 5 pf

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER	54/	74LS	UNITS	CONDITIONS		
J IMBOL		Min Max			Conditioned		
t _s (H) t _s (L)	Setup Time HIGH or LOW S ₀ or S ₁ to CP	24 24		ns	Fig. 3-6		
t _h (H) t _h (L)	Hold Time HIGH or LOW S_0 or S_1 to CP	0 0		ns	- Fig. 5-0		
t _s (H) t _s (L)	Setup Time HIGH or LOW I/On, D _{S0} , D _{S7} to CP	10 10		ns	Fig. 3-6		
t _h (H) t _h (L)	Hold Time HIGH or LOW I/On, D _{S0} , D _{S7} to CP	0 0		ns			
t _s (H) t _s (L)	Setup Time HIGH or LOW	15 15		ns	Fig. 3-6		
t _h (H) t _h (L)	Hold Time HIGH or LOW	0 0		ns			
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW 15 15			ns	Fig. 3-8		



. . .

DESCRIPTION - The '347 is the same as the '47 except that the Output OFF Voltage, V_{OH}, is specified as 7.0 V rather than 15 V, with the same I_{OH} limit of 250 µA. For all other information please refer to the '47 data sheet.

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	OUT	$V_{CC} = +5.0 V \pm 5\%,$ T _A = 0° C to +70° C	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to} +125^{\circ} \text{ C}$	TYPE
Plastic DIP (P)	A	74LS347PC		9B
Ceramic DIP (D)	A	74LS347DC	54LS347DM	7B
Flatpak (F)	A	74LS347FC	54LS347FM	4L

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74LS HIGH/LOW
vo — A3	BCD Inputs	0.5/0.25
№ — A3 RBI	Ripple Blanking Input (Active LOW)	0.5/0.25
LT	Lamp Test Input (Active LOW)	0.5/0.25
BI/RBO	Blanking Input (Active LOW) or	-/0.75
	Ripple Blanking Output (Active LOW)	1.25/2.0
		(1.0)
ā — <u>ā</u>	Segment Outputs (Active LOW)	OC*/15
-		(7.5)

Open Collector

54LS/74LS352

DUAL 4-INPUT MULTIPLEXER

DESCRIPTION — The '352 is a very high speed dual 4-input multiplexer with Common Select inputs and individual Enable inputs for each section. It can select two bits of data from four sources. The two buffered outputs present data in the inverted (complementary) form. The '352 is the functional equivalent of the '153 except with inverted outputs.

- INVERTED VERSION OF THE '153
- SEPARATE ENABLES FOR EACH MULTIPLEXER
- INPUT CLAMP DIODE LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE


ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	Ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	TYPE
Plastic DIP (P)	A	74LS352PC		9B
Ceramic DIP (D)	A	74LS352DC	54LS352DM	6B
Flatpak (F)	A	74LS352FC	54LS352FM	4L

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW
I _{0a} — I _{3a}	Side A Data Inputs	0.5/0.25
loь — lзь	Side B Data Inputs	0.5/0.25
S ₀ , S ₁	Common Select Inputs	0.5/0.25
Ēa	Side A Enable Input (Active LOW)	0.5/0.25
Ēb	Side B Enable Input (Active LOW)	0.5/0.25
Ξ̄a, Ξ̄b	Multiplexer Outputs (Inverted)	10/5.0
		(2.5)

LOGIC SYMBOL



CONNECTION DIAGRAM PINOUT A

16 Vcc

15 **Ē**b

14 So

13 I3b

12 I2b

11 I1b

10 IOb

9 **Ž**b

Ē_a 1

S1 2

13a 3

12a 4

11a 5

10a 6

Z₂ 7

GND 8

FUNCTIONAL DESCRIPTION — The '352 is a dual 4-input multiplexer. It selects two bits of data from up to four sources under the control of the common Select inputs (S₀, S₁). The two 4-input multiplexer circuits have individual active LOW Enables (\overline{E}_a , \overline{E}_b) which can be used to strobe the outputs independently. When the Enables (\overline{E}_a , \overline{E}_b) are HIGH, the corresponding outputs (\overline{Z}_a , \overline{Z}_b) are forced HIGH.

The logic equations for the outputs are shown below.

$$\overline{Z}_{a} = \overline{E_{a} \bullet (I_{0a} \bullet S_{1} \bullet S_{0} + I_{1a} \bullet S_{1} \bullet S_{0} + I_{2a} \bullet S_{1} \bullet S_{0} + I_{3a} \bullet S_{1} \bullet S_{0})}$$

$$\overline{Z}_{b} = \overline{E_{b} \bullet (I_{0b} \bullet S_{1} \bullet S_{0} + I_{1b} \bullet S_{1} \bullet S_{0} + I_{2b} \bullet S_{1} \bullet S_{0} + I_{3b} \bullet S_{1} \bullet S_{0})}$$


The '352 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select inputs. A less obvious application is a function generator. The '352 can generate two functions of three variables. This is useful for implementing highly irregular random logic.

	ECT		INP	. P)	Ουτρυτ		
S ₀	S ₁	Ē	lo	11	l2	l3	Ī
х	х	н	X	Х	X	X	н
L	L	L	L	Х	Х	х	н
L	L	L	н	Х	Х	х	L
н	L	L	Χ.	L	Х	х	н
н	L	L	х	н	х	х	L
L	н	L	Х	Х	L	х	н
L	н	L	Х	Х	н	х	L
н	н	L	Х	Х	Х	L	н
н	Н	L	Х	Х	х	н	L

TRUTH TABLE

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial



OE_a 1

s

I3a 3

12a 4

I1a 5

10a 6

Za 7

GND 8

353

16 Vcc

15 OE

14 So

13 I3b

12 I2b

11 I1b

10 Iob

9 **Z**b

PINOUT A

4

54LS/74LS353

DUAL 4-INPUT MULTIPLEXER (With 3-State Outputs)

DESCRIPTION — The '353 is a dual 4-input multiplexer with 3-state outputs. It can select two bits of data from four sources using common select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output (\overline{OE}) inputs, allowing the outputs to interface directly with bus oriented systems. It is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Fairchild TTL families.

• INVERTED VERSION OF 'LS253


- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY

ORDERING CODE: See Section 9

	[]	COMMERCIAL GRADE	MILITARY GRADE	
PKGS	PIN OUT	$V_{CC} = +5.0 \text{ V} \pm 5\%, \\ T_{A} = 0^{\circ} \text{C to } +70^{\circ} \text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$	PKG TYPE
Plastic DIP (P)	A	74LS353PC		9B
Ceramic DIP (D)	A	74LS353DC	54LS353DM	6B
Flatpak (F)	A	74LS353FC	54LS353FM	4L

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW
I _{0a} — I _{3a}	Side A Data Inputs	0.5/0.25
106 — Ізь	Side B Data Inputs	0.5./0.25
S0, S1	Common Select Inputs	0.5/0.25
S ₀ , S ₁ OE _a	Side A Output Enable Input (Active LOW)	0.5/0.25
ŌĒb	Side B Output Enable Input (Active LOW)	0.5/0.25
$\overline{Z}_{a}, \overline{Z}_{b}$	3-State Outputs (Inverted)	65/15
		(25)/(7.5)



FUNCTIONAL DESCRIPTION — The '353 contains two identical 4-input multiplexers with 3-state outputs. They select two bits from four sources selected by common Select inputs (S₀, S₁). The 4-input multiplexers have individual Output Enable (\overline{OE}_a , \overline{OE}_b) inputs which when HIGH, force the outputs to a high impedance (high Z) state. The logic equations for the outputs are shown below:

$$\overline{Z}_{a} = \overline{\overline{OE}_{a}} \bullet (I_{0a} \bullet \overline{S}_{1} \bullet \overline{S}_{0} + I_{1a} \bullet \overline{S}_{1} \bullet S_{0} + I_{2a} \bullet S_{1} \bullet \overline{S}_{0} + I_{3a} \bullet S_{1} \bullet S_{0})$$

$$\overline{Z}_{b} = \overline{\overline{OE}_{b}} \bullet (I_{0b} \bullet \overline{S}_{1} \bullet \overline{S}_{0} + I_{1b} \bullet \overline{S}_{1} \bullet S_{0} + I_{2b} \bullet S_{1} \bullet \overline{S}_{0} + I_{3b} \bullet S_{1} \bullet S_{0})$$

If the outputs of 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.

SELECT		DA	DATA INPUTS			OUTPUT ENABLE	OUTPUT
S ₀	S1	10	l1	12	l3	ŌĒ	Ī
x	Х	х	х	х	Х	н	(Z)
L	L	L	Х	Х	Х	L	н
L	L	н	Х	Х	Х	L	L
н	L	x	L	х	Х	L	Н
н	L	x	н	х	х	L	L
L	н	X	Х	L	X	L	н
L	н	X	Х	н	X	L	L
Н	н	Х	Х	Х	L	L	н
н	Н	х	х	х	н	Ľ	L

TRUTH TABLE

Address inputs S₀ and S₁ are common to both sections.


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

(Z) = High Impedance


LOGIC DIAGRAM




DC CHAR	ACTERISTICS O	VER OPERATING	TEMPERAT	URE RANGE	(unless othe	erwise specified)
SYMBOL	PARAMETER		54/74LS		UNITS	CONDITIONS
			Min	Мах		
lcc	Power Supply	Outputs HIGH		12	mA	V _{CC} = Max I _n , S _n , OE _n = Gnd
	Current	Outputs OFF		14		$V_{CC} = Max, \overline{OE}_n = 4.5 V$ I _n , S _n = Gnd
AC CHAR	ACTERISTICS: V	$_{CC} = +5.0 \text{ V}, \text{ T}_{A} =$	+25° C (See	Section 3 fo	r waveforms	and load configurations)
			54/74LS			
SYMBOL	PARA	PARAMETER		CL =45 pF		CONDITIONS
			Min	Max		
tPLH tPHL	Propagation De S_n to \overline{Z}_n	elay		24 32	ns	Figs. 3-1, 3-20
tplh tphl	Propagation De I_n to \overline{Z}_n		15 15	ns	Figs. 3-1, 3-4	
tpzh tpzL	Output Enable	Time		18 18	ns	Figs. 3-3, 3-11, 3-12 RL = 667Ω
tphz tplz	Output Disable	Time		18 18	ns	Figs. 3-3, 3-11, 3-12 RL = 667Ω, CL = 5 pF

365A				1	
					CONNECTION DIAGRAM PINOUT A
		54LS/74LS	3654		
		HEX 3-STATE			
	· (V	Vith Common 2-Input			
ORDERIN	G CODI	E: See Section 9			
	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG	TRUTH TABLE
PKGS	Ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	V _{CC} = +5.0 V ±10%. T _A = -55°C to +125°	TYPE	
Plastic DIP (P)	A	74LS365APC		9B	
Ceramic DIP (D)	A	74LS365ADC	54LS365ADM	6B	$\overline{E}_1 \ \overline{E}_2 \ D$
Flatpak (F)	A 74LS365AFC 54LS365AFM				
INPUT LO	ADING	/FAN-OUT: See Section 3 54/74LS (U.L.) HIGH/LOW		X H X Z H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impedance	
Inputs Outputs		0.5/0.25 25/15 (7.5)			
		RACTERISTICS: See Sect	tion 3*		
SYMBOL		PARAMETER	54/74LS	UNITS	CONDITIONS
	L	, Name and the second state of the	Min Max		
lcc		r Supply Current	24	mA	$V_{CC} = Max, V_{IN} = 0 V, V\overline{E} = 4.5 V$
tplh tphl		igation Delay to Output	16 22	ns	Figs. 3-1, 3-4 C _L = 50 pF
			24	ns	Figs. 3-3, 3-11, 3-12
tpzh tpzL	Outpu	ut Enable Time	30		$R_L = 667 \ \Omega, \ C_L = 50 \ pF$

*DC limits apply over operating temperature range; AC limits apply at $T_A = +25^{\circ}$ C and $V_{CC} = +5.0$ V.



4-381



*DC limits apply over operating temperature range; AC limits apply at $T_A = +25^{\circ}$ C and $V_{CC} = +5.0$ V.

Output Disable Time


tPHZ

25

ns

 $R_L = 667 \Omega, C_L = 5 pF$

						368	
						CONNECTION DIAGRAM PINOUT A	
		54LS/74LS	368A				
		X 3-INPUT INVEF th Separate 2-Bit and				E 1 16 Vcc 2 15 E 3 13 5 12 6 11 7 10 GND 8 9	
ORDERIN	G COD	E: See Section 9					
PKGS	PIN OUT	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	$MILITARY$ $V_{CC} = +5.0$ $T_{A} = -55^{\circ} C to$	V ±10%,	PKG TYPE	TRUTH TABLE	
Plastic DIP (P)	A	74LS368APC			9B	INPUTS OUTPUT	
Ceramic DIP (D)	A	74LS368ADC	54LS368ADM		6B		
Flatpak (F)	A	74LS368AFC	54LS368AFM		4L	L H L H X Z	
INPUT LO PINS	ADING	/FAN-OUT: See Section 3 54/74LS (U.L.) HIGH/LOW	for U.L. definition	ons		H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impedance	
Inputs Outputs		0.5/0.25 25/15 (7.5)					
DC AND A	ас сна	RACTERISTICS: See Sec	tion 3*			:	
SYMBOL		PARAMETER	54/74L	.s	UNITS	CONDITIONS	
	Power Supply Current		Min	Max 21	mA	Vec - Mex Vec - 01/ VE - 45	
ICC TPLH tPHL	Power Supply Current Propagation Delay			12 22	ns	$V_{CC} = Max, V_{IN} = 0 V, V_{E} = 4.5$ Figs. 3-1, 3-5 $C_L = 50 \text{ pF}$	
tpzh tpzL	Outpu	ut Enable Time		24 30	ns	Figs. 3-3, 3-11, 3-12 R _L = 667 Ω, C _L = 50 pF	
tpLz tpHz	Output Disable Time			20 25	ns	Figs. 3-3, 3-11, 3-12 RL = 667 Ω, CL = 5 pF	



20 Vcc

19 O7

18 D7

17 D6

16 O₆

15 O5 14 D5

13 D4

12 O4

11 LE

14 17 18

O4 O5 O6 O7 12 15 16 19

OE

ORDERING CODE: See Section 9


	PIN	COMMERCIAL GRADE MILITARY GRADE		PKG	O ₀ O ₁ O ₂ O ₃ O ₄ O ₅
PKGS	OUT	V _{CC} = +5.0 V ±5%, T _A = 0°C to +70°C	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	ТҮРЕ	2 5 6 9 12 15
Plastic DIP (P)	A	74LS373PC		9Z	
Ceramic DIP (D)	A	74LS373DC	54LS373DM	4E	V _{CC} = Pin 20 GND = Pin 10
Flatpak (F)	A	74LS373FC	54LS373FM	4F	

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW
D _{0.} — D ₇	Data Inputs	0.5/0.25
LE	Latch Enable Input (Active HIGH)	0.5/0.25
	Output Enable Input (Active LOW)	0.5/0.25
O ₀ — O ₇	3-State Latch Outputs	65/15
		(25)/(7.5)

4-384

FUNCTIONAL DESCRIPTION — The '373 contains eight D-type latches with 3-state output buffers. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-state buffers are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the buffers are in the bi-state mode. When \overline{OE} is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.




Δ

SYMBOL		METER	54/7	74LS		CONDITIONS
OTMOOL			Min	Max		
lcc	Power Supply Current Outputs OFF		I UUIDUIS UFF I 40	40	mA	$V_{CC} = Max, \overline{OE} = 4.5 V$ D _n , LE = Gnd
AC CHAR	ACTERISTICS: V _C	$c_{\rm C} = +5.0$ V, $T_{\rm A} = -100$		Section 3 fo	r waveforms a	and load configurations)
SYMBOL	PARAMETER		C _L = 50 pF		UNITS	CONDITIONS
			Min	Max		
tpLH	Propagation De D _n to O _n	lay		18 20	ns	Figs. 3-1, 3-5
TPHL						
tPLH	Propagation De LE to O _n	lay		30 30	ns	Figs. 3-1, 3-8
tPHL tPLH tPHL tPZH tPZL					ns	Figs. 3-1, 3-8 Figs. 3-3, 3-11, 3-12 R _L = 667Ω

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS
		Min	Max		CONDITIONS
t _s (H) t _s (L)	Setup Time HIGH or LOW D_n to LE	0 0		ns	Fig. 3-14
t _h (H) t _h (L)	Hold Time HIGH or LOW D_n to LE	10 10		ns	
t _w (H) t _w (L)	LE Pulse Width HIGH or LOW	15 15		ns	Fig. 3-8



FUNCTIONAL DESCRIPTION — The '374 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-state true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (\overline{OE}) LOW, the contents of the eight flip-flops are available at the outputs. When the \overline{OE} is HIGH, the outputs go to the high impedence state. Operation of the \overline{OE} input does not affect the state of the flip-flops.

TRUTH TABLE

IN	PUTS	OU	TPUTS	
Dn	СР	OE	On	
H L X	ך א א	L L H	H L Z	H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impedance

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS	
UTMBOL		Min	Max	011110	CONDITIONS	
lcc	Power Supply Current, Outputs OFF		45	mA	$V_{CC} = Max, D_n = Gnd$ $\overline{OE} = 4.5 V$	

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

		54/74LS				
SYMBOL	PARAMETER	CL =	45 pF	UNITS	CONDITIONS	
		Min	Max			
f _{max}	Maximum Clock Frequency	35		MHz	Figs. 3-1, 3-8	
tPLH tPHL	Propagation Delay CP to O _n		28 28	ns	Figs. 3-1, 3-8	
tpzh tpzL	Output Enable Time		28 28	ns	Figs. 3-3, 3-11, 3-12 R _L = 667 Ω	
tphz tpLz	Output Disable Time		20 25	ns	Figs. 3-3, 3-11, 3-12 R _L = 667 Ω, C _L = 5 pF	

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER	54/74LS			CONDITIONS
OTHEOL		Min	Max		
t _s (H) t _s (L)	Setup Time HIGH or LOW D_n to CP	20 20		ns	Fig. 3-6
t _h (H) t _h (L)	Hold Time HIGH or LOW Dn to CP	0 0		ns	119.00
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	15 15		ns	Fig. 3-8

16 Vcc

15 D4

14 Q4

13 04

12 E3.4

11 Q₃

9 D3

15

Q4

CONNECTION DIAGRAM PINOUT A

LOGIC SYMBOL

10 5 11 14

V_{CC} = Pin 16 GND = Pin 8

D1 D2 D3 D4

E12

E3,4 Q1 Q2 Q2

12-

 $\mathbf{D}_1 \overline{\mathbf{1}}$

Q12

Q1 3

E1,2 4

Q₂ 6

D₂ 7

54LS/74LS375

4-BIT LATCH


DESCRIPTION — The '375 is a 4-bit D-type latch for use as temporary storage for binary information between processing units and input/output or indicator units. When its Enable (E) input is HIGH, a latch is transparent, i.e., the Q output will follow the D input each time it changes. When E is LOW a latch stores the last valid data present on the D input preceding the HIGH-to-LOW transition of E. The '375 is functionally identical to the '75 except for the corner power pins.

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	OUT	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	ТҮРЕ
Plastic DIP (P)	A	74LS375PC		9B
Ceramic DIP (D)	A	74LS375DC	54LS375DM	6B
Flatpak (F)	А	74LS375FC	54LS375FM	4L

INPUT LOADING/FAN-OUT: See Section 3 for U.L.definitions

PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW
D1 — D4	Data Inputs	0.5/0.25
E _{1,2}	Latches 1, 2 Enable Input	2.0/1.0
	Latches 3, 4 Enable Input	2.0/1.0
E _{3,4} Q1 — Q4	Latch Outputs	10/5.0
		(2.5)
$\overline{Q}_1 - \overline{Q}_4$	Complementary Latch Outputs	10/5.0
		(2.5)



TRUTH TABLE

(Each Latch)

_	
tn	t _n + 1
D	Q
н	н
L	L

 $t_n = Bit$ time before Enable negative going transition. $t_{n+1} = Bit$ time after Enable negative going transition.

H = HIGH Voltage Level L = LOW Voltage Level

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS	
		Min	Max			
lcc	Power Supply Current		12	mA	V _{CC} = Max	

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

		54/	54/74LS C _L = 15 pF		CONDITIONS
SYMBOL	PARAMETER	C _L =			
		Min	Max		
tPLH tPHL	Propagation Delay D _n to Q _n		27 17	ns	Figs. 3-1, 3-5
tplh tphl	Propagation Delay D_n to \overline{Q}_n		20 15	ns	Figs. 3-1, 3-4
tplh tphl	Propagation Delay E _n to Q _n		27 25	ns	Figs. 3-1, 3-8
tplh tphl	Propagation Delay E_n to \overline{Q}_n		30 15	ns	

AC OPERATING REQUIREMENTS: $V_{CC}=+5.0~V,~T_{A}=+25^{\circ}C$

SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS
		Min	Max		CONDITIONO
t _s (H) t _s (L)	Setup Time HIGH or LOW D_n to E_n	20		ns	Fig. 3-14
t _h (H) t _h (L)	Hold Time HIGH or LOW D _n to E _n	0		ns	
t _w (H)	En Pulse Width HIGH	20		ns	Fig. 3-8



4-391

FUNCTIONAL DESCRIPTION — The '377 consists of eight edge-triggered D flip-flops with individual D inputs and Q outputs. The Clock (CP) and Enable input (\overline{E}) are common to all flip-flops.


When \overline{E} is LOW, new data is entered into the register on the next LOW-to-HIGH transition of CP. When \overline{E} is HIGH, the register will retain the present data independent of the CP.

TRUTH TABLE

	NPU	гs	OUTPUT
Ē	СР	Dn	Qn
H	X	Х Н	No change H
L		L	L

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	54/7	74LS	UNITS	CONDITIONS
•••••		Min	Max		
lcc	Power Supply Current		28	mA	V _{CC} = Max

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ}C$ (See Section 3 for waveforms and load configurations)

		54/	′74LS		
SYMBOL	PARAMETER	CL =	15 pF	UNITS	CONDITIONS
		Min	Max	1	
f _{max}	Maximum Clock Frequency	30		MHz	Figs. 3-1, 3-8
tPLH tPHL	Propagation Delay CP to Q _n		25 25	ns	Figs. 3-1, 3-8

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = +25^{\circ}\text{ C}$

SYMBOL	PARAMETER	54/	74LS	UNITS	CONDITIONS
JIMBOL		Min	Max		
t _s (H) t _s (L)	Setup Time HIGH or LOW Dn to CP	10 10		ns	
t _h (H) t _h (L)	Hold Time HIGH or LOW Dn to CP	5.0 5.0		ns	Fig. 3-6
t _s (H) t _s (L)	Setup Time HIGH or LOW Ē to CP	10 20		ns	
t _h (H) t _h (L)	Hold Time HIGH or LOW Ē to CP	5.0 5.0		ns	
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	20 20		ns	Fig. 3-8



FUNCTIONAL DESCRIPTION — The '378 consists of eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The Clock (CP) and Enable (\vec{E}) inputs are common to all flip-flops.

When the \overline{E} input is LOW, new data is entered into the register on the LOW-to-HIGH transition of the CP input. When the \overline{E} input is HIGH the register will retain the present data independent of the CP input.


		• • • •	
	INPU	rs	OUTPUT
Ē	СР	Dn	Qn
H L L	hhh	X H L	No change H L

TRUTH TABLE

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

LOGIC DIAGRAM



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	54/	74LS	UNITS	CONDITIONS
		Min	Max		
lcc	Power Supply Current	·	22	mA	V _{CC} = Max, D _n = Ē = Gnd CP =

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

		54/	74LS		
SYMBOL	PARAMETER	C _L =	15 pF	UNITS	CONDITIONS
		Min	Мах	1	
f _{max}	Maximum Clock Frequency	30		MHz	Figs. 3-1, 3-8
tPLH tPHL	Propagation Delay CP to Q _n		27 27	ns	Figs. 3-1, 3-8

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, T_A = +25^{\circ}\text{C}$

SYMBOL	PARAMETER	54/	74LS	UNITS	CONDITIONS
STMBOL	FARAMETER	Min	Max		CONDITIONS
ts (H)	Setup Time HIGH, Dn to CP	20		ns	Fig. 3-6
t _h (H)	Hold Time HIGH, Dn to CP	5.0		ns	Fig. 3-6
ts (L)	Setup Time LOW, Dn to CP	20		ns	Fig. 3-6
t _h (L)	Hold Time LOW, Dn to CP	5.0		ns	Fig. 3-6
t _s (H)	Setup Time HIGH, Ē to CP	30		ns	Fig. 3-6
t _h (H)	Hold Time HIGH, E to CP	5.0		ns	Fig. 3-6
t _s (L)	Setup Time LOW, E to CP	30		ns	Fig. 3-6
t _h (L)	Hold Time LOW, E to CP	5.0		ns	Fig. 3-6
t _w (H)	CP Pulse Width HIGH	20		ns	Fig. 3-8



FUNCTIONAL DESCRIPTION - The '379 consists of four edge-triggered D-type flip-flops with individual D inputs and Q and Q outputs. The Clock (CP) and Enable (E) inputs are common to all flip-flops. When the E input is HIGH, the register will retain the present data independent of the CP input. The D_n and \overline{E} inputs can change when the clock is in either state, provided that the recommended setup and hold times are observed.


TRUTH TABLE

	INPU	тs	ουτι	PUTS
Ē	СР	Dn	Qn	Qn
H L L	L L	X H L	No Change H L	No Change L H

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

LOGIC DIAGRAM



SYMBOL	PARAMETER	54/7	4LS		CONDITIONS
01mb0L		Min	Max		
lcc	Power Supply Current		18	mA	V _{CC} = Max
AC CHAR	ACTERISTICS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} =$	I	Section 3 fo	r waveforms a	and load configuration
SYMBOL	PARAMETER	C _L = 15 pF		UNITS	CONDITIONS
		Min	Max	1	
f _{max}	Maximum Clock Frequency	30		MHz	Figs. 3-1, 3-8
tPLH tPHL	Propagation Delay CP to Q _n		27 27	ns	
AC OPERA	TING REQUIREMENTS: V _{CC} = +5	T T	25°C		CONDITIONS
STMBOL		Min	Max		CONDITIONS
ts (H)	Setup Time HIGH or LOW Dn to CP	20 20	1	ns	
ts (L)	Dir to of				

5.0

5.0

25

25

5.0

5.0

17

ns

ns

ns

ns

Fig. 3-6

Fig. 3-8

t_h (H)

t_h (L)

ts (H)

ts (L)

th (H)

t_h (L)

t_w (L)

Hold Time HIGH or LOW

Setup Time HIGH or LOW


Hold Time HIGH or LOW


CP Pulse Width LOW

D_n to CP

Ē to CP

E to CP





FUNCTION TABLE

		INP	UTS			INTERNAL	OUTPUT	FUNCTION
MR	СР	к	М	Xi	γ	Y _{a-1}	S	
-		L	L					Most Significant Multiplier Device
-		cs	н					Devices Cascaded in Multiplier String
L				OP		L	L	Load New Multiplicand and Clear Internal Sum and Carry Registers
н								Device Enabled
н	Ļ				L	L	AR	Shift Sum Register
н	∽				L	Н	AR	Add Multiplicand to Sum Register and Shift
н	╌				н	L	AR	Subtract Multiplicand from Sum Register and Shift
н	Г				н	н	AR	Shift Sum Register

_ LOW-to-HIGH transition


CS = Connected to S output of high order deviceOP = X_i latches open for new data (i = 0, 7)


AR = Output as required per Booth's algorithm

FUNCTIONAL DESCRIPTION — Referring to the logic diagram, the multiplicand $(X_0 - X_7)$ latches are enabled to receive new data when MR is LOW. Data that meet the setup time requirements is latched and stored when MR goes HIGH. The LOW signal on MR also clears the Y_{a-1} flip-flop as well as the carry-save flip-flops and the partial product register in the arithmetic section. *Figure a* is a conceptual logic diagram of a typical cell in the arithmetic section, except for the first (X₇) cell, in which K is the B_i input and M is incorporated into the carry logic. The cells use the carry-save technique to avoid the complexity and delays inherent in look-ahead carry schemes for longer words.

Figure b is a timing diagram for an 8 x 8 multiplication process. New multiplicand data enters the X latches during bit time T₀. It is assumed that MR goes LOW shortly after the CP rising edge that marks the beginning of T₀ and goes HIGH again shortly after the beginning of T₁. The LSB (Y₀) of the multiplier is applied to the Y input during T₁ and combines with X₀ in the least significant cell to form the appropriate D input (X₀ Y₀) to the sum flip-flop. This is clocked into the sum flip-flop by the CP rising edge at the beginning of T₂ and this LSB (S₀) of the product is available shortly thereafter at the S output of the package. The next-least bit Y₁ of the multiplier is also applied during T₂. The detailed logic design of the cell is such that during T₂ the D input to the sum flip-flop of the least significant cell contains not only X₀Y₁ but also, thanks to storage in its carry flip-flop and in the sum flip-flop of the next-least cell, the X₁Y₀ product. Thus the term (X₁Y₀ + X₀Y₁) is formed at the D input of the least significant sum flip-flop during T₂ and this next-least term S₁ of the product is available at the S output shortly after the CP rising edge at the beginning of T₃. Due to storage in the two preceding cells and in its own carry flip-flop, the D input to the least significant sum flip-flop during T₃ will contain the products X₂Y₀ and X₁Y₁ as well as X₀Y₂. During each succeeding bit time the S output contains information formed one stage further upstream. For example, the S output during T₉ contains X₇Y₀, which was actually formed during T₁.

The MSB Y₇ (the sign bit Y_S) of the multiplier is first applied to the Y input during T₈ and must also be applied during bit times T₉ through T₁₆. This extension of the sign bit is a necessary adjunct to the implementation of Booth's algorithm and is a built-in feature of the '322 Shift Register. *Figure c* shows the method of using two '384s to perform a 12 x n bit multiplication. Notice that the sign of X is effectively extended by connecting X₁₁ to X₄ — X₇ of the most significant package. Whereas the 8 x 8 multiplication required 18 clock periods (m + n to form the product terms plus T₀ to clear the multiplier plus T₁₇ to recognize and store S₁₅), the arrangement of *Figure c* requires 12 + n bits to form the product terms plus the bit times to clear the multiplier and to recognize and store S_n + 11.










Fig. c A 12-Bit by N-Bit Two's Complement Multiplier

4-403

SYMBOL	PARAMETER	54/	74LS		CONDITIONS
		Min	Max		Constitutione
los	Output Short Circuit Current	-20	-100	mA	V _{CC} = Max
lcc	Power Supply Current		155	mA	V _{CC} = Max
	ACTERISTICS: $V_{CC} = +5.0$ V, $T_A =$	1	74LS	Τ	
SYMBOL	PARAMETER	54/		UNITS	CONDITIONS
	a para ang ang ang ang ang ang ang ang ang an	54/	74LS		
	a para ang ang ang ang ang ang ang ang ang an	54 / C _L =	7 4LS 15 pF		
SYMBOL	PARAMETER	54/ CL = Min	7 4LS 15 pF	UNITS	


AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER	54/	74LS	UNITS	CONDITIONS
		Min	Max		
t _s (H) t _s (L)	Setup Time HIGH or LOW K to CP	18 18		ns	
t _s (H) t _s (L)	Setup Time HIGH or LOW Y to CP	32 32		ns	Fig. 3-6
t _h (H) t _h (L)	Hold Time HIGH or LOW K or Y to CP	0 0		ns	
t _s (H) t _s (L)	Setup Time HIGH or LOW Xi to MR	13 13	-	ns	Fig. 3-13
t _h (H) t _h (L)	Hold Time HIGH or LOW X_i to \overline{MR}	0 0		ns	
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	15 15		ns	Fig. 3-8
t _w (L)	MR Pulse Width LOW	20		ns	Fig. 3-16
t _{rec}	Recovery Time MR to CP	18		ns	

54LS/74LS390 DUAL DECADE COUNTER

DESCRIPTION — The '390 contains a pair of high speed 4-stage ripple counters. Each half of the '390 is partitioned into a divide-by-two section and a divide-by-five section, with a separate clock input for each section. The two sections can be connected to count in the 8421 BCD code or they can count in a bi-quinary sequence to provide a square wave (50% duty cycle) at the final output.


Each half of the '390 contains a \div 5 section that is independent except for the common MR function. The \div 5 section operates in 421 binary sequence, as shown in the \div 5 Truth Table, with the third stage output exhibiting a 20% duty cycle when the input frequency is constant. To obtain a \div 10 function having a 50% duty cycle output, connect the input signal to CP₁ and connect the Q₃ output to the CP₀ input; the Q₀ output provides the desired 50% duty cycle output. If the input frequency is connected to CP₀ and the Q₀ output is connected to CP₁, a decade divider operating in the 8421 BCD code is obtained, as shown in the BCD Truth Table. Since the flip-flops change state asynchronously, logic signals derived from combinations of '390 outputs LOW and prevents counting.




INPUT LOADING/FAN-OUT: See Section 3 for U.L definitions

PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW
CP0 CP1	÷2 Section Clock Input (Active Falling Edge)	1.0/1.5
CP1	÷5 Section Clock Input (Active Falling Edge)	2.0/2.0
MR	Asynchronous Master Reset Input (Active HIGH)	0.5/0.25
$Q_0 - Q_3$	Flip-flop Outputs*	10/5.0
		(2.5)

*The Q₀ Output is guaranteed to drive the full rated fan-out plus the \overline{CP}_1 input.





16 V_{CC}

14 MR

CONNECTION DIAGRAM PINOUT A

CP₀ 1

MR 2

Q0 3

LOGIC DIAGRAM (one half shown) CP1 CP0 CP CP СР СР к J κ J κ J к J \mathbf{c}_{D} CD CD CD o Q Q Q Q MR $\dot{\mathbf{q}}_0$ ġ1 **Q**2 $\dot{\mathbf{Q}}_3$

BCD TRUTH TABLE (Input on \overline{CP}_0 ; Q_0 to \overline{CP}_1)

COUNT	OUTPUTS					
	Q3	Q2	Q1	Q ₀		
0	L	L	L	L		
1	L	L	L	н		
2 3	L	L	н	L		
	L	L	н	н		
4	L	н	L	L		
5	L	н	L	н		
6	L	Н	н	L		
7	L	н	н	н		
8	н	L	L	L		
9	н	L	L	н		


÷5 TRUTH TABLE (Input on CP1)

COUNT	OUTPUTS					
	Q3	Q2	Q ₁			
0	L	L	L			
1	L	L	н			
2	L	н	L			
3	L	н	н			
4	н	L	L			

H = HIGH Voltage Level L = LOW Voltage Level

H = HIGH Voltage Level L = LOW Voltage Level


STATE DIAGRAM



SYMBOL	PARAMETER	54/74LS			CONDITIONS	
		Min	Max		Constitution	
lн	Input HIGH Current, CP0, CP1		0.1	mA	$V_{CC} = Max, V_{IN} = 5.5$	
lcc	Power Supply Current '390 '393		30	mA	V _{CC} = Max	
AC CHAR	ACTERISTICS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = +$			r waveforms a	and load configurations)	
			74LS	4		
SYMBOL	PARAMETER	C _L = 15 pF			CONDITIONS	
		Min	Мах			
f _{max}	Maximum Count Frequency CP ₀ ('390) or CP ('393)	40		MHz	Figs. 3-1, 3-9	
f _{max}	CP1 Maximum Count Frequency	20		MHz	Figs. 3-1, 3-9	
tpLH tpHL	Propagation Delay CP ₀ ('390) or CP ('393) to Q ₀		15 15	ns	Figs. 3-1, 3-9	
tPLH tPHL	Propagation Delay CP1 ('390) to Q1		21 21	ns		
tРLH tPHL	Propagation Delay CP1 ('390) to Q2		30 30	ns	Figs. 3-1, 3-9	
tplh tphL	Propagation Delay CP1 ('390) to Q3		21 21	ns		
tpLH tpHL	Propagation Delay CP ('393) to Q1		30 30	ns	Figs. 3-1, 3-9	
tpLH tpHL	Propagation Delay CP ('393) to Q ₂		40 40	ns		
tpLH tpHL	Propagation Delay \overline{CP} ('393) to Q_3	9999 - 1999 - 1997 - 1997 - 1998 - 1998 - 1997 - 1998 - 1998 - 1998 - 1998 - 1998 - 1998 - 1998 - 1998 - 1998 -	54 54	ns	Figs. 3-1, 3-9	
	Propagation Delay		35	ns	Figs. 3-1, 3-17	

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ } T_A = +25^{\circ}\text{ C}$

SYMBOL	PARAMETER	54/7	74LS	UNITS	CONDITIONS
		Min	Max		
t _w (L)	CP or CP ₀ Pulse Width LOW	12		ns	Fig. 3-9
t _w (L)	CP1 Pulse Width LOW	25		ns	Fig. 3-9
t _w (H)	MR Pulse Width HIGH	20		ns	Fig. 3-17
t _{rec}	Recovery Time MR to CP	15		ns	Fig. 3-17



14 Vcc 13 CP


12 MR

11 Q0

10 Q1

9 Q2

8 Q3



ORDERING CODE: See Section 9

Ł


	PIN	COMMENCIAL GRADE		PKG
PKGS	ουτ	V _{CC} = +5.0 V ±5%, T _A = 0°C to +70°C	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	TYPE
Plastic DIP (P)	A	74LS393PC		9A
Ceramic DIP (D)	A	74LS393DC	54LS393DM	6A
Flatpak (F)	A	74LS393FC	54LS393FM	31

INPUT LOADING/FAN-OUT: See Section 3 for U.L definitions

PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW		
CP MR	Clock Pulse Input (Active Falling Edge) Asynchronous Master Reset Input (Active HIGH)	1.0/1.5 0.5/0.25		
$Q_0 - Q_3$	Flip-flop Outputs	10/5.0 (2.5)		

FUNCTIONAL DESCRIPTION — Each half of the '393 operates in the modulo-16 binary sequence, as indicated in the ÷16 Truth Table. The first flip-flop is triggered by HIGH-to-LOW transitions of the CP input signal. Each of the other flip-flops is triggered by a HIGH-to-LOW transition of the Q output of the preceding flip-flop. Thus state changes of the Q outputs do not occur simultaneously. This means that logic signals derived from combinations of these outputs will be subject to decoding spikes and, therefore, should not be used as clocks for other counters, registers or flip-flops. A HIGH signal on MR forces all outputs to the LOW state and prevents counting.

STATE DIAGRAM




TRUTH TABLE


COUNT		ουτ	PUT	S
	Q 3	Q2	Q1	Q ₀
0	L	L	L	L
1		L	L	н
2	L	L	Н	L
3	L	L	н	н
4	L	н	L	L
5	L	н	L	н
6		н	н	L
7	L	н	н	н
8	н	L	L	L
9	н	L	L	н
10	н	L	н	L
11	н	L	н	н
12	н	н	L	L
13	н	н	L	н
14	н	н	н	L
15	н	Н	н	Н

H = HIGH Voltage Level

L = LOW Voltage Level

LOGIC DIAGRAM (one half shown)





FUNCTIONAL DESCRIPTION — The '395 contains four D-type edge-triggered flip-flops and auxiliary gating to select a D input either from a Parallel (P_n) input or from the preceding stage. When the Select input is HIGH, the P_n inputs are enabled. A LOW signal on the S input enables the serial inputs for shift-right operations, as indicated in the Truth Table.

State changes are initiated by HIGH-to-LOW transitions on the Clock Pulse (\overline{CP}) input. Signals on the P_n, D_S and S inputs can change when the Clock is in either state, provided that the recommended setup and hold times are ovserved. When the S input is LOW, a \overline{CP} HIGH-LOW transition transfers data in Q₀ to Q₁, Q₁ to Q₂, and Q₂ to Q₃. A left-shift is accomplished by connecting the outputs back to the P_n inputs, but offset one place to the left, i.e., O₃ to P₂, O₂ to P₁, and O₁ to P₀, with P₃ acting as the linking input from another package.

When the \overline{OE} input is HIGH, the output buffers are disabled and the $O_0 - O_3$ outputs are in a high impedance condition. The shifting, parallel loading or resetting operations can still be accomplished, however.

OPERATING MODE		INPUTS @ t _n				OUTPUTS @ tn+1			
		СР	s	Ds	Pn	O0	O1	O2	O3
Asynchronous Reset	L	х	X	нх	x	L	L	L	L
Shift, SET First Stage	H	l	L		x	H	O _{0n}	O1n	O2n
Shift, RESET First Stage	н	l	L	L	X	L	O _{0n}	O1n	O _{2n}
Parallel Load	Н	l	H	X	Pn	Po	P1	P2	P3


MODE SELECT TABLE

 t_n , $t_n + 1 = Time$ before and after CP HIGH-to-LOW transition

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial



LOGIC DIAGRAM


SYMBOL	PARAMETER		54/	74LS	UNITS	CONDITIONS	
			Min	Max			
los Output Short Circuit Curre		cuit Current	ent -20	-100	mA	V _{CC} = Max	
lcc	Power Supply Current	Output OFF Outputs ON		29 25	mA	$V_{CC} = Max; P_n = Gnd$ $\overrightarrow{CP} = \square$ $\overrightarrow{OE}, D_S, S = 4.5 V$ $V_{CC} = Max; D_S, S = 4.5$ $\overrightarrow{OE}, \overrightarrow{CP}, P_n = Gnd$	

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ}C$ (See Section 3 for waveforms and load configurations)

		54/74LS			
SYMBOL	PARAMETER	C _L =	15 pF	UNITS	CONDITIONS
		Min	Max	1	
f _{max}	Maximum Shift Frequency	30		MHz	Figs. 3-1, 3-9
трін tpin	Propagation Delay CP to On		35 25	ns	Figs. 3-1, 3-9
tрнL	Propagation Delay MR to On		35	ns	Figs. 3-1, 3-17
tpzh tpzL	Output Enable Time		20 20	ns	Figs. 3-3, 3-11, 3-12 R _L = 2 kΩ
tрнz tplz	Output Disable Time		17 23	ns	Figs. 3-3, 3-11, 3-12 R _L = 2 kΩ C _L = 5 pF

AC OPERATING REQUIREMENTS: V_{CC} = +5.0 V, T_{A} = +25°C

SYMBOL	PARAMETER	54/	74LS	UNITS	CONDITIONS
		Min	Max		CONDITIONO
t _s (H) t _s (L)	Setup Time HIGH or LOW S, Ds or P_n to \overline{CP}	20 20		ns	Fig. 3-7
t _h (H) t _h (L)	Hold Time HIGH or LOW S, Ds or P_n to \overline{CP}	5.0 5.0		ns	Fig. 3-7
t _w (L)	CP Pulse Width LOW	18		ns	Fig. 3-9
t _w (L)	MR Pulse Width LOW	20		ns	Fig. 3-17





INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW
A ₀ — A ₃	BCD Inputs	0.5/0.25
RBI	Ripple Blanking Input (Active LOW)	0.5/0.25
$\begin{array}{c} A_0 - A_3 \\ \hline RBI \\ \hline LT \end{array}$	Lamp Test Input (Active LOW)	0.5/0.25
BI/RBO	Blanking Input (Active LOW) or	-/0.75
	Ripple Blanking Output (Active LOW)	1.25/2.0
		(1.0)
$\overline{a} - \overline{g}$	Segment Outputs (Active LOW)	OC*/15
-		(7.5)

*OC-Open Collector

4-413





AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

		54/	'74LS		
SYMBOL	PARAMETER	PARAMETER CL = 15 pF UNITS COM	CONDITIONS		
		Min	Max	1	
f _{max}	Maximum Count Frequency	40		MHz	Figs. 3-1, 3-9
tpLH tpHL	$\frac{Propagation}{CP} to Q_0$		15 15	ns	Figs. 3-1, 3-9
tPLH tPHL	Propagation Delay CP to Q ₁ or Q ₃		30 30	ns	Figs. 3-1, 3-9
tPLH tPHL	Propagation Delay CP to Q ₂		45 45	ns	Figs. 3-1, 3-9
tpLH tpHL	Propagation Delay MS to Q _n		35 35	ns	Figs. 3-1, 3-17
tрнL	Propagation Delay MR to Q _n		39	ns	Figs. 3-1, 3-17

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, T_A = +25^{\circ}C$

PARAMETER	54/	74LS	UNITS	CONDITIONS
	Min	Max		
CP Pulse Width HIGH	20		ns	Fig. 3-9
MR, MS Pulse Width HIGH	20		ns	Fig. 3-17
Recovery Time, MR or MS to CP	15		ns	Fig. 3-17
	MR, MS Pulse Width HIGH	PARAMETER Min CP Pulse Width HIGH 20 MR, MS Pulse Width HIGH 20	Min Max CP Pulse Width HIGH 20 MR, MS Pulse Width HIGH 20	PARAMETER UNITS Min Max CP Pulse Width HIGH 20 ns MR, MS Pulse Width HIGH 20 ns

54LS/74LS502

8-BIT SUCCESSIVE APPROXIMATION REGISTER


DESCRIPTION — The 'LS502 is an 8-bit register with the interstage logic necessary to perform serial-to-parallel conversion and provide an active LOW Conversion Complete (\overline{CC}) signal coincident with storage of the eighth bit. An active LOW Start (\overline{S}) input performs synchronous initialization which forces Q₇ LOW and all other outputs HIGH. Subsequent clocks shift this Q₇ LOW signal downstream which simultaneously backfills the register such that the first serial data (D input) bit is stored in Q₇, the second bit in Q₆, the third in Q₅, etc. The serial input data is also synchronized by an auxiliary flip-flop and brought out on Q_D.

Designed primarily for use in the successive approximation technique for analog-to-digital conversion, the 'LS502 can also be used as a serial-to-parallel converter ring counter and as the storage and control element in recursive digital routines.


- LOW POWER SCHOTTKY VERSION OF 2502
- STORAGE AND CONTROL FOR SUCCESSIVE APPROXIMATION A TO D CONVERSION
- PERFORMS SERIAL-TO-PARALLEL CONVERSION

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	OUT	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to} +125^{\circ} \text{ C}$	TYPE
Plastic DIP (P)	A	74LS502PC		9B
Ceramic DIP (D)	A	74LS502DC	54LS502DM	6B
Flatpak (F)	А	74LS502FC	54LS502FM	4L


ORDERING CODE: See Section 9







PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW
D	Serial Data Input	0.5/0.25
D S	Start Input (Active LOW)	0.5/0.25
CP	Clock Pulse Input (Active Rising Edge)	0.5/0.25
QD	Synchronized Serial Data Output	10/5.0
		(2.5)
<u>cc</u>	Conversion Complete Output (Active LOW)	10/5.0
		(2.5)
Q0 — Q7	Parallel Register Outputs	10/5.0
		(2.5)
$\overline{\mathbf{Q}}_7$	Complement of Q7 Output	10/5.0
		(2.5)




Note: Cell logic is repeated for register stages Q_5 to Q_1 .

FUNCTIONAL DESCRIPTION — The register stages are composed of transparent RS latches arranged in master/slave pairs. The master and slave latches are enabled separately by non-overlapping complementary signals ϕ_1 and ϕ_2 derived internally from the CP input. Master latches are enabled when CP is LOW and slave latches are enabled when CP is HIGH. Information is transferred from master to slave, and thus to the outputs, by the LOW-to-HIGH transition of CP.

Initializing the register requires a LOW signal on \overline{S} while exercising CP. With \overline{S} and CP LOW, all master latches are SET (Q side HIGH). A LOW-to-HIGH CP transition, with \overline{S} remaining LOW, then forces the slave latches to the condition wherein Q₇ is LOW and all other register outputs, including \overline{CC} , are HIGH. This condition will prevail as long as \overline{S} remains LOW, regardless of subsequent CP rising edge. To start the conversion process, \overline{S} must return to the HIGH state. On the next CP rising edge, the information stored in the serial data input latch is transferred to Q_D and Q₇, while Q₆ is forced to the LOW state. On the rising edge of the next seven clocks, this LOW signal is shifted downstream, one bit at a time, while the serial data enters the register position one bit behind this LOW signal, as shown in the Truth Table. Note that after a serial data bit appears at a particular output, that register position undergoes no further changes. After the shifted LOW signal reaches \overline{CC} , the register is locked up and no further changes can occur until the register is initialized for the next conversion process.

Figure a shows a simplified hook-up of a 'LS502, a D/A converter and a comparator arranged to convert an analog input voltage into an 8-bit binary number by the successive approximation technique. *Figure* b is an idealized graph showing the various values that the D/A converter output voltage can assume in the course of the conversion. The vertical axis is calibrated in fractions of the full-scale output capability of the D/A converter and the horizontal axis represents the successive states of the Truth Table. At time t₁, Q₇ is LOW and Q₆ — Q₀ are HIGH, causing the D/A output to be one-half of full scale. If the analog input voltage is greater than this voltage the comparator output (hence the D input of the 'LS502) will be LOW, and at times t₂ the D/A output will rise to three-fourths of full scale because Q₇ will remain LOW and contribute 50% while Q₆ is forced LOW and contributes another 25%. On the other hand, if the analog input voltage is less than one-half of full scale, the comparator output will be HIGH and Q₇ will go HIGH at t₂. Q₆ will still be forced LOW at t₂, and the D/A output will decrease to 25% of full scale. Thus with each successive clock, the D/A output will change by smaller increments. When the conversion is completed at t₉, the binary number represented by the register outputs will be the numerator of the fraction n/256, representing the analog input voltage as a fraction of the fullscale output D/A converter.



TRUTH TABLE

Time	INF	PUTS					OUT	PUT	s				
tn	D	s	QD	Q7	Q ₆	Q 5	Q4	Q3	Q2	Q1	Q ₀	cc	
0 1 2	X D7 D6	L H H	X X D7	X L D7	X H L	х н н	х Н Н	х Н Н	х Н Н	х Н Н	х Н Н	X H H	
3 4 5 6	D6 D4 D3 D2	ннн	D6 D5 D4 D3	D7 D7 D7 D7	D6 D6 D6 D6	L D5 D5 D5	H L D₄ D₄	H H L D3	H H H L	H H H H	нннн	H H H H	
7 8 9 10	D1 D0 X X	H H H H	D2 D1 D0 X	D7 D7 D7 D7	D6 D6 D6 D6	D5 D5 D5 D5	D4 D4 D4 D4	D3 D3 D3 D3 D3	D2 D2 D2 D2 D2	L D1 D1 D1	H L D ₀ D ₀	H H L L	H = HIGH Voltage Leve L = LOW Voltage Level X = Immaterial

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	54/	74LS	UNITS C	CONDITIONS
		Min	Max		
lcc	Power Supply Current		65	mA	V _{CC} = Max

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{C}$ (See Section 3 for U.L. waveforms and load configurations)


		54/	'74LS		
SYMBOL	PARAMETER	CL =	15 pF		CONDITIONS
		Min	Max	1	
f _{max}	Maximum Clock Frequency	15		MHz	
tplh tphl	Propagation Delay CP to Q _n or CC		38 28	ns	Figs. 3-1, 3-8

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER	54/	'74LS		CONDITIONS
		Min	Max		
t _s (H) t _s (L)	Setup Time HIGH or LOW S to CP	16 16		ns	Fig. 3-6
t _h (H) t _h (L)	Hold Time HIGH or LOW S to CP	0 0		ns	
t _s (H) t _s (L)	Setup Time HIGH or LOW D to CP	8.0 8.0		ns	Fig. 3-6
t _h (H) t _h (L)	Hold Time HIGH or LOW D to CP	10 10		ns	
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	20 46		ns	Fig. 3-8




PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW
D	Serial Data Input	0.5/0.25
Ŝ	Start Input (Active LOW)	0.5/0.25
СР	Clock Pulse Input (Active Rising Edge)	0.5/0.25
CP Ē	Conversion Enable Input (Active LOW)	10/5.0
		(2.5)
20	Conversion Complete Output (Active LOW)	10/5.0
		(2.5)
$Q_0 - Q_7$	Parallel Register Outputs	10/5.0
		(2.5)
5 7	Complement of Q7 Output	10/5.0
		(2.5)



Note: Cell logic is repeated for register stages Q5 to Q1.

4-421


503



SYMBOL	PARAMETER	UL =	CL = 15 pF		CONDITIONS	
		Min	Max		·	
f _{max}	Maximum Clock Frequency	15		MHz		
tplH tpHL	Propagation <u>Delay</u> CP to Q _n or CC		38 28	ns	Figs. 3-1, 3-8	
tplh tphl	Propagation Delay E to Q7		19 24	ns	Figs. 3-1, 3-5 CP = 4.5 V, S = Gnd	

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER	54/74LS			CONDITIONS	
STINDOL		Min Max			CONDITIONS	
t _s (H) t _s (L)	Setup Time HIGH or LOW S to CP	16 16		ns	Fig. 3-6	
t _h (H) t _h (L)	Hold Time HIGH or LOW S to CP	0 0	, ,	ns	119.00	
t _s (H) t _s (L)	Setup Time HIGH or LOW D to CP	8.0 8.0		ns	Fig. 3-6	
t _h (H) t _h (L)	Hold Time HIGH or LOW D to CP	10 10		ns	11g. 0 0	
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	20 46		ns	Fig. 3-8	



4-423

504

PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW
D	Serial Data Input	0.5/0.25
D S	Start Input (Active LOW)	0.5/0.25
CP	Clock Pulse Input (Active Rising Edge)	0.5/0.25
CP Ē	Conversion Enable Input (Active LOW)	0.5/0.25
Q _D	Synchronized Serial Data Output	10/5.0
_		(2.5)
CC	Conversion Complete Output (Active LOW)	10/5.0
		(2.5)
Q0 — Q11	Parallel Register Outputs	10/5.0
		(2.5)
Q ₁₁	Complement of Q ₁₁ Output	10/5.0
4	· ·	(2.5)

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	54/	74LS	UNITS	CONDITIONS	
		Min	Max]		
lcc	Power Supply Current		90	mÁ	V _{CC} = Max	

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

		54/	54/74LS				
SYMBOL	PARAMETER	C _L = 15 pF		C _L = 15 pF		UNITS	CONDITIONS
	х	Min	Max				
f _{max}	Maximum Clock Frequency	15		MHz			
tplh tphl	Propagation Delay CP to Q _n or CC		38 28	ns	Figs. 3-1, 3-8		
tplh tphl	Propagation Delay Ē to Q7		19 24	ns	Figs. 3-1, 3-5 CP = 4.5, S = Gnd		

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ } T_A = +25^{\circ}\text{ C}$

SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS	
OTTIDOL		Min Max			CONDITIONS	
t _s (H) t _s (L)	Setup Time HIGH or LOW S to CP	16 16		ns	Fig. 3-6	
t _h (H) t _h (L)	Hold Time HIGH or LOW S to CP	0 0		ns		
t _s (H) t _s (L)	Setup Time HIGH or LOW D to CP	8.0 8.0		ns	Fig. 3-6	
t _h (H) t _h (L)	Hold Time HIGH or LOW D to CP	10 10		ns	1.9.00	
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	20 46		ns	Fig. 3-8	






GND = Pin 10

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS	Ουτ	$V_{CC} = +5.0 \text{ V}, \pm 5\%,$ $T_A = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to} +125^{\circ} \text{ C}$	TYPE	
Plastic DIP (P)	А	74LS533PC		9Z	
Ceramic DIP (D)	A	74LS533DC	54LS533DM	4E	
Flatpak (F)	А	74LS533FC	54LS533FM	4F	

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW	
 D ₀ — D ₇	Data Inputs	0.5/0.25	
LE	Latch Enable Input (Active HIGH)	0.5/0.25	
ŌĒ	Output Enable Input (Active LOW)	0.5/0.25	
$\begin{array}{c} D_0 \longrightarrow D_7 \\ \underline{LE} \\ \overline{OE} \\ \overline{O_0} \longrightarrow \overline{O_7} \end{array}$	Complementary 3-State Outputs	65/15	
		(25)/(7.5)	



					PINOUT A
and 'LS24 sides of th makes the	TION — 1, respende packa se devid	ctively, except that the inp age (see Connection Diag	S541 INE DRIVER utputs) similar in function to the 'L uts and outputs are on opp rams). This pinout arrange utput ports for microproces	oosite ement	2 2 2 2 2 2 2 2 2 2 2 2 2 2
 PNP IN 3-STAT INPUTS EASIER FULLY 	PUTS R E OUTF S AND C INTER TTL AN	FACE TO MICROPROCES D CMOS COMPATIBLE	E OF PACKAGE, ALLOWI	NG	PINOUT B
 PNP IN 3-STAT INPUTS EASIER FULLY 	PUTS R E OUTF S AND C INTER TTL AN G CODI	EDUCE LOADING PUTS DRIVE BUS LINES DUTPUTS OPPOSITE SID FACE TO MICROPROCES	E OF PACKAGE, ALLOWI SSORS	1	PINOUT B
 PNP IN 3-STAT INPUTS EASIER FULLY 	PUTS R E OUTF S AND C INTER TTL AN	EDUCE LOADING PUTS DRIVE BUS LINES DUTPUTS OPPOSITE SID FACE TO MICROPROCES D CMOS COMPATIBLE E: See Section 9	E OF PACKAGE, ALLOWI SSORS	NG PKG TYPE	
PNP IN 3-STAT INPUTS EASIER FULLY ORDERIN PKGS	PUTS R E OUTF S AND C INTER TTL AN G CODI	EDUCE LOADING PUTS DRIVE BUS LINES DUTPUTS OPPOSITE SID FACE TO MICROPROCES D CMOS COMPATIBLE E: See Section 9 COMMERCIAL GRADE $V_{CC} = +5.0 V \pm 5\%$,	E OF PACKAGE, ALLOWI SSORS MILITARY GRADE V _{CC} = +5.0 V ±10%,	PKG TYPE	
PNP IN 3-STAT INPUTS EASIER FULLY ORDERIN PKGS Plastic	PUTS R E OUTF S AND C INTER TTL AN G CODI PIN OUT A	EDUCE LOADING PUTS DRIVE BUS LINES DUTPUTS OPPOSITE SID FACE TO MICROPROCES D CMOS COMPATIBLE E: See Section 9 COMMERCIAL GRADE $V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C to +70^{\circ}C$	E OF PACKAGE, ALLOWI SSORS MILITARY GRADE V _{CC} = +5.0 V ±10%,	PKG	
PNP IN 3-STAT INPUTS EASIER FULLY ORDERIN PKGS Plastic DIP (P) Ceramic	PUTS R E OUTF S AND C INTER TTL AN G CODI PIN OUT A	EDUCE LOADING PUTS DRIVE BUS LINES DUTPUTS OPPOSITE SID FACE TO MICROPROCES D CMOS COMPATIBLE E: See Section 9 COMMERCIAL GRADE $V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C to +70^{\circ}C$ 74LS540PC	E OF PACKAGE, ALLOWI SSORS MILITARY GRADE V _{CC} = +5.0 V ±10%,	PKG TYPE 9Z	
PNP IN 3-STAT INPUTS EASIER FULLY ORDERIN PKGS Plastic DIP (P) Ceramic	PUTS R E OUTF S AND C INTER TTL AN G CODI PIN OUT A B	EDUCE LOADING PUTS DRIVE BUS LINES DUTPUTS OPPOSITE SID FACE TO MICROPROCES D CMOS COMPATIBLE E: See Section 9 COMMERCIAL GRADE $V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C to +70^{\circ}C$ 74LS540PC 74LS541PC	E OF PACKAGE, ALLOW SSORS MILITARY GRADE $V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$	PKG TYPE	
 PNP IN 3-STAT INPUTS EASIER FULLY ORDERIN PKGS Plastic DIP (P) 	PUTS R E OUTF S AND C INTER TTL AN G CODI PIN OUT A B A	EDUCE LOADING PUTS DRIVE BUS LINES DUTPUTS OPPOSITE SID FACE TO MICROPROCES D CMOS COMPATIBLE E: See Section 9 COMMERCIAL GRADE $V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ 74LS540PC 74LS541PC 74LS540DC	E OF PACKAGE, ALLOW SSORS MILITARY GRADE $V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ} C to +125^{\circ} C$ 54LS540DM	PKG TYPE 9Z 4E	
PNP IN 3-STAT INPUTS EASIER FULLY ORDERIN PKGS Plastic DIP (P) Ceramic DIP (D)	PUTS R E OUTF S AND C INTER TTL AN G CODI PIN OUT A B B A B A	EDUCE LOADING PUTS DRIVE BUS LINES DUTPUTS OPPOSITE SID FACE TO MICROPROCES D CMOS COMPATIBLE E: See Section 9 COMMERCIAL GRADE $V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ 74LS540PC 74LS541PC 74LS541DC 74LS540FC	E OF PACKAGE, ALLOW SSORS MILITARY GRADE $V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ} C to +125^{\circ} C$ 54LS540DM 54LS541DM 54LS540FM	PKG TYPE 9Z	
 PNP IN 3-STAT INPUTS EASIER FULLY ORDERING PKGS Plastic DIP (P) Ceramic DIP (D) Flatpak (F) 	PUTS R E OUTF S AND C INTER TTL AN G CODI PIN OUT A B B A B B B B	EDUCE LOADING PUTS DRIVE BUS LINES DUTPUTS OPPOSITE SID FACE TO MICROPROCES D CMOS COMPATIBLE E: See Section 9 COMMERCIAL GRADE $V_{CC} = +5.0 V \pm 5\%$, $T_A = 0^{\circ}C to +70^{\circ}C$ 74LS540PC 74LS541PC 74LS541DC 74LS541FC 74LS541FC 74LS541FC 74LS541FC	E OF PACKAGE, ALLOW SSORS $MILITARY GRADE$ $V_{CC} = +5.0 V \pm 10\%,$ $T_{A} = -55^{\circ} C to + 125^{\circ} C$ $54LS540DM$ $54LS541DM$ $54LS541FM$	PKG TYPE 9Z 4E	
PNP IN 3-STAT INPUTS EASIER FULLY ORDERIN PKGS Plastic DIP (P) Ceramic DIP (D) Flatpak (F)	PUTS R E OUTF S AND C INTER TTL AN G CODI PIN OUT A B B A B B B B	EDUCE LOADING PUTS DRIVE BUS LINES DUTPUTS OPPOSITE SID FACE TO MICROPROCES D CMOS COMPATIBLE E: See Section 9 COMMERCIAL GRADE $V_{CC} = +5.0 V \pm 5\%$, $T_A = 0^{\circ}C to +70^{\circ}C$ 74LS540PC 74LS541PC 74LS541DC 74LS541PC 74LS541FC	E OF PACKAGE, ALLOW SSORS $MILITARY GRADE$ $V_{CC} = +5.0 V \pm 10\%,$ $T_{A} = -55^{\circ} C to + 125^{\circ} C$ $54LS540DM$ $54LS541DM$ $54LS541FM$	PKG TYPE 9Z 4E	

540 • 541

TRUTH TABLE	
-------------	--

11	NPU ⁻	rs	OUTPUTS		
E1	E2	D	LS540	LS541	
L	L	н	L	н	
н	X	Х	Z	z	
X	н	X	Z	z	
L	L	L	н	L	

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial


Z = High Impedance

DC AND AC CHARACTERISTICS: See Section 3*

SYMBOL	PARAMETER		54/7	74LS	UNITS	CONDITIONS
OTMBOL		*	Min	Max		
lcc	Power Supply Current	'LS540 'LS541		50 54	mA	$V_{CC} = Max, V_{IN} = 0 V$ $V_E = 4.5 V$
tр∟н tpнL	Propagation Delay Data to Output ('LS540)		14 18	ns	Figs. 3-1, 3-4, C _L = 50 pF	
tplh tphL	Propagation Delay Data to Output ('LS541)		18 18	ns	Figs. 3-1, 3-5, C _L = 50 pF	
tpzh tpzl	Output Enable Time			23 30	ns	Figs. 3-3, 3-11, 3-12 R _L = 667 Ω, C _L = 50 pF
tplz tphz	Output Disable Time			25 18	ns	Figs. 3-3, 3-11, 3-12 R _L = 667 Ω, C _L = 5 pF


*DC limits apply over operating temperature range; AC limits apply at $T_A = +25^{\circ}$ C and $V_{CC} = +5.0$ V.


563



 $D_0 - D_7$ Data Inputs0.5/0.25LELatch Enable Input (Active HIGH)0.5/0.25 \overline{OE} 3-State Output Enable Input (Active LOW)0.5/0.25 $\overline{O}_0 - \overline{O}_7$ 3-State Latch Outputs65/15(25)/(7.5)(25)/(7.5)

4-429







.....


4-431

573





4-433




4-434

WRITE FUNCTION TABLE

WRI.	TE INF	PUTS	D INPUTS TO			
WE	WA ₁	WA ₀	DINFUTSTO			
L	L	L	Word 0			
L	L	н	Word 1			
L	н	L	Word 2			
L	н	н	Word 3			
н	Х	Х	None (hold)			

READ FUNCTION TABLE

REA	d inf	PUTS	OUTPUTS FROM					
ŌĒ	RA ₁	RA ₀	OUTPUTS FROM					
L	L	L	Word 0					
L	L	н	Word 1					
L	н	L	Word 2					
L	н	н	Word 3					
н	Х	х	None (HIGH Z)					







Fig. a

SYMBOL	PARAMETER	54/	74LS		CONDITIONS	
OTINDOL		Min	Max		Combiniono	
los	Output Short Circuit Current	-20	-100	mA	V _{CC} = Max	
lcc	Power Supply Current	50		mA	$ \begin{array}{l} V_{CC} = Max; \\ WA_n, RA_n = Gnd; \\ D_n, \overline{WE} = 4.5 \ V \end{array} $	
AC CHAR	ACTERISTICS: V _{CC} = +5.0 V, T _A =	1	Section 3 for	r waveforms a	and load configurations	
SYMBOL	PARAMETER		15 pF		CONDITIONS	
		Min	Max	1		
tPLH tPHL	Propagation Delay RA ₀ or RA ₁ to O _n		35 35	ns	Figs. 3-1, 3-20	
tPLH tPHL	Propagation Delay WE to On		35 35	ns	Figs. 3-1, 3-9	
tPLH tPHL	Propagation Delay D _n to O _n		35 35	ns	Figs. 3-1, 3-5	
	Output Enable Time		30 35	ns	Figs. 3-3, 3-11, 3,12 R _L = 2 kΩ	
tPZH tPZL	OE to On		40		Figs. 3-3, 3-11, 3-12	

SYMBOL	PARAMETER	54/	74LS	UNITS	CONDITIONS	
UNIDOL		Min	Min Max		CONDITIONS	
ts	Setup Time HIGH or LOW D_n to Rising \overline{WE}	10		ns		
th	Hold Time HIGH or LOW D_n to Rising \overline{WE}	10	-	ns	Fig. a	
ts	Setup Time HIGH or LOW WAn to Falling WE	10		ns		
th	Hold Time HIGH or LOW WAn to Rising WE	5.0		ns		
t _w (L)	WE Pulse Width LOW	25		ns	Fig. a	

	PRODUCT INDEXES AND SELECTION GUIDES	1
N I	TTL CHARACTERISTICS	2
	LOADING, SPECIFICATIONS AND WAVEFORMS	3
	54/74 FAMILY DATA SHEETS	4
	9000 FAMILY DATA SHEETS	5
	9300 FAMILY DATA SHEETS	6
	9600 FAMILY DATA SHEETS	7
	OTHER DIGITAL PRODUCTS	8
	ORDERING INFORMATION AND PACKAGE OUTLINES	9
	FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS	10




5-3


PIN NAMES	DESCRIPTION	9000 (U.L.) HIGH/LOW	9001 (U.L.) HIGH/LOW	9020 (U.L.) HIGH/LOW	9022 (U.L.) HIGH/LOW
JK	JK Input	3.0/2.0	3.0/2.0	6.0/4.0	6.0/4.0
Jn, Kn, Jn, Rn	Data Inputs	1.5/1.0	1.5/1.0	1.5/1.0	1.5/1.0
	Clock Pulse Input	1.5/1.0	1.5/1.0	3.0/2.0	3.0/2.0
CP Ĉ _D Ŝ _D	Direct Clear Input	4.0/2.7	4.0/2.7	4.0/2.7	4.0/2.7
<u>S</u> d	Direct Set Input	4.0/2.7	4.0/2.7		4.0/2.7
Q, Q	Outputs	30/8.8	30/8.8	30/8.8	30/8.8
		(7.8)	(7.8)	(7.8)	(7.8)

LOGIC SYMBOLS

9000




 $V_{CC} = Pin 14$ GND = Pin 7





9022

9001






ASYNCHRONOUS OPERATION

INP	UTS	OUTPUTS						
Ŝ₀	Ē	Q	Q					
L L	L H	н Н	H					
н н	L H		H HRONOUS CONTROL					

H = HIGH Voltage Level L = LOW Voltage Level



Vcc = Pin 16 GND = Pin 8

SYNCHRONOUS OPERATION

BE	FORE	AFTER CLOCK				
OU.	TPUTS	IN	PUTS	OUTPUTS		
Q	ĪQ	J	к	Q	Q	
L	н	L* X		L	н	
Ľ	H	Н*	Х	н	L	
н	L	Х	L*	н	L	
н	L	х	H*	L	н	

 L^* = Input does not go HIGH at any time while the clock is LOW.

 H^* = Input is HIGH at some time while the clock is LOW. X = Immaterial **FUNCTIONAL DESCRIPTION** — The TTL 9000 series has four flip-flops to satisfy the storage requirements of a logic system. All are master/slave JK designs and have the same high speed and high noise immunity as the rest of the 9000 series. As with the gates, all inputs have diode clamps to reduce ringing caused by long lines and impedance mismatches.

The JK type flip-flop was chosen for all flip-flop elements in this family because of its inherent logic power. The input function required to produce a given sequence of states for a JK flip-flop will, in general, contain more "don't care" conditions than the corresponding function for an RS flip-flop. These additional "don't care" conditions will, in most cases, reduce the amount of gating elements required to implement the input function.

The master/slave design offers the advantage of a dc threshold on the clock input initiating the transition of the outputs, so that careful control of clock pulse rise and fall times is not required.

Data is accepted by the master while the clock is in the LOW state. Refer to the truth tables for definition of HIGH and LOW data. Transfer from the master to the slave occurs on the LOW-to-HIGH transition of the clock. When the clock is HIGH, the J and K inputs are inhibited.

A joint (JK) input is provided for all flip-flops in this family. The common input removes the necessity of gating the clock signal with an external gate in many applications. This not only reduces package count, but also reduces the possibility of clock skew problems, since with internal gating provided, all flip-flops may be driven from a common clock line. Several TTL drivers may be used in parallel to drive this common clock line if the load exceeds the fan-out capability of the 9009 buffer.

The asynchronous inputs provide ability to control the state of the flip-flop independent of static conditions of the clock and synchronous inputs. Both asynchronous set and clear are provided on all flip-flops except the 9020, which because of a logic trade-off has only clear inputs. The set or clear pin being LOW absolutely guarantees that one output will be HIGH, but if opposing data is present at the synchronous inputs and the flip-flop is clocked, the LOW output may momentarily spike HIGH synchronous with a positive transition of the clock. If the LOW output of the flip-flop is connected to other flip-flop inputs clocked from the same line, the spike will be masked by the clock. If the clock is suspended during the time when the asynchronous inputs are activated, no spike will occur. When the spikes can cause problems, a simple solution is to common the joint JK inputs with the synchronous set or reset signal.

Synchronous Operation — The truth table defines the next state of the flip-flop after a LOW-to-HIGH transition of the clock pulse. The next state is a function of the present state and the J and K inputs as shown in the table. The J and K inputs in the table refer to the basic flip-flop J and K inputs as indicated on the logic symbols. These internal inputs are for every flip-flop the result of a logic operation on the external J and K inputs. This operation is represented symbolically by AND gates in the logic symbol for each flip-flop. Logic symbols are in accordance with MIL Standard 806B.

The L* symbol in the J and K input column is defined as meaning that **input does not go HIGH at any time while the clock is LOW.**

The H* symbol in the J or K input column is defined as meaning that the input is HIGH at some time while the clock is LOW.

The X symbol indicates that the condition of that input has no effect on the next state of the flip-flop.

The H and L symbols refer to steady state HIGH and LOW voltage levels, respectively.

Unused Inputs — The 9001, 9020 and 9022 all have active level LOW synchronous inputs. When not in use they must be grounded. All other unused inputs, including asynchronous, should be tied HIGH for maximum operating speed.

SYMBOL	PARAMETER	0	°C	25	i°C	75	°C	UNITS	CONDITIONS	
••••••		Min	Мах	Min	Мах	Min	Max	•		
Ин	Input HIGH Voltage	1.9		1.8		1.6		v	Guaranteed Input HIGH Threshold	
ViL	Input LOW Voltage		0.85		0.85		0.85	v	Guaranteed Input LOW Threshold	
Vol	Output LOW Voltage		0.45		0.45		0.45	v	$V_{CC} = 4.75 V,$ $I_{OL} = 14.1 mA$ $V_{CC} = 5.25 V,$ $I_{OL} = 16 mA$	
	Input LOW Current All J, K Inputs CP Inputs 9000, 9001 JK Inputs 9000, 9001 CP Inputs 9020, 9022 JK inputs 9020, 9022 Sp, Cp (all Flip-flops)		-1.60 -3.20 -6.40 -4.32		-1.60 -3.20 -6.40 -4.32		-1.60 -3.20 -6.40 -4.32	mA	V _{CC} = 5.25 V V _{IN} = 0.45 V 5.25 V on Other Inputs	
h∟	Ob. OD (all Filp input) Input LOW Current All J, K Inputs CP Inputs 9000, 9001 JK Inputs 9000, 9001 CP Inputs 9020, 9022 JK Inputs 9020, 9022 JK Inputs 9020, 9022 JK Inputs 9020, 9022 JK Inputs 9020, 9022		-1.41 -2.82 -5.64 -3.78		-1.41 -2.82 -5.64 -3.78		-1.41 -2.82 -5.64 -3.78	mA	$\begin{array}{l} V_{CC}=4.75 \text{ V} \\ V_{IN}=0.45 \text{ V} \\ 5.25 \text{ V on} \\ Other Inputs \end{array}$	
lcc	Power Supply Current 9000 9001 9020, 9022 each Flip-flop		28 33 30		28 33 30		28 33 30	mA	S _D at Gnd S _D at Gnd C _{D1} , C _{D2} at Gi	

DC AND AC CHARACTERISTICS OVER MILITARY TEMPERATURE RANGE: $V_{CC} = +5.0 \text{ V} \pm 10\%$

SYMBOL	PARAMETER	-5	5°C	25	°C	125°C		UNITS	CONDITIONS
01111202		Min	Мах	Min	Max	Min	Max		CONDITIONO
Viн	Input HIGH Voltage	2.0		1.7		1.4		v	Guaranteed Input HIGH Threshold
VIL	Input LOW Voltage		0.8		0.9		0.8	v	Guaranteed Input LOW Threshold
Vol	Output LOW Voltage		0.4		0.4		0.4	v	$V_{CC} = 4.5 V,$ $I_{OL} = 12.4 mA$ $V_{CC} = 5.5 V,$ $I_{OL} = 16 mA$

SYMBOL	PARAMETER	-5	5°C	25	°C	125°C		UNITS	CONDITIONS
		Min	Max	Min	Max	Min	Мах	00	
	Input LOW Current								· · · · · · · · · · · · · · · · · · ·
	All J, K Inputs		-1.60		-1.60		-1.60		
	CP Inputs 9000, 9001								Vcc = 5.5 V
	JK Inputs 9000, 9001		-3.20		-3.20		-3.20	mA	V _{IN} = 4.5 V
	CP Inputs 9020, 9022								5.5 V on
hL -	JK Inputs 9020, 9022		-6.40		-6.40		-6.40		Other Inputs
	S _D , C _D (all Flip-flops)		-4.32		-4.32		-4.32		
	Input LOW Current								
	All J, K Inputs		-1.24		-1.24		-1.24		
	CP Inputs 9000, 9001								Vcc = 4.5 V
	JK Inputs 9000, 9001		-2.48		-2.48		-2.48	mA	$V_{IN} = 0.4 V$
	CP Inputs 9020, 9022								5.5 V on
	<u>J</u> K Inputs 9020, 9022		-4.96		-4.96		-4.96		Other Inputs
	S _D , C _D (all Flip-flops)		-3.35		-3.75		-3.35		
	Power Supply Current								
~~	9000		24		24		24	mA	S _D at Gnd
CC	9001		28		28		28	IIIA	S _D at Gnd
	9020, 9022 each Flip-flop		27		27		27		CD1, CD2, at Gr

SWITCHING CHARACTERISTICS ($T_A = 25^{\circ}$ C, $V_{CC} = 5.0$ V, $C_L = C_1 = 15$ pF of all flip-flops unless otherwise noted)

SYMBOL	F	PARAMETE	R		LIN	IITS	UNITS	CONDITIONS	
01111202							on to	001121110110	
tр∟н	Clock to Output \overline{S}_D or \overline{C}_D to Out	put				20 20	ns	Figo o h o	
tPHL	$\frac{Clock}{S_D} \text{ or } \overline{C_D} \text{ to } Output}$	out				30 35	ns	Figs. a, b, c	
	J, K or JK		9000XM 9000XC		30 35		ns	Figs. a, c	
tsetup	9001XC, 9020XC,			10 15		ns	Figs. a, b, c		
	J or K Data Entr J, K or JK			9000 only	17	10	ns	Figs. a, c	
trelease	J or K Data Entr		9001	, 9020, 9022		1.0 4.0	ns	Figs. a, b, c	
Pulse		9000	only	Positive Negative	1	0* 5*	ns	Figs. a, c	
Widths	Clock	9001, 9 9	9020, 022	Negative] 1	.0* 0*	ns	Figs. a, b, c	
	S _D or C _D			Negative	2	:5*			
				9000 only	2	20*	MHz	Figs. a, c	
	Toggle Frequend	сy		9001, 9020, 9022	5	60*	MHz	Figs. a, b, c	


*Typical Value

SWITCHING TEST NOTES

tPLH and tPHL

- 1. VJK should be kept at the HIGH level when performing tPLH/tPHL test.
- 2. Drive the clock pulse input with a suitable pulse source. tPLH and tPHL delays are as defined in the waveforms.

RECOMMENDED INPUT PULSE SOURCES




DTL9932 gates with adjustable capacitors connected from extender inputs to ground make suitable delay elements.

tsetup

- 1. t_{setup} is defined as the minimum time required for a HIGH to be present at a synchronous logic input at any time during the LOW state of the clock in order for the flip-flop to respond to the data.
- 2. The test for t_{setup} is performed by adjusting the timing relationship between the V_{CP} and V_{JK} inputs to the t_{setup} minimum value. A device that passes the test will have the output waveform shown. The output of a device that does not pass the t_{setup} test will remain at a static logic level (no switching will occur).

trelease

- 1. trelease is defined as the maximum time allowed for a HIGH to be present at a synchronous logic input at any time during the LOW state of the clock and not be recognized.
- 2. The test for t_{release} is performed by adjusting the timing relationship between V_{CP} and V_{JK} to the t_{release} maximum value. The outputs of devices that pass will remain at static logic levels. In order to check both J and K sides of the flip-flop it is necessary to perform the test with the flip-flop in each of its two possible states, i.e., set and clear. This can be accomplished by making use of the appropriate direct inputs to establish the state before a test. The outputs of devices that do not pass the t_{release} test will exhibit pulses instead of static levels.




9002 • 9003 • 9004 9007 • 9012 9016 • 9017

NAND GATES/HEX INVERTERS

DESCRIPTION - The 9002, 9003, 9004, 9007, and 9012 are active LOW level output AND gates commonly know as NAND gates. The 9016 and 9017 are hex inverters with input and output characteristics identical to a NAND gate.

ORDERING CODE: See Section 9



CONNECTION DIAGRAMS PINOUT A

> 14 Vcc 13

12 11

10

9

9 NC

8

6

GND 7

9

8

NC 6

GND 7

9


8

GND 7


SYMBOL	PARAMET	ER		0	°C	25	5°C	7	5°C	UNITS	CONDITIONS
01mb02				Min	Мах	Min	Мах	Min	Мах		
Viн	Input HIGH Voltage	•		1.9		1.8		1.6		v	Guaranteed Input HIGH Threshold
VIL	Input LOW Voltage				0.85		0.85 _.		0.85	v	Guaranteed Input LOW Threshold
Vон	Output HIGH Voltage (except 9012, 9017)			2.4		2.4		2.4		v	V _{CC} = 4.75 V, I _{OH} = -1.2 mA, Inputs at V _{IL}
Vol	Output LOW Voltag	e			0.45 0.45		0.45 0.45		0.45 0.45	v	$V_{CC} = 5.25 V,$ $I_{OL} = 16 mA,$ $V_{IN} = 5.25 V$ $V_{CC} = 4.75 V,$ $I_{OL} = 14.1 mA,$ Inputs at V _{IH}
hн	Input HIGH Current	t					60		60	μΑ	$V_{CC} = 5.25 V,$ $V_{IN} = 4.5 V$ Gnd on Other Inputs
lıL	Input LOW Current				-1.6 -1.41		-1.6 -1.41		-1.6 -1.41	mA ·	$V_{CC} = 5.25 V$ $V_{IN} = 0.45 V,$ 5.25 V on Other Input $V_{CC} = 4.75 V$ $V_{IN} = 0.45 V,$ 5.25 V on Other Input
Іон	Output HIGH Curre 9012, 9017	nt					250		250	μA	$\label{eq:VCC} \begin{array}{l} V_{CC} = 4.75 \ V, \\ V_{IN} = V_{IL}, \\ V_{OUT} = 5.5 \ V \end{array}$
lcc	Power Supply Current, each gate		ON. OFF		6.1 1.7		6.1 1.7		6.1 1.7	mA	V _{IN} = Open V _{IN} = Gnd
tр∟н	Propagation Delay Input to Output	9012	, 9017	-		3.0 3.0	13 45			ns	$\begin{array}{l} C_L = 15 \ p\text{F}, \ \text{Fig. 3-4} \\ R_L = 4.0 \ \text{k}\Omega \\ C_L = 15 \ p\text{F}, \ \text{Fig. 3-4} \end{array}$
tрнL	Propagation Delay Input to Output	9012	e, 9017			3.0 3.0	15 15			ns	$C_L = 15 \text{ pF}, \text{ Fig. 3-4}$ $R_L = 400 \Omega$ $C_L = 15 \text{ pF}, \text{ Fig. 3-4}$

SYMBOL	PARAMET	FD		-5	5°C	25	5°C	12	5°C	UNITS	CONDITIONS
OTHEOL				Min	Мах	Min	Мах	Min	Max		CONDITIONO
ViH	Input HIGH Voltage	•		2.0		1.7		1.4		V .	Guaranteed Input HIGH Threshold
VIL	Input LOW Voltage				0.8		0.9		0.8	v	Guaranteed Input LOW Threshold
Vон	Output HIGH Voltag (except 9012, 9017)	ge		2.4		2.4		2.4		v	$V_{CC} = 4.5 V,$ $I_{OH} = -1.32 mA,$ Inputs at V _{IL}
Vol	Output LOW Voltag	0			0.4		0.4		0.4	v	V _{CC} = 5.5 V, I _{OL} = 17.6 mA, V _{IN} = 5.5 V
VOL		6			0.4		0.4		0.4	v	$V_{CC} = 4.5 V,$ $I_{OL} = 13.6 mA,$ Inputs at V _{IH}
Ін	Input HIGH Current	t					60		60	μA	$V_{CC} = 5.5 V,$ $V_{IN} = 4.5 V$ Gnd on Other Inputs
հւ	Input LOW Current				-1.6		-1.6		-1.6	mA	$V_{CC} = 5.5 V$ $V_{IN} = 0.4 V$ $5.5 V \text{ on Other Inputs}$ $V_{CC} = 4.5 V$
					-1.24		-1.24		-1.24		V _{IN} = 0.4 V 5.5 V on Other Inputs
Іон	Output HIGH Curre 9012, 9017	ent					250		250	μA	$V_{CC} = 4.5, V_{IN} = V_{IL}$ $V_{OUT} = 5.5 V$
lcc	Power Supply Current, each gate		ON OFF		5.5 1.6	1	5.5 1.6		5.5 1.6	mA	V _{IN} = Open V _{IN} = Gnd
tplh	Propagation Delay Input to Output	9012	2, 9017			3.0 3.0	10 45			ns	$\begin{array}{l} C_L = 15 \ p\text{F}, \ \text{Fig. 3-4} \\ R_L = 4.0 \ \text{k}\Omega \\ C_L = 15 \ \text{pF}, \ \text{Fig. 3-4} \end{array}$
tPHL	Propagation Delay Input to Output	001	2,9017	-		3.0 3.0	12 15			ns	$C_L = 15 \text{ pF}, \text{ Fig. 3-4}$ $R_L = 400 \Omega$






WORST CASE TURN ON DELAY VERSUS AMBIENT TEMPERATURE





9005 • 9<u>0</u>08 9006

EXTENDABLE AND-OR-INVERT GATES EXTENDER (9006)



DESCRIPTION: — The 9005 and 9008 are AND-OR-INVERT gates which may be OR extended with the use of the 9006.

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	оυт	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +75^{\circ}C$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to} + 125^{\circ} \text{ C}$	ТҮРЕ
	Α	9005DC	9005DM	
Ceramic DIP (D)	В	90 ⁰ 6DC	9006DM	6A
	С	9008DC	9008DM	
	Α	9005FC	9005FM	
Flatpak (F)	В	9006FC	9006FM	31
	С	9008FC	9008FM	

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PINS	9005 (U.L.) HIGH/LOW	9006 (U.L.) HIGH/LOW	9008 (U.L.) HIGH/LOW	
Non-extendable Gate Inputs Extendable Gate Inputs	1.5/1.0 2.25/1.5]
All Inputs	2.20/ 1.0	2.25/1.5	2.25/1.5	
Outputs	30/8.8	*	30/8.8	
	(33)/(8.5)		(33)/(8.5)	

*Outputs on 9006 have open-emitter and collector

SYMBOL	PARAMETER	0	°C	25	°C	75	°C	UNITS	CONDITIONS
OTINDOL		Min	Мах	Min	Max	Min	Мах		CONDITIONS
Viн	Input HIGH Voltage	1.9		1.8		1.6		v	Guaranteed Input HIGH Threshold Voltage
VIL	Input LOW Voltage		0.85		0.85		0.85	v	Guaranteed Input LOW Threshold Voltage
Vol	Output LOW Voltage		0.45		0.45		0.45	v	$V_{CC} = 5.25 V,$ $I_{OL} = 16 mA,$
VOL	Output LOW Voltage		0.45		0.45		0.45	v	V _{CC} = 4.75 V, I _{OL} = 14.1 mA
hL	Input LOW Current 9005 Non-Extendable Gate		-1.6 -1.41		-1.6 -1.41		-1.6 -1.41	I m A I	V _{CC} = Max V _{IN} = .45 V V _{CC} = Min 5.25 V or
11	Input LOW Current Extendable Gates and Extender		-2.4 -2.12		-2.4 -2.12		-2.4 -2.12	Im∆ I	V _{CC} = Max Othe V _{CC} = Min Inputs
	Power Supply Current, ON 9005 Non-Extendable Gate 9005 Extendable Gate 9008		7.7 13.6 17.7		7.7 13.6 17.7		7.7 13.6 17.7	mA	All Inputs Open
lcc	Power Supply Current, OFF 9005 Non-Extendable Gate 9005 Extendable Gate 9008		3.4 5.1 10.2		3.4 5.1 10.2		3.4 5.1 10.2	mA	All Inputs Except Extender Inputs Gnd
	Extra Current Drain when one 9006 Extender is attached to a 9005 Gate ON		2.05		2.05		2.05	mA	All Inputs HIGH
	Extra Current Drain when one 9006 Extender is attached to a 9005 gate OFF		2.54		2.54		2.54	mA	All Inputs Gnd

DC AND AC CHARACTERISTICS OVER MILITARY TEMPERATURE RANGE: $V_{CC}=+5.0~V~\pm10\%$

SYMBOL	PARAMETER	-55	°C	25	°C	125	5°C	UNITS	CONDIT	IONS
OTHEOL		Min	Max	Min	Мах	Min	Max		CONDI	
Vih	Input HIGH Voltage	2.0		1.7		1.4		v	Guaranteed Threshold V	•
VIL	Input LOW Voltage		0.8		0.9		0.8	v	Guaranteed Threshold V	•
Vol	Output LOW Voltage		0.4		0.4		0.4	v	V _{CC} = 5.5 V I _{OL} = 17.6 m	
VOL	Output LOW Voltage		0.4		0.4		0.4	v	V _{CC} = 4.5 V I _{OL} = 13.6 m	
liL	Input LOW Current 9005 Non-extendable Gate		-1.6 -1.24		-1.6 -1.24		-1.6 -1.24	I m A I	V _{CC} = Max V _{CC} = Min	V _{IN} = .4 V 5.5 V on
νL	Input LOW Current Extendable Gate and Extender		-2.4 -1.86		-2.4 -1.86		-2.4 -1.86	ImAl	V _{CC} = Max V _{CC} = Min	Other Inputs

NOTE:

Output characteristics above apply to a 9005 (both gates) or a 9008.

Input characteristics above apply to a 9005 (both gates) or a 9008 using either the internal gates or an external 9006 extender.

SYMBOL	PARAMETER	-55° C		25	5°C	12	5°C	UNITS	CONDITIONS	
0		Min	Мах	Min	Max	Min	Мах		001121110110	
	Power Supply Current, ON									
	9005 Non-extendable Gate		6.5		6.5		6.5			
	9005 Extendable Gate		11.3		11.3		11.3	mA	All Inputs Open	
lcc	9008		12.5		12.5		12.5			
.00	Power Supply Current, OFF									
	9005 Non-extendable Gate		3.1		3.1		3.1			
	9005 Extendable Gate		4.7		4.7		4.7	mA	All Inputs Except	
	9008		9.4		9.4		9.4		Extender Inputs Gnd	
Δlcc	Extra Current Drain from one 9006 Extender Gate ON		1.61		1.61		1.61	mA	All Inputs HIGH	
1.00	Extra Current Drain from one 9006 Extender Gate OFF		2.35		2.35		2.35	mA	All Inputs Gnd 9006 Attached to a 900	

NOTE:


Output characteristics apply to a 9005 (both gates) or a 9008.

Input characteristics apply to a 9005 (both gates) or a 9008 using either the internal gates or an external 9006 extender.

SWITCHING CHARACTERISTICS $(T_A = 25^{\circ} C)$

SYMBOL	LIN	IITS	UNITS	TEST CONDITIONS
	Min	Max		
tPLH tPHL	3.0 3.0	12 14	ns	$V_{CC} = 5.0 \text{ V}, \text{ C}_{L} = 15 \text{ pF}$ 9005 Non-extendable Gate Only, See Figure a
tplh tphl	3.0 3.0	15 12	ns	$V_{CC} = 5.0 \text{ V}, \text{ C}_L = 15 \text{ pF}, \text{ C}_N = 5.0 \text{ pF}$ 9005 Extendable Gate and 9008, See Figure b
ΔtpLH	-2.0	4.0	ns	9006 Only
Δtphl	-2.0	4.0		The 9006 is tested by measuring its propagation time through the 9005. The delay readings shall not exceed the 9005 readings by the specified amount. See Figure c






Note: Capacitance includes probe and jig capacitance


Fig. a 9005 Non-Extendable Gate






Note: Capacitance includes probe and jig capacitance





Note: Capacitance includes probe and jig capacitance

Fig. c 9006 Extender



NOTES:

With switch in position (1) measure delay of 9005. With switch in position (2) measure delay (9005) + Δ delay (9006). Capacitances include probe and jig capacitances.

Fig. d Switching Waveform

										9XXX Serie
		90 Nand)09 BUFI	FER					CO	NNECTION DIAGRAM PINOUT A
ORDERIN	G COD	E: See Section 9								
	PIN	COMMERCIAL G	RADE	MIL		IY GR	ADE	PKG	1 6	
PKGS	ουτ	V _{CC} = +5.0 V, ± T _A = 0°C to +75					±10%, -125° (TYPE	С П NC	
Ceramic DIP (D)	A	9009DC		9009DI	М			6A		111 NC
Flatpak (F)	A	9009FC		9009FN	N			31		
INPUT LO	ADING	/FAN-OUT: See Sec	tion 3	for U.L	. defi	nition	s		GND 7	
PINS		9XXX (U.L.) HIGH/LOW								V _{CC} = Pin 14 GND = Pin 7
Inputs	3.0/2.0 90/26 (99)/(25.5)						GND = PIN T			
Outputs										
			/ER CC	MMER	RCIAL	. TEM	IPERA	TURE RA	NGE: Va	c = +5.0 V ±5%
		(99)/(25.5)	/ER CC		RCIAL °C	r	IPERA	TURE RA		cc = +5.0 V ±5%
DC AND A		(99)/(25.5)	/ER CC		°C	25	°C		UNITS	
DC AND A		(99)/(25.5)	/ER CC	0°	°C	25	°C	75°C	UNITS	
DC AND A SYMBOL Vih	Input	(99)/(25.5) RACTERISTICS OV PARAMETER	/ER CC	0° Min	°C	25 Min 1.8	°C	75°C Min Max	UNITS	CONDITIONS Guaranteed Input
DC AND A	Input Input	(99)/(25.5) RACTERISTICS OV PARAMETER HIGH Voltage	/ER CC	0° Min	° C Max	25 Min 1.8	o° C Max	75°C Min Max 1.6	UNITS V 5 V	CONDITIONSGuaranteed Input HIGH ThresholdGuaranteed Input LOW Threshold $V_{CC} = 5.25 V$, $I_{OL} = 48 mA$, $V_{IN} = 5.25 V$
DC AND A SYMBOL ViH ViL	Input Input	(99)/(25.5) RACTERISTICS OV PARAMETER HIGH Voltage LOW Voltage		0° Min	° C Max 0.85	25 Min 1.8	° C Max 0.85	75°C Min Max 1.6 0.8	UNITS V 5 V	CONDITIONS Guaranteed Input HIGH Threshold Guaranteed Input LOW Threshold V _{CC} = 5.25 V, I _{OL} = 48 mA,
DC AND A SYMBOL ViH ViL	Input Input Outpu	(99)/(25.5) RACTERISTICS OV PARAMETER HIGH Voltage LOW Voltage		0° Min	° C Max 0.85	25 Min 1.8	° C Max 0.85	75°C Min Max 1.6 0.8	UNITS V 5 V	CONDITIONSGuaranteed Input HIGH ThresholdGuaranteed Input LOW ThresholdVcc = $5.25 V$, IoL = 48 mA , $V_{IN} = 5.25 V$ Vcc = $4.75 V$, IoL = 42.3 mA ,
DC AND A SYMBOL VIH VIL VOL	Input Input Outpu Input	(99)/(25.5) RACTERISTICS OV PARAMETER HIGH Voltage LOW Voltage		0° Min 1.9	° C Max 0.85	25 Min 1.8	•° C Max 0.85 0.45	75°C Min Max 1.6 0.8 0.4	UNITS V 5 V 5 V μA 2 mA	CONDITIONS Guaranteed Input HIGH Threshold Guaranteed Input LOW Threshold $V_{CC} = 5.25 V,$ $I_{OL} = 48 mA,$ $V_{IN} = 5.25 V$ $V_{CC} = 4.75 V,$ $I_{OL} = 42.3 mA,$ Inputs at V_{IH} $V_{CC} = 5.25 V, V_{IN} = 4.53$
DC AND A SYMBOL VIH VIL VOL	Input Input Outpu Input Input	(99)/(25.5) RACTERISTICS OV PARAMETER HIGH Voltage LOW Voltage ut LOW Voltage HIGH Current	ON OFF	0° Min 1.9	°C Max 0.85 0.45	25 Min 1.8	° C Max 0.85 0.45 120 -3.2	75°C Min Max 1.6 0.8 0.4 12 -3.	UNITS V 5 V 5 V μA 2 mA 6 mA	CONDITIONS Guaranteed Input HIGH Threshold Guaranteed Input LOW Threshold $V_{CC} = 5.25 V,$ $I_{OL} = 48 mA,$ $V_{IN} = 5.25 V$ $V_{CC} = 4.75 V,$ $I_{OL} = 42.3 mA,$ Inputs at V _{IH} $V_{CC} = 5.25 V, V_{IN} = 4.5 V,$ Gnd on Other Inputs $V_{CC} = 5.25 V, V_{IN} = 4.5 V,$ $V_{CC} = 4.75 V, V_{IN} = 4.5 V,$

SYMBOL	PARAMETER		-5	5°C	25	°C	12	5°C	UNITS	CONDITIONS
01			Min	Мах	Min	Max	Min	Мах		••••••
Viн	Input HIGH Voltage		2.0		1.7		1.4		v	Guaranteed Input HIGH Threshold
VIL	Input LOW Voltage			0.8		0.9		0.8	V	Guaranteed Input LOW Threshold
Vol	Output LOW Voltage			0.4		0.4		0.4	v	$V_{CC} = 5.5 V,$ $I_{OL} = 52.8 mA$ $V_{IN} = 5.5 V$ $V_{CC} = 4.5 V,$ $I_{OL} = 40.8 mA,$ Inputs at V _{IH}
Ін	Input HIGH Current					120		120	μA	$V_{CC} = 5.5 \text{ V}, V_{IN} = 4.5 \text{ V}$ Gnd on Other Inputs
կլ	Input LOW Current			-3.2		-3.2		-3.2	mA	$V_{CC} = 5.5 V V_{IN} = 0.4$ 5.5 V on Other Inputs $V_{CC} = 4.5 V V_{IN} = 0.4$
				-2.48		-2.48		-2.48		VCC = 4.5 V VIN = 0.4 5.5 V on Other Inputs
Іссн Іссі	Power Supply Current (each gate)	ON OFF		12.9 3.2		12.9 3.2		12.9 3.2	I m A I	V _{IN} = Open V _{IN} = Gnd
tplH tpHL	Propagation Delay	,			4.0 3.0	15 10			ns	Figs. 3-1, 3-4 C _L = 15 pF

CONNECTION DIAGRAM PINOUT A


9014

QUAD EXCLUSIVE-OR GATE

DESCRIPTION — The 9014 consists of four Exclusive-OR gates, useful in a large number of code conversion, parity generation/checking, and comparison applications. The Exclusive-OR gate produces an output when the inputs are complementary. Two gates have an additional inverted output which provides directly a compare capability. The Boolean expressions for the gates are: $Z = A\overline{B} + \overline{AB}$; $\overline{Z} = AB + \overline{AB}$.

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	Ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +75^{\circ}C$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to} +125^{\circ} \text{ C}$	ТҮРЕ
Ceramic DIP (D)	Α	9014DC	9014DM	6B
Flatpak (F)	A	9014FC	9014FM	4L





	TRUT	Н ТАВ	LE	
INF	PUTS	Ουτι	PUTS	
A	в	Z	Ī	
L	L	L	н	
L	н	н	L	
н	L	н	L	
н	н	L	н	

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions 9XXX Series

HIGH/LOW	
2.25/1.5	
30/8.8 (33)/(8.5)	H = HIGH Voltage Level L = LOW Voltage Level
28.5/7.9 (30)/(7.75)	
	2.25/1.5 30/8.8 (33)/(8.5) 28.5/7.9

DC AND AC CHARACTERISTICS OVER COMMERCIAL TEMPERATURE RANGE: V_{CC} = +5.0 V \pm 5%

SYMBOL	PARAMETER	0°C	25°C		75°C		UNITS	CONDITIONS
		Min Max	Min	Max	Min	Мах		CONDITION
ViH	Input HIGH Voltage	1.9	1.8		1.6		v	Guaranteed Input HIGH Threshold
VIL	Input LOW Voltage	0.85		0.85		0.85	v	Guaranteed Input LOW Threshold
Vol	Output LOW Voltage	0.45	;	0.45		0.45	v	$\label{eq:VCC} \begin{array}{l} V_{CC} = 5.25 \ \text{V}, \\ I_{OL} = 16 \ \text{mA} \\ I_{OL} = 14.4 \ \text{mA} \\ (\text{Pins } 6 \ \& \ 10) \\ I_{OL} = 5.25 \ \text{V or } 0 \ \text{V} \\ \text{per Truth Table} \end{array}$


SYMBOL	PARAMETER		0°C		25°C		75°C		UNITS	CONDITIONS
				Min Max Min M		Мах				
Vol	Output LOW Voltage			0.45		0.45		0.45	V	$\label{eq:VCC} \begin{array}{l} V_{CC} = 4.75 \ V, \\ I_{OL} = 14.1 \ mA \\ I_{OL} = 12.7 \ mA \\ (Pins \ 6 \ \& \ 10) \\ Inputs = 5.25 \ V \ or \ 0 \ V \\ per \ Truth \ Table \end{array}$
hL	Input LOW Current			-2.4		-2.4		-2.4	mA	V _{CC} = 5.25 V, V _{IN} = .45 V Other Inputs = 5.25 V
			-2.1		-2.1		-2.1		$V_{CC} = 4.75 \text{ V}, V_{IN} = .45 \text{ V}$ Other Inputs = 5.25 V	
	Power Supply	ON		4.5		4.5		4.5	mA	One Input = 5.5 V, One Input = Gnd
lcc	CC Current, each gate	OFF		8.7 7.6		8.7 7.6	1	8.7 7.6	I m A	Inputs = Gnd Inputs = 5.5 V
	Power Supply Current Per Inverter	ON OFF		6.1 1.7		6.1 1.7		6.1 1.7	mA	Input Node HIGH Input Node LOW
tPLH 1 tPHL 1 tPHH 1 tPLL 1	Switching Tests				3.0 3.0 6.0 6.0	13 15 28 28			ns	C _L = 15 pF, V _{IN1} = 5.0 V Fig. a, Fig. b
tPHH 2 tPLL 2 tPLH 2 tPHL 2	Switching Tests				7.0 7.0 10 10	17 19 32 32			ns	C _L = 15 pF, V _{IN1} = 0 V Fig. a, Fig. c

DC AND AC CHARACTERISTICS OVER MILITARY TEMPERATURE RANGE: VCC = +5.0 V ±10%

SYMBOL	PARAMETER	-55°C	25°C		125°C		UNITS	CONDITIONS
		Min Max	Min	Мах	Min			CONDITIONO
Viн	Input HIGH Voltage	2.0	1.7		1.4		v	Guaranteed Input HIGH Threshold
Vi∟	Input LOW Voltage	0.	3	0.9		0.8	v	Guaranteed Input LOW Threshold
V _{OL} Output LOW Voltage		0.		0.4		0.4		$V_{CC} = 5.5 V,$ $I_{OL} = 17.6 mA$ $I_{OL} = 16 mA$ (Pins 6 & 10) Inputs = 5.5 V or 0 V per Truth Table
	0.	1	0.4		0.4	∨ 	$V_{CC} = 4.5 V, \\ I_{OL} = 13.6 mA \\ I_{OL} = 12.4 mA \\ (Pins 6 & 10) \\ Inputs = 5.5 V or 0 V \\ per Truth Table$	

SYMBOL	PARAMETER		-55°C 2			25°C 125°C			UNITS	CONDITIONS
OTMEOL			Min Max		Min	Мах	Min	Max	UNITS	CONDITIONS
hL	Input LOW Current			-2.4		-2.4		-2.4	mA	$V_{CC} = 5.5 V, V_{IN} = 0.4 V$ Other Inputs = 5.5 V $V_{CC} = 4.5 V, V_{IN} = 0.4 V$
			-1	-1.86		-1.86		-1.86		Other Inputs = 5.5 V
	Power Supply	ON		4.2		4.2		4.2	mA	One Input = 5.5 V One Input = Gnd
lcc	Current, each gate	OFF		8.1 7.2		8.1 7.2		8.1 7.2	mA	Inputs = Gnd Inputs = 5.5 V
	Power Supply Current Per Inverter	ON OFF		5.5 1.6		5.5 1.6		5.5 1.6	mA	Input Node HIGH Input Node LOW
tр_н 1 tрн_ 1 tрн_ 1 tрнн 1 tp_L 1	Switching Tests				3.0 3.0 6.0 6.0	10 12 22 22			ns	C _L = 15 pF, V _{IN1} = 5.0 V Fig. a, Fig. b
tphh 2 tpll 2 tplh 2 tphl 2	Switching Tests				7.0 7.0 10 10	14 16 26 26			ns	C _L = 15 pF, V _{IN1} = 0 V Fig. a, Fig. c
		1/4 9002	@ [⊻]		-0 (

Fig. a



– – – – 1.5 V

– – – – 1.5 V

— **t**PLH 2

– 1.5 V

--- **t**PLL 2

CONNECTION DIAGRAM PINOUT A


9015

QUAD NOR GATE

DESCRIPTION — The 9015 consists of three 2-input and one 4-input NOR gates. The NOR gate produces a LOW output if any of the inputs are HIGH.

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	Ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +75^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	TYPE
Ceramic DIP (D)	A	9015DC	9015DM	6B
Flatpak (F)	A	9015FC	9015FM	4L



INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PINS	9XXX (U.L.) HIGH/LOW	
Inputs	1.5/1.0	
Outputs	30/8.8	
	(33)/(8.5)	

DC AND AC CHARACTERISTICS OVER COMMERCIAL TEMPERATURE RANGE: $V_{CC}=+5.0~V~\pm5\%$

SYMBOL	PARAMETER	0°	C	25	5°C	75	5°C	UNITS	CONDITIONS
OTMEOL		Min	Мах	Min	Мах	Min	Мах		••••••
Viн	Input HIGH Voltage	1.9		1.8		1.6		v	Guaranteed Input HIGH Threshold
VIL	Input LOW Voltage		0.85		0.85		0.85	v	Guaranteed Input LOW Threshold
Vон	Output HIGH Voltage	2.4		2.4		2.4		v	V _{CC} = 4.75 V, I _{OH} = -1.2 mA, Inputs = V _{IL}
Vol	Output LOW Voltage		0.45		0.45		0.45	v	V _{CC} = 5.25 V, I _{OL} = 16 mA, Inputs = 5.25 V
VOL			0.45		0.45		0.45		$V_{CC} = 4.75 V,$ $I_{OL} = 14.1 mA,$ $I_{Inputs} = V_{IH}$

SYBMOL	PARAMETER		0	°C	2	5°C	75	5°C	UNITS	CONDITIONS
			Min	Max	Min	Мах	Min	Мах		
	Input LOW Current			-1.6		-1.6		-1.6	mA	$V_{CC} = 5.25 \text{ V}, \text{ V}_{IN} = .45 \text{ V}$ 5.25 V on Other Inputs
η L		21		-1.41		-1.41		-1.41	mA	$V_{CC} = 4.75 V$, $V_{IN} = .45$ 5.25 V on Other Inputs
		ON		6.55 8.75		6.55 8.75		6.55 8.75	mA	Inputs HIGH Inputs HIGH
lcc	Power Supply		<u> </u>							(4-Input Gate Only)
	Current, each gate	OFF		3.38		3.38		3.38		Inputs LOW Inputs LOW
				6.77		6.77		6.77	mA	(4-Input Gate Only)
tPLH tPHL	Propagation Delay				3.0 3.0	13 15			ns	C _L = 15 pF Fig. 3-4
DC AND #	AC CHARACTERISTICS O	VER MIL	ITAR	Y TEN	IPER	ATUR	ERA	NGE:	Vcc = +	5.0 V ±10%
SYMBOL	PARAMETER		-5	55°	2!	5°C	12	5°C	UNITS	CONDITIONS
			Min	Мах	Min	Max	Min	Мах		
ViH	Input HIGH Voltage		2.0		1.7		1.4		v	Guaranteed Input HIGH Threshold
VIL	Input LOW Voltage			0.8		0.9		0.8	v	Guaranteed Input LOW Threshold
Vон	Output HIGH Voltage		2.4		2.4		2.4		v	$V_{CC} = 4.5 V,$ $I_{OH} = -1.32 mA,$ $Inputs = V_{IL}$
Vol	Output LOW Voltage			0.4		0.4		0.4	v	V _{CC} = 5.5 V, Inputs = 5.5 V, I _{OL} = 17.6 mA
VOL				0.4		0.4		0.4	v	$V_{CC} = 4.5 V,$ $V_{IN} = V_{IH},$ $I_{OL} = 13.6 mA$
հլ	Input LOW Current			-1.6		-1.6		-1.6	mA	$V_{CC} = 5.5 \text{ V}, \text{ V}_{IN} = 0.4 \text{ C}$ 5.5 V on Other Inputs
η ι				-1.24		-1.24		-1.24	mA	$V_{CC} = 4.5 V V_{IN} = 0.4 V$ 5.5 V on Other Inputs
				6.07		6.07		6.07		Inputs HIGH
lcc	Power Supply	ON		8.14		8.14		8.14	mA	Inputs HIGH (4-Input Gate Only)
	Current, each gate			3.2		3.2		3.2		Inputs LOW
		OFF		6.4		6.4		6.4	mA	Inputs LOW (4-Input Gate Only)
				_	r				i	C _L = 15 pF

9024 DUAL JK (OR D) FLIP-FLOP

DESCRIPTION — The 9024 consists of two high speed, clocked $J\overline{K}$ flipflops. The Clocking operation is independent of rise and fall times of the clock waveform. The $J\overline{K}$ design allows operation as a D flip-flop by simply connecting the J and \overline{K} pins together.

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	OUT	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +75^{\circ}C$	V _{CC} = +5.0 V ±10%, T _A = -55°C to +125°C	ТҮРЕ
Ceramic DIP (D)	A	9024DC	9024DM	6B
Flatpak (F)	A	9024FC	9024FM	4L

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PINS	9XXX (U.L.) HIGH/LOW	
J, K Inputs	1.5/1.0	
Clock, SD Inputs	3.0/2.0	
C _D Input	6.0/3.0	
Outputs	30/8.8	
	(7.8)	

SYNCHRONOUS ENTRY J-K MODE OPERATION

	PUTS @ t _n	OUTPUTS @ t _n + 1
J	ĸ	<u>a</u>
L L H H	H L H L	No Change L H H L Toggles


SYNCHRONOUS ENTRY D MODE OPERATION

INPUTS @ t _n		JTPUTS) tn + 1
D	Q	ā
L	L	н
Н	н	L

H = HIGH Voltage Level L = LOW Voltage Level $t_n, t_{n+1} = time$ before and after rising edge of CP.

ASYNCHRONOUS ENTRY INDEPENDENT OF CLOCK & SYNCHRONOUS INPUTS

INP	UTS	Ουτ	PUTS
SD 5(11)	С р 1(15)	Q 6(10)	Q 7(9)
L	L	н	Н
L	н	н	L
н	L	L	Н
н	н	No C	hange



SYMBOL	PARAMETER	0°C		25°C		75°C		UNITS	CONDITIONS
OTWEE		Min	Мах	Min	Мах	Min	Мах		CONDITION
Viн	Input HIGH Voltage	1.9		1.8		1.6		v	Guaranteed Input HIGH Threshold
VIL	Input LOW Voltage		0.85		0.85		0.85	v	Guaranteed Input LOW Threshold
Vol	Output LOW Voltage		0.45		0.45		0.45	v	$V_{CC} = 4.75 V,$ $I_{OL} = 14.1 mA$ $V_{CC} = 5.25 V,$ $I_{OL} = 16 mA$
Ін	Input HIGH Current J, K Clock Input, S _D C _D				60 120 240		60 120 240	μA	V _{CC} = 5.25 V, V _{IN} = 4.5 V Gnd on Other Inputs
hr.	Input LOW Current J, K Clock Input, Sp Cp* J, K		-1.6 -3.2 -4.8 -1.41		-1.6 -3.2 -4.8 -1.41		-1.6 -3.2 <u>-4.8</u> -1.41	mA	$V_{CC} = 5.25 V, V_{IN} = .45 V$ 4.5 V on Other Inputs $V_{CC} = 4.75 V, V_{IN} = .45 V$
	Clock Input, SD CD*		-2.82 -4.23		-2.82 -4.23		-2.82 -4.23		4.5 V on Other Inputs
os	Output Short Circuit Current	-30	-100	-30	-100	-30	-100	mA	V _{CC} = 5.25 V, V _{OUT} = 0 V
lcc	Power Supply Current				14			mA	Per Flip-Flop in Worst Logic State

*Denotes maximum current under normal operation. These currents may increase up to 4 IIL if J, K = HIGH and SD = LOW.


SYMBOL	PARAMETER	-55°C		25°C		125° C		UNITS	CONDITIONS
		Min	Max	Min	Max	Min	Мах	••••••	001121110110
ViH	Input HIGH Voltage	2.0		1.7		1.4		v	Guaranteed Input HIGH Threshold
VIL	Input LOW Voltage		0.8		0.9		0.8	v	Guaranteed Input LOW Threshold
Vol	Output LOW Voltage		0.4		0.4		0.4	v	$V_{CC} = 4.5 V,$ $I_{OL} = 12.4 mA$ $V_{CC} = 5.5 V,$ $I_{OL} = 16 mA$
Ін	Input HIGH Current J, K Clock Input, Sp Cp				60 120 240		60 120 240	μΑ	V _{CC} = 5.5 V, V _{IN} = 4.5 Gnd on Other Inputs
lıı.	Input LOW Current J, K Clock Input, S _D <u>C_D (Note 4)</u>		-1.6 -3.2 -4.8		-1.6 -3.2 <u>-4.8</u>		-1.6 -3.2 <u>-4.8</u>	mA	$V_{CC} = 5.5 \text{ V}, \text{ V}_{IN} = 0.4$ 4.5 V on Other Inputs
	J, K Clock Input, S̄⊳ C̄⊳*		-1.24 -2.48 -3.72		-1.24 -2.48 -3.72		-1.24 -2.48 -3.72	mA	$V_{CC} = 4.5 V$, $V_{IN} = 0.4 V$ 4.5 V on Other Inputs
los	Output Short Circuit Current	-30	-100	-30	-100	-30	-100	mA	V _{CC} = 5.5 V, V _{OUT} = 0 V
lcc	Power Supply Current				14			mA	Per Flip-Flop in Worst Logic State


*Denotes maximum current under normal operation. These currents may increase up to 4 I_L if J, K = HIGH and \overline{S}_D = LOW.

SWITCHING CHARACTERISTICS: $T_A = 25^{\circ}$ C, $V_{CC} = +5.0$ V, $C_L = 15$ pF

SYMBOL	PARAMETER	93	KXX		TEST CONDITIONS	
•••••		Min	Max			
tplh tphl	Propagation Delay CP to Q or Q		20 33	ns	Figs. 3-1, 3-8	
t _h (H) t _h (L)	Hold Time HIGH or LOW J, K to CP	0		ns	Figs. 3-1, 3-6	
ts (H) ts (L)	Setup Time HIGH or LOW J, K to CP	20	1.0	ns	190.01,00	
tplH	Propagation Delay \overline{S}_D to Q , \overline{C}_D to \overline{Q}		12	ns	Figs. 3-1, 3-16	
tрнL	Propagation Delay \overline{S}_D to \overline{Q} , \overline{C}_D to Q		25	ns		
f _{max}	Maximum Toggle Frequency	25		MHz	Figs. 3-1, 3-8	

	PRODUCT INDEXES AND SELECTION GUIDES	1
	TTL CHARACTERISTICS	2
	LOADING, SPECIFICATIONS AND WAVEFORMS	3
	54/74 FAMILY DATA SHEETS	4
	9000 FAMILY DATA SHEETS	5
	9300 FAMILY DATA SHEETS	6
	9600 FAMILY DATA SHEETS	7
	OTHER DIGITAL PRODUCTS	8
	ORDERING INFORMATION AND PACKAGE OUTLINES	9
٢	FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS	10





FUNCTIONAL DESCRIPTION — The Logic Diagrams and Truth Table indicate the functional characteristics of the '00 4-bit shift register. The device is useful in a wide variety of shifting, counting and storage applications. It performs serial, parallel, serial-to-parallel, or parallel-to-serial data transfers.

The '00 has two primary modes of operation, shift right $(Q_0 \rightarrow Q_1)$ and parallel load, which are controlled by the state of the Parallel Enable (\overrightarrow{PE}) input. When the \overrightarrow{PE} input is HIGH, serial data enters the first flip-flop Q_0 via the J and \overrightarrow{K} inputs and is shifted one bit in the direction $Q_0 \rightarrow Q_1 \rightarrow Q_2 \rightarrow Q_3$ following each LOW-to-HIGH clock transition. The \overrightarrow{JK} inputs provide the flexibility of the JK type input for special applications, and the simple D-type input for general applications by tying the two pins together. When the \overrightarrow{PE} input is LOW, the '00 appears as four common clocked D flip-flops. The data on the parallel inputs $P_0 - P_3$ is transferred to the respective $Q_0 - Q_3$ outputs following the LOW-to-HIGH clock transition. Shift left operation ($Q_3 \rightarrow Q_2$) can be achieved by tying the Q_n outputs to the P_{n-1} inputs and holding the \overrightarrow{PE} input LOW.

All serial and parallel data transfers are synchronous, occuring after each LOW-to-HIGH clock transition. Since the '00 utilizes edge triggering, there is no restriction on the activity of the J, K, P_n and \overline{PE} inputs for logic operation — except for the setup and release time requirements. A LOW on the asynchronous Master Reset (MR) input sets all Q outputs LOW, independent of any other input condition.

OPERATING			INPL	JTS (Ī	MR =	: H)		OUTPUTS @ t _{n + 1}				
MODE	PE	J	ĸ	Po	P1	P ₂	P3	Q	Q1	Q2	Q3	Q ₃
SHIFT MODE	ΙΙΙΙ			X X X X	X X X X	X X X X	X X X X	г бід т	Q0 Q0 Q0 Q0	Q1 Q1 Q1 Q1	Q2 Q2 Q2 Q2	ပိုုပိုုပိုုပိုုပိုု
PARALLEL ENTRY MODE	L L	X X	X X	L H	L H	L H	L H	L H	L H	L H	L H	H L

TRUTH TABLE

*tn + 1 = Indicates state after next LOW-to-HIGH clock transition.

H = HIGH Voltage Level

L = LOW Voltage Level


X = Immaterial

SYMBOL	PARAMETER		93XX		XX 93H		93L		93S		UNITS	CONDITIONS
01111202			Min	Мах	Min	Max	Min	Мах	Min	Мах	oniro	Companione
los	Output Short Circuit Current	-	-20	-80	-30	-100					mA	V _{CC} = Max, V _{OUT} = 0 V
lcc		KC (M		92 86		112 102		23		120	mA	V _{CC} = Max
AC CHAR	ACTERISTICS: Voc	c = +5		T _A = -)See S 3H		n 3 for 3L		orms a 3 S	nd load c	onfigurations)
		- I-			-			_	-			
SYMBOL	PARAMETER		DL =	15 pF	CL =	15 pF	$C_{L} =$	15 pF	$C_1 =$	15 pF	UNITS	CONDITION

		WIIII	IVIAA	IVIIII	IVIAA	IVIIII	IVIAX	IVIIII	IVIAX		
f _{max}	Maximum Shift Frequency	30		45		10		70		MHz	Figs. 3-1, 3-8
tPLH tPHL	Propagation Delay CP to Q _n		22 26		16 21		35 51		8.5 12	ns	Figs. 3-1, 3-8
tphl	Propagation Delay MR to Qn		40		28		60		23	ns	Figs. 3-1, 3-17

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER	93	XX	9	3H	9	3L	9	3 S	UNITS	CONDITIONS
01111202		Min	Мах	Min	Max	Min	Мах	Min	Max	01110	Companione
t _s (H) t _s (L)	Setup Time HIGH or LOW, J, \overline{K} and P ₀ — P ₃ to CP	20 20		12 12		60 60		6.0 6.0		ns	Fig. 3-6
t _h (H) t _h (L)	Hold Time HIGH or LOW, J, K and Po — P3 to CP	0 0		0 0		0 0		0 0		ns	1.9.00
t _s (H) t _s (L)	Setup Time HIGH or LOW, PE to CP	39 39		15 15		68 68		8.0 8.0		ns	Fig. 3-6
t _h (H) t _h (L)	Hold Time HIGH or LOW, PE to CP	-10 -10		0 0		-20 -20		0 0		ns	
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	17 17		12 12		38 38		7.0 7.0		ns	Fig. 3-8
t _w (L)	MR Pulse Width LOW	25		19		53		12		ns	Fig. 3-16
t _{rec}	Recovery Time MR to CP	25		7.0		70		5.0		ns	1.9.010



6-7

6

FUNCTIONAL DESCRIPTION — The '01 decoder accepts four active HIGH BCD inputs and provides ten mutually exclusive active LOW outputs, as shown by logic symbol or diagram. The active LOW outputs facilitate addressing other MSI units with active LOW input enables. The logic design of the '01 ensures that all outputs are HIGH when binary codes greater than nine are applied to the inputs. The most significant input A₃ produces a useful inhibit function when the '01 is used as a 1-of-8 decoder.


	INP	UTS						OUT	ГРИТ	s			
A ₀	A 1	A2	A ₃	Ō0	ō1	Ō2	Ō3	ō₄	\overline{O}_5	\overline{O}_6	ō7	Ō8	Ō9
L	L	L	L	L	н	н	н	н	н	н	н	н	Η,
н	L	L	L	н	L	н	н	н	н	н	н	н	н
L	н	L	L	[Н	н	L	н	н	н	н	н	н	н
н	н	L	L	н	н	н	L	н	н	н	н	н	н
L	L	н	L	н	н	н	н	L	Н	н	н	н	н
H	L	н	L	н	н	н	н	н	L	н	н	н	н
L	Н	н	L	н	н	н	н	н	н	L	н	н	н
н	н	н	L	н	н	н	н	н	н	Ή	L	н	н
L	L	L	н	н	н	н	н	н	н	н	н	L	н
н	L	L	н	н	н	н	н	н	Н	н	Н	Н	L
L	н	L	н	н	н	н	н	н	H ·	н	н	н	н
н	н	L	н	н	н	н	н	н	н	н	н	н	н
L	L	н	н	н	н	н	н	н	н	н	н	н	н
Н	L	н	н	н	н	н	н	Н	н	н	н	н	н
L	н	н	н	н	н	Н	н	н	Н	н	н	н	н
н	н	н	н	н	н	н	Н	н	н	н	н	н	H

TRUTH TABLE


H = HIGH Voltage Level

L = LOW Voltage Level

LOGIC DIAGRAM



SYMBOL	PARAMETER	93XX		93L	UNITS	CONDITIONS
01mbol		Min M	ax Mir	ח Max	00	
lcc	Power Supply Current	4	4	13	mA	Vcc = Max
AC CHAR	ACTERISTICS: V _{CC} = +5.0 V, T	A = +25°C (Se	e Secti	on 3 for	waveforms	and load configuration
	T	G _A = +25° C (Se 93XX		on 3 for 93L		1
	ACTERISTICS: V _{CC} = +5.0 V, T PARAMETER			93L	waveforms	and load configuration
AC CHAR	T	93XX C _L = 15	pF CL	93L		1
	T	93XX C _L = 15 Min M	pF CL	93L = 15 pF		1



FUNCTIONAL DESCRIPTION — The '02 decoder accepts four active HIGH BCD inputs and provides ten mutually exclusive active LOW outputs, as shown by the logic symbol. The open-collector outputs provide easy summing of input terms. The '02 provides the capability in one package to generate and sum any or all of the minterms of three variables, or the first 10-or-16 minterms of four variables. The logic design of the '02 ensures that all outputs are HIGH when binary codes greater than nine are applied to the inputs. The most significant input (A₃) produces a useful inhibit function when the '02 is used as a 1-of-8 decoder.


	INP	UTS						OUT	FPUT	S			
A ₀	A1	A2	A3	ō	ōı	Ō2	Ō₃	ō₄	ō5	Ō6	ō7	Ō8	Ō9
L	L	L	L	L	Н	Н	Н	н	Н	Н	Н	н	н
Н	L	L	L	н	L	Н	н	н	н	н	н	н	н
L	Н	L	L	н	н	L	н	н	н	н	н	н	н
Н	н	L	L	н	н	н	L	н	н	н	н	н	н
L	L	н	L	н	н	н	н	L	н	н	н	н	н
H	L	н	L	н	н	н	н	н	L	н	н	н	H
L	н	н	L	Н	н	н	н	н	н	L	н	н	H
н	н	н	L	н	н	н	н	н	н	н	L	н	н
L	L	L	н	н	н	н	н	н	н	н	н	L	н
н	L	L	н	н	н	н	н	н	н	н	н	н	L
L	н	L	н	н	Η·	н	н	н	н	н	н	н	н
н	н	L	н	н	н	н	н	н	н	н	н	н	н
L	L	н	н	н	н	н	н	н	н	н	н	н	н
н	L	н	н	н	н	н	н	н	н	н	н	н	н
L	н	н	н	н	н	н	н	н	н	н	н	н	H
н	Н	Н	н	н	н	н	н	н	H	н	н	н	н

TRUTH TABLE

H = HIGH Voltage Level

L = LOW Voltage Level


LOGIC DIAGRAM



SYMBOL	PARAMETER	93	XX	UNITS	CONDITIONS	
		Min	Max			
ICEX	Output HIGH Leakage Current		250	μA	$\label{eq:VCC} \begin{array}{l} V_{CC} = Min, V_{CEX} = 5.5 \\ V_{IN} = V_{IH} or V_{IL} per \\ Truth Table \end{array}$	
lcc	Power Supply Current		44	mA	Vcc = Max	

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

		93	BXX		
SYMBOL	PARAMETER	$C_L = 15 \text{ pF}$ $R_L = 400 \Omega$		UNITS	CONDITIONS
		Min	Max		
tPLH tPHL	Propagation Delay A_n to \overline{O}_n		35 30	ns	Figs. 3-2, 3-20



INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

Α

(F)

9304FC

PIN NAMES	DESCRIPTION	93XX (U.L.) HIGH/LOW
ull Adder 1		
А, В	Operand Inputs	4.0/4.0
Cı	Carry Input	4.0/4.0
S	Sum Output	20/10
ŝ	Complementary Sum Output	20/10
s s Co	Carry Output (Active LOW)	14/7.0
Full Adder 2		
A1, B1	OR Operand Inputs (Active HIGH)	1.0/1.0
Ā2, B2	OR Operand Inputs (Active LOW)	4.0/4.0
Ā2, Ē2 Ē1	Carry Input (Active LOW)	4.0/4.0
	Sum Output	20/10
s s	Complementary Sum Output	20/10
Co	Carry Output (Active HIGH)	14/7.0

9304FM

4L

Λ4


FUNCTIONAL DESCRIPTION — The '04 logic block consists of two separate high speed carry dependent sum full adders. This design allows a minimum carry propagation time when the adders are used in ripple carry applications. The adders are identical except that adder 2 has provision for either active HIGH or active LOW inputs at the A and B terminals. The adders produce a LOW carry and both LOW and HIGH sum with active HIGH inputs, a HIGH carry and both HIGH and LOW sum when active LOW inputs are used. This principle of duality is shown in the diagram below, where the adders are drawn as functional blocks.

TRUTH TABLES


ADDER 1

	IPUT	s	OUTPUTS				
Ē	В	Α	Ēo	ŝ	S		
	L L H H	L H L H	H H H L	H L L H	L H H L		
ннн	L L H	L H L H	H L L	L H H L	H L L H		

H = HIGH Voltage Level L = LOW Voltage Level




ACTIVE HIGH




_							
	11	NPU ⁻	rs		C	OUTP	UTS
Ē	B1	A1	B ₂	Ā2	Co	S	ŝ
	L L L	L L L	L L H H	L H L H	HHHL	H L L H	L H H L
	L L L	H H H H	L L H H	L H L H	нттт	H H L	L L H H
	H H H	L L L	L L H H	L H L H	нннн	H L H L	L H L H
	H H H H	H H H H	L L H	L H L H	нннг	H H H	
нттт	L L L	L L L	L L H H	L H L H	H L L	L H L	H L L H
H H H H	L L L	н н н н	L L H H	L H L H	H H L L	L L H H	H H L L
ΤΤΤΤ	H H H H	L L L	L L H H	L H L H	H L H L	L H L H	H L H L
нннн	H H H	H H H H	L L H H	L H L H	H H H H		H H H H

ADDER 2



AC CHARACTERISTICS: $V_{CC} = +5.0 V$, $T_A = +25^{\circ}C$ (See Section 3 for waveforms and load configurations)

		93	XX			
SYMBOL	PARAMETER	C _L =	15 pF		CONDITIONS	
		Min	Max	1	CONDITIONS Figs. 3-1, 3-20	
tPLH tPHL	Propagation Delay A _n to S		36 35	ns	Figs. 3-1, 3-20	
tPLH tPHL	Propagation Delay Ci to Co		13 13	ns	Figs. 3-1, 3-4	




PIN NAMES	DESCRIPTION	93XX (U.L.) HIGH/LOW
S0, S1	Select Inputs	1.0/1.0
CP0	First Stage Clock Pulse Input (Active Rising Edge)	1.0/1.0
CP1	Three Stage Clock Pulse Input (Active Rising Edge)	1.0/1.0
MS	Master Set Input (Active LOW)	1.0/1.0
CP1 MS MR	Master Reset Input (Active LOW)	1.0/1.0
Q ₀	First Stage Output	16/8.0
	Complementary First Stage Output	16/8.0
	Three Stage Counter Outputs	16/8.0
<u>Q</u> 1 — Q3 Q3	Complementary Last Stage Output	20/10

FUNCTIONAL DESCRIPTION — The '05 consists of four master/slave flip-flops which are separated into two functional units — a single toggle stage and a three stage synchronous counter. All four flip-flips change state on the LOW-to-HIGH transition of the clock. The three stage counter can be programmed with external connections to provide moduli of either 5, 6, 7 or 8. This basic configuration allows synchronous binary counting by the last three stages and independent modulo 2 operation with the first single stage.

A four stage binary counter with a modulo of 10, 12, 14 or 16 is obtained by applying the incoming clock to the single toggle stage and feeding its negation output to the clock input of the three stage counter. A 4-stage divider with 50% duty cycle output is produced by feeding the incoming clock to the three stage counter and clocking the single stage with the \overline{Q}_3 output. In either the binary or 50% division mode the modulo (10, 12, 14, 16) is determined by the external programming connections for the three stage counter. These 4-stage counters or dividers are not fully synchronous (semisynchronous) but have only one flip-flop ripple delay in either configuration. Counter moduli other than 10, 12, 14, 16 can be formed with a few extra gates.

Several '05 variable modulus counters programmed in any modulo can be connected together without extra logic to form asynchronous (ripple) type multistage counters. This is done by connecting the \overline{Q}_3 output of the less significant counter to the clock input of the following counter.

The Master Set and Reset will asynchronously set or reset all four stages when activated. The active LOW Reset input when LOW will clear the counter, overriding the clock and forcing the outputs $Q_0 - Q_3$ LOW and outputs \overline{Q}_0 , \overline{Q}_3 HIGH. The active LOW Set input when LOW will preset the counter, overriding the clock and forcing the outputs $Q_0 - Q_3$ HIGH and outputs \overline{Q}_0 , \overline{Q}_3 LOW. The master set provides a synchronous clear, since the first clock pulse following the asynchronous master set will reset all stages. This action is independent of the molulo programmed.



LOGIC DIAGRAM

COUNTING MODE

The following are rules specifying the external connections required for various counter and divider modulos.

ASYNCHRONOUS MODE

INF	PUTS			OUT	rput	S	
MS	5 MR	Q ₀	Q₀	Q1	Q2	Q3	Q ₃
L	н	Н	L	н	н	н	L
н	L H	L CO		۲ ۲	L	L	н

*As determined by programming connections.

H = HIGH Voltage Level

L = LOW Voltage Level

PROGRAMMING CONNECTIONS FOR LAST THREE STAGES

S0 S1	MODULO
NC NC Q1 NC	5 6
NC Q1	6
Q ₂ NC NC Q ₂	7 7
$Q_1 Q_2$ $Q_2 Q_1$	8

NC = Not Connected

CONNECTIONS FOR MODULO 10, 12, 14, 16 BINARY COUNTERS AND 50% DUTY CYCLE DIVIDERS

For Binary Counting Q₀ connected to CP₁ Incoming clock to CP₀

For 50% Duty Cycle Output Q₃ connected to CP₀ Incoming Clock to CP₁

FOI	FOR LAST THREE STAGES**										
MODULO	INP	UTS	OUTPUT	AVAILABLE OUTPUT							
	S ₀	S1		FAN-OUT							
5	Q3	Q3	Q3	14/8.0							
6	Q1	Q1	Q1	14/7.0							
7	Q2	Q2	Q2	14/7.0							
8	Q1	Q2	Q2	15/7.0							
8	Q2	Q1	Q1	15/7.0							

ALTERNATE PROGRAMMING CONNECTIONS FOR LAST THREE STAGES**

**The alternate programming connections program the counter and conveniently terminate unused select inputs (NC). Since these inputs form the inputs to a single NAND gate (See logic diagram), their connection to the counter outputs for the various count modulos provides the indicated output drive.

SYMBOL	PARAMETER	93	XX		CONDITIONS	
OTMBOL		Min	Max			
lsc	Output Short Circuit Current	-20	-70	mA	V _{CC} = Max, V _{OUT} = 0 V	
lcc	Power Supply Current		66	mA	V _{CC} = Max	
AC CHAR	ACTERISTICS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = +$	25° C (See S	Section 3 for	waveforms	and load configurations)	
		93	BXX			
SYMBOL	PARAMETER	CL =	15 pF	UNITS	CONDITIONS	
		Min	Max	1		
f _{max}	Maximum Count Frequency	23		MHz	Modulo 16 (S ₀ to Q ₁ , S ₁ to	
tplh tphl	Propagation Delay CP_0 to \overline{Q}_3 (Modulo 16 Connection)		38 48	ns	Q ₂ , Q ₀ to CP ₁ , Input to CP ₀) Figs. 3-1, 3-8	
tplh tphl	Propagation Delay CP_0 to \overline{Q}_0	*	21 30	ns	Modulo-16 Figs. 3-1, 3-8	
tPLH tPHL	Propagation Delay CP1 to Q3 or Q3		23 30	ns	Modulo-8 Figs. 3-1, 3-8	
tр∟н	Propagation Delay MS to Q ₁	· · · · · · · · · · · · · · · · · · ·	26	ns	Modulo-8 Figs. 3-1, 3-16	
tрнL	Propagation Delay MR to Q ₁		35	ns	Modulo-8 Figs. 3-1, 3-16	
AC OPER	ATING REQUIREMENTS: V _{CC} = +5.0		5° C		CONDITIONS	
••••••		Min	Max			
tw	CP ₀ Pulse Width	22		ns	Fig. 3-8	
tw	MR or MS Pulse Width	24		ns	Fig. 3-16	
t _{rec}	Recovery Time MS to CP ₁	25		ns	Fig. 3-16	
	Recovery Time		······	1		


					CONNECTION DIAGRAM PINOUT A			
		9307						
		7-SEGMENT DE	ECODER		A11 16 V(A22 15 f LT3 14 y RB04 13 a			
				RBI 5 12 b A3 6 11 c A0 7 10 d GND 8 9 e				
puts in 84 ment num	21 BCD erical c	- The '07 7-segment decod code and provide the app lisplay. The decoder can be electro-luminescent, or Cl	ropriate outputs to drive a 7 e used with 7-segment inca	-seg-				
• AUTON		RIPPLE BLANKING FOR S	UPPRESSION		LOGIC SYMBOL			
• LAMP 1 • BLANK • ACTIVE	TEST F ING IN E HIGH		BILITY		7 1 2 6 3 5			
• LAMP 1 • BLANK • ACTIVE	FEST F ING IN E HIGH G COD	ACILITY PUT OUTPUTS		PKG				
• LAMP 1 • BLANK • ACTIVE	TEST F ING IN E HIGH	ACILITY PUT OUTPUTS E: See Section 9		PKG TYPE	A0 A1 A2 A3 LT RBI			
LAMP 1 BLANK ACTIVE ORDERIN PKGS Plastic	G COD	ACILITY PUT OUTPUTS E: See Section 9 COMMERCIAL GRADE V _{CC} = +5.0 V ±5%,	MILITARY GRADE V _{CC} = +5.0 V ±10%,		A ₀ A ₁ A ₂ A ₃ LT RBI a b c d e f g RBO			
• LAMP	FEST F ING IN E HIGH G COD PIN OUT	ACILITY PUT OUTPUTS E: See Section 9 COMMERCIAL GRADE $V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	MILITARY GRADE V _{CC} = +5.0 V ±10%,	TYPE	A ₀ A ₁ A ₂ A ₃ LT RBI a b c d e f g RBO 13 12 11 10 9 15 14 4 Vcc = Pin 16			
LAMP BLANK BLANK ACTIVE ORDERIN PKGS Plastic DIP (P) Ceramic	G COD PIN OUT A	ACILITY PUT OUTPUTS E: See Section 9 COMMERCIAL GRADE $V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C to +70^{\circ}C$ 9307PC	MILITARY GRADE V _{CC} = +5.0 V ±10%, T _A = -55° C to +125° C	ТҮРЕ 9В	A ₀ A ₁ A ₂ A ₃ LT RBI a b c d e f g RBO 13 12 11 10 9 15 14 4 Vcc = Pin 16			
LAMP BLANK BLANK ACTIVE ORDERIN PKGS Plastic DIP (P) Ceramic DIP (D) Flatpak (F)	G COD PIN OUT A A A	ACILITY PUT OUTPUTS E: See Section 9 COMMERCIAL GRADE $V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ 9307PC 9307DC	MILITARY GRADE V _{CC} = +5.0 V ±10%, T _A = -55°C to +125°C 9307DM 9307FM	TYPE 9B 6B	A ₀ A ₁ A ₂ A ₃ LT RBI a b c d e f g RBO 13 12 11 10 9 15 14 4 Vcc = Pin 16			
LAMP BLANK BLANK ACTIVE ORDERIN PKGS Plastic DIP (P) Ceramic DIP (D) Flatpak (F)	G COD PIN OUT A A A A A	ACILITY PUT OUTPUTS E: See Section 9 COMMERCIAL GRADE V _{CC} = +5.0 V ±5%, T _A = 0°C to +70°C 9307PC 9307PC 9307FC 9307FC	MILITARY GRADE V _{CC} = +5.0 V ±10%, T _A = -55°C to +125°C 9307DM 9307FM	TYPE 9B 6B	A ₀ A ₁ A ₂ A ₃ LT RBI a b c d e f g RBO 13 12 11 10 9 15 14 4 Vcc = Pin 16			

FUNCTIONAL DESCRIPTION - The '07 7-segment decoder accepts a 4-bit BCD 8421 code input and produces the appropriate outputs for selection of segments in a 7-segment matrix display used for representing the decimal numbers 0-9. The seven outputs (a, b, c, d, e, f, g) of the decoder select the corresponding segments in the matrix shown in Figure a. The numeric designations chosen to represent the decimal numbers are shown in Figure b, together with the resulting displays for input code configurations in excess of binary nine.

The decoder has active HIGH outputs so that a buffer transistor may be used directly to provide the high currents required for incandescent displays. If additional base drive current is required external resistors may be added from the supply voltage to the seven segment outputs of the decoders. If additional base drive current is required external resistors may be added from the supply voltage to the seven segment outputs of the decoders. The value of this resistor is constrained by the 10 mA current sinking capability of the output transistors of the circuit.

The device has provision for automatic blanking of the leading and/or trailing-edge zeroes in a multidigit decimal number, resulting in an easily readable decimal display conforming to normal writing practice. In an eight digit mixed integer fraction decimal representation, using the automatic blanking capability, 0060.0300 would be displayed as 60.03. Leading-edge zero suppression is obtained by connecting the Ripple Blanking Output (RBO) of a decoder to the Ripple Blanking Input (RBI) of the next lower stage device. The most significant decoder stage should have the RBI input grounded; and, since suppression of the least significant integer zero in a number is not usually desired, the RBI input of this decoder stage should be left open. A similar procedure for the fractional part of a display will provide automatic suppression of trailing-edge zeroes.

The decoder has an active LOW input Lamp Test which overrides all other input combinations and enables a check to be made on possible display malfunctions. The RBO terminal of the decoder can be OR-tied with a modulating signal via an isolating buffer to achieve pulse duration intensity modulation. A suitable signal can be generated for this purpose by forming a variable frequency multivibrator with a cross coupled pair of TTL gates.



LOGIC DIAGRAM

6-21


		INP	UTS						(DUT	PUTS	3		
ΓT	RBI	A ₀	A 1	A ₂	A 3	а	b	с	d	е	f	g	RBO	
L H H	хгтх	X L H	X L L L	X L L	XLLL	H L H L	H L H H	H L H H	H L H L	H L H L	H L H L	H L L	H L H H	0 0 1
н н н н	× × × × ×	L H L	H H L L	L L H H	L L L	H H L H	H H L	L H H	H H L H	H L L	L L H	H H H	ннн	2 3 4 5
нннн	× × × × × ×	L H L H L	H H L L H	H L L		H H H L	L H H L	H H H L	H L H H H	H L H L H	H L H L	H L H H H	нннн	6 7 8 9 10
нннн	× × × × × ×	H L H L H	H L L H H		ΤΤΤΤ	L L H L	L H L L	L H L L	H L H L	L L H L	L H H H L	HHHHL	нтттт	11 12 13 14 15

TRUTH TABLE

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial







SYMBOL	PARAM	ETER		93	BXX	UNITS	CONDITION		
0				Min	Max				
Mari	Output HIGH			4.3		v	V _{CC} = Min I _{OH} = 0 mA		
Vон	Voltage	at RBO	XM XC	3.0 2.7		v	V _{CC} = Min I _{OH} = -70 μA		
		ata — g	XM XC		0.4 0.45	v	$I_{OL} = 12.5 \text{ mA}$ $I_{OL} = 11.5 \text{ mA}$ $I_{OL} = 3.1 \text{ mA}$ VCC = Max		
Vol	Output LOW	at RBO	XM XC		0.4 0.45	v	$\frac{I_{OL} = 3.1 \text{ mA}}{I_{OL} = 2.75 \text{ mA}}$		
VOL	Voltage	ata — g			0.4 0.45	v	I _{OL} = 10 mA V _{CC} = Mir		
		at RBO	XM XC		0.4 0.45	v	I _{OL} = 2.4 mA		
IA	Available Output Current at a — g		XM XC	-1.0 -1.1		mA	$\label{eq:Vout} \begin{array}{ c c } \hline V_{OUT} = 0.85 \ V \\ \hline V_{OUT} = 0.75 \ V \\ \hline T_A = Max \end{array}$		
los	Output Short Circ Current at a — g	uit	XM XC		-3.7 -4.0	mA	$V_{CC} = Max, T_A = +25^{\circ}C$ $V_{OUT} = 0 V$		
lcc	Power Supply Cu	rrent	XM XC		73 82	mA	V _{CC} = Max		

AC CHARACTERISTICS: $V_{CC} = +5.0 V$, $T_A = +25^{\circ}C$ (See Section 3 for waveforms and load configurations)

		93	XX			
SYMBOL	PARAMETER	C _L =	30 pF	UNITS	CONDITIONS	
		Min	Max]		
tPLH tPHL	Propagation Delay $A_0 - A_3$ or RBI to a - g or RBO		750 750	ns	Fig. 3-20	

07

						CONN	PINOUT		
		9308							
		93L08							
		DUAL 4-BIT L	АТСН			Ē _{0a} 2		24 Vcc 23 Q _{3b}	
purpose st active LO	torage a N Maste	The '08 is a dual 4-bit D- applications in digital syste er Reset input an active LC uivalent of the 9308.	ms. Each latch c	ontains bo	th an	Ē1a 3 D0a 4 Q0a 5 D1a 6 Q1a 7		22 D _{3b} 21 Q _{2b} 20 D _{2b} 19 Q _{1b} 18 D _{1b}	
ORDERIN	G COD	E: See Section 9	r		-	D2a 8		17 QOD	
	PIN COMMERCIAL GRADE MILITARY GRADE					Q2a 9		16 Dob	
PKGS	ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$ \begin{array}{c} V_{CC} = +5.0 \ V \ \pm 10\%, \\ T_{A} = -55^{\circ} C \ to \ +125^{\circ} C \end{array} \ \mbox{TYPE} \end{array} $			D _{3a} 10		15 Ē16	
Plastic DIP (P)	A	9308PC, 93L08PC			9N	Q _{3a} [1] GND [12		14 E _{0b} 13 MR	
Ceramic DIP (D)	A	9308DC, 93L08DC	9308DM, 93L08						
Flatpak (F)	Α	9308FC, 93L08FC	9308FM, 93L08	FM	4M				
INPUT LO PIN NAME		/FAN-OUT: See Section 3 DESCRIPTIO		93	XX (U.L GH/LO	· .	93L (HIGH/		
D _{0a} — D _{3a} D _{0b} — D _{3b}	>	Parallel Latch Inputs			1.5/1.5	17	0.75/0	0.375	
E_{0a} , E_{1a} , E MRa, MRb	оь, Е 1ь	AND Enable Inputs (Acti Master Reset Inputs (Act			1.0/1.0 1.0/1.0		0.5/0.25 0.5/0.25		
Q _{0a} — Q _{3a} Q _{0b} — Q _{3b}		Parallel Latch Outputs		 	20/10		1	0/5.0 (3.0)	
				OL					

FUNCTIONAL DESCRIPTION — Data can be entered into the latch when both of the enable inputs are LOW. As long as this logic condition exists, the output of the latch will follow the input. If either of the enable inputs goes HIGH, the data present in the latch at that time is held in the latch and is no longer affected by data input. The master reset overrides all other input conditions and forces the outputs of all the latches LOW when a LOW signal is applied to the Master Reset input.

MR	Ē0	Ē1	D	Qn	OPERATION
ΗII	L	L	L	L	Data Entry
	L	L	H	H	Data Entry
	L	H	X	Qn-1	Hold
H	H	L	X	Q _{n-1}	Hold
H	H	H	X	Q _{n-1}	Hold
L	X	X	X	L	Reset

TRUTH TABLE


Qn - 1 = Previous Output State

Qn = Present Output State

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

LOGIC DIAGRAM



6-25


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)								
SYMBOL	PARAMETER	93XX		93L		UNITS	CONDITIONS	
		Min	Max	Min	Мах			
lcc	Power Supply Current		100		29	mA	V _{CC} = Max	

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

		93XX		93L			CONDITIONS	
SYMBOL	PARAMETER	$C_L = 15 \text{ pF}$ $R_L = 400 \Omega$		C _L = 15 pF		UNITS		
		Min	Max	Min	Мах			
tpLH tpHL	Propagation Delay Ēn to Qn		30 22		45 38	ns	Figs. 3-1, 3-8	
tplh tphl	Propagation Delay D _n to Q _n		15 18		27 29	ns	Figs. 3-1, 3-5	
tPHL	Propagation Delay MR to Q _n		22		30	ns	Figs. 3-1, 3-16	

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER		93XX		3L	UNITS	CONDITIONS	
••••••			Мах	Miņ	Мах	00		
ts (H)	Setup Time HIGH, D_n to \overline{E}_n	10		8.0		ns	Fig. 3-13	
t _h (H)	Hold Time HIGH, D_n to \overline{E}_n	-2.0 0 ns		ns	1.9.0.10			
ts (L)	Setup Time LOW, D_n to \overline{E}_n	12		18		ns	Fig. 3-13	
t _h (L)	Hold Time LOW, D_n to \overline{E}_n			4.0		ns		
t _w (L)	Ēn Pulse Width LOW	18		30		ns	Fig. 3-21	
t _w (L)	MR Pulse Width LOW	18		32		ns	Fig. 3-16	
trec	Recovery Time, \overline{MR} to \overline{E}_n	8.0		10		ns	Fig. 3-16	



na

6

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	93XX (U.L) HIGH/LOW	93L (U.L.) HIGH/LOW
S0, S1	Common Select Inputs	1.0/1.0	0.5/0.25
10a 13a	Multiplexer A Inputs	1.0/1.0	0.5/0.25
Za	Multiplexer A Output	20/10	10/5.0
			(3.0)
Ζa	Complementary Multiplexer A Output	18/9.0	10/5.0
			(3.0)
1оь — Ізь	Multiplexer B Inputs	1.0/1.0	0.5/0.25
Zb	Multiplexer B Output	20/10	10/5.0
			(3.0)
Ζ _b	Complementary Multiplexer B Output	18/9.0	10/5.0
			(3.0)

FUNCTIONAL DESCRIPTION — The '09 dual 4-input multiplexers are able to select two bits of either HIGH or LOW data or control from up to four sources, in one package. The '09 is the logical implementation of two-pole, four-position switch, with the position of the switch being set by the logic levels supplied to the two select inputs. Both assertion and negation outputs are provided for both multiplexers. The logic equations for the outputs are shown below:

 $\begin{array}{l} Z_a = I_{0a} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1a} \bullet \overline{S}_1 \bullet S_0 + I_{2a} \bullet S_1 \bullet \overline{S}_0 + I_{3a} \bullet S_1 \bullet S_0 \\ Z_b = I_{0b} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1b} \bullet \overline{S}_1 \bullet S_0 + I_{2b} \bullet S_1 \bullet \overline{S}_0 + I_{3b} \bullet S_1 \bullet S_0 \end{array}$

The '09 is frequently used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the select inputs. A less obvious application is as a function generator. The '09 can generate two functions of three variables. This is useful for implementing random gating functions.


	LECT UTS	INPUTS (a or b)				OUTPUTS (a or b)	
S ₀	S1	lo	l ₁	l2	l3	Z	Ī
L	L	L	X	X	X	L	ΗL
L	L	H	X	X	X	H	
H	L	X	L	X	X	L	
H	L	X	H	X	X	H	
L	ннн	X	X	L	X	L	H
L		X	X	H	X	H	L
H		X	X	X	L	L	H
H		X	X	X	H	H	L

TRUTH TABLE

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial



9310 • 9316 93L10 • 93L16 93S10 • 93S16 BCD DECADE COUNTER/ 4-BIT BINABY COUNTER

DESCRIPTION — The '10 is a high speed synchronous BCD decade counter and the '16 is a high speed synchronous 4-bit binary counter. They are synchronously presetable, multifunctional MSI building blocks useful in a large number of counting, digital integration and conversion applications. Several states of synchronous operation are obtainable with no external gating packages required through an internal carry lookahead counting technique.

• SYNCHRONOUS COUNTING AND PARALLEL ENTRY


- DECODED TERMINAL COUNT
- BUILT-IN CARRY CIRCUITRY
- EASY INTERFACING WITH DTL, LPDTL, AND TTL FAMILIES

ORDERING CODE: See Section 9


	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG			
PKGS	ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	TYPE	7 CEP 10 CET		
Plastic DIP (P)	A	9310PC, 9316PC 93L10PC, 93L16PC 93S10PC, 93S16PC		9B	2 CP MR O		
Ceramic DIP (D)	A	9310DC, 9316DC 93L10DC, 93L16DC 93S10DC, 93S16DC	9310DM, 9316DM 93L10DM, 93L16DM 93S10DM, 93S16DM	6B	1 Vc		
Flatpak (F)	A	9310FC, 9316FC 93L10FC, 93L16FC 93S10FC, 93S16FC	9310FM, 9316FM 93L10FM, 93L16FM 93S10FM, 93S16FM	4L	GI		

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions


PIN NAMES	DESCRIPTION	93XX (U.L.) HIGH/LOW	93L (U.L.) HIGH/LOW	93S (U.L.) HIGH/LOW
CEP	Count Enable Parallel Input	1.0/1.0	0.5/0.25	2.5/2.5
CET	Count Enable Trickle Input	2.0/2.0	1.0/0.5	3.1/3.1
CP	Clock Pulse Input (Active Rising Edge)	2.0/2.0	1.0/0.5	3.1/3.1
MR	Asynchronous Master Reset Input (Active LOW)	1.0/1.0	0.5/0.25	1.25/1.25
P0 — P3	Parallel Data Inputs	0.67/0.67	0.33/0.17	1.25/1.25
P0 — P3 PE	Parallel Enable Input (Active LOW)	2.0/2.0	1.0/0.5	2.5/2.5
Q0 — Q3	Flip-flop Outputs	16/8.0	10/5.0 (3.0)	20/10
тс	Terminal Count Output	20/10	10/5.0 (3.0)	25/12.5












10 • 16



FUNCTIONAL DESCRIPTION — The '10 counts modulo-10 in the BCD (8421) sequence. From state 9 (HLLH) it increments to state 0 (LLLL). The '16 counts modulo-16 in binary sequence. From state 15 (HHHH) it increments to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset, parallel load, count-up and hold. Four control inputs — Master Reset (\overline{MR}) Parallel Enable (\overline{PE}), Count Enable Parallel (CEP) and Count Enable Trickle (CET) — determine the mode of operation, as shown in the Mode Select Table. A LOW signal on \overline{MR} overrides all other inputs and asynchronously forces all outputs LOW. A LOW signal on PE overrides counting and allows information on the Parallel Data (P_n) inputs to be loaded into the flip-flops on the next rising edge of CP. With PE and \overline{MR} HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.

The TTL and LP-TTL versions ('10, '16, 'L10 and 'L16 as opposed to the 'S10 and 'S16) contain masterslave flipflops which are "next-state catching" because of the JK feedback. This means that when CP is LOW, information that would change the state of a flip-flop, whether from the counting logic or the parallel entry logic if either mode is momentarily enabled, enters the master and is locked in. Thus to avoid inadvertently changing the state of a master latch, and the subsequent transfer of the erroneous information to the slave when the clock rises, it is necessary to insure that neither the counting mode, nor the parallel entry mode is momentarily enabled while CP is LOW. The S-TTL versions ('S10 and 'S16) use D-type edge-triggered flip-flops and changing the PE, CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

The Terminal Count (TC) output is HIGH when CET is HIGH and the counter is in its maximum count state (9 for the decade counters, 15 for the binary counters — fully decoded in both types). To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. These two schemes are shown in *Figures a and b*. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, counters or registers. If a decade counter is preset to an illegal state, or assumes an illegal state when power is applied, it will return to the normal sequence within two counts, as shown in the state diagrams.

Multistage Counting — The '10/'16 counters may be cascaded to provide multistage synchronous counting. Two methods commonly used to cascade these counters are shown in *Figures a and b*.

In multistage counting, all less significant stages must be at their terminal count before the next more significant counter is enabled. The '10/'16 internally decodes the terminal count condition and "ANDs" it with the CET input to generate the terminal count (TC) output. This arrangement allows one to perform series enabling by connecting the TC output (enable signal) to the CET input of the following stage, *Figure a*. The setup requires very few interconnections, but has the following drawback: since it takes time for the enable to ripple through the counter stages, there is a reduction in maximum counting speed. To increase the counting rate, it is necessary to decrease the propagation delay of the TC signal, which is done in the second method.

The scheme illustrated in *Figure b* permits multistage counting, limited by the fan-out of the terminal count. The CEP input of the '10/'16 is internally "ANDed" with the CET input and as a result, both must be HIGH for the counter to be enabled. The CET inputs are connected as before except for the second stage. There the CET input is left floating and is therefore HIGH. Also, all CEP inputs are connected to the terminal output of the first stage. The advantage of this method is best seen by assuming all stages except the second and last are in their terminal condition. As the second stage advances to its terminal count, an enable is allowed to trickle down to the last counter stage, but has the full cycle time of the first counter to reach it. Then as the TC of the first stage goes active (HIGH), all CEP inputs are activated, allowing all stages to count on the next clock.

MODE SELECT TABLE

		INPUT	rs		RESPONSE
MR	PE	CEP	CET	СР	
L H H H H	X L H H H	X X L X H	X X X L H	×┘××┘	Clear; All Outputs LOW Parallel Load; Pn → Qn Hold Hold; TC = LOW Count Up


H = HIGH Voltage Level

L = LOW Voltage Level


X = Immaterial

LOGIC EQUATIONS

 $\begin{array}{l} \mbox{Count Enable} = \mbox{MR} \bullet \mbox{PE} \bullet \mbox{CEP} \bullet \mbox{CET} \\ \mbox{Terminal Count} = \mbox{CET} \bullet \mbox{Q}_0 \bullet \mbox{Q}_1 \bullet \mbox{Q}_2 \bullet \mbox{Q}_3 & ('16) \\ \mbox{Terminal Count} = \mbox{CET} \bullet \mbox{Q}_0 \bullet \mbox{Q}_1 \bullet \mbox{Q}_2 \bullet \mbox{Q}_3 & ('10) \end{array}$



NOTE: The '20 can be preset to any state, but will not count beyond 9. If preset to state 10,11,12,13,14 or 15, it will return to its normal sequence within two clock pulses.



SYMBOL	PARAMETER	93	3XX	9	3L	9	3S	UNITS	CONDITIONS	
OT MEET		Min	Max	Min	Max	Min	Max	0111.0	00112	
los	Output Short Circuit Current	-20	-80	-2.5	-25	-40	-100	mA	V _{CC} = Max	
lcc	Power Supply Current		92		27.5		127	mA	V _{CC} = Max, MR = Gnd	
AC CHAR	ACTERISTICS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} =$	+25° C	(See S	Sectior	n 3 for	wavef	orms a	nd load c	onfigurations)	
		93	зхх	9	3L	9	3 S			
SYMBOL	PARAMETER	C _L =	$C_L = 15 \text{ pF}$		C _L = 15 pF		15 pF	UNITS	CONDITIONS	
		Min	Мах	Min	Мах	Min	Max			
f _{max}	Maximum Count Frequency	30		13		70		MHz		
tPLH tPHL	Propagation Delay CP to Q		20 23		32 39		9.0 13	ns	Figs. 3-1, 3-8	
tpLH tpHL	Propagation Delay CP to TC		35 22		66 30		18 12	ns		
tpLH tpHL	Propagation Delay 19 35 10 CET to TC 19 30 10		ns	Figs. 3-1, 3-5						
tphL	Propagation Delay MR to Q		45		62		20	ns	Figs. 3-1, 3-16	

AC OPERATING REQUIREMENTS:	$V_{CC} = +5.0 V, T_A = +25^{\circ}C$
----------------------------	---------------------------------------

SYMBOL	PARAMETER	93XX	93L	935	UNITS	CONDITIONS	
OTMBOL		Min Max	Min Max	Min Max	00		
t _s (H) t _s (L)	Setup Time HIGH or LOW P_n to CP	30 30	75 75	8.0 5.0	ns	Fig. 3-6	
t _h (H) t _h (L)	Hold Time HIGH or LOW Pn to CP	0 0	10 10	0 0	ns	g. 0 0	
t _s (H) t _s (L)	Setup Time HIGH or LOW PE to CP	Note 2 30	Note 2 53	10 5.0	ns	Fig. 3-6	
t _h (H) t _h (L)	Hold Time HİGH or LOW PE to CP	-7.0 Note 2	7.0 Note 2	0 0	ns	1 ig. 0 0	
ts (H) ts (L)	Setup Time HIGH or LOW CEP or CET to CP	22 Note 1	26 Note 1	9.0 7.5	ns	Fig. 3-6	
t _h (H) t _h (L)	Hold Time HIGH or LOW CEP or CET to CP	Note 1 0	Note 1 10	0 0	ns	, ig. o o	
t _w (H) t _w (L)	CP Pulse Width	17 17	25 25	6.5 7.0	ns	Fig. 3-8	
t _w (L)	MR Pulse Width LOW	30	65	14	ns	Fig. 3-16	
t _{rec}	Recovery Time MR to CP	15	55	5.5	ns	Fig. 3-16	

NOTES:
(1) The Setup Time "t₆ (L)"and Hold Time "t_h (H)" between the Count Enable (CEP and CET) and the Clock (CP) indicate that the HIGH-to-LOW transition of the CEP and CET must occur only while the Clock is HIGH for conventional operation.
(2) The Setup Time "t₆ (H)" and Hold Time "t_h (L)" between the Parallel Enable (PE) and Clock (CP) indicate that the LOW-to-HIGH transition of the PE must occur only while the Clock is HIGH for conventional operation.

9311 93L11 1-OF-16 DECODER/DEMULTIPLEXER 24 Vcc Ō1 2 23 Ao **DESCRIPTION** — The '11 is a multipurpose decoder designed to accept four inputs and provide 16 mutually exclusive outputs. The 9311 is a faster 22 A1 02 3 replacement for the 74154. **O**₃ 4 21 A2 MUTUALLY EXCLUSIVE OUTPUTS ō₄ 5 20 A3 HIGH CAPACITIVE DRIVE CAPABILITY 19 E1 ō5 6 • DEMULTIPLEXING CAPABILITY 18 E0 • TYPICAL POWER DISSIPATION OF 175 mW FOR '11, 58 mW FOR 'L11 Õ6 7 • 2-INPUT ENABLE GATE 07 8 17 O15 ō₀ [9 16 O14 **ORDERING CODE:** See Section 9 15 O13 Ō9 10 **COMMERCIAL GRADE** MILITARY GRADE PIN PKG 14 O12 010 T1 PKGS $V_{CC} = +5.0 V \pm 5\%$ $V_{CC} = +5.0 V \pm 10\%$ Ουτ TYPE 13 O11 GND 12 $T_A = 0^\circ C$ to $+70^\circ C$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ Plastic Α 9311PC, 93L11PC 9N DIP (P) Ceramic Α 9311DC, 93L11DC 9311DM, 93L11DM 6N. DIP (D) Flatpak 9311FC, 93L11FC А 9311FM, 93L11FM 4M (F) INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions 93XX (U.L.) 93L (U.L.) PIN NAMES DESCRIPTION HIGH/LOW HIGH/LOW A0 - A3 Address Inputs 1.0/1.0 0.5/0.25 Ē0, Ē1 AND Enable Inputs (Active LOW) 1.0/1.0 0.5/0.25 $\overline{O}_0 - \overline{O}_{15}$ Decoder Outputs (Active LOW) 20/10 10/5.0 (3.0) LOGIC SYMBOL 22 20 An. Δ1 A.2 A2 **O**₀ **O**₁ **O**₂ **O**₃ **O**₄ **O**₅ **O**₆ **O**₇ **O**₈ **O**₉ **O**₁₀ **O**₁₁ **O**₁₂ **O**₁₃ **O**₁₄ **O**₁₅ Vcc = Pin 24 GND = Pin 12 á 10 11 13 14 15 16 17

CONNECTION DIAGRAM PINOUT A

11

6-36

FUNCTIONAL DESCRIPTION — The '11 decoder accepts four inputs and provides 16 mutually exclusive active LOW outputs, as shown by the logic symbol. The active LOW outputs facilitate addressing other MSI units with active LOW enable. The '11 can demultiplex data by routing it from one input to one of 16 possible decoder outputs. The desired output is addressed and the data is applied to one of the enable inputs. Providing that the other enable is LOW, the addressed output will follow the state of the applied data.

		INF	PUTS	3									ουτ	PUT	S						
Ē0	Ēı	A ₀	A 1	A2	A ₃	ō٥	Ō1	Ō2	Ō₃	ō₄	Ō5	\overline{O}_6	Ō7	Ō8	Ō9	Ō10	Ō11	Ō12	Ō13	Ō14	Ō15
н	Н	х	х	х	х	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н
H	L	х	Х	Х	Х	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н
L	н	Х	Х	Х	Х	н	н	н	Н	н	н	н	н	н	н	н	н	н	н	н	н
L	L	L	L	L	L	L	н	Н	н	н	н	н	н	н	н	н	н	н	н	н	н
L	L	н	L	L	L	н	L	н	н	н	н	н	н	н	н	н	н	н	н	н	н
L	L	L	н	L	L	н	н	L	н	н	н	н	н	н	н	н	н	н	н	н	н
L	L	н	н	L	L	н	н	н	L	н	н	н	н	н	н	н	н	н	н	Н	Η.
L	L	L	L	н	L	н	н	н	Н	L	н	н	н	н	н	н	н	н	н	н	н
L	L	н	L	н	L	н	н	н	н	н	L	н	н	н	н	н	н	н	н	н	н
L	L	L	н	н	L	н	н	н	н	н	н	L	н	н	н	н	н	н	н	н	н
L	L	н	н	н	L	н	н	н	н	н	н	н	L	н	н	н	н	Н	н	н	н
L	L	L	L	L	н	н	н	н	Н	н	н	н	н	L	н	н	Н	н	н	н	н
L	L	н	L	L	н	н	н	н	н	н	н	н	н	н	L	н	н	н	н	н	н
L	L	L	н	L	н	н	н	н	н	н	н	н	н	н	н	L	н	н	н	н	н
L	L	н	н	L	н	н	н	н	Ĥ	н	н	н	н	н	н	н	L	н	н	н	н
L	L	L	L	н	н	н	н	н	н	Н	н	н	н	н	Н	н	н	L	н	н	н
L	L	н	L	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н	L	н	н
L	L	L	н	н	н	Н	н	н	Н	н	н	ΗÌ	н	Н	Н	н	Н	н	н	L	н
L	L	н	н	н	н	н	Н	н	н	н	н	н	Н	н	Н	н	Н	Н	Н	н	L


TRUTH TABLE

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

LOGIC DIAGRAM




DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified) 93XX 93L UNITS CONDITIONS SYMBOL PARAMETER Min Max Min Max -20 -2.5 **Output Short** ΧМ -55 -25 $V_{CC} = Max, V_{OUT} = 0 V$ mΑ los Circuit Current XC -20 -57 -2.5 -25 ΧМ 49 16.5 Power Supply Current mΑ Vcc = Max Icc хс 56 16.5

11

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ}C$ (See Section 3 for waveforms and load configurations)

			xx	93	BL			
SYMBOL	PARAMETER	$\begin{array}{l} C_L = 15 \; pF \\ R_L = 400 \; \Omega \end{array}$		$\begin{array}{c c} F & C_{L} = 15 \ pF \\ \Omega \end{array}$		UNITS	CONDITIONS	
		Min	Мах	Min	Мах			
tplH tpHL	Propagation Delay A _n to O _n		31 28		75 85	ns	Figs. 3-1, 3-20	
tplh tphl	Propagation Delay E _n to O _n		23 24		60 65	ns	Figs. 3-1, 3-5	



6-39

FUNCTIONAL DESCRIPTION — The '12 is a logical implementation of a single pole, eight position switch with the switch position controlled by the state of three Select inputs, S_0 , S_1 , S_2 . Both assertion and negation outputs are provided. The Enable input (E) is active LOW. When it is not activated the negation output is HIGH and the assertion output is LOW, regardless of all other inputs. The logic function provided at the output is:

 $\begin{aligned} \mathsf{Z} = \mathsf{E} \bullet (\mathsf{I}_0 \bullet \bar{\mathsf{S}}_0 \bullet \bar{\mathsf{S}}_1 \bullet \bar{\mathsf{S}}_2 + \mathsf{I}_1 \bullet \mathsf{S}_0 \bullet \bar{\mathsf{S}}_1 \bullet \bar{\mathsf{S}}_2 + \mathsf{I}_2 \bullet \bar{\mathsf{S}}_0 \bullet \mathsf{S}_1 \bullet \bar{\mathsf{S}}_2 + \mathsf{I}_3 \bullet \mathsf{S}_0 \bullet \mathsf{S}_1 \bullet \bar{\mathsf{S}}_2 + \mathsf{I}_4 \bullet \bar{\mathsf{S}}_0 \bullet \bar{\mathsf{S}}_1 \bullet \mathsf{S}_2 + \mathsf{I}_5 \\ \bullet \mathsf{S}_0 \bullet \bar{\mathsf{S}}_1 \bullet \mathsf{S}_2 + \mathsf{I}_6 \bullet \bar{\mathsf{S}}_0 \bullet \mathsf{S}_1 \bullet \mathsf{S}_2 + \mathsf{I}_7 \bullet \mathsf{S}_0 \bullet \mathsf{S}_1 \bullet \mathsf{S}_2). \end{aligned}$

The '12 provides the ability, in one package, to select from eight sources of data or control information. By proper manipulation of the inputs, the '12 can provide any logic function of four variables and its negation. Thus any number of random logic elements used to generate unusual truth tables can be replaced by one '12.


					IN	IPUTS						OUTF	UTS
Ē	S ₂	S1	S ₀	lo	l1	l2	13	14	15	l6	I7	Z	Z
н	Х	Х	Х	X	Х	х	Х	Х	Х	x	Х	н	L
L	L	L	L	L	х	х	х	х	х	х	х	н	L
L	L	L	L	н	X	х	х	х	х	х	х	L	н
L	L	L	н	X	L	х	х	х	х	х	х	н	L
L	L	L	н	x	н	х	х	х	х	х	х	L	н
L	L	н	L	X	х	L	х	х	Х	х	х	н	L
L	L	н	L	X	х	н	х	х	X	х	х	L	н
L	L	н	н	X	Х	Х	L	Х	Х	Х	X .	н	L
L	L	н	н	x	х	х	н	х	х	х	х	L	н
L	н	L	Ľ	X	х	х	х	L	х	х	Х	Υ H	L
L	н	. L	L	X	X	X	х	н	х	х	х	L	H,
L	н	L	н	X	х	Х	х	X	L	х	· X	н	L
L	н	L	H.	x	х	X	X	х	н	X	х	L	н
L	н	н	L	X	х	х	х	х	X	L	Х	н	L
L	н	н	L	X	х	х	х	х	х	н	Х	L	н
L	н	н	н	X	х	х	х	х	х	X	L	н	L
L	· H	н	н	X	Х	Х	Х	Х	Х	Х	н	L	н

TRUTH TABLE

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial



					CONNECTION DIAGRAM PINOUT A
		9313			l₀1 16 Vcc l₁2 15 z
		8-INPUT MULT	IPLEXER		12 3 14 Z
		(With Open-Collect	or Output)		I3 4 13 S2 I4 5 12 S1 I5 6 11 S0
out. It has open-colle device car	the same the same the select	me pinning and logic confi output which allows for eas	plexer with open-collector iguration as the '12, but wi sy expansion of input terms eight sources. The '13 has a ng.	th an . The	I6 7 10 E GND 8 9 17
BUT W	PINNIN	REPLACEMENT FOR THE G AND LOGIC CONFIGU PEN-COLLECTOR OUTPU CTOR OUTPUT Z FOR EA	RATION AS THE 9312 T		LOGIC SYMBOL
		RMS (WIRED-OR APPLIC	ATIONS)		
MULTI ON-CH FULLY	FUNCT IIP SELI BUFFE	ION CAPABILITY ECT LOGIC DECODING RED Z OUTPUT E: See Section 9			$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
MULTII ON-CH FULLY	FUNCT IIP SELI BUFFE	ION CAPABILITY ECT LOGIC DECODING RED Z OUTPUT E: See Section 9 COMMERCIAL GRADE	MILITARY GRADE	PKG	11 S ₀ 12 S ₁
MULTI ON-CH FULLY	FUNCT IIP SELI BUFFE G COD	ION CAPABILITY ECT LOGIC DECODING RED Z OUTPUT E: See Section 9		PKG TYPE	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
MULTII ON-CH FULLY FULLY PRDERIN PKGS	FUNCT IIP SELI BUFFE G COD	ION CAPABILITY ECT LOGIC DECODING RED Z OUTPUT E: See Section 9 COMMERCIAL GRADE $V_{CC} = +5.0 V \pm 5\%$,	MILITARY GRADE V _{CC} = +5.0 V ±10%,		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
MULTII ON-CH ON-CH FULLY ORDERIN PKGS Plastic DIP (P) Ceramic	FUNCT IIP SELI BUFFE G COD PIN OUT	E: See Section 9 COMMERCIAL GRADE $V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ} C to +70^{\circ} C$	MILITARY GRADE V _{CC} = +5.0 V ±10%,	ТҮРЕ	$11 - S_0$ $12 - S_1$ $13 - S_2$ $Z - Z$ 0 $14 - 15$ $V_{CC} = Pin \ 16$
MULTII ON-CH FULLY	FUNCT IIP SELI BUFFE G COD PIN OUT A	ION CAPABILITY ECT LOGIC DECODING RED Z OUTPUT E: See Section 9 COMMERCIAL GRADE $V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C to +70^{\circ}C$ 9313PC	MILITARY GRADE V _{CC} = +5.0 V ±10%, T _A = -55° C to +125° C	ТҮРЕ 9В	$11 - S_0$ $12 - S_1$ $13 - Z_2$ $Z - Z$ $14 - 15$ $V_{CC} = Pin \ 16$
MULTII ON-CH ON-CH FULLY ORDERIN PKGS Plastic DIP (P) Ceramic DIP (D) Flatpak (F)	FUNCT IIP SELI BUFFE G COD PIN OUT A A A	ION CAPABILITY ECT LOGIC DECODING RED Z OUTPUT E: See Section 9 COMMERCIAL GRADE $V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C to +70^{\circ}C$ 9313PC 9313DC	MILITARY GRADE V _{CC} = +5.0 V ±10%, T _A = -55° C to +125° C 9313DM 9313FM	ТҮРЕ 9В 6В	$11 - S_0$ $12 - S_1$ $13 - S_2$ $Z - Z$ 0 $14 - 15$ $V_{CC} = Pin \ 16$ $GND = Pin \ 8$
MULTII ON-CH ON-CH FULLY PRGE PKGS Plastic DIP (P) Ceramic DIP (D) flatpak (F)	FUNCT IIP SELI BUFFE G COD PIN OUT A A A A	ION CAPABILITY ECT LOGIC DECODING RED Z OUTPUT E: See Section 9 COMMERCIAL GRADE V _{CC} = +5.0 V ±5%, TA = 0°C to +70°C 9313PC 9313PC 9313FC	MILITARY GRADE V _{CC} = +5.0 V ±10%, T _A = -55° C to +125° C 9313DM 9313FM	ТҮРЕ 9В 6В	$11 - S_0$ $12 - S_1$ $13 - S_2$ $Z - Z$ 0 $14 - 15$ $V_{CC} = Pin \ 16$

FUNCTIONAL DESCRIPTION — The '13 is a logical implementation of a single pole, eight-position switch with the switch position controlled by the state of three Select inputs, S₀, S₁, S₂. An open-collector output \overline{Z} is provided for easy expansion of input terms. Also a fully buffered Z output is available. The Enable Input (E) is active LOW. When it is not activated the negation output is HIGH and the assertion output is LOW regardless of all other inputs. The logic function provided at the output is:

 $Z = \overline{E} \bullet (I_0 \bullet \overline{S}_0 \bullet \overline{S}_1 \bullet \overline{S}_2 + I_1 \bullet S_0 \bullet \overline{S}_1 \bullet \overline{S}_2 + I_2 \bullet \overline{S}_0 \bullet S_1 \bullet \overline{S}_2 + I_3 \bullet S_0 \bullet S_1 \bullet \overline{S}_2 + I_4 \bullet \overline{S}_0 \bullet \overline{S}_1 \bullet S_2 + I_5 \bullet S_0 \bullet \overline{S}_1 \bullet S_2 + I_6 \bullet \overline{S}_0 \bullet S_1 \bullet S_2 + I_7 \bullet S_0 \bullet S_1 \bullet S_2)$

The '13 provides the ability, in one package, to select from eight sources of data or control information. By proper manipulation of the inputs, the '13 can provide any logic functions of four variables and its negation.


	INP	UTS	OUT	PUTS	
Ē	S2	S1	S ₀	Ī	Z
HL	X L	X L	X L		L Io
L	L	L H	H L		l1 l2
	L H	H L	HL	13 14	3 4
	н н н	L H H	H L H	13 14 15 16 17	5 6 7

TRUTH TABLE

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial




LOGIC DIAGRAM

13

SYMBOL	PARAMETER		BXX	UNITS	CONDITIONS		
0		Min	Мах	00	CONDITIONS		
Юн	Output HIGH Current, Z	-	150	μΑ	$\label{eq:VCC} \begin{array}{l} V_{CC}=4.5 \ V, \ V_{OUT}=4.5 \ V, \ V_{IN}=0.6 \ V \\ \text{on Data Input, } V_{IN} \ (\overline{E} \ \& \ S_n \ Inputs)=V_{IL} \\ \text{or } V_{IH} \ \text{per Truth Table} \end{array}$		
los	Output Short Circuit Current, Z	-20	-70	mA	V _{CC} = Max, V _{OUT} = 0 V		
lcc	Power Supply Current		47	mA	$V_{CC} = Max$, $I_0 - I_7 = Gnd$		

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ}C$ (See Section 3 for waveforms and load configurations)

		93	зхх		CONDITIONS	
SYMBOL	PARAMETER	CL =	15 pF			
		Min	Max	1		
tPLH tPHL	Propagation Delay S_0 to Z		34 34	ns	Figs. 3-1, 3-20	
tplh tphl	Propagation Delay S_0 to \overline{Z}		29 28	ns	Figs. 3-2, 3-20 R _L = 400 Ω	
tplh tphl	Propagation Delay I ₀ to Z		30 30	ns	Figs. 3-1, 3-5	
tPLH tPHL	Propagation Delay I_0 to \overline{Z}		26 24	ns	Figs. 3-2, 3-4 R _L = 400 Ω	
tPLH tPHL	Propagation Delay Ē to Z		34 36	ns	Figs. 3-1, 3-4	
tPLH tPHL	Propagation Delay E to Z		27 29	ns	Figs. 3-2, 3-5 R _L = 400 Ω	



6-45

FUNCTIONAL DESCRIPTION — The '14 consists of four latches with a common active LOW Enable input and active LOW Master Reset input. When the Enable goes HIGH, data present in the latches is stored and the state of the latch is no longer affected by the \overline{S}_n and D_n inputs. The Master Reset when activated overrides all other input conditions forcing all latch outputs LOW. Each of the four latches can be operated in one of two modes:

D-TYPE LATCH — For D-type operation the \overline{S} input of a latch is held LOW. While the common Enable is active the latch output follows the D input. Information present at the latch output is stored in the latch when the Enable goes HIGH.

SET/RESET LATCH — During set/reset operation when the common Enable is LOW a latch is reset by a LOW on the D, input, and can be set by a LOW on the \overline{S} input if the D input is HIGH. It both \overline{S} and D inputs are LOW, the D input will dominate and the latch will be reset. When the Enable goes HIGH, the latch remains in the last state prior to disablement. The two modes of latch operation are shown in the Truth Table.

MR	Ē	D	s	Qn	OPERATION
нн н	L L H	L H X	L L X	L H Qn-1	D MODE
ΙΙΙΙΙ	L L L H	L H L H X	L L H H X	L H L Q _{n-1} Q _{n-1}	R/S MODE
L	х	Х	х	L	RESET


TRUTH TABLE

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

Qn-1 = Previous Output State


Qn = Present Output State



SYMBOL	PARAMETER	93	BXX	9	3L	UNITS	CONDITIONS	
01111202		Min	Мах	Min	Мах	00	CONDITION	
lcc	Power Supply Current		55		16.5	mA	Vcc = Max	
AC CHAR	ACTERISTICS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A}$		(See S		n 3 for 3L	waveforms a	nd load configuration	
SYMBOL	PARAMETER		C _L = 15 pF		15 pF	UNITS	CONDITIONS	
		Min	Мах	Min	Мах			
tPLH tPHL	Propagation Delay Ē to Q _n		24 24		45 36	ns	Figs. 3-1, 3-9	
tPLH tPHL	Propagation Delay Dn to Qn		12 24		30 30	ns	Figs. 3-1, 3-5	
tрLн	Propagation Delay MR to Qn		18		30	ns	Figs. 3-1, 3-16	
	Propagation Delay \bar{S}_n to Q_n		24		33	ns	Figs. 3-1, 3-16	

AC OPERATING REQUIREMENTS: V_{CC} = +5.0 V, T_A = +25° C

SYMBOL	PARAMETER	9?	зхх	9	3L	UNITS	CONDITIONS	
		Min	Мах	Min	Мах		CONDITION O	
t _s (H) t _s (L)	Setup Time HIGH or LOW D_n to \overline{E}	5.0 18		10 20		ns	Fig. 3-13	
t _h (H) t _h (L)			0 0 5.0 10			ns		
t _s (H)	Setup Time HIGH, D_n to \overline{S}_n	8.0		15		ns	Fig. 3-13	
t _h (L)	Hold Time LOW, D_n to \overline{S}_n	8.0		5.0		ns		
t _w (L)	E Pulse Width LOW	18		30		ns	Fig. 3-9	
t _w (L)	MR Pulse Width LOW	18		25		ns	Fig. 3-16	
t _{rec}	Recovery Time, MR to E	0		5.0		ns	Fig. 3-16	



6-48

FUNCTIONAL DESCRIPTION — The 1-of-10 decoder/driver accepts BCD inputs from all TTL circuits and produces the correct output selection to directly drive gas filled cold cathode indicator tubes. The outputs are selected as shown in the Truth Table. It is capable of driving all known available cold cathode indicator tubes having 7.0 mA or less cathode current. Unused input codes 12 and 13 cause all the outputs to remain HIGH; no cathode will be selected. This results in the indicator tube being blanked. Using this feature for blanking may cause a slight glow to appear in the tube.


		IN	PUTS	3					OUT	ΓΡυτ	s			
	A ₀	A 1	A ₂	A ₃	ō0	Ō1	Ō2	Ō₃	ō4	Ō5	\overline{O}_6	Ō7	Ō8	Ō9
0	L	L	L	L	L	н	н	н	н	н	н	н	н	н
1	н	L	L	L	н	L	Н	Н	н	н	н	н	н	н
2	L	Н	L	L	н	н	L	н	н	н	н	н	Н	н
3	н	H	L	L	н	н	н	L	н	н	н	н	н	н
4	L	L	н	L	н	н	н	н	L	н	н	н	н	н
5	н	L	н	L	н	н	н	н	н	L	н	н	н	н
6	L	н	н	L	н	H.	н	Н	н	Н	L	н	Н	н
7	н	н	н	L	н	н	н	н	н	н	н	L	н	н
8	L	L	L	н	н	н	н	н	н	н	н	н	L	н
9	н	L	L	н	н	н	н	н	н	н	н	н	н	L
10	L	н	L	н	н	н	L	н	н	н	Н	Н	L	н
11	н	н	L	н	н	н	н	L	н	н	н	н	Н	L
12	L	L	н	н	н	н	н	н	н	н	H.	н	н	н
13	н	L	н	Н	н	н	н	н	н	н	н	н	Н	н
14	L	н	н	н	н	н	н	н	н	н	L	Н	н	н
15	Н	н	н	н	н	н	H	н	н	н	Н	L	н	Н

TRUTH TABLE

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified) 93XX UNITS SYMBOL PARAMETER CONDITIONS Min Max V_{CC} = Max, Force 2.0 mA 70 v νон **Output HIGH Voltage** into HIGH Output $V_{CC} = Min, I_{OL} = 7.0 mA$ 2.5 XM Inputs at Threshold Vol **Output LOW Voltage** v XC 3.0 Voltages, (VIL or VIH) as per Truth Table ΧМ 1.9 Guaranteed Input HIGH v ИΗ Input HIGH Voltage XC 2.0 Threshold Voltage ΧМ 1.1 Guaranteed Input LOW VIL Input LOW Voltage v XC 0.85 Threshold Voltage $V_{CC} = Max, V_{OUT} = 55 V$ Inputs at Threshold ХМ 20 Юн Output HIGH Current μA Voltages, $(V_{IL} = Gnd)$, XC 40 $V_{IH} = 4.5 V$), as per **Truth Table** ΧМ 2.0 $V_{CC} = Max$, $V_{IN} = 4.5 V$ Input HIGH Current μA hн XC 5.0 Other Inputs Open $V_{CC} = Max$, $V_{IN} = 0.4 V$ Input LOW Current -1.5 ΙL mΑ Other Inputs Open

29

31

mΑ

 $V_{CC} = 5.0 V$, No Connection

to Input or Output Pins

ΧМ

XC

Power Supply Current

lcc

9317B 9317C 7-SEGMENT DECODER/DRIVER

DESCRIPTION — The '17 is a seven segment decoder/driver designed to accept four inputs in 8421 BCD code and provide the appropriate outputs to drive a 7-segment numerical display. The decoder can be used to directly drive 7-segment incandescent lamp displays and light emitting diode indicators (or indirectly drive neon, electro-luminescent, numeric displays). The '17 is available in two output current and latch voltage versions, the '17B and C.

- AUTOMATIC RIPPLE BLANKING FOR SUPPRESSION OF LEADING AND/OR TRAILING-EDGE ZEROES
- LAMP INTENSITY MODULATION CAPABILITY
- LAMP TEST FACILITY/BLANKING INPUT
- CODES IN EXCESS OF BINARY 9 DISABLE OUTPUTS

ORDERING CODE: See Section 9


	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	ουτ	V _{CC} = +5.0 V ±5%, T _A = 0°C to +70°C	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	TYPE
Plastic DIP (P)	A	9317PC		9B
Ceramic DIP (D)	A	9317DC	9317DM	7B
Flatpak (F)	A	9317FC	9317FM	4L

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions


PIN NAMES	DESCRIPTION	93XX (U.L.) HIGH/LOW
A0 - A3	Address Inputs	1.0/1.0
	Lamp Test Input (Active LOW)	5.0/4.0
RBI	Ripple Blanking Input (Active LOW)	1.0/0.5
RBO	Ripple Blanking Output (Active LOW)	1.5/1.5
ā — ģ	Outputs	See Options

OPTIONS

PARAMETER	9317B	9317C
Latch Voltage	20 V	30 V
Output Current (Pins 9 through 15)	40 mA	20 mA



CONNECTION DIAGRAM PINOUT A



17

16 Vcc

15 T

14 g


13 a

12 b

11] ē

10 đ

9 ē



TRUTH TABLE

		INP	JTS						OL	ITPU	тs			DECIMAL
ιŦ	RBI	A ₀	A1	A2	A3	īa	Б	ē	đ	ē	Ŧ	ģ	RBO	OR FUNCTION
L H H H	X L H X	X L L H	X L L L	X L L L	X L L L	L H L H	L H L H	L H L H	L H L H	L H L	L H L	гттг	ΗLΗΗ	0 0 1
H H H H	× × × ×	L H L H	H H L	L L H H	L L L	L L H L	L L H	H L L	L L H L	L H H	H H L	L L L	нтт	2 3 4 5
ΗΗΗΗ	× × × × ×	L H L H L	H L L	H L L	L H H H	H L L H	H L L H	L L L H	L H H H	L H H H	L H L H	LHLLH	H H H L	6 7 8 9 10
нннн	× × × × ×	H L H L H	H L H H		нннн	нннн	H H H H H	H H H H	нннн	H H H H H	нннн	нннн	L L L L	11 12 13 14 15
H = H	IGH Vo	Itage Le	evel	L =	LOW	/oltage	e Leve		X = Im	mater	ial			

6-52


FUNCTIONAL DESCRIPTION — The '17 7-segment decoder/driver accepts a 4-bit BCD 8421 code input and produces the appropriate outputs for selection of segments in a seven segment matrix display used for representing the decimal numbers 0 - 9. The seven outputs $(\overline{a} - \overline{g})$ of the decoder select the corresponding segments in the matrix shown in *Figure a*. The numeric designations chosen to represent the decimal numbers are shown in *Figure c*. Code configurations in excess of binary nine disable the outputs.


The decoder has active LOW outputs so that it may be used directly to drive incandescent displays or light emitting diode indicators. The device has provision for automatic blanking of the leading and/or trailing-edge zeroes in a multidigit decimal number, resulting in an easily readable decimal display conforming to normal writing practice. In an eight digit mixed integer fraction decimal representation, using the automatic blanking capability, 0060.0300 would be displayed as 60.03. Leading-edge zero suppression is obtained by connecting the Ripple Blanking Output (RBO) of a decoder to the Ripple Blanking Input (RBI) of the next lower stage device. The most significant decoder stage should have the RBI input grounded; and, since suppression of the least significant integer zero in a number is not usually desired, the RBI input of this decoder stage should be left open. A similar precedure for the fractional part of a display will provide automatic suppression of trailing-edge zeroes.

The decoder has an active LOW input Lamp Test which overrides all other input combinations and allows checking on possible display malfunctions. The RBO terminal of the decoder can be OR-tied with a modulating signal via an isolating buffer to achieve pulse duration intensity modulation. A suitable signal can be generated for this purpose by forming a variable frequency multivibrator with a cross coupled pair of TTL gates. Forcing the RBO LOW will blank the display, regardless of the LT or A_n inputs.



Fig. a Segment Designation






DC AND AC CHARACTERISTICS OVER COMMERCIAL TEMPERATURE RANGE: V_{CC} = +5.0 V \pm 5% 0°C 25°C 75°C SYMBOL PARAMETER UNITS CONDITIONS Min Max Min Max Min Max $V_{CC} = 4.75 V$ **Output HIGH Voltage** $I_{OH} = -70 \ \mu A$ νон 3.0 3.0 3.0 v on RBO Only Pin 5 = VIH Pins 1,2,6,7=0V $V_{CC} = 5.25 V$ $I_{OL} = 2.75 \text{ mA}$ 0.45 0 45 0 45 Inputs at VIH or Vol per **Output LOW Voltage** Truth Table Vol v on RBO Only $V_{CC} = 4.75 V$ $I_{OL} = 2.4 \text{ mA}$ 0.45 0.45 0.45 Inputs at VIH or VIL per **Truth Table** $V_{CC} = 4.75$ 9317B 0.9 0.9 0.9 $I_{OL} = 40 \text{ mA}$ Pin 3 = 0 V VOL **Output LOW Voltage** v $V_{CC} = 4.75 V$ 9317C 0.45 0.45 0.45 $I_{OL} = 20 \text{ mA}$ Pin 3 = 0 V9317B 20 20 20 $I_{OL} = 10 \text{ mA}$ Output Latch Voltage VLATCH v 9317C 30 30 30 Inputs = Open Guaranteed 2.0 2.0 2.0 νн Input HIGH Voltage v Input HIGH Threshold Guaranteed VIL Input LOW Voltage 0.85 0.85 0.85 v Input LOW Threshold $V_{CC} = 5.25 V$ $V_{CEX} = 30 V$ ('17C) 20 V ('17B) Юн **Output HIGH Current** 200 250 μA Inputs at VIH or VIL per Truth Table 500 tрiн **Propagation Delay** Fig. 3-20 ns

tPHL


SYMBOL	PARAMETER		-5	5°C	25	5°C	12	5°C	UNITS	CONDITIONS
OTMEOL			Min	Max	Min	Max	Min	Мах	on in o	CONDITIONO
Vон	Output HIGH Voltage on RBO Only	3.0		3.0		3.0		v	V _{CC} = 4.5 V I _{OH} = -70 µA Pin 5 = V _{IH} Pins 1,2,6,7 = 0 V	
Vol	Out <u>put L</u> OW Voltage			0.4		0.4		0.4	v	$V_{CC} = 5.5 V$ $I_{OL} = 3.1 mA$ Inputs at V _{IH} or V _{IL} per Truth Table
VOL	on RBO Only			0.4		0.4		0.4	•	$\label{eq:VC} \begin{array}{l} V_{CC} = 4.5 \ V \\ I_{OL} = 2.4 \ \text{mA} \\ \text{Inputs at } V_{\text{IH}} \\ \text{or } V_{\text{IL}} \ \text{per} \\ \text{Truth Table} \end{array}$
Vol	Output LOW Voltage	9317B		0.8		0.8		0.8	V	$V_{CC} = 4.5 V$ $I_{OL} = 40 mA$ Pin 3 = 0 V
		9317C		0.4		0.4		0.4		V _{CC} = 4.5 V I _{OL} = 20 mA Pin 3 = 0 V
VLATCH	Output Latch Voltage	9317 B 9317C	20 30		20 30		20 30		v	I _{OUT} = 10 mA Inputs = Open
Viн	Input HIGH Voltage		2.1		1.9		1.7		v	Guaranteed Input HIGH Threshold
VIL	Input LOW Voltage			1.4		1.1		0.8	v	Guaranteed Input LOW Threshold
Іон	Output HIGH Current					200		250	μΑ	V _{CC} = 5.5 V V _{CEX} = 30 V ('17C) 20 V ('17E Inputs at V _{IH} or V _{IL} per Truth Table
tpLH tpHL	Propagation Delay				500 500			ns	Fig. 3-20	



6-56

FUNCTIONAL DESCRIPTION — The '18 8-input priority encoder accepts data from eight active LOW inputs and provides a binary representation on the three active LOW outputs. A priority is assigned to each input so that when two or more inputs are simultaneously active, the input with the highest priority is represented on the output, with input line 7 having the highest priority. A HIGH on the Enable Input (\overline{EI}) will force all outputs to the inactive (HIGH) state and allow new data to settle without producing erroneous information at the outputs. A Group Signal output (\overline{GS}) and Enable Output (\overline{EO}) are provided with the three data outputs. The \overline{GS} is active LOW when any input is LOW; this indicates when any input is active. The \overline{EO} is active LOW when all inputs are HIGH. Using the output enable along with the input enable allows priority encoding of N input signals. Both \overline{EO} and \overline{GS} are in the inactive HIGH state when the input enable is HIGH.

LOGIC DIAGRAM



					0	UTP	UTS						
ĒĪ	T ₀	. T ₁	T ₂	T ₃	T4	T ₅	T ₆	T 7	GS	Ā0	Ā1	Ā2	ĒŌ
H L L L	X H X X X	X H X X X	X H X X X	X H X X X	X H X X X	X H X L	X H X L H	X H L H H	HHLLL	HHLHL	H H L L H	H H L L	H L H H H
	X X X L	X X L H	X X L H H	X L H H H	LHHHH	ΤΤΤΤ	нннн	ΙΙΙΙΙ		エレエレエ	H L L H H		нннн

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	93	XX	93L		UNITS	CONDITIONS
0111202		Min	Мах	Min	Мах	0.1.10	
Ін	Input HIGH Current Îo - Î7, El		1.0			mA	V _{CC} = Max, V _{IN} = 5.5 V
los	Output Short Circuit Current	-20	-70			mA	Vcc = Max, Vout = 0 V
lcc	Power Supply Current		77		22	mA	V _{CC} = Max

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

		93XX	93L		
SYMBOL	PARAMETER	C _L = 15 pF	C _L = 15 pF	UNITS	CONDITIONS
		Min Max	Min Max		
tPLH tPHL	Propagation Delay In to EO	10 18	18 50	ns	Figs. 3-1, 3-4
tPLH tPHL	Propagation Delay El to GS	14 16	20 28	ns	Figs. 3-1, 3-5
tPLH tPHL	Propagation Delay El to EO	14 22	20 36	ns	Figs. 3-1, 3-5
tPLH tPHL	Propagation Delay EI to Ā _n	17 17	33 26	ns	Figs. 3-1, 3-5
tpLH tpHL	Propagation Delay \overline{I}_n to \overline{GS}	14 16	60 26	ns	Figs. 3-1, 3-5
tPLH tPHL	Propagation Delay \overline{I}_n to \overline{A}_n	21 21	36 36	ns	Figs. 3-1, 3-20

19 • 20

CONNECTION DIAGRAM PINOUT A

9319 • 9320 DECADE SEQUENCERS

DESCRIPTION — The '19 and '20 are high speed counters with ten decoded active LOW outputs. The '19 has standard TTL totem pole outputs, and the '20 has resistor pull-up outputs for wired-AND applications. The devices provide a 1-of-10 sequential output pattern by the application of ten pulses to the Clock input. Shorter sequences can be obtained by using external feedback, either hard-wired or programmable via multiplexing.

- COMBINATION DECADE COUNTER AND 1-OF-10 DECODER
- GLITCHLESS, SEQUENTIAL 1-OF-10 OUTPUT PATTERN
- IDEAL FOR MULTIPHASE CLOCK GENERATION
- ANY SEQUENCE BETWEEN TWO AND TEN OBTAINABLE
- HIGH SPEED CLOCK INPUTS TYPICALLY 50 MHz
- WIRED-AND CAPABILITY (9320 ONLY)


ORDERING CODE: See Section 9


	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	TYPE
Plastic DIP (P)	A	9319PC, 9320PC	· · · · · · · · · · · · · · · · · · ·	9B
Ceramic DIP (D)	A	9319DC, 9320DC	9319DM, 9320DM	6B
Flatpak (F)	A	9319FC, 9320FC	9319FM, 9320FM	4L

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions


PIN NAMES	DESCRIPTION	9319 (U.L.) HIGH/LOW	9320 (U.L.) HIGH/LOW
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	1.0/1.0
CE	Clock Enable Input	1.0/1.0	1.0/1.0
	Synchronous Reset Input (Active LOW)	1.0/1.0	1.0/1.0
MR	Asynchronous Master Reset Input (Active LOW)	1.0/1.0	1.0/1.0
$\overline{O}_0 - \overline{O}_9$	Decoded Outputs (Active LOW)	20/10	3.0/10

LOGIC SYMBOL





19 • 20



TRUTH TABLE

OPERATING		IN	PUT	S				(DUTF	UTS				
MODE	MR	SR	CE	СР	ō₀	Ō1	Ō2	•	•	٠	•	Ō7	Ō8	Ō9
Initialize, Asynchronous Reset	L L ⊅ H	X X	X (qu	X iescent)	H L	H H	H H					H H	H H	H H
Synchronous Reset	Н	L	н	Г	L	н	н					н	н	н
Hold	Н	Х	L	Х				(N	lo Ch	ange	e)			
Sequence/Count	• ТТТ	ннн.	н н н	•	L H H	H L H	H H L	•	• • •	• •	•	н н н	H H H .	ннн
	••• エエエエ	••• # # # # #	• • • H H H H		• • • H H H L	• • • H H H H H	•••	• • •	•	• • •	• • •	••• • • • • • • • • • • • • • • • • • •	• • • H L H H	• • • H H L H

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

FUNCTIONAL DESCRIPTION — The '19 and '20 are decade shift counters with active LOW 1-of-10 decoded outputs. The decoded shift counter technique provides ten mutually exclusive, glitchless outputs. The edge-triggered counter is advanced on each LOW-to-HIGH transition of the Clock input (CP). When the Clock Enable (CE), Synchronous Reset (SR), Master Reset (MR) are HIGH, the device is sequenced via the Clock thru output states $\overline{O}_0 - \overline{O}_9$, successively.

The active HIGH Count Enable (CE) input is gated with the Clock and can be interchanged with Clock for layout convenience. A LOW on the CE input inhibits the Clock and stops the counter. By returning one of the outputs to the CE input, the device will sequence up to that output state and stop until reset with the Master Reset. Because the CE input is gated with the CP input, it cannot be changed from LOW to HIGH while the CP is HIGH.

The active LOW Synchronous Reset $\overline{(SR)}$ is used to reset the counter to zero (returning the output to the \overline{O}_0 state) in response to the LOW-to-HIGH transition of the Clock. Any sequence between "two" and "ten" can be obtained by connecting the last desired output to the \overline{SR} input. This method of truncating the sequence produces a series of pulses of equal duration as long as the clock frequency remains constant.

A LOW on the Master Reset (\overline{MR}) overrides all other input conditions and resets the counter to zero. As long as the \overline{MR} is LOW, all of the outputs are HIGH. When the \overline{MR} goes from LOW to HIGH, the zero output ($\overline{O_0}$) goes LOW. This \overline{MR} gating with the $\overline{O_0}$ output insures complete system resetting or initialization before the first output in the sequencer is activated. For low frequency applications (below 1.0 MHz) the \overline{MR} can be used in lieu of the SR for truncating the count sequence. If the input CP rise time is very slow (over 100 ns), the \overline{MR} input should be used to reset the counter to avoid mis-triggering. This is accomplished by returning the next higher output to the \overline{MR} pin. After the desired sequence is completed, the next clock pulse will reset the counter and enable the first output within 50 ns.

The outputs of the '19 are standard TTL totem pole type which can drive up to ten standard TTL unit loads. The outputs of the '20 are DTL resistor pull-up type for applications requiring wired-AND connections. The on-chip pull-up resistors, (about 3 k Ω) of the '20 eliminate the need for external resistors normally required by open-collector outputs. Up to eight '20 outputs can be tied together with enough sink current capability left to drive one standard TTL input or five 93L or 54LS/74LS inputs.

The '19 and '20 will normally require initialization after power is first applied. A LOW pulse on the Master Reset (or a LOW on the Synchronous Reset in conjunction with a clock pulse) will reset the 5-bit register and activate output \overline{O}_0 . If initialization is not possible or not required, an error correction circuit is provided to detect some of the 22 unused states and return the counter to the proper sequence within ten clock cycles.

19 • 20

СР


CE


n

2 3 4 5 6 7

#1

O0 O1 O2 O3 O4 O5 O6 O7 O8 O9





5

СР

10 11 12 13 14 15 16 17 18

11


#2

O0 O1 O2 O3 O4 O5 O6 O7 O8 O9

SYMBOL	PARAMETER	93	9319		320	UNITS	CONDITIONS	
STMBOL		Min	in Max I		Мах	on o		
Vон	Output HIGH Voltage			2.4		v	I _{OH} = -120 µА	
los	Output Short Circuit Current			-1.3	-3.7	mA	V _{CC} = Max, V _{OUT} = 0	
lcc	Power Supply Current		60		60	mA	V _{CC} = Max	
	ACTERISTICS: V _{CC} = +5.0 V, T _A =	9:	319	9:	320			
AC CHAR	ACTERISTICS: V _{CC} = +5.0 V, T _A =	9:	319	9 : CL =			CONDITIONS	
		9:	319	9: CL = RL =	320 15 pF			
		9: CL =	319 15 pF	9: CL = RL =	320 15 pF 400 Ω			
SYMBOL	PARAMETER	9: CL = Min	319 15 pF	93 CL = RL = Min	320 15 pF 400 Ω	UNITS	CONDITIONS	

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = +25^{\circ}\text{ C}$

SYMBOL	PARAMETER	9:	9319		320	UNITS	CONDITIONS	
		Min	Max	Min	Мах	UNITO	CONDITIONO	
t _s (H) t _s (L)	Setup Time HIGH or LOW	10 10		10 10		ns	Fig. 3-6	
t _h (H) t _h (L)	Hold Time HIGH or LOW SR to CP	5.0 5.0		5.0 5.0		ns		
tw	CP Pulse Width	15		15		ns	Fig. 3-16	
t _w (L)	MR or SR Pulse Width LOW	9.0		9.0		ns	Fig. 3-16	
trec	Recovery Time MR to CP			35		ns	Fig. 3-16	



6-64


FUNCTIONAL DESCRIPTION — The '21 consists of two separate decoders each designed to accept two binary weighted inputs and provide four mutually exclusive active LOW outputs as shown in the logic symbol. Each decoder can be used as a 4-output demultiplexer by using the enable as a data input.

TRUTH TABLE (EACH DECODER)

IN	IPUT	S	OUTPUTS					
Ē	A ₀	A1	ō0	Ō1	Ō2	Ō₃		
L	L	L	L	н	н	н		
L	н	L	н	L	Н	н		
L	L	н	н	н	L	н		
L	н	н	н	Н	н	L	н	
н	Х	х	н	н	н	н	L	

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

LOGIC DIAGRAM



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	METER 93X		3XX 93L		UNITS	CONDITIONS
OTMOOL		Min	Max	Min	Мах		
lcc	Power Supply Current		50		13.2	mA	V _{CC} = Max

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

		93XX	93L		
SYMBOL	PARAMETER	C _L = 15 pF	C _L = 15 pF		CONDITIONS
		Min Max	Min Max		
tplh tphL	Propagation Delay A_n to \overline{O}_n	20 21	50 65	ns	Figs. 3-1, 3-20
tplh tphl	Propagation Delay Ē to Ōn	14 18	40 52	ns	Figs. 3-1, 3-5

<u></u>						CON	PINOUT A	
multiplexi tains two i	FION — ng circu inputs a	9322 93L22 UAD 2-INPUT ML The '22 quad 2-input digi uits with common select an and one output.	S 1 10a 2 11a 3 Za 4 10b 5	PINOUT A 16 Vcc 15 Ē 14 loc 13 l1c 12 Zc				
• ON-CH • FULLY	IP SELI BUFFE	ON CAPABILITY ECT LOGIC DECODING RED OUTPUTS E: See Section 9	106 3 116 6 Z _b 7 GND 8	12 20 11 lod 10 l1d 9 Zd				
2	PIN	COMMERCIAL GRADE	MILITARY GI	RADE	PKG			
PKGS	ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$ \begin{array}{c} V_{CC} = +5.0 \ V, \ \pm 10\%, \\ T_A = -55^{\circ} C \ to \ +125^{\circ} C \end{array} ~ \mbox{TYPE} \end{array} $					
Plastic DIP (P)	A	9322PC, 93L22PC	9B					
Ceramic DIP (D)	A	9322DC, 93L22DC	9322DM, 93L22D	м	6B			
Flatpak (F)	A	9322FC, 93L22FC	9322FM, 93L22FI	M	4L			
INPUT LO	ADING	/FAN-OUT: See Section 3	for U.L. definitior	IS				
PIN NAME	S	DESCRIPTI	DN		XX (U.L GH/LO\	-	93L (U.L.) HIGH/LOW	
S E		Common Select Input Enable Input (Active LOV	V)	1.0/1.0 1.0/1.0			0.5/0.25 0.5/0.25	
$\left \begin{smallmatrix} l_{0a} - l_{0d} \\ l_{1a} - l_{1d} \end{smallmatrix} \right\}$		Multiplexer Inputs		-	1.0/1.0		0.5/0.25	
Za — Zd		Multiplexer Outputs	20/10				10/5.0 (3.0)	

FUNCTIONAL DESCRIPTION — The '22 quad 2-input multiplexer provides the ability to select four bits of either data or control from two sources, in one package. The Enable input (\overline{E}) is active LOW. When not activated all outputs (Z_n) are LOW regardless of all other inputs.

The '22 quad 2-input multiplexer is the logical implementation of a four-pole, two position switch, with the position of the switch being set by the logic levels supplied to the one select input. The logic equations for the outputs are shown below:

$$Z_{a} = E \bullet (I_{1a} \bullet S + I_{0a} \bullet \overline{S}) \qquad Z_{b} = E \bullet (I_{1b} \bullet S + I_{0b} \bullet \overline{S})$$
$$Z_{c} = E \bullet (I_{1c} \bullet S + I_{0c} \bullet \overline{S}) \qquad Z_{d} = E \bullet (I_{1d} \bullet S + I_{0d} \bullet \overline{S})$$

A common use of the '22 is the moving of data from a group of registers to four common output busses. The particular register from which the data comes is determined by the state of the select input. A less obvious use is as a function generator. The '22 can generate four functions of two variables with one variable common. This is useful for implementing random gating functions.

	INF	UTS	OUTPUT	
Ē	s	l0n	l _{1n}	Zn
н	х	Х	Х	L
L	н	Х	L	L
L	н	Х	н	н
L	L	L	Х	L
L	L	н	Х	н


TRUTH TABLE

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial





6-67

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified) 93XX 93L SYMBOL UNITS CONDITIONS PARAMETER Min Max Min Max -20 **Output Short Circuit Current** -70 V_{CC} = Max, V_{OUT} = 0 V los mΑ lcc Power Supply Current 47 13.2 mΑ V_{CC} = Max AG CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations) 93XX 93L $C_L = 15 \text{ pF}$ $C_L = 15 \text{ pF}$ SYMBOL PARAMETER UNITS CONDITIONS $R_L = 400 \Omega$ Min Max Min Max 23 36 **t**PLH **Propagation Delay** Figs. 3-1, 3-20 ns S to Zn 49 **t**PHL 27 Propagation Delay 14 22 **t**PLH ns Figs. 3-1, 3-5 $I_0 \text{ or } I_1 \text{ to } Z_n$ 14 30 **t**PHL Propagation Delay 20 27 **t**PLH Figs. 3-1, 3-4 ns E to Zn 21 27 **t**PHL

CONNECTION DIAGRAM PINOUT A

20

9324 93L24

5-BIT COMPARATOR

DESCRIPTION — The '24 expandable comparators provide comparison between two 5-bit words and give three outputs — "less than", "greater than" and "equal to". A HIGH on the active LOW Enable Input forces all three outputs LOW.

• THREE SEPARATE OUTPUTS — A < B, A > B, A = B


- EASILY EXPANDABLE
- ACTIVE LOW ENABLE INPUT

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	ουτ	V _{CC} = +5.0 V ±5%, T _A = 0°C to +70°C	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to} +125^{\circ} \text{ C}$	TYPE
Plastic DIP (P)	A	9324PC, 93L24PC		9B
Ceramic DIP (D)	Α	9324DC, 93L24DC	9324DM, 93L24DM	6B
Flatpak (F)	A	9324FC, 93L24FC	9324FM, 93L24FM	4L

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	93XX (U.L.) HIGH/LOW	93L (U.L.) HIGH/LOW
Ē	Enable Input (Active LOW)	2.0/2.0	1.0/0.5
A ₀ — A ₄	Word A Parallel Inputs	2.0/2.0	1.0/0.5
A ₀ — A ₄ B ₀ — B ₄	Word B Parallel Inputs	2.0/2.0	1.0/0.5
A < B	A Less than B Output (Active HIGH)	20/10	10/5.0 (3.0)
A > B	A Greater than B Output (Active HIGH)	20/10	10/5.0 (3.0)
A = B	A Equal to B Output (Active HIGH)	20/10	10/5.0 (3.0)




FUNCTIONAL DESCRIPTION — The '24 5-bit comparators use combinational circuitry to directly generate "A greater than B" and "A less than B" outputs. As evident from the logic diagram, these outputs are generated in only three gate delays. The "A equals B" output is generated in one additional gate delay by decoding the "A neither less than nor greater than B" condition with a NOR gate. All three outputs are activated by the active LOW Enable Input (\overline{E}).

Tying the A > B output from one device into an A input on another device and the A < B output into the corresponding B input permits easy expansion.

The A₄ and B₄ inputs are the most significant inputs and A₀, B₀ the least significant. Thus if A₄ is HIGH and B₄ is LOW, the A > B output will be HIGH regardless of all other inputs except \overline{E} .

LOGIC SYMBOL




TRUT	ΉТ	ABLE	
------	----	------	--

	INPUTS		OUTPUT	S
Ē	An Bn	A < B	A > B	A = B
н	x x	L	L	L
	Word A = Word B Word A > Word B		L u	Н
L	Word B > Word A	н	L	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER 93XX 93L UNITS		CONDITIONS				
01111202		Min	Max	Min	Мах	•	
lcc	Power Supply Current		81		21	mA	V _{CC} = Max

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ}C$ (See Section 3 for waveforms and load configurations)

			93XX 93L			
SYMBOL	PARAMETER	$C_L = 15 \text{ pF}$	$C_L = 15 \text{ pF}$	UNITS	CONDITIONS	
		Min Max	Min Max			
tplh tphl	Propagation Delay Ē to A = B	14 14	32 35	ns	Figs. 3-1, 3-4	
tPLH tPHL	Propagation Delay A ₂ to A > B	25 22	54 75	ns	Figs. 3-1, 3-5	
tPLH tPHL	Propagation Delay A₂ to A < B	26 21	70 77	ns	Figs. 3-1, 3-4	
tplh tphl	Propagation Delay A_2 to $A = B$	30 32	100 102	ns	Figs. 3-1, 3-20	


6-71

						CON	NECTION DIAGRAM PINOUT A
16 bits of capability s provide multiplexe orovided s are provic cleared fro • 2-INPU • 0F EAC • GATED • BOTH • LAST B • ASYNC	FION – storag of this d at the d betw eparate led from om a co CH REC CLOC CLOC TRUE TRUE TRUE	9328 93L28 UAL 8-BIT SHIFT The '28 is a high speed se e in the form of two 8-bit device is provided by sever e input to both shift regis reen two sources; 2) the of ely or together; 3) both the t m each 8-bit register, and ommon input.	TREGISTEI erial storage eler registers. The ral features: 1) ac ters so that the clock of each re- rue and complem both registers in DATA INPUT	ment prov multifunct Iditional g input is e egister ma hentary ou may be m	tional ating easily ay be tputs aster	REGISTER 2 A 3 0 1 0 8 2 0 1 의 3 0 0 1 1 8 2 0 1 B 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	PINOUT A 16 vcc 15 07 14 07 13 s 12 D1 11 D0 10 CP 9 COM
		COMMERCIAL GRADE	MILITARY	RADE	PKG		
PKGS	OUT	V _{CC} = +5.0 V ±5%, T _A = 0°C to +70°C	$V_{CC} = +5.0 V_{TA} = -55^{\circ} C to$		ТҮРЕ		
Plastic DIP (P)	A	9328PC, 93L28PC			9B		
Ceramic DIP (D)	A	9328DC, 93L28DC	9328DM, 93L28	DM	6B		
Flatpak (F)	A	9328FC, 93L28FC	9328FM, 93L28	=M	4L		
		/FAN-OUT: See Section 3 DESCRIPTIO		93	BXX (U.L.		93L (U.L.) HIGH/LOW
PIN NA	S Data Select Input Do, D1 Data Inputs CP Clock Pulse Input (Active HIGH) Common (Pin 9)		2.0/2.0 1.0/1.0 3.0/3.0			1.0/0.5	
S Do, D1		Data Inputs Clock Pulse Input (Active Common (Pin 9)			1.0/1.0 3.0/3.0		1.5/0.75
S Do, D1		Data Inputs Clock Pulse Input (Active	0)		1.0/1.0		

FUNCTIONAL DESCRIPTION — The two 8-bit shift registers have a common clock input (pin 9) and separate clock inputs (pins 10 and 7). The clocking of each register is controlled by the OR function of the separate and the common clock input. Each register is composed of eight clocked RS master/slave flip-flops and a number of gates. The clock OR gate drives the eight clock inputs of the flip-flops in parallel. When the two clock inputs (the separate and the common) to the OR gate are LOW, the slave latches are steady, but data can enter the master latches via the R and S input. During the first LOW-to-HIGH transition of either, or both simultaneously, of the two clock inputs, the data inputs (R and S) are inhibited so that a later change in input data will not affect the master; then the now trapped information in the master is transferred to the slave. When the transfer is complete, both the master and the slave are steady as long as either or both clock inputs remain HIGH. During the HIGH-to-LOW transition of the last remaining HIGH clock input, the transfer path from master to slave is inhibited first, leaving the slave steady in its present state. The data inputs (R and S) are enabled so that new data can enter the data input first leaving the slave steady in its present state. The data inputs (R and S) are enabled so that new data can enter the master. Either of the clock inputs can be used as clock inhibit inputs by applying a logic HIGH signal. Each 8-bit shift register has a 2-input multiplexer in front of the serial data input. The two data inputs D₀ and D₁ are controlled by the data select input (S) following the Boolean expression:

Serial data in: $S_D = SD_0 + SD_1$

An asynchronous master reset is provided which, when activated by a LOW logic level, will clear all 16 stages independently of any other input signal.



SHIFT SELECT TABLE


INPUTS		rs	OUTPUT
s	D ₀	D1	Q7 (t _{n + 8})
L	L	Х	L
L	н	Х	н
H	х	L	L
н	Х	Н	Н

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial


n + 8 = Indicates state after eight clock pulse



SYMBOL	PARAMETER	93XX	93L	UNITS	CONDITIONS
		Min Max	Min Max	0	
lcc	Power Supply Current	77	25.3	mA	V _{CC} = Max
AC CHARA	CTERISTICS: V _{CC} = +5.0 V, T _A =	+25° C (See 93XX	Section 3 for 93L	waveforms a	and load configurations
SYMBOL	PARAMETER		C _L = 15 pF	UNITS	CONDITIONS
		Min Max			
		00	5.0	MHz	Figs. 3-1, 3-8
f _{max}	Maximum Shift Right Frequency	20	0.0		-
f _{max} t _{PLH} tPHL	Maximum Shift Right Frequency Propagation Delay CP to Q7 or Q7	20 20 35	45 80	ns	Figs. 3-1, 3-8

AC OPERATING REQUIREMENTS: V_{CC} = +5.0 V, T_A = +25°C

SYMBOL	PARAMETER	93XX		93L		UNITS	CONDITIONS	
•••••		MIn	Мах	Min	Мах	entre -		
t _s (H) t _s (L)	Setup Time HIGH or LOW D_n to CP	20 20		30 30		ns	Fig. 3-6	
t _h (H) t _h (L)	Hold Time HIGH or LOW D_n to CP	0 0		0 0		ns		
t _w (H) t _w (L)	Clock Pulse Width HIGH or LOW	25 25		55 55		ns	Fig. 3-8	
t _w (L)	MR Pulse Width with CP HIGH	30		60		ns	Fig. 3-16	
t _w (L)	MR Pulse Width with CP LOW	40		70		ns		
t _{rec}	Recovery Time MR to CP	33				ns	Fig. 3-16	



6-75

18/6.0

Parallel Latch Outputs

Q0 --- Q7

6

0.5/0.25

10/5.0

(3.0)

FUNCTIONAL DESCRIPTION - The '34 has four modes of operation which are shown in the Mode Select Table. In the addressable latch mode, data on the data line (D) is written into the addressed latch. The addressed latch will follow the Data input with all non-addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the data or address inputs. To eliminate the possibility of entering erroneous data into the latches, the Enable should be held HIGH while the Address lines are changing. In the 1-of-8 decoding or demultiplexing mode, the addressed output will follow the state of the D input with all other outputs in the LOW state. In the clear mode all outputs are LOW and unaffected by the address and data inputs. When operating the '34 as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode.


MODE	SELECT	TABLE
------	--------	-------

Ē	ĈĹ	MODE
L	H	Addressable Latch
H	H	Memory
L	L	Active HIGH 8-Channel Demultiplexer
H	L	Clear

	1	NPU	rs					ουτ	PUTS				MODE
٣Ľ	Ē	A ₀	A1	A2	Q ₀	Q1	Q2	Q3	Q4	Q5	Q6	Q7	
L L L	H L L L	X L H L ·	X L H ··H	X L L H	L D L	L D L • L	L L D ·		L L L		L L L		Clear Demultiplex
Н	н	Х	Х	Х	Q _{t-1}	Q _{t-1}	Q _{t-1}	Q _{t-1}	Q _{t-1}	Qt-1	Q _{t-1}	Q _{t-1}	Memory
н н н .	L L • • L	L H L • H	L L H ·	L L H	D Qt-1 Qt-1 • Qt-1	Qt-1 D Qt-1 • Qt-1	Qt-1 Qt-1 D • Qt-1	Qt-1 Qt-1 Qt-1 • • Qt-1	Qt-1 Qt-1 Qt-1 • • Qt-1	Qt-1 Qt-1 Qt-1 • • Qt-1	Qt-1 Qt-1 Qt-1 • • Qt-1	Qt-1 Qt-1 Qt-1 • • D	Addressable Latch
H = HI	GH Vo	oltage i	Level		L = LOW	/ Voltage	Level	x	= Imma	terial	Qt-1	= Previo	ous Output State

TRUTH TABLE

LOGIC DIAGRAM



SYMBOL	PARAMETER		93XX		93L		UNITS	CONDITIONS	
01111202			Min	Мах	Min	Мах	00		
lcc	Power Supply Current	XM XC		86 86		21 26	mA	Vcc = Max	
	ACTERISTICS: V _{CC} = +5.0	V, T _A =	+25° C	(See S	Sectior	n 3 for	waveforms a	and load configurations	
			93	xx	93	3L			
SYMBOL	PARAMETER		CL =	15 pF	CL =	15 pF	UNITS	CONDITIONS	
			Min	Мах	Min	Мах			
tPLH tPHL	Propagation Delay E to Q _n			23 24		45 42	ns	Figs. 3-1, 3-9	
tplh tphl	Propagation Delay D to Q _n			28 24		65 45	ns	Figs. 3-1, 3-5	
tplh tphl	Propagation Delay A _n to Q _n			35 35		66 66	ns	Figs. 3-1, 3-20	
tPHL	Propagation Delay CL to Q _n			40		55	ns	Figs. 3-1, 3-10	
AC OPERA	TING REQUIREMENTS: \	/ _{CC} = +5.	0 V, T	A = +2	5°C				
SYMBOL	PARAMETER		93	XX	93	BL	UNITS	CONDITIONS	
			Min	Мах	Min	Max			
ts (H)	Setup Time HIGH, D to	Ē	20		45		ns		
t _h (H)	Hold Time HIGH, D to E		0		-5.0		ns	Fig. 3-13	
+ (1)	Cature Time I OW/ D to F		47		45			1	

0

5.0

5.0

17

45

-7.0

10

10

26

35

ns

ns

ns

ns

ns

Fig. 3-21

Fig. 3-17

t_s (L)

t_h (L)

ts (H)

ts (L)

tw (L)

t_w (L)

Setup Time LOW, D to E

Hold Time LOW, D to E

E Pulse Width LOW

CL Pulse Width LOW

Setup Time HIGH or LOW A_n to \overline{E}

9338 93L38

8-BIT MULTIPLE PORT REGISTER

DESCRIPTION — The '38 is an 8-bit multiple port register designed for high speed random access memory applications where the ability to simultaneously read and write is desirable. A common use would be as a register bank in a three address computer. Data can be written into any one of the eight bits and read from any two of the eight bits simultaneously. The circuit uses TTL technology and is compatible with all TTL families.


- MASTER/SLAVE OPERATION PERMITTING SIMULTANEOUS
 WRITE/READ WITHOUT RACE PROBLEMS
- SIMULTANEOUSLY READ TWO BITS AND WRITE ONE BIT IN ANY ONE OF EIGHT BIT POSITIONS
- READILY EXPANDABLE TO ALLOW FOR LARGER WORD SIZES


ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	Ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ} C \text{ to } +70^{\circ} C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	TYPE
Plastic DIP (P)	Α	9338PC, 93L38PC		9B
Ceramic DIP (D)	A	9338DC, 93L38DC	9338DM, 93L38DM	7B
Flatpak (F)	Α	9338FC, 93L38FC	9338FM, 93L38FM	4L

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	93XX (U.L.) HIGH/LOW	93L (U.L.) HIGH/LOW		
A0 - A2	Write Address Inputs	0.67/0.68	0.33/0.17		
Da	Data Input	0.67/0.68	0.33/0.17		
B0 — B2	B Read Address Inputs	0.67/0.68	0.33/0.17		
$C_0 - C_2$	C Read Address Inputs	0.67/0.68	0.33/0.17		
CP SLE	Clock Pulse Input (Active Rising Edge)	0.67/0.68	0.33/0.17		
SLE	Slave Enable Input (Active LOW)	0.67/0.68	0.33/0.17		
ZB	B Output	20/10	10/5.0		
			(3.0)		
Zc	C Output	20/10	10/5.0		
			(3.0)		






FUNCTIONAL DESCRIPTION — The '38 8-bit multiple port register can be considered a 1-bit slice of eight high speed working registers. Data can be written into any one and read from any two of the eight locations simultaneously. Master/slave operation eliminates all race problems associated with simultaneous read/write activity from the same location. When the clock input (CP) is LOW data applied to the data input line (D_A) enters the selected master. This selection is accomplished by coding the three write input select lines ($A_0 - A_2$) appropriately. Data is stored synchronously with the rising edge of the clock pulse.

The information for each of the two slaved (output) latches is selected by two sets of read address inputs ($B_0 - B_2$ and $C_0 - C_2$). The information enters the slave while the clock is HIGH and is stored while the clock is LOW. If Slave Enable is LOW (SLE), the slave latches are continuously enabled. The signals are available on the output pins (Z_B and Z_C). The input bit selection and the two output bit selections can be accomplished independently or simultaneously. The data flows into the device, is demultiplexed according to the state of the write address lines and is clocked into the selected latch. The eight latches function as masters and store the input data. The two output latches are slaves and hold the data during the read operation. The state of each slave is determined by the state of the master selected by its associated set of read address inputs.

The method of parallel expansion is shown in *Figure a*. One '38 is needed for each bit of the required word length. The read and write input lines should be connected in common on all of the devices. This register configuration provides two words of n-bits each at one time, where n devices are connected in parallel.



SYMBOL	PARAMETER	93XX		93L		UNITS	CONDITIONS	
01111201		Min	Мах	Min	Max			
los	Output Short Circuit Current	-10	-70	-2.5	-25	mA	V _{CC} = Max	
lcc	Power Supply Current		135		33	mA	Vcc = Max	

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

		9:	зхх	9	3L		CONDITIONS	
SYMBOL	PARAMETER	CL =	15 pF	CL =	15 pF	UNITS		
		Min	Мах	Min	Мах			
tрLH tpнL	Propagation Delay B_n or C_n to Z_n	13 18	40 35		68 95	ns	Figs.3-1, 3-20	
tPLH tPHL	Propagation Delay D_A to Z_n	25 25	45 50		70 92	ns	Figs. 3-1, 3-5	
tpLH tpHL	Propagation Delay CP to Z _n	18 13	35 30		65 57	ns	Figs. 3-1, 3-8	

AC OPERATING REQUIREMENTS: $V_{CC}=+5.0~V,~T_{A}=+25^{\circ}\,C$

SYMBOL	PARAMETER	93	зхх	9	3L	UNITS	CONDITIONS	
01MB0E		Min	Max	Min	Max	UNITO	CONDITIONS	
ts (H) ts (L)	Setup Time HIGH or LOW D _A to CP	20 12		30 22		ns	Fig. 3-6	
t _h (H) t _h (L)	Hold Time HIGH or LOW D _A to CP	0 -8.0		0 -4.0		ns	riy. 5-0	
t _s (H) t _s (L)	Setup Time HIGH or LOW A_n to CP	10 10		0 0		ns	Fig. 3-21	
t _h (H) t _h (L)	Hold Time HIGH or LOW A _n to CP	0 0		0 0		ns	1.9.021	
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	23 13		40 30		ns	Fig. 3-8	

CONNECTION DIAGRAM PINOUT A

9340

4-BIT ARITHMETIC LOGIC UNIT (With Carry Lookahead)


DESCRIPTION — The '40 is a high speed arithmetic logic unit with full onchip carry lookahead circuitry. It can perform the arithmetic operations add or subtract in parallel, or any of six logic functions on two 4-bit binary words. The internal carry lookahead provides either a ripple carry output or carry lookahead outputs. An internal carry input network accepts carry lookahead outputs from up to three other packages producing a 16-bit full carry lookahead ALU without additional gates. Ripple carries can be used between additional blocks of 12 bits to further expand the word length.


MULTIFUNCTION CAPABILITY


- TWO ARITHMETIC OPERATIONS ADD, SUBTRACT SIX LOGIC FUNCTIONS — A EX OR B, A AND B, PLUS FOUR OTHERS
- ADD TWO 4-BIT WORDS IN 23 ns TYPICAL
- SUBTRACT TWO 4-BIT WORDS IN 28 ns
- LOOKAHEAD CARRY INPUT AND OUTPUT NETWORKS ON-CHIP
- EASILY EXPANDABLE TO LONGER WORD LENGTHS
- TYPICAL POWER DISSIPATION OF 425 mW

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to} +125^{\circ} \text{ C}$	ТҮРЕ
Plastic DIP (P)	Α	9340PC		9N
Ceramic DIP (D)	А	9340DC	9340DM	6N
Flatpak (F)	A	9340FC	9340FM	4M







FUNCTIONAL DESCRIPTION — The '40 accepts two 4-bit words, \overline{A}_0 , \overline{A}_1 , \overline{A}_2 , \overline{A}_3 and \overline{B}_0 , \overline{B}_1 , \overline{B}_2 , \overline{B}_3 , and produces a 4-bit output, \overline{F}_0 , \overline{F}_1 , \overline{F}_2 , \overline{F}_3 . The output function is determined by the states on the control lines S₀ and S₁. The inputs and outputs of the '40 may be considered to be active LOW or active HIGH. Logic equivalents for four representations of the '40 are shown in Figure a, b, c, and d.

The add and subtract operations are performed on the entire word, with carries or borrows propagated between bits of different weight. The arithmetic may be performed in 1's complement, 2's complement, or sign-magnitude notation. In the logic modes, carries are inhibited and the device acts like four gates as shown.

To achieve high speed operation, the '40 is designed to be used in a carry lookahead system. Full carry lookahead is used inside the device to propagate carries between bits. Carry lookahead functions over the 4-bit block are available as outputs. These outputs are labeled $\overline{CO/CG}$ (Carry Out/Carry Generate) and \overline{CP} (Carry Propagate) on the logic symbol. The carry in to the device is formed from a set of Carry Generate and Carry Propagate inputs (equation 1) so that three '40's can be interconnected without any additional gates to form a 12-bit full carry lookahead ALU with a carry in. The pin labeled COE (Carry Out Enable) controls the $\overline{CO/CG}$ output according to equation 2. When COE is HIGH, $\overline{CO/CG}$ becomes a Carry Out which can be used to ripple carries between blocks of 12 bits. The $\overline{CG_1}$ input can be used for a ripple carry input, since this signal is sufficient to produce a carry in.


EQUATION:

- (1) $(\overline{CG_1}) + (\overline{CP_1}) (\overline{CG_2}) + (\overline{CP_1}) (\overline{CP_2}) (\overline{CG_3}) = C_{in}$ (internal)
- (2) $\overline{CO/CG} = (\overline{CG}) + (\overline{CP}) (C_{in}) (COE)$

FUNCTION TABLES FOR LOGIC EQUIVALENTS OF THE '40

Note that when the input operands are defined as active HIGH, the carry lookahead inputs and outputs are not formally carry generate and carry propagate. Consequently, these pins have been relabled CX and CY in the active HIGH cases. However, the signals are connected in the same manner as \overline{CG} and \overline{CP} .

ACTIVE LOW OPERANDS







Fig. a



6-85

SYMBOL	PARAMETER		9:	зхх		CONDITIONS	
SIMBOL	FANAMETER		Min	Max		CONDITIONS	
lcc	Power Supply Current	XM XC		135 146	mA	V _{CC} = Max	
	ACTERISTICS: V _{CC} = +5.0	V. TA =	+25° C (See	Section 3 fo	r waveforms	and load configurations)	
				зхх			
SYMBOL	PARAMETER		CL =	15 pF	UNITS	CONDITIONS	
			Min	Max	1		
tplh tphL	Propagation Delay Add Mode, \overline{B}_0 to \overline{F}_3			30 30	ns	S ₀ , <u>CG</u> ₁ , <u>CP</u> , <u>B</u> ₁ , <u>B</u> ₂ = 4.5 № S ₁ , <u>A</u> ₀ - A ₃ , <u>B</u> ₃ = Gnd Figs. 3-1, 3-5	
tPLH tPHL	Propagation Delay for Subtract Mode, \overline{B}_0 to \overline{F}_3			37 32	ns	$ \overline{CG}_{1}, \overline{CP}_{1}, \overline{B}_{3} = 4.5 \text{ V}; S_{0} \\ S_{1}, \overline{A}_{0} - \overline{A}_{3}, \overline{B}_{1}, \overline{B}_{2} = Gno \\ Figs. 3-1, 3-4 $	
tplh tphL	Propagation Delay for Add Mode, \overline{B}_0 to $\overline{CO/CG}$			20 20	ns	$\begin{array}{l} S_{0}, \overline{CG}_{1}, \overline{CP}_{1}, \\ \overline{B}_{1} - \overline{B}_{3} = 4.5 \text{V}; \text{S}_{1}, \text{COE} \\ \overline{A}_{0} - \overline{A}_{1} = \text{Gnd} \\ \overline{F} \text{igs. 3-1, 3-5} \end{array}$	
tРLH tPHL	Propagation Delay for Subtract Mode, B ₀ to CO	/CG		25 22	ns	$ \overline{CG}_{1}, \ \overline{CP} = 4.5 \text{ V}; \ S_{0}, \ S_{1}, COE, \ \overline{A}_{0} - \ \overline{A}_{3}, \ \overline{B}_{1} - \ \overline{B}_{3} = \text{Gr} $ Figs. 3-1, 3-4	
tplh tphl	Propagation Delay for Either Mode, CG ₃ to CO/	CG		19 19	ns	$\begin{array}{l} S_0, \ \overline{CG}_1, \ \overline{CG}_2, \ COE, \\ \overline{A}_0 \ - \ \overline{A}_3 = 4.5 \ V; \ S_1, \\ \overline{B}_0 \ - \ \overline{B}_3 \ \overline{CP}_1, \ \overline{CP}_2 = Gnd \\ Figs. \ 3-1, \ 3-5 \end{array}$	
tр∟н tpнL	Propagation <u>Delay</u> fo <u>r</u> Either Mode, CG ₃ to F ₃			31 29	ns		

						CONNECTIO PINO	
		9341					
		93L41					
		93S41					
	4-E	BIT ARITHMETIC	LOGIC UNIT	Г			
							· · · · ·
sible 16 lo tions; the replacem	ogic ope Add ar ent for t DE 16 O	The '41 4-bit arithmetic lo erations on two variables a d Subtract modes are the the 54/74181. PERATIONS RACT, COMPARE, DOUBL	and a variety of arit most important. T	hmetic	opera-	Bo 1 Ao 2 S3 3 S2 4 S1 5	24 vcc 23 Ā1 22 Ē1 21 Ā2 20 Ē2
TWEL PROVID EXCL TEN	VE OTI DE ALL USIVE- OTHER	HER ARITHMETIC OPERA 16 LOGIC OPERATIONS OR, COMPARE, AND NAN LOGIC OPERATIONS E: See Section 9	ATIONS OF TWO VARIABL			So 6 Cn 7 M 8 Fo 9 F10	19 Ā₃ 18 Ē₃ 17 Ğ 16 Cn·4 15 P
	PIN	COMMERCIAL GRADE	MILITARY GR	ADE	РКС	F2 11	14 A E
PKGS	OUT	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 V \pm T_A = -55^{\circ}C \text{ to } + 10^{\circ}$	•	TYPE	GND12	13 F ₃
Plastic		9341PC, 93L41PC					
DIP (P)	A	93S41PC			9N		
	A	,	9341DM, 93L41DN 93S41DM	Л	9N 6N		
DIP (P) Ceramic DIP (D)		93S41PC 9341DC, 93L41DC					
DIP (P) Ceramic DIP (D) Flatpak (F)	A	93S41PC 9341DC, 93L41DC 93S41DC 9341FC, 93L41FC	93S41DM 9341FM, 93L41FM 93S41FM		6N		
DIP (P) Ceramic DIP (D) Flatpak (F) INPUT LC	A A DADING	93S41PC 9341DC, 93L41DC 93S41DC 9341FC, 93L41FC 93S41FC	93S41DM 9341FM, 93L41FM 93S41FM for U.L. definitions	s 93XX	6N	93L (U.L.) HIGH/LOW	93S (U.L.) HIGH/LOW
DIP (P) Ceramic DIP (D) Flatpak (F) INPUT LC PIN NAMI Ā ₀ — Ā ₃ , Ē	A A DADING	93S41PC 9341DC, 93L41DC 93S41DC 9341FC, 93L41FC 93S41FC /FAN-OUT: See Section 3 DESCRIPTI Operand Inputs (Active L	93S41DM 9341FM, 93L41FM 93S41FM for U.L. definitions	s 93XX HIGH 3.0	6N 4M (U.L.) //LOW	HIGH/LOW 1.5/0.75	HIGH/LOW 3.75/3.75
DIP (P) Ceramic DIP (D) Flatpak (F) NPUT LC PIN NAMI Ā ₀ — Ā ₃ , Ē S ₀ — S ₃	A A DADING	93S41PC 9341DC, 93L41DC 93S41DC 9341FC, 93L41FC 93S41FC /FAN-OUT: See Section 3 DESCRIPT	93S41DM 9341FM, 93L41FM 93S41FM for U.L. definitions	s 93XX HIGH 3.0 4.0	6N 4M (U.L.)	HIGH/LOW	HIGH/LOW
DIP (P) Ceramic DIP (D) Flatpak (F) INPUT LC PIN NAMI $\overline{A_0} - \overline{A_3}, \overline{E}$ So - S ₃ M C _n	A A DADING	93S41PC 9341DC, 93L41DC 93S41DC 9341FC, 93L41FC 93S41FC /FAN-OUT: See Section 3 DESCRIPTI Operand Inputs (Active L Function Select Inputs	93S41DM 9341FM, 93L41FM 93S41FM for U.L. definitions ON	93XX HIGH 3.0 4.0 1.0 5.0	6N 4M (U.L.) //LOW)/3.0)/4.0	HIGH/LOW 1.5/0.75 2.0/1.0 0.5/0.25 2.5/1.25 10/5.0	HIGH/LOW 3.75/3.75 5.0/5.0
DIP (P) Ceramic DIP (D) Flatpak (F) INPUT LC PIN NAMI $\overline{A_0} - \overline{A_3}, \overline{E}$ So $- S_3$ M Cn $\overline{F_0} - \overline{F_3}$	A A DADING	93S41PC 9341DC, 93L41DC 93S41DC 93S41FC, 93L41FC 93S41FC /FAN-OUT: See Section 3 DESCRIPTI Operand Inputs (Active L Function Select Inputs Mode Control Input Carry Input	93S41DM 9341FM, 93L41FM 93S41FM for U.L. definitions ON	93XX HIGH 3.0 4.0 1.0 5.0 2	6N 4M (U.L.) I/LOW 0/3.0 0/4.0 0/1.0 0/5.0	HIGH/LOW 1.5/0.75 2.0/1.0 0.5/0.25 2.5/1.25 10/5.0 (3.0) OC*/5.0	HIGH/LOW 3.75/3.75 5.0/5.0 1.25/1.25 7.5/7.5
DIP (P) Ceramic DIP (D) Flatpak (F) INPUT LC PIN NAMI $\overline{A_0} - \overline{A_3}, \overline{E}$ $S_0 - S_3$ M C_n $\overline{F_0} - \overline{F_3}$ A = B	A A DADING	93S41PC 9341DC, 93L41DC 93S41DC 93S41FC, 93L41FC 93S41FC /FAN-OUT: See Section 3 DESCRIPTI Operand Inputs (Active L Function Select Inputs Mode Control Input Carry Input Function Outputs (Active	93S41DM 9341FM, 93L41FM 93S41FM for U.L. definitions ON .OW)	93XX HIGH 3.0 4.0 1.0 5.0 2 OC	6N 4M (U.L.) //LOW)/3.0)/4.0)/1.0)/5.0 0/10	HIGH/LOW 1.5/0.75 2.0/1.0 0.5/0.25 2.5/1.25 10/5.0 (3.0) OC*/5.0 (3.0) 10/5.0	HIGH/LOW 3.75/3.75 5.0/5.0 1.25/1.25 7.5/7.5 25/12.5
DIP (P) Ceramic DIP (D) Flatpak (F)	A A DADING	93S41PC 9341DC, 93L41DC 93S41DC 93S41FC, 93L41FC 93S41FC /FAN-OUT: See Section 3 DESCRIPTI Operand Inputs (Active L Function Select Inputs Mode Control Input Carry Input Function Outputs (Active Comparator Output	93S41DM 9341FM, 93L41FM 93S41FM for U.L. definitions ON OW) LOW)	93XX HIGH 3.0 4.0 5.0 2 OC 2	6N 4M (U.L.) //LOW)/3.0)/4.0)/1.0)/5.0 0/10 */10	HIGH/LOW 1.5/0.75 2.0/1.0 0.5/0.25 2.5/1.25 10/5.0 (3.0) OC*/5.0 (3.0)	HIGH/LOW 3.75/3.75 5.0/5.0 1.25/1.25 7.5/7.5 25/12.5 OC*/12.5

6-87

FUNCTIONAL DESCRIPTION — The '41 is a 4-bit high speed parallel arithmetic logic unit (ALU). Controlled by the four Function Select inputs ($S_0 - S_3$) and the Mode Control input (M), it can perform all the 16 possible operations or 16 different arithmetic operations on active HIGH or active LOW operands. The Function Table below lists these operations.

When the Mode Control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the C_{n+4} output, or for carry lookahead betweeen packages using the signals \overline{P} (Carry Propagate) and \overline{G} (Carry Generate). \overline{P} and \overline{G} are not affected by carry in. When speed requirements are not stringent, the '41 can be used in a simple ripple carry mode by connecting the Carry output (C_{n+4}) signal to the Carry input (C_n) of the next unit. For super high speed operation the Schottky '41 should be used in conjunction with the '42 carry lookahead circuit.

The A = B output from the '41 goes HIGH when all four \overline{F}_n outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the subtract mode. The A = B output is open-collector and can be wired-AND with the other A = B outputs to give a comparison for more than four bits. The A = B signal can also be used with the C_n + 4 signal to indicate A > B and A < B.

The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow.

As indicated the '41 can be used with either active LOW inputs producing active LOW outputs or with active HIGH inputs producing active HIGH outputs. For either case the table lists the operations that are performed to the operands labled inside the logic symbol.

M	DDE INF	SELE			FIVE LOW INPUTS & OUTPUTS	ACI	IVE HIGH INPUTS & OUTPUTS
S3	S2	S1	S0		$\begin{array}{l} \text{ARITHMETIC}^{**} \\ (\text{M} = \text{L}) \ (\text{C}_{\text{n}} = \text{L}) \end{array}$		$\begin{array}{l} \text{ARITHMETIC}^{**} \\ (\text{M} = \text{L}) \ (\text{C}_{\text{n}} = \text{H}) \end{array}$
L L L	L L L	L L H H	LHLH	Ā ĀB Ā + B Logic 1	A minu s 1 AB minus 1 AB minus 1 minus 1	Ā Ā + B ĀB Logic 0	A A + B A + B minus 1
	н н н	L L H H	L H L	$\overline{\overline{A}} + \overline{\overline{B}}$ $\overline{\overline{B}}$ $\overline{\overline{A}} \oplus \overline{\overline{B}}$ $\overline{A} + \overline{\overline{B}}$	A plus (A + B) AB plus (A + B) A minus B minus 1 A + B	AB B A⊕B AB	A plus AB (A + B) plus AB A minus B minus 1 AB minus 1
н н н н н	L L L	L L H	L H L H	ĀB A ⊕ B B A + B	A plus (A + B) A plus B AB plus (A + B) A + B	Ā + B A ⊕ B B AB	A plus AB A plus B (A + B) plus AB AB minus 1
H H H H	H H H H H	L L H	L H L H	Logic 0 AB AB A	A plus A* AB plus A AB minus A A	Logic 1 A + B A + B A	A plus A* (A + B) plus A (A + B) plus A A minus 1


FUNCTION TABLE

*Each bit is shifted to the next more significant position

**Arithmetic operations expressed in 2s complement notation

H = HIGH Voltage Level

L = LOW Voltage Level



SYMBOL	PARAMETER		93	XX	9	3L	9:	3S	UNITS	CONDITIONS
			Min	Мах	Min	Мах	Min	Max		
lcc	Power Supply Current	XM XC		127 140				125 140	mA	$V_{CC} = Max$ $C_n, \overline{B}_0 - \overline{B}_3 = Gn$ All Other $Inputs = 4.5 V$
lcc	Power Supply Current	XM XC		135 150				135 150	mA	$V_{CC} = Max$ M, S ₀ - S ₃ = 4.5 All Other Inputs = Gnd
lcc	Power Supply Current					36			mA	V _{CC} = Max
SYMBOL	PARAMETER		CL = RL =	15 pF 400 Ω	CL =		CL = RL = 2	280 <u>Ω</u>	UNITS	CONDITIONS
		······	Min	Мах	Min	Max	Min	Max		
tPLH tPHL	Propagation Delay C _n to C _n + 4			16 17		51 22		12 12	ns	M = Gnd Figs. 3-1, 3-4 Tables I & II
tPLH tPHL	Propagation Delay C _n to F			17 17		37 42		12 12	ns	M = Gnd Figs. 3-1, 3-4 Table I
tplh tphL	Propagation Delay \overline{A}_n or \overline{B}_n to \overline{G}			19 12		51 26		14 14	ns	M, S ₁ , S ₂ = Gno S ₀ , S ₃ = 4.5 V Figs. 3-1, 3-5 Table I
tplh tphl	Propagation Delay \overline{A}_n or \overline{B}_n to \overline{G}			22 17		50 43		15 15	ns	M, S ₀ , S ₃ = Gno S ₁ , S ₂ = 4.5 V Figs. 3-1, 3-4, 3- Table II
tplh tphl	Propagation Delay \overline{A}_n or \overline{B}_n to \overline{P}			19 15		50 46		14 14	ns	M, S ₁ , S ₂ , = Gn S ₀ , S ₃ , = 4.5 V Figs. 3-1, 3-5 Table I
tplh tphl	Propagation Delay \overline{A}_n or \overline{B}_n to \overline{P}			21 21		38 63		15 15	ns	M, S ₀ , S ₃ = Gno S ₁ , S ₂ = 4.5 V Figs. 3-1, 3-4, 3- Table II
tPLH tPHL	Propagation Delay Āi or Ēi to Ēi			26 26		36 65		20 20	ns	M, S ₁ , S ₃ = Gn S ₀ , S ₃ = 4.5 V Figs. 3-1, 3-5 Table I

		93)	93XX C _L = 15 pF C R _L = 400 Ω		93L C _L = 15 pF		3S		
SYMBOL	PARAMETER						15 pF 280 Ω	UNITS	CONDITIONS
		Min	Мах	Min	Max	Min	Max		
tр∟н tрн∟	Propagation Delay \overline{A}_i or \overline{B}_i to \overline{F}_i		26 32		39 49		21 21	ns	M, S ₀ , S ₃ = Gnd S ₁ , S ₂ = 4.5 V Figs. 3-1, 3-4, 3- Table II
tрін tрні	Propagation Delay \overline{A}_i or \overline{B}_i to \overline{F}_i + 1		29 25		56 62		24 24	ns	M, S ₁ , S ₂ = Gno S ₀ , S ₃ = 4.5 V Figs. 3-1, 3-5 Table I
tрін tрні	Propagation Delay \overline{A}_i or \overline{B}_i to \overline{F}_i + 1		29 30		68 71		25 25	ns	M, S ₀ , S ₃ = Gnd S ₁ , S ₂ = 4.5 V Figs. 3-1, 3-4, 3- Table II
tplh tphL	Propagation Delay \overline{A}_n or \overline{B}_n to \overline{F}		24 24		51 49		20 20	ns	M = 4.5 V Figs. 3-1, 3-5 Table III
tplh tphl	Propagation Delay \overline{A}_n or \overline{B}_n to $C_n + 1$		21 30		46 60		18.5 18.5	ns	M, S ₁ , S ₂ = Gno S ₀ , S ₃ = 4.5 V Figs. 3-1, 3-4 Table I
tplh tphl	Propagation Delay \overline{A}_n or \overline{B}_n to $C_n + 1$		25 30		60 58		23 23	ns	M, S ₀ , S ₃ = Gn(S ₁ , S ₂ = 4.5 V Figs. 3-1, 3-4, 3- Table II
tplh tphL	Propagation Delay \overline{A}_n or \overline{B}_n to $A = B$		40 42		68 72		23 23	ns	M, S ₀ , S ₃ = Gn S ₁ , S ₂ = 4.5 V R_L = 400 Ω to 5.0 V; Figs. 3-1 3-4, 3-5; Table

JM MODE T	EST TABLE I	FUNCTION INPUTS: $S_0 = S_3 = 4.5 V$, $S_1 = S_2 = M = 0 V$								
SYMBOL		OTHER SAME		OTHER DA	TA INPUTS					
	TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	TEST				
tPLH tPHL	Āi	Bi	None	Remaining Ā and B	Cn	Fi				
tplh tphL	В _і	Āi	None	Remaining Ā and B	Cn	Fi				
tр∟н tрн∟	Āi	Bi	None	Cn	Remaining Ā and B	F i + 1				
tplh tphl	Ēi	Āi	None	Cn	Remaining Ā and Ē	F i + 1				
tplh tphl	Ā	B	None	None	Remaining Ā and B, C _n	P				
tрін tрні	B	Ā	None	None	Remaining Ā and Ē, C _n	P				
tplh tphL	Ā	None	В	Remaining B	Remaining Ā, C _n	G				
tplh tphl	Ē	None	Ā	Remaining B	Remaining Ā, C _n	G				
tplh tphl	Ā	None	B	Remaining B	Remaining Ā, C _n	Cn + 4				
tplh tphl	B	None	Ā	Remaining B	Remaining Ā, C _n	Cn + 4				
tplh tphl	Cn	None	None	All Ā		Any F or C _n + 4				

FUNCTION INPUTS: $S_1 = S_2 = 4.5 V$, $S_0 = S_3 = M = 300 V$									
SYMBOL			E BIT	OTHER DA					
o mool	TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	TEST			
tPLH tPHL	Ā	None	B	Remaining Ā	Remaining B, Cn	Fi			
tPLH tPHL	B	Ā	None	Remaining Ā	Remaining Ē, C _n	Fi			
tPLH tPHL	Āi	None	B _i	Remaining B, Cn	Remaining Ā	F i + 1			
tPLH tPHL	Б _і	Āi	None	Remaining B, Cn	Remaining Ā	F i + 1			
tPLH tPHL	Ā	None	B	None	Remaining Ā and Ē, C _n	P			
tPLH tPHL	B	Ā	None	None	Remaining Ā and Ē, C _n	P			
tplh tphl	Ā	B	None	None	Remaining Ā and B, Cn	G			
tPLH tPHL	B	None	Ā	None	Remaining Ā and Ē, C _n	G			
tPLH tPHL	Ā	None	B	Remaining Ā	Remaining Ē, C _n	A = B			
tplh tphl	B	Ā	None	Remaining Ā	Remaining B, Cn	A = B			
tPLH tPHL	Ā	B	None	None	Remaining Ā and Ē, C _n	Cn + 4			
tplh tphl	B	None	Ā	None	Remaining Ā and Ē, Cn	Cn + 4			
tPLH tPHL	Cn	None	None	All Ā and B	None	Cn + 4			


LOGIC MODE TEST TABLE III FUNCTION INPUTS: $S_1 = S_2 = M = 4.5 V$, $S_0 = S_3 = 0 V$

SYMBOL			INPUT E BIT	OTHER DA			
01111002	TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	TEST	
tPLH tPHL	Ā	B	None	None	Remaining Ā and Ē, Cn	Any F	
tplh tphL	B	Ā	None	None	Remaining Ā and Ē, C _n	Any F	

CONNECTION DIAGRAM PINOUT A 9342 93S42 CARRY LOOKAHEAD GENERATOR **DESCRIPTION** — The '42 is a high speed lookahead carry generator. It is generally used with the 9341 (54/74181) 4-bit arithmetic logic unit to provide 16 Vcc G1 1 high speed lookahead over word lengths of more than four bits. The look-15 P2 P1 2 ahead carry generator is fully compatible with all members of the TTL family. G₀3 14 G2 13 **C**n PROVIDES LOOKAHEAD CARRIES ACROSS A GROUP OF FOUR ALU'S \overline{P}_0 4 • MULTI-LEVEL LOOKAHEAD FOR HIGH SPEED ARITHMETIC **G**3 5 12 Cn+x **OPERATION OVER LONG WORD LENGTHS** 11 Cn+v P3 6 10 G P7 **ORDERING CODE:** See Section 9 GND 8 9 Cn+z MILITARY GRADE **COMMERCIAL GRADE** PIN PKG PKGS $V_{CC} = +5.0 V \pm 5\%$ $V_{CC} = +5.0 V \pm 10\%$ OUT TYPE $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $T_A = 0^\circ C$ to $+70^\circ C$ Plastic 9342PC, 93S42PC 9B Α DIP (P) Ceramic 9342DC, 93S42DC 7B Α 9342DM, 93S42DM DIP (D) Flatpak 9342FC, 93S42FC Α 9342FM, 93S42FM 4L (F) INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	93XX (U.L.) HIGH/LOW	93S (U.L.) HIGH/LOW
Cn	Carry Input	1.0/1.0	1.25/1.25
$\overline{G}_0, \overline{G}_2$	Carry Generate Inputs (Active LOW)	7.0/7.0	8.75/8.75
\overline{G}_1 \overline{G}_3	Carry Generate Input (Active LOW)	8.0/8.0	10/10
G ₃	Carry Generate Input (Active LOW)	4.0/4.0	5.0/5.0
P0, P1	Carry Propagate Inputs (Active LOW)	4.0/4.0	5.0/5.0
<u>P</u> 2 P3	Carry Propagate Input (Active LOW)	3.0/3.0	3.75/3.75
P ₃	Carry Propagate Input (Active LOW)	2.0/2.0	2.5/2.5
$C_n + x - C_n + z$	Carry Outputs	20/10	25/12.5
G	Carry Generate Output (Active LOW)	20/10	25/12.5
P	Carry Propagate Output (Active LOW)	20/10	25/12.5






FUNCTIONAL DESCRIPTION - The '42 lookahead carry generator accepts up to four pairs of active LOW Carry Propagate ($\overline{P}_0 - \overline{P}_3$) and Carry Generate ($\overline{G}_0 - \overline{G}_3$) signals and an active HIGH Carry input (C_n) and provides anticipated active HIGH carries (Cn + x, Cn + y, Cn + z) across four groups of binary adders. The '42 also has active LOW Carry Propagate (\overline{P}) and Carry Generate (\overline{G}) outputs which may be used for further levels of lookahead. The logic equations provided at the outputs are:

 $C_{n+x} = G_0 + P_0 C_n$ $C_{n+y} = G_1 + P_1 G_0 + P_1 P_0 C_n$ $\frac{C_n + z}{G} = \frac{G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0C_n}{G_2 + P_3G_2 + P_3P_2G_1 + P_3P_2P_1G_0}$ Ē $=\overline{P_3P_2P_1P_0}$

Also, the '42 can be used with binary ALU's in an active LOW or active HIGH input operand mode. The connections (Figure a) to and from the ALU to the lookahead carry generator are identical in both cases. Carries are rippled between lookahead blocks. The critical speed path follows the circled numbers. There are several possible arrangements for the carry interconnects, but all achieve about the same speed. A 28-bit ALU is formed by dropping the last 93S41.

			IN	IPUT	S					OU	TPUTS	6	
Cn	ā₀	Ē0	G ₁	₽ ₁	٦G2	P ₂	G ₃	₽ ₃	Cn+x	Cn+y	Cn+z	G	P
X L X H	H H L X	H X X L							L L H H				
X X L X H	X H H X L X	X H X X L	H H H L X X	H X X X L L						L L L H H H H			
XXXLXXXH	X X H H X X L X	X	X H H H X L X X	X H X X X L L	H H H L X X X	H X X X L L L							
	X		X X H H X X L X	X	X H H H X L X X	X H X X X L L	H H H L X X X	HXXXLLL				H H H L L L L	
		H X X L		X H X L		X X H X L		X X X H L					H H H L

TRUTH TABLE



SYMBOL	PARAMETER		93XX		93S		UNITS	CONDITIONS	
01111202			Min	Мах	Min	Мах			
los	Output Short Circuit Curr	rent	-40	-100	-40	-100	mA	V _{CC} = Max	
Іссн	Power Supply Current (All Outputs HIGH)	XM XC		35 39		45	mA	$V_{CC} = Max; \overline{P}_3, \overline{G}_3 = 4.5$ All Other Inputs = Gnd	
ICCL	Power Supply Current (All Outputs LOW)	XM XC		65 72		80	mA	$V_{CC} = Max$ $\overline{G}_0, \overline{G}_1, \overline{G}_2 = 4.5 V$ All Other Inputs = Gnd	

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

		93XX	935		
SYMBOL	PARAMETER	C _L = 15 pF R _L = 400 Ω	C _L = 15 pF	UNITS	CONDITIONS
		Min Max	Min Max		
tplh tphL	Propagation Delay C _n to C _n + _x , C _n + _y , C _n + _z	16 19	10 11.5	ns	Figs. 3-1, 3-5 Po, P1, P2 = Gnd G0, G1, G2 = 4.5 V
tplh tphL	Propagation Delay Po, P1, or P2 to Cn + x, Cn + y, Cn + z	13 14	7.0 7.0	ns	Figs. 3-1, 3-4 P _x = Gnd (if not under test) C _n , G ₀ , G ₁ , G ₂ = 4.5 V
tplh tphl	Propagation Delay G ₀ , G ₁ , or G ₂ to C _n + _x , C _n + _y , C _n + _z	13 14	7.0 7.0	ns	Figs. 3-1, 3-4 $\overline{G}_x = 4.5 V$ (if not under test) C_n , \overline{P}_0 , \overline{P}_1 , $\overline{P}_2 = Gnd$
tplh tphl	Propagation Delay $\overline{P}_1, \overline{P}_2$ or \overline{P}_3 to \overline{G}	16 19	7.5 10.5	ns	Figs. 3-1, 3-5 $\overline{P}_x = Gnd$ (if not under test) \overline{G}_n , $C_n = 4.5$ V
t _{PLH} tPHL	Propagation Delay G _n to G	16 19	7.5 10.5	ns	Figs. 3-1, 3-5 G _x = 4.5 V (if not under test) P ₁ , P ₂ , P ₃ = Gnd
tPLH tPHL	Propagation Delay \overline{P}_n to \overline{P}	16 19	6.5 10	ns	Figs. 3-1, 3-5 $\overline{P}_x = Gnd$ (if not under test)

					CONNECTION DIAGRAM PINOUT A		
		93\$43					
		4-BIT BY 2	-BIT		X₄1 24 V _{CC}		
	тжс	OS COMPLEMEN			Cn 2 23 Y-1 X3 3 22 Y0		
	1.000				X2 4 21 Y1		
device is a array to pe device car	a 4-bit b erform n ngenera	The '43 is a high speed to y 2-bit building block that nultiplication of two binary ate the twos complement pr presented in twos complen	rative s. The	X, 5 20 F X, 6 19 K, X, 17 18 K, S, 8 177 K, S, 9 16 K, S, 9 16 K, S, 9 16 K,			
NUMB	ERS IN	PEED MULTIPLICATION - 125 ns (TYP)		S≥ [1] GND [12 30 Cn+4			
		OS COMPLEMENT PROD ANY SIZE ARRAY WITHO	TION				
ADDIT	IONAL	COMPONENTS		LOGIC SYMBOL			
EASILY	CORR	FIVE HIGH OR ACTIVE LO ECTABLE FOR UNSIGNE EMENT MULTIPLICATIO	D, SIGN-MAGNITUDE OF	I			
ORDERIN	G COD	E: See Section 9			7 6 5 4 3 1 19 18 17 16 X-1 X ₀ X ₁ X ₂ X ₃ X ₄ k ₀ k ₁ k ₂ k ₃ Y ₋₁		
	PIN	COMMERCIAL GRADE	РКС	23 - 1-1 22 - Y0 $21 - Y1$ C_{n+4}			
PKGS	OUT	V _{CC} = +5.0 V ±5%, T _A = 0°C to +70°C	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to} +125^{\circ} \text{ C}$	ТҮРЕ	2 Cn 20 CP S0 S1 S2 S3 S4 S5		
Plastic DIP (P)	A	93S43PC		9N	8 9 10 11 14 15		
Ceramic DIP (D)	A	93S43DC	93S43DM	6N	V _{CC} = Pin 24 GND = Pin 12		
Flatpak (F)	A	93S43FC	93S43FM	4M			
NPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions DESCRIPTION					93S (U.L.) HIGH/LOW		
	ES	DE					
X-1, X3, X4		Multiplicand Inputs Multiplicand Inputs			1.0/1.0 2.0/2.0		
X–1, X3, X4 X0, X1, X2		Multiplicand Inputs Multiplicand Inputs Multiplier Input			1.0/1.0 2.0/2.0 2.0/2.0		
x–1, X3, X4 x0, X1, X2 Y0 y–1, y1		Multiplicand Inputs Multiplicand Inputs Multiplier Input Multiplier Inputs			1.0/1.0 2.0/2.0 2.0/2.0 1.0/1.0		
PIN NAMI x-1, x3, x4 x0, x1, x2 Y0 y-1, y1 k0 — k3		Multiplicand Inputs Multiplicand Inputs Multiplier Input Multiplier Inputs Constant Inputs			1.0/1.0 2.0/2.0 2.0/2.0 1.0/1.0 2.0/2.0		
x–1, x3, x4 x0, x1, x2 Y0 y–1, y1		Multiplicand Inputs Multiplicand Inputs Multiplier Input Multiplier Inputs Constant Inputs Carry Input		ands)	1.0/1.0 2.0/2.0 2.0/2.0 1.0/1.0 2.0/2.0 1.0/1.0		
x–1, x3, x4 x0, x1, x2 Y0 y–1, y1 k0 — k3 Cn		Multiplicand Inputs Multiplicand Inputs Multiplier Input Multiplier Inputs Constant Inputs Carry Input	ctive LOW for HIGH Oper	ands)	1.0/1.0 2.0/2.0 2.0/2.0 1.0/1.0 2.0/2.0		

6-98

25/12.5

 $S_0 - S_5$ Cn + 4


Carry Output

FUNCTIONAL DESCRIPTION — The '43 is a super fast hardware multiplier employing Schottky technology and twos complement arithmetic. It multiplies a multiplicand of four bits by a multiplier of two bits and forms a basic iterative logic cell. It can also multiply in active HIGH (positive logic) or active LOW (negative logic) representations by reinterpreting the active levels of the inputs, outputs and the Polarity Control (\overline{P}). The binary number with 1 as the most significant bit is treated as a negative number represented in twos complement form. These '43 iterative logic cells can be connected to implement multiplication of an X-bit number by a Y-bit number. This application requires X • Y ÷ 4 • 2 packages and the resulting product has X + Y bits. At the beginning of the array, a constant can be presented at the K inputs that will be added to the least significant part of the product. The packages can be connected in parallel, triangular or split-array scheme depending on the speed requirement. The '41 ALU can be used with these multipliers in the split-array scheme to obtain high speed multiplication.

INPUT	OUTPUTS	INPUTS AT 0 V (Remaining Inputs at 4.5 V)
Cn	Cn + 4, S ₀ - S ₃ , S ₄ , S ₅	₽, y₋1, y1, All x
k0 k1 k2 k3 k3	Cn + 4, S0 — S3, S4, S5 Cn + 4, S1 — S3, S4, S5 Cn + 4, S2, S3, S4, S5 S3 S4, S5	戸, y ₋₁ , y ₁ , All x 戸, y ₋₁ , y ₁ , All x, C _n
X-1 X0 X1 X2 X3, X4 X3, X4 X3, X4 X3, X4	$\begin{array}{l} C_n + 4, \ S_0 - S_3, \ S_4, \ S_5 \\ C_n + 4, \ S_0 - S_3, \ S_4, \ S_5 \\ C_n + 4, \ S_1 - S_3, \ S_4, \ S_5 \\ C_n + 4, \ S_2, \ S_3, \ S_4, \ S_5 \\ S_3 \\ S_4, \ S_5 \\ S_4, \ S_5 \end{array}$	戸, y1, All k 戸, y_1, y1, All k, Cn 戸, y_1, All k, Cn
У–1 У0 У1	$\begin{array}{c} C_n + 4, \ S_0 - S_3, \ S_4, \ S_5 \\ C_n + 4, \ S_0 - S_3, \ S_4, \ S_5 \\ C_n + 4, \ S_0 - S_3, \ S_4, \ S_5 \end{array}$	戸, x1, x2, x3, x4, All k 戸, x1, x2, x3, x4, All k x0, x1, x2, x3, x4, All k

TABLE I SWITCHING TEST CONDITIONS





DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified) 93S SYMBOL PARAMETER Min Power Supply Current

43

lcc

- - - aca a (a _ .

UNITS

mA

Max


149

CONDITIONS

Vcc = Max

		9	35		CONDITIONS	
SYMBOL	PARAMETER	C _L =	15 pF			
		Min	Max			
tPLH tPHL	Propagation Delay C_n to $C_n + 4$		9.0 9.0	ns	Figs. 3-1, 3-5	
tPLH tPHL	Propagation Delay C_{h} to $S_0 - S_3$		13 11	ns	Figs. 3-1, 3-4	
tplh tphl	Propagation Delay C _n to S4, S ₅		16 15	ns	Figs. 3-1, 3'4	
tPLH tPHL	Propagation Delay kn to Cn + 4		12 13	ns	Figs. 3-1, 3-5	
tPLH tPHL	Propagation Delay k _n to S ₀ — S ₃		14 12	ns	Figs. 3-1, 3-5	
tPLH tPHL	Propagation Delay k _n to S4, S ₅		19 17	ns	Figs. 3-1, 3-4	
tPLH tPHL	Propagation Delay x _n to C _n + 4		15 24	ns	Figs. 3-1, 3-5	
tpLH tpHL	Propagation Delay x_n to $S_0 - S_3$		25 25	ns	Figs. 3-1, 3-4	
tPLH tPHL	Propagation Delay x_n to S4, S5		30 21	ns	Figs. 3-1, 3-4	
tPLH tPHL	Propagation Delay y _n to C _n + 4		25 27	ns	Figs. 3-1, 3-5	
tPLH tPHL	Propagation Delay y_n to $S_0 - S_3$		28 27	ns	Figs. 3-1, 3-4	
tplh tphl	Propagation Delay y _n to S ₄ , S ₅		32 30	ns	Figs. 3-1, 3-4	

6-100



FUNCTIONAL DESCRIPTION — The '44 is a binary full multiplier for 4-bit by 2-bit words. It is easily expandable in an array to form a high speed parallel multiplier of any length. The functional equation is illustrated below:

S (6-bits) = \overline{X} (4-bits) times \overline{Y} (2-bits) plus \overline{M} (2-bits) plus \overline{K} (4-bits)

Functionally the '44 multiplies a 4-bit word $(\overline{X}_0 - \overline{X}_3)$ by a two bit word $(\overline{Y}_0 - \overline{Y}_1)$, generating eight partial products. Two other words, $\overline{K}_0 - \overline{K}_3$ and $\overline{M}_0 - \overline{M}_1$, are added to these partial products through a lookahead carry adder, generating a 6-bit product/sum. The function can be described by the following equation (note that "+" means arithmetic addition):

 $S = 2^{0} (\overline{X}_{0} \overline{Y}_{0} + \overline{M}_{0} + \overline{K}_{0}) + 2^{1} (\overline{X}_{1} \overline{Y}_{0} + \overline{X}_{0} \overline{Y}_{1} + \overline{M}_{1} + \overline{K}_{1}) + 2^{2} (\overline{X}_{2} \overline{Y}_{0} + \overline{X}_{1} \overline{Y}_{1} + \overline{K}_{2}) + 2^{3} (\overline{X}_{3} \overline{Y}_{0} + \overline{X}_{2} \overline{Y}_{1} + \overline{K}_{3}) + 2^{4} (\overline{X}_{3} \overline{Y}_{1}) + 2^{4} (\overline{X$

All inputs and outputs are active LOW; \overline{X} and \overline{Y} inputs are buffered to present only one TTL unit load. The device operates only on positive numbers. If two's complement multiplication is required, then the numbers must be changed to sign magnitude before multiplication, or else the product must be corrected following multiplication of the two's complement numbers. The correction algorithm depends on whether \overline{X} or \overline{Y} or both are negative.

If \overline{X} is negative:

Subtract \overline{Y} from most significant half of product.

If Y is negative:

Subtract \overline{X} from most significant half of product.

If both \overline{X} and \overline{Y} are negative:


Add \overline{X} plus \overline{Y} to most significant half of product.

The result will be the correct two's complement product.

MULTIPLICATION TIME

NUMBER OF BITS	PACKAGES	TIME (ns)
8 x 8	8	150
12 x 12	18	260
16 x 16	32	350
24 x 24	72	550

WEIGHTING FACTORS OF THE BASIC MULTIPLIER





This block represents the basic 4-bit by 2-bit multiplier, and indicates the weighting factors (power of two) attached to each of the inputs and outputs.

TYPICAL MULTIPLICATION ARRAYS


The '44 can be assembled in an iterative structure to perform multi-bit multiplication. The blocks are interconnected so that partial product sums generated in a particular '44 are applied, if necessary, to equal weight carry inputs ($\overline{K}_0 - \overline{K}_3$ or \overline{M}_0 , \overline{M}_1) of succeeding stages.

In the active iteritive multiplication arrays shown, weighting factors of the carry and sums between '44's are indicated (i.e., $0 = 2^0$, $1 = 2^1$, $2 = 2^2$, etc.). Labels inside the blocks identify bits multipled in that block. For instance 0 - 0 refers to multiplicand bits $B_{0,1,2,3}$ and multiplier bits $A_{0,1}$, while 4 - 2 would represent multiplicant bits $B_{4,5,6,7}$ and multiplier bits $A_{2,3}$.






6-104




6-105




FUNCTIONAL DESCRIPTION — The '46 is a very high speed 6-bit identity comparator. The A = B output is HIGH when the Enable (E) is HIGH and the two 6-bit words are equal. Equality is determined by Exclusive-NOR circuits which individually compare the equivalent bits from each word. When any two of the equivalent bits from each word have different logic levels, the A = B output is LOW.

$$(\mathsf{A}=\mathsf{B})=(\overline{\mathsf{A}_0\ \oplus\ \mathsf{B}_0})\bullet(\overline{\mathsf{A}_1\ \oplus\ \mathsf{B}_1}\)\bullet(\overline{\mathsf{A}_2\ \oplus\ \mathsf{B}_2})\bullet(\overline{\mathsf{A}_3\ \oplus\ \mathsf{B}_3})\bullet(\overline{\mathsf{A}_4\ \oplus\ \mathsf{B}_4})\bullet(\overline{\mathsf{A}_5\ \oplus\ \mathsf{B}_5})\bullet\mathsf{E}$$

An active HIGH Enable (E) provides a means of fast ripple expansion. By connecting the A = B output of the first stage of the comparator to the enable of the next stage, the comparator can be expanded in 6-bit increments at an additional 4.5 ns per stage. An even faster expansion technique is achieved by connecting the A = B outputs to a Schottky NAND gate. This method compares two words of up to 78 bits each in 15 ns (typical) using the '133 13-input Schottky NAND gate.





CONNECTION DIAGRAM PINOUT A

Δ7

93S47

HIGH SPEED 6-BIT IDENTITY COMPARATOR

DESCRIPTION — The '47 is a very high speed 6-bit identity comparator. The device features an open-collector output for wired-OR expansion and active LOW Enable. The '47 is fabricated with the Schottky barrier diode process for high speed, and is completely compatible with all TTL families. This device is recommended for applications where wired-OR expansion is desired and the speed of an active pull-up is not required. The '47 is a pin-for-pin replacement for the DM7160/8160.

- SCHOTTKY PROCESS FOR HIGH SPEED
- COMPARE TWO 6-BIT WORDS IN 15 ns

• OPEN-COLLECTOR OUTPUT FOR WIRED-OR EXPANSION


ORDERING CODE: See Section 9


	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	Ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ T _A = -55° C to +125° C	TYPE
Plastic DIP (P)	A	93S47PC		9B
Ceramic DIP (D)	A	93S47DC	93S47DM	6B
Flatpak (F)	A	93S47FC	93S47FM	4L


INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	935 (U.L.) HIGH/LOW
A ₀ — A ₅	Word A Inputs	1.25/1.25
B0 B5	Word B Inputs	1.25/1.25
Ē	Enable Input (Active LOW)	1.25/1.25
A = B	A Equal to B Output	OC*/12.5

*OC-Open Collector








FUNCTIONAL DESCRIPTION — The '47 is a very high speed 6-bit identity comparator. When enabled (\overline{E} input LOW), the A = B output is HIGH if the two 6-bit words are equal. When disabled (\overline{E} input HIGH), the A = B output is forced HIGH. Equality is determined by Exclusive-NOR circuits which individually compare the equivalent bits from each word. Since the A = B output state is determined by the equality of each pair of inputs, the equivalent A_n and B_n pins can be interchanged to facilitate board layout or wiring. The active LOW Enable (\overline{E}) can be used as a high speed strobe. When the Enable is HIGH, the A = B output is forced HIGH. This allows devices tied to a common wired-OR (actually wired-AND) node to be strobed individually or in groups. Only the enabled devices will determine the state of the output node.

 $(\mathsf{A}=\mathsf{B})=\overline{\mathsf{E}}+(\overline{\mathsf{A}_0\ \oplus\ \mathsf{B}_0})\bullet(\overline{\mathsf{A}_1\ \oplus\ \mathsf{B}_1})\bullet(\overline{\mathsf{A}_2\ \oplus\ \mathsf{B}_2})\bullet(\overline{\mathsf{A}_3\ \oplus\ \mathsf{B}_3})\bullet(\overline{\mathsf{A}_4\ \oplus\ \mathsf{B}_4})\bullet(\overline{\mathsf{A}_5\ \oplus\ \mathsf{B}_5})$



TRI	JTH	TAB	LE
-----	-----	-----	----

	INPUTS	OUTPUT
Ē	An, Bn	A = B
L	$A_n = B_n$	н
IL IH	An ≠ Bn	L
Н	A _n ≠ B _n A _n = B _n	H H


H = HIGH Voltage Level L = LOW Voltage Level

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER		93S	UNITS	CONDITIONS	
		Min	Max			
lcc -	Power Supply Current	-	65	mA	V _{CC} = Max	

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

SYMBOL		9	3S [′]		
	PARAMETER		C _L = 15 pF R _L = 280 Ω		CONDITIONS
		Min	Max		
tPLH tPHL	Propagation Delay A_n or B_n to $A = B$	5.0 5.0	17 17	ns	E = Gnd, Other Inputs = 4.5 V, Test each input individually, Figs. 3-2, 3-5
tplh tphl	Propagation Delay A_n or B_n to $A = B$	4.0 4.0	14 15	ns	 Ē = Gnd, Other Inputs = Gnd, Test each input individually, Figs. 3-2, 3-4
tPLH tPHL	Propagation Delay \overline{E} to A = B	3.0 3.0	10 10	ns	A _n ≠ B _n Figs. 3-2, 3-5







FUNCTIONAL DESCRIPTION — The '48 is a 12-input parity generator. It provides odd and even parity for up to 12 data bits. The Even Parity output (PE) will be HIGH if an even number of logic ones are present on the inputs. The Odd Parity output (PO) will be HIGH if an odd number of logic ones are present on the inputs. The logic equations for the outputs are shown below.

 $\mathsf{PO} = \mathsf{I}_0 \oplus \mathsf{I}_1 \oplus \mathsf{I}_2 \oplus \mathsf{I}_3 \oplus \mathsf{I}_4 \oplus \mathsf{I}_5 \oplus \mathsf{I}_6 \oplus \mathsf{I}_7 \oplus \mathsf{I}_8 \oplus \mathsf{I}_9 \oplus \mathsf{I}_{10} \oplus \mathsf{I}_{11}$


 $\mathsf{PE} = \mathsf{I}_0 \oplus \mathsf{I}_1 \oplus \mathsf{I}_2 \oplus \mathsf{I}_3 \oplus \mathsf{I}_4 \oplus \mathsf{I}_5 \oplus \mathsf{I}_6 \oplus \mathsf{I}_7 \oplus \mathsf{I}_8 \oplus \mathsf{I}_9 \oplus \mathsf{I}_{10} \oplus \mathsf{I}_{11}$

NOTE: Less through delay is encounted from the I₀, I₁, I₂, and I₃ inputs than I₄ thru I₁₁ inputs. Therefore, if some signals are slower than others, the slower signals should be applied to these four inputs for maximum speed. **TRUTH TABLE**


IN	OUT	PUTS	
lo	— l ₁₁	PO	PE
All Twelve Any One Any Two	Inputs LOW Input HIGH Inputs HIGH	L H	нгн
Any Three	Inputs HIGH	Ĥ	L
Any Four Any Five Any Six Any Seven	Inputs HIGH Inputs HIGH Inputs HIGH Inputs HIGH	L H L H	H L H L
Any Eight Any Nine Any Ten Any Eleven Any Twelve	Inputs HIGH Inputs HIGH Inputs HIGH Inputs HIGH Inputs HIGH	L H L H	H L H L

H = HIGH Voltage Level L = LOW Voltage Level

LOGIC DIAGRAM



SYMBOL	PARAMETER	93	BXX	UNITS	CONDITIONS
		Min	Max		CONDITION
lcc	Power Supply Current		82	mA	Vcc = Max
AC CHAR	ACTERISTICS: $V_{CC} = +5.0$ V, T_A	Т	ee Section	3 for wavefo	orms and load configuratio
SYMBOL	PARAMETER	$C_{L} = 15 \text{ pF}$ $R_{L} = 400 \Omega$		UNITS	CONDITIONS
		Min	Мах		
tPLH tPHL	Propagation Delay I4 to PO		46 42	ns	l2, l3, l7, l8 = Gnd; Other Inputs (exc. l4) HIGH Figs. 3-1, 3-4
tplh tphL	Propagation Delay I4 to PE		51 48	ns	l ₂ , l ₃ , l ₇ , l ₈ = Gnd; Other Inputs (exc. l ₄) HIGH Figs. 3-1, 3-5
tpLH	Propagation Delay I ₃ to PO		27	ns	I7 = HIGH; Other Inputs (exc. I3) = Gnd Figs. 3-1, 3-4
t _{PHL}	Propagation Delay		25	ns	All Inputs (exc. l4) = Gn Figs. 3-1, 3-5



FUNCTIONAL DESCRIPTION — The '62 is a very high speed 9-input parity checker or generator. It is intended primarily for error detection in systems which transmit data in 8-bit bytes, but it can be expanded to any number of data inputs. Both even and odd parity outputs are available to allow maximum flexibility for both parity generation and parity checking. When the device is enabled ($\vec{E} = LOW$), the Even Parity output (PE) is HIGH when an even number of inputs is HIGH, and the Odd Parity output (PO) is HIGH when an odd number of inputs is HIGH. The active LOW Enable (\vec{E} controls the state of both outputs; when the Enable (\vec{E} is HIGH, both outputs will be LOW. The Enable may be used to strobe the outputs at very high speeds to synchronize or inhibit the parity data.

The '62 has been designed with two sections using Exclusive-NOR comparison techniques. Eight data inputs I_0 thru I_7 represent one section which will generate a parity bit in 16 to 20 ns. The ninth input (I_8) bypasses three levels of logic and switches the outputs in 6.0 ns to 9.0 ns. This feature may be used to compensate for delayed arrival of the parity bit, allowing faster system cycle times (*Figure a*). The fast I_8 input is also useful when more than nine bits are to be checked. The output of one '62 drives the I_8 input of a second '62 providing a 17-bit parity check in 29 ns (typ).

When some inputs of the '62 are not used, such as for words of less than nine bits or when using parallel expansion techniques, there is an optimum delay scheme for termination of the unused inputs (see Table II). In essence, if one of the inputs of any Exclusive-NOR stays HIGH, the delay from the other input to the output is minimized.

 $(\overline{F} = | OW)$

Number of Inputs	OUTPUTS		
I ₀ — I ₈ that are HIGH	PO	PE	
1, 3, 5, 7, 9	н	L	
0, 2, 4, 6, 8	L	н	

H = HIGH Voltage Level

L = LOW Voltage Level

TABLE II — Termination Recommendations for Less Than Nine Bits

Number of Data Inputs	lo	h	I 2	l3	14	l5	l 6	I7	18
3	D0	L	D1	L	D2	L	L	L	L
4	D0	L	D1	L	D2	L	D3	L	L
5	D0	L	D1	L	D2	L	D3	L	D4
6	D0	D1	D2	D3	D4	L	D5	L	L
7	D0	D1	D2	D3	D4	L	D5	L	D6
8	D0	D1	D2	D3	D4	D5	D6	D7	L





Fig. a Fast Input I₈ Allows Higher System Speed




 $\begin{array}{l} \mathsf{PO} = (\mathsf{I}_0 \oplus \mathsf{I}_1 \oplus \mathsf{I}_2 \oplus \mathsf{I}_3 \oplus \mathsf{I}_4 \oplus \mathsf{I}_5 \oplus \mathsf{I}_6 \oplus \mathsf{I}_7 \oplus \mathsf{I}_8) & \bullet ~\overline{\mathsf{E}} \\ \mathsf{PE} = (\overline{\mathsf{I}_0 \oplus \mathsf{I}_1 \oplus \mathsf{I}_2 \oplus \mathsf{I}_3 \oplus \mathsf{I}_4 \oplus \mathsf{I}_5 \oplus \mathsf{I}_6 \oplus \mathsf{I}_7 \oplus \mathsf{I}_8) & \bullet ~\overline{\mathsf{E}} \end{array}$

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	935		UNITS	CONDITIONS	
STADOL		Min	Max		CONDITIONS	
կլ	Input LOW Current	<u>lo — Ia</u> Ē		-1.6 -3.2	mA	$V_{CC} = Max, V_{IN} = 0.5 V$
lcc	Power Supply Current			65	mA	V _{CC} = Max

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

		93S			
SYMBOL	PARAMETER	C _L =	15 pF	UNITS	CONDITIONS
		Min	Max		<i>i</i> .
tPLH tPHL	Propagation Delay I ₀ — I ₇ to PE		26 22	ns	Figs. 3-1, 3-20
tPLH tPHL	Propagation Delay I ₈ to PE		12 9.0	ns	Figs. 3-1, 3-20
tPLH tPHL	Propagation Delay I ₀ — I ₇ to PO		26 26	ns	Figs. 3-1, 3-20
tPLH tPHL	Propagation Delay I ₈ to PO		13 13	ns	Figs. 3-1, 3-20
tрін tpнL	Propagation Delay Ē to PE		7.0 7.0	ns	Figs. 3-1, 3-4
tPLH tPHL	Propagation Delay E to PO		7.0 7.0	ns	Figs. 3-1, 3-4



b


FUNCTIONAL DESCRIPTION — The '68 is a 7-segment decoder driver designed to drive 7-segment common cathode LED displays such as the Fairchild FND357 or FND500 directly. The '68 drives any common cathode LED display rated at a nominal 20 mA at 1.7 V per segment without need for current limiting resistors.

This device accepts a 4-bit binary code and produces output drive to the appropriate segments of the 7-segment display. It has a hexadecimal decode format which produces numeric codes "0" thru "9" and alpha codes "A" thru "F" using upper and lower case fonts.

Latches on the four data inputs are controlled by an active LOW latch enable \overline{LE} . When the \overline{LE} is LOW, the state of the outputs is determined by the input data. When the \overline{LE} goes HIGH, the last data present at the inputs is stored in the latches and the outputs remain stable. The \overline{LE} pulse width necessary to accept and store data is typically 30 ns which allows data to be strobed into the '68 at normal TTL speeds. This feature means that data can be routed directly from high speed counters and frequency dividers into the display without slowing down the system clock or providing intermediate data storage.

Another feature of the '68 is that the unit loading on the data inputs is very low (-100 μ A Max) when the latch enable is HIGH. This allows '68s to be driven from an MOS device in multiplex mode without the need for drivers on the data lines.


The '68 also has provision for automatic blanking of the leading and/or trailing edge zeros in a multidigit decimal number, resulting in an easily readable decimal display conforming to normal writing practice. In an eight digit mixed integer fraction decimal representation, using the automatic blanking capability, 0060.0300 would be displayed as 60.03. Leading edge zero suppression is obtained by connecting the Ripple Blanking Output (RBO) of a decoder to the Ripple Blanking Input (RBI) of the next lower stage device. The most significant decoder stage should have the RBI input grounded; and since suppression of the least significant integer zero in a number is not usually desired, the RBI input of this decoder stage should be left open. A similar procedure for the fractional part of a display will provide automatic suppression of trailing edge zeros. The RBO terminal of the decoder can be OR-tied with a modulating signal via an isolating buffer to achieve pulse duration intensity modulation. A suitable signal can be generated for this purpose by forming a variable frequency multivibrator with a cross coupled pair of TTL or DTL gates.




								т	RUT	н та	BLE					
			INP	JTS						ουτ	FPUT	s				
BINARY STATE	LE	RBI	A ₃	A ₂	A1	A ₀	а	b	с	d	е	f	g	RBO	DISPLAY	
0 0	НГГ	т т т	X L L	X L L	X L L	X L L	↓ L H	L H	L H	STAE L H	BLE- L H	L H	L L	H L H	STABLE BLANK	
1	L	x	L	Ĺ	Ĺ	н	L	Н	Н	L	L	L	L	н		
2 3 4		× × ×	L L	L L H	H H L	L H L	H	H H H	L H H	H H L	H L L	L L H	нн	H H H		
5 6 7		X X X	L	н н н	L H H	H L H	H H H	L L H	H H H	H H L	L H L	H H L	H H L	H H H	5 5 7	ן פן
8 9 10		X X X	H H H	L L L	L L H	L H L	H H H	H H H	H H H	H L L	H L H	H H H	H H H	н н н	8 • 9 8	
11 12 13 14		X X X X	H H H H H	L H H H	H L L H	H L H L	L H L H	L L H	H L H -	нннн	ннн	H H L H	H L H H	H H H H	5 5 5	
14	L	x	Н	H	Н	Н	н	L	L	L	H	Н		н	Ę	
Х	х	х	Х	Х	Х	Х	L	L	L	L	L	L	L	L**	BLANK	


*The RBI will blank the display only if a binary zero is stored in the latches. **The RBO used as an input overrides all other input conditions. H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

NUMERICAL DESIGNATIONS



9 C d






SYMBOL	PARAMETER	93	BXX		CONDITIONS	
0111201		Min	Max			
Іон	Segment Output HIGH Current	-16	-22	mA	$V_{CC} = 5.0 V, V_{OUT} = 1.7 V,$ $T_A = +25^{\circ}C$	
IOL	Segment Output LOW Current	-250	250	μA	V _{CC} = 5.0 V, V _{OUT} = 1.7 V	
lcc	Power Supply Current		67	mA	V _{CC} = Max, Outputs Open Data & Latch Inputs = Gnd	

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

		93	BXX		CONDITIONS	
SYMBOL	PARAMETER		15 pF 100 Ω	UNITS		
		Min	Max			
tPLH tPHL	Propagation Delay A _n to a — g		50 75	ns	Fig. 3-21	
tPLH tPHL	Propagation Delay LE to a — g		70 90	ns	Fig. 3-9	

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = +25^{\circ}\text{ C}$

SYMBOL	PARAMETER	9	3X X	UNITS	CONDITIONS	
OTMOOL		Min	Мах			
ts (H)	Setup Time HIGH An to LE	30		ns	Fig. 3-13	
t _h (H)	Hold Time HIGH A _n to LE	0		ns	Fig. 3-13	
ts (L)	Setup Time LOW A _n to LE	20		ns	Fig. 3-13	
t _h (L)	Hold Time LOW An to LE	0		ns	Fig. 3-13	
t _w (L)	LE Pulse Width LOW	45		ns	Fig. 3-8	




6-123

FUNCTIONAL DESCRIPTION — The '70 has active LOW outputs capable of sinking in excess of 25 mA which allows it to drive a wide variety of 7-segment incandescent displays directly. It may also be used to drive common anode LED displays, multiplexed or directly with the aid of suitable current limiting resistors. This device accepts a 4-bit binary code and produces output drive to the appropriate segments of the 7-segment display. It has a hexadecimal decode format which produces numeric codes "0" through "9" and alpha codes "A" through "F" using upper and lower case fonts.

Latches on the four data inputs are controlled by an active LOW latch enable \overline{LE} . When the \overline{LE} is LOW, the state of the outputs is determined by the input data. When the \overline{LE} goes HIGH, the last data present at the inputs is stored in the latches and the outputs remain stable. The \overline{LE} pulse width necessary to accept and store data is typically 30 ns which allows data to be strobed into the '70 at normal TTL speeds. This feature means that data can be routed directly from high speed counters and frequency dividers into the display without slowing down the system clock or providing intermediate data storage.

The latch/decoder combination is a simple system which drives incandescent displays with multiplexed data inputs from MOS time clocks, DVMs, calculator chips, etc. Data inputs are multiplexed while the displays are in static mode. This lowers component and insertion costs since several circuits — seven diodes per display, strobe drivers, a separate display voltage source, and clock failure detect circuits — traditionally found in incandescent multiplexed display systems are eliminated. It also allows low strobing rates to be used without display flicker.

Another '70 feature is the reduced loading on the data inputs when the Latch Enable is HIGH (only 10 μ A typ). This allows many '70s to be driven from a MOS device in multiplex mode without the need for drivers on the data lines. The '70 also provides automatic blanking of the leading and/or trailing-edge zeroes in a multidigit decimal number, resulting in an easily readable decimal display conforming to normal writing practice. In an 8-digit mixed integer fraction decimal representation, using the automatic blanking capability, 0060.0300 would be displayed as 60.03. Leading-edge zero suppression is obtained by connecting the Ripple Blanking Output (RBO) of a decoder to the Ripple Blanking Input (RBI) of the next lower stage device. The most significant decoder stage should have the RBI input grounded; and since suppression of the least significant integer zero in a number is not usually desired, the RBI input of this decoder stage should be left open. A similar procedure for the fractional part of a display will provide automatic suppression of trailing-edge zeroes. The RBO terminal of the decoder can be OR-tied with a modulating signal via an isolating buffer to achieve pulse duration intensity modulation. A suitable signal can be generated for this purpose by forming a variable frequency multivibrator with a cross coupled pair of TTL or DTL gates.




								T	RUTH		BLE				
			IN	IPUT	S					С	UTP	UTS			
BINARY STATE	Ē	RBI	A ₃	A2	A1	A ₀	ā	b	c	đ	ē	f	g	RBO	DISPLAY
0 0	H L L	∗ L H	X L L	X L L	X L L	X L L	H L	HL	H L	STAE H L	H L	H	н Н	H L H	STABLE BLANK
1 2 3 4 5		X X X X X X		L L H H	L H L L		H L H L			H L H L	H L H H H	H H H L L	H L L L	т тттт	numor u
6 7 8 9 10		X X X X X X	L L H H H	H H L L	HHLLH			H L L L		L H L H H	L H L H L		- L L L L	ттттт	ю г- со е- ос
11 12 13 14 15		X X X X X	тттт		H L H H	HLHLH	H L H L	H H L H H	L H H H	L L L H		L L H L	L H L L	ттттт	יסרי ביסר
x	x	х	х	х	х	х	н	н	н	н	н	н	н	L**	BLANK

*The RBI will blank the display only if binary zero is stored in the latches. **RBO used as an input overrides all other input conditions.

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

NUMERICAL DESIGNATION



f **| _ |**b 9 **| _ 9 |**c


SYBMOL	PARAMETER		93	BXX	UNITS	CONDITIONS	
0.5.05		Γ	Min	Max			
Vон	Output HIGH Voltage	RBO	2.4		v	$V_{CC} = Min, I_{OH} - 80 \mu A$	
Vol	Output LOW Voltage	RBO ā-g		0.4 0.4	v	$\frac{I_{OL} = 3.2 \text{ mA}}{I_{OL} = 25 \text{ mA}} V_{CC} = Mi$	
Юн	Output HIGH Current, a	— <u>g</u>		250	μA	V _{CC} = Max, V _{OUT} = 5.5 V	
lcc	Power Supply Current			105 94	mA	A ₁ , A ₂ , A ₃ , $\overline{LE} = Gnd$ V _{CC} = Max, Outputs Open A ₀ , A ₁ , A ₂ , $\overline{LE} = Gnd$ V _{CC} = Max, Outputs Open	

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

		9:	BXX		CONDITIONS	
SYMBOL	PARAMETER		15 pF 500 Ω	UNITS		
		Min	Max			
tplh tphl	Propagation Delay A_n to $\overline{a} - \overline{g}$		75 50	ns	Figs. 3-1, 3-20	
tplh tphl	Propagation Delay \overline{LE} to $\overline{a} - \overline{g}$		90 70	ns	Figs. 3-1, 3-9	

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER	93	BXX		CONDITIONS	
01111202		Min	Max			
t _s (H) t _s (L)	Setup Time HIGH or LOW An to LE		30 20	ns	Fig. 3-13	
t _h (H) t _h (L)	Hold Time HIGH or LOW A_n to LE		0 0	ns		
t _w (L)	LE Pulse Width LOW		45	ns	Fig. 3-9	




FUNCTIONAL DESCRIPTION — The '72 is a 4-bit shift register with three modes of operation: shift, parallel load and hold (do nothing). The register is fully synchronous with any output change occuring after the rising clock edge. The '72 features edge-triggered type characteristics on all inputs (except $\overline{\text{MR}}$) which means there are no restrictions on the activity of these inputs ($\overline{\text{PE}}$, $\overline{\text{E}}$, $P_0 - P_3$, D) for logic operation except for the setup requirements prior to the LOW-to-HIGH clock transition.

The mode of operation of the '72 is determined by the two inputs, Parallel Enable (\overline{PE}) and Enable (\overline{E}) as shown in Table 1. The active LOW Enable when HIGH, places the register in the hold mode with the register flip-flops retaining their information. When the Enable is activated (LOW) the Parallel Enable (\overline{PE}) determines whether the register operates in a shift or parallel data entry mode.

When the Enable is LOW and the Parallel Enable input is LOW the parallel inputs are selected and will determine the next condition of the register synchronously with the clock as shown in Table II. In this mode the element appears as four common clocked D flip-flops. With \overline{E} LOW and the \overline{PE} input HIGH the device acts as a 4-bit shift register with serial data entry through the D input shown in Table III. In both cases the next state of the flip-flops occurs after the LOW-to-HIGH transition of the clock input.

The asynchronous active LOW Master Reset overrides all inputs and clears the register forcing outputs $Q_0 - Q_3$ LOW and $\overline{Q_3}$ HIGH. To provide for left shift operation, P_3 is used as the serial data input and Q_0 is the serial data output. The other outputs are tied back to the previous parallel inputs, with Q_3 tied to P_2 , Q_2 tied to P_1 and Q_1 tied to P_0 .



LOGIC DIAGRAM

TABLE I. MODE SELECT TABLE

мс	MR	Ē	PE	Po	P1	P ₂	P3	D	
	Parallel Load	н	L	L		allei D	ata En	x	
Supebropoue	Serial Shift	н	L	н	X	Х	Х	Χ.	Serial Data Entry
Synchronous	Hold	н	н	L	X	х	Х	х	X
	Hold	н	н	н	Х	Х	Х	Х	X
Asynchronous Reset		L	Х	х	All	Output	ts Set	Q₃ = HIGH)	

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

TABLE II. PARALLEL DATA ENTRY

P0 — P3	Q
INPUT @ tn	@ t _{n + 1}
L	L
H	H

TABLE III. SERIAL DATA ENTRY

D INPUT @ t _n	Q ₀ @ t _{n + 1}
L H	L H

tn = Present State

 $t_n + 1 = State after next clock$ H = HIGH Voltage Level

L = LOW Voltage Level

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	93	зн	UNITS	CONDITIONS		
			Min	Max			
los	Output Short Circuit Cur	-30	-100	mA	V _{CC} = Max, V _{OUT} = 0 V		
lcc	Power Supply Current	XM XC		120 135	mA	Vcc = Max	

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

		9	93H C∟ = 15 pF			
SYMBOL	PARAMETER	CL =			CONDITIONS	
		Min	Max			
f _{max}	Maximum Shift Frequency	45		MHz	Figs. 3-1, 3-8	
tplh tphl	Propagation Delay CP to Q _n		16 21	ns	Figs. 3-1, 3-8	
t _{PHL}	Propagation Delay MR to Q _n		26	ns	Figs. 3-1, 3-16	

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER	93H		UNITS	CONDITIONS
		Min	Max		CONDITIONS
s (Η) s (L)	Setup Time HIGH or LOW D or P_n to CP	7.0	20000000000000000000000000000000000000	ns	Fig. 3-6
s (Η) s (L)	Setup Time HIGH or LOW Ē to CP	17			r ig. 5-0
ts (H) ts (L)	Setup Time HIGH or LOW PE to CP	19		ns	Fig. 3-6
t _h (H) t _h (L)	Hold Time HIGH or LOW D, Pn, E or PE to CP	0			
t _w (L)	MR Pulse Width LOW	19		ns	Fig. 3-16
trec	MR Recovery Time	7.0		7	




FUNCTIONAL DESCRIPTION—The '74 is a 7-segment deconder/driver with latches on the address inputs and active LOW constant current outputs to drive LEDs directly. This device accepts a 4-bit binary code and produces output drive to the appropriate segments of the 7-segment display. It has a decode format which produces numeric codes "0" through "9" and other codes.

Latches on the four data inputs are controlled by an active LOW Latch Enable, \overline{LE} . When \overline{LE} is LOW, the state of the outputs is determined by the input data. When \overline{LE} goes HIGH, the last data present at the inputs is stored in the latches and the outputs remain stable. The \overline{LE} pulse width necessary to accept and store data is typically 50 ns, which allows data to be strobed into the '74 at normal TTL speeds. This feature means that data can be routed directly from high speed counters and frequency dividers into the display without slowing down the system clock or providing intermediate data storage.

The latch/decoder combination is a simple system which drives LED displays with multiplexed data inputs from MOS time clocks, DVMs, calculator chips, etc. Data inputs are multiplexed while the displays are in static mode. This lowers component and insertion costs, since several circuits — seven resistors per display, strobe drivers, a separate display voltage source, and clock failure detect circuits — traditionally found in multiplexed display systems are eliminated. It also allows low strobing rates to be used without display flicker.

Another '74 feature is the reduced loading on the data inputs when the Latch Enable is HIGH (only 10 μ A typ). This allows many '74s to be driven from a MOS device in multiplex mode without the need for drivers on the data lines. The '74 also provides automatic blanking of the leading and/or trailing-edge zeroes in a multidigit decimal number, resulting in an easily readable decimal display conforming to normal writing practice. In an 8-digit mixed integer fraction decimal representation, using the automatic blanking capability 0060.0300 would be displayed as 60.03. Leading-edge zero suppression is obtained by connecting the Ripple Blanking Output (RBO) of a decoder to the Ripple Blanking Input (RBI) of the next lower stage device. The most significant decoder stage should have the RBI input grounded; and since suppression of the least significant integer zero in a number is not usually desired, the RBI input of this decoder stage should be left open. A similar precedure for the fractional part of a display will provide automatic suppression of trailing-edge zeros. The RBO terminal of the decoder can be OR-tied with a modulating signal via an isolating buffer to achieve duration intensity modulation. A suitable signal can be generated for this purpose by forming a variable frequency multivibrator with a cross coupled pair of TTL or DTL gates.






		-						٦	rut	гн ти	ABLE					
			IN	IPUT	S					0	UTPI	JTS				
BINARY STATE	LE	RBI	A3	A ₂	A 1	A ₀	ā	b	c	d	e	f	g	RBO	DISPLAY	
0 0 1	H L L	* H X	X L L L	X L L L	X L L L	X L L H	▼ H L H	H L L	H L L	STAE H L H	BLE- H L H	H L H	ттт 🕴	ттт	STABLE BLANK 0 I	
2 3 4 5		X X X X	L L L	L L H	H H L	L H L H	L L H L	L L H	H L L	L L H L	L H H	H L L	L L L	H H H H	2 3 4 5	
6 7 8 9 10		X X X X X		H L L	H H L H	L H L H L	L L L H	H L L H	LLLH	L H L H	L H L H H	L H L H	L H L L	H H H H H H H	5 7 8 9 -	e
11 12 13 14 15		X X X X X	нннн	L H H H H	H L H H	H L H L H	L H H L	H L H L H	H L H H H	L H L H H	L L L H	L L L H	L L H L H	H H H H H	E H P BLANK	
X	х	x	х	х	х	X	н	н	н	н	н	н	н	L**	BLANK	

*The RBI will blank the display only if a binary zero is stored in the latches. *TRBO used as an input overrrides all other input conditions. H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

NUMERICAL DESIGNATIONS




SYMBOL	PARAMETER		9;	3XX	UNITS	CONDITIONS
		Γ	Min	Max		
Vout	Output Voltage, Applied	OFF ON		10 (Fig. a)	v	Separate LED Supply
lol	Output LOW Current, a	- g	12	18	mA	$V_{CC} = 5.0 \text{ V}, \text{ V}_{OL} = 3.0 \text{ V}$ $T_A = 25^{\circ} \text{ C}$
Іон	Output HIGH Current a-	- <u>g</u>		250	μA	V _{CC} = Max, V _{OUT} = 5.5 V
lcc	Power Supply Current			50	mA	V _{CC} = Max, V _{IN} = Gnd V _{OUT} = 3.0 V


AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

		9;	3XX			
SYMBOL	PARAMETER		15 pF 1 kΩ		CONDITIONS	
		Min	Max	1		
tPLH tPHL	Propagation Delay A_n to $\overline{a} - \overline{g}$		140 140	ns	Figs. 3-2, 3-20	
tPLH tPHL	Propagation Delay \overline{LE} to $\overline{a} - \overline{g}$		140 140	ns	Figs. 3-2, 3-9	

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = +25^{\circ}\text{C}$

SYMBOL	PARAMETER	9:	BXX	UNITS	CONDITIONS	
		Min	Мах		CONDITIONO	
t _s (H) t _s (L)	Setup Time HIGH or LOW An to LE	75 30		ns	. Fig. 3-13	
t _h (H) t _h (L)	Hold Time HIGH or LOW A_n to LE	0 0		ns		
tw (L)	LE Pulse Width LOW	85		ns	Fig. 3-9	





Versus Output Voltage

APPLICATIONS — It is possible with common anode 7-segment LED displays and constant current sink decoder drivers to save substantial amounts of power by carefully choosing operating points on display supply voltage. First, examine the power used in the normal display driving method where the display and decoder driver are both operated from a +5.0 V regulated supply (V_{CC} = V_S).




Fig. c Separate Supply for LED Displays

The power dissipated by the LED and the driver outputs is ($V_{CC} \times I_{seg} \times n$ Segments). The total power dissipated with a 15 mA LED displaying an eight (8) would be:

Of this 525 mW, the power actually required to drive the LED is dependent on the VF drop of each segment. Most GaAsP LEDs exhibit either a 1.7 V or a 3.4 V forward voltage drop. Therefore, the required total power for seven segments would be:

$$\begin{array}{l} P_{(1.7)} = 1.7 \ V \ x \ 15 \ mA \ x \ 7 \\ = 178.5 \ mW \\ P_{(3.4)} = 3.4 \ V \ x \ 15 \ mA \ x \ 7 \\ = 357 \ mW \end{array}$$

The remaining power is dissipated by the driver outputs which are maintaining the 15 mA constant current required by the LEDs. Most of this power is wasted, since the driver can maintain approximately 15 mA with as little as 0.5 V across the output device. By using a separate power source (Vs, *Figure c*) for the LEDs, which is set to the LED VF plus the offset voltage of the driver, as much as 280 mW can be saved per digit. i.e.,

These figures show that using a separate supply to drive the LEDs can offer significant display power savings. In battery powered equipment, two rechargeable nickle-cadmium cells in series would be sufficient to drive the display, while four such cells would be needed to operate the logic units.

APPLICATIONS (Cont'd) — Another method to save power is to apply intensity modulation to the displays (*Figure d*). It is well known that LED displays are more efficient when operated in pulse mode. There are two reasons: one, the quantum efficiency of the LED material is better; secondly the eye tends to peak detect. Typically a 20% off duty cycle to displays (GaAsP) will produce the same brightness as operating under dc conditions.




Fig. d Intensity Control by RBO Pulse Duty Cycle

Low Power, Low cost Display Power Sources — In small line operated systems using TTL/MSI and LED or incandescent displays, a significant portion of the total dc power is consumed to drive the displays. Since it is irrelevant whether displays are driven from unfiltered dc or pulsed dc (at fast rates), a dual power system can be used that makes better utilization of transformer rms ratings. The system utilizes a full wave rectified but unsmoothed dc voltage to provide the displays with 120 Hz pulsed power while the rest of the system is driven by a conventional dc power circuit. The frequency of 120 Hz is high enough to avoid display flicker problems. The main advantages of this system are:

- Reduced transformer rating
- Much smaller smoothing capacitor
- Increased LED light output due to pulsed operation

With the standard capacitor filter circuit, the rms current (full wave) loading of the tranformer is approximately twice the dc output. Most commercial transformer manufacturers rate tranformers with capacitive input filters as follows:


Full Wave Bridge Rectifier Circuit Transformer rms current = 1.8 x dc current required

Full Wave Center Tapped Rectifier Circuit Transformer rms current = 1.2 x dc current required


Therefore, the removal of a large portion of the filtered dc current requirement (display power) substantially reduces the transformer loading.


APPLICATIONS (Cont'd) — There are two basic approaches. First (*Figure e*) is the direct full wave rectified unregulated supply to power the displays. The '74 decoder driver constant current feature maintains the specified segment current after the LED diode drop and 0.5 V saturation voltage has been reached (\cong 2.2 V). Care must be exercised not to exceed the '74 power ratings and the maximum voltage that the decoder driver sees in both the "on" and "off" modes.


The second approach (*Figure f*) uses a 3-terminal voltage regulator such as the 7805 to provide dc pulsed power to the display with the peak dc voltage limited to +5.0 V. This approach allows easier system thermal management by heat sinking the regulator rather than the display or display drivers. When this power source is used with an intensity modulation scheme or with a multiplexed display system, the frequencies must be chosen such that they do not beat with the 120 Hz full wave rectified power frequency.












6-138

LOGIC DIAGRAM



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETEI	2	93	XX	UNITS	CONDITIONS
01111D0L		Min Max			CONDITIONO	
BVi	Input Latch Voltage	A Input B Input	5.5 5.5		v	$\frac{I_{IN}(A) = 10 \text{ mA}, V_{IN}(B) = 0 \text{ V}}{I_{IN}(B) = 10 \text{ mA}, V_{IN}(A) = 0 \text{ V}}$
Іон	Output HIGH Current		150	μA	$V_{CC} = Min, V_{IN} = V_{IH}$ $V_{OUT} = 4.5 V$	
lcc	Power Supply Curren		47.5	mA		

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

		93	XX			
SYMBOL	PARAMETER		CL = 30 pF UNITS CONDITION RL = 530 Ω 0 0 0			
		Min	Мах			
tPLH tPHL	Propagation Delay A_n , B_n to O_0-O_3		25 25	ns	Figs. 3-2, 3-20	

6

. .

	PRODUCT INDEXES AND SELECTION GUIDES	1
	TTL CHARACTERISTICS	2
	LOADING, SPECIFICATIONS AND WAVEFORMS	3
N	54/74 FAMILY DATA SHEETS	4
$ \rangle$	9000 FAMILY DATA SHEETS	5
	9300 FAMILY DATA SHEETS	6
$ \rangle$	9600 FAMILY DATA SHEETS	7
	OTHER DIGITAL PRODUCTS	8
	ORDERING INFORMATION AND PACKAGE OUTLINES	9
V	FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS	10

•

14 VCC

13 RX

9600

RETRIGGERABLE RESETTABLE MONOSTABLE MULTIVIBRATOR

DESCRIPTION — The 9600 monostable, retriggerable, resettable multivibrator provides an output pulse whose duration and accuracy is a function of external timing components. The 9600 has excellent immunity to noise on the V_{CC} and ground lines. It uses TTL technology for high speed and high fan-out capability and is compatible with all members of the Fairchild TTL family.

- 74 ns TO OUTPUT PULSE WIDTH RANGE
- RETRIGGERABLE 0% to 100% DUTY CYCLE
- RESETTABLE

PKGS

Plastic

DIP (P)

Ceramic

DIP (D)

Flatpak

(F)

• LEADING OR TRAILING-EDGE TRIGGERING

9600PC

9600DC

9600FC

ORDERING CODE: See Section 9


PIN

OUT

A

Α

А



Cn

CONNECTION DIAGRAM PINOUT A

ī0 1 ī1 2

7

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

COMMERCIAL GRADE

 $V_{CC} = +5.0 V \pm 5\%$,

 $T_A = 0^\circ C$ to $+75^\circ C$

PIN NAMES	DESCRIPTION	96XX (U.L.) HIGH/LOW
Īo, Ī1	Trigger Inputs (Active Falling Edge)	1.5/1.0
l2 — l4	Trigger Inputs (Active Rising Edge)	1.5/1.0
$\frac{I_2 - I_4}{\overline{C}_{D1} - \overline{C}_{D2}}$	Clear Inputs (Active LOW)	1.5/1.0
Q	Pulse Output	24/7.06
		(6.2)
ā	Complementary Pulse Output	24/7.06
		(6.2)

MILITARY GRADE

 $V_{CC} = +5.0 V \pm 10\%$

 $T_A = -55^{\circ} C$ to $+125^{\circ} C$

9600DM

9600FM

9A


6A

31

 $V_{CC} = 14$

GND = 7

LOGIC DIAGRAM



FUNCTIONAL DESCRIPTION — The 9600 monostable multivibrator has five inputs, three active HIGH and two active LOW. This allows leading-edge or trailing-edge triggering. The TTL inputs make triggering independent of input transition times. When input conditions for triggering are met, a new cycle starts and the external capacitor is rapidly discharged and then allowed to charge. An input cycle time shorter than the output cycle time will retrigger the 9600 and result in a continuous true output (see Rule 8). Retriggering may be inhibited by tying the negation (\overline{Q}) output to an active LOW input. The output pulse may be terminated at any time by connecting either or both reset pins to a LOW logic level pin. Active pullups are provided on the outputs for good drive capability into capacitive loads.

Operating Notes

- 1. An external resistor (R_X) and an external capacitor (C_X) are required as shown in the logic diagram. The value of R_X may vary from 5.0 k Ω to 50 k Ω for 0° C to +75° C operation and from 5.0 k Ω to 25 k Ω for -55° C to +125° C operation. C_X may vary from 0 to any necessary value available.
- 2. The following are recommended fixed values of Rx: $Rx = 30 \text{ k}\Omega$ for 0° C to +75° C operation, $Rx = 10 \text{ k}\Omega$ for -55° C to +125° C operation.
- 3. The output pulse width (t) is defined as follows:

t = 0.32 R_XC_X |1 + 0.7/R_X Where R_X is in k Ω , C_X is in pF, t is in ns; for C_X < 10³ pF. (see *Figure a*) The value of C_X may vary from 0 to any value necessary and obtainable. If however, C_X has leakage currents approaching 3.0 μ A or if stray capacitance from either pin 11 or pin 13 to ground exceeds 50 pF, the timing equation may not represent the pulse width obtained.

- 4. If electrolytic type capacitors are to be used, the following three configurations are recommended.
 - A. Use with low leakage electrolytic capacitors (see Figure b). The normal RC configuration can be used predictably only if the forward capacitor leakage at 5.0 V is less than 3.0 μA, and the inverse capacitor leakage at 1.0 V is less than 5.0 μA over the operational temperature range and Rule 3 above is satisfied.
 - B. Use with high inverse leakage current electrolytic capacitors. (*Figure c*; this configuration is not recommended with retriggerable operation.)

The diode in this configuration prevents high inverse leakage currents through the capacitor by preventing an inverse voltage across the capacitor.

 $t \approx 0.3 \text{ RCx}$

C. Use to obtain extended pulse widths. (*Figure d*; this configuration is not recommended with retriggerable operation.)

This configuration obtains extended pulse widths because of the larger timing resistor allowed by Beta multiplication. Electrolytics with high inverse leakage currents can be used. Q₁ is an npn silicon transistor such as 2N5961 or 2N5962, with h_{FE}, R and R_x related as in the inequality below.

 $R < R_X$ (0.7) (hFE Q1) or $< 2.5~M\Omega,$ whichever is less


- Rx (Min) < RY < Rx (Max) RY of 5.0 k Ω to 10 k Ω is recommended t \approx 0.3 RCx
- 5. This circuit is recommended to obtain variable pulse width by remote trimming (Figure e).
- 6. Under any operating condition, C_X and R_X (min) must be kept as close to the circuit as possible to minimize stray capacitance and reduce noise pickup.
- 7. Input Trigger Pulse Rules (see Triggering Truth Table Figures f and g).
 - t_1 , t_3 = Min. positive input pulse width > 40 ns.


 t_2 , t_4 = Min. negative input pulse width > 40 ns.

8. The retrigger pulse width is equal to the pulse width t plus a delay time (see *Figure h*). For pulse widths greater than 500 ns, tw can be approximated as t.

 $t_w = t + t_{PLH} = 0.32 R_X C_X (1 + 0.7/R_X) + t_{PLH}$

- 9. Two overriding active LOW resets are provided (see *Figure i*). A LOW to either or both resets can terminate any timing cycle and/or inhibit any new cycle until both reset inputs are restored to a HIGH. Trigger inputs will not produce spikes in the output when either or both resets are held LOW.
- 10. Use of a 0.01 μ F to 0.1 μ F bypass capacitor located close to the 9600 is recommended.





SYMBOL	PARAMETER		96	XX	UNITS	CONDITIONS
0111202	.,		Min	Max]	
Vol	Output LOW Voltage	XM XC		0.4 0.45	v	$\frac{I_{OL} = 9.92 \text{ mA}^{*}}{I_{OL} = 11.3 \text{ mA}} \text{ V}_{CC} = \text{Mi}$
Vol	Output LOW Voltage	XM XC		0.4 0.45	v	I _{OL} = 12.8 mA, V _{CC} = Ma
Viн	Input HIGH Voltage	XM XC	1.5 1.65		v	T _A = Max
VIL	Input LOW Voltage	XM XC		0.9 0.85	v	$T_A = 25^{\circ}C$
հլ	Input LOW Current	XM XC		-1.6 -1.6	mA	$\begin{tabular}{ c c c c c } \hline V_{IN} = 0.4 \ V \\ \hline V_{IN} = 0.45 \ V \\ \hline V_{CC} = Max \end{tabular}$
los	Output Short Circuit Current	XM XC		-25 -35	mA	$V_{CC} = Max, V_{OUT} = 1.0 V$ $T_A = 25^{\circ}C$
IPD	Quiescent Power Supply Drain	XM XC		24 26	mA	V _{CC} = 5.0 V, Pins 1, 2 = Gnd


AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

			90	6XX			
SYMBOL	OL PARAMETER		CL =	15 pF	UNITS	CONDITIONS	
			Min				
tPLH	Propagation Delay \overline{I}_n to Q	XM XC		45 56	ns	$R_{X} = 5.0 \ \Omega, \ C_{X} = 0 \ pF$	
tрнL	Propagation Delay \overline{I}_n to \overline{Q}	XM XC		40 47	ns	Figs. 3-1, Fig. j	
t _w (Min)	Minimum Q Pulse Width	XM XC		100 120	ns	$R_X = 5.0 \ \Omega, \ C_X = 0 \ pF$	
t _w (Min)	Minimum Q Pulse Width	XM XC		112 130	ns	Fig. 3-1, Fig. j	
tw	Pulse Width	XM XC	3.2 3.08	3.76 3.76	μs	$R_X = 10 \ k\Omega, \ C_X = 1000 \ pF$ Fig. 3-1, Fig. j	


AC OPERATING REQUIREMENTS: $V_{CC}=+5.0~V,~T_{A}=+25^{\circ}C$

SYMBOL P	PARAMETER		96	XX		CONDITIONS	
OTTIDOL	Min		Min	Max			
Cstray	Maximum Allowable Wiring Capacitance (Pin 13)			50	pF	Pin 13 to Gnd	
R _X (Max)	Maximum Timing Resistor	XM XC	5.0 5.0	25 50	kΩ	Over Operating Temperature Range	

*Ground Pin 11 for VoL Pin 6 or VoH Pin 8 or Ios Pin 8, open Pin 11 for VoL Pin 8 or VoH Pin 6 or Ios Pin 6.



7-8




FUNCTIONAL DESCRIPTION — The 9601 monostable multivibrator has four inputs, two active HIGH and two active LOW. This allows a choice of leading-edge or trailing-edge triggering. The TTL inputs make triggering independent of input transition times. When input conditions for triggering are met, a new cycle starts and the external capacitor is rapidly discharged and then allowed to charge. An input cycle time shorter than the output cycle time will retrigger the 9601 and result in a continuous true output. Retriggering may be inhibited by tying the negation (\overline{Q}) output to an active LOW input. Active pullups are provided on the outputs for good drive capability into capacitive loads.

Operation Notes

- 1. TRIGGERING The 9601 has four dc coupled triggering inputs; pins 1 and 2 respond to falling edge signals, while pins 3 and 4 respond to rising edge signals. Triggering occurs as the input signal passes through the threshold region. Triggering logic is outlined in the Table. Input signals can be interchanged between pins 1 and 2, since they are logically identical; the same relationship holds for pins 3 and 4.
- 2. RETRIGGERING In a normal cycle, triggering initiates a rapid discharge of the external timing capacitor, followed by a ramp voltage run-up at pin 13. The delay will time out when the ramp voltage reaches the upper trigger point of the Schmitt circuit, causing the outputs to revert to the quiescent state. If another trigger occurs before the ramp voltage reaches the Schmitt threshold, the capacitor will be discharged and the ramp will start again without having disturbed the outputs. The delay period can therefore be extended for an arbitrary length of time by insuring that the interval between triggers is less than the delay time, as determined by the external capacitor and resistor.
- 3. NON-RETRIGGERABLE OPERATION Retriggering can be inhibited logically, by connecting pin 6 back to pin 3 or 4, or by connecting pin 8 back to **both** pins 1 and 2.
- 4. OUTPUT PULSE WIDTH An external resistor R_X and an external capacitor C_X are required, as shown in the functional block diagram; to minimize stray capacitance and noise pickup, R_X and C_X should be located as close as possible to the circuit. In applications which require remote trimming of the pulse width, as with a variable resistor, R_X should consist of a fixed resistor in series with the variable resistor; the fixed resistor should be located as close as possible to the circuit. The output pulse width t_w is defined as follows, where R_X is in kΩ, C_X is in pF and t_w is in ns.


 $t_w = 0.32 R_X C_X (1 + 0.7/R_X)$ (for $C_X > 10^3 pF$; see also Figure a.)

The values of R_X may vary from 5.0 k Ω to 50 k Ω for 0° to +75°C operation, and 5.0 k Ω to 25 k Ω for -55° to +125°C operation. C_X may vary from 0 to any value.



5. SETUP AND RELEASE TIMES

CAPACITOR LEAKAGE — Recommendations on electrolytic capacitors and larger values of R_X are discussed in the 9600 data sheet.




SYMBOL	PARAMETER	0	°C	+2	5°C	+75	5° <u>C</u>	UNITS	CONDITIONS ¹
		Min	Max	Min	Max	Min	Max	01110	CONDITION
Vон	Output HIGH Voltage ²	2.4		2.4		2.4		V	V _{CC} = 4.75 V I _{OH} = -0.96 mA
Vol	Output LOW Voltage ²		0.45		0.45		0.45	v	$V_{CC} = 4.75 V$ $I_{OL} = 12.8 mA$
Viн	Input HIGH Voltage ³	1.9		1.8		1.6		V	
VIL	Input LOW Voltage ³		0.85		0.85		0.85	V	
lıL	Input LOW Current		-1.6		-1.6		-1.6	mA	$V_{CC} = 5.25 V$ $V_{IN} = 0.45 V$
Ін	Input HIGH Current				60		60	μA	$\begin{array}{l} V_{CC} = 5.25 \ V \\ V_{IN} = 4.5 \ V \end{array}$
los	Output Short Circuit Current ²			-10	-40			mA	$V_{OUT} = 0 V$
lcc	Power Supply Current		25		25		25	mA	V _{CC} = 5.25 V Gnd Pins 1, 2
₽∟н	Propagation Delay \overline{I}_n to Q				40			ns	$\label{eq:RX} \begin{split} &R_{X} = 5.0 \; k\Omega \\ &C_{L} = 15 \; pF \\ &C_{X} = 0, \; Fig. \; b \end{split}$
tрнL	Propagation Delay \overline{I}_n to \overline{Q}				40			ns	$\label{eq:RX} \begin{split} \text{R}_{\text{X}} &= 5.0 \text{ k}\Omega\\ \text{C}_{\text{L}} &= 15 \text{ pF}\\ \text{C}_{\text{X}} &= 0 \text{, Fig. b} \end{split}$
t _w (min)	Minimum True Output Pulse Width				65			ns	$\label{eq:RX} \begin{array}{l} R_{X} = 5.0 \ k\Omega \\ C_{L} = 15 \ pF \\ C_{X} = 0, \ Fig. \ b \end{array}$
tw	Pulse Width			3.08	3.76	,		μs	$\label{eq:RX} \begin{array}{l} R_{X} = 10 \ k\Omega \\ C_{X} = 1000 \ pF \\ Fig. b \end{array}$
Cstray	Maximum Allowable Wiring Cap. (Pin 13)		50		50		50	pF	Pin 13 to Gnd
Rx	Timing Resistor	5.0	50	5.0	50	5.0	50	kΩ	

٦

(1) Unless otherwise noted, 10 k Ω resistor placed between Pin 13 and V_{CC}, for all tests. (R_X) (2) Ground Pin 11 for V_{OL} Pin 6 or V_{OH} Pin 8 or I_{OS} Pin 8. Open Pin 11 for V_{OL} Pin 8 or V_{OH} Pin 6 or I_{OS} Pin 6. (3) Pulse Test to determine V_{IH} and V_{IL} (Min t_w 40 ns).

SYMBOL	PARAMETER	-5	5°C	+2	5°C	+12	5°C	UNITS	CONDITIONS ¹
STINDOL	FARAMETER	Min	Max	Min	Мах	Min	Мах	ONT 5	CONDITIONO
Vон	Output HIGH Voltage ²	2.4		2.4		2.4		v	V _{CC} = 4.5 V I _{OH} = -0.72 m/
Vol	Output LOW Voltage ²		0.4		0.4		0.4	v	$V_{CC} = 4.5 V$ $I_{OL} = 10 mA$
Viн	Input HIGH Voltage ³	2.0		1.7		1.5		V	
VIL	Input LOW Voltage3		0.85		0.9		0.85	V	
հլ	Input LOW Current		-1.6		-1.6		-1.6	mA	$\begin{array}{l} V_{CC} = 5.5 \ V \\ V_{IN} = 0.4 \ V \end{array}$
Ін	Input HIGH Current				60		60	μA	V _{CC} = 5.5 V V _{IN} ⇒ 4.5 V
los	Output Short Circuit Current			-10	-40			mA	V _{OUT} = 0 V
lcc	Power Supply Current		25		25		25	mA	V _{CC} = 5.5 V Gnd Pins 1, 2
tр∟н	Propagation Delay \overline{I}_{n} to Q				40			ns	$\label{eq:RX} \begin{array}{l} R_{X} = 5.0 \ k\Omega \\ C_{L} = 15 \ pF \\ C_{X} = 0 \text{, Fig. b} \end{array}$
tPHL	Propagation Delay \overline{I}_n to \overline{Q}				40			ns	$\label{eq:RX} \begin{split} R_{X} &= 5.0 \ k\Omega \\ C_{L} &= 15 \ pF \\ C_{X} &= 0, \ Fig. \ b. \end{split}$
t _w (min)	Minimum True Output Pulse Width				65			ns	$\label{eq:RX} \begin{split} R X &= 5.0 \; k \Omega \\ C L &= 15 \; p F \\ C X &= 0 \text{, Fig. b} \end{split}$
tw	Pulse Width			3.08	3.76			μs	$\label{eq:RX} \begin{array}{l} R_{X} = 10 \ k\Omega \\ C_{X} = 1000 \ pF \\ Fig. b \end{array}$
CSTRAY	Maximum Allowable Wiring Cap. (Pin 13)		50		50		50	pF	Pin 13 to Gnd
Rx	Timing Resistor	5.0	25	5.0	25	5.0	25	kΩ	



INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

9602FC, 96L02FC

Α


(F)

PIN NAMES	DESCRIPTION	96XX (U.L.) HIGH/LOW	96L (U.L.) HIGH/LOW
To	Trigger Input (Active Falling Edge)	1.5/1.0	0.5/0.25
11	Trigger Input (Active Rising Edge)	1.5/1.0	0.5/0.25
ĈD	Direct Clear Input (Active LOW)	1.5/1.0	0.5/0.25
Q	Positive Pulse Output	24/7.0	9.0/3.0
		(6.2)	
ā	Complementary Pulse Output	24/7.0	9.0/3.0
		(6.2)	

9602FM, 96L02FM

4L

FUNCTIONAL BLOCK DIAGRAM



OPERATION NOTES

TRIGGERING — can be accomplished by a positive-going transition on pin 4 (12) or a negative-going transition on pin 5 (11). Triggering begins as a signal crosses the input V_{IL}:V_{IH} threshold region; this activates an internal latch whose unbalanced cross-coupling causes it to assume a preferred state. As the latch output goes LOW it disables the gates leading to the Q output and, through an inverter, turns on the capacitor discharge transistor. The inverted signal is also fed back to the latch input to change its state and effectively end the triggering action; thus the latch and its associated feed-back perform the function of a differentiator.


The emitters of the latch transistors return to ground through an enabling transistor which must be turned off between successive triggers in order for the latch to proceed through the proper sequence when triggering is desired. Pin 5 (11) must be HIGH in order to trigger at pin 4 (12); conversely, pin 4 (12) must be LOW in order to trigger at pin 5 (11).

- 2. RETRIGGERING In a normal cycle, triggering initiates a rapid discharge of the external timing capacitor, followed by a ramp voltage run-up at pin 2 (14). The delay will time out when the ramp voltage reaches the upper trigger point of a Schmitt circuit, causing the outputs to revert to the quiescent state. If another trigger occurs before the ramp voltage reaches the Schmitt threshold, the capacitor will be discharged and the ramp will start again without having disturbed the output. The delay period can therefore be extended for an arbitrary length of time by insuring that the interval between triggers is less than the delay time, as determined by the external capacitor and resistor.
- 3. NON-RETRIGGERABLE OPERATION Retriggering can be inhibited logically, by connecting pin 6 (10) back to pin 4 (12) or by connecting pin 7 (9) back to pin 5 (11). Either hook-up has the effect of keeping the latch-enabling transistor turned on during the delay period, which prevents the input latch from cycling as discussed above in the section on triggering.
- 4. OUTPUT PULSE WIDTH An external resistor Rx and an external capacitor Cx are required, as shown in the functional block diagram. To minimize stray capacitance and noise pickup, Rx and Cx should be located as close as possible to the circuit. In applications which require remote trimming of the pulse width, as with a variable resistor, Rx should consist of a fixed resistor in series with the variable resistor; the fixed resistor should be located as close as possible to the circuit. The output pulse width tw is defined as follows, where Rx is in kΩ, Cx is in pF and tw is in ns.


 $\begin{array}{ll} (9602) & t_w = 0.31 \ R_X C_X \ (1 + 1/R_X) \ for \ C_X \geq 10^3 \ pF \\ & 5 \ k\Omega \leq R_X \leq 50 \ k\Omega \ for \ 0^\circ C \ to \ +75^\circ C \\ & 5 \ k\Omega \leq R_X \leq 25 \ k\Omega \ for \ -55^\circ C \ to \ +125^\circ C \\ (96L02) \ t_w = 0.33 \ R_X C_X \ (1 + 3/R_X) \ for \ C_X \geq 10^3 \ pF \\ & 16 \ k\Omega \leq R_X \leq 220 \ k\Omega \ for \ 0^\circ C \ to \ +75^\circ C \\ & 20 \ k\Omega \leq R_X \leq 100 \ k\Omega \ for \ -55^\circ C \ to \ +125^\circ C \\ & C_X \ may \ vary \ from \ 0 \ to \ any \ value. \ For \ pulse \ widths \ with \ C_X \ less \ than \ 10^3 \ pF \ see \ Figures \ a \ and \ b. \end{array}$

OPERATION NOTES (Cont'd)


5. SETUP AND RELEASE TIMES — The setup times listed below are necessary to allow the latch-enabling transistor to turn off and the node voltages within the input latch to stabilize, thus insuring proper cycling of the latch when the next trigger occurs. The indicated release times (equivalent to trigger duration) allow time for the input latch to cycle and its signal to propagate.




- 6. RESET OPERATION A LOW signal on C_D, pin 3 (13), will terminate an output pulse, causing Q to go LOW and Q to go HIGH. As long as C_D is held LOW, a delay period cannot be initiated nor will attempted triggering cause spikes at the outputs. A reset pulse duration, in the LOW state, of 25 ns is sufficient to insure resetting. If the reset input goes LOW at the same time that a trigger transition occurs, the reset will dominate and the outputs will not respond to the trigger. If the reset input goes HIGH coincident with a trigger transition, the circuit will respond to the trigger.
- 7. CAPACITOR LEAKAGE For recommendations on electrolytic capacitors and larger values of R_X, please see the 9600 data sheet.




TYPICAL CHARACTERISTICS



VCC - SUPPLY VOLTAGE - V




9602 tw vs TA 1.1 T tw-NORMALIZED OUTPUT PULSE WIDTH $\label{eq:VCC} \begin{array}{l} \textbf{V}_{CC} = \textbf{5.0} \ \textbf{V} \\ \textbf{R}_{X} = \textbf{10} \ \textbf{k} \Omega \\ \textbf{C}_{X} = \textbf{10}^{3} \ \textbf{pF} \end{array}$ 1.05 1.0 .95 .90 -75 -25 0 25 75 125 TA - AMBIENT TEMPERATURE - °C




VCC - SUPPLY VOLTAGE - V





 $\textbf{T}_{A} - \textbf{AMBIENT TEMPERATURE} - °\textbf{C}$




SYMBOL	PARAMETER		96	SXX		CONDITIONS
OTMEOL		Г	Min	Max		CONDITIONS
Vон	H Output HIGH Voltage		12.4		V	$V_{CC} = Min, I_{OH} = -9.6 mA$
Vol	Output LOW Voltage	хм		0.4	V	$V_{CC} = 4.5 \text{ V}, I_{OL} = 9.92 \text{ m}.$ $V_{CC} = 5.5 \text{ V}, I_{OL} = 12.8 \text{ m}.$
VOL		xc		0.45	V	$V_{CC} = 4.75 \text{ V}, I_{OL} = 11.3 \text{ m}.$ $V_{CC} = 5.25 \text{ V}, I_{OL} = 12.8 \text{ m}.$
Viн	Input HIGH Voltage	XM XC	2.0 1.9		v	Guaranteed Input HIGH Threshold
VIL	Input LOW Voltage			0.85	v	Guaranteed Input LOW Threshold
IIL	Input LOW Current			-1.6	mA	$V_{CC} = Max, V_{IN} = V_{OL}$
lıL	Input LOW Current	XM XC		-1.24 -1.14	mA	$V_{CC} = Min, V_{IN} = V_{OL}$
Ін	Input HIGH Current			60	μA	$V_{CC} = Max, V_{IN} = 4.5 V$
los	Output Short Circuit Current	XM XC		-25 -35	mA	$V_{CC} = Max, V_{OUT} = 1.0 V$
lcc	Power Supply Current	XM XC		45 52	mA	$V_{CC} = 5.0 V$
tр _{LH}	Propagation Delay $\overline{I_0}$ to Q	XM XC		35 40	ns	$\label{eq:rescaled} \begin{array}{l} R_{X} = 5 \ k\Omega, \ C_{X} = 0 \\ C_{L} = 15 \ pF, \ Fig. \ c \end{array}$
tрнL	$\frac{Propagation}{I_0} \frac{D}{10} to \overline{Q}$	XM XC		43 48	ns	$\label{eq:rescaled} \begin{array}{l} R_{X} = 5 \ k\Omega, \ C_{X} = 0 \\ C_{L} = 15 \ pF, \ Fig. \ c \end{array}$
t _w (min)	Minimum Output at Pulse Width at			90 <u>100</u> 100 110	ns	$\label{eq:RX} \begin{split} R X &= 5 \ k \Omega, \ C X = 0 \\ C_L &= 15 \ pF, \ Fig. \ c \end{split}$
tw	Output Pulse Width		3.08	3.76	μS	$\label{eq:rescaled} \begin{array}{l} R_{X} = 10 \ k\Omega \\ C_{X} = 1000 \ pF\text{, Fig. c} \end{array}$
Cstray	Maximum Stray Capacitar from Pin 2 (14) to Gnd	nce		50	pF	
Rx	Timing Resistor Range	XM XC	5.0 5.0	25 50	kΩ	

٦


SYMBOL	PARAMETER		9	6L	UNITS	CONDITIONS
SIMDOL		ſ	Min	Мах		
Vон	Output HIGH Voltage		2.4		v	V _{CC} = Min, I _{OH} = -0.36 mA
Vol	Output LOW Voltage			0.3	V	$V_{CC} = Min$, $I_{OL} = 4.8 mA$
Viн	Input HIGH Voltage		2.0		v	Guaranteed Input HIGH Threshold
VIL	Input LOW Voltage			0.7	v	Guaranteed Input LOW Threshold
հե	Input HIGH Current			20 1.0	μA mA	$\begin{array}{c} V_{\text{IN}} = 2.4 \text{ V} \\ V_{\text{IN}} = 5.5 \text{ V} \end{array} V_{\text{CC}} = \text{Max} \end{array}$
lı∟	Input LOW Current			-0.4	mA	$V_{CC} = Max, V_{IN} = 0.3 V$
los	Output Short Circuit Curr	ent	-2.0	-13	mA	V _{CC} = Max, V _{OUT} = 1.0 V
lcc	Power Supply Current			16	mA	V _{CC} = Max
tPLH	Propagation Delay \overline{I}_0 to Q	XM XC		75 80	ns	
tphl	Propagation Delay	XM XC		62 65	ns	
t _w (min)	Minimum Output Pulse W at Q	idth	11	10*	ns	
tw	Output Pulse Width		12.4	15.2	μs	
Δt	Change in Q Pulse Width Over Temperature	хс		1.6	%	$R_X = 39 \ k\Omega, \ C_X = 1000 \ pF$
Rx	Timing Resistor Range	XM XC		100 220	kΩ	


*Typical Value



 $\begin{array}{l} \text{INPUT PULSE} \\ \text{f} \simeq 25 \text{ kHz} \\ \text{Amp} \simeq 3.0 \text{ V} \\ \text{Width} \simeq 100 \text{ ns} \\ \text{t}_r = \text{t}_f \leq 10 \text{ ns} \end{array}$

7





FUNCTIONAL DESCRIPTION — The 96S02 and 96LS02 dual retriggerable resettable monostable multivibrators have two dc coupled trigger inputs per function, one active LOW (\overline{I}_0) and one active HIGH(I₁). The I₁ input of both circuit types and the \overline{I}_0 input of the 96LS02 utilize an internal Schmitt trigger with hysteresis of 0.3 V to provide increased noise immunity. The use of active HIGH and LOW inputs allows either rising or falling edge triggering and optional non-retriggerable operation. The inputs are dc coupled making triggering independent of input transition times. When input conditions for triggering are met the Q output goes HIGH and the external capacitor is rapidly discharged and then allowed to recharge. An input trigger which occurs during the timing cycle will retrigger the circuit and result in Q remaining HIGH. The output pulse may be terminated (Q to the LOW state) at any time by setting the Direct Clear input LOW. Retriggering may be inhibited by tying the \overline{Q} output to \overline{I}_0 or the Q output to I₁. Differential sensing techniques are used to obtain excellent stability over temperature and power supply variations and a feedback Darlington capacitor discharge circuit minimizes pulse width variation from unit to unit. Schottky TTL output stages provide high switching speeds and output compatibility with all TTL logic families.

Operation Notes

TIMING

- 1. An external resistor (R_X) and an external capacitor (C_X) are required as shown in the Logic Diagram. The value of R_X may vary from 1.0 k Ω to 1.0 M Ω (96LS02) or 2.0 M Ω (96S02).
- The value of C_X may vary from 0 to any necessary value available. If, however, the capacitor has significant leakage relative to V_{CC}/R_X the timing equations may not represent the pulse width obtained.
- 3. Polarized capacitors may be used directly. The (+) terminal of a polarized capacitor is connected to pin 1 (15), the (-) terminal to pin 2 (14) and R_X. Pin 1 (15) will remain positive with respect to pin 2 (14) during the timing cycle. In the 96S02, however, during quiescent (non-triggered) conditions, pin 1 (15) may go negative with respect to pin 2 (14) depending on values of R_X and V_{CC}. For values of R_X \ge 10 k Ω the maximum amount of capacitor reverse polarity, pin 1 (15) negative with respect to pin 2 (14) is 500 mV. Most tantalum electrolytic capacitors are rated for safe reverse bias operation up to 5% of their working forward voltage rating; therefore, capacitors having a rating of 10 WVdc or higher should be used with the 96S02 when R_X \ge 10 k Ω .
- 4. The output pulse width t_w for R_X \ge 10 k Ω and C_X \ge 1000 pF is determined as follows: (96S02) t_w = 0.55 R_XC_X (96LS02) t_w = 0.43 R_XC_X Where R_X is in k Ω , C_X is in pF, t is in ns *or* R_X is in k Ω , C_X is in μ F, t is in ms.
- 5. The output pulse width for $R_X < 10 \text{ k}\Omega$ or $C_X < 1000 \text{ pF}$ should be determined from pulse width versus C_X or R_X graphs.
- 6. To obtain variable pulse width by remote trimming, the following circuit is recommended:




Operation Notes (Cont'd)

- 7. Under any operating condition, C_X and R_X (Min) must be kept as close to the circuit as possible to minimize stray capacitance and reduce noise pickup.
- V_{CC} and ground wiring should conform to good high frequency standards so that switching transients on V_{CC} and ground leads do not cause interaction between one shots. Use of a 0.01 μF to 0.1 μF bypass capacitor between V_{CC} and ground located near the circuit is recommended.

TRIGGERING

- 1. The minimum negative pulse width into \overline{I}_0 is 8.0 ns; the minimum positive pulse width into I_1 is 12 ns.
- Input signals to the 96S02 exhibiting slow or noisy transitions should use the positive trigger input I₁ which contains a Schmitt trigger. Input signals to the 96LS02 exhibiting slow or noisy transitions can use either trigger as both are Schmitt triggers.
- 3. When non-retriggerable operation is required, i.e., when input triggers are to be ignored during quasi-stable state, input latching is used to inhibit retriggering.



4. An overriding active LOW level direct clear is provided on each multivibrator. By applying a LOW to the clear, any timing cycle can be terminated or any new cycle inhibited until the LOW reset input is removed. Trigger inputs will not produce spikes in the output when the reset is held LOW. A LOW-to-HIGH transition on C
will not trigger the 96S02 or 96LS02. If the C
input goes HIGH coincident with a trigger transition, the circuit will respond to the trigger.

- (14)	PIN NO		OPERATION
5 (11)	4 (12)	3 (13)	
H-+L	L	н	Trigger
н	L≁H	н	Trigger
X	Х	L	Reset

TRIGGERING TRUTH TABLE


 $H = HIGH \text{ Voltage Level} \geq V_{IH}$


L = LOW Voltage Level \leq V_{IL}

X = Immaterial (either H or L)


 $H \rightarrow L = HIGH$ to LOW Voltage Level transition

L►H = LOW to HIGH Voltage Level transition





SYMBOL	PARAMETER		9	6S	96	LS	UNITS	CONDITIONS
OTMEOL			Min	Max	Min	Мах	01110	
V _{T+}	Positive-going Threshold Voltage, T ₀ , I ₁ (96LS02) I ₁ (96S02)		2.0		2.0	v	V _{CC} = 5.0 V
V _{T-}	Negative-going Threshold Voltage Ī ₀ , I ₁ (96LS02) I ₁ (96S02)	XM XC	0.8 0.8		0.7 0.8		v	V _{CC} = 5.0 V
Vон	Output HIGH Voltage	XM XC	2.7 2.7		2.5 2.7		v	$V_{CC} = Min, V_{IN} = V_{IH} \text{ or } V_{II}$ $I_{OH} = -400 \ \mu\text{A} \ ('LS02)$ $I_{OH} = -1.0 \ \text{mA} \ ('S02)$
Vol	Output LOW Voltage	XM XC		0.5 0.5		0.5 0.4	v	$V_{CC} = Min, V_{IN} = V_{IH} \text{ or } V_{II}$
Vcx	Capacitor Voltage Pin 1 (15) Referenced to Pin 2 (14)		-0.85 -0.5 -0.4	3.0 3.0 3.0	0 0 0	3.0 3.0 3.0	v	$ \begin{array}{l} {\sf R}_{\sf X} = 1.0 \; {\sf k}\Omega \\ {\sf R}_{\sf X} = > 10 \; {\sf k}\Omega \\ {\sf R}_{\sf X} > 1.0 \; {\sf M}\Omega \end{array} {\sf V}_{\sf CC} = 4.75 \; {\sf N} \\ {\sf to} \; 5.25 \; {\sf N} \end{array} $
Іін	Input HIGH Current			20 0.1		20 0.1	μA mA	$\begin{array}{l} V_{IN} = 2.7 \ V \\ V_{IN} = 5.5 \ V \ ('S02) \\ V_{IN} = 10 \ V \ ('LS02) \end{array} V_{CC} = \\ Max \end{array}$
۱ _{۱L}	Input LOW Current			-1.0		-0.4	mA	$V_{IN} = 0.4 V$, $V_{CC} = Max$
los	Output Short Circuit Curr	ent	-40	-100	-20	-100	mA	V _{CC} = Max, V _{OUT} = 0 V
lcc	Power Supply Current			75		36	mA	V _{IN} = Open, V _{CC} = Max




7

	PARAMETER		96S C _L = 15 pF		SLS		
SYMBOL					15 pF	UNITS	CONDITIONS
		Min	Мах	Min	Мах		
tр∟н	Propagation Delay Io to Q		15		55	ns	
tрнL	Propagation Delay \overline{I}_0 to \overline{Q}		19		50	ns	
tplH	Propagation Delay I1 to Q		19		60	ns	
tрнL	Propagation Delay I1 to Q		20		55	ns	Fig. a
tрнL	Propagation Delay \overline{C}_D to Q		20		30	ns	
tрLH	Propagation Delay \overline{C}_D to \overline{Q}		14		35	ns	
t _w (L)	\overline{I}_0 Pulse Width LOW	8.0		15		ns	
t _w (H)	I1 Pulse Width HIGH	12		30		ns	
t _w (L)	C _D Pulse Width LOW	7.0		22		ns	
t _w (H)	Minimum Q Pulse Width HIGH	30	45	25	55	ns	$R_X = 1.0 \text{ k}\Omega$, $C_X = 10 \text{ pF}$ including jig and stray
tw	Q Pulse Width	5.2	5.8	4.1	4.5	μS	$R_X = 10 \ k\Omega, \ C_X = 1000 \ p$
Rx	Timing Resistor Range*	1.0	2000	1.0	1000	kΩ	$ \begin{array}{l} T_{A} = -55^{\circ}C \ to \ +125^{\circ}C, \\ V_{CC} = 4.5 \ V \ to \ 5.5 \ V \end{array} $
t	Change in Q Pulse WidthXMover TemperatureXC		1.0		3.0 1.0	%	$R_X = 10 \ k\Omega, \ C_X = 1000 \ p$
t	Change in Q Pulse Width over V _{CC} Range		1.0		0.8 1.5	%	$ \begin{array}{ c c c c c } T_A = 25^{\circ}C, \ V_{CC} = 4.75 \ V \\ 5.25 \ V, \ R_X = 10 \ k\Omega, \\ C_X = 1000 \ pF \\ T_A = 25^{\circ}C, \ V_{CC} = 4.5 \ V \\ 5.5 \ V, \ R_X = 10 \ k\Omega, \\ C_X = 1000 \ pF \end{array} $

٦

*Applies only over commercial V_{CC} and T_A range for 96S02.




PIN NAMES	DESCRIPTION	96XX (U.L.) HIGH/LOW	
A0 - A5	Row Address Inputs	0.5/0.13	
A6 — A11	Column Address Inputs	0.5/0.13	
A ₀ — A ₅ A ₆ — A ₁₁ CP	Clock Pulse Input (Active Falling Edge)	0.5/0.13	
RE	Refresh Enable Input (Active HIGH)	0.5/0.13	
RS	Row Select Input (Active HIGH)	0.5/0.13	
ZD	Refresh Counter Zero Detect Output (Active LOW)	25/3.1	
RS ZD Ō₀ — Ō₅	Address Outputs	25/3.1	


961 S32

96LS32





LOGIC SYMBOL





FUNCTIONAL DESCRIPTION — The 96LS32 address multiplexer/refresh counter performs the following functions:

- 1. Row, Column and Refresh Address multiplexing
- 2. Address counting for burst or distributed refresh

These functions are controlled by two signals, Refresh Enable and Row Select, both of which are active HIGH TTL inputs. the Function Table shows the levels required to multiplex to the output:

- 1. Refresh address (from internal counter)
- 2. Row addresses (A₀ through A₅)
- 3. Column addresses (A₆ through A₁₁)

BURST REFRESH MODE — When refresh is requested the Refresh Enable input is HIGH. This input is ANDed with the six outputs of the internal 6-bit counter. At each \overrightarrow{CP} pulse the counter increments by one, sequencing the outputs ($\overrightarrow{O}_0 - \overrightarrow{O}_5$) through all 64 row addresses. When the counter sequences to all zeroes, the Zero Detect output goes LOW signaling the end of the refresh sequence. Due to counter decoding spikes, the Zero Detect output is valid only after t_{cz} following the LOW going edge of \overrightarrow{CP} .

DISTRIBUTED REFRESH MODE — In the distributed refresh mode, one row is selected for refresh each $(t_{refresh/n})$ time where n = number of rows in the device and refresh is the specified refresh rate for the device. For the M4027, $t_{refresh} = 2.0$ ms and n = 64, therefore one row is refreshed each 31 μ s. Following the refresh cycle at row n, the \overrightarrow{CP} input is pulsed, advancing the refresh address by one row so that the next refresh cycle will be performed on row n + 1. The \overrightarrow{CP} input may be pulsed following each refresh cycle or within the refresh cycle after the specified memory device address hold time.

ROW AND COLUMN ADDRESS — All twelve system address lines are applied to the inputs of the 96LS32. When Refresh Enable is LOW and Row Select is HIGH, the input addresses $A_0 - A_5$ are gated to the outputs and applied to the driven memories. Conversely, when Row Select is LOW (with Refresh Enable still LOW), input addresses $A_6 - A_{11}$ are gated to the outputs and applied to the driven memory devices are driven directly by the 96LS32, the address applied to the memory devices is the inverse of the address at the inputs due to the inverted outputs of the 96LS32. This should be remembered when checking out the memory system.

FUNCTION TABLE


Refresh Enable	Row Select	Outputs
н	Х	Refresh Address (from internal counter)
L		Row Address (complement of $A_0 - A_5$)
L	L	Column Address (complement of $A_6 - A_{11}$)

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial


96LS42



INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions


PIN NAMES	DESCRIPTION	96XX (U.L.) HIGH/LOW
A0 - A6	Row Address Inputs	0.5/0.13
A7 — A13 CP	Column Address Inputs	0.5/0.13
CP	Clock Pulse Input (Active Falling Edge)	0.5/0.13
RE	Retresh Enable Input	0.5/0.13
RS	Row Select Input	0.5/0.13
ZD	Refresh Counter Zero Detect Output (Active LOW)	25/3.1
	Multiplexer Outputs (Active LOW)	25/3.1





V_{CC} = Pin 28 GND = Pin 14

LOGIC DIAGRAM



96LS42

FUNCTIONAL DESCRIPTION — The 96LS42 address multiplexer/refresh counter performs the following functions:

1. Row, Column and Refresh Address multiplexing

2. Address counting for burst or distributed refresh

These functions are controlled by two signals, Refresh Enable and Row Select, both of which are active HIGH TTL inputs. The Function Table shows the levels required to multiplex to the output:

- 1. Refresh addresses (from internal counter)
- 2. Row addresses (A₀ through A₆)
- 3. Column addresses (A7 through A13)

Burst Refresh Mode — When refresh is requested the Refresh Enable input is HIGH. This input is AND-ed with the seven outputs of the internal 7-bit counter. At each \overrightarrow{CP} pulse the counter increments by one, sequencing the outputs ($\overline{O}_0 - \overline{O}_6$) through all 128 row addresses. When the counter sequences to all zeroes, the Zero Detect output goes LOW signaling the end of the refresh sequence. Due to counter decoding spikes, the Zero Detect output is valid only after t_{cz} following the LOW going edge of \overrightarrow{CP} .

Distributed Refresh Mode — In the distributed refresh mode, one row is selected for refresh each $(t_{refresh/n})$ time where n = number of rows in the device and refresh is the specified refresh rate for the device. For the F16 k, Refresh = 2.0 ms and n = 128, therefore one row is refreshed each 62 μ S. Following the refresh cycle at row n, the \overline{CP} input is pulsed, advancing the refresh address by one row so that the next refresh cycle will be performed on row n + 1. The \overline{CP} input may be pulsed following each refresh cycle or within the refresh cycle after the specified memory device address hold time.

Row and Column Address — All 14 system address lines are applied to the inputs of the 96LS42. When Refresh Enable is LOW and Row Select is HIGH, the input Addresses $A_0 - A_6$ are gated to the outputs and applied to the driven memories. Conversely, when Row Select is LOW (with Refresh Enable still LOW). Input addresses $A_7 - A_{13}$ are gated to the outputs and applied to the driven memories. When memory devices are driven directly by the 96LS42, the address applied to the memory devices is the inverse of the address at the inputs due to the inverted outputs of the 96LS42. This should be remembered when checking out the memory system.

FUNCTION TABLE

Refresh Enable	Row Select	Outputs
н	х	Refresh Address (from internal counter)
L		Row Address (complement of $A_0 - A_6$)
L	L	Column Address (complement of A7 — A13)

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

CONNECTION DIAGRAM PINOUT A

96101

96101

QUAD 2-INPUT POSITIVE NAND BUFFER (With Open-Collector Output)

DESCRIPTION — The 96101 is similar to the 54/7439, except that the outputs are specified at three levels of I_{OL} ; in the HIGH state the I_{OH} current is specified at two levels of V_{OH} . During switching transitions, output current change rate is typically 4.0 mA/ns.

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	ОЛТ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +75^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	TYPE
Plastic DIP (P)	A	96101PC		9A
Ceramic DIP (D)	A	96101DC	96101DM	6A


INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PINS	96XX (U.L.) HIGH/LOW	
Inputs Outputs	1.0/1.0 OC**/30	

DC AND AC CHARACTERISTICS: See Section 3*

SYMBOL	PARAMETER	96	SXX	UNITS	CONDITIONS		
	r aname ren	Min	Max		CONDITIONO		
ViH	Input HIGH Voltage	2.0		v			
VIL	Input LOW Voltage		0.8	v			
Vol	Output LOW Voltage		0.4 0.5 0.6	v	$I_{OL} = 48 \text{ mA}$ $I_{OL} = 60 \text{ mA}$ $I_{OL} = 80 \text{ mA}$	V _{CC} = Mir V _{IN} = V _{IH}	
Іон	Output HIGH Current		25 50	μΑ	V _{OH} = 3.5 V V _{OH} = 5.5 V	V _{CC} = Mir V _{IN} = V _{II}	
lн	Input HIGH Current		40 1.0	μA mA	V _{IN} = 2.4 V V _{IN} = 5.5 V	V _{CC} = Max	
hι	Input LOW Current		-1.6	mA	$V_{IN} = 0.4 V, V_{IN}$	cc = Max	
ICCH ICCL	Power Supply Current		8.5 54	mA	V _{IN} = Gnd V _{IN} = Open	V _{CC} = Max	
tPLH tPHL	Propagation Delay Input to Output		22 25	ns	C _L = 45 pF, R Figs. 3-2, 3-4	L = 120 Ω	

DC limits apply over operating temperature range; AC limits apply at T_A = +25°C and V_{CC} = +5.0 V. **OC-Open Collector




QUAD BUS TRANSCEIVER

(With Common Enable)

DESCRIPTION — Each transceiver contains an open-collector buffer whose output is common to an inverting gate input. When both Enable inputs (\overline{E}_1 and \overline{E}_2) are LOW, the buffer is enabled, with its output state determined by its Data (D) input. When either Enable input is HIGH, the buffer is disabled (output OFF) and the bus signal is determined by other circuits connected to the bus. The receiver gate has greater input noise immunity than standard TTL, while its output signal levels are standard TTL. In the power-down condition, the B terminal leakage is limited to 100 μ A.

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS	OUT	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +75^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	TYPE	
Plastic DIP (P)	A	96103PC		9B	
Ceramic DIP (D)	A	96103DC	96103DM	6B	
Flatpak (F)	A	96103FC	96103FM	4L	



CONNECTION DIAGRAM PINOUT A

> V_{CC} = Pin 16 GND = Pin 8

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	96XX (U.L.) HIGH/LOW
D	Data Input	1.0/1.0
Ē1, Ē2	Enable Inputs (Active LOW)	1.0/1.0
В	Bus Terminal, as Input	2.5/0.05
	as Output	OC*/70 mA
0	Receiver Output	50/12.5

*OC -- Open Collector

SYMBOL	PARAMETER		96	XX	UNITS	CONDITIONS
	.,		Min	Max]	
Vol	Output LOW Voltage at I	з		0.7	v	$\begin{array}{c} I_{OL}=70 \text{ mA}, V_{IH}=2.0 \text{ W} \\ V_{CC}=\text{Min} \end{array}$
VIL	Input LOW Voltage at D or Ē	XC XM		0.8 0.7	v	
VIHR	Receiver HIGH	XC XM	1.53 1.49		v	V _{CC} = Min
•inn	Threshold Voltage	XC XM	1.7 1.84		v	V _{CC} = Max
VILR	Receiver LOW	XC XM		1.3 1.21	v	V _{CC} = Min
VILR	Threshold Voltage	XC XM		1.47 1.56	v	V _{CC} = Max
Іон	Bus Output HIGH Currer	nt		100	μA	$V_{CC} = 0 V$ to Max $V_{OH} = 4.0 V$, $V_D = V_{IL}$
lı∟	Input LOW Current at B			-85	μA	$V_{OUT} = 0 V, V_{CC} = Max$ $V_D = V_{IL}$
los	Output Short Circuit Current at O		-18	-55	mA	V _{CC} = Max, V _{OUT} = 0 V
lcc	Power Supply Current			90	mA	D input = 4.5 V V _{CC} = Max

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ}C$ (See Section 3 for waveforms and load configurations)

		96XX			
SYMBOL	PARAMETER	C _L =	15 pF		CONDITIONS
		Min	Мах	7	
tplh tphL	Propagation Delay \overline{E}_1 or \overline{E}_2 to B		30 23	ns	$R_L = 91 \Omega$ to V _{CC} , 200 Ω to Gnd
tPLH tPHL	Propagation Delay D to B		25 15	ns	Figs. 3-4, 3-5
tPLH tPHL	Propagation Delay B to O	10 10	30 30	ns	$R_L = 390 \Omega$ to V _{CC} 1.6 kΩ to Gnd, Fig. 3-4
tplh tphl	Propagation Delay B to O	10 10	35 35	ns	R _L = 390 Ω to V _{CC} 1.6 kΩ to Gnd C _L = 50 pF, Fig. 3-4

96106

CONNECTION DIAGRAM PINOUT A


96106

QUAD 2-INPUT NOR RECEIVER

DESCRIPTION — The 96106 inputs are designed to provide higher noise immunity than standard TTL inputs and also present less loading to the signal source. Also, in the power down condition, input leakage is 80 μ A or less, making the 96106 well suited for data bus applications. Output signal levels are standard TTL.

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS OU		$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +75^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	TYPE
Plastic DIP (P)	A	96106PC		9A
Ceramic DIP (D)	A	96106DC	96106DM	6A
Flatpak (F)	A	96106FC	96106FM	31



 $V_{CC} = Pin 8$ GND = Pin 1

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions


PINS	96XX (U.L.) HIGH/LOW	
Inputs Outputs	2.0/0.006 50/12.5	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		96XX		UNITS	CONDI	TIONS
UNIDUL			Min	Max	oo		
		XC XM	1.53 1.49		v	Vcc = Min	
ViH	Input HIGH Voltage	XC XM	1.70 1.84	·	v	V _{CC} = Max	
		XC XM		1.30 1.21	v	V _{CC} = Min	
VIL	Input LOW Voltage	XC XM		1.47 1.56	v	V _{CC} = Max	
μн	Input HIGH Current			80	μA	$V_{CC} = 0 V to M$	ax, $V_{IN} = 4.0 V$
հր	Input LOW Current			-10	μA	V _{CC} = Max, V _{IN}	= 0 V
los	Output Short Circuit Cu	rrent	-18	-55	mA	V _{CC} = Max, V _O	ν 0 = TU
Iссн Iсс∟	Power Supply Current			40 20	mA	V _{IN} = 4.5 V V _{IN} = 0 V	V _{CC} = Max

SYMBOL		96	96XX		
	PARAMETER	C _L = 15 pF			CONDITIONS
		Min	Max		
tPLH tPHL	Propagation Delay	10 10	30 30	ns	R _L = 390 Ω to V _{CC} , 1.6 kΩ to Gnd, Fig. 3-4
tPLH tPHL	Propagation Delay	10 10	35 35	ns	$R_L = 390 \Omega$ to V _{CC} 1.6 kΩ to Gnd C _L = 50 pF, Fig. 3-4

PRODUCT INDEXES AND SELECTION GUIDES	1
TTL CHARACTERISTICS	2
LOADING, SPECIFICATIONS AND WAVEFORMS	3
54/74 FAMILY DATA SHEETS	4
9000 FAMILY DATA SHEETS	5
9300 FAMILY DATA SHEETS	6
9600 FAMILY DATA SHEETS	7
OTHER DIGITAL PRODUCTS	8
ORDERING INFORMATION AND PACKAGE OUTLINES	9
FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS	10



Section 8 OTHER DIGITAL PRODUCTS


RTL MICROLOGIC AND CTL COUNTING MICROLOGIC ELEMENTS


DEVICE NO.	DESCRIPTION	LOGIC/ CONN. DIAGRAM	PKG TYPE	DEVICE NO.	DESCRIPTION	LOGIC/ CONN. DIAGRAM	PKG TYPE
900	Buffer	F8	3F, 5B	913	D Flip-Flip	F6	3F, 5B
901	Counter Adapter	F18	3F, 5B	914	Dual 2-NOR	F13	3F, 5B
902	Flip-Flop	F19	3F, 5B	915	Dual 3-NOR	F14	3F, 5F
903	3-Input NOR	F9	3F, 5B	921	Dual 2-Expander	F7	3F, 5B
904	Half Adder	F10	3F, 5B	923	JK Flip-Flop	F15	5B
905	Half Shift	F11	3F, 5B	926	JK Flip-Flop	F16	3F, 5F
906	Half Shift	F20	3F, 5B	927	Quad Inverter	F17	3F, 5F
907	4-Input NOR	F12	3F, 5B	958	Decade Counter	F21	5B, 6A
908	Adder	F1	3F, 5B	959	4-Bit Latch	F22	6B
909	Buffer	F2	3F, 5B	960	BCD Decoder/Dvr	F23	6B
910	Dual 2-NOR	F3	3F, 5B	974	JK Flip-Flop	F15	5B
911	4-Input NOR	F4	3F, 5B	989	Binary Counter	F21	5B, 6A
912	Half Adder	F5	3F, 5B				


DTL MICROLOGIC

DEVICE NO.	DESCRIPTION	LOGIC/CONN. DIAGRAM	PKG TYPE
930	Dual 4-Input Extendable NAND Gate	G1	3I, 5F, 6A, 9A
932	Dual 4-Input Extendable NAND Buffer Gate	G1	3I, 5F, 6A, 9A
933	Extender	G9	5F, 9A
935	Extendable Hex Inverter	G12	3I, 6A, 9A
936	Hex Inverter	G12	3I, 6A, 9A
937	Hex Inverter	G12	3I, 6A, 9A
941	Monostable Multivibrator	G17	3I, 6A
944	Dual 4-Input Extendable NAND Buffer Gate (Open-Collector)	G1	3I, 5F, 6A, 9A
945	RS Flip-Flop	G18	3I, 5F, 6A, 9A
946	Quad 2-Input NAND Gate	G10	3I, 5F, 6A, 9A
948	RS Flip-Flop	G18	3I, 5F, 6A, 9A


DEVICE NO.	DESCRIPTION	LOGIC/CONN. DIAGRAM	PKG TYPE
949	Quad 2-Input NAND Gate	G10	3I, 5F, 6A, 9A
950	A-C Coupled RS Flip-Flop	G19	3I, 5F, 6A, 9A
951	Monostable Multivibrator	G17	3I, 5F, 6A, 9A
961	Dual 4-Input Extendable NAND Gate	G1	3I, 5F, 6A, 9A
962	Triple 3-Input NAND Gate	G11	3I, 5F, 6A, 9A
963	Triple 3-Input NAND Gate	G11	3I, 5F, 6A, 9A
1800	Dual 5-Input NAND Gate	G1	9A
1801	Dual 5-Input NAND Gate	G1	9A
1802	Single 8-Input NAND Gate	G2	9A
1803	Single 8-Input NAND Gate	G2	9A
1804	Single 10-Input NAND Gate	G3	9A
1805	Single 10-Input NAND Gate	G3	9A
1806	Quad 2-Input AND Gate	G4	9A
1807	Quad 2-Input AND Gate	G4	9A
1808	Quad 2-Input OR Gate	G5	9A
1809	Quad 2-Input OR Gate	G5	9A
1810	Quad 2-Input NOR Gate	G6	9A
1811	Quad 2-Input NOR Gate	G6	9A
1812	Quad 2-Input Exclusive-OR Gate	G7	9A
1813	Quad Latch	G13	9B
1814	Quad Latch	G14	9A
9093	Dual JK Flip-Flop	G15	3I, 6A, 9A
9094	Dual JK Flip-Flop	G15	3I, 6A, 9A
9097	Dual JK Flip-Flop	G16	3I, 6A, 9A
9099	Dual JK Flip-Flop	G16	3I, 6A, 9A
9109	High Voltage Hex Inverter	G12	6A
9110	High Voltage Hex Inverter	G12	6A
9111	RS Flip-Flop	G20	3I, 6A
9112	High Voltage Hex Inverter	G12	6A
9135	Hex Inverter (Open-Collector)	G12	3I, 6A, 9A
9157	Quad 2-Input Buffered NAND Gate	G8	3I, 6A, 9A
9158	Quad 2-Input Power NAND Gate	G8	6A, 9A










PRODUCT INDEXES AND SELECTION GUIDES	1
TTL CHARACTERISTICS	2
LOADING, SPECIFICATIONS AND WAVEFORMS	3
54/74 FAMILY DATA SHEETS	4
9000 FAMILY DATA SHEETS	5
9300 FAMILY DATA SHEETS	6
9600 FAMILY DATA SHEETS	7
OTHER DIGITAL PRODUCTS	8
ORDERING INFORMATION AND PACKAGE OUTLINES	9
FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS	10








JEDEC TO-86 OUTLINE



20-PIN CERDIP



3F

NOTES: Leads are tin plated 42 alloy Hermetically sealed alumina package Cavity size is .130 (3.30) diameter Package weight is 0.26 grams

31

NOTES:

Leads are tin-plated 42 alloy Hermetically sealed alumina package Lead 1 orientation may be either tab or dot Cavity size is .130 (3.30) Package weight is 0.26 gram

4E

NOTES:


- Pins are tin-plated kovar or nickel alloy 42 Pins are intended for insertion in hole rows on .300" (7.62) centers
- They are purposely shipped with "positive" misalignment to facilitate insertion
- Board-drilling dimensions should equal your practice for .030 (0.76) inch diameter pins
- Hermetically sealed alumina package (black) Cavity size is .140 x .250 (3.56 x 6.35)
- *The .037-.027 dimension does not apply to the corner pins

Package weight is 2.4 grams


All dimensions in inches (bold) and millimeters (parentheses)

9-4

FAIRCHILD PACKAGE OUTLINES




JEDEC TO-99 OUTLINE




5B

NOTES: Leads are gold-plated kovar Seven leads thru leads No. 4 connected to case 15 mil kovar header Package weight is 1.22 grams

14-PIN HERMETIC DUAL IN-LINE (JEDEC TO-116 OUTLINE)



JEDEC TO-100 OUTLINE



5F

NOTES: Leads are gold-plated kovar Nine leads through, lead 5 connected to case 15 mil kovar header Package weight is 1.32


> NOTES: Pins are intended for insertion in hole rows

on .300" (7.620) centers They are purposely shipped with "positive" misalignment to facilitate insertion Board-drilling dimensions should equal

your practice for .020" (0.508) diameter pin Pins are alloy 42


Package weight is 2.0 grams





.065 (1.651) .045 (1.143)

6B



NOTES: Pins are tin-plated 42 alloy Pins are intended for insertion in hole rows on .300" (7.62) centers


- They are purposely shipped with "positive" misalignment to facilitate insertion
- Board-drilling dimensions should equal your practice for .020 (0.51) inch diameter pin

Hermetically sealed alumina package Cavity size is .110 x .140 (2.79 x 3.56)

Package weight is 2.0 grams

*The .037-.027 dimension does not apply to the corner pins


24-PIN DUAL IN-LINE




6N


NOTES: Pins are tin-plated 42 alloy Package material is alumina Pins are intended for insertion in hole rows on .600 (15.24) centers They are purposely shipped with "positive" misalignment to facilitate insertion Cavity size is .230 x .230 (5.84 x 5.84) Package weight is 6.5 grams

All dimensions in inches (bold) and millimeters (parentheses)






9-9



FAIRCHILD PACKAGE OUTLINES

20-PIN PLASTIC DUAL IN-LINE




9Z

NOTES:

- Pins are tin plated alloy 42 or copper (olin 195)
- Package material varies depending on the product line
- Pins are intended for insertion in hole rows on .300 $^{\prime\prime}$ (7.62) centers
- They are purposely shipped with "positive" misalignment to facilitate insertion
- Board drilling dimensions should equal your practice for .020" (0.51) diameter pin
- Package weight is a little over 1.0 gram

All dimensions in inches (bold) and millimeters (parentheses)

PRODUCT INDEXES AND SELECTION GUIDES	1
TTL CHARACTERISTICS	2
LOADING, SPECIFICATIONS AND WAVEFORMS	3
54/74 FAMILY DATA SHEETS	4
9000 FAMILY DATA SHEETS	5
9300 FAMILY DATA SHEETS	6
9600 FAMILY DATA SHEETS	7
OTHER DIGITAL PRODUCTS	8
ORDERING INFORMATION AND PACKAGE OUTLINES	9
FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS	10



FAIRCHILD SEMICONDUCTOR FRANCHISED DISTRIBUTORS UNITED STATES AND CANADA

ALABAMA

HALLMARK ELECTRONICS 4739 Commercial Drive Huntsville, Alabama 35805 Tel: 205-837-8700 TWX: 810-726-2187

HAMILTON/AVNET ELECTRONICS 4692 Commercial Drive Huntsville, Alabama 35805 Tel: 205-837-7210 Telex: None – use HAMAVLECB DAL 73-0511 (Regional Hq. in Dallas, Texas)

ARIZONA HAMILTON/AVNET ELECTRONICS 2615 S. 21st Street Phoenix, Arizona 85034 Tel: 602-275-7851 TWX: 910-951-1535

KIERULFF ELECTRONICS 4134 East Wood Street Phoenix, Arizona 85040 Tel: 602-243-4101

LIBERTY ELECTRONICS 8155 North 24th Ave. Phoenix, Arizona 85021 Tel: 602-249-2232 TWX: 910-951-4282

CALIFORNIA AVNET ELECTRONICS 350 McCormick Avenue Costa Mesa, California 92626 Tel: 714-754-6111 (Orange County) 213-558-2325 (Los Angeles) TWX: 910-595-1928

BELL INDUSTRIES Electronic Distributor Division 1161 N. Fair Oaks Avenue Sunnyvale, California 94086 Tel: 408-734-8570 TWX: 910-339-9378

ELMAR ELECTRONICS 2288 Charleston Rd. Mountain View, California 94042 Tel: 415-961-3611 TWX: 910-379-6437

HAMILTON ELECTRO SALES 10912 W. Washington Blvd. Culver City, California 90230 Tel: 213-558-2121 TWX: 910-340-6364

HAMILTON/AVNET ELECTRONICS 575 E. Middlefield Road Mountain View, California 94040 Tel: 415-961-7000 TWX: 910-379-6486

HAMILTON/AVNET ELECTRONICS 8917 Complex Drive San Diego, California 92123 Tel: 714-279-2421 Telex: HAMAVELEC SDG 69-5415

INTERMARK ELECTRONICS INC. 4040 Sorrento Valley Blvd. San Diego, California 92121 Tel: 714-279-5200

INTERMARK ELECTRONIC INC. 1802 East Carnegie Avenue Santa Ana, California 92705 Tél: 714-540-1322

LIBERTY ELECTRONICS 124 Maryland Street El Segundo, California 90245 Tel: 213-322-8100 TWX: 910-348-7111

LIBERTY ELECTRONICS/SAN DIEGO 8248 Mercury Court San Diego, California 92111 Tel: 714-565-9171 TWX: 910-335-1590

COLORADO CENTURY ELECTRONICS 8155 West 48th Avenue Wheatridge, Colorado 80033 Tel: 303-424-1985 TWX: 910-938-0393

CRAMER ELECTRONICS 5465 East Evans Place at Hudson Denver, Colorado 80222 Tel: 303-758-2100

ELMAR ELECTRONICS 6777 E. 50th Avenue Commerce City, Colorado 80022 Tel: 303-287-9611 TWX: 910-936-0770 HAMILTON/AVNET ELECTRONICS 5921 N. Broadway Denver, Colorado 80216 Tel; 303-534-1212 TWX; 910-931-0510

CONNECTICUT CRAMER ELECTRONICS 35 Dodge Avenue Wharton Brook Industrial Center North Haven, Connecticut 06473 Tel: 203-239-5641

HAMILTON/AVNET ELECTRONICS 643 Danbury Road Georgetown, Connecticut 06829 Tel: 203-762-0361 TWX: None — use 710-897-1405 (Regional Hq. in Mt. Laurel, N.J.)

HARVEY ELECTRONICS 112 Main Street Norwalk, Connecticut 06851 Tel: 203-853-1515

SCHWEBER ELECTRONICS Finance Drive Commerce Industrial Park Danbury, Connecticut 06810 Tel: 203-792-3500

FLORIDA ARROW ELECTRONICS 1001 Northwest 62nd Street Suite 402 Ft. Lauderdale, Florida 33309 Tel: 305-776-7790

ARROW ELECTRONICS 115 Palm Bay Road N.W. Suite 10 Bldg. #200 Palm Bay, Florida 32905 Tel: 305-725-1408

CRAMER ELECTRONICS 345 North Graham Avenue Orlando, Florida 32814 Tel: 305-894-1511

HALLMARK ELECTRONICS 1302 W. McNab Road Ft. Lauderdale, Florida 33309 Tel: 305-971-9280 TWX: 510-956-3092

HALLMARK ELECTRONICS 7233 Lake Ellenor Drive Orlando, Florida 32809 Tel: 305-855-4020 T,WX: 810-850-0183

HAMILTON/AVNET ELECTRONICS 6800 N.W. 20th Avenue Ft. Lauderdale, Florida 33309 Tel: 305-971-2900 TWX: 510-954-9808

HAMILTON/AVNET ELECTRONICS 3197 Tech Drive, North St. Petersburg, Florida 33702

SCHWEBER ELECTRONICS 2830 North 28th Terrace Hollywood, Florida 33020 Tel: 305-927-0511 TWX: 510-954-0304

GEORGIA ARROW ELECTRONICS 3406 Oak Cliff Road Doraville, Georgia 30340 Tel: 404-455-4054

HAMILTON/AVNET ELECTRONICS 6700 Interstate 85 Access Road, Suite 1E Norcross, Georgia 30071 Tei: 404-488-0800 Telex: None – use HAMAVLECB DAL 73-0511 (Regional Hq. in Dallas, Texas)

LYKES ELECTRONICS CORP. 6447 Atlantic Blvd. Norcross, Georgia 30071 Tel: 404-449-9400

ILLINOIS HALLMARK ELECTRONICS INC. 180 Crossen Avenue Elk Grove Village, Illinois 60007 Tel: 312-437-8800 HAMILTON/AVNET ELECTRONICS 3901 N. 25th Avenue Schiller Park, Illinois 60176 Tel: 312-678-6310 TWX: 910-227-0060

KIERULFF ELECTRONICS 85 Gordon Street Elk Grove Village, Illinois 60007 Tel: 312-640-0200 TWX: 910-227-3166

SCHWEBER ELECTRONICS, INC. 1275 Bummel Avenue Elk Grove Village, Illinois 60007 Tel: 312-593-2740 TWX: 910-222-3453

SEMICONDUCTOR SPECIALISTS, INC. (mailing address) O'Hare International Airport P.O. Box 66125 Chicago, Illinois 60666

(shipping address) 195 Spangler Avenue Elmhurst Industrial Park Elmhurst, Illinois 60126 Tel: 312-279-1000 TWX: 910-254-0169

INDIANA GRAHAM ELECTRONICS SUPPLY, INC. 133 S. Pennsylvania St. Indianapolis, Indiana 46204 Tel: 317-634-8486 TWX: 810-341-3481

KANSAS HALLMARK ELECTRONICS, INC. 11870 W. 91st Street Shawnee Mission, Kansas 66214 Tel: 913-888-4746

HAMILTON/AVNET ELECTRONICS 9219 Guivira Road Overland Park, Kansas 66215 Tel: 913-888-8900 Telex: None — use HAMAVLECB DAL 73-0511 (Regional Hq. in Dallas, Texas)

LOUISIANA

STERLING ELECTRONICS CORP. 4613 Fairfield Metairie, Louisiana 70002 Tel: 504-887-7610 Telex: STERLE LEC MRIE 58-328

MARYLAND HALLMARK ELECTRONICS, INC. 6655 Amberton Drive Baltimore, Maryland 21227 Tel: 301-796-9300

HAMILTON/AVNET ELECTRONICS (mailing address) Friendship International Airport P.O. Box 8647 Baltimore, Maryland 21240

(shipping address) 7235 Standard Drive Hanover, Maryland 21076 Tel: 301-798-5000 TWX: 710-862-1861 Telex: HAMAVLECA HNVE 87-968

PIONEER WASHINGTON ELECTRONICS, INC. 9100 Gaither Road Gaithersburg, Maryland 20760 Tel: 301-948-0710 TWX: 710-828-9784

SCHWEBER ELECTRONICS 9218 Gaither Road Gaithersburg, Maryland 20760 Tel: 301-840-5900 TWX: 710-828-0536

MASSACHUSETTS CRAMER ELECTRONICS 85 Weils Avenue Newton Centre, Massachusetts 02159 Tel: 617-964-4000

GERBER ELECTRONICS 852 Providence Highway U.S. Route 1 Dedham, Massachusetts 02026 Tel: 617-329-2400

HAMILTON/AVNET ELECTRONICS 100 E. Commerce Way Woburn, Massachusetts 01801 Tel: 617-933-8000 TWX: 710-332-1201

FAIRCHILD SEMICONDUCTOR FRANCHISED DISTRIBUTORS UNITED STATES AND CANADA

HARVEY ELECTRONICS 44 Hartwell Avenue Lexington, Massachusetts 02173 Tel: 617-861-9200 TWX: 710-326-6617

SCHWEBER ELECTRONICS 213 Third Avenue Waltham, Massachusetts 02154 Tel: 617-890-8484

MICHIGAN HAMILTON/AVNET ELECTRONICS 32487 Schoolcraft 22487 Schoolcraft Livonia, Michigan 48150 Tel: 313-522-4700 TWX: 810-242-8775

PIONEER/DETROIT 13485 Stamford Livonia, Michigan 48150 Tel: 313-525-1800

R-M ELECTRONICS 4310 Roger B. Chaffee Wyoming, Michigan 49508 Tel: 616-531-9300

SCHWEBER ELECTRONICS 33540 Schoolcraft Livonia, Michigan 48150 Tel: 313-525-8100

SHERIDAN SALES CO 24543 Indoplex Drive Farmington, Michigan 48024 Tel: 313-477-3800

MINNESOTA HAMILTON/AVNET ELECTRONICS 7449 Cahill Road Edina, Minnesota 55435 Tel: 612-941-3801 TWX: None - use 910-227-0060 (Regional Hq. in Chicago, III.)

SCHWEBER ELECTRONICS 7402 Washington Avenue S. Eden Prairie, Minnesota 55344 Tel: 612-941-5280

SEMICONDUCTOR SPECIALISTS, INC. 8030 Cedar Avenue S. Minneapolis, Minnesota 55420 Tel: 612-854-8841 TWX: 910-576-2812

MISSOURI HALLMARK ELECTRONICS, INC. 13789 Rider Trail Earth City, Missouri 63045 Tel: 314-291-5350

HAMILTON/AVNET ELECTRONICS 396 Brookes Lane Hazelwood, Missouri 63042 Tel: 314-731-1144 TWX: 910-762-0606

NEW JERSEY HAMILTON/AVNET ELECTRONICS 218 Little Falls Road Cedar Grove, New Jersey 07009 Tel: 201-239-0800 TWX: 710-994-5787

HAMILTON/AVNET ELECTRONICS 113 Gaither Drive East Gate Industrial Park Mt. Laurel, N.J. 08057 Tel: 609-234-2133 TWX: 710-897-1405

SCHWEBER ELECTRONICS 43 Belmont Drive Somerset, N.J. 08873 Tel: 201-469-6008 TWX: 710-480-4733

STERLING ELECTRONICS 774 Pfeiffer Blvd. Perth Amboy, N.J. 08861 Tel: 201-442-8000 Telex: 138-679

WILSHIRE ELECTRONICS 102 Gaither Drive Mt. Laurel, N.J. 08057 Tel: 215-627-1920

WILSHIRE ELECTRONICS 1111 Paulison Avenue Clifton, N.J. 07011 Tel: 201-365-2600 TWX: 710-989-7052

NEW MEXICO CENTURY ELECTRONICS Albuquerque, New Mexico 87123 Tel: 505-292-2700 TWX: 910-989-0625

HAMILTON/AVNET ELECTRONICS 2450 Byalor Drive S.E. Albuquerque, New Mexico 87119 Tel: 505-765-1500 TWX: None — use 910-379-6486 (Regional Hq. in Mt. View, Ca.)

NEW YORK ARROW ELECTRONICS 900 Broadhollow Road Farmingdale, New York 11735 Tel: 516-694-6800

CRAMER ELECTRONICS 129 Oser Avenue Hauppauge, New York 11787 Tel: 516-231-5682

CRAMER ELECTRONICS 6716 Joy Road E. Syracuse, New York 13057 Tel: 315-437-6671

COMPONENTS PLUS, INC. 40 Oser Avenue Hauppauge, L.I., New York 11787 Tel: 516-231-9200 TWX: 510-227-9869

HAMILTON/AVNET ELECTRONICS 167 Clay Road Rochester, New York 14623 Tel: 716-442-7820 TWX: None — use 710-332-1201 (Regional Hq. in Burlington, Ma.)

HAMILTON/AVNET ELECTRONICS 6500 Joy Road E. Syracuse, New York 13057 Tel: 315-437-2642 TWX: 710-541-0959

HAMILTON/AVNET ELECTRONICS 70 State Street Westbury, L.I., New York 11590 Tel: 516-333-5800 TWX: 510-222-8237

ROCHESTER RADIO SUPPLY CO., INC. 140 W. Main Street (P.O. Box 1971) Rochester, New York 14603 Tel: 716-454-7800

SCHWEBER ELECTRONICS Jericho Turnpike Westbury, L.I., New York 11590 Tel: 516-334-7474 TWX: 510-222-3660

JACO ELECTRONICS, INC. 145 Oser Avenue Hauppauge, L.I., New York 11787 Tel: 516-273-1234 TWX: 510-227-6232

SUMMIT DISTRIBUTORS, INC 916 Main Street Buffalo, New York 14202 Tel: 716-884-3450 TWX: 710-522-1692

NORTH CAROLINA CRAMER ELECTRONICS 938 Burke Street Winston Salem, North Carolina 27102 Tel: 919-725-8711

HAMILTON/AVNET 2803 Industrial Drive Raleigh, North Carolina 27609 Tel: 919-829-8030

HALLMARK ELECTRONICS 1208 Front Street, Bldg. K Raleigh, North Carolina 27609 Tel: 919-823-4465 TWX: 510-928-1831

RESCO Highway 70 West Rural Route 8, P.O. Box 116-B Raleigh, North Carolina 27612 Tel: 919-781-5700

PIONEER/CAROLINA ELECTRONICS 103 Industrial Drive Greensboro, North Carolina 27406 Tel: 919-273-4441

оню HAMILTON/AVNET ELECTRONICS 761 Beta Drive, Suite E Cleveland, Ohio 44143 Tel: 216-461-1400 TWX: None — use 910-227-0060 (Regional Hq. in Chicago, III.)

HAMILTON/AVNET ELECTRONICS 118 Westpark Road Dayton, Ohio 45459 Tel: 513-433-0610 TWX: 810-450-2531

PIONEER/CLEVELAND 4800 E. 131st Street Cleveland, Ohio 44105 Tel: 216-587-3600

PIONEER/DAYTON 1900 Troy Street Dayton, Ohio 45404 Tel: 513-236-9900 TWX: 810-459-1622

SCHWEBER ELECTRONICS 23880 Commerce Park Road Beachwood, Ohio 44122 Tel: 216-464-2970 TWX: 810-427-9441

SHERIDAN/CLEVELAND Unit 28 Versaplex Bido 701 Beta Drive Cleveland Ohio 44143 Tel: 216-461-3300 TWX: 810-427-2957

SHERIDAN SALES CO. (mailing address P.O. Box 37826 Cincinnati, Ohio 45222 (shipping address) 10 Knollcrest Drive Reading, Ohio 45237 Tel: 513-761-5432 TWX: 810-461-2670

SHERIDAN SALES COMPANY 2501 Neff Road Dayton, Ohio 45414 Tel: 513-223-3332 TWX: 810-459-1732

OKLAHOMA HALLMARK ELECTRONICS 4846 S 83rd East Avenue Tulsa, Oklahoma 74145 Tel: 918-835-8458 TWX: 910-845-2290

RADIO INC. INDUSTRIAL ELECTRONICS 1000 S. Main Tulsa, Oklahoma 74119 Tel: 918-587-9123

PENNSYLVANIA HALLMARK ELECTRONICS. INC. 458 Pike Road Huntingdon Valley, Pennsylvania 19006 Tel: 215-355-7300 TWX: 510-667-1727

PIONEER/DELEWARE VALLEY ELECTRONICS 141 Gibraltar Road Horsham, Pennsylvania 19044 Tel: 215-674-4000 TWX: 510-665-6778

PIONEER ELECTRONICS, INC 560 Alpha Drive Pittsburgh, Pennsylvania 15238 Tel: 412-782-2300 TWX: 710-795-3122

SCHWEBER ELECTRONICS 101 Rock Road Horsham, Pennsylvania 19044 Tel: 215-441-0600

SHERIDAN SALES COMPANY 4297 Greensburgh Pike Suite 3114 Pittsburgh, Pennsylvania 15221 Tel: 412-351-4000

SOUTH CAROLINA DIXIE ELECTRONICS, INC. P.O. Box 408 (Zip Code 29202) 1900 Barnwell Street Columbia, South Carolina 29201 Tel: 803-779-5332

TEXAS ALLIED ELECTRONICS 401 E. 8th Street Fort Worth, Texas 76102 Tel: 817-336-5401

CRAMER ELECTRONICS 13740 Midway Road, Suite 700 Dallas, Texas 75240 Tel: 214-661-9300

HALLMARK FLECTRONICS CORP. 10109 McKalla Place Suite F Austin, Texas 78758 Tel: 512-837-2814

HALLMARK ELECTRONICS 9333 Forest Lane Dallas, Texas 75231 Tel: 214-234-7300

FAIRCHILD SEMICONDUCTOR FRANCHISED DISTRIBUTORS UNITED STATES AND CANADA

HALLMARK ELECTRONICS, INC. 8000 Westglen Houston, Texas 77063 Tel: 713-781-6100

HAMILTON/AVNET ELECTRONICS 4445 Sigma Road Dallas, Texas 75240 Tel: 214-661-8661 Telex: HAMAVLECB DAL 73-0511

HAMILTON/AVNET ELECTRONICS 3939 Ann Arbor Houston, Texas 77042 Tel: 713-780-1771 Telex: HAMAVLECB HOU 76-2589

SCHWEBER ELECTRONICS, INC. 14177 Proton Road Dallas, Texas 75240 Tel: 214-661-5010 TWX: 910-860-5493

SCHWEBER ELECTRONICS, INC. 7420 Harwin Drive Houston, Texas 77036 Tel: 713-784-3600 TWX: 910-881-1109

STERLING ELECTRONICS 4201 Southwest Freeway Houston, Texas 77027 Tel: 713-627-9800 TWX: 901-881-5042 Telex: STELECO HOUA 77-5299

UTAH CENTURY ELECTRONICS 2258 S. 2700 West Salt Lake City, Utah 84119 Tel: 801-972-6969 TWX: 910-925-5686

HAMILTON/AVNET ELECTRONICS 1585 W. 2100 South Sait Lake City, Utah 84119 Tel: 801-972-2800 TWX: None — use 910-379-6486 (Regional Hq. in Mt. View, Ca.)

WASHINGTON

HAMILTON/AVNET ELECTRONICS 13407 Northrup Way Bellevue, Washington 98005 Tel: 206-746-8750 TWX: 910-443-2449

LIBERTY ELECTRONICS 1750 132nd Avenue N.E. Bellevue, Washington 98005 Tel: 206-453-8300 TWX: 910-444-1379

RADAR ELECTRONIC CO., INC. 168 Western Avenue W. Seattle, Washington 98119 Tel: 206-282-2511 TWX: 910-444-2052

WISCONSIN HAMILTON/AVNET ELECTRONICS 2975 Moorland Road New Berlin, Wisconsin 53151 Tel: 414-784-4510

MARSH ELECTRONICS, INC. 1563 S. 100 Street Milwaukee, Wisconsin 53214 Tel: 414-475-6000

CANADA CAM GARD SUPPLY LTD. 640 42nd Avenue S.E. Calgary, Alberta, T2G 1Y6, Canada Tel: 403-287-0520 Telex: 03-822811

CAM GARD SUPPLY LTD. 10505 111th Street Edmonton, Alberta T5H 3E8, Canada Tel: 403-426-1805 Telex: 03-72960

CAM GARD SUPPLY LTD. 4910 52nd Street Red Deer, Alberta, T4N 2C8, Canada Tel: 403-346-2088

CAM GARD SUPPLY LTD. 825 Notre Dame Drive Kamloops, British Columbia, V2C 5N8, Canada Tel: 604-372-3338

CAM GARD SUPPLY LTD. 1777 Ellice Avenue Winnepeg, Manitoba, R3H 0W5, Canada Tel: 204-786-8401 Telex: 07-57622 CAM GARD SUPPLY LTD. Rookwood Avenue Fredericton, New Brunswick, E3B 4Y9, Canada Tel: 506-455-8891

CAM GARD SUPPLY LTD. 15 Mount Royal Blvd. Moncton, New Brunswick, E1C 8N6, Canada Tel: 506-855-2200

CAM GARD SUPPLY LTD. 3065 Robie Street Halifax, Nova Scotia, B3K 4P6, Canada Tel: 902-454-8581 Telex: 01-921528

CAM GARD SUPPLY LTD. 1303 Scarth Street Regina, Saskatchewan, S4R 2E7, Canada Tel: 306-525-1317 Telex: 07-12667

CAM GARD SUPPLY LTD. 1501 Ontario Avenue Saskatoon, Saskatchewan, S7K 1S7, Canada Tel: 306-652-6424 Telex: 07-42825

ELECTRO SONIC INDUSTRIAL SALES (TORONTO) LTD. 1100 Gordon Baker Rd. Willowdale, Ontario, M2H 3B3, Canada Tel: 416-494-1666 Telex: ESSCO TOR 06-22030

FUTURE ELECTRONICS CORPORATION 130 Albert Street Ottawa, Ontario, K1P 5G4, Canada Tel: 613-232-7757

FUTURE ELECTRONICS CORPORATION 44 Fasket Drive, Unit 24 Rexdale, Ontario, M9W 1K5, Canada Tel: 416-677-7820

FUTURE ELECTRONICS CORPORATION 5647 Ferrier Street Montreal, Quebec, H4P 2K5, Canada Tel: 514-735-5775

HAMILTON/AVNET INTERNATIONAL (CANADA) LTD. 6291 Dorman Rd., Unit 16 Mississauga, Ontario, L4V 1H2, Canada Tel: 416-677-7432 TWX: 610-492-8867

HAMILTON/AVNET INTERNATIONAL (CANADA) LTD. 1735 Courtwood Crescent Ottawa, Ontario, K12 5L9, Canada Tel: 613-226-1700

HAMILTON/AVNET INTERNATIONAL (CANADA) LTD. 2670 Paulus Street St. Laurent, Quebec, H4S 1G2, Canada Tel: 514-331-6443 TWX: 610-421-3731

R.A.E. INDUSTRIAL ELECTRONICS, LTD. 1629 Main Street Vancouver, British Columbia, V6A 2W5, Canada Tel: 604-687-2821 TWX: 610-929-3065 Telex: RAE-VCR 04-54550

SEMAD ELECTRONICS LTD. 625 Marshall Ave., Suite 2 Dorval, Quebec, H9P 1E1, Canada Tel: 514-636-4614 TWX: 610-422-3048

SEMAD ELECTRONICS LTD. 105 Brisbane Road Downsview, Ontario M3J 2K6, Canada Tel: 416-635-9880 TWX: 610-492-2510

SEMAD ELECTRONICS LTD. 1485 Laperriere Avenue Ottawa, Ontario, K1Z 7S8, Canada Tel: 613-722-6571 TWX: 610-562-8966

FAIRCHILD SEMICONDUCTOR SALES REPRESENTATIVES UNITED STATES AND CANADA

ALABAMA CARTWRIGHT & BEAN, INC. 2400 Bob Wallace Ave., Suite 201 Huntsville, Alabama 35805 Tel: 205-533-3509

CALIFORNIA CELTEC COMPANY 18009 Sky Park Circle Suite B Irvine, California 92715 Tel: 714-557-5021 TWX: 910-595-2512

CELTC COMPANY 7867 Convoy Court, Suite 312 San Diego, California 92111 Tel: 714-279-7961 TWX: 910-335-1512

MAGNA SALES, INC. 3333 Bowers Avenue Suite 295 Santa Clara, California 95051 Tel: 408-985-1750 TWX: 910-338-0241

COLORADO SIMPSON ASSOCIATES, INC. 2552 Ridge Road Littleton, Colorado 80120 Tel: 303-794-8381 TWX: 910-935-0719

CONNECTICUT PHOENIX SALES COMPANY 389 Main Street Ridgefield, Connecticut 06877 Tel: 203-438-9644 TWX: 710-467-0662

FLORIDA LECTROMECH, INC. 303 Whooping Loop Altamonte Springs, Florida 32701 Tel: 305-831-1577 TWX: 810-853-0262

LECTROMECH, INC. 1350 S. Powerline Road, Suite 104 Pompano Beach, Florida 33060 Tel: 305-974-6780 TWX: 510-954-9793

LECTROMECH, INC. 2280 U.S. Highway 19 North Suite 119 Bldg. L Clearwater, Florida 33515 Tel: 813-726-0541

GEORGIA CARTWRIGHT & BEAN, INC. P.O. Box 52846 (Zip Code 30355) 90 W. Wieuca Square, Suite 155 Atlanta, Georgia 30342 Tei: 404-255-5262 TWX: 810-751-3220

ILLINOIS MICRO SALES, INC. 2258-B Landmeir Road Elk Grove Village, Illinois 60007 Tel: 312-956-1000 TWX: 910-222-1833

INDIANA LESLIE M. DEVOE COMPANY 4215 E. 82nd Street Suite D Indianapolis, Indiana 46250 Tel: 317-842-3245 TWX: 810-260-1435

KANSAS B.C. ELECTRONIC SALES, INC. P.O. Box 12485, Zip 66212 8190 Nieman Road Shawnee Mission, Kansas 66214 Tel: 913-888-6860 TW: 910-749-6414

B.C. ELECTRONIC SALES 6405 E. Kellogg Suite 14 Wichita, Kansas 67207 Tel: 316-684-0051

MARYLAND DELTA III ASSOCIATES 1000 Century Plaza Suite 225 Columbia, Maryland 21044 Tel: 301-730-1510 TWX: 710-826-9654

MASSACHUSETTS SPECTRUM ASSOCIATES, INC. 888 Worcester Street Wellesley, Massachusetts 02181 Tei: 617-237-2796 TWX: 710-348-0424

MICHIGAN RATHSBURG ASSOCIATES 16621 E. Warren Avenue Detroit, Michigan 48224 Tel: 313-882-1717 Telex: 23-5229 MINNESOTA

PSI COMPANY 720 W. 94th. Street Minneapolis, Minnesota 55420 Tel: 612-884-1777 TWX: 910-576-3483

MISSISSIPPI CARTWRIGHT & BEAN, INC. P.O. Box 16728 5150 Keele Street Jackson, Mississippi 39206 Tel: 601-981-1368

MISSOURI B.C. ELECTRONIC SALES, INC. 300 Brookes Drive, Suite 206 Hazelwood, Missouri 63042 Tel: 314-731-1255 TWX: 910-762-0600

NEW JERSEY LORAC SALES, INC. 580 Valley Road Wayne, New Jersey 07470 Tel: 201-696-8875 TWX: 710-988-5846

NEW YORK LORAC SALES, INC. 550 Old Country Road, Room 410 Hicksville, New York 11801 Tel: 516-681-8746 TWX: 510-224-6480

TRI-TECH ELECTRONICS, INC. 3215 E. Main Street Endwell, New York 13760 Tel: 607-754-1094 TWX: 510-252-0891

TRI-TECH ELECTRONICS, INC. 590 Perinton Hills Office Park Fairport, New York 14450 Tel: 716-223-5720

TRI-TECH ELECTRONICS, INC. 6836 E. Genesee Street Fayetteville, New York 13066 Tel: 315-446-2881 TWX: 710-541-0604

TRI-TECH ELECTRONICS, INC. 19 Davis Avenue Poughkeepsie, New York 12603 Tel: 914-473-3880

NORTH CAROLINA CARTWRIGHT & BEAN, INC. 1165 Commercial Ave. Charlotte, North Carolina 28205 Tel: 704-377-5673

CARTWRIGHT & BEAN, INC. P.O. Box 18465 3948 Browning Place Raleigh, North Carolina 27609 Tel: 919-781-6560

OHIO THE LYONS CORPORATION 4812 Frederick Road, Suite 101 Dayton, Ohio 45414 Tel: 513-278-0714

THE LYONS CORPORATION 6151 Wilson Mills Road, Suite 101 Highland Heights, Ohio 44143 Tel: 216-461-8288

OKLAHOMA TECHNICAL MARKETING 9717 E. 42nd Street, Suite 221 Tulsa, Oklahoma 74101 Tel: 918-622-5984

OREGON QUADRA CORPORATION 19145 S.W. Murphy Ct. Aloha, Oregon 97005 Tel: 503-225-0350 TWX: 910-449-2592

PENNSYLVANIA BGR ASSOCIATES 2500 Office Center 2500 Maryland Road Willow Grove, Pennsylvania 19090 Tel: 215-657-3301

TENNESSEE CARTWRIGHT & BEAN, INC. P.O. Box 4760 560 S. Cooper Street Memphis, Tennessee 38104 Tel: 901-276-4442 CARTWRIGHT & BEAN, INC 8705 Unicorn Drive Suite B120 Knoxville, Tennessee 37919 Tel: 615-693-7450

TEXAS TECHNICAL MARKETING 3320 Wiley Post Road Charrollton, Texas 75220 Tel: 214-387-3601 TWX: 910-860-5158

TECHNICAL MARKETING 6430 Hillcroft, Suite 104 Houston, Texas 77036 Tel: 713-777-9228

UTAH SIMPSON ASSOCIATES, INC. P.O. Box 151430 Salt Lake City, Utah 84115 Tel: 801-571-7877

WASHINGTON QUADRA CORPORATION 14825 N.E. 40th Street Suite 340 Redmond, Washington 98052 Tel: 206-883-3550 TWX: 910-449-2592

WISCONSIN LARSEN ASSOCIATES 10855 West Potter Road Wauwatosa, Wisconsin 53226 Tel: 414-258-0529 TWX: 910-262-3160

CANADA R.N. LONGMAN SALES, INC. (L.S.I.) 1715 Neyerside Drive Suite 1 Mississauga, Ontario, LST 1C5 Canada Tel: 416-625-6770 TWX: 610-492-8976

R.N. LONGMAN SALES, INC. (L.S.I.) 16891 Hymus Blvd. Kirkland, Quebec H9H 3L4 Canada Tel: 514-694-3911 TWX: 610-422-3028

FAIRCHILD SEMICONDUCTOR SALES OFFICES UNITED STATES AND CANADA

Ft. Wayne Office 2118 Inwood Drive 46805 Suite 111

Room 205 7202 N. Shadeland 46250 Tel: 317-849-5412 TWX: 810-260-1793

KANSAS Kansas City Office Corporate Woods 10875 Grandview, Suite 2255 Overland Park 66210

Columbia Office* 1000 Century Plaza Suite 225 Columbia, Maryland 21044 Tel: 301-730-1510 TWX: 710-826-9654

MASSACHUSETTS Boston Office* 888 Worcester Street Wellesley Hills 02181 Tel: 617-237-3400 TWX: 710-348-0424

MICHIGAN Detroit Office* Johnston Building, Suite 24 20793 Farmington Road Farmington Hills 48024

MINNESOTA Minneapolis Office 7600 Parklawn Avenue Boom 251 Edina 55435 Tel: 612-835-3322 TWX: 910-576-2944

NEW JERSEY Suite 1 Tel: 201-696-7070 TWX: 710-988-5846

NEW MEXICO Alburquerque Office 2403 San Mateo N.E. 87110 Plaza 13 Tel: 505-265-5601 TWX: 910-379-6435

NEW YORK Melville Office 275 Broadhollow Road 11746 Tel: 516-293-2900 TWX: 510-224-6480

Poughkeepsie Office 19 Davis Avenue 12603 Tel: 914-473-5730 TWX: 510-248-0030

Fairport Office 260 Perinton Hills Office Park Fairport 14450 Tel: 716-223-7700

оню Dayton Office 4812 Frederick Road 45414 Suite 105 Tel: 513-278-8278 TWX: 810-459-1803

PENNSYLVANIA Philadelphia Office 2500 Office Center 2500 Maryland Road Willow Grove, Pennsylvania 19090 Tel: 215-657-2711

TEXAS Dallas Office 13771 N. Central Expressway 75231 Suite 809 Tel: 214-234-3391 TWX: 910-867-4757

Houston Office 6430 Hillcroft 77081 Suite 102 Tel: 713-771-3547 TWX: 910-881-8278

CANADA Toronto Regional Office Fairchild Semiconductor 1590 Matheson Blvd., Unit 26 Mississauga, Ontario L4W 1J1, Canada Tel: 416-625-7070 TWX: 610-492-4311

*Field Application Engineer

Tel: 219-483-6453 TWX: 810-332-1507 Indianapolis Office

Tel: 913-649-3974

MARYLAND

Tel: 313-478-7400 TWX: 810-242-2973

Wayne Office* 580 Valley Road 07490

Ft. Lauderdale, Florida 33309 Tel: 305-771-0320 TWX: 510-955-4098

Suite 300-B 1001 Northwest 62nd Street

Orlando Office* Orlando Office* Crane's Roost Office Park 303 Whooping Loop Altamonte Springs 32701 Tel: 305-834-7000 TWX: 810-850-0152

ILLINOIS

ALABAMA

ARIZONA

Suite G

CALIFORNIA

Los Angeles Office*

Santa Ana Office*

Santa Clara Office*

Santa Clara, 95051

Suite 299

FLORIDA

3333 Bowers Avenue

Ft. Lauderdale Office Executive Plaza

2101 E. 4th Street 92705

Huntsville Office Executive Plaza

Suite 107 4717 University Drive, N.W.

Huntsville, Alabama 35805 Tel: 205-837-8906

Phoenix Office 4414 N. 19th Avenue 85015

Tel: 602-264-4948 TWX: 910-951-1544

Encino 91436 Tel: 213-990-9800 TWX: 910-495-1776

Bldg. B, Suite 185 Tel: 714-558-1881 TWX: 910-595-1109

Tel: 408-987-9530 TWX: 910-338-0241

Crocker Bank Bldg. 15760 Ventura Blvd. Suite 1027

Chicago Office The Tower - Suite 610 Rolling Meadows 60008 Tel: 312-640-1000

AUSTRALIA Fairchild Australia Pty Ltd. 72 Whiting Street Artarmon 2064 New South Wales Australia Tel: Sydney (02)-438-2733

(mailing address) P.O. Box 450 North Sydney 2060 New South Wales Australia

AUSTRIA AND EASTERN EUROPE Fairchild Electronics

A-1010 Wien Schwedenplatz 2 Tel: 0222 635821 Telex: 75096

BRAZIL

Fairchild Semicondutores Ltda Caixa Postal 30407 Rua Alagoas, 663 01242 Sao Paulo, Brazil Tel: 66-9092 Telex: 011-23831 Cable: FAIRLEC

FRANCE Fairchild Camera & Instrument S.A. 121, Avenue d'Italie 75013 Paris, France Tel: 331-584-55 66 Telex: 0042 200614 or 260937

GERMANY

Fairchild Camera and Instrument (Deutschland) Daimlerstr 15 Daimlerstr 15 8046 Garching Hochbruck Munich, Germany Tel: (089) 320031 Telex: 52 4831 fair d

Fairchild Camera and Instrument (Deutschland) Koenigsworther Strasse 23 3000 Hannover W-Germany Tel: 0511 17844 Telex: 09 22922

FAIRCHILD SEMICONDUCTOR INTERNATIONAL SALES OFFICES

Eairchild Camera and Instrument (Deutschland) Postrstrasse 37 7251 Leonberg W-Germany Tel: 07152 41026 Telex: 07 245711

Fairchild Camera and Instrument (Deutschland) Waldluststrasse 1 8500 Nuernberg W-Germany Tel: 0911 407005 Telex: 06 23665

HONG KONG

Fairchild Semiconductor (HK) Ltd. 135 Hoi Bun Road Kwun Tong Kowloon, Hong Kong Tel: K-890271 Telex: HKG-531

ITALY

Fairchild Semiconduttori, S.P.A. Via Flamenia Vecchia 653 00191 Roma, Italy Tel: 06 327 4006 Telex: 63046 (FAIR ROM)

Fairchild Semiconduttori S.P.A. Via Rosellini, 12 20124 Milano, Italy Tel: 02 6 88 74 51 Telex: 36522

JAPAN

Fairchild Japan Corporation Pola Bidg. 1-15-21. Shibuya Shibuya-Ku, Tokyo 150 Japan Tel: 03 400 8351 Telex: 242173

KOREA Fairchild Semikor Ltd. K2 219-6 Gari Bong Dong Young Dung Po-Ku Seoul 150-06, Korea Tel: 85-0067 Telex: FAIRKOR 22705

(mailing address) Central P.O. Box 2806

MEXICO Fairchild Mexicana S.A. Blvd. Adolofo Lopez Mateos No. 163 Mexico 19 D.F Tel: 905-563-5411 Telex: 017-71-038

SCANDINAVIA Fairchild Semiconductor AB Svartengsgatan 6 S-11620 Stockholm Sweden Tel: 8-449255 Telex: 17759

SINGAPORE Fairchild Semiconductor Pty Ltd. No. 11, Lorong 3 Toa Payoh Singapore 12 Tel: 531-066 Telex: FAIRSIN-RS 21376

TAIWAN Fairchild Semiconductor (Taiwan) 1 td Fairchild Semiconductor (1a Hsietsu Bldg., Room 502 47 Chung Shan North Road Sec. 3 Taipei, Taiwan Tel: 573205 thru 573207

BENELUX Fairchild Semiconductor Paradijslaan 39 Eindhoven, Holland Tel: 00-31-40-446909 Telex: 00-1451024

UNITED KINGDOM Fairchild Camera and Instrument (UK) Ltd. Semiconductor Division 230 High Street Potters Bar Hertfordshire EN6 5BU England Tel: 0707 51111 Telex: 262835

Fairchild Semiconductor Ltd. 17 Victoria Street Craigshill Livingston West Lothian, Scotland - EH54 5BG Tel: Livingston 0506 32891 Telex: 72629



Fairchild reserves the right to make changes in the circuitry or specifications in this book at any time without notice. Manufactured under one of the following U.S. Patents. 2981877, 3015048, 3064167, 3108359, 3117260; other patents pending. Fairchild cannot assume responsibility for use of any circuitry described other than circuitry entirely embodied in a Fairchild product. No other circuit patent licenses are implied.

Printed in U.S.A./221-12-0002-028 50 M December, 1978