

BIPOLAR MEMORY DATA BOOK





464 Ellis Steet, Mountain View, California 94042 ©1977 Fairchild Camera and Instrument Corporation/464 Ellis Street, Mountain View, California 94042/ (415) 962-5011/TWX 910-379-6435

TABLE OF CONTENTS

CHAPTER 1 INTRODUCTION	. 1-3
CHAPTER 2 NUMERICAL INDEX OF DEVICES	. 2-3
CHAPTER 3 SELECTION GUIDES AND CROSS REFERENCE	
RAMs, PROMs, ROMs Selection Guide	. 3-3
Bipolar Memory Selection Guide by Function	. 3-4
Bipolar Memory Cross Reference	. 3-5
Fairchild MOS Memory Product Guide	. 3-6
MOS Memory Product Cross Reference	. 3-7
CHAPTER 4 GENERAL CHARACTERISTICS	
Impact of Process Technology on Bipolar Memory Characteristics	. 4-3
Memory Cell	
Input Characteristics	
Output Characteristics	. 4-6
Timing Parameters	. 4-8
Read Mode	. 4-8
Write Mode	. 4-8
Reliability	4-10
References	4-10
CHAPTER 5 RAMs	
Memory Organization	. 5-3
Addressing Techniques	
General Timing Considerations	
Interface	5-12
Micro-Control Storage using Read/Write Memory	5-12
Buffer Memories	
Main Memories	5-12
Conclusion	5-24
Reference	5-24
CHAPTER 6 ROMs AND PROMs	
Applications	. 6-6
4-Bit Comparator	
Hamming Code Generator/Checker/Corrector	. 6-7
Encoder/Decoder	
8-Bit Binary to 3-Digit Decimal Display Decoder	. 6-8
Programmed Logic Controller	. 6-9
Address and Word Expansion	6-11
PROM Programming	6-16
Power Switching	6-17
PROM Marking	6-20
References	6-20
93454/93464 Data Card Format	6-21
Customer Coding Form	6-22
93454/93464 Address Scheme	6-22
1K/2K/4K-Bit TTL ROM and PROM Customer Coding Form	
4K/8K-Bit TTL ROM and PROM Customer Coding Form	6-30

TABLE OF CONTENTS (Cont'd)


CHAPTER 7 PRODUCT INFORMATION/DATA SHEETS
CHAPTER 8 ORDER AND PACKAGE INFORMATION
Package Style
Temperature Ranges
Examples
Device Identification/Marking8-3
Package Information
Hi-Rel Processing
Hi-Rel Processing Flows
Package Outlines
CHAPTER 9 FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS



INTRODUCTION

NUMERICAL INDEX OF DEVICES	2
SELECTION GUIDES AND CROSS REFERENCE	3
GENERAL CHARACTERISTICS	4
RAMs	5
ROMs AND PROMs	6
PRODUCT INFORMATION/DATA SHEETS	7
ORDER AND PACKAGE INFORMATION	8
FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS	9

1



CHAPTER 1

• Introduction

Chapter 1 INTRODUCTION

At one time, bipolar memories were relegated to a very restricted list of applications. Their bit density was quite low, while their power consumption per bit and their price per bit were quite high. Their only advantage was speed; they were used only where speed was required at any cost.

Today's bipolar memories are still fast but other factors have changed in a most dramatic way. Density has surged to 8K bits per package for ROMs and 4K for RAMs. Power density has tumbled spectacularly. For the popular 1K TTL RAM, for example, power density is below 0.5 mW per bit for the standard version and less than 0.2 mW per bit for the low power version; their respective access times of 25 and 35 ns are still on a downward trend.

And what about prices? System designers' acceptance has led to high volume production, while continuing advances in technology and design innovation have brought chip sizes down to MSI levels. These factors have brought prices down well below 1¢ per bit. Combine this low component cost with the advantages of having the same power supply and I/O characteristics as the logic circuits and the system cost savings are very impressive.

The combination of speed, efficiency, cost effectiveness and design flexibility have made bipolar memories the standards by which other memories are compared.



1 INTRODUCTION 2 NUMERICAL INDEX OF DEVICES 3 SELECTION GUIDES AND CROSS REFERENCE 4 **GENERAL CHARACTERISTICS** 5 RAMs 6 **ROMs AND PROMs** 7 PRODUCT INFORMATION/DATA SHEETS 8 ORDER AND PACKAGE INFORMATION FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS 9

ø



CHAPTER 2

• Numerical Index of Devices

Chapter 2 NUMERICAL INDEX OF DEVICES

DEVICE	DESCRIPTION	PAGE
ECL STATIC N	MEMORIES	
F100414	256 x 1 Bit Fully Decoded Random Access Memory	7-3
F100415	1024 x 1 High Speed Random Access Memory	
F100416	256 x 4 Programmable Read Only Memory	
F10145A	16 x 4 Random Access Memory	
F10405	128 x 1 Random Access Memory	
F10410	256 x 1 Random Access Memory	
F10411	256 x 1 Low Voltage Random Access Memory	
F10414	256 x 1-Bit Fully Decoded Random Access Memory	
F10415	1024 x 1 Random Access Memory	
F10415A	1024 x 1 High Speed Random Access Memory	
F10416	256 x 4 Programmable Read Only Memory	
F10470	4096 x 1 Fully Decoded Random Access Memory	
TTL STATIC N		
93410	256 x 1 Random Access Memory – Open Collector Outputs	
93410A	256 x 1 High Speed Random Access Memory – Open Collector Outputs	
93410A 93411	256 x 1 Random Access Memory – Open Collector Outputs	
93411A	256 x 1 High Speed Random Access Memory – Open Collector Outputs	
93L412	256 x 4 Low Power Random Access Memory – Open Collector Outputs	
	256 x 4 Fully Decoded Random Access Memory – Open Collector Outputs	
93412 93L415	1024 x 1 Low Power Random Access Memory – Open Collector Outputs	
93415	1024 x 1 Random Access Memory – Open Collector Outputs	
93415A	1024 x 1 High Speed Random Access Memory – Open Collector Outputs	7-70
93417	256 x 4 Schottky Programmable Read Only Memory – Open Collector Outputs	
93419	64 x 9 Random Access Memory – Open Collector Outputs	
93L420	256 x 1 Low Power, High Speed Random Access Memory – 3-State Outputs	7-83
93L421	256 x 1 Low Power Random Access Memory – 3-State Outputs	
93421	256 x 1 Random Access Memory – 3-State Outputs	
93421A	256 x 1 High Speed Random Access Memory - 3-State Outputs	7-95
93L422	256 x 4 Low Power Random Access Memory - 3-State Outputs	
93422	256 x 1 Fully Decoded Random Access Memory - 3-State Outputs	
93L425	1024 x 1 Low Power Random Access Memory – 3-State Outputs	7-113
93425	1024 x 1 Random Access Memory – 3-State Outputs	7-120
93425A	1024 x 1 High Speed Random Access Memory – 3-State Outputs	7-120
93427	256 x 4 Schottky Programmable Read Only Memory – 3-State Outputs	7-125
93431	512 x 4 Schottky Read Only Memory – Open Collector Outputs	
93432	512 x 8 Schottky Read Only Memory – Open Collector Outputs	
93436	512 x 4 Schottky Programmable Read Only Memory – Open Collector Outputs	
93438	512 x 8 Schottky Programmable Read Only Memory - Open Collector Outputs	
93441	512 x 4 Schottky Read Only Memory – 3-State Outputs	
93442	512 x 8 Schottky Read Only Memory – 3-State Outputs	
93446	512 x 4 Schottky Programmable Read Only Memory – 3-State Outputs	
93448	512 x 8 Schottky Programmable Read Only Memory – 3-State Outputs	
93450	1024 x 8 Programmable Read Only Memory – Open Collector Outputs	
93451	1024 x 8 Programmable Read Only Memory – 3-State Outputs	
93452	1024 x 4 Schottky Programmable Read Only Memory – Open Collector Outputs	
93453	1024 x 4 Schottky Programmable Read Only Memory – 3-State Outputs	
93454 93457	1024 x 8 Schottky Read Only Memory – Open Collector Outputs	
	256 x 4 Schottky Read Only Memory – Open Collector Outputs	
93458	16 x 48 x 8 Field Programmable Logic Array – Open Collector Outputs 16 x 48 x 8 Field Programmable Logic Array –3-State Outputs	
93459		
93464	1024 x 8 Schottky Read Only Memory – 3-State Outputs	
93467 93470	256 x 4 Schottky Read Only Memory – 3-State Outputs	
93470	4096 x 1 Random Access Memory – 3-State Outputs	

Chapter 2 NUMERICAL INDEX OF DEVICES (Cont'd)

DESCRIPTION


PAGE

TTL DYNAMIC MEMORIES

DEVICE

9423

93481 4096 x 1 Random Access Memory - 3-State Outputs 7-165 93481A 4096 x 1 Random Access Memory - 3-State Outputs 7-165 MACROLOGIC TTL MEMORIES 9403 16 x 4 First-In First-Out Buffer Memory - 3-State Outputs 7-173 9406 16 x 4 Last-In First-Out Program Stack - 3-State Outputs 7-187 9410 16 x 4 Random Access Memory with Register Stack - 3-State Outputs 7-198






CHAPTER 3

.

- RAMs, PROMs, ROMs Selection Guide
- Bipolar Memory Selection Guide by Function
- Bipolar Memory Cross Reference
- Fairchild MOS Memory Product Guide
- MOS Memory Product Cross Reference

RAMs, PROMs, ROMs SELECTION GUIDE



Numbers on shaded lines indicate overall complexity.

3

BIPOLAR MEMORY CROSS REFERENCE

Pin-for-Pin Equivalents except if otherwise noted.

AMD	FSC	HARRIS	FSC	NATIONAL	FSC
AM27LS00	93L420	HM7610	93417	DM54/74187	93457
AM27S10	93417	HM7611	93427	DM54/74S200	93421
AM27S11	93427	HM7620	93436	DM54/74S206	93411
AM27S40	93432	HM7621	93446	SIGNETICS	FSC
AM27S41	93442	HM7640	93438	82509	93419
AM27S80	93454	HM7641	93448	82510	93415
AM27S81	93464	HM7642	93452	82511	93425
93415A	93415A	HM7643	93453	82516	93421
93415	93415	HPROM1024	93417	82\$17	93411
93425A	93425A	HPROM1024A	93427	82S115*	93448
93425	93425			825116	93421A
93L415	93L415	MMI	FSC	825117	93411A
		5200/6200	93457	825126	93417
INTEL	FSC	5201/6201	93467	825129	93427
3106	93421	5205/6205	93431	825130	93436
3107	93411	5206/6206	93441	825131	93446
3301	93457	5240/6240	93432	825136	93452
3302	93431	5241/6241	93442	825137	93453
3304	93432	5280/6280	93454		
3322	93441	5281/6281	93464	82S140	93438 93448
3324	93442	5300/6300	93417	82S141	
3601	93417	5301/6301	93427	82S215*	93442
3602	93436	5305/6305	93436	82S226	93457
3604	93438	5306/6306	93446	82S229	93467
3605	93452	5340/6340	93438	82S230	93431
3621	93427	5341/6341	93448	82S231	93441
3622	93446	5350/6350*	93452	82S280	93454
3624	93448	5351/6351*	93453	825281	93464
3625	93453	5530/6530	93411	54/74S200	93421
	500	5531/6531	93421	54/74S201	93421
INTERSIL	FSC	5555/6555	93419	54/74S301	93411
IM53S08	93454	10149	10416	10145	10145A
IM53S18	93464	MOTODOLA	560	10149	10146
IM5508A	93415A	MOTOROLA	FSC	93415A	93415A
IM5508	93415	MCM4004	93457	93425A	93425A
IM5518A	93425A	MCM10144	10410	TI	FSC
IM5518	93425	MCM10145	10145A	SN10144	10410
IM5523A	93421A	MCM10146	10415	SN10144	10410 10145A
IM5523	93421	MCM10147	10405	SN10145	10405
IM5533A	93411A	MCM10149	10416	SN54/74187	93457
IM5533	93411	NATIONAL	FSC	SN54/74S201	93421
IM5603A	93417		130	SN54/74S209	93425
IM5603	93417	DM7573/8573	93417	,	93425
IM5604	93436	DM7574/8574	93427	SN54/74S287	
IM5605	93438	DM7595/8595	93432	SN54/74S301	93411
IM5623	93427	DM7596/8596	93442	SN54/74S309	93415 93417
IM5624	93446	DM7597/8597	93467	SN54/74S387	93417
IM5625	93448	DM8582	93411	SN54/74S472*	93448 93438
Functional replacem	ient			SN54/74S473	
,				SN54/74S470*	93436
				SN54/74S471*	93446

PRODUCT CODE CROSS REFERENCE

	TEMPERATURE RANGES		PACKAGES		
MANUFACTURER	MILITARY 55°C to +125°C	COMMERCIAL 0°C to +70°C	CERAMIC DIP	PLASTIC DIP	FLATPAK
Advanced Micro Devices (AMD)	XXXM	XXXC	D	Р	F
Fairchild Semiconductor (FSC)	XXXXM	XXXXC	D	Р	F
Harris Semiconductor	XXX-2	XXX-5	1	-	9
Intel	MXXX		D or C	Р	F
Intersil	XXXM	XXXC	DE	PE	FE
Monolithic Memories (MMI)	5XXX	6XXX	D/J	N	F
Motorola	105XX/106XX	101XX/102XX	Ĺ	Р	F
National	54XXX/7XXX	74XXX/8XXX	D/J	N	F/W
Signetics	sxxx	NXXX	F/I	B/N	Q
Texas Instruments (TI)	54XXX	74XXX	J/JE	N	w

All package designation are suffixes with the exception of Harris and Intel.

BIPOLAR MEMORY SELECTION BY FUNCTION

PART NO.	ORGAN-	OUT- PUTS	ACCESS TIME (TYP) ns	ACCESS TIME 0 to 70°C MAX, ns	ACCESS TIME -55 to +125°C MAX, ns	POWER DISS. (TYP) mW	PKG. (Note 1)	TEMP. (Note 2)	NO. OF PINS	DATA PAGE NO.
					TTL RAMs					
9410	16 x 4	3S	35	-	-	375	D,P	C,M	18	7-199
93419	64 x 9	oc	35	45	60	725	D	C,M	28	7-78
93410	256 x 1	oc	45	60	70	450	D,F,P	C,M	16	7-45
93410A	256 x 1	oc	35	45	_	450	D,P	С	16	7-45
93411	256 x 1	oc	45	55 45	65	475	D,F,P	C,M	16 16	7-50 7-50
93411A 93L420	256 x 1 256 x1	0C 3S	40 40	45 45	55	475 275	D,P D,F,P	С С.М	16	7-50
93421	256 x 1	35	35	45 50	60	475	D,F,P	C,M	16	7-83
93421A	256 x 1	35	30	40	~	475	D,P	C	16	7-95
93L421	256 x 1	35	45	90	100	275	D,F,P	C,M	16	7-89
93412	256 x 4	oc	35	45	60	475	D,F,P	C,M	22**	7-61
93L412	256 x 4	oc	45	60	75	250	D,F	C,M	22**	7-56
93422	256 x 4	35	35	45	60	475	D,F,P	C,M	22**	7-107
93L422	256 x 4	35	45	60	75	250	D,F	C,M	22**	7-101
93415	1024 x 1	0C	30	45	60	475	D,F,P	C,M	16	7-70
93415A	1024 x 1	00	25	30	-	475	D,P	c	16	7-70
93L415 93425	1024 x 1 1024 x 1	0C 3S	35 30	60 45	70 60	200 475	D,F,P D,F,P	C,M C,M	16 16	7-65 7-120
93425 93425A	1024 x 1	35	25	45 30	-	475	D,F,F D,P	C,IM C	16	7-120
93L425	1024 x 1	35	35	60	70	200	D,F,P	С,М	16	7-113
93470	4096 x 1	0C	35		-	800	D,P	C	18	7-160
93471	4096 x 1	35	35	-	-	800	D,P	č	18	7-160
93481 🗆	4096 x 1	35	90	120		50/350	D,P	С	16	7-166
93481A 🗆	4096 x 1	35	90	100	-	50/350	D,P	с	16	7-166
				•	ECL RAMs			-		
10145A 10405	16 x 4 128 x 1	-	6.5 11	9 15	-	500 470	D,F D,F	с с	16 16	7-12 7-16
10405	256 x 1	_	18	30	_	475	D,F D,F,P	c	16	7-10
10411	256 x 1	_	20	35	_	360	D.F.P	č	16	7-25
10414	256 x 1	-	7	10	-	500	D,F	č	16	7-30
100414	256 x 1	-	7	10	-	500	D,F	Ċ	16	7-3
10415	1024 x 1		20	35	-	475	D,F	С	16	7-35
10415A	1024 x 1		12	20	-	475	D,F	С	16	7-35
100415	1024 x 1	_	12	20	-	500	D,F	C*	16	7-8
10470	4096 x 1	-	25		TTL ROMs	900	D,F	С	18	7-41
93457	256 x 4	0Ċ	25	45	60	425	D,F,P	C,M	16	7-153
93467	256 x 4	35	25	45	60	425	D,F,P	C,M	16	7-159
93431	512 x 4	0C	30	50	60	475	D,F,P	C,M	16	7-128
93441	512 x 4	35	30	50	60	475	D,F,P	C,M	16	7-136
93432	512 x 8	0C	35	55	70	650	D,F,P	C,M	24	7-129
93442	512 x 8	35	35	55	70	650	D,F,P	C,M	24	7-137
93454 93464	1024 x 8 1024 x 8	0C 3S	30 30	45 45	60 60	550 550	D,F,P	C,M C,M	24 24	7-150 7-156
33404	1024 x 8	55	30		TTL PROMs	550	D,F,P	C, M	24	7-150
93417	256 × 4	oc	25	45	60	425	D,F,P	C,M	16	7-75
93427	256 x 4	3S	25	45	60	425	D,F,P	C,M	16	7-125
93436	512 x 4	oc	30	50	60	475	D,F,P	C,M	16	7-130
93446	512 x 4	35	30	50	60	475	D,F,P	C,M	16	7-138
93438	512 x 8	00	35	55	70	650	D,F,P	C,M	24	7-133
93448	512 x 8	35	35	55	70	650	D,F,P	C,M	24	7-141 7-145
93452 93453	1024 x 4 1024 x 4	0C 3S	35 35	_	_	650 650	D,F D,F	C,M C,M	18 18	7-145
	1024 1 4	53	35		ECL PROMs	030	U,F	0, IVI		7-140
10416	256 x 4		15	-	-	500	D,F	С	16	7-40
100416	256 x 4	-	15		TTL FPLA	500	D,F	С	16	7-40
93458	16 x 48 x 8	ос	35			_	D	C,M	28	7-154
	16 x 48 x 8	35	35			_	D	C,M C,M	28 28	7-154
					TTL LIFOs					
9406	16 x 4	3S	-	-	-	500	D,P	С	24	7-188
					TTL FIFOs					
9403	16 x 4	35	-	-	-	575	D,P	С	24	7-174
9423	64 x 4	35	-	-	-	750	D,P	С	24	7-203

Note 1: D = Ceramic DIP, F = Flatpak, P = Plastic DIP

Note 2: M = Mil. Temp. Range -55 to +125°C, C = Commercial Temp. Range 0 to +70°C. (Plastic DIP available only in Comm. Temp. Range). *100K ECL "C" Temperature Range 0°C to +85 °C. **24-Pin in Flatpak. DIPL Dynamic RAM

Ordering Information – An example order code is 93415DC for the 1024 x 1-Bit TTL Ram where "D" is for Ceramic DIP package and "C" is for Comm. Temp. Range 0 to +70°C. The same part in a Flatpak and the Mil. Temp. Range would be 93415FM.

FAIRCHILD MOS MEMORY PRODUCT GUIDE

RANDOM ACCESS MEMORIES SELECTION MATRIX

PART NO.	BIT CAPACITY	ORGANIZATION	ACCESS TIME	PKG/TEMP*	STATIC/DYNAMIC
2102	1024	1024 x 1	1000 ns	DC,DL,DM	Static
2102-2	1024	1024 x 1	650 ns	DC,DL,DM	Static
2102-1	1024	1024 x 1	450 ns	DC,DL,DM	Static
2102F	1024	1024 x 1	350 ns	DC,DL,DM	Static
2102FL	1024	1024 x 1	250 ns	DC	Static
2102L2**	1024	1024 x 1	650 ns	DC	Static
2102L1**	1024	1024 x 1	450 ns	DC	Static
2102LF**	1024	1024 x 1	350 ns	DC	Static
3542	1024	1024 x 1	150 ns	DC	Static
3542-2	1024	1024 x 1	120 ns	DC	Static
3539	2048	256 × 8	650 ns	DC	Static
3539-2	2048	256 x 8	500 ns	DC	Static
3539-1	2048	256 x 8	400 ns	DC	Static
4096-5	4096	4096 x 1	350 ns	DC,DL,FL	Dynamic
4096-4	4096	4096 × 1	300 ns	DC,DL,FL	Dynamic
4096-3	4096	4096 x 1	250 ns	DC,DL,FL	Dynamic
4096-2	4096	4096 x 1	200 ns	DC,DL,FL	Dynamic

ROMs AND CHARACTER GENERATORS

3515	512 x 8 (4096-Bit) ROM
3257	64 x 5 x 7-Output ASCII Font C.G.
3258	64 x 7 x 5-Output ASCII Font C.G.
3260	64 x 9 x 7-Output ASCII Font C.G.

FIRST-IN FIRST-OUT MEMORY (FIFO)

3341	64 x 4-Bit
3351	40 x 9-Bit

SHIFT REGISTERS

CCD450	1024 x 9-Bit Dynamic
CCD460	16,384-Bit Laram
3342	Quad 64-Bit Static
3347/3357	Quad 80-Bit Static
3348	Hex 32-Bit Static
	with Buffer Enable
3349	Hex 32-Bit Static

*DC = Ceramic DIP / Commercial (0°C to +70°C) DL = Ceramic DIP / Limited Military (-55°C to +85°C) DM = Ceramic DIP / Military (-55°C to +125°C) FL = Flatpak/Limited Military (-55°C to +85°C)


**Low Power Versions

MOS MEMORY PRODUCT CROSS REFERENCE

Competitor	Competitor Part No.		Fairchild Part No.	Equivalency*
AMD	2812	32 x 8-Bit FIFO	3351	
	2813	32 x 9-Bit FIFO	3351	F
	2841	64 x 4-Bit FIFO	3341A	. Р
	3341	64 x 4-Bit FIFO	3341/3341A	. Р
	9102	1024 x 1-Bit Static RAM	2102	P
Intel	1403/4	1024 x 1-Bit Dynamic Shift Register	CCD450	F
	2102	1024 x 1-Bit Static RAM	2102	. Р
	2107A/2107B	4096 x 1-Bit Dynamic RAM	4096	•
	2104	4096 x 1-Bit Dynamic RAM	4096	
	2416	16,384-Bit Dynamic Shift Register	CCD460	F
Mostek	2302	64 x 5 x 7 Character Generator	3257	Р
	2500	512 x 8 (4096-Bit) ROM	3514/3515	-
	2600	512 x 8 (4096-Bit) ROM	3514/3515	-
	4096	4096 x 1-Bit Dynamic RAM	4096	
	4102	1024 x 1-Bit Static RAM	2102	
	5002/5007	Digital Voltmeter	3814/3815	F
	1007	Quad 80-Bit Dynamic Shift Register	3347/3357	
	4006/8/9	1024 x 1-Bit Dynamic RAM	2102	
	4027	4096 x 1-Bit Dynamic RAM	4096	. Р
National	1403/4	1024 x 1-Bit Dynamic Shift Register	CCD450	
	2102	1024 x 1-Bit Static RAM	2102	
	3705	8-Bit Multiplexer	3705/3708	
	5233	512 x 8 (4096-Bit) ROM	3514/3515	
	5316	Digital Clock Chip	3817	. Р
Signetics	2504	1024 x 1-Bit Dynamic Shift Register	CCD450	F
	2518	Hex 32-Bit Static Shift Register	3349	
	2530	512 x 8 (4096-Bit) ROM	3514	. F
	2532	Quad 80-Bit Static Shift Register	3347/3357	
	2602	1024 x 1-Bit Static RAM	2102	. F
Т.І.	3112/3122	Hex 32-Bit Static Shift Register	3348	
	3120/3409	Quad 80-Bit Static Shift Register	3347/3357	
	3121/3417	Quad 64-Bit Static Shift Register	3342	
	4024	64 x 9-Bit FIFO	3351	
	4030/4060	4096 x 1-Bit Dynamic RAM	4096	
	4033	1024 x 1-Bit Static RAM	2102	. Р
Western Digital	1502	40 x 9-Bit FIFO	3351	. F
AMI	3514	512 x 8-Bit ROM	3515	P
	4006/8/9	1024 x 1-Bit Dynamic RAM	2102	
	1998	Digital Clock Chip	3817	
		angles clock only that the transmission of the		

*F = Functional Equivalent

P = Pin-for-Pin Equivalent





CHAPTER 4


- Impact of Process Technology on Bipolar Memory Characteristics
- Memory Cell
- Input Characteristics
- Output Characteristics
- Timing Parameters
- Read Mode
- Write Mode
- Reliability
- References

Chapter 4 GENERAL CHARACTERISTICS

IMPACT OF PROCESS TECHNOLOGY ON BIPOLAR MEMORY CHARACTERISTICS

Perhaps the most important characteristics of a memory chip are the number of bits, the speed capability, the power dissipation and the capability of being produced economically. In early bipolar memory chips, the number of bits was severely restricted by both chip area, for economical production, and by the power required to operate as usable speeds. These restrictions were eased dramatically by the Isoplanar (I, II) processes, developed by Fairchild and announced in 1971. A 1K TTL RAM, not even practical with conventional processes at that time, was introduced in 1972. Its physical size has been reduced 50% through continued development, as indicated in *Figure 4-1*. Performance has also been improved, since the address access time has been cut in half.

Figure 4-2 compares a conventional Planar* transistor with Isoplanar and Isoplanar II transistors. The Isoplanar process substitutes thermally grown oxide for the p-type diffusions that isolate active elements of conventional bipolar devices. Notice that the oxide eliminates the base-to-isolation separation required in the conventional transistor, and also allows the base and collector contact openings to abut the isolation. The area is cut in half and the reduction in parasitic capacitance reduces propagation delays.




*Planar is a Fairchild patented process.

Further advances led to the Isoplanar II process, which cut the transistor area by half again and reduced parasitic capacitance even further. Isoplanar transistors have a gain-bandwidth of 5 GHz, as shown in *Figure 4-3*, which represents a factor-of-three improvement.


MEMORY CELL

Memory cell design is based on a simple cross-coupled latch, as shown in *Figure 4-4*. In the standby condition, *i.e.*, cell not addressed or chip not selected, the voltage drop across the resistors is less than a junction voltage and the diodes do not conduct. Only a few tens of microamperes flow and thus the standby power is very low. When a cell is selected, however, the diodes conduct and provide extra current to help charge stray capacitance and thus reduce propagation delays. This method of power focusing keeps the overall dissipation low and the performance high by using power only where it is needed.

The impact of Isoplanar and Isoplanar II on cell size, illustrated in *Figure 4-5*, has been even greater than on chip size. More recent developments demonstrate even greater reductions. In the 93481 4K Dynamic RAM⁴, for example, the cell size is only 1 square mil. *Figure 4-6* shows this cell schematically and in cross-section. The design uses Isoplanar integrated injection logic (I³L)[™] technology, which opens up new vistas for innovative designs.



4-4



INPUT CHARACTERISTICS

The decoding logic of bipolar memories uses ECL circuitry since this eliminates any need for gold doping to control storage time, while the relatively small voltage swing of ECL enhances the delay-power product. TTL memories use a TTL-to-ECL converter such as that shown in *Figure 4-7*. When the input signal is LOW, Q2 conducts the current from the current source transistor Q3. As the input signal rises through the 1.5 V level, Q1 collector voltage goes LOW. As the input signal goes through this transition region, there is a slight break in the input current-voltage characteristic, as shown in *Figure 4-8*. This change represents the base current required by Q1 as it turns on. This base current is a fixed amount since Q1 emitter current is fixed by Q3 and R2. Thus as the input voltage continues to rise above this transition region, the input I-V characteristic again has the slope of R1. As the input signal rises above 2.1 V, current from R1 is diverted away from D2; it starts flowing through D3 and the diode string that supplies the bias voltage for Q2 base. Those accustomed to TTL characteristics should note that the point where the input current goes to zero is not the threshold; rather, the threshold is identified by the slight break in the I-V characteristic. A clamping diode is provided on each input to limit undershoot and ringing. It is intended only for transient currents and should not be used for steady-state clamping.

4-5


OUTPUT CHARACTERISTICS

The ECL memories have emitter-follower outputs with the same characteristics as ECL logic circuits. To simplify data bussing, no pull-down resistors are used on the chip. TTL memories have either an open collector output or a 3-state output. *Figure 4-9* is a partial schematic of a 3-state output. The Q6 - Q7 Darlington provides the pull-up function for the HIGH state, while Q8 is the pull-down transistor, with Q5 providing current gain. Diode D1 clamps Q8 out of saturation. On some of the later designs, a Schottky diode is used for clamping. The pull-up and pull-down circuits are driven from the complementary outputs of the Q3-Q4 current switch, which in turn is driven by signals from the sense amplifier. In the non-selected mode, the logic of the sense amplifier turns off the pull-down transistor. To achieve the high impedance condition of the 3-state outputs the pull-up circuit is turned off by the Q1-Q2 current switch, which in turn is activated by signals derived from the Chip Select and Write Enable logic.

Diode D2 limits overshoot and ringing, and also protects Q8 from any overvoltage condition on the bus lines. An external pull-up resistor is required for the open collector output to establish the HIGH state voltage. The minimum load resistor value is determined by the current-sinking capability of the output. The maximum value is determined by the leakage currents of OR-wired outputs as well as driven inputs, which must be supplied to hold the outputs at V_{OH} . The upper and lower limits on the pull-up resistor are determined by the following equation.

$$\frac{V_{CC(min)}}{I_{OL} - FO (1.6)} \qquad \leqslant R_L \leqslant \qquad \frac{V_{CC(min)} - V_{OH}}{n (I_{CEX}) + FO (0.04)}$$


 R_L is in $k\Omega$ n = number of wired-OR outputs tied together FO = number of TTL Unit Loads (UL) driven $I_{CEX} =$ Memory Output Leakage Current $V_{OH} =$ Required Output HIGH Level at Output Node $I_{OL} =$ Output LOW Current




Note that the worst-case ac parameter limits shown in the data sheets apply over the recommended operating temperature and supply voltage ranges for the various devices.

Access times of bipolar memories have proven to be quite insensitive to the pattern of stored information. Extensive investigation has shown that variations, if any, in the access time of a particular cell are related only to the status of surrounding cells or to the status of cells in the same row or column. These relationships, which were predictable, can be appreciated by considering the symbolic representations of *Figures 4-10* and *4-11*. In *Figure 4-10*, the central cell abuts eight others and there is always a possibility of crosstalk due to a random defect. The access time of a particular cell can be influenced by cells in the same row or column because of loading effects on the common drivers (see *Figure 4-11*).

From these investigations, there have evolved some very effective ac test patterns in which the access time of each cell is tested as a function of the status of cells in the same row and column and the adjacent corner cells. For an n-bit memory the number of tests is $2n\sqrt{n}$. This method has proven to be fully as effective at detecting out-of-tolerance conditions as the exhaustive method of testing each cell as a function of all other cells in the memory, *i.e.*, N² testing, yet consumes an order-of-magnitude less time; this is a very important cost factor in large memories.



4-7



TIMING PARAMETERS

Since ROM and PROM parameters are the same as those of a RAM in the Read mode, a discussion of RAM parameters covers all three types. Compared to other technologies (MOS and core) the timing requirements of bipolar RAMs are very simple and can be explained in only a few statements. A RAM can be in either Read or Write mode, determined by the level on the Write Enable input. Usually a LOW level means Write, a HIGH level means Read.

READ MODE

In the Read mode, there are two important system parameters.

- Read Access Time
- Read Recovery Time

Read Access Time

Read Access Time is the time after which RAM data output is guaranteed to be valid. This time is specified as t_{AA} , address access time, and t_{ACS} , chip select access time. When the Address inputs have been stable for the worst-case (longest) value of t_{AA} and Chip Select has been active for the somewhat shorter worst-case value of t_{ACS} , the data outputs are guaranteed to represent the correct information.

Read Recovery Time


After deselect, the RAM outputs require some time to reach the inactive state; this time is called t_{RCS}, chip select recovery time. After the worst-case (longest) value of this time, the outputs are guaranteed to be inactive.

WRITE MODE

In the Write mode (Write Enable active, usually LOW) there are two different and almost independent considerations.

- The information must reliably be written into the addressed location.
- In the process of achieving this, no other locations may be disturbed.

These two considerations put separate constraints on the timing, and obviously both must be met by the system design.



Write Operation


The Write operation occurs during the logic AND condition of Write Enable and Chip Select. Again, Write Enable is usually active LOW and Chip Select is often a multi-input AND gate with some inputs active LOW. This WE-CS condition must last for a minimum length of time, specified as t_W , minimum required write pulse width. It does not matter in which sequence this AND condition is established, whether WE is there first and CS comes later, or vice versa, or whether they arrive or disappear simultaneously. It is the longest value of this minimum required write pulse width that is the critical, worst-case value. Unfortunately, data sheets list it in the Min column.

Backtracking in time from the end of the write pulse, the Address inputs must be stable for t_A and the Data input must be stable for t_D and data must also remain stable for t_{WHD} , data hold time during write, after the end of the write pulse. Obviously the data input may change during the early part of a sufficiently long write pulse. It is the data present during the final t_D of the write pulse that ends up in the addressed cell.

The second important consideration is that no other locations are unintentionally disturbed during the write operation. To guarantee this, the Address inputs must have stabilized t_{WSA} , address write set-up time, before the beginning of the write pulse, and they must remain stable for t_{WHA} , address write hold time after the end of the write pulse. This write pulse is, again, the AND condition of Write Enable and Chip Select.

Write Recovery Time

The Write Recovery Time, tWR, is the period during which the outputs remain deactivated after the end of a write pulse. This recovery time is of no consequence to the system designer since it is shorter than, and hidden in, the address access time of the subsequent read operation.




4-9

RELIABILITY

Accelerated stress testing of Fairchild bipolar memories, both ECL and TTL, totaling more than 12 million device hours in mid 1976, has demonstrated a failure rate of 0.29% per 1000 hours at +175°C. Using the Arrhenius⁵⁻⁷ model assuming an activation energy of 1.1 eV (*Figure 4-12*), this extrapolates to a failure rate of less than 0.001% per 1000 hours at a junction temperature of +100°C. Experience in large main-frame applications is proving that the predicted low failure rates are being achieved in actual system usage.

Reliability testing started with circuits in the solder-seal ceramic package with side-brazed leads. More recently, Fairchild bipolar memories have been qualified in the glass-seal CERDIP and in the plastic DIP packages. Copies of the latest reliability reports are available from your local Fairchild representative or through Bipolar Memory Marketing, MS 20-1050, 464 Ellis Street, Mountain View, CA 94042.



REFERENCES

- Peltzer, D., Herndon, B., "Isolation Method Shrinks Bipolar Cell for Fast Dense Memories," <u>Electronics</u>, March 1, 1971.
- Baker, W., Herndon, W., Longo, T. and Peltzer, D., "Oxide Isolation Brings High Density to Production Bipolar Memories," <u>Electronics</u>, March 29, 1973.
- Dhaka, V., Muschinske, J. and Owens, W., "Subnanosecond Emitter-Coupled Logic Gate Circuit Using Isoplanar II," <u>IEEE Journal of Solid-State Circuits</u>, Vol. SC-8, No. 5, October 1973.
- Sander, W. and Early, J., "A 4096 x 1 (I³L) Bipolar Dynamic RAM," <u>ISSCC Digest of Papers</u>, Vol. XIX, 1976.
- 5. Thomas, R.E., "When is a Life Test Truly Accelerated." "Electronic Design, Jan. 6, 1964.
- Thomas, R.E., Gorton, H. Clay, "Research Toward a Physics of Aging of Electronic Component Parts," Physics of Failure in Electronics, Vol. 2, RADC Series in Reliability, Air Force.
- Zierdt, C.H., Jr., "Procurement Specification Techniques for High-Reliability Transistors," Bell Telephone Labs, Allentown, Pennsylvania.

	INTRODUCTION . 1
	NUMERICAL INDEX OF DEVICES 2
	SELECTION GUIDES AND CROSS REFERENCE 3
	GENERAL CHARACTERISTICS 4
	RAMs 5
	ROMs AND PROMs 6
,	PRODUCT INFORMATION/DATA SHEETS 7
	ORDER AND PACKAGE INFORMATION 8
	FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS 9





CHAPTER 5

- Memory Organization
- Addressing Techniques
- General Timing Considerations
- Interface
- Micro-Control Storage using Read/Write Memory
- Buffer Memories
- Main Memories
- Conclusion
- Reference

Chapter 5 RANDOM ACCESS MEMORIES

A RAM is an array of latches with a common addressing structure for both reading and writing. A Write Enable input defines the mode of operation. In the Write mode, the information at the Data input is written into the latch selected by the address. In the Read mode, the content of the selected latch is fed to the Data output.

All semiconductor memories have non-destructive readout as opposed to the destructive readout of most magnetic core memories. With the exception of the 93481 I³LTM element, bipolar RAM operation is static, *i.e.*, the information is stored in bistable transistor cells (latches) and requires no refreshing such as required in some popular MOS RAMs using capacitor storage. Data storage in all semiconductor read/ write memories is volatile; data can only be stored as long as power is uninterrupted. In contrast, a ROM offers non-volatile storage; data is retained indefinitely, even when power is shut off.

Bipolar memories are an integral part of a large number of digital equipment designs. From a tenuous beginning of 16 bits per package, bipolar RAMs have advanced to 4K bits per package. Performance figures also show an interesting comparison: the 1K TTL RAM, which has been in volume production for several years, has a typical access time of 30 ns versus 25 ns for the early 16-bit device; typical power consumption is 475 mW versus 250 mW. These remarkable advances are the reasons that bipolar memories are so widely accepted by system designers.


MEMORY ORGANIZATION

Memory subsystems are generally identified by number of words, number of bits and function. For example, a 1024 x 16 RAM is a random access read/write memory containing 1024 words of 16 bits each. Semiconductor memory device organizations follow the same rule. Since the advent of LSI allowing densities of hundreds of gates on a chip, most memory devices contain address decoders, output sensing, and various control and buffer/driver functions in addition to the array of storage cells. High density RAM devices tend to be organized n words by one bit to optimize lead usage (see logic symbols on following pages). ROM devices tend toward n words by four or eight bits to reduce cost of truth table changes.


ADDRESSING TECHNIQUES

Addressing (word selection) in a semiconductor memory subsystem consists of two parts. First, a given device or group of devices must be selected; second, a given location in a device or group of devices must be selected. Device selection may be accomplished by linear select using a binary-to-n decoder feeding the chip select function on n chips, or by coincident select using two binary-to- \sqrt{n} decoders and two chip selects on each device. When n is large, linear select requires excessive hardware. For example, if n = 64, linear select requires four 1-of-16 decoders and a 1-of-4 decoder, or nine 1-of-8 decoders; whereas co-incident select gates included on the memory devices. Selection of a given location on a chip is accomplished by connecting the binary address lines directly to the chip. In summary, 64 256 x 1 RAMs in a 16K x 1-bit array using coincident selection requires 14 address lines, as follows: eight connected to 2^o through 2⁷ inputs on all chips (using necessary drivers), three feeding a 1-of-8 decoder to the CS₁ inputs, and three feeding a 1-of-8 decoder connected to the CS₂ inputs.

For maximum control, predictability and flexibility, an address counter should have certain characteristics—fully synchronous counting, synchronous parallel entry, a means of eliminating any ambiguity as to its mode of operation, and capability for synchronous expansion. A few examples are the 9316 and the 9LS161 for TTL; examples for ECL are the F10016 and F10136. System designers should also bear in mind that decoder outputs are subject to spikes when the inputs are changed. This can cause momentarily false Address or Chip Select signals. Memory system timing should allow for the specified maximum propagation delays for the decoders involved.





5-4




5-5

5








GENERAL TIMING CONSIDERATIONS


The various ac characteristics of memory chips are discussed in the preceding section. These delays, setup times and hold times must be combined with those of the other logic elements of a memory system to determine the limitations on the basic timing signals. The scratchpad memory shown in *Figure 5-1* offers a simple example for discussion. For the sake of simplicity all of the elements are shown as blocks. Also, in this form, elements from any circuit family can be assumed.

For this discussion, elements of the F10K ECL family are assumed. *Table 5-1* identifies the circuits and lists only the ac parameters that are pertinent to the worst-case timing limits to be explored. The signals in *Figure 5-1* are shown in the timing diagram of *Figure 5-2*, except for the parallel data inputs and mode control signals for the address counter. These are assumed to be in the desired state at time zero. The signals in *Figure 5-2* are listed in the order of occurrence, and the indicated numerical values are cumulative from time zero.



FUNCTIONAL ELEMENT			GHPUT Y, ns	SET-UP/HOLD TIMES, ns	
		^t p(min)	^t p(max)	^t s(max)	^t h(max)
ADDRESS COUNTER	F10136 HEXADECIMAL	1.3	2.9	_	
CHIP SELECT DECODER	F10101 QUAD OR/NOR GATE	1.0	2.9		_
DATA OUTPUT LATCHES	F10153 QUAD LATCH	1.0	5.4	2.5	1.5
MEMORY CHIPS F10145A 16 x 4 RAM		ACCESS	S TIMES		
READ MODE:	Address Access	^t AA(min) 4.5	^t AA(max) 9.0		
	Chip Select Access	^t ACS(min) 3.0	^t ACS(max) 6.0		
WRITE MODE:	Address Set-up/Hold			^t WSA 3.5	^t WHA 1.0
	Chip Select Set-up/Hold			^t WSCS 0.5	^t WHCS 0.5
· · · · · · · · · · · · · · · · · · ·	Data Set-up*/Hold (*for 4 ns write pulse, t _w)			^t WSD 4.5	^t WHD -1.0

Table 5-1. Worst-case Parameters for 64 x 4 ECL Scratchpad



One important assumption is that the Address Clock, the Latch Enable and, in the Write mode, the Write Enable all have the same waveform. This infers that all three signals are derived from the same basic function, which is perhaps the least complicated approach. This commonality also means that factors from both the Read and Write modes play a part in shaping this basic function. These factors become evident by following through the cycles in the timing diagram.

In the Read mode a new address appears at 1.3 to 2.9 ns, corresponding to the delay limits of the F10136 counter. The F10101 gate delay is between 1.0 and 2.9 ns, which thus makes the net Chip Select delay between 2.3 and 5.8 ns. The earliest time that new data can appear is 5.8 ns, determined by the minimum address counter delay plus the minimum address access time of the memory chips. The latest time for new data to appear is also determined by the counter and the address access, amounting to a total of 11.9 ns. The F10153 latch is transparent when the Enable is LOW; it is latched when the Enable goes HIGH. The latch has a maximum set-up time of 2.5 ns from Data to Enable, which means that the Latch Enable signal can go HIGH no earlier than 14.4 ns. Thus, under the commonality assumption, the cycle time can be no less than 14.4 ns for either Read or Write, since the Address Clock and, in the Write mode, the Write Enable go HIGH at that time.

Limitations on the time that the Address Clock/Latch Enable/Write Enable can go LOW are determined in the Write mode, starting from 14.4 ns on the Write Enable and working backwards. The write pulse width requirement of 4 ns means that the Write Enable can go LOW no later than 20.4 ns. The maximum address set-up time (for the F10145A) of 3.5 ns added to the address counter delay of 2.9 ns means that Write Enable must not go LOW before 6.4 ns, to avoid writing into the wrong location. Thus the Address Clock/Latch Enable/Write Enable must go LOW between the times 6.4 and 10.4 ns.

The chart shows that the Data In should be stable no later than 9.9 ns. This is based on the data set-up time of 4.5 ns, which is measured backwards from the end of the write pulse, *i.e.*, from the time Write Enable goes HIGH. It is important to note that on some data sheets the data set-up time is specified with respect to the beginning of the write pulse. In these cases, adding the specified minimum set-up time to the specified minimum write pulse duration will give the correct figure to use for minimum Data In set-up time with respect to the end of the write pulse, regardless of how long the write pulse duration might be in a given application. In this regard the memory behaves like any D-type latch, wherein the D input can change randomly except for a certain period of time (the set-up time) preceding the active edge of the enable.

Referring again to the timing diagram, if the write pulse starts at 6.4 ns the Data In must still be stable from 9.9 ns onward. Note in *Table 5-1* that the data hold time is -1.0 ns, meaning that the data can change 1 ns before the end of the write pulse without affecting the reliability of the Write operation. Accordingly, the timing diagram shows that Data In can change any time after 13.4 ns.

Notice in the Read mode that the data out of the latches is assuredly stable after 17.3 ns. Thus if the basic cycle time is 14.4 ns, this data can be sampled after 2.9 ns of the next cycle. Further, this data remains stable until the Latch Enable next goes LOW, plus 1.0 ns.

At the expense of more complex timing signal generation, shaping the Address Clock, Latch Enable and Write Enable separately can allow faster operation. For example, the second positive-going edge of the Address Clock can occur at 10.6 ns rather than 14.4 ns. The address counter output would then change no sooner than at 11.9 ns, with the Chip Select following no sooner than at 12.9 ns. The minimum delay from Chip Select to Data Out of a memory chip is 3.0 ns. Thus the Data Out could change no sooner than at 15.9 ns, which agrees with the timing requirement shown in *Figure 5-2*. Thus the opportunity exists to reduce the read cycle time by 3.8 ns by offsetting the Latch Enable with respect to the Address Clock. Similarly, in the write mode the Write Enable pulse can begin (go LOW) at 6.4 ns and end at 10.6 ns, which would make the Write Enable coincide with the revised Address Clock. These modifications would naturally have an effect on the timing requirements of the Data In signals and on the sampling window at the latch outputs.

INTERFACE

In most bipolar-memory applications, the devices are combined with other TTL or ECL logic elements into a subsystem such as a CPU buffer controller or other function. The memory device interface is at standard logic levels, and the additional hardware required is usually limited to pull up resistors at the outputs of most TTL memories, and load resistors or termination resistors for the ECL memories.

In some cases, the application may require location of the memory several feet or more away from the other functions in the subsystem. The general subject of data transmission and the effects of cable length and bandwidth on maximum data rates is discussed in the Fairchild Interface Handbook, which also discusses interface elements for TTL. Line drivers and receivers for ECL are discussed in the Fairchild ECL Handbook and subsequent data sheets.

MICRO-CONTROL STORAGE USING READ/WRITE MEMORY

Early in semiconductor memory development, a significant amount of attention was devoted to Read-only memories for micro-control storage. In many cases, difficulties were encountered in developing firmware for new machines. These difficulties involved turnaround time of weeks and months in making firmware changes, with costs ranging from tens to thousands of dollars per change. One solution to these problems is to use RAMs for micro-control storage. Firmware may then be changed almost instantaneously, thus greatly accelerating the development program and eliminating cost and downtime for pattern changes. If desired, conversion from RAM to ROM can be made at the preproduction phase. Availability of 1024-bit bipolar RAMs such as the 93415 and 10415 has prompted designers to consider this approach.

BUFFER MEMORIES

Buffer memories are small to medium memories inserted between I/O interfaces and CPU, between main memory and CPU, or at other locations where fast intermediate storage is required. The availability of 256 and 1024-bit RAM devices has resulted in many bipolar buffer memory designs.

MAIN MEMORIES

Main memories vary from 4K to 16K bits in minicomputers up to 256K or more words in large mainframes. Before the availability of bipolar 1024 RAMs, system designers were limited to low-cost core with 1 to 2 μ s access, expensive core with 400 ns to 1 μ s, or MOS with > 200 ns access. Some n-channel MOS products offer faster access time. Present bipolar RAM technology allows implementing large main memories with 50 to 80 ns worst case maximum access times for the subsystem. A Read-Modify-Write cycle of less than 100 ns is possible.

Typical Applications

Word Expansion


The 93410 may be used in memories requiring expansion of both the number of words and number of bits. A 512 x 2 array and the necessary signal interconnects for accomplishing expansion is shown in *Figure 5-3*. The number of words may be expanded to 4096 by using only one 9321 dual 1-of-4 decoder.

256-Word by 8-Bit Buffer Memory System


A 256-word by 8-bit buffer memory based on the 93410 is shown in *Figure 5-4*. Input and output data latches and a modulo 256 address counter may be implemented with MSI devices such as the 9308 quad latch and 9316 binary counter.

Last In/First Out (LIFO) Push-Down Stack Memory


A Last In/First Out (LIFO) push-down stack memory, 254 words deep by 4-bits wide, is shown in *Figure 5-5*. This synchronous memory system accepts data on four parallel inputs ($I_0 - I_3$) and, controlled by two independent inputs (Read and Write), presents the "youngest" word that has not yet been read on the four outputs ($Q_0 - Q_3$). It also provides status information on four outputs: Full, Almost Full, Empty, Almost Empty.



5



Α3 A_6 A2 A0 Α1 A₄ A₅ Α7 0 0 0 0 0 0 1 1 Write 0 1 0 0 0 0 0 0 Vcc 0 0 0 0 0 0 0 Almost Empty 1 0 Empty 0 0 0 0 0 0 0 ~~~ ~~~ 0 0 0 0 0 0 1 Full 1 500 11 CP (also to all 93H72s and 9024) 0 0 0 0 0 0 1 Almost Full 0 Read 0 0 0 0 0 1 1 1 1₀ 12 ЪŔ INPUTS 0 0 0 0 0 0 1 1 Ŧ E lOa 11a lOb 11b lOc 11c lod 11d 9322 QUAD 2-INPUT MULTIPLEXER A0 •••• A7 Za z_b z_c Za ſ C W·R DIN Do DOUT NIC D1 E P0 P1 P2 P3 DOUT 4 Ť C 93H72 Q3 ---- REGISTER 93410s D₂ DIN MR 00 01 02 03 out 0 0: - a - 02 W • R 7409 -03 we E PO P1 P2 P3 RO B1 R2 R3 93H72 03 0- REGISTER រា Ŧ A0 A1 A2 A3 A4 A5 A6 A7 A7 MR 00 01 02 03 TITI 3 4 7402 3 9003 1 4 7402 READ Ð SD W • R (delayed) M 12 9024 CP DUAL JR FLIP FLOF 1 3 9003 1 4 9014 W • R (delayed) CD 1 3 9003 Ŵ Ð E Iga Ita 106 Ita Ioc Itc Iod Itd WRITE 9322 QUAD 2 INPUT MULTIPLEXER þΓ ΠΠ ппп z. Z_b Z_c Z_d E P0 P1 P2 P3 9014 E P0 P1 P2 P3 EMPTY 93H72 03 93H72 C ALMOST EMPTY MR 00 01 02 03 MR 00 01 02 03 ALMOST FULL 9014 пцц FULL 1 2 9024 9024 Ш Ŷ 1 1 MR CONTROL OUTPUTS លខំព័ល EMPTY DO NOT READ ALMOST EMPTY ONE MORE TO READ ALMOST FUL. ONE MORE TO WRITE FULL DO NOT WRITE 1/4 9014 MEMORY ADDRESS



5-15

S

Operation is synchronous and edge-triggered on Data as well as Control inputs. It depends on the state of the $I_0 - I_3$, Read and Write inputs, and a setup time (≈ 30 ns) before the rising edge of the clock that should not exceed 15 MHz at 50% duty cycle.

There are four different modes of operation:

W • \overline{R} = Write – I is shifted into Q, the old information in Q is shifted into R, the address counter is incremented, and on the next clock Low period, the content of R is written into the new memory location.

 $\overline{W} \bullet R = Read - Data in the wired-OR D is shifted into Q, the information in R is maintained, the address counter is decremented. If the previous clock cycle had executed a Write instruction, then D is controlled by the register R. If the previous clock cycle had been one of the other three modes, then D is controlled by the memory.$

W • R = Read and Write Simultaneously – Input data is shifted into Q; register R and address counter are maintained.

 $\overline{W} \bullet \overline{R} = Do Nothing - No change.$

The control outputs allow normal computer "handshaking", and also supply a warning signal one operation in advance.

The synchronous up/down address counter is built as a shift register counter. This is both faster and more economical than using 9366 binary counters. The non-binary count sequence is no drawback in this application, and the sacrifice of two of the 256 states is insignificant.

Bipolar RAM Design Example

The best way to illustrate the ease of design and other advantages of bipolar static RAMs is to give a design example. It is assumed that the designer needs a modular rack-mounted system to cover a broad range of applications. Since all parts of the system-components, architecture, packaging, modularity, testing, etc.,—are closely interrelated, they have equal importance and must all be considered. Consequently, for this design, the packaging for example assumes the same importance as the circuit considerations. No part of the design should be treated separately.

Memory Modularity Basic Memory Cards: (*Figure 5-6*)

One with 8K words and 8 or 9 bits, *i.e.*, one design with last row not inserted, for 8 bits.

One with 4K words and 8 or 9 bits, *i.e.*, one 8K design may be used with 93L415s for 4K words not inserted and for 8 bits, one row is not inserted.

Basic Memory Module: (Figure 5-7)

One memory card (basic) One address drive card One base Power Card cage (rack mount) Expanded Memory Module: (Figure 5-7)


Modular from one to eight memory cards One address drive card One base Power Cables Card cage (rack mount)

WORDS/BYTES	WORDS/BITS	CARDS/MODULE	WORDS/BYTES	WORDS/BITS	NO MODULES
4K x 8/9	4K x 8/9	1/2	64K x 8/9	8K x 16/72	1
	4K x 16/18	1	128K x 8/9	16K x 16/72	2
8K x 8/9	8K x 8/9	1	192K x 8/9	24K x 16/72	3
16K x 8/9	8K x 16/18	2	256K x 8/9	32K x 16/72	4
24K x 8/9	8K x 24/27	3	320K x 8/9	40K x 16/72	5
32K x 8/9	8K x 32/36	4	384K x 8/9	48K x 16/72	6
40K x 8/9	8K x 40/45	5	448K x 8/9	56K x 16/72	7
48K x 8/9	8K x 48/54	6	512K x 8/9	64K x 16/72	8
56K x 8/9	8K x 56/63	7			
64K x 8/9	8K x 64/72	8			

Memory Size Range Using Multiple

Cards in One Module

Memory Size Range Using Multiple Modules



Packaging System

Memory and Address Boards: Two-sided printed circuit boards with plated holes.

Base: A two-sided printed circuit board.

Memory Board Connectors: Conventional pc board connectors which permit wire wrap on the back side. All memory address and control interconnections are directly on the base.

Byte-oriented systems: All wiring on the base; no wire wrap needed.

Word-oriented systems: The address and control lines remain on the base. The data input and data output cables to the computer are brought directly to the pins on the respective memory cards.

Power Distribution: Power conducted along the base and distributed to pins on each pc card. Power distribution bars for ground and the one voltage, +5 V, augment the copper on the base pc board.

Cooling: Forced air cooling, 400 or more feet per minute flowing between the cards. Stacks of memories up to four deep require about 500 feet per minute.

Card Cage: Available standard catalog-item card guides.

The Basic Memory Card

Figure 5-6 shows the layout of the components on the basic memory card. The contact pins are located on the left. The resistors terminating the input data cables from the computer are in the first component column. Next is a column of ICs with the following functions.

ITEM	NO. PACKAGES	SIGNALS	FIGURE	FUNCTION
9SO4	2	A <u>o</u>	5-8 5-10	Drive In
93S157	1	DOUT1 - DOUT3	5-12	Output Latches
9SO4	1	Data Strobe D _{IN1} [—] D _{IN3}	5-12 5-11	Drive In
9S05	1	DOUT1 - DOUT3	5-12	Drive Out
93S157	1	DOUT4 - DOUT6	5-12	Output Latches
9S04	1	D _{IN4} - D _{IN9}	5-11	Drive In
9S05	1	DOUT4 - DOUT9	5-12	Drive Out
93S157	1	DOUT7 - DOUT9	5-12	Output Latches

IC Column 1

ROW	ITEM	SIGNAL COL. 2	SIGNAL COL. 3	FIGURE
Тор	9504	WE	A1)	
		AO	A3	5-8
		A ₂	A ₅ }	5-10
		A ₄	A7	5-13
		A ₆	А ₉ Ј	
	·····	A ₈		
Bit 1	93L415	0–1K	1K-2K	5-13
Bit 2	93L415	0–1K	1K-2K	
Bit 3	93L415	0–1K	1K-2K	
Bit 4	93L415	0-1K	1K-2K	
Bit 5	93L415	0–1K	1K-2K	
Bit 6	93L415	0–1K	1K-2K	
Bit 7	93L415	0–1K	1K-2K	
Bit 8	93L415	0-1K	1K-2K	
Bit 9	93L415	0-1K	1K-2K	

The memory columns are organized in pairs. The 9S04 inverters are used at the top to give fan-out drive to each pair of columns. The schematic of this drive/fan-out is illustrated in *Figures 5-8* and *5-10*. Since there are six inverters per package and eleven lines to be driven, *i.e.*, A₀ through A₉ plus WE, two 9S04 hex inverter packages are sufficient. The input characteristics of the 93L415 1024-bit RAM are such that two columns represent only 4.1 unit loads for the 18 inputs. The four inverters represent 5 unit loads to the driver.

The same arrangement is used to provide four column pairs. The additional pairs implement memory words as follows:


Pair #2: 2K-3K and 3K-4K Pair #3: 4K-5K and 5K-6K Pair #4: 6K-7K and 7K-8K


A 93S138 1-of-8 decoder, located under column 4 of the array, performs the address selection to choose the column representing 1K of the possible 8K words of memory. As illustrated in *Figure 5-9*, the decoder drives each column separately to control chip selection. Addresses A₁₀, A₁₁, and A₁₂ as well as E₁, *i.e.*, memory select, are the inputs controlling the decoder.

When arranged this way, all lines on the memory board are short enough so that terminating resistors and controlled impedance lines are unnecessary. The longest line running from the address drive to the last column is approximately eight inches. The vertical lines driving the array start at row 1, split into a "U" shape and drive two columns with branches about five inches long. The 1-of-8 decoder drive lines vary from five to eight inches long. TTL and ECL systems operate satisfactorily in this type of packaging environment.


Memory Module Packaging

Figure 5-7 shows one possible layout for a memory module. The base on the left is used to connect the address card with one to eight memory cards. For byte-oriented systems, the cables to other equipment are connected to the base at one end. The cable termination and fan-out drive circuits are contained on the address and drive board. For word-oriented systems, the address and control lines are routed to one end of the base and through the address board to drive the memory cards. However, due to the large number of cables involved, the data input and data output lines should be attached, *i.e.*, wire wrap or other means, directly to the data input and output pins of each memory card. The cards are designed so that termination for data input is on the memory board (*Figure 5-11*) and sufficient drive is provided on the output (*Figure 5-12*). A pair of resistors to $+V_{CC}$ and ground should be used to terminate the data output lines within the receiving equipment.





5



For tightly packaged systems where the other logic is adjacent to the memory, omit the address card and include the required signal drive and inverters as part of the computer. The memory card design provides great flexibility for integration into other systems. Normal TTL circuit rules apply.

Address Board

The address board is a very simple two-layer pc board. It receives the address and control signals from the equipment attached to the memory and provides the necessary fan-out drive. The inversion function is also performed if required. There are few components and pin connections on the address board. In tightly coupled systems, it may be omitted and the required circuits can be part of the other equipment. In this case, it may be necessary to provide circuits that can drive 10 unit loads plus a terminating resistor mounted on the base opposite the input cable end. When using an address board, the longest output line is less than nine inches so no terminating resistors are needed within the memory for a TTL design.

Memory Board Circuits and Layouts

Figures 5-8 through *5-12* are combination circuit and pseudo-physical routing schematics. *Figure 5-8* through *5-10* illustrate (on the upper left side) the circuits that can be either on an address board or in attached equipment. The base lines for plugging in the eight memory boards are illustrated across the top. An example memory board circuit/routing schematic is shown in each figure along with the relationships of bits and words in the rows and columns. Refer to *Figure 5-6* for the memory board layout. The ICs include Schottky TTL types 9S04, 9S05, 93S138, 93S157, and the TTL 1K RAM 93L415. The faster higher powered 93415 or 93415A can be substituted without any electrical design or layout changes. The power supply must be increased and more cooling provided; also memory timing pulses must be adjusted to take advantage of these faster parts.

Figure 5-11 illustrates the data input system. If the cables for word-oriented systems come directly to the memory card, the 100Ω terminating resistors are used. In byte-oriented systems, these resistors are omitted. The drive circuits for byte-oriented systems may be located either on the address drive board or in the attached equipment. If sufficient fan-out drive is supplied from the equipment and long cables are used, a terminating resistor is placed at the far end of the base.

The data output system is shown in *Figure 5-12*. The 93L415 outputs for each bit are connected together and run to the I_{1x} pin of a 93S157 multiplexer. The multiplexer is connected to provide a pass through latch as shown in *Figure 5-13* to permit rapid data access, long data hold time, and to minimize strobe skew. 9S05 drivers with open collectors are provided for output drive so the various bits in a byte-oriented memory can be OR-tied together. A resistor network as illustrated in *Figure 5-12* is placed at the receiving end of the output data cables.

Some Interconnection Hints

The dual-in-line package is designed with space to run one pc board conductor between pins. Two-layer printed circuit boards provide for running horizontal connections on the back and vertical connections on the front. This and the regularity of connections in a memory array allow very tight packaging. IC spacing on the memory board can be on a pitch of one inch horizontally and one-half inch vertically, which is a common industry practice.

Interconnections are made using straightforward simple wire routings on two-layer boards. *Figure 5-14* presents part of the actual layout showing three columns of the array. The connections to the 9S04 address drive are at the top. Ground and $+V_{CC}$ trees are also illustrated; note that one ground and one $+V_{CC}$ line go between each column. It is important that the designer run one line horizontally across the board and attach it through plated holes to $+V_{CC}$ at every other package row. This forms a screen or mesh for power distribution. A similar arrangement should be used for ground.

The vertical lines are routed to pin rows of the DIPs. This provides address, Read/Write and chip selection on the front side of the pc board. The data input and output lines are on the back side along with the V_{CC} and ground cross connections. Appropriate capacitors should be placed between V_{CC} and ground for about every four packages. Normal TTL design rules apply.

Performance Characteristics

The chart below and *Figure 5-15* summarize the performance that can be expected from a system using Schottky TTL parts and 90-ns 93L415 1K RAMs. The power dissipation is calculated for worst-case conditions for the Schottky parts and for typical dissipation on the memory parts. This is reasonable, since so many memory parts are used, the averages apply. The timing calculations are made using 2 ns/foot delays for signals on conductors and worst-case Schottky values. The Read and Write cycle times for the 93L415 are assumed to be 90 ns for the example calculations; however the user may specify shorter access times at added cost. To adjust the times shown, a designer may add the nanosecond differences for maximum RAM times or subtract the differences if he uses faster parts. Pipelining effect through the memory system logic is not included; if it is, the cycle times can be reduced a few nanoseconds.





Fig.	5-14.	Memory	Column	Interconnection	System
------	-------	--------	--------	-----------------	--------

	SINGLE	l .	1
	8K x 9	MODULE	SYSTEM
ITEM	CARD	8 CARDS	*8 MODULES
Size: Words/Bits	8K/9	8K/72 or	64K/72 or
		64K/9	512K/9
Total Bits	73,728	589,824	4,718,592
Read Access	120 ns typ	125 ns typ	135 ns typ
Data Window	80 ns typ	80 ns typ	80 ns typ
Read Cycle	120 ns typ	125 ns typ	135 ns typ
Write Cycle	120 ns typ	125 ns typ	135 ns typ
Inputs & Outputs	ΠL	ΠL	ΠL
Supply Voltage			l
(one)	+5.0 V	+5.0 V	+5.0 V
Supply Current	3.11 A	24.9 A	199 A
Power	15.6 W	125 W	998 W
Inlet Air	0°C to 55°C	0°C to 55°C	0°C to 55°C
Cooling Air	400 fpm	400 fpm	500 fpm

*Two rows of four modules.

Table 5-2.

Memory Performance Summary Using 93L415 RAMs and Schottky TTL Parts



Minor adjustments in timing may have to be made to accommodate a specific design. Layout dimensions and the minimum and maximum times established for all components will affect the system delays. The time values used in this example take line-length delays and circuit skews into account with appropriate allowance for margins.


CONCLUSION

Smaller die size, increased yields and economical packaging have reduced bipolar 1K RAM costs to the point where bipolar memories have become attractive for some applications reserved, in the past, for slower, lower cost MOS memories. Instead of emphasizing the cost per bit, the designer should look at the total memory system cost and inherent device characteristics when choosing a RAM for a specific application. The chief advantages of bipolar RAMs are outlined below.

- Simple design, construction, testing and field maintenance features of static bipolar TTL memories mean lower total system-lifetime hardware costs.
- Fast static memories greatly ease system interrupt and software storage and access problems as well as enhance system throughput, thus providing system lifetime savings.

REFERENCE

Rice, R., Green, F. and Sander, W., "Design Considerations Leading to the ILLIAC IV Process Element Memory," IEEE Solid-State Circuits Journal, October 1970.







CHAPTER 6


- Applications
- 4-Bit Comparator
- Hamming Code Generator/Checker/Corrector
- Encoder/Decoder
- 8-Bit Binary to 3-Digit Decimal Display Decoder
- Programmed Logic Controller
- Address and Word Expansion
- PROM Programming
- Power Switching
- PROM Marking
- References
- 93454/93464 Data Card Format
- Customer Coding Form
- 93454/93464 Address Scheme
- 1K/2K/4K-Bit TTL ROM and PROM Customer Coding Form
- 4K/8K-Bit TTL ROM and PROM Customer Coding Form

Chapter 6 READ ONLY MEMORIES

A Read-Only Memory is a random access memory in which the stored information is fixed and non-volatile. By convention, a semiconductor ROM is a circuit whose stored information is fixed by a masking operation during wafer processing, whereas a PROM is one whose contents are uniquely determined after processing and packaging. A ROM is best suited for systems produced in large volume, where the tooling charge for a unique mask is relatively small on a per-unit basis and is often counterbalanced by the economies of batch processing. PROMs are the best choice in low volume production, in systems having a limited useful life, in short procurement cycle situations and for applications wherein some degree of system tailoring is required for each installation. For developmental and prototype work, wherein design changes are normal occurrences and short turn-around times are essential, PROMs are an obvious choice.


Bipolar ROMs and PROMs offer access times in the 25–50 ns range for TTL and 15–20 ns for ECL, which represent an order of magnitude improvement over equivalent MOS circuits. Historically, MOS ROMs and PROMs have offered greater bit densities than have bipolar circuits. More recently, however, technological advances have placed bipolar densities between those of PMOS and silicon gate NMOS; continuing development promises to narrow the gap even further.

Certain types of MOS PROMs (EPROMs) can be completely erased and reprogrammed but bipolar PROMs cannot. Fairchild bipolar PROMs are manufactured with all bits in the HIGH state. As indicated in *Figure 6-1*, changing a bit from HIGH to LOW consists of steering an applied current from the pertinent output back to the intersection of the word and bit lines for the addressed cell. The current causes the fuse to open, and thus a bit that has been changed to the LOW state cannot be changed back to the HIGH state. Fairchild bipolar PROMs use nichrome fuses, since this material has a long history of usage in microelectronics¹⁻⁴ and a great deal of experience has been gained. The fuse has a notch in the middle to concentrate the energy and assure a wide, clean break.



6

Fairchild offers a broad range of ROMs and PROMs, as indicated in the Selection Guide. Logic diagrams for the bipolar circuits are shown in *Figure 6-2*. Each basic TTL type is available with open-collector outputs or with 3-state outputs. ECL outputs are open emitter. Worst-case specifications for each device type, as listed in the individual data sheets, are guaranteed over the applicable temperature and supply voltage range.






Fig. 6-2b PROM AND ROM Logic Symbols

6-5

6

On older data sheets, ROM and PROM outputs were called O_n and were drawn with bubbles to show that the open-collector output pulls LOW and to indicate that an unprogrammed output is HIGH. Since the bars and bubbles are not normally used to convey such a meaning, this publication and all future data sheets describe the outputs as active HIGH, call them O_n and, therefore, show no bubbles. When the terms "O" and "1" are used in coding or describing ROMs and PROMs, positive-true logic is assumed, *i.e.*, a "O" is a LOW and a "1" is a HIGH signal.

APPLICATIONS

ROMs and PROMs are widely used in computers of all sizes. They are finding increased usage in other areas such as peripheral controllers, terminals, instruments and digital controls of all kinds. Specific applications include data and instruction storage in computers, microprogrammed system control storage, look-up and decision tables, and address and priority mapping. Other applications include character/vector generation, encoding/decoding and sequential controllers.

ROMs and PROMs are also finding increased usage as replacements for combinatorial logic, wherein they can replace from two to twenty packages⁵. In this type of service a ROM or PROM is treated as a truth table. For example, a 4K PROM organized as 512 x 8 bits implements the truth table for eight functions of nine variables. As a matter of convenience, the application examples that follow use the PROM part numbers.


4-BIT COMPARATOR

The 93417/93427 1K (256 x 4-bit) memory can readily be used as a 4-bit comparator (*Figure 6-3*). In this example, four of eight address lines are assigned to each of the input variables. Unlike conventional MSI comparators with outputs limited to A=B, A<B, A>B, the four PROM outputs can be programmed for a wide variety of functions. Some of the possible functions are:

1. A + B: = n, > n, < n	5. A ÷ B: = n, > n, < n
2. A − B: = n, > n, < n	6. B ÷ A: = n, > n, < n
3. B − A: = n, > n, < n	7. n < A < m
4. A x B: = n, > n, < n	8. $n < B < m$

where n and m can be any number or set of numbers and can be assigned different values for each output.

If a 2K (512 x 4-bit) memory (93436/93446) is used, the function can be programmed for two different values or sets of n and m. The desired value or set can then be selected by the Ag input.



HAMMING CODE GENERATOR/CHECKER/CORRECTOR

A PROM can also be efficiently used as a Hamming code generator/checker/corrector. By adding three additional check bits to a 4-bit code, it is possible to detect and correct a single error. A 1K (256 x 4-bit) PROM can be used to generate the three additional bits and to check and correct the 7-bit code (see *Figure 6-4*).

ENCODER/DECODER

A 512 x 8-bit PROM (93438/93448) is used as an encoder/decoder in another simple application illustrated in *Figure 6-5*. Since the ninth address (Ag) is the Decoder/Encoder Select, both functions can be implemented in a single package. Specific applications include emulation, mapping and code conversion.






Fig. 6-4. Hamming Code Generator and Checker/Corrector



6

8-BIT BINARY TO 3-DIGIT DECIMAL DISPLAY DECODER

The popular 8-bit microprocessor has created a demand for 8-bit binary-to-decimal display converters, since a 3-digit number is not only easier to read, interpret, and remember than an 8-bit binary word, but also requires less panel space for read-out. ROMs and PROMs are particularly well suited for such code conversion, but a brute-force textbook design would require a 256 x 10 ROM plus three 7-segment de-coder/drivers. The circuit in *Figure 6-6* achieves the same result with only a 256 x 4 PROM, three 7-segment decoder/drivers with input latches (9374) and two gate packages.






The total number of required PROM bits is reduced by excluding the least significant bit from the code conversion (LSB_{in} \equiv LSB_{out}) and by generating the three possible values of 'hundreds' information (0, 1, 2), according to the small truth table, by combining the 17 input with one PROM output. This reduces the PROM requirement to 128 x (3+4+1) bits. Since a PROM of this size is not commercially available, a 256 x 4 PROM can be used in a time multiplexed arrangement with the latches at the decoder inputs for demultiplexing the PROM output information.


PROGRAMMED LOGIC CONTROLLER

This easy-to-understand TTL/MSI oriented design for a small dedicated controller is applicable where a minicomputer would be too expensive and a microcomputer would be too slow, too cumbersome to program or too complicated to understand. This concept uses one or two dozen inexpensive TTL/MSI circuits plus one or two PROMs and can implement practically any control function with up to 16 inputs and up to 50 outputs.

A simple open loop controller, as found in every washing machine, is a good beginning. Here a synchronous motor drives a reduction gear, which in turn drives a drum with programming pins or cams that activate the output switches (*Figure 6-7*). The electronic equivalent of this pin-drum controller is shown in *Figure 6-8* where an oscillator (motor) drives a ÷ 256 counter (gearbox) addressing a PROM (drum) with eight outputs. If the objective were to generate eight arbitrarily changing, completely random outputs, the design would stop here. Fortunately the real world does not usually require outputs that change in a completely random fashion. Rather, the requirement is to be able to activate and hold certain outputs (solenoids, valves, lights, etc.) starting at a certain position in the program, and deactivate them later at a different position. For this purpose the PROM represents an overdesign. It is simple to reduce the number of PROM outputs and/or increase the number of system outputs by using additional inexpensive MSI components.



6



The PROM outputs can be interpreted as addresses and instructions. As shown in the example of *Figure* 6-8, the first four outputs are an address activating, through a 9311 1-of-16 decoder, any one of up to 16 MSI circuits. The remaining four PROM outputs are used as instructions to the selected MSI circuit. Address 15 activates the first 4-bit register, changing its four outputs to the associated 4-bit instruction code coming out of the PROM. Address 14 selects another 4-bit register while address 13 selects a 9334 8-bit addressable latch. The 4-bit instruction determines which output is to be changed and to what level it is to be changed. For an insignificant increase in cost, the number of outputs has been increased from eight to over 64, with the constraint that only one group can be changed simultaneously.

This is still a very unsophisticated open-loop controller. It can be improved by adding a controlled speed reduction, consisting of a presettable counter (*Figure 6-9*). One instruction can change the instruction rate to any one of 16 values, maintaining it there until it is changed again. The real power of this design is shown, however, when a conditional feedback, or - in programming terms - a conditional jump capability is included (*Figure 6-10*). One of the 16 addresses is used to interrogate the status of eight input lines, and the associated instruction defines which input is to be interrogated and which level is the desired one. The subsequent PROM output is then not interpreted as an address/instruction pair, but rather as a program jump address. If the input under test has the expected level (HIGH or LOW), this jump address is loaded into the program counter and the program continues from this new address. If the input under test does not have the expected level, the jump address is ignored and the program continues without a jump.


Obviously this design can be made even more sophisticated by adding arithmetic capabilities, data memory, address stacks, etc., but carrying this too far would defeat the basic advantage of this design, its simplicity and economy. The advantage of this approach over conventional logic implementation lies in the flexibility that it gives to the circuit designer.

The design of a small control system usually starts with a clear knowledge of the number of outputs and inputs required and their electrical characteristics. But, the exact definition of how the control inputs affect the outputs (under all normal and abnormal circumstances) takes most of the time and leads to most of the usual errors. The classical logic design can only start when the system design is finished, and will require extensive changes if the system design is changed due to mistakes or new requirements.

The programmed controller, however, can be designed, constructed and tested as soon as the required inputs and outputs are defined, essentially simultaneous with the detailed systems design. System design, programming, and circuit design can be done in parallel, significantly reducing turn-around time. System changes can be implemented by changing the PROM, and can be tested and verified in hours instead of weeks.


ADDRESS AND WORD EXPANSION


Many PROM applications require expansion of the word length or the number of words. *Figure 6-11* shows the interconnection of two 256 x 4-bit memories to develop a 256 x 8-bit array. Address expansion is shown in *Figure 6-12*, which illustrates the use of two 256 x 4-bit memories to form a 512 x 4-bit array. A 512 x 6-bit array utilizing three 256 x 4-bit devices is shown in *Figure 6-13*. As a final example of the expansion versatility of PROMs, *Figure 6-14* shows how sixteen 512 x 4-bit memories are interconnected to form a 2048 x 16-bit array.



9024 9024 CP DUAL FLIP FLOP OSCILLATOR -08 ρ c Ş CET E TEST ET 9316 ET 4:BIT TC BINARY COUNTER MR Q0 Q1 Q2 Q3 00 8 8 2 ۰ŀ 01 02 03 ₽ 2 P1 P2 2 22 s0^E 10 11 12 13 14 15 16 17 ۶ ۳ . <u>0</u> ᆘ 9312 8 INPUT MULTIPLEXER St A1 Ε Α0 A₂ Α3 SD 9024 FLIP FLOP 256 × 8 PROM (ONE 93438 OR TWO 93427) S2 2 7 9311 1 OF 16 DECODER 00 01 02 03 04 05 06 07 08 09 01 00 11 01 20 13 01 40 15 174 9322 CP, CEP 1 P BINARY COUNTER MR Q0 Q1 Q2 Q3 ᆘ P 04 05 06 07 2 ീ . g 8 2 ETC ę P2 ₿ 9 Ľ 2 -11 Α0 Α1 Α2 Α3 D A0 A1 A2 PE PO P1 P2 P3 PE P0 P1 P2 P3 ε F 9300 CP 4 BIT UNIVERSAL Q3 O-SHIFT REGISTER 9300 9334 8-BIT ADDRESSABLE LATCH 9311 1 OF 16 DECODER CP 4 BIT UNIVERSAL Q3 00 01 02 03 04 05 06 07 08 09 010 0110 12 013 014 015 CL 00 01 02 03 04 05 06 07 MR Q0 Q1 Q2 Q3 MR Q0 Q1 Q2 Q3 OUTPUTS







PROM PROGRAMMING

Fairchild Isoplanar Schottky TTL PROMs are manufactured with all bits in the HIGH state. Any bit can be programmed LOW by following the procedure below and referring to the specifications in *Table 6-1*. When a programming pulse is applied to a bit (output), current is driven into the circuit as shown in *Figure 6-1*. Due to careful device design, almost all of the energy is delivered to the fuse consisting of a notched nichrome link. Minimal losses to leakage paths and intermediate circuits permit the link to open rapidly with a low-energy programming pulse. This in turn enhances reliability. These nichrome fuses actually program on the rise time of the programming pulse which permits reduction in programming pulse width for high-speed low-energy programming.

Programming Procedure (refer to Table 6-1)

- 1. Apply the proper power, $V_{CC} = 5.0$ V, and ground.
- 2. Select the word to be programmed by applying the appropriate levels to the Address pins.
- 3. Select the chip for programming by deselecting it; apply logic "1" (input HIGH) to the active LOW Chip Select input(s) or logic "0" (LOW) to the active HIGH input(s) if present. All PROMs have active LOW CS inputs; only the 93438/93448 have active HIGH CS inputs as well.
- 4. Apply a 21 V programming pulse to the output associated with the bit to be programmed. The other outputs may be left open or tied to any logic "1" (output HIGH), *i.e.*, 2.4 V to 4.0 V. Note that only one output at a time may be programmed.
- To verify a LOW in the bit just programmed, remove the programming pulse from the output, lower V_{CC} to 4.4 V, and sense the output after applying a logic LOW to the active LOW Chip Select(s) and a logic HIGH to any active HIGH Chip Select(s).
- 6. Repeat steps 1-5 as necessary for each bit that requires programming.

Although, for convenience, most programming is done by commercially available programmers, the circuit shown in *Figure 6-15* can be used to sequentially program all bits of a given word for up to an 8-output PROM. Selection of the bit patterns to be programmed is made by the bit switches while the address of the word to be selected is selected by the address switches. The contents of the PROM at the address, defined by the address switches, are displayed on the eight FLV117 LEDs until the program switch is depressed. If a bit is a logic HIGH or the chip is deselected, the associated LED is turned on with current supplied by the 390 Ω resistors. If the content of the PROM is a logic LOW and the PROM is enabled, the

PARAMETER	SYMBOL	MIN	RECOMMENDED VALUE	мах	UNITS	COMMENTS	
Address Input	∨ _{IH}	2.4	5.0	5.0	v	Do not leave inputs open	
	VIL	0	0	0.4	v		
Chip Select	$\overline{cs}_1, \overline{cs}_2$	2.4	5.0	5.0	v	Either or both	
	CS3,CS4	0	0	0.4	V.		
Programming Voltage Pulse	V _{OP}	20	21	21	v	Applied to output to be programmed	
Programming Pulse Width	tpw	0.05	0.18	50	ms		
Duty Cycle Programming Pulse			20	20	%	Maximum duty cycle to maintain T_{C} < 85°C	
Programming Pulse Rise Time	tr	0.5	1.0	3.0	μs		
Number of Required Pulses		1	4	8		1	
Power Supply Voltage	v _{cc}	4.75	5.0	5.25	v		
Case Temperature	t _c		25	85	°C	1	
Programming Pulse Current	IOP			100	mA	If pulse generator is used, set current limit to this max value.	
Low V _{CC} Read	Vcc		4.4	5.0	V	Programming Read Verify	

output is logic LOW turning the LEDs off. The 1N4002s isolate the LEDs from the 21 V programming pulse. One-half of a 9024 JK flip-flop is used as a switch debouncer while the other half is the "run" flip-flop. The 9601 is a 10 kHz oscillator. When the program is initiated by depressing the program switch, the first half of the 9024 (switch debouncer) is set and clocks the other half of the 9024 ("run" flip-flop) to the "run" state. This enables the pulse and bit counters to operate and enables the PROM for programming. The pulse counter is preset to 5 to provide the 20% duty factor and the bit counter is preset to 8. To avoid overlap problems between the programming pulse, the chip enable and the scan, the bit counter advances when the pulse counter goes from state 3 to state 4. The bit to be programmed is decoded by the 9301 and wired-OR with the bit switch. The OR gate is a high-voltage driver supplying the drive to the programming transistors. When the last bit has been programmed, the counter presets itself and resets the "run" flip-flop. The programming sequence is now complete for the selected word.

It is often convenient to program PROMs mounted on a circuit board in wired-OR configurations such as the one shown in *Figure 6-14*. The Fairchild devices are particularly convenient for board programming in that only the Chip Select and Output pins need to be accessed to program the part. *Figure 6-16* shows the circuit and procedure for board programming. The programmer is connected to the output bus as shown, while the Chip Selects are driven by a decoder with elevated voltage levels. Thus, all that is required for board programming is the ability to raise V_{CC}, V_{EE} and the Device Select inputs on the decoder 7.6 V above their normal operational levels. The standard 21 V programming pulse will now program bits in the PROM having an active LOW Chip Select input of approximately 7.8 V.

POWER SWITCHING

Power dissipation in a bipolar PROM can be reduced by applying power only when the PROM is selected or when the outputs are required to be valid. Some bipolar PROMs have been developed with on-chip power switching circuitry but they are much slower than standard PROMs. An external switching circuit, such as that shown in *Figure 6-17*, provides power switching with little loss in speed.

The switching circuit must be capable of switching the worst-case power supply current of the PROM, have very short switching delays and have a small collector-to-emitter voltage drop V_{CE}. This is important because the power supply voltage at the PROM is reduced by the amount of this voltage drop. A high-speed pnp saturated logic switch, *e.g.*, the 2N5455, and a 100 pF speed-up capacitor provide a switching delay of approximately 10 ns at the V_{CC} pin. Using this circuit, the effective access time, which is the delay between applying the power strobe to the V_{CC} pin and availability of valid data, is approximately 10% greater than the normal address access time t_{AA} .

Conditions during power switching, both on and off, must also be considered. *Figure 6-18* shows the power strobe, V_{CC} and HIGH and LOW output waveforms for an open-collector and a 3-state device. Note the glitch in the HIGH output of both parts during power-up and the exponential rise of the LOW output during power-down. Care should be taken in system design to ensure that transient conditions do not adversely affect other parts of the system.

It is also important to consider the effect of the collector-emitter voltage drop V_{CE} across the switching transistor on PROM performance. Fairchild Isoplanar PROMs are capable of operating over the full commercial range (0° to 75°C) with the standard 5 V \pm 5% power supply reduced by a V_{CE} of 300 mV. Military grade devices operate from 0° to 125°C with the standard 5 V \pm 10% power supply reduced by 300 mV. For operating to -55°C, screened parts or tightened power supply specs are recommended.

The steady state condition must also be considered. In a typical memory array, inputs and/or outputs of several devices are bussed together (see *Figure 6-13*). Therefore, PROMs that are to be used in power-switched arrays should be specified for input and output leakage under power-down conditions, since any leakage in the powered-down devices loads the powered device(s). The allowable leakage is a function of the number of devices bussed together and the drive requirements of the bus. Since manufacturers do not normally specify devices under power-down conditions, customer specifications should reflect the actual system requirements under power-down operation.






Fig. 6-15. PROM Programming Circuit





PROM MARKING

Since PROMs come marked with a device type for the unprogrammed part, it is usually necessary for the user to mark the parts after programming so that he can identify individual patterns. An ordinary pencil works well on the common white ceramic packages but any convenient marking method can be used as long as it is relatively permanent. Fairchild PROMs are marked with device type and date code on the lower 2/3 of the top surface. This leaves the upper 1/3 available for customer marking, which can be performed using a thermosetting ink such as Markem*. The ink can be applied with a stick stamp readily available for clean up. After marking, the packages should be baked for one hour at 150°C to fix the ink.

REFERENCES

- 1. Barnes, D.E., and Thomas, J.E., "Reliability Assessment of a Semiconductor Memory by Design Analysis," IEEE 12th Annual Proceedings on Reliability Physics, (1974).
- 2. Eisenberg, P.H., and Nalder, R., "Nichrome Resistors in Programmable Read Only Integrated Circuits," IEEE 12th Annual Proceedings on Reliability Physics, (1974).
- 3. Mo, R.S., and Gilbert, D.M., "Reliability of NiCr 'fusible link' used in PROMs," Journal of Electrochemical Society, Vol 120, No. 7 (1973), p. 1001.
- 4. Franklin, P., and Burgess, D., "Reliability Aspects of Nichrome Fusible Link PROMs," IEEE 12th Annual Proceedings on Reliability Physics, (1974).
- 5. "The New LSI," Electronics, (July 10, 1975).
- 6. Devaney, J.R., and Sheble III, A.M., "Plasma Etching and Other Problems," IEEE 12th Annual Proceedings on Reliability Physics, (1974).
- *Markem Corporation, 150 Congress Street, Keen, NH 03431. Stock numbers 8055521 for cerdip, 8058791 for solderseal (white) ceramic or 805933 for plastic.

93454/93464 DATA CARD FORMAT

The most efficient method of ordering the 93454/93464 is to punch the desired truth table on punched cards in the format described below. Fairchild will generate mask and test program data directly from these inputs. This eliminates the chance of error when transcribing inputs from a handwritten truth table.

Data should be provided on a deck of 173 standard 80 column cards containing the following information.

CARD NO. 1 - Customer Identification

Column Content

1-80 Customer Name, Drawing or Specification control number, date, "93454" or "93464", "XC" or "XM" (See Guaranteed Operating Ranges). This card is entered in free format.

CARD NO.2 - Fairchild SL Number and Low Count

Column Content

- 1–5 Punch the 5-digit Fairchild SL number. This SL number is supplied by the factory through your Fairchild sales representative.
- 7-10 Punch the 4-digit number which represents the total number of "L"s in the data pattern. (For verification of data).

CARDS NO. 3 through 173 - Truth Table Deck

Each card will contain instructions for the output levels for six input words.

Column Content

- 1–5 Punch the numerals representing the decimal address of the first word on that card. The words are entered sequentially (0 through 1023).
- 10-17 Punch the desired combination of "H"s and "L"s representing the output levels for outputs O_8 , O_7 , O_6 , O_5 , O_4 , O_3 , O_2 and O_1 (in that order), for the first word on the card. "H" signifies a HIGH voltage on the data line. "L" signifies a LOW voltage on the data line.
- 21-28 Punch the desired combination of "H"s and "L"s representing the output levels for the second word on the card.
- 32-39 Punch the desired combination of "H"s and "L"s representing the output levels for the third word on the card.
- 43-50 Punch the desired combination of "H"s and "L"s representing the output levels for the fourth word on the card:
- 54-61 Punch the desired combination of "H"s and "L"s representing the output levels for the fifth word on the card.
- 65-72 Punch the desired combination of "H"s and "L"s representing the output levels for the sixth word on the card.

Example:

	FIRST CARD	COMPAI	NY ABC SO	CN123456	9-9-80 934	54DC		an a
	SECOND CARD	50196 4		OW COUNT			2	
	THIRD CARD	00000			WORD 2	WORD 3	WORD 4	
TRUTH	FOURTH CARD	00006	HLHHLLLL	LHHHHLLL	HLHHLLLH	LHHHLLLL	HLHHLLLH	HLLHLLLL
ABLE	FIFTH CARD	00012 0 ₈ 0 ₁						
	LAST CARD	01020	шш	LLHHHHLH	LLLLLL	uuuu		

CUSTOMER CODING FORM

The customer can also specify the desired ROM code by using the 4K/8K-Bit TTL ROM and PROM Customer Coding Form (available from Fairchild) printed in the format below.

WORD			REMARKS						
NO.	08	07	06	0 ₅	04	03	02	01	REWIARKS
0	L	L	L	н	н	L	н	L	
1	L	L	н	L	L	L	L	L	-
2	н	H	н	н	н	н	н	H	
	¥	•	¥	¥	•	V	V	•	
1022	L	Ĺ	L	L	L	L	L	L	
1023	L	L	L	L	L	L	L	L	


93454/93464 ADDRESS SCHEME

The 1024 decimal addresses are defined by their binary equivalent with $A_9 = MSB$ and $A_0 = LSB$ as shown below.

		BINARY ADDRESS INPUTS									
DECIMAL ADDRESS	A ₉	A ₈	A ₇	А ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	
0	L	L	L	L	L	L	L	L	L	L	
1	L	L	L	L	L	, L	L	L	L	Н	
2	L	L	L	L	L	L	L	. <u>.</u> L	н	Ļ	
3	L	L	L	Ļ	L	L	L	L	н	н	
↓	↓	↓	¥ .	¥	↓	↓	↓	↓	¥	¥	
1023	н	н	н	н	н	н	н	н	н	н	

"H" signifies a HIGH voltage applied to the address inputs. "L" signifies a LOW voltage applied to the address inputs.

1K/2K/4K-BIT TTL ROM AND PROM CUSTOMER CODING FORM



	ROM/PROM TABLE										
SIZE	ROM	PROM	ORGANIZATION	PINS	OUTPUTS	ΤΑΑ ΤΥΡ	TECHNOLOGY				
1K	93457 93467	93417 93427	256 x 4	16	OC 3-S	25 ns	Schottky Isoplanar				
2К	93431 93441	93436 93446	512 x 4	16	OC 3-S	30 ns	Schottky Isoplanar				
4K		93452 93453	1024 x 4	18	OC 3-S	35 ns	Schottky Isoplanar				

TRUTH TABLE FOR ROMs – 4-BIT WORDS

CUSTOMER	
	CUSTOMER DWG. NO.
FUNCTION	SL NO
Customer's Authorizing Signature	Date
Qualified Fairchild Representative	Date

LEAST SIGNIFICANT BIT										
ADDRESS	Α9	A8	A7	A6	A5	Α4	A3	A ₂	A1	A ₀
PIN NO.										

$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
OUTPUTS 0	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $
OUTPUTS 55	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $
OUTPUTS 55 5 5 4 4 3	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
OUTPUTS 55 5 5 5 4 4 3 2 1 0	
OUTPUTS 55 55 55 55 55 55	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
0 0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
1 5 5 5 6 6 6 7 6 6 7 6 7 6 7	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Corputs Corputs	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
DOUTPUTS OUTPUTS 5 5 4 3 2 1 0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
55 55 55 55 6 5 4 33	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
OUTPUTS 51 0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
OUTPUTS 0	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
OUTPUTS 0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
COTPUTS OUTPUTS 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	16 18 19 20 21 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 39 40 41 41 44 45 46
OUTPUTS 0	16 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 41 42 44 44 45 48
OUTPUTS 0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
OUTPUTS 0	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
OUTPUTS 04 0 04 03 02 0 04 03 04 03 02 04 04 03 02 04 04 04 03 02 04 04 04 <td< td=""><th>$\begin{array}{c c c c c c c c c c c c c c c c c c c$</th></td<>	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
DOUTPUTS OUTPUTS 1 0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
OUTPUTS 04 03 02 0 04 03 02 0 04 03 02 0 0 04 03 02 0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
DOUTPUTS OUTPUTS 0 0 <tr< td=""><th>16 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 39 39 40</th></tr<>	16 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 39 39 40
DOUTPUTS OUTPUTS 0 04 03 02 0 04 03 02 0 04 03 02 0 0 04 03 02 0 <td< td=""><th>16 19 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39</th></td<>	16 19 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39
D OUTPUTS 0 0	16 19 19 20 21 22 23 24 25 26 27 28 29 29 30 31 32 33 34 35 36 37 38 39 40
OUTPUTS 0 04 03 02 0 04 03 02 0 04 03 02 0 04 03 02 0 04 03 02 0 0 04 03 02 0 04 03 02 0 04 03 02 0 04 03 02 0 04 03 02 0 04 03 02 0 04 03 02 0 04 03 02 0 04 03 02 0 04 03 02 0 04 03 02 0 04 03 02 0 04 03 02 0 04 03 02 0 04 03 02 0 04 03 02 0 04 03 02 0 04 03 02 0 04 03 03 03 03 03 03 03 03 03 03 03 03 03 03 03 03	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
OUTPUTS 0 04 03 02 04 03 02 04 03 02 0 04 03 02 0 04 03 02 0 0 04 03 02 0 0 04 03 02 0 04 03 02 0 0 04 03 02 0 0 04 03 02 0 0 04 03 02 0 0 04 03 02 0 0 04 03 02 0 0 04 03 02 0 0 0 0 04 03 02 0 <t< td=""><th>16 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 38</th></t<>	16 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 38
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	16 19 20 21 22 23 24 25 26 26 27 28 29 30 31 32 33 34 36 38
OUTPUTS 0 04 03 02 0 04 03 02 0 04 03 02 0 04 03 02 0 0 04 03 02 0 </td <th>16 17 18 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35</th>	16 17 18 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
D OUTPUTS 0 04 03 02 0 0 04 03 02 0 0 0 04 03 02 0 0 0 04 03 02 0 0 0 04 03 02 0 0 0 04 03 02 0 0 0 04 03 02 0 0 0 04 03 02 0 0 0 04 03 02 0 0 0 04 03 02 0 0 0 04 03 02 0 0 0 04 03 02 0 0 1111 111 111 111 111 111 1111 111 111 111 111 111 1111 111 111 111 111 111 1111 111 111 111 111 111 1111 111 111 111 111 111 1111 111 111 111 111 111 <t< td=""><th>16 19 20 21 22 23 24 25 26 27 28 29 29 30 31 32 33 34 36</th></t<>	16 19 20 21 22 23 24 25 26 27 28 29 29 30 31 32 33 34 36
D OUTPUTS 0 04 03 02 0 0 04 03 02 0 0 0 04 03 02 0 0 0 04 03 02 0 0 0 04 03 02 0 0 0 04 03 02 0 0 0 04 03 02 0 0 0 04 03 02 0 0 0 04 03 02 0 0 0 04 03 02 0 0 0 04 03 02 0 0 0 04 03 02 0 0 0 04 03 02 0 0 0 04 04 04 04 04 0 04 04 04 04 04 0 04 04 04 04 04 0 04 04 04 04 04 0 04 04 04 04 04 0 04 04	16 19 20 21 22 23 24 25 26 27 28 29 31 32 34
OUTPUTS 04 03 02 04 03 02 0 0 04 03 02 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 <th>16 17 18 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34</th>	16 17 18 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34
D OUTPUTS 0 0 <t< td=""><th>16 19 20 21 22 23 24 25 26 27 28 29 30 31 33</th></t<>	16 19 20 21 22 23 24 25 26 27 28 29 30 31 33
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	16 18 19 20 21 22 23 24 25 26 27 26 27 28 29 31 32
D OUTPUTS 0 04 03 02 0 0 04 03 02 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	16 17 18 20 21 22 23 23 24 25 26 27 28 27 28 29 31 32
D OUTPUTS 0 04 03 02 0 0 04 03 02 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	16 17 18 20 21 22 23 24 24 25 26 27 28 29 30 31
D OUTPUTS 0 04 03 02 0 0 04 03 02 0 0 0 0 03 02 0 0 0 0 03 02 0 0 0 0 03 02 0 0 0 0 03 02 0 0 0 0 03 02 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 <th>16 18 19 20 21 22 23 24 25 26 26 27 26 27 28 29 30</th>	16 18 19 20 21 22 23 24 25 26 26 27 26 27 28 29 30
D OUTPUTS 0 04 03 02 0 0 04 03 02 0 0 0 04 03 02 0 0 0 04 03 02 0 0 0 04 03 02 0 0 0 04 03 02 0 0 0 04 03 02 0 0 0 04 03 02 0 0 0 04 03 02 0 0 0 04 03 02 0 0 0 04 03 02 0 0 0 04 03 02 0 0 0 04 03 02 0 0 1111 111 111 1 0 0 1117 111 1 1 1 1 1117 1 1 1 1 1 1117 1 1 1 1 1 1117 1 1 1 1 1 112 1 1	16 17 18 20 21 22 23 24 25 26 27 26 27 28 29 30
D OUTPUTS 0 04 03 02 0 1 0 04 03 02 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	16 17 18 20 21 22 23 23 24 25 26 27 28 29
OUTPUTS 0 04 03 02 0 3 2 1 1 0 0 5 5 5 1 1 0 6 5 1 1 1 0 9 8 1 1 1 1 10 9 8 1 1 1 10 9 8 1 1 1 10 9 8 1 1 1 11 1 1 1 1 1 11 1 1 1 1 1 11 1 1 1 1 1 11 1 1 1 1 1 11 1 1 1 1 1 11 1 1 1 1 1 11 1 1 1 1 1 11 1 1 1 1 1 11 1 1 1 1 1 11 1 1 1 1 1 12 1 1 1 1 1	16 18 19 20 21 22 23 24 25 26 27 28
D OUTPUTS 0 04 03 02 0 1 0 04 03 02 0 6 5 4 4 3 2 0 6 5 4 4 3 2 0 6 5 4 4 3 3 2 0 7 6 5 4 4 3 3 2 0 6 5 4 4 4 3 3 2 0 6 5 5 5 5 5 5 5 5 6 5 5 5 5 5 5 5 5 7 7 6 5 5 5 5 5 5 111 11 1 1 5 5 5 5 5 111 1 1 1 1 1 1 1 1 111 1 1 1 1 1 1 1 1 111 1 1 1 1 1 1 1 1 122 1 1	16 18 19 20 21 22 23 24 25 26 27
OUTPUTS 0 04 03 02 0 1 1 1 1 0 0 2 2 1 1 0 0 3 3 2 0 0 0 6 5 4 0 0 0 6 5 4 1 1 0 6 5 4 1 1 1 6 5 4 1 1 1 7 7 7 1 1 1 6 5 4 1 1 1 7 7 7 1 1 1 8 7 1 1 1 1 111 1 1 1 1 1 111 1 1 1 1 1 111 1 1 1 1 1 111 1 1 1 1 1 111 1 1 1 1 1 111 1 1 1 1 1 111 1 1 1 1 1	16 17 18 20 21 22 23 23 24 25 26
D OUTPUTS 0 04 03 02 0 3 2 1 0 04 03 02 0 3 3 2 0 0 03 02 0 3 3 3 2 0 03 02 0 3 3 3 3 3 0 03 02 0 3 3 3 3 3 3 3 0 0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	16 17 18 19 20 20 21 21 22 22 23 23 23 23 23 24 23 24 25
D OUTPUTS 0 04 03 02 0 0 04 03 02 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	16 17 18 19 20 21 21 21 22 22 23 22 24 25
OUTPUTS 04 03 02 2 2 0 3 3 0 6 0 0 6 0 0 7 7 0 8 0 0 9 0 0 9 0 0 111 0 0 100 0 0 9 0 0 111 0	16 17 18 19 20 20 21 21 22 22 23 23 24
OUTPUTS 0 04 03 02 0 3 3 2 0 0 03 02 0 5 5 5 5 5 5 5 5 6 6 6 6 6 6 1 1 9 9 9 9 1 1 1 1 9 9 1 1 1 1 1 1 10 9 9 1 1 1 1 1 11 1 1 1 1 1 1 1 11 1 1 1 1 1 1 1 11 1 1 1 1 1 1 1 11 1 1 1 1 1 1 1 11 1 1 1 1 1 1 1 11 1 1 1 1 1 1 1 11 1 1 1 1 1 1 1 11 1 1 1 1 1 1 1 <td< td=""><th>16 17 18 19 20 20 21 21 22 22</th></td<>	16 17 18 19 20 20 21 21 22 22
D OUTPUTS 0 04 03 02 0 2 2 1 0 03 02 0 4 3 3 2 0 03 02 0 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 11 10 9 8 7 6 6 6 6 6 6 7 7 6 6 7 11 10 9 8 7 7 7 7 11 11 10 9 8 7 7 7 11 11 11 10 9 8 7 7 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11	16 17 18 19 20 20 21 21 22 22 22
D OUTPUTS 0 04 03 02 0 3 3 2 0 0 0 4 4 3 02 0 0 5 5 5 5 5 5 6 6 6 6 0 0 9 9 9 9 9 10 10 9 9 10 10 10 9 9 10 10 10 10 9 9 10 10 10 10 9 9 10 10 10 10 9 9 10 10 10 10 9 11 11 11 10 10 11 11 11 11 10 10 11 11 11 11 10 10 11 11 11 11 10 10 11 11 11 10 10 10 11 11 10 10 10 10 11 11 10 10 10 10 11 11 10 <th>16 17 18 19 20 21 22</th>	16 17 18 19 20 21 22
D OUTPUTS 0 04 03 02 0 3 2 1 0 03 02 0 3 3 2 0 0 03 02 0 4 4 3 2 0 0 03 02 0 5 5 5 5 5 5 5 5 5 4 4 0 0 0 0 0 0 0 9 8 8 1 1 1 1 1 1 10 9 8 1 1 1 1 1 11 1 1 1 1 1 1 11 1 1 1 1 1 1 11 1 1 1 1 1 1 11 1 1 1 1 1 1 11 1 1 1 1 1 1 11 1 1 1 1 1 1 11 1 1 1 1 1 1 11 1 1	16 17 18 19 20 21
OUTPUTS 0 04 03 02 0 2 2 0 0 0 0 2 2 0 0 0 0 3 3 0 0 0 0 4 4 0 0 0 0 6 5 4 1 0 0 6 5 4 1 0 0 9 9 9 0 0 0 9 9 9 0 0 0 10 9 9 0 0 0 9 9 0 0 0 0 11 1 1 1 1 1 11 1 1 1 1 1 11 1 1 1 1 1 11 1 1 1 1 1 11 1 1 1 1 1 11 1 1 1 1 1 11 1 1 1 1 1 11 1 1 1 1 1 1	16 17 18 19 20
OUTPUTS 0 04 03 02 0 0 04 03 02 0 0 0 0 0 0	19 19 19
OUTPUTS 0 04 03 02 0 3 2 1 0 03 02 0 4 4 3 2 1 0 03 02 0 5 5 5 5 5 5 5 5 5 5 4 4 03 02 0 0 03 02 0 6 5 5 5 5 5 5 5 5 7 6 5 5 5 5 5 5 6 5 5 5 5 5 5 7 6 5 5 5 5 8 7 6 5 5 5 9 6 5 5 5 5 111 11 10 6 5 5 111 11 11 10 6 6 111 11 11 11 11 11 111 11 11 11 11 11 111 11 11 11 11 11 111 11 <td< td=""><th>16 17 18 19</th></td<>	16 17 18 19
OUTPUTS 0 04 03 02 0 1 0 02 0 0 0 5 5 1 1 0 0 6 6 6 6 1 0 9 8 1 1 0 0 9 8 1 1 1 1 10 9 8 1 1 1 10 9 8 1 1 1 11 1 1 1 1 1 11 1 1 1 1 1 11 1 1 1 1 1 11 1 1 1 1 1 11 1 1 1 1 1 11 1 1 1 1 1 11 1 1 1 1 1 11 1 1 1 1 1 11 1 1 1 1 1 11 1 1 1 1 1 11 1 1 1 1 1	16 17 18
D OUTPUTS 0 04 03 02 0 3 3 2 1 0 03 02 0 4 4 4 4 4 03 02 0 5 5 5 5 5 5 5 1 10 9 9 1 1 1 1 10 9 9 1 1 1 11 10 1 1 1 1 11 1 1 1 1 1 11 1 1 1 1 1 11 1 1 1 1 1 11 1 1 1 1 1 11 1 1 1 1 1 11 1 1 1 1 1 11 1 1 1 1 1 11 1 1 1 1 1 11 1 1 1 1 1 11 1 1 1 1 1 11 1 1 1 1	17
0 04 03 02 1 0 04 03 02 2 2 1 0 03 4 4 3 3 02 6 5 5 5 6 5 5 5 7 7 6 5 6 5 5 5 7 7 7 7 6 5 5 5 7 7 7 7 7 7 7 7 6 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 8 7 7 7 9 8 7 7 10 9 8 7 111 10 10 10 111 10<	17
OUTPUTS 0 04 03 02 0 2 2 0 02 0 3 3 2 0 0 4 3 02 0 0 5 5 5 5 5 6 6 6 6 6 6 6 6 6 6 7 7 7 7 7 8 7 7 7 7 9 8 7 7 7 10 9 8 7 7 9 8 7 7 7 10 9 8 7 7 11 11 7 7 7 11 11 7 7 7 11 11 7 7 7 11 11 7 7 7 11 11 7 7 7 11 11 7 7 7 11 11 7 7 7 11 11 7 7 7	16
OUTPUTS 0 04 03 02 0 3 2 1 0 03 02 0 4 4 4 4 0 02 0 5 5 5 5 5 5 6 6 6 6 6 1 9 8 7 6 6 7 10 9 8 7 6 7 11 10 9 8 7 7 11 11 10 9 8 7 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11	
OUTPUTS 0 04 03 02 0 1 1 1 1 1 1 2 2 1 1 1 1 3 3 3 1 1 1 4 4 4 1 1 1 6 5 5 5 1 1 6 5 5 5 5 1 7 7 7 7 1 1 6 5 5 5 5 5 7 7 7 7 7 1 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 111 1 1 1 1 1 111 1 1 1 1 1 111 1 1 1 1 1 111 1 1 1 1 1	10
0 04 03 02 1 0 04 03 02 2 1 1 1 1 3 3 1 1 1 4 4 1 1 1 5 5 6 6 6 6 6 6 1 1 10 9 8 1 1 10 9 8 1 1 11 1 1 1 1 11 1 1 1 1	
OUTPUTS 0 04 03 02 0 3 2 1 0 03 02 0 4 4 4 4 1 0 03 02 0 5 5 5 5 5 5 5 5 5 5 6 5 6 5 6 6 1 1 10 9 8 7 6 6 6 1 1 9 8 7 6 6 6 7 6 11 10 9 8 7 6 6 7 11 10 9 8 7 7 7 7 13 11 1 1 1 1 1 1	14
OUTPUTS 0 04 03 02 0 2 2 0 0 0 0 3 3 3 1 1 0 4 4 3 02 0 0 4 4 3 2 0 0 5 5 4 1 1 0 6 5 5 5 5 1 6 5 5 5 5 5 7 7 7 7 1 1 9 9 9 1 1 1 11 1 1 1 1 1 11 1 1 1 1 1	13
OUTPUTS OUTPUTS 0 04 03 02 0 1 1 1 1 1 1 1 1	12
OUTPUTS 0 04 0 04 0 04 0 02 0 02 0 02 0 02 0 02 0 02 0 03 0 02 0 02 0 02 0 02 0 02	
OUTPUTS 0 04 03 02 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
ND OUTPUTS 9 8 7 6 5 4 3 2 - 04 03 02 0 9 8 7 6 5 4 3 2 0 0 03 02 0	10
ND OUTPUTS 0 04 03 02 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 <td< td=""><th>9</th></td<>	9
3D OUTPUTS 0 04 03 02 0 3 2 1 0 03 02 0 4 4 3 2 0 <	00
3D OUTPUTS 0 04 03 02 0 4 3 2 0 <td< td=""><th>7</th></td<>	7
3D OUTPUTS 0 04 03 02 0 0 0 02 0 0 0	σ
ND OUTPUTS 0 04 03 02 0 1 2 0 03 02 0 1 4 3 2 0 0 0	
OUTPUTS 0 04 03 02 0 1 0 03 02 0 2 1 0 03 02 0 3 2 0 0 0 0 0	
3D OUTPUTS 0 04 03 02 0 2 2 0 3 2 0	A
ND OUTPUTS 0 04 03 02 0 1 0 02 0 0 2 0 0 0 0 0	ω
QD OUTPUTS 04 03 02 0 1 0 0 0 0	2
RD OUTPUTS 04 03 02 0 0 04 03 02 0	
ID OUTPUTS 04 03 02 0	0
RD OUTPUTS	
	04 03 02 0
	D OUTP

WORD		ουτι	PUTS	;	DEMANDING
NO.	04	03	02	01	REMARKS
64					
65			1		
66				<u> </u>	
67					
68					
69					
70					
71					
72				· · · · · ·	
73				1	
74		<u> </u>		1	
75					
76					
77					
78		<u> </u>		1	
79	<u>†</u>			1	
80	<u> </u>	1	1	1	1
81	1	1	<u> </u>	1	1
82	<u>+</u>	+	1	1	
83	t	1	t	1	
84	+	1	1	†	
85		<u> </u>	<u> </u>	1	
86	 -		<u> </u>	+	
87	 	1		+	
88			+		
89					
90					
91		<u> </u>			
92		 			· · · · · · · · · · · · · · · · · · ·
93					
94					
95				+	
96	ļ	ļ	 		
97		 	 		
98				ļ	
99					
100	ļ				
101					
102		ļ			
103					
104			1		
105	L	 	ļ	1	
106					
107					
108					
109					
110					
111					
112		Ι			
113					
114					
115		T	1	T	
116		1	1	1	
117	1	1	1	1	
118	1	1	1	1	
119		1	1	1	1
120		+	1	1	1
120	1	+	1	+	+
	+	+	+	+	+
122		+	+	+	+
123		+	+		+
124		+		<u> </u>	l
125		<u> </u>		+	
126		I	<u> </u>	4	
127	1	1	1	1	

WORD		ουτι	PUTS		DEMARKS
NO.	04	03	02	01	REMARKS
128					
129					
130					
131					
132					
133					
134	ļ				
135			<u> </u>		
136					
<u>137</u> 138					
130					
140					
141					
142	<u>†</u>				
143	1		1		
144	1				
145					
146					
147					
148	ļ	ļ	<u> </u>	ļ	
149					
150			ļ		
151					
152			<u> </u>		
<u>153</u> 154					
154	+				
155					
157		<u> </u>	1		
158	1		1	1	
159					
160					1
161					
162					
163				-	
164					
165			<u> </u>		
166					
167					
168					
<u>169</u> 170	+		+	+	+
170	+	+	+		
172	+	1	+		
173	+	1	+	1	1
174	1	<u> </u>	1	1	1
175	1	1	1	1	1
176					
177					
178					
179					
180		-			
181	+				l
182			-		
183	+		+		
184	+	+			+
185	+		+		+
<u>186</u> 187	+	1	+		+
188	+	+	+	1	+
189	+	1		+	1
190	+	1	+	+	+

WORD		ουτ	PUTS	DEMARKO	
NO.	04	03	02	01	REMARKS
192					
193					
194					
195 196					
190					
198					
199					
200					
201					
202 203					
203					
205					
206					
207				ļ	
208			 		
209 210				-	
210		+	 		
212		<u> </u>	1	<u> </u>	†
213					
214					
215			L		
216					
217 218		 	 	 	
218		+			
220		+			
221			1		
222					
223					
224		<u> </u>			
225 226					·
220			+		+
228	<u> </u>	+		+	
229				1	
230					
231	ļ	 			
232	-				
233 234	╂	+			
234		+-		+-	+
236	† – –	1	+	1	1
237					
238					
239				_	
240		<u> </u>			+
241 242	+	+	+	+	
242	+	+	+	+	+
244					
245					
246					
247					l
248		┿		+	+
249 250	+	+	+	+	
250	+	+-	+	+	+
252	1	1		1	
253		L			
254					
255					1

WORD		OUT	PUTS	DEMADKS		
NO.	04	03	02	01	REMARKS	
256						
257						
258						
259						
260						
261						
262						
263						
264						
265						
266						
267						
268						
269						
270						
271						
272						
273						
274						
275						
276						
277						
278						
275						
281						
282						
283						
284						
285						
286						
287						
288	-					
289						
290						
291						
292						
293						
294				÷		
295						
296						
297						
298						
299						
300						
301						
302						
303						
304						
305						
306						
307			ļ			
308						
309						
310						
311	ļ	·	ļ			
312						
313						
314				ļ		
315						
316			ļ			
317				 		
318						
319	L		L		l	

			-			
WORD		ουτι			REMARKS	
NO.	04	03	02	01	_	
320						
321						
322 323						
323						
325						
326						
327						
328						
329						
330						
331						
332 333						
333						
335						
336						
337						
338						
339		1				
340						
341						
342 343					·	
343	<u> </u>					
345						
346						
347						
348						
349						
350						
351						
352 353						
353						
355						
356						
357						
358						
359						
360						
361					· · · · ·	
362 363	 					
364			<u> </u>			
365	 		<u> </u>			
366						
367						
368						
369						
370						
371 372						
372				<u> </u>		
373						
375						
376	1			1		
377						
378						
379	ļ					
380	I	ļ	ļ			
381	ļ					
382						
383		L	L	1		

WORD	WORD OUTPUTS				
NO.	04	03	02	01	REMARKS
	04	03	02	01	
384 385					łł
385					
387					
388					
389					
390					
391					
392					
393					
394					
395					
396					
397 398					
398					
400					
401			 		
402					
403					
404					
405					
406				L	
407					
408					
409					
410					
411					
413					
414					
415					
416					
417					
418					
419		ļ			
420				ļ	
421					
422					
423		<u> </u>			
425			+		
426	<u> </u>		1	<u> </u>	
427		1	1		
428					
429					
430		ļ	ļ	ļ	
431		 			
432		 	<u> </u>		
433					+
434					
435			1	1	
430		<u> </u>	+	<u> </u>	+
438		†	+	1	1
439	1	1	1	1	
440		1		1	
441					
442					
443					
444					
445		ļ	 		
446					
447					1

WORD		олт	PUTS		
NO.		03	02	01	REMARKS
	04	03	02		
448					
449					
450 451					
451					
453	-				
453					
454					
	1				
456					
457					
458					
460					
461					
461					
463					
464	<u> </u>				
465					
466					
467					
468	-				
469					
470					
471	<u> </u>				
472					
473					
474					
475					
476					
477					
478					
479					
480	ļ				
481					
482					
483					
484					
485					
486					
487	-				
488		L			
489					
490					
491					
492					
493	ļ				
494					
495	ļ				
496					
497					
498					
499					
500					
501					
502					
503					
504					
505					
506					
507					
508					
509					
510					
511					

WORD			PUTS		REMARKS
NO.	04	03	02	01	
512					
513					
514					
515					
516					
517					
518					
519					
520					
521					
522					
523					
524					
525					
526					
527					
528					
529					
530					
531					
532					
533					
534					
535					
536					
537					
538					
539					
540					
541					
542					
543					
544					
545					
546					
547					
548					
549					
550					
551					
552					
553					
554					
555					
556			L	L	
557					
558					
559					
560					
561					
562					
563					
564					
565					
566					
567					
568					
569					
570					
571					
572					
573					
574					
575					

WORD		олт	PUTS		
NO.	04	03	02		REMARKS
576					
577					
578					
579					
580 581					
582					
583					
584					
585					
586 587					
588					
589					
590					
591					
592 593					
593					
595					
596					
597					
598					
599 600					
601					
602					
603					
604					
605 606					
607					
608					
609					
610					
611 612					
612					
614					
615					
616					
617					
618 619					
620					
621					
622					
623					
624 625					
626	-				
627					
628					
629					
630 631					· · · · · · · · · · · · · · · · · · ·
632		<u> </u>		t	
633	<u> </u>		1		
634					
635					
636	L				
637					
638 639				l	
039		L		I	L

WORD		ουτ	PUTS	;	DEMARKS		
NO.	04	03	1	01	REMARKS		
832							
833							
834							
835							
836							
837					,		
838							
839							
840							
841							
842							
843							
844							
845							
846							
847							
848							
849							
849							
851			<u> </u>				
852							
853							
854			ļ				
855							
856							
857							
858							
859							
860							
861							
862							
863							
864							
865							
866							
867							
868							
869							
870		-					
871							
872							
873		<u> </u>					
874							
875							
876					·····		
877		1	-				
878							
879							
880		1	1				
881							
882							
883							
884	 	ł	ł	<u> </u>			
			<u>+</u>				
885		 	<u> </u>				
886			 				
887		 					
888		 	ł				
889		 	 	 			
890			ļ	ļ			
891		 	 	ļ			
892	<u> </u>	L	I				
893							
894							
895							

NO. 04 03 02 01 REMARKS 896 8987 8987 8989 900 900 900 901 903 905 .	WORD		ουτι	PUTS		
896			_		REMARKS	
897		• •				
898						
899						
900						
901						
902						
904						
905	903					
906	904					
907	905					
908	906					
909	907					
910						
911						
912						
913						
914						
915						
916						
917	and the second					
918						
919						
920						
922						
923	921					
924	922					
925	923					
926	924					
927						
928						
929						
930						
931					<u> </u>	
932						
933						
934						
935						
936						
937						
938						
939					1	
941						
942						
943	941					
944						
945						
946					ļ	
947		·				
948					 	
949		 				
950					+	
951						
952			 		<u> </u>	+
953				-	+	<u>+</u>
954 <td></td> <td> </td> <td> </td> <td></td> <td><u> </u></td> <td></td>		 	 		<u> </u>	
955			t	<u> </u>	1	<u> </u>
956 957 958 958 957 958 957 958 957 958 957 958 957 958 957 958 958 958 958 958 958 958 958 958 958		1	<u>† – – – – – – – – – – – – – – – – – – –</u>	+	t	t
957 958 958 958 958 958 958 958 958 958 958		1	1	t	†	1
958		1	1	1	1	
		1	1	1	1	
		1	1		T	


WORD		OUT	_		REMARKS
NO.	04	03	02	01	
960					
961 962					
963					
964					
965					
966					
967					
968					
969					
970 971					· · · · · · · · · · · · · · · · · · ·
972					·
973					
974					
975					
976					
977					
978					
979 980					
980					
982					
983					
984					
985					
986					
987					
988					
989 990					
991					
992					
993					
994					
995					
996					
997					
998 999					
1000					
1001			 		
1002					
1003					
1004					
1005					
1006					
1007					
1009		1			
1010					
1011					
1012					
1013		<u> </u>	 	 	
1014					
1015					
1016		-	-		
1017	-		-	1	1
1019		1	1	1	1
1020					
1021					
1022		ļ	1		ļ
1023					

word		ουτ			REMARKS	['
NO.	04	03	02	01		8 g. [
832						F
833						F
834						F
835						F
836						- F
837						F
838						F
839						F
840						
841						F
842						ŀ
843						ł
844						F
845						F
846						ŀ
847						F
848						ŀ
849						ŀ
850					· · · · · · · · · · · · · · · · · · ·	. F
850						F
852						ŀ
853						ŀ
854						ł
						ŀ
855 856						H
						H
857 858						ŀ
858						ŀ
						H
860						-
861						ŀ
862						ŀ
863						Ļ
864						-
865						ŀ
866						H
867						-
868						-
869						F
870	_					Ļ
871						-
872						Ļ
873						-
874						1
875						L
876				L		L
877			L			. L
878						L
879						
880						L
881	_					
. 882						L
883						L
884						Ĺ
885						
886						Γ
887						[
888						- [
889						ſ
890						Ē
891		[Ē
892						t t
893						F
		1				- F
894						,

		WORD		OUT	PUTS	S.	DEMARKS	WOF	21
s		NO.	04	03	02	01	REMARKS	NO	
		896			-			9	60
		897							6
		898							6:
		899							6
		900							6
		901							6
		902							6
		903							6
		904							6
		905							6
		906							7
		907						and the second se	17
		908							17
		909							17:
		910							17.
		911				-		9	17
		912							17
		913						9	17
	÷	914						9	17
	۰.	915							17
		916						9	8
		917						9	8
		918						9	8
		919						9	8
		920						9	8
		921						9	8
		922						9	8
		923						9	8
		924						9	8
		925					,	9	8
		926						9	9
		927					2	9	99
		928						9	99
		929						9	9
		930						9	9
		931			-			9	9
		932						9	99
		933						9	99
		934						. 9	99
		935	-					9	99
		936						10	0
		937						10	ю
		938				· · · · ·		10	0
		939						10	0
		940						10	ō
		941						10	0
		942						10	
		943						10	0
		944						10	
		945						10)0
		946	· · ·	Ŀ			a sur j	10)1
		947						10)1
		948						10	
		949						10)1
		950			14			10	
		951						10)1
		952						10)1
		953						10)1
		954						10)1
		955						10)1
		956						10	
		957		L				10	
		958						10	
		959						10)2
				•••••				-	-

WORD			PUTS	REMARKS	
NO.	04	03	02	01	
960					
961		1			
962					
963					
964					
965					
966					
967					
968					
969					
970					
971					
972	L				
973	ļ				
974					
975					
976					
977	L				
978					
979					
980					
981	L				
982			· ·		
983					
984			· · ·		
985					
986	ļ				
987				1	
988			1		
989		· ·			
990					
991					
992					
993					
994					
995					
996					
997					
998	[
999					
1000	L				
1001					
1002					
1003					
1004					
1005					
1006		i			
1007					
1008					
1009					
1010					
1011					
1012	_−				
1013					
1014			I		
1015					
1016	-	 			
1017	<u> </u>	 	1		
1018	 			· · ·	· · · ·
1019		<u> </u>			
1020	 	ļ			
1021	I		I		
1022	I		ļ		
1023					1

4K/8K-BIT TTL ROM AND PROM CUSTOMER CODING FORM



RO	M/	/PR	OM	TA	BLE
----	----	-----	-----------	----	-----

SIZE	ROM	PROM	ORGANIZATION	PINS	OUTPUTS	ΤΑΑ ΤΥΡ	TECHNOLOGY
4K	93432 93442	93438 93448	512 x 8	24	OC 3-S	35 ns	Schottky
8K	93454 93464	-	1024 x 8	24	ОС 3-S	30 ns	Isoplanar

TRUTH TABLE FOR ROMs – 8-BIT WORDS

CUSTOMER	
CUSTOMER P/N	CUSTOMER DWG. NO.
FUNCTION	SL NO.
Customer's Authorizing Signature	Date
Qualified Fairchild Representative	Date

	Ao	
	A٦	
	A2	
E	A9 A8 A7 A6 A5 A4 A3 A2 A1 A0	
8	A4	
AA V	A5	
Ĭ	A6	
2 U	Α7	
T S	A8	
LEAST SIGNIFICANT BIT	A9	
-	ADDRESS	PIN NO.

WORD				ουτ	PUTS	3			
NO.	08	07	06	1	04	03	02	01	REMARKS
0	1.57		00	00	–			-	······
1									
2									
- 2									
4									
5									
6									
7									
8									
. 9									
10									
11					<u> </u>				
12									
13									
14									
15									
16									
10				<u> </u>					
18									
19				<u> </u>					
20									
20				<u> </u>					
22									
23									
24									
25									
26									
27									
28									
29									
30		-							
31									
32									
33									
34									
35									
36									
37									
38									
39									
40									
41									
42									
43					<u> </u>				
44									
45									
46									
47									
48									
49									[
50									
51									
52	<u> </u>								
53									
54									
55									
56									
50									
57									
58				<u> </u>					
60									
61									
01		· · · · ·							
62									

WORD			(ουτ	PUTS	3			
NO.	08	07	06	05	_	03	02	01	REMARKS
64									
65									
66		-							
<u>67</u> 68									
69									
70									
71									
72									
73									
74									
75 76									
77									
78									
79									
80									
81					L				
82					ļ				
<u>83</u> 84									
85		· · · · · · · ·							
86	1						Ì		
87									
88									
89						ļ			
90	<u> </u>								
<u>91</u> 92									
92					· · ·				
94					+				
95	1				<u> </u>				
96									
97									
98	 	ļ		ļ					
99 100									
100			<u> </u>						
101									
103	1		1		-				
104									
105									
106	1						ļ	ļ	
107 108		<u> </u>	 						
108									
110	1	<u> </u>		<u> </u>	+	+		+	<u> </u>
111	1		L	1		1			
112									
113	\perp	1	1		1				
114								 	
115 116	+	+	+	╂			+	╂──	<u> </u>
115	+	+	+		+	+	+	+	
118	1	<u> </u>	1		1	1	+	<u> </u>	
119	1	1	+	1	1	1	1	1	
120									
121									
122	+			1					· · · · · · · · · · · · · · · · · · ·
123	+				+				
124 125	+	+		+		+			<u> </u>
125	+	+	+		+	+	+	1	
120	+	+	+	+	+	+	+	1	1
L	1		1		-		1	1	J

WORD				ουτ	PUTS	3			
NO.	08	07	06			03	02	01	REMARKS
128									
129									
130									
131 132									
132									
134									
135									
136					ļ				
137 138					-				
139					1				
140									
141									
142						ļ			
143									
144			<u> </u>						
146				<u> </u>					
147									
148	ļ	ļ					ļ		
149 150									
150		<u> </u>							
152				i		1			
153									
154									
155		ļ			-				
156 157					+				
158				-			1		
159									
160								[
161		<u> </u>	 						
162 163									
164	+	<u>†</u>			+				
165									
166									
167		· _					1		
168 169			+			+	+		
109	+					+	+	 	
171	1	1	1	1			\uparrow		
172									
173		ļ	<u> </u>		-	1	-	ļ	
<u>174</u> 175		+	+	\vdash					
175	-	-		+	+		+	-	
177	1	+	+	+	1.		1	+	
178									
179		ļ							
180					-				
181 182	-			+		+		+	
182	+	+	+	+	+	-	+	+	
184	1	\mathbf{T}		1			1	1	
185				1			1	1	
186	+	_	+			-			
187			+		+		+		
188 189	+		+	+	+	+	+	+	
190	+	+	+	+		+	+	+	
191	1	1		1	1			1	1

WORD	ļ			T	PUT		r		REMARKS
NO.	08	07	06	05	04	03	02	01	
192									
193									
194									
195				1					
196			<u> </u>						
197									
198									
199									
200									
201									
202									
203									
204									
205									
206									
207									
208			1						
209	1								
210				1					
211	1	1	1	T .		1			
212	1	1	<u> </u>	1	1	1			
213	1	1		t	<u> </u>	1	<u> </u>		
214	1	t	<u> </u>	†	1	<u> </u>	<u> </u>		
215	t	t	t	t	1	1	<u> </u>		
216									
217									
217			+						
			<u> </u>						
219		-−		+					
220	ļ	1							
221				ļ		<u> </u>			
222	 								
223	ļ	ļ	ļ		ļ	ļ			
224			ļ	ļ					
225	ļ	ļ	ļ	ļ	ļ				
226									
227									
228		ļ		1					
229									
230									
231									
232									
233	1								
234		1	1	1	1				
235	1	1	1	1	1		<u> </u>		
236	1	1	1	1	1	1	1		
237	<u>†</u>	1	1	1	1	<u> </u>	<u> </u>		
238	<u>†</u>	<u> </u>	+	1	+	+	1	<u> </u>	
239	1	†	+	1	<u> </u>	1	1	<u> </u>	
240	t	1	+	1	t		1	<u> </u>	
241	t	1	+	1	+	t	t		
242	+	1	+	+	+		†		
242	+	1		1	1	+	+	1	
243	+	1	+	+	 	+	 	<u> </u>	
	+	+	+	+	+	+	+		
245		+	+	+	+	+	+		
246		+	+	+	+	+	 	<u> </u>	
247		 	<u> </u>	+	 	+	 	 	
248	 		+	 	 	 	 		ļ
249	ļ	1	 	1	ļ	 	ļ		
250	I		I		1	 	I		
251	L	1		1		1			
			1 -	1	1	1	1		
252				-		1	-		
252			-	-					

WORD				ουτ	PUT	S			DEMARKS
NO.	08	07	06	05	04	03	02	01	REMARKS
256			-					·	
257			1		1				
258									
259									
260									
261									
262									
263									
264									
265									
266									
267									
268									
269									
270									
271									
272									
273									
274									
275									
276									
277									
278									
279									
280									-
281	Ι		T						
282									
283		1		1			1	1	
284	T		T						
285			T			Τ			
286	T								
287		1	T						
288									
289									
290									
291									
292									
293									
294		1							
295									
296									
297									
298									
299			T		L				
300									
301									
302									
303									
304									
305									
306									
307									
308									
309									
310									
311									
312									
313	T	1	1		1	1	1	T	1
314	1	1	1	1	1	1	1		
315			1	1	+				1
316	1		+	1	1			1	1
317	-	1	+	1	1		1.	+	
318	+	+	+	1	+		-	+	1
319	+	+		+	+	+	+	+	+

WORD				ουτ	PUTS				REMARKS
NO.	08	07	06	05	04	03	02	01	nemanks
320									
321					1	1			
322									
323									
324					<u>+</u>				
325									
326						-			
			<u> </u>						
327									
328									
329			ļ				 		
330									
331									
332									
333							ļ		
334									
335									
336		7			1				
337									
338									
339			Γ						
340			[1	T				
341				1	1		1		
342									
343									
344			1	<u> </u>	1				
345					+				
346				1	+		+		
347	· · · · ·								
348									
349			ļ	ļ		ļ			
350				ļ		ļ			
351									
352				-					
353									
354									
355									
356									
357			1						
358			1						
359		<u> </u>			+	1	<u> </u>		
360									
				+					
361									
362				+					
363		 	 		+	ļ			
364	ļ			1	1	-		_	
365		ļ	ļ				ļ	ļ	
366				-	1	I	ļ	L	
367	L	L			L				
368									
369									
370									
371									
372									
373	[1	1	1	1	1		
374	t	<u> </u>		1	1		†	1	
375	 		†	+	1	1	+		
375			+		+	<u>+</u>	+	+	
				+		+	-	+	
377			+			1	+	1	
378	 	 	<u> </u>		+	+	1		
379	 		I	 		 			
380	ļ	ļ	1	1	-	1	I	1	
381									
382									
383	1	1				1	1	1	

WORD					PUTS				REMARKS
NO.	08	07	06	05	04	03	02	01	
384									
385									
386									
387									
388									
389									
390									
391									
392									
393									
394									
395						1			
396									
397									
398									
399					1				
400				1					
401	_								
402									
403			1	t		1			
404									
405				1		1			
406				1		1			
407			1	†			<u> </u>		
408									· · · · · · · · · · · · · · · · · · ·
409									
410									
411									
412	-			+					
413									
413									
414									
415						1			
410									
417				+					
418									
419									
420				+					
421									
						+			
423									
424									
425		 	ł		 	 			
426							<u> </u>	ľ	
427				<u> </u>		+	<u> </u>	 	
428		1		<u> </u>	 		l	ļ	
429									
430									
431				+	 			ļ	
432		 			<u> </u>	<u> </u>	 		
433				1	 	+		 	
434						_			
435		ļ	1	_	ļ	 	<u> </u>	ļ	
436		ļ	ļ	1	+	1		ļ	
437	ļ	I	<u> </u>		ļ	 			
438	I	I	I			 			
439				1		1			
440									
441									
442									
443									
444				1	1		1		
445	1	1	1		1	1	1	1	
446	1	<u> </u>	1	1	1	+	1	1 .	<u> </u>
447	 	+	+	+	+	+	+	+	1

WORD				ουτ	PUTS	3			DEMARKO
NO.	08	07	06	05	04	03	02	01	REMARKS
448									
449									
450									
451 452						I			
452									
454									
455							· · · · ·		
456									
457									
458									
459				ļ					
460									
461									
463				h					
464				 		 			
465					<u> </u>				
466									
467	ļ				ļ				
468					ļ				
469									
470 471					<u> </u>				
471									
473					1				
474	1				1		1		
475									
476									
477									
478		ļ	ļ						
479									
480 481									
482									
483					-				
484									
485									
486									
487				ļ		L			
488					1				
489									
490 491				<u> </u>					
491				<u> </u>	+				
493	1		1	1	<u> </u>				
494				1					
495									
496									
497									
498				+					
499 500								<u> </u>	
500				+	+	<u> </u>	<u> </u>		
502		1	†	1	+				
503			1	1			1		
504	L		L						
505									
506									
507						<u> </u>			
508			_					ļ	
509			<u>.</u>		-				
510			 						
511	L					1			

WORD				ουτι	PUTS	3			REMARKS
NO.	08	07	06	05	04	03	02	01	REMARKS
512									
512					+				
514									
515									
516									
517				ļ					
518						ļ			
519				ļ					
520								1	
521									
522									
523									
524									
525									
526									
527					1	-			
528		1	1		1	1	†	<u> </u>	
529		1		†	1	t	1	1	+
530		+	<u> </u>	1	-	+	+		+
		+		 	+	<u> </u>	+		
531				+			+		
532									
533					1				
534				ļ			ļ		
535								1	1
536									
537									
538									
539									
540									
541		1		1	1				
542						1			
543								· · · · · · · · · · · · · · · · · · ·	
544				+		+	+		
545									
546		 	 						1
		+	 		+	+	+		
547						+	+		
548			ļ						
549									
550			ļ						
551									
552									
553									
554									
555		1		1	1	1	1	1	
556		1	1		1		1		
557		1	1	1	1	1	1		
558	1	1	1	+		1	1	1	1
559		+	1	1	1	1	+	1	+
560		1	1	+	+	+	+	+	+
		1	1	+	+	+	+	+	1
561	 		1	+	+	+			+
562					+	+	+		
563		-	 			1	+		
564	L	1	1	<u> </u>		 			
565	ļ	 	 	1					
566	L	1							
567									
568									
569			1		1				
570	1	1	1	1	1	1		1	1
571	1	1	1	1	1	1	1	1	1
572	1	+	+	+	+	+	+	+	+
	 	+	+	+	+	+	+	+	+
573	ļ	+	+	+	+	+	+	+	+
574	1	1	1	1	1	1	1	1	1

WORD				ουτ	PUTS	3			REMARKS
NO.	08	07	06	05	04	03	02	01	TEMARKS
576				<u> </u>					
577									
578									
579									
580									
581									
582				-					
583									
584									
585	1		—						
586				1		1			
587	1								
588	1			1					
589									
590				<u> </u>					
591				<u> </u>					
592			1		t			1	
593	t	<u> </u>		t	<u> </u>	 	 	t	
594	1		1		1	<u> </u>		<u> </u>	
595			<u> </u>	<u> </u>					
596		 	t	<u> </u>	<u> </u>				
590		<u> </u>		 					
598		 	 		+	 	 	<u> </u>	
599									
600									
601									
602	ļ		ļ						·
603			ļ						
604			ļ		ļ	ļ			
605			ļ	ļ		ļ			
606									
607		ļ	ļ	L					
608									
609									
610									
611									
612									
613									
614									
615								1	
616									
617			1				1		
618	1	1	1	1	1	1	1	1	1
619	1		1	+	1	1	1	t	1
620	†	1	1	1	1	1	1	<u> </u>	1
621	1		1	1	1	<u> </u>	1	<u>†</u>	t
622	1	1	1	<u> </u>	+	1		••••	1
623	+	1	t	t	+	t	1	 	
624	<u>† – – – – – – – – – – – – – – – – – – –</u>	<u> </u>	1		+	<u> </u>		t	
625	†	+	1	t	+	+		+	1
626	+		<u> </u>	+		<u>+</u>		+	
627	+	<u> </u>	+	+	+	+	ł	+	+
628	+	+	<u> </u>		+	<u> </u>	 		
628	+		 	1	1	+	ł	+	
	+		 		+		 	+	+
630	+	·			+	+	 	ļ	l
631		 	 	 			 		.
632	I	ļ	 	ļ	 		 		
633		_	1	1	1	I		1	
634	1			L					
635									
636									
637	1	Τ	1		1	T	1	1	1
638		T	1	1				1	
639	1	1	1	+	1	1	1	1	1

WORD				OUT	PUT	5			DEMARKO
NO.	08	07	06	05	04	03	02	01	REMARKS
640					<u> </u>				
641									
642				h	<u> </u>				
643									
644					<u> </u>				
645		ļ			ļ	I			
646									
647									
648									
649									
650									
651									
652				1					
653					1				
654			1	1	1		1		
655			 		t		1		
656				1					
657		+			<u> </u>		+		
658		+	t	+	+	 	+		
		+		+	 	<u> </u>	 		
659		+	+	+	+	ŀ	 		
660		+				<u> </u>			
661		ļ			ļ				
662				L					
663									
664									
665									
666									
667									
668		1	1		1		1		
669				+	1		+	<u> </u>	
670			1		+	÷	+		
671		+	<u> </u>						
672				+			+		
673							+		
			ł						
674									
675		. 	ļ						
676			ļ	ļ					
677									
678									
679									
680									
681									
682	1	1	1		1			1	
683		1	1	1	1	1	1	1	
684		+	1	+	1	1	1		
685	l	+	+	+	1	1	+	<u> </u>	
686	<u> </u>		+	1	+	+	1	<u> </u>	
	<u> </u>		+	+	+	 			
687		+				+	+	 	
688	 	+			+		+	l	
689	 				+		+		
690			 			 			
691	1	1					1	 	
692									
693		1							
694		T		T	T				
695	1			1	1	1	1	1	<u> </u>
696	1		1	1	1	1	+	1	
697	<u> </u>	+	1		+	+	+	1	
698	+		+	+	+	+	+	+	
			+	+	+	+		+	<u> </u>
699					+	+			
700	1							 	ļ
701	I	_	1		-	1	1	L	L
702									
703		1					T		

WORD				ουτ	PUTS	3			DEMARKO
NO.	08	07	06	05	04	03	02	01	REMARKS
704									
705									
706									
707									
708							1		
709			ļ	ļ	<u> </u>		 		
710									+
<u>711</u> 712									
713				<u> </u>					
714					-				
715			1		1	1			
716									
717									
718									
719							ļ	L	
720									
721									
722		-					-		
723		-	+						+
725	<u> </u>	<u>+</u>	+	+	1	+	+		
726			+	+		+	+		
727	1			1			1	1	
728		1		1					
729									
730									
731				_					
732			_						
733				+		+			
734		+	+		+	-		+	
735 736	+	+		+		+		+	
737		+		+	+	+	-	+	
738				+				+	
739				1			1		
740									
741									
742				_		1			
743	1	-				_			
744		-		_			_	+	
745		+					+		
746	+							+	
747	+	1-		+	+	+	+	+	-
749	1	+				1	-		1
750	1	1	1	1	1	1		1	
751	L								
752									
753					\perp				
754			_	_				_	
755									-+
756		-			+				
757 758		+	+	+		+			+
758			+	+	+	+	+	+	
760				+		+		-	
761	_			+	+	+			
762		+	-	+	+	+			
763		1		+			1		
764		1	1		1		1	1	
765							1		
766				T		T	T		
767									

WORD				OUT	PUTS	5			REMARKS
NO.	08	07	06	05	04	03	02	01	REMARKS
768									
769									
770			+			+			
771				+					
772			+						
						1			
773									
774		ļ	ļ		ļ	ļ			
775			<u> </u>		ļ				
776									
777		ļ			ļ				
778									
779									
780									
781									
782									
783	1-			1					
784				<u> </u>		1	1		
785		1	1	†	1	1	1		
786		1	1	<u> </u>	1	1	<u> </u>	<u> </u>	
787			+	+	+	+	1		
788			+	+	<u> </u>	+	+	<u> </u>	
			-	-					
789						<u> </u>			
790				 					
791		ļ	ļ	<u> </u>		ļ	ļ		
792				ļ		ļ			
793			L	ļ					
794									
795									
796									
797									
798			1	1	<u>†</u>				
799				1	1				
800		<u> </u>	1	+					
801			+	+	+		1		
802			+	+	+	<u>+</u>		<u>+</u>	
		<u> </u>			-				
803			-	-					
804				+					
805			+	_			+		
806		ļ							
807			1		1				
808									
809									
810									
811									
812									
813		Τ							:
814	1	1	1	1	1	1	1	1	Ţ
815	t	1	1	1	1	1	1	<u> </u>	1
816	1	1	+	+	1	t	1	1	t
817	1		+	+	1	1	+	1	
818	+	+	+	+	1	1	+	+	
819	+	+		+	+	+	+		<u> </u>
	ł	+	+	+	1	+		+	
820	+	+	+	-		1		-	
821	 	 	+	+	 				ļ
822	1	1			 	1	1	ļ	
823									
824									
825									
826		1	1	1	1	1	1		
827	1	1	1		1	1	\mathbf{T}	1	
828	1	1	+	+	1	1	1	1	t
829	+	+		+	+	1	+	1	+
	+			+	+	1	1		
830	1	1			1		1		1

WORD	L			ουτ	PUT	5			REMARKS
NO.	08	07	06	05	04	03	02	01	
832				1	1				
833									
834				1					
835					1	_			
836				<u> </u>	1	1			
837				<u>+</u>		<u> </u>			
838			<u> </u>	1	1				
839				1	<u> </u>	1			·····
840				+	<u> </u>	†			
841			 	<u> </u>	†				
842				+		1			
843									
844				1	1	1			
845									
846			<u> </u>						
847						+			
848									
849				1					
850	 	l	<u> </u>		t	<u>†</u>			
851				1	t	<u> </u>			· · · · · · · · · · · · · · · · · · ·
852	 			1	t	t	<u> </u>		
853				+					
854	<u> </u>					+			
855			<u> </u>						
				+					
856									
857				-					
858									
859					ļ	 			
860	ļ	ļ				ļ			
861	ļ	ļ	L		ļ	· ·			
862	ļ		ļ	<u> </u>	ļ	ļ			
863					ļ	ļ	L		
864									
865									
866							-		
867						1			
868									
869									
870									
871									-
872			T	T			1		
873									
874									
875	1								
876									
877	1			1					
878	1		1	1	1	1	 		
879	1	<u> </u>	1	1	1	1	1.		
880	1	 	1	1	1	1	1	 	
881	1	<u> </u>	+	1	1	1	1		
882	<u> </u>		1	1	1	1	t		
883	†	<u> </u>	1	+	+	1	t		
884	<u> </u>	<u> </u>		+	+	+	+	<u> </u>	
885	 	 	+	+	+	1	<u>+</u>	<u> </u>	
		 	+	+	+	+	+	<u> </u>	+
886 887		 		+	+	+		<u> </u>	
					+	+	<u> </u>		
		1			+				
888	+	+			1	1	1	1	
888 889			ļ	+		+		-	
888 889 890							-		
888 889 890 891									
888 889 890									
888 889 890 891 892 893									
888 889 890 891 892									

WORD				ουτ	PUT	r		·	REMARKS
NO.	80	07	06	05	04	06	02	01	
896									
897									
898									
899									
900									
901									
902									
903									
904									
905									
906									
907									
908									
909									
910									
911									
912									
913			1						
914						[1	
915			1	[1			
916		1				1			
917									
918		1							
919									
920			1						
921		1					<u> </u>	1	
922					<u> </u>				
923								-	
924					<u> </u>				
925		<u>+</u>						1	
926		+		-					
927		+	<u> </u>	<u> </u>					
928				 					
929		+		+					
930									
931									
932		+		<u>+</u>					
933		+		1		1			
934			+	+			+		
934				+					
936								+	
937									
938		+		+				+	
939								+	
940	+	+	1		+			+	
941	 	+						+	
942	+		+	+	+			+	
943		+	+		<u> </u>	+	+	+	
944	ļ	+				 	+	+	
945								+	+
946						+		+	<u> </u>
947		+	+			 			
948	+				1		+		
949	ļ				+				
950	<u> </u>		.l	1	 		<u> </u>		
951		1		1	1		 		L
952			1	1	 				
953		1				1			
954									-
955									
956		ŀ							
957			T						
958				1	1	1			
959		1	1	1	1	1	1	-	

WORD				OUT	PUT	5			REMARKS
NO.	08	07	06	05	04	03	02	01	UCMMUK9
960							· · ·		
961									
962									
963									
964				1					
965									
966									
967									
968					1				
969				1					
970				1					
971	1								
972				1					
973				1					
974				1					
975		<u> </u>		1		<u> </u>			
976				1					
977		<u> </u>	 	1	 				
978				1					
979			<u> </u>	1	 	<u> </u>			
980				1					
981			<u> </u>	1	 				
982				1					
983			<u> </u>	1					
984				1					
985				+					
986									
987				+					
988									
989									
990					<u> </u>				
991									
992				ļ					
993			ļ	_		ļ	ļ		
994		ļ	ļ		ļ	L			
995					ļ				
996									
997						ļ			
998									
999									
1000									
1001									
1002									
1003									
1004									
1005									
1006				T					
1007				T					
1008				1					·····
1009				1					
1010				1	1		1	t	
1011				1		 		<u> </u>	
1012				1		1			
1012				1	<u> </u>	<u> </u>		t	
1014		<u> </u>		1				<u> </u>	
1014				+					
1015				 		<u> </u>			
				+		<u> </u>		<u> </u>	
1017				+				 	
1018			I	+					
1019			I	 			ļ		
1020		ļ	ļ	 	ļ	ļ		ļ	
1021				1			ļ		
1022		1	1	1					
1022									

DEC.	А ₉	A ₈	A7	A ₆	A ₅	Α4	Að	A2	Α ₁	A ₀	OCTAL
0	0	0	0	0	0	0	0	0	0	0	0000
1	0	0	0	0	0	0	0	0	0	1	0001
2	0	0	0	0	0	0	0	0	1	0	0002
3	0	0	0	0	0	0	0	0	1	1	0003
4	0	0	0	0	0	0	0	1	0	0	0004
5	0	0	0	0	0	0	0	1	0	1	0005
6	0	0	0	0	0	0	0	1	1	0	0006
7	0	0	0	0	0	0	0	1	1	1	0 0 0 7
8	0	0	0	0	0	0	1	0	0	0	0 0 1 0
9	0	0	0	0	0	0	1	0	0	1	0 0 1 1
10	0	0	0	.0	0	0	1	0	1	0	0 0 1 2
11	0	0	0	0	0	.0	1	0	1	1	0 0 1 3
12	0	0	0	0	0	.0	1	1	0	0	0 0 1 4
<u>13</u> 14	0	0.	0	0	0	0	1	1	0	1	0015
	0	0	0	0	0	0			1	0	
15	0	0	0	0	0	0	1	1	1	1	0 0 1 7
16	0	0	.0	0	0	1	0	0	0	0	0 0 2 0
17	0	0	0	0	0	1	0	0	0	1	0 0 2 1
18	0	0	0	0	0	1	0	0	1	0	0 0 2 2
19	0	0	0	0	0	1	0	0	1	1	0 0 2 3
20 21	0	0	0	0	0	1	0	1	0	0	
21	0	0	0	0	0	1	0	1	1	0	
22	0	0	0	0	0	1	0	1	1	1	0026
23	0	0	0	0	0	1	1	0	0	0	0027
24	0	0	0	0	0	1		0	0	1	0 0 3 0
25	0	0	0	0	0	1	1	0	1	0	
20	0	0	0	0	0	1	1	0	1	1	0032
28	0	0	0	0	0	1	1	1	0	0	0 0 3 4
29	0	0	0	0	0	1	1	1	0	1	0 0 3 5
30	0	0	0	0	0	1	1	1	1	0	0036
31	ō	0	0	0	0	1	1	1	1	1	0 0 3 7
32	0	0	0	0	1	0	0	0	ō	0	0 0 4 0
33	ō	Ō	ō	ō	1	0	ō	ō	ō	1	0 0 4 1
34	0	0	0	0	1	0	0	0	1	0	0 0 4 2
35	0	Ō	0	ō	1	Ō	0	0	1	1	0 0 4 3
36	0	0	0	0	1	0	0	1	0	0	0 0 4 4
37	0	0	0	0	1	0	0	1	0	1	0045
38	0	0	0	0	1	0	0	1	1	Ō	0 0 4 6
39	0	0	0	0	1	0	0	1	1	1	0 0 4 7
40	0	0	0	0	1	0	1	0	0	0	0050
41	0	0	0	0	1	0	1	0	0	1	0 0 5 1
42	0	0	0	0	1	0	1	0	1	0	0 0 5 2
43	0	0	0	0	1	0	1	0	1	1	0053
44	0	0	0	0	1	0	1	1	0	0	0054
45	0	0	0	0	1	0	1	1	0	. 1	0055
46	0	0	0	0	1	0	1	1	1	0	0056
47	0	0	0	0	1	0	1	1	1	1	0 0 5 7
48	0	0	0	.0	1	1	0	0	0	0	0 0 6 0
49	0	0	0	0	1	1	0	0	0	1	0061
50	0	0	0	0	1	1	0	0	1	0	0062
51	0	0	0	0	1	1	0	0	1	1	006:
52	0	0	0	0	1	1	0	1	0	0	0064
53	0	0	0	0	1	1	0	1	0	1	006
54	0	0	0	0	1	1	0	1	1	0	006
55	0	0	0	. 0	1	1	0	1	1	1	006
56	0	0	0	0	1	1	1	0	0	0	0070
57	0	0	0	0	1	1	1	0	0	1	007
58	0	0	0	0	1.	1	1	0	1	0	007
59	0	0	0	0	1	1	1	0	. 1	1	007
60	0	0	0	0	1	1	1	1	0	0	007
61	0	0	0	0	1	1	1	1	0	1	007
62	0	0	0	0	1	1	1	1	1	0	0070
			*****	1	1	1	1	1	1	1	007

DECIMAL TO BINARY/OCTAL CONVERSION TABLE FOR ROMS AND PROMS

(UP TO 1024 ADDRESSES)

DEC.	Ag	A ₈	A-7	A۵	A5	A۸	Aa	Aa	A1	A ₀	OCTAL	DEC.	Ao	Ao	A-7	A ₆	An	AA	Az	A2	A1	A ₀	OCTAL
64	0	0	0	1	0	0	0	0	0	0	0 1 0 0	128	0	0	1	0	0	0	0	0	0	0	0200
65	ō	0	0	1	0	0	0	0	0	1	0 1 0 1	129	0	0	1	0	0	0	0	0	0	1	0 2 0 1
66	0	0	0	1	0	0	0	0	1	0	0 1 0 2	130	0	0	1	0	0	0	0	0	1	0	0202
67	0	0	0	1	0	0	0	0	1	1	0 1 0 3	131	0	0	1	0	0	0	0	0	1	1	0203
68	0	0	0	1	0	0	0	1	0	0	0104	132	0	0	1	0	0	0	0	1	0	0	0204
69	0	0	0	1	0	0	0	1	0	1	0 1 0 5	133	0	0	1	0	0	0	0	1	0	1	0 2 0 5
70	0	0	0		0	0	0	1	1	0	0 1 0 6	134	0	0	1	0	0	0	0	1	1	0	0 2 0 6
71	0	0	0	1	0	0	0	1	1	1	0107	135	0	0	1	0	0	0	1	1	1	0	0207
73	0	0	0	1	0	0	1	0	0	1	0 1 1 1	130	0	0	1	0	0	0	$\frac{1}{1}$	0	0	1	0 2 1 1
74	ŏ	ō	0	1	ō	ō	$\frac{1}{1}$	ō	1	ò	0 1 1 2	138	ō	ō	1	ō	ō	ō	1	0	1	ō	0 2 1 2
75	0	Ō	0	1	Ō	0	1	0	1	1	0 1 1 3	139	0	0	1	Ō	0	Ō	1	0	1	1	0 2 1 3
76	0	0	0	1	0	0	1	1	0	0	0 1 1 4	140	0	0	1	0	0	0	1	1	0	0	0214
77	0	0	0	1	0	0	1	1	0	1	0115	141	0	0	1	0	0	0	1	1	0	1	0215
78	0	0	0	1	0	0	1	1	1	0	0116	142	0	0	1	0	0	0	1	1	1	0	0216
79	0	0	0	1	0	0	1	1	1	1	0 1 1 7	143	0	0	1	0	0	0	1	1	1	1	0 2 1 7
80	0	0	0	1	0	1	0	0	0	0	0 1 2 0	144	0	0	1	0	0		0	0	0	0	0 2 2 0
81	0	0	0	1	0	1	0	0	0	1	0 1 2 1	145	0	0	1	0	0	1	0	0	0	1	0 2 2 1
83	0	0	0	1	0	1	0	0	1	1	0 1 2 3	140	0	0	1	0	0	1	0	0	$\frac{1}{1}$	1	0 2 2 3
84	ŏ	ŏ	ō	1	Ō	1	ŏ	1	ò	ō	0 1 2 4	148	1 0	ŏ	1	ō	ō	1	ŏ	1	ò	ō	0 2 2 4
85	0	0	0	1	0	1	0	1	0	1	0 1 2 5	149	0	0	1	0	0	1	0	1	0	1	0 2 2 5
86	0	0	0	1	0	1	0	1	1	0	0 1 2 6	150	0	0	1	0	0	1	0	1	1	0	0226
87	· 0	0	0	1	0	1	0	1	1	1	0127	151	0	0	1	0	0	1	0	1	1	1	0227
88	0	0	0	1	0	1	1	0	0	0	0130	152	0	0	1	0	0	1	1	0	0	0	0230
89	0	0	0	1	0	1	1	0	0	1	0 1 3 1	153	0	0		0	0	1	1	0	0	1	0 2 3 1
90	0	0	0		0		1	0	1	0	0 1 3 2	154	0	0	1	0	0	1	1	0	1	0	0 2 3 2
91	0	0	0	1	0	1	1	0	1	1	0 1 3 3 0 1 3 4	155	0	10		0	0		1	1	0	0	0 2 3 3
93	0	0	ō	$\frac{1}{1}$	ŏ	1		1	0	1	0 1 3 5	157	ō	1 ŏ	1	ō	ō	1	1	1	ō	1	0 2 3 5
94	Ō	Ō	Ō	1	0	1	1	1	1	ò	0 1 3 6	158	0	0	1	0	0	1	1	1	1	0	0 2 3 6
95	0	0	0	1	0	1	1	1	1	1	0 1 3 7	159	0	0	1	0	0	1	1	1	1	1	0237
96	0	0	0	1	1	0	0	0	0	0	0140	160	0	0	1	0	1	0	0	0	0	0	0240
97	0	0	0	1	1	0	0	0	0	1	0141	161	0	0	1	0	1	0	0	0	0	1	0241
98	0	0	0	1	1	0	0	0	1	0	0 1 4 2	162	10	0	1	0	1	0	0	0	1	0	0 2 4 2
99		0	0	1	1	0	0	0	1	1	0 1 4 3	163	0	0		0	1	0	0	0	1	1	0 2 4 3
100	0	0	0	1	1	0	0	1	0	0	0 1 4 4	164	0	0	1	0	1	0	0	1	0	0	0244
101	0	0	0	1	1	0	0	1	1	0	0 1 4 6	166	0	0	1	0	1	0	0	1	1	0	0 2 4 5
103	Ō	ō	0	1	1	ō	0	1	1	1	0 1 4 7	167	0	0	1	0	1	Ō	Ō	1	1	1	0 2 4 7
104	0	0	0	1	1	0	1	0	0	0	0 1 5 0	168	0	0	1	0	1	0	1	0	0	0	0 2 5 0
105	0	0	0	1	1	0	1	0	0	1	0 1 5 1	169	0	0	1	0	1	0	1	0	0	1	0 2 5 1
106	0	0	0	1	1	0	1	0	1	0	0152	170	0	0	1	0	1	0	1	0	1	0	0252
107	0	0	0	1	1	0	1	0	1	1	0153	171	0	0	1	0	1	0	1	0	1	1	0253
108	0	0	0	1	1	0	1	1	0	0	0 1 5 4	172	0	0		0	1	0	1	1	0	0	0 2 5 4
109	0	0	0	1	1	0	1	1	0	1	0 1 5 5	173	0	0		0	1	0	1	1	0	1	0255
110	0	0	0	1		0	1	1	1	0	0156	174	0	0	1	0	1	0	1	1		1	0256
112	0	0	0			1	0	0	0	0	0 1 6 0	176	0	0	1	0	1	1	6	0	6	0	0 2 6 0
113	ō	ō	ō	1	i	1	ō	ō	0	1	0 1 6 1	177	0	0	1	0	1	1	0	0	0	1	0 2 6 1
114	0	0	0	1	1	1	0	0	1	0	0 1 6 2	178	0	0	1	0	1	1	0	0	1	0	0 2 6 2
115	0	0	0	1	1	1	0	0	1	1	0 1 6 3	179	0	0	1	0	1	1	0	0	1	1	0263
116	0	0	0	1	1	1	0	1	0	0	0164	180	0	0	1	0	1	1	0	1	0	0	0264
117	0	0	0	1	1	1	0	1	0	1	0165	181	0	0	1	0	1	1	0	1	0	1	0265
118	0	0	0	1	1	1	0	1	1.	0	0 1 6 6	182	0	0	1	0	1	1	0	1	1	0	0266
119	0	0	0	1	1	1	0	1	1	1	0 1 6 7	183	0	0	1	0	1	1	0	1	1	1	0 2 6 7
120	0	0	0	1	1	1	1	0	0	0	0 1 7 0	184		0	1	0	1	1	1	0	0	0	0 2 7 0
121	0	0	0	1	1	1	1	0	0	1	0 1 7 1	185	0	0	1	0	1	1	1	0	0	1	0271
122	0	0	0	1	1	1		0	1	1	0 1 7 2	180	0	0		0		1	1	0	1	1	0 2 7 2
123	0	0	0	1		1	1	1	0	0	0 1 7 4	188	0	0	1	0	1	1	1	1	0	0	0 2 7 3
125	0	0	0	1		1	1	1	0	1	0 1 7 5	189	0	10	1	0	1	1	1	1	ō	1	0 2 7 5
126	0	0	0	1	1	1	1	1	1	0	0 1 7 6	190	0	0	1	0	1	1	1	1	1	0	0 2 7 6
127	0	0	0	1	1	1	1	1	1	1	0177	191	0	0	1	0	1	1	1	1	1	1	0277
		-				•									•	• • • • •	• • • • •	******					

DEC.	Ag	A ₈	A7	Ae	А ₅	Α4	Az	A ₂	A ₁	A ₀	OCTAL	DEC	. A	, A	R /	A ₇	A ₆	A ₅	A4	A ₃	A2	A1	A ₀	OCTAL
192	0	0	1	1	0	0	0	0	0	0	0300	25		-		0	0	0	0	0	0	0	ō	0400
193	0	0	1	1	0	0	0	0	0	1	0 3 0 1	25				0	0	0	0	0	0	0	1	0 4 0 1
194	0	0	1	1	0	0	0	0	1	0	0302	25	8 0	1		0	0	0	0	0	0	1	0	0402
195	0	0	1	1	0	0	0	0	1	1	0303	25	9 0	1		0	0	0	0	0	0	1	1	0403
196	0	0	1	1	0	0	0	1	0	0	0304	26			-	0	0	0	0	0	1	0	0	0404
197	0	0	1	1	0	0	0	1	0	1	0305	26				0	0	0	0	0	1	0	1	0405
198 199	0	0	1	1	0	0	0	1	1	0	0306	26				0	0	0	0	0	1	1	0	0406
200	0	0	1	1	0	0	1	0	0	0	0 3 0 7	26				0	0	0	0	1	0	0	0	0 4 0 7
201	0	0	1	1	0	0	1	0	0	1	0 3 1 1	26				0	0	0	0	1	0	0	1	0 4 1 1
202	0	0	1	1	0	0	1	0	1	0	0 3 1 2	26		1		0	0	0	0	1	0	1	0	0 4 1 2
203	0	0	1	1	0	0	1	0	1	1	0313	26	7 ` 0	1		0	0	0	0	1	0	1	1	0413
204	0	0	1	1	0	0	1	1	0	0	0314	26	-			0	0	0	0	1	1	0	0	0 4 1 4
205	0	0	1	1	0	0	1	1	0	1	0315	26		-		0	0	0	0	1	1	0	1	0 3 1 5
206	0	0	1	1	0	0	1	1	1	0	0316	27			-	0	0	0	0	1	1	1	0	0416
207	0	0	1	1	0	1	0	0	0	0	0 3 1 7	27				0	0	0	1	0	0	0	0	0 4 2 0
209	0	ō	1	1	ō	$\frac{1}{1}$	0	0	0	1	0 3 2 1	27				0	0	ō	1	0	Ō	Ō	1	0 4 2 1
210	0	0	1	1	0	1	0	0	1	0	0 3 2 2	27				0	0	0	1	0	0	1	0.	0422
211	0	0	1	1	0	1	0	0	1	1	0323	27	5 C	1		0	0	0	1	0	0	1	1	0423
212	0	0	1	1	0	1	0	1	0	0	0 3 2 4	27				0	0	0	1	0	1	0	0	0 4 2 4
213	0	0	1	1	0	1	0	1	0	1	0325	27			-	0	0	0	1	0	1	0	1	0425
214	0	0	1	1	0	1	0	1	1	0	0326	27				0	0	0	1	0	1	1	0	0426
215	0	0	1	1	0	1	0	0	0	1	0327	28				0	0	0	1	1	0	0	0	0 4 2 7
217	0	Ō	1	1	0	1	1	0	0	1	0 3 3 1	28				0	0	0	1	$\frac{1}{1}$	0	0	1	0431
218	0	0	1	1	0	1	1	0	1	0	0332	28				0	0	0	1	1	0	1	0	0432
219	0	0	1	1	0	1	1	0	1	1	0333	28	3 C) 1	1	0	0	0	1	1	0	1	1	0433
220	0	0	1	1	0	1	1	1	0	0	0334	28			1	0	0	0	1	1	1	0	0	0434
221	0	0	1	1	0	1		1	0	1	0335	28				0	0	0	1	1	1	0	1	0435
222	0	0	1	1	0	1	1	1	1	0	0336	28				0	0	0	1	1	1	1	0	0436
223	0	0	$\frac{1}{1}$	1	1	0	6	0	0	0	0 3 3 7	28	-		<u>;</u> +	0	0	1	0	0	0	0	0	0 4 4 0
225	0	0	1	1	1	0	Ō	ō	0	1	0 3 4 1	28			<u>i</u> +	0	0	1	0	0	Ō	0	1	0 4 4 1
226	0	0	1	1	1	0	0	0	1	0	0 3 4 2	29			1	0	0	1	0	0	0	1	0	0442
227	0	0	1	1	1	0	0	0	1	1	0343	29	1 C) 1	1	0	0	1	0	0	0	1	1	0443
228	0	0	1	1	1	0	0	1	0	0	0344	29			1	0	0	1	0	0	1	0	0	0444
229	0	0	1	1	1	0	0	1	0	1	0345	29			!	0	0	1	0	0	1	0	1	0 4 4 5
230	0	0	1	1	1	0	0	1	1	0	0346	29			1 1	0	0	1	0	0	$\frac{1}{1}$	1	0	0446
231	0	0	1	1	1	0	1	0	0	0	0347	2			1	0	0		0	1	0	0	0	0 4 5 0
233	ō	0	1	1	$\frac{1}{1}$	ō	1	1 0	0	1	0 3 5 1	2			it	0	ō	$\frac{1}{1}$	0	1	ō	ŏ	1	0 4 5 1
234	0	0	$\frac{1}{1}$	1	1	0	1	Ō	1	0	0 3 5 2	2			1	0	0	1	0	1	0	1	0	0 4 5 2
235	0	0	1	1	1	0	1	0	1	1	0353	29	9 () ·	1	0	0	1	0	1	0	1	1	0453
236	0	0	1	1	1	0	1	1	0	0	0354	30			1	0	0	1	0	1	1	0	0	0 4 5 4
237	0	0	1	1	1	0	1	1	0	1	0355	3			1	0	0	1	0	1	1	0	1	0 4 5 5
238	0	0	$\begin{vmatrix} 1 \\ 1 \end{vmatrix}$	$\frac{1}{1}$	1	0	1	1	1	0	0356	3	02 (1 1	0	0	1	0	1	$\frac{1}{1}$	1	0	0456
239	0	0	$\frac{1}{1}$	1	1	1	0	0	6	0	0357				1	0	0	$\frac{1}{1}$	1	0	0	0	0	0457
241	0	0	1	1	1	1	0	0	0	1	0 3 6 1			_	1	0	0	1	1	0	0	0	1	0 4 6 1
242	0	0	1	1	1	1	0	0	1	0			06 (1	0	0	1	1	0	0	1	0	0462
243	0	0	1	1	1	1	0	0	1	1	0363)	1	0	0	1	1	0	0	1	1	0463
244	0	0	1	1	1	1	0	1	0	0	0 3 6 4				1	0	0	1	1	0	1	0	0	0464
245	0	0		1	1	1	0	1	0	1	0365				1	0	0	1	1	0	1	0	1	0465
246	0	0	1	1	1	1	0	1	1	0	0366				$\frac{1}{1}$	0	0	1	1	0	1	1	0	0466
247	0	0	1	1	1	1	1	0	6	0	0 3 6 7				$\frac{1}{1}$	0	0	1	1	1	0	1	0	0407
249	1 o	0	1	$\frac{1}{1}$	$\frac{1}{1}$	1	1	0	0	1	0 3 7 1				1	0	ō	$\frac{1}{1}$	1	1	0	0		0 4 7 1
250	0	0	1	1	1	1	1	Ō	1	0					1	0	0	1	1	1	0	1	0	0472
251	0	0	1	1	1	1	1	0	1	1	0 3 7 3				1	0	0	1	1.	1	0	1	1	0473
252	0	0	1	1	1	1	1	1	0	0		_)	1	0	0	1	1	1	1	0	0	0474
253	0	0	1	1	1	1	1	1	0	1	0375				1	0	0	1	1	1	1	0	1	0 4 7 5
254		0	1	1	1	1	1	1	1	0	the second s	-		_	1	0	0	1	1	1	1	$\frac{1}{1}$	0	0 4 7 6
255	0	0	1	1	1	1	1	1	1	1	0377	3	19 (2	1	0	0	1	1	1	1	1	1	0477

DEC.	Ag	A ₈	A7	A ₆	A5	A4	A ₃	A ₂	A1	A ₀	OCTAL	DEC	Ag	A ₈	A7	A ₆	A ₅	A4	A3	A ₂	A ₁	A ₀	OCTAL
320	0	1	0	1	0	0	0	0	0	0	0500	384		TT	1	0	0	0	0	0	0	0	0600
321	0	1	0	1	0	0.	0	0	0	1	0501	38	5 0	1	1	0	0	0	0	0	0	1	0601
322	0	1	0	1	0	0	0	0	1	0	0502	38		1	1	0	0	0	0	0	1	0	0602
323	0	1	0	1	0	0	0	0	1	1	0503	38		1	1	0	0	0	0	0	1	1	0603
324	0	1	0	1	0	0	0	1 1	0	0	0504	38		1	1	0	0	0	0	1	0	0	0604
325	0	1	0	1	0	0	0	1	1	0	0505	39		$\frac{1}{1}$	1	0	0	0	0	1	1	0	0 6 0 6
327	0	1	0	1	Ō	0	Ō	1	1	1	0507	39		$\frac{1}{1}$	1	0	0	0	0	1	1	1	0607
328	0	1	0	1	0	0	1	0	0	0	0510	39	2 0	1	1	0	0	0	1	0	0	0	0610
329	0	1	0	1	0	0	1	0	0	1	0511	39	3 0	1	1	0	0	0	1	0	0	1	0611
330	0	1	0	1	0	0	1	0	1	0	0512	39		1	1	0	0	0	1	0	1	0	0612
331	0	1	0	1	0	0	1	0	1	1	0513	39		1	1	0	0	0	1	0	1	1	0613
333	0	1	0	1	0	0	1	1	0	0	0514	39 39		1	$\frac{1}{1}$	0	0	0	1	1	0	0	0614
334	ō	1	Ō	1	ŏ	0	1	1	1	o	0516	39		11	11	0	0	0		1	1	0	0 6 1 6
335	0	1	0	1	0	0	1	1	1	1	0517	39		1	1	0	0	0	1	1	1	1	0 6 1 7
336	0	1	0	1	0	1	0	0	0	0	0520	40	0 0	1	1	0	0	1	0	0	0	0	0620
337	0	1	0	1	0	1	0	0	0	1	0521	40		1	1	0	0	1	0	0	0	1	0621
338	0	1	0	1	0	1	0	0	1	0	0 5 2 2	40			1	0	0	1	0	0	1	0	0 6 2 2
339 340	0	1	0	1	0	1	0	0	1	1	0523	40		$+\frac{1}{1}$	1	0	0	1	0	0	1	1	0 6 2 3
340	0	1	0	1	0	1	0	1	0	1	0524	40		$\frac{1}{1}$	$\frac{1}{1}$	0	0	1	0	1	0	1	0 6 2 4
342	0	1	0	1	ō	1	0	1	1	o	0 5 2 6	40			$\frac{1}{1}$	ō	Ō	1	ŏ	1	1	o	0 6 2 6
343	0	1	0	1	0	1	0	1	1	1	0527	40	7 0	1	1	0	0	1	0	1	1	1	0627
344	0	1	0	1	0	1	1	0	0	0	0530	40		1	1	0	0	1	1	0	0	0	0630
345	0	1	0	1	0	1	1	0	0	1	0531	40		1	1	0	0	1	1	0	0	1	0 6 3 1
346	0	1	0	1	0	1	1	0	1	0	0 5 3 2	41		1		0	0	1	1	0	1	0	0 6 3 2
347	0	1	0	1	0	1	1	0	1	1	0533	41		1	1	0	0	1	1	0	1	1	0633
349	ō	1	0	$\frac{1}{1}$	0	1	1	1	0	1	0 5 3 5	41			$\frac{1}{1}$	1 ŏ	ō	1	1	$\frac{1}{1}$	0	1	0 6 3 5
350	0	1	0	1	0	1	1	1	1	0	0 5 3 6	41		1	1	0	0	1	1	1	1	0	0636
351	0	1	0	1	0	1	1	1	1	1	0537	41	50	1	1	0	0	1	1	1	1	1	0637
352	0	1	0	1	1	0	0	0	0	0	0540	41		-	1	0	1	0	0	0	0	0	0640
353 354	0	1	0	1		0	0	0	0	1	0541	41				0	1	0	0	0	0	1	0 6 4 1
354	0	1	0	1	1	0	0	0	1	0	05420543	41			1	0	1	0	0	0	1	0	0 6 4 2
356	0	1	0	1	1	0	0	1	0	0	0 5 4 4	42			1	0		0	0	1	0	ò	0 6 4 4
357	0	1	0	1	1	0	0	1	0	1	0545	42			1	0	1	0	Ō	1	0	1	0645
358	0	1	0	1	1	0	0	1	1	0	0546	42	2 0	1	1	0	1	0	0	1	1	0	0646
359	0	1	0	1	1	0	0	1	1	1	0547	42			1	0	1	0	0	1	1	1	0647
360	0	1	0	1	1	0	1	0	0	0	0550	42			1	0		0	1	0	0	0	0650
361	0	1	0	1	1	0	1	0	0	1	0551 0552	42			1	0	1	0	1	0	0	1	0651
363	0	1	0	1	1	0	1	0	1	1	0 5 5 2	42			1	0		0	1	0	1	1	0 6 5 2
364	0	1	0	1	1	0	1	1	0	0	0 5 5 4	42			1	0	1	0	1	1	0	0	0654
365	0	1	0	1	1	0	1	1	0	1	0555	42	9 0	1	1	0	1	0	1	1	0	1	0655
366	0	1	0	1	1	0	1	1	1	0	0 5 5 6	43			1	0	1	0	1	1	1	0	0656
367	0	1	0	1	1	0	1	1	1	1	0557	43				0	1	0	1	1	1	1	0657
368	0	1	0	1	$\frac{1}{1}$	1	0	0	0	0	0560	43		- <u>+</u>	1	0		1	0	0	0	1	0660
370	0	1	0	1	1	1	0	0	1	0	0562	43			1	0		1	0	0	1	0	0 6 6 2
371	0	1	0	1	1	1	0	0	1	1	0563	43			1	0	1	1	0	Ō	1	1	0663
372	0	1	0	1	1	1	0	1	0	0	0564	43	6 0	1	1	0	1	1	0	1	0	0	0664
373	0	1	0	1	1	1	0	1	0	1	0565	43			1	0	1	1	0	1	0	1	0665
374	0	1	0	1	1	1	0	1	1	0	0566	43			1	0	1		0	1	1	0	0666
375	0	1	0	1	1	1	0	1	1	1	0567 0570	43			1	0	1	1	0	1	1	1	0667
370	0	1	0	1	1	1	1	0	0	1	0570	44			1	0	1	1	1	0	0	1	0 6 7 1
378	0	1	0	1	1	1	1	0	1	0	0 5 7 2	44			1	0	1	.1	1	0	1	0	0 6 7 2
379	0	1	0	1	1	1	1	0	1	1	0573	44			1	0	1	1	1	0	1	1	0673
380	0	1	0	1	1	1	1	1	0	0	0574	44		1	1	0	1	1	1	1	0	0	0 6 7 4
381	0	1	0	1	1	1	1'	1	0	1	0575	44			1	0	1	1	1	1	0	1	0 6 7 5
382	0	1	0	1	1	1	1	1	1	0	0576	44			$\left \begin{array}{c} 1 \\ 1 \end{array} \right $	0		1	1	1	1	0	0676
383		1	0	1		1		1	1	1	0577	44	7 0	1	1	0	1	1	1	1	1	1	

Heads 0 1 1 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 1 0 <th>DEC.</th> <th>A9</th> <th>A₈</th> <th>A7</th> <th>A₆</th> <th>Α5</th> <th>Α4</th> <th>A₃</th> <th>A₂</th> <th>A₁</th> <th>A₀</th> <th>OCTAL</th> <th>D</th> <th>EC.</th> <th>Ag</th> <th>A₈</th> <th>A7</th> <th>A₆</th> <th>A₅</th> <th>A4</th> <th>Α3</th> <th>A2</th> <th>A₁</th> <th>Ao</th> <th>OCTAL</th>	DEC.	A9	A ₈	A7	A ₆	Α5	Α4	A ₃	A ₂	A ₁	A ₀	OCTAL	D	EC.	Ag	A ₈	A7	A ₆	A ₅	A4	Α3	A2	A ₁	Ao	OCTAL
Heso 0 1 1 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0				1			0	0	0	0	0	0700		512								0	0		1000
452 0 1 1 0 0 0 1 1 0 0 1 1 0 0 1 0 1 1 0	449	0	1	1	1	0	0	0	0	0	1	0701		513	1	0	0	0	0	0	0	0	0	1	1001
452 0 1 1 0 1 1 0 0 1	450	0	1	1	1	0	0	0	0	1	0	0702		514	1	0	0	0	0	0	0	0	1	0	1002
454 0 1 1 0 0 0 1 0 1 1 0 0 0 0 0 0 0 1 1 0 1 1 0 1 1 1 1 1 1 1 1 1	451	0	1	1	1	0	0	0	0	1	1	0703		515	1	0	0	0	0	0	0	0	1	1	1003
454 0 1 1 0 0 0 1 1 0 0 0 1 1 0 1 0 0 0 1 1 0				· · · · · · · ·												0				0				0	
486 0 1 1 1 0 0 1 1 1 0 0 0 0 0 1 1 1 1 0 0 1 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 1 0 0 1				· · · ·																					
486 0 1 1 1 0 0 0 7 1 0 0 0 0 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 0 1						-																			
487011100107148901111001071490011100110000110110110110110110110110110110111 <td></td>																									
489 0111001010101010101011101110111101111011110111 <td></td>																									
489 0 1 1 0 1 1 0 7 1 0 1 1 0 1																									
460 0 1 1 0 0 7 1 6 0 7 1 0 0 7 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1																									
4e3011001110071 $4e3$ 011100007252610000111		0																							
48801110011107748401110000721000011111010001000100000000000000000000000000011100000001110000011100000111100001111000011110000111000011110001110001111000111100011110011111000011110001111000011100011110000111	461	0	1	1	1	0	0	1	1	0	1	0715		525	1	0	0	0	0	0	1	1	0	1	1015
4660111010000072 466 0111010001072 466 0111010001072 467 01101000100010001000 468 01110100010000100010000100010001000010000100000010000000000000111000000000000000000111011010000000000001110000000000001101000000000000 </td <td>462</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0716</td> <td></td> <td>526</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>1016</td>	462	0	1	1	1	0	0	1	1	1	0	0716		526	1	0	0	0	0	0	1	1	1	0	1016
4660111010001072 467 011101000721 467 01101000721 467 01101000721 468 0110100072 470 0110100072 470 0110100072 472 0110100072 477 0110100073 477 0110100073 477 01101100073 477 0110110073 477 0110110073 478 0111100074 481 011101101101 492 0111000	463	0	1	1	1	0	0	1	1	1	1	0717		527	1	0	0	0	0	0	1	1	1	1	1017
4660111010010072 467 0111010107253110001111010111010000111110111011101110111011101111011100001111111111111111111111111111111111		0				0		0	0	0				528	1	0	0	0	0	1	0	0	0	0	1020
466 0 1 1 1 0 0 1 0 7 2 531 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 0 1 1 0 1 1 1 1 0 1 1 1 1																									
4489 0 1 1 1 0 1 0 0 0 7 2 532 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 <td></td>																									
468 0 1 1 1 0 1 0 7 2 633 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 0 1 1 0 1 <td></td>																									
470011101100726 471 01110110727610001101101010101010101000001101101100010011001100110011001100110011001101100110011100111001110011001110011100111001110011100111001110011100111001110011100111011100110111001111<																									
47101110111072 472 011101100731 473 011101100731 474 011101100731 474 01110110731 476 01110110731 477 0111010731 478 0111010731 478 0111010731 479 011100731 479 01110074 480 01111074 480 111100074 481 0111000100 483 011100074 484 011100074 483 0111<																									
4720111000073 473 0111001073100011100110101010011001100110011001100110011001100110011001100110011100011100001111000011110000111100001111000011110001111000111100111100111100111110011100011110001111001111001111<																									
473 0 1 1 0 1 0 7 3 1 474 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 0 0 7 3 533 1 0 0 0 1 1 1 0 1 1 0 0 1 1 1 0 1 1 1 0 1 1 0 0 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 0						-					· · · · · · · · · · · · · · · · · · ·														
4750111011073 476 01110111073 477 011101110073 478 011101110736 479 011101110736 479 01110007366431000111101035 480 01111000074661111000010000100001000010000100010000100001000111000011000100010001100010110001100011000110000 <td></td>																									
4760111000733 477 011101110073 478 01111010735 479 0111100735 480 0111110735 480 011111074 481 0111100074 482 0111100074 483 0111000074 484 011100074 486 011100074 488 011100074 488 011100077 489 011100075 492 011100075 492 011100075 492 011100075 <t< td=""><td>474</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td></td><td></td><td>538</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td></td></t<>	474	0	1	1	1	0	1	1	0	1	0			538	1	0	0	0	0	1	1	0	1	0	
4770111010735 478 01111110736 478 01111110736 478 01111110736 480 011111077011111011111011111101111110000011 </td <td>475</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0733</td> <td></td> <td>539</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>1033</td>	475	0	1	1	1	0	1	1	0	1	1	0733		539	1	0	0	0	0	1	1	0	1	1	1033
478011111100736 479 011111107366611111037 480 011111100007466111 <td< td=""><td>476</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0734</td><td></td><td>540</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1034</td></td<>	476	0	1	1	1	0	1	1	1	0	0	0734		540	1	0	0	0	0	1	1	1	0	0	1034
4790111 <td></td> <td></td> <td>1</td> <td></td> <td></td> <td>-</td> <td>1</td> <td></td> <td>1</td> <td>0</td> <td>1</td> <td></td> <td></td> <td></td> <td></td> <td>0</td> <td></td> <td></td> <td></td> <td>1</td> <td>1</td> <td></td> <td>0</td> <td></td> <td></td>			1			-	1		1	0	1					0				1	1		0		
4800111100000740 481 0111100010741 482 01111000110741 483 0111100011000100010001000100010001000100010000100001000						-																			
481011100001074 482 011110010742 483 0111100110742 484 0111100110742 484 0111100110745481001001104 485 01111001107454810001001100110011001100110010011001100110011001100110010011001100110011001100110011001100110011001100111																									
482011100010074 483 0111100117454810100104548 486 01111001107454810011001100100100110011001100110011001100110011001100110011011001110011001100111001111001111001110011 </td <td></td>																									
48301111000110743 484 0111100100744 485 0111100100746 486 011110010746 487 0111100746 487 0111000746 489 0111000775 490 0111000755 491 0111000755 492 01110100755 494 0111100765 494 01111000765 494 01111000765 494 01111000765 500 01111000766 502		+																		<u> </u>					
484011110010074 485 011110010745 486 011110011745 487 011100110745 487 011100110745 480 0111001074551001001001010100101100010110010101100101100101101																							· · · · ·		
485 0 1 1 1 0 0 1 0 7 4 5 486 0 1 1 1 0 0 1 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 1 1 0 1 1 1 0 </td <td></td> <td>· · · ·</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>																		· · · ·							
4870111001110747 488 01111000075552100111010010101001010100101001010010100101001010010100101001010010100101001010010100101001010010010100101001010010011001100110011100111001111001111001101001101110011110011001	485	0	1	1	1	1																			
488 0 1 1 1 0 1 0 0 0 7 5 0 499 0 1 1 1 0 1 0 0 7 5 1 0 0 1 0 1 0 7 5 1 490 0 1 1 1 0 1 0 0 7 5 1 0 0 0 1 0 1 0 5 5 5 1 0 0 1 0 1 0 1 0 0 7 5 3 1 0 1 1 0 1 0 7 5 1 0 0 1 1 0 1 1 0 5 5 5 1 0 0 1 1 1 0 1 0 7 5 5 5 1 0 0 1 1 1 1 0 1 0 1 1 0 <td< td=""><td>486</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0746</td><td></td><td>550</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1046</td></td<>	486	0	1	1	1	1	0	0	1	1	0	0746		550	1	0	0	0	1	0	0	1	1	0	1046
48901110101075 490 011101010751 490 011101010752 491 0111010110753 492 011110110753 492 011101100754 493 011101100755 494 0111100756 495 01111100756 496 01111000766 500 01111000766 502 01111000776 502 011111000776 502 01111000777 506 011110007 </td <td>487</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>0747</td> <td></td> <td>551</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1047</td>	487	0	1	1	1	1	0	0	1	1	1	0747		551	1	0	0	0	1	0	0	1	1	1	1047
490 0 1 1 1 0 1 0 1 0 7 5 2 491 0 1 1 1 0 1 0 1 0 7 5 3 492 0 1 1 1 0 1 1 0 7 5 3 493 0 1 1 1 0 1 0 7 5 4 493 0 1 1 1 0 1 0 7 5 5 556 1 0 0 1 1 1 0 1 0 7 5 5 556 1 0 0 1 1 1 0 1 0 7 5 5 556 1 0 0 1 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0<	488	0	1	1	1	1	0	1	0	0	0	0750		552	1	0	0	0	1	0	1	0	0	0	1050
491 0 1 1 0 1 1 0 7 5 3 492 0 1 1 1 0 1 1 0 7 5 3 493 0 1 1 1 0 1 1 0 0 7 5 494 0 1 1 1 0 1 0 7 5 5 494 0 1 1 1 0 1 0 7 5 5 494 0 1 1 1 0 0 7 5 5 5 1 0 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 0 1 1 0 1 1 1 0 1 1 1 0 1 0 1 0 1 1 <td></td> <td>1</td> <td></td>											1														
4920111011000754 493 011110110755 494 011110110755 494 0111101110755 494 0111101110755 496 011111000765 496 011110000765 496 011110000765 496 01111000765 499 01111000765 500 01111000765 502 011110000776 503 01111000001100110 502 01111100001											h														
493 0 1 1 1 0 1 1 0 7 5 494 0 1 1 1 1 1 0 1 1 0 7 5 495 0 1 1 1 1 1 1 1 0 0 7 5 496 0 1 1 1 1 1 0 0 0 7 6 0 497 0 1 1 1 0 0 0 0 0 0 1 1 0 0 0 0 0 1 1 1 0 0 0 0 0 1 1 1 1 0 1 0 0 0 1 1 0 1 0 0 0 1 1 0 1 0 0 0 1 1 1 1 0 1 0 0 0 1 1 1 0 0 0																									
494 0 1 1 1 0 0 7 5 6 495 0 1 1 1 0 0 7 5 6 495 0 1 1 1 1 1 1 1 0 7 5 6 496 0 1 1 1 1 1 0 0 0 0 7 6 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 7 6 0 1 1 1 1 1 0 0 0 1 0 0 0 1 1 1 0 0 0 1 1 0 0 1 1 0 0 0 1 0 0 1 0 1 0 1 0 0 0 1 1 0 1 0 0 0 1 1																									
4950111011110757 496 0111110000760 497 0111110000760 497 01111100010761 498 0111110010761 498 0111100100761 499 011110011001100110 500 01111000763564100110011001100110001100011000110001100011000110001100011000110001100011000110												an and a street of the street of the						+							
4960111100000760 497 01111100010760 498 0111110010761 498 0111110010761 498 011110010761 499 011110011001100 500 01110100763 502 011110100766 502 01111010766 503 01111010776 505 011111000777 504 01111000771 506 01111000771 506 01111000771 506 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>1</td> <td>t</td> <td></td>										1	t														
4970111100010761 498 0111110010761 499 011111001100761 499 01111100110761 500 011111000761 500 011110100761 501 011110100761 502 011110100761 502 011110100761 502 011110100761 503 011110100771 504 011110000110100 505 01111100077100011000 <td></td> <td></td> <td>1</td> <td></td>			1																						
499 0 1 1 1 0 0 1 1 0 7 6 3 500 0 1 1 1 0 0 1 1 0 0 1 1 0 0 1 </td <td></td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td></td> <td>0</td> <td>0</td> <td></td> <td>1</td> <td></td>		0	1	1	1	1	1	0							1	0	0	0	1		0	0		1	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		0				1		0	0	1	0			562		0	0	0		1	0	0	1	0	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$										1															
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$													L								· · · · ·				
503 0 1 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 0 1 0 0 0 7 7 1 568 1 0 0 0 1 1 1 0 1 0 7 7 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 <td>and the second se</td> <td></td>	and the second se																								
504 0 1 1 1 1 1 1 0 0 0 7 7 0 505 0 1 1 1 1 1 0 0 0 7 7 0 568 1 0 0 1 1 1 0 0 1 0 7 7 0 568 1 0 0 1 1 1 0 0 1 0 7 7 0 569 1 0 0 1 1 1 0 1 0 7 7 1 569 1 0 0 1 1 0 1 0 7 7 1 0 0 0 1 1 1 0 1 0 7 7 1 0 0 1 1 1 0 1 0 7 7 1 1 0 0 1 1 1 0 1 0 1 0 1 0 1																									and a second second second second
505 0 1 1 1 1 1 1 0 0 1 0 7 1 506 0 1 1 1 1 0 1 0 7 1 569 1 0 0 1 1 1 0 1 1 0 7 1 569 1 0 0 1 1 1 0 1 0 7 7 1 0 0 1 1 1 0 1 0 7 7 2 570 1 0 0 1 1 0 <												and a product of the second													
506 0 1 1 1 1 0 1 0 0 7 2 507 0 1 1 1 1 0 1 0 7 2 507 0 1 1 1 1 0 1 0 7 3 508 0 1 1 1 1 0 0 0 7 7 3 508 0 1 1 1 1 1 0 0 0 7 7 3 509 0 1 1 1 1 0 1 0 7 7 5 510 0 1 1 1 1 0 1 0 7 7 5 510 0 1 1 1 1 1 0 0 7 7 6 7 1 0 0													-							+					
507 0 1 1 1 0 1 1 0 7 3 508 0 1 1 1 1 1 1 0 0 7 3 508 0 1 1 1 1 1 0 0 7 3 509 0 1 1 1 1 0 1 0 7 7 5 510 0 1 1 1 1 1 0 0 7 7 6 7 7 4 5 7 1 0 0 1 1 1 1 0 0 7 7 5 7 1 0 0 1 1 1 0 1 0 7 7 5 573 1 0 0 1 1 1 0 1 0 1 0 1 0 <											+														
508 0 1 1 1 1 1 0 0 0 7 4 509 0 1 1 1 1 1 1 0 0 7 7 4 509 0 1 1 1 1 0 1 0 7 7 573 1 0 0 1 1 1 0 1 0 7 7 573 1 0 0 1 1 1 0 1 0 7 7 573 1 0 0 1 1 1 1 0 1 0 7 7 573 1 0 0 1 1 1 1 0 1 0 7 7 574 1 0 0 1 1 1 1 0 1 0 1 0 1 1 1 0 1 0 1 0 1 0 1 1 0 1 0 1 0												0773	-												
509 0 1 1 1 1 1 0 1 0 7 5 510 0 1 1 1 1 1 1 0 7 7 6 573 1 0 0 1 1 1 1 0 1 1 1 1 0 7 7 6 510 0 1 1 1 1 1 0 0 7 7 6 574 1 0 0 1 1 1 1 0 1 7 7 6 574 1 0 0 1 1 1 1 0 1 0 7 7 6 574 1 0 0 1 1 1 1 0 1 0 1 7 7 7 6 7 7 6 7 7 6 7 7												0774													
510 0 1 1 1 1 1 0 0 7 6 574 1 0 0 1 1 1 1 0 1 0 0 1 1 1 1 0 1 0 1 1 1 1 0 1 0 1 1 1 1 0 1 0 1 1 1 1 0 <td></td>																									
	510	0	1	1	1	1		1		1	0					0	0	+	1	+		1			
	511	0	1	1	1	1	1	1	1	1	1	0777		575	1	0	0	0	1	1	1	1	1	1	1077

576 1 0 0 1 1 0 1 0 0 0 1 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 1 0 0 0 0 1 1 1 0 0 0 0 1	DEC.	Ag	A ₈	A7	A ₆	A5	A4	A ₃	A ₂	A ₁	A ₀	OCTAL	DEC.	Ag	A ₈	A7	A ₆	A ₅	A ₄	A ₃	A ₂	A1	Ao	OCTAL
577 1 0 0 1 1 0 1 0 0 0 1	576							_				1 1 0 0	640		-									1 2 0 0
57810010101102 580 1001110001110101011010101010101010101010100111100011110001111100011111000111111111111100011<	577	1	0	0	1	0	0	0	0	0	1													, in the second s
578 1 0 0 1 0 1	578	1	0	0	1	0	0	0	0	1	0	1 1 0 2				1		0	0	0	0	1	0	1 2 0 2
B81 1 0 0 1 0 1 1 0 1 0 0 1 1 0 1 0 0 1 1 0 1 0 0 1 1 1 0 1 0 0 1 1 1 0 1 0 0 1 1 1 1 0 1 0 0 1 1 1 1 1 0 1	579	1	0	0	1	0	0	0	0	1	1							0	0	0	0	1	1	
I 0 0 1 0 1 1 0 1 0 0 0 0 1 1 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 1 1 0 1 1 1 1 0 1	580	1	0	0	1	0	0	0	1	0	0	1 1 0 4	644	1	0	1	0	0	0	0	1	0	0	1 2 0 4
584 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 1 1 0 0 0 1	581	1	0	0	1	0	0	0	1	0	1	1 1 0 5	645	1	0	1	0	0	0	0	1	0	1	1 2 0 5
B84 1 0 0 1 1 0 0 0 1 1 1 B85 1 0 0 1 0 1 1 1 B87 1 0 0 1 0 1 1 1 1 B88 1 0 0 1 0 1	582	1	0	0	1	0	0	0	1	1	0	1 1 0 6	646	1	0	1	0	0	0	0	1	1	0	1 2 0 6
B86 1 0 0 1 1 1 1 0 0 0 1 1 1 1 1 0 0 0 1 0 1	583	1	0	0	1	0	0	0	1	1	1	1 1 0 7	647	1	0	1	0	0	0	0	1	1	1	1 2 0 7
ise i 0 0 1 0 1	584	1	0	0	1	0	0	1	0	0	0	1 1 1 0	648	1	0	1	0	0	0	1	0	0	0	1 2 1 0
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	585	1	0	0	1	0	0	1	0	0	1	1 1 1 1	649	1	0	1	0	0	0	1	0	0	1	1 2 1 1
$\overline{589}$ 1001100111 $\overline{599}$ 100100111	586	1	0	0	1	0	0	1	0	1	0	1 1 1 2	650	1	0	1	0	0	0	1	0	1	0	1 2 1 2
$ \begin{array}{c} \hline 899 & 1 & 0 & 0 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & 1 & 1$	587	1	0	0	1	0	0	1	0	1	1	1 1 1 3	651	1	0	1	0	0	0	1	0	1	1	1 2 1 3
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	588	1	0	0	1	0	0	1	1	0	0	1 1 1 4	652	1	0	1	0	0	0	1	1	0	0	1214
591100111 <td>589</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>1 1 1 5</td> <td>653</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>1215</td>	589	1	0	0	1	0	0	1	1	0	1	1 1 1 5	653	1	0	1	0	0	0	1	1	0	1	1215
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	590	1	0	0	1	0	0	1	1	1	0	1 1 1 6	654	1	0	1	0	0	0	1	1	1	0	1 2 1 6
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	591	1	0	0	1	0	0	1	1	1	1	1 1 1 7	655	1	0	1	0	0	0	1	1	1	1	1 2 1 7
596 1 0 1 0 1 0 1 1 2 2 596 1 0 1 0 1 0 1 1 2 3 596 1 0 1 0 1 0 1 1 2 3 597 1 0 1 0 1 1 1 2 3 598 1 0 1 0 1 1 1 1 1 1 1 2 2 600 1 0 1 1 0 1 1 1 1 1 1 1 1 2 2 601 1 0 1 1 1 1 1 1 1 1 1 1 2 2 3 602 1 0 1 1 1 1 1 1 1	592	1	0	0	1	0	1	0	0	0	0	1 1 2 0	656	1	0	1	0	0	1	0	0	0	0	1 2 2 0
$\overline{596}$ 100111<	593	1	0	0	1	0	1	0	0	0	1	1 1 2 1	657	1	0	1	0	0	1	0	0	0	1	1 2 2 1
58610010101124 587 100101011125 588 1001010111125 589 100101111125 600 10101111127 601 10011111127 601 100111111127 601 100111111127 602 10111111316661011111123 604 1001111136671011 <td>594</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td></td> <td>658</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>1 2 2 2</td>	594	1	0	0	1	0	1	0	0	1	0		658	1	0	1	0	0	1	0	0	1	0	1 2 2 2
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	595	1	0	0	1	0	1	0	0	1	1		659	1	0	1	0	0	1	0	0	1	1	1 2 2 3
$\overline{588}$ 1001011111122 $\overline{599}$ 100101111122 $\overline{600}$ 100101111226 $\overline{601}$ 100111111226 $\overline{601}$ 100111111226 $\overline{601}$ 1001111111236 $\overline{604}$ 10011111111236 $\overline{604}$ 10011	596	1	0	0	1	0	.1	0	1	0	0		660	1	0	1	0	0	1	0	1	0	0	1224
599 1 0 1 0 1	597	1	0		1	0	1	0		0	1		661	1	0	1	0	0	1	0	1	0	1	1 2 2 5
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	598	1	0	0	1	0	1	0	1	1	0		662	1	0	1	0	0	1	0	1	1	0	1226
6011001110011123 602 1001101133610011011233 604 10010111133610110111233 604 1001111113366101111133 606 100111111135667001111111113366700111111113366700111 </td <td></td> <td>1</td> <td></td> <td></td> <td></td> <td></td> <td>1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>663</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td></td> <td></td> <td></td> <td></td>		1					1						663	1	0	1	0	0	1	0				
60210011011113 603 100101111133 604 10010111133 606 100101111133 606 100101111133 606 10011111135 606 10011111136 607 100111 <td>600</td> <td>1</td> <td>0</td> <td>0</td> <td></td> <td>0</td> <td>1</td> <td></td> <td>0</td> <td>0</td> <td>0</td> <td></td> <td>664</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td></td>	600	1	0	0		0	1		0	0	0		664	1	0	1	0	0	1	1	0	0	0	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		1	0				1			0			665	1	0	1	0	0	1	1	0			
604100111001134 606 10101111134 606 10011111135 606 10011111137 608 100111 </td <td></td> <td>1</td> <td></td> <td>666</td> <td>1</td> <td>0</td> <td></td> <td></td> <td>0</td> <td><u> </u></td> <td></td> <td></td> <td></td> <td></td> <td></td>		1											666	1	0			0	<u> </u>					
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		1					1			_			667	1	0	1	0	0	1					
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			-											-										
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$														-										
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$														+									++	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$					_																		h	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$					_									+									<u> </u>	Contract of the Contract of th
611100111143 612 10110011143 613 10011001143 614 10011001145 614 10011114676101001124 615 100110114677101001124 616 1001101111246 617 1011011														-	1									
61210011001144 613 100111144 613 1001101144 614 1001101144 615 1001101144 615 1001101147 616 10011001147 616 10011001124 617 100111124 618 100111124 619 10110111124 621 1001111556610111125 622 100111111576687101111125 622 1001111115766871011111<																								
613100111145 614 1001101145 616 1001101147 616 1001101147 616 100110011147 616 100110011147 616 1001100111246 617 1001100111247 618 100110111576801010111256 619 100110111576831010111256 622 100111111556881010111256 622 100111111666101111126																+	+							
6141001101146 615 1001111146 615 1001100111124 616 1001100111124 617 1001101150 617 1001101150 617 1001101150 619 1001101150 611 10110111125 619 100110111155 611 00110111155 622 10011<																+								
6151001111147 616 100110001150 617 100110001150 617 10011001150 618 1001101151 618 1001101152 619 1001101152 619 100111152 619 100111152 621 100111155 622 100111155 622 100111<																							·	
616100110001150 617 10011011151 618 10011011151 618 10011011151 619 10011011153 620 10011011153 622 1001111155 622 10011 <td></td> <td>+</td> <td></td> <td>_</td> <td></td>		+		_																				
617100110011111 618 100110101151 618 100110101151 619 10011011152 619 10011011152 619 1001101152 621 100111155 622 100111111111 623 10011																+		+						
61810011010111152 619 100110111153 620 100110111153 621 10011011155 622 100111155 623 1001111155 624 100111111125 624 100111111125 624 10011111125 624 100111 <t< td=""><td></td><td></td><td>+</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>the second s</td><td></td><td></td><td></td><td>+</td><td></td><td>+</td><td></td><td></td><td></td><td></td><td></td><td></td></t<>			+									the second s				+		+						
619100110111153 620 10011001153 621 10011001154 621 1001101155 622 1001101155 622 1001101155 623 1001111157 624 1001111157 624 1001111157 624 1001111125 622 100111166 625 100111162 627 100111163 628 100111163 632 100111163 632 1001111176 633 100111<																							+	and the second
62010011001154 621 10011011155 622 10011011155 622 1001101155 622 1001101155 623 10011111157 624 10011111157 624 10011 <td></td> <td>+</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>++</td> <td></td>																	+						++	
62110011011155 622 10011011155 623 10011011156 623 10011111157 624 10011111157 624 1001111157 624 1001111160 625 100111160 626 100111161 626 10011161 627 10011161 628 10011162 627 10011163 628 10011163 630 10011116 631 100111111 633 100111111 635 1001 <td></td> <td>+</td> <td></td> <td>+</td> <td></td> <td></td> <td></td> <td></td> <td>++</td> <td></td>		+																+					++	
62210011101156 623 10011111157 624 10011111157 624 10011111157 624 10011111157 624 100111166 625 100111610111001 626 1001111610111001126 627 10011111610111001126 628 100111001111001111011 <t< td=""><td></td><td></td><td>+</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>+</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>			+													+								
623100111111157 624 10011111157 624 1001110000116 625 1001110001166 625 1001110011166 626 100111161011001126 626 1001110011666610110011261 628 100111001116666101100111266 631 100111			+													+	+						++	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$																								
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		1										the second s				1						0	0	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		1			1		· · · ·									1			· · · · · ·				1	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			+									and the second sec				-	+	-		+ · · · · · · · · · · · · · · · · · · ·				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		+															+						1	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $																						0	0	
630 1 0 0 1 1 0 1 1 0 1 1 6 6 631 1 0 0 1 1 1 1 1 6 6 631 1 0 0 1 1 1 1 1 6 6 631 1 0 0 1 1 1 1 1 6 6 632 1 0 0 1 1 1 1 7 6 633 1 0 0 1 1 1 1 7 7 633 1 0 0 1 1 1 1 7 7 633 1 0 0 1 1 1 1 7 7 635 1 0 0 1 1 1 1 1 7 3 636 1 0 1 1 1 1 1 7 4 <td></td> <td>+</td> <td></td> <td>-</td> <td></td> <td></td> <td></td> <td>1</td> <td></td> <td>1</td> <td></td>															+		-				1		1	
631 1 0 0 1 1 1 1 1 1 67 632 1 0 0 1 1 1 1 1 67 633 1 0 0 1 1 1 1 7 695 1 0 1 1 1 1 2 67 633 1 0 0 1 1 1 0 0 1 1 7 696 1 0 1 1 1 1 2 7 0 633 1 0 0 1 1 1 0 1 1 7 1 634 1 0 0 1 1 1 1 1 7 1 635 1 0 0 1 1 1 1 1 7 3 636 1 0 1 1 1 1 1 1 7 4 637 1 0<																	+							
632 1 0 0 1 1 1 0 0 1 1 7 0 633 1 0 0 1 1 1 1 0 0 1 1 7 0 633 1 0 0 1 1 1 7 0 696 1 0 1 1 1 0 0 1 2 7 0 634 1 0 0 1 1 1 0 1 1 7 1 696 1 0 1 1 1 2 7 0 635 1 0 0 1 1 1 0 1 1 1 7 3 636 1 0 0 1														-						+				
634 1 0 0 1 1 1 0 1 1 7 2 635 1 0 0 1 </td <td>632</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td></td> <td>1</td> <td>0</td> <td>0</td> <td></td> <td>1 1 7 0</td> <td>696</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1 2 7 0</td>	632	1	0	0	1	1		1	0	0		1 1 7 0	696	1	0	1	0	1	1	1	0	0	0	1 2 7 0
635 1 0 0 1 1 1 1 1 1 7 3 636 1 0 0 1 1 1 1 1 7 3 636 1 0 0 1 1 1 1 7 3 636 1 0 0 1 1 7 4 637 1 0 0 1	633	1	0	0	1			1								1		1		1	0	0	1	
635 1 0 0 1 1 1 1 1 1 7 3 636 1 0 0 1 1 1 1 1 7 3 636 1 0 0 1 1 1 1 7 3 636 1 0 0 1 1 7 4 637 1 0 0 1			0																		0		0	
636 1 0 0 1 1 1 1 0 0 1 7 4 637 1 0 0 1 1 1 1 0 1 1 1 1 0 0 1 7 4 637 1 0 0 1 1 1 1 0 1 1 7 4 638 1 0 0 1 1 1 1 0 1 1 7 6 638 1 0 0 1 1 1 0 1 1 7 6	635	1	0	0	1																0	1	1	1 2 7 3
637 1 0 0 1	636	1	0	0	1	1	1		1	0	0					1	0	1	1	1	1	0	0	1 2 7 4
638 1 0 1 1 1 1 0 1 7 6 702 1 0 1 1 1 1 1 0 1 2 7 6	637	1	0	0	1	1		1								1	0	1	1	1	1	0	1	
639 1 0 0 1 1 1 1 1 7 703 1 0 1 1 1 1 2 7	638	1	0	0	1	1	1	1	1	1	0		702	1	0	1	0	1	1	1	1	1	0	1 2 7 6
	639	1	0	0	1	1	1	1	1	1	1	1 1 7 7	703	1	0	1	0	1	1	1	1	1	1	1 2 7 7

DEC.	Ag	A ₈	A7	A ₆	A ₅	A4	Α3	A2	A ₁	A ₀	OCTAL	DEC	Ag	A ₈	A7	A ₆	A5	Α4	Α3	A2	Α1	A ₀	OCTAL
704	1	0	1	1	.0	0	0	0	0	0	1 3 0 0	768	1	1	0	0	0	0	0	0	0	0	1400
705	1	0	1	1	0	0	0	0	0	1	1 3 0 1	769		1	0	0	0	0	0	0	0	1	1401
706	1	0	1	1	0	0	0	0	1	0	1 3 0 2	770		1	0	0	0	0	0	0	1	0	1 4 0 2
707	1	0	1	1	0	0	0	0	1	1	1 3 0 3 1 3 0 4	771		1	0	0	0	0	0	0	1	1	1 4 0 3 1 4 0 4
708	1	0	1	1	0	0	0	1	0	1	1 3 0 4	773		1	0	0	0	0	0	1	0	1	1 4 0 4
710	1	0	1	1	0	0	0	1	1	0	1 3 0 6	774		1	0	0	0	0	0	1	1	0	1406
711	1	0	1	1	0	0	0	1	1	1	1 3 0 7	775	1	1	0	0	0	0	0	1	1	1	1 4 0 7
712	1	0	1	1	0	0	1	0	. 0	0	1310	776		1	0	0	0	0	1	0	0	0	1410
713	.1	0	1	1	0	0	1	0	0	1	1 3 1 1	77		1	0	0	0	0	1	0	0	1	1 4 1 1
714	1	0	1	1	0	0	1	0	1	0	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	778		1	0	0	0	0	1	0	1	0	1 4 1 2
716	1	0	1		0	0	1	0	0	0	1 3 1 3 1 3 1 4	780		1	0	0	0	0	1	0	1	1	1 4 1 3
717	1	0	1	1	ŏ	0	$\frac{1}{1}$	$\frac{1}{1}$	0	1	1 3 1 5	781		1	ŏ	0	ō	0	1	1	0	1	1 4 1 5
718	1	0	1	1	0	0	1	1	1	0	1 3 1 6	782	_	1	0	0	0	0	1	1	1	0	1 4 1 6
719	1	0	1	1	0	0	1	1	1	1	1 3 1 7	783	1	1	0	0	0	0	1	1	1	1	1417
720	1	0	1	1	0	1	0	0	0	0	1 3 2 0	784		1	0	0	0	1	0	0	0	0	1420
721	1	0	1	1	0	1	0	0	0	1	1 3 2 1	78		1	0	0	0	1	0	0	0	1	1 4 2 1
722	1	0	1	1	0	1	0	0	1	0	1 3 2 2 1 3 2 3	786		1	0	0	0	1	0	0	1	0	1 4 2 2 1 4 2 3
724	1	0	1	1	0	1	0	1	0	0	1 3 2 3	788		1	0	0	0	1	0	1	0	0	1 4 2 4
725	1	0	1	1	0	1	0	1	Ō	1	1 3 2 5	789		1	0	0	0	1	Ō	1	0	1	1 4 2 5
726	1	0	1	1	0	1	0	1	1	0	1 3 2 6	790) 1	1	0	0	0	1	0	1	1	0	1426
727	1	0	1	1	0	1	0	1	1.	1	1 3 2 7	791		1	0	0	0	1	0	1	1	1	1 4 2 7
728	1	0	1	1	0	1	1	0	0	0	1 3 3 0	792		1	0	0	0	1	1	0	0	0	1 4 3 0
729	1	0	1	1	0	1	1	0	0	1	1 3 3 1 1 3 3 2	793		1	0	0	0	1	1	0	0	1	1 4 3 1 1 4 3 2
730	1	0	1	1	0	1	1	0	1	0	1 3 3 3	79		1	0	0	0	1	1	0	1	1	1 4 3 2 1 4 3 3
732	1	0	1	1	0	1	1	1	0	0	1 3 3 4	796		1	ō	0	0	1	1	1	0	0	1 4 3 4
733	1	0	1	1	0	1	1	1	0	1	1 3 3 5	79	1	1	0	0	0	1	1	1	0	1	1 4 3 5
734	1	0	1	1	0	1	1	1	1	0	1 3 3 6	798	8 1	1	0	0	0	1	1	1	1	0	1 4 3 6
735	1	0	1	1	0	1	1	1	1	1	1 3 3 7	799		1	0	0	0	1	1	1	1	1	1437
736	1	0	1	1	1	0	0	0	0	0	1 3 4 0 1 3 4 1	800		1	0	0	1	0	0	0	0	0	1 4 4 0
738	1	0	1	1	1	0	0	0	1	0	1 3 4 1	80 ⁻ 802		1	0	0	1	0	0	0	0	1	1 4 4 1
739	1	0	1	1	$\frac{1}{1}$	0	0	0	1	1	1 3 4 3	80		1	0	0	1	0	0	0	1	1	1 4 4 3
740	1	0	. 1	1	1	0	0	1	0	0	1 3 4 4	804	1	1	0	0	1	0	0	1	0	0	1 4 4 4
741	1	0	1	1	1	0	0	1	0	1	1 3 4 5	80	5 1	1	0	0	1	0	0	1	0	1	1445
742	1	0	1	1	1	0	0	1	1	0	1 3 4 6	806		1	0	0	1	0	0	1	1	0	1446
743	1	0	1	1	1	0	0	1	1	1	1 3 4 7	80		1	0	0		0	0	1	1	1	1 4 4 7
744	1	0	1	1	1	0	1	0	0	0	1 3 5 0 1 3 5 1	808		1	0	0	1	0	1	0	0	0	1 4 5 0 1 4 5 1
746	1	0	1	$\frac{1}{1}$	1	0	1	0	1	0	1 3 5 2	810		+	0	0		0	1	0	1	0	1 4 5 2
747	1	0	1	1	1	0	1	0	1	1	1 3 5 3	81		1	0	0	1	0	1	0	1	1	1 4 5 3
748	1	0	1	1	1	0	1	1	0	0	1 3 5 4	81:		1	0	0	1	0	1	1	0	0	1454
749	1	0	1	1	1	0	1	1	0	1	1 3 5 5	81:		1	0	0	1	0	1	1	0	1	1 4 5 5
750	1	0	1	1	1	0	1	1	1	0	1356	814		1	0	0	1	0	1	1	1	0	1 4 5 6
751	1	0		1		0	0	1	0	1	1 3 5 7 1 3 6 0	81			0	0	1	0	0	1	0	1	1 4 5 7 1 4 6 0
753	1	0	1	1	1	1	0	0	0	1	1 3 6 1	81		1	0	0	1	1	0	0	0	1	1 4 6 1
754	1	0	1	1	1	1	0	0	1	0	1 3 6 2	81		1	0	.0	1	1	0	0	1	0	1 4 6 2
755	1	0	1	. 1	1	1	0	0	1	1.	1 3 6 3	81		1	0	0	1	1	0	0	1	1	1 4 6 3
756	1	0	1	1	1	1	0	1	0	0		820		1	0	0	1	1	0	1	0	0	1 4 6 4
757	1	0	1	1	1	1	0	1	0	1	1 3 6 5	82		1	0	0	1	1.	0	1	0	1	1 4 6 5
758	1	0	1	1	1	1	0	1	1	0	1 3 6 6 1 3 6 7	82		1	0	0	1	1	0	1	1	0	1 4 6 6 1 4 6 7
760	1	0	1	1	1	1	1	Ö	ō	0	1 3 7 0			1	0	0	1	1	1	0	0	0	1 4 7 0
761	1	0	1	1	1	1	1	0	0	1	1 3 7 1	1		1	Ō	0	1	1	1	0	0	1	1 4 7 1
762	1	0	1	1	1	1	1	0	1	0	1 3 7 2	82		1	0	0	1	1	1	0	1	0	1 4 7 2
763	1	0	1	1	1	1	1	0	1	1	1 3 7 3		_	1	0	0	1	1	1	0	1	1	1 4 7 3
764	1	0	1	1	1	1	1	1	0	0	1 3 7 4			1	0	0	1	1	1	1	0	0	1 4 7 4
765	1	0	1	1	1	1	1	1		1	1 3 7 5			1	0	0	1	1	1	1	0	1	1 4 7 5
766	1	0	1	1	1	1	1	1	1	0	1 3 7 6	-		1	0	0	1	1	1	1	1	0	1 4 7 6
	<u> ' </u>		L	L	<u> </u>	L.'-	1. <u>'</u>	L'	L	L .'	1 3 7 7			1.	10	10		1.	1.	1	1	1.	1 4 / /


DEC.	A ₉	A ₈	A ₇	A ₆	A ₅	A4	Α3	A ₂	A ₁	A ₀	OCTAL	DEC.	A9	A
832	1	1	0	1	0	0	0	0	0	0	1500	896	1	1
833	1	1	0	1	0	0	0	0	0	1	1501	897	1	1
834	1	1	0	1	0	0	0	0	1	0	1502	898	1	1
835	1	1	0	1	0	0	0	0	1	1	1 5 0 3	899	1	1
836	1	1	0	1	0	0	0	1	0	0	1 5 0 4	900	1	1
837	1	1	0	1	0	0	0	1	0	1	1 5 0 5	901	1	1
838	1	1	0	.1 1	0	0	0	1	1	0	1506	902	1	1
839 840	1	1	0	1	0	0	1	0	0	0	1507	903 904	1	1
841	1	1	0	1	0	0	1	0	0	1	1 5 1 1	905	1	1
842	1	1	0	1	0	ō	1	0	1	0	1 5 1 2	906	$\frac{1}{1}$	1
843	1	1	0	1	0	0	1	0	1	1	1 5 1 3	907	$\frac{1}{1}$	1
844	1	1	0	1	0	0	1	1	0	0	1 5 1 4	908	1	1
845	1	1	0	1	0	0	1	1	0	1	1 5 1 5	909	1	1
846	1	1	0	1	0	0	1	1	1	0	1516	910	1	1
847	1	1	0	1	0	0	1	1	1	1	1517	911	1	1
848	1	1	0	1	0	1	0	0	0	0	1 5 2 0	912	1	1
849	1	1	0	1	0	1	0	0	0	1	1521	913	1	1
850	1	1	0	1	0	1	0	0	1	0	1522	914	1	1
851	1	1	0	1	0	1	0	0	1	1	1 5 2 3	915	1	1
852	1	1	0	1	0	1	0	1	0	0	1 5 2 4	916	1	1
853	1	1	0	1	0	1	0	1	0	1	1 5 2 5	917	1	1
854	1	1	0	1	0	1	0	1	1	0	1 5 2 6	918	1	1
855	1	1	0	1	0	1	0	1	1	1	1 5 2 7	919		1
856 857	1	1	0	1 1	0	1	1	0	0	0	1530	920	1	1
858	1	1	0	1	0	1	1	0	1	0	1 5 3 1 1 5 3 2	921	1	1
859	1	1	0	1	0	1	1	0	1	1	1 5 3 3	922	1	1
860	1	1	ō	1	0	1	1	1	0	0	1 5 3 4	924	1	1
861	1	1	0	1	0	1	1	1	0	1	1 5 3 5	925	1	1
862	1	1	0	1	0	1	1	1	1	0	1 5 3 6	926	1	1
863	1	1	0	1	0	1	1	1	1	1	1 5 3 7	927	1	1
864	1	1	0	1	1	0	0	0	0	0	1 5 4 0	928	1	1
865	1	1	0	1	1	0	0	0	0	1	1541	929	1	1
866	1	1	0	1	1	0	0	0	1	0	1542	930	1	1
867	1	1	0	1	1	0	0	0	1	1	1543	931	1	1
868	1	1	0	1	1	0	0	1	0	0	1544	932	1	1
869	1	1	0	1	1	0	0	1	0	1	1545	933	1	1
870	1	1	0	1	1	0	0	1	1	0	1 5 4 6	934	1	1
871	1	1	0	1	1	0	0	1	1	1	1 5 4 7	935	1	1
872	1	1	0	1	1	0	1	0	0	0	1 5 5 0	936	1	1
873 874	1	1	0	1	1	0	1	0	0	1	1 5 5 1 1 5 5 2	937	1	1
875	1	1	0	1	1	0	1	0	1	1			1	
876	1	1	0	1	1	0	1	1	0	0	1553	939	1	1
877	1	1	0	1	1	0	1	1	0	1	1 5 5 5	940	1	
878	1	1	0	1	1	ō	1	1	1	0	1 5 5 6	942	1	1
879	1	1	0	1	1	Ō	1	1	1	1	1 5 5 7	943	1	1
880	1	1	0	1	1	1	0	0	0	0	1 5 6 0	944	1	1
881	1	1	0	1	1	1	0	0	0	1	1 5 6 1	945	1	1
882	1	1	0	1	1	1	0	0	1	0	1562	946	1	1
883	1	1	0	1	1	1	0	0	1	1	1563	947	1	1
884	1	1	0	1	1	1	0	1	0	0	1564	948	1	1
885	1	1	0	1	1	1	0	1	0	1	1565	949	1	1
886	1	1	0	1	1	1	0	1	1	0	1566	950	1	1
887	1	1	0	1	1	1	0	1	1	1	1567	951	1	1
888	1	1	0	1	1	1	1	0	0	0	1 5 7 0	952	1	1
	1	1	0	1	1	1	1	0	0	1	1 5 7 1	953	1	1
889	1	1	0	1	1	1	1	0	1	0	1 5 7 2	954	1	1
890	1						1	0	1	1	1 5 7 3	955	1	1
890 891	1	1	0	1	1	1								
890 891 892	1 1	1	0	1	1	1	1	1	0	0	1574	956	1	1
890 891	1													

DEC.	A9	A ₈	A ₇	A ₆	A ₅	A4	A3	A2	A ₁	A ₀	OCTAL
896	1	1	1	0	0	0	0	0	0	0	1600
897	1	1	1	0	0	0	0	0	0	1	1601
898	1	1	1	0	0	0	0	0	1	0	1602
899	1	1	1	0	0	0	0	0	1	1	1603
900	1	1	1	0	0	0	0	1	0	0	1604
901	1	1	1	0	0	Q	0	1	0	1	1605
902	1	1	1	0	0	0	0	1	1	0	1606
903	1	1	1	0	0	0	0	1	1	1	1607
904	1	1	1	0	0	0	1	0	0	0	1610
905	1	1	1	0	0	0	1	0	0	1	1611
906	1	1	1	0	0	0	1	0	1	0	1612
907	1	1	1	0	0	0	1	0	1	1	1 6 1 3
908	1	1	1	0	0	0	1	1	0	0	1514
909	1	1	1	0	0	0	1	1	0	1	1 6 1 5
910	1	1	1	0	0	0	1	1	1	0	1616
911	1	1	1	0	0	0	1	1	1	1	1 6 1 7
912	1	1	1	0	0	1	0	0	0	0	1 6 2 0
913	1	1	1	0	0	1	0	0	0	1	1 6 2 1
914	1	1	1	0	0	1	0	0	1 1	0	1 6 2 2 1 6 2 3
915 916	1	1	1	0	0	1	0	1	0	0	1 6 2 3 1 6 2 4
916	1	1	1	0	0	1	0	1	0	1	1 6 2 4
917	1	1	1	0	0	1	0	1	1	0	1 6 2 5
918	1	1	1	0	0	1	0	1	1	1	1 6 2 7
920	1	1	1	0	0	1	1	0	0	0	1 6 3 0
921	1	1	1	0	0	1	1	0	ŏ	1	1 6 3 1
922	1	1	1	0	0	1	1	0	1	0	1 6 3 2
923	1	1	1	0	0	1	1	0	1	1	1 6 3 3
924	1	1	1	0	0	1	1	1	0	ō	1 6 3 4
925	1	1	1	0	0	1	1	1	0	1	1 6 3 5
926	1	1	1	0	0	1	1	1	1	0	1 6 3 6
927	1	1	1	0	0	1	1	1	1	1	1 6 3 7
928	1	1	1	0	1	0	0	0	0	0	1 6 4 0
929	1	1	1	0	1	0	0	0	0	1	1 6 4 1
930	1	1	1	0	1	0	0	0	1	0	1 6 4 2
931	1	1	1	0	1	0	0	0	1	1	1 6 4 3
932	1	1	1	0	1	0	0	1	0	0	1 6 4 4
933	1	1	1	0	1	0	0	1	0	1	1 6 4 5
934	1	1	1	0	1	0	0	1	1	0	1646
935	1	1	1	0	1	0	0	1	1	1	1 6 4 7
936	1	1	1	0	1	0	1	0	0	0	1 6 5 0
937	1	1	1	0	1	0	1	0	0	1	1 6 5 1
938	1	1	1	0	1	0	1	0	1	0	1 6 5 2
939	1	1	1	0	1	0	1	0	1	1	1653
940	1	1	1	0	1	0	1	1	0	0	1654
941	1	1	1	0	1	0	1	1	0	1	1655
942	1	1	1	0	1	0	1	1	1	0	1656
943	1	1	1	0	1	0	1	1	1	1	1 6 5 7
944	1	1	1	0	1	1	0	0	0	0	1660
945	1	1	1	0	1	1	0	0	0	1	1 6 6 1
946	1	1	1	0	1	1	0	0	1	0	1 6 6 2
947	1	1	1	0	1	1	0	0	1	1	1 6 6 3
948	1	1	1	0	1	1	0	1	0	0	1664
949	1	1	1	0	1	1	0	1	0	1	1665
950	1	1	1	0	1	1	0	1	1	0	1666
951	1	1	1	0	1	1	0	1	1	1	1667 1670
952	1	1	<u> </u>	0			1	0	0	0	
953	1	1	1	0	1	1	1	0	0	1	1 6 7 1 1 6 7 2
954	1	1	1	0	1	1	1	0	1	0	
955 956	1			0			1	0	0	$\begin{vmatrix} 1 \\ 0 \end{vmatrix}$	1673
	1	1	1	0	1	1		1	0	0	
957	1	1	1	0	1	1	1	1	1		1 6 7 5 1 6 7 6
0=0					1 1	4 F	1 1				1 0 / 0
958 959	1	1	1	0	1	1	1	1	1	1	1677

DEC.	A ₉	A ₈	A7	A ₆	A ₅	A4	A ₃	A2	Α1	A ₀	OCTAL
960	1	1	1	1	0	0	0	0	0	0	1700
961	1	1	1	1	0	0	0	0	0	1	1701
962	1	1	1	1	0	0	0	0	1	0	1702
963	1	1.	1	1	0	0	0	0	1	1	1703
964	1	1.	1	1	0	0	0	1	0	0	1704
965	1	1	1	1	0	0	0	1	0	1	1705
966	1	1	1	1	0	0	0	1	1	0	1706
967	1	1	1	1	0.	0	0	1	1	1	1707
.968	1	1	1	1	0	0	1	0	0	0	1710
969	1	1	1	1	0	0	1	0	0	1	1711
970	1	1	1	1	0	0	1	0	1	0	1712
971	1	1	1	1	0	0	1	0	1	1	1713
972	1	1	1	1	0	0	1	1	0	0	1714
973	1	1	1	1	0	0	1	1	0	1	1715
974	1	1	1	1	0	0	1	1	1	0	1716
975	1	1	1	1	0	0	1	1	1	1	1717
976	1	1	1	1	0	1	0	0	0	0	1720
977	1	1	1	1	0	1	0	Ō	Ō	1	1721
978	1	1	1	1	Ō	1	ō	ō	1	ō	1722
979	1	1	1	1	Ō	1	Ō	ō	1	1	1723
980	1	1	$\frac{1}{1}$	1	Ō	$\frac{1}{1}$	0	1	0	0	1724
981	1	$\frac{1}{1}$	1	1	ō	1	0	1	0	1	1725
982	1	1	1	1	ō	1	0	1	1	0	1726
983	1	1	1	1	0	1	ō	1	1	1	1727
984	1	1	1		0	1	1	0	0	0	1730
985		1	1	1	0	$\frac{1}{1}$	1	0	0	1	1731
.986	$\frac{1}{1}$	$\frac{1}{1}$	1	1	ō	$\frac{1}{1}$		0	$\frac{1}{1}$	0	1732
987	1		1	1	0	$\frac{1}{1}$		0	1	1	1 7 3 3
988	1	$\frac{1}{1}$	1		0				0	0	1 7 3 4
989	1	1	1	1	0	1	1	1	0	1	1 7 3 5
990	1	1	1	1	0	1	1	1	1	0	1736
990	$\frac{1}{1}$		1	1	0	$\frac{1}{1}$	1	1	1	1	1730 1737
		1	1	1	1	0	0	0	0	0	1740
992	1						1				
993	1	1	1	1	1	0	0	0	0	1	
994	1		1	1	1	0	0	0	1	0	1742
995	1	1	1	1	1	0	0	0	1	$\frac{1}{2}$	1743
996		1	1	1	1	0	0	1	0	0	1744
997	1	1	1	1	1	0	0	1	0	1	1745
998	1	1	1	1	1	0	0	1	1	0	1746
999	1	1	1	1	1	0	0	1	1	1	1747
1000	1	1	1	1	1	0	1	0	0	0	1750
1001	1	1	1	1	1	0	1	0	0	1	1751
1002	.1	1	1	1	1	0	1	0	1	0	1 7 5 2
1003	1	1	1	1	1	0	1	0	1	1	1 7 5 3
1004	1	1	1	1	1	0		1	0	0	1 7 5 4
1005	1	1	1	1	1	0	1	1	0	1	1755
1006	1.	1	1	1	1	0	1	1	1	0	1 7 5 6
1007	1	1		1	1	0	1	1	1	1	1 7 5 7
1008	1	1	1	1	1	1	0	0	0	0	1760
1009	1	1	1	1	1	1	0	0	0	1	1761
1010	1	1	1	1	1	1	0	0	1	0	1762
1011	1	1	1	1	1	1	0	0	1	1	1763
1012	1	1	1	1.	1	1	0	1	0	0	1764
1013	1	1	1	1	1	1	0	1	0	1	1765
1014	1	1	1	1	1	1	0	1	1	0	1766
1015	1	1	1	. 1	1	1	0	1	1	1	1767
1016	1	1	1	. 1	1	1	1	0	0	0	1770
1017	1	1	1	1	1	1	1	0	0	1	1771
1018	1	1	1	1	1	1	1	0	1	0	1772
1019	1	1	1	1	1	1	1	0	1	1	1773
1010	1	1	1	1	1	1	1	1	0	0	1774
	1 1				- · ·				-	- <u>+</u>	
1020	1	_	1	1	1	1	1 1	1	0	1 1	1775
		1	1	1	1	1	1	1	0	1	1775

INTRODUCTION	1
NUMERICAL INDEX OF DEVICES	2
SELECTION GUIDES AND CROSS REFERENCE	3
GENERAL CHARACTERISTICS	4
RAMs	5
ROMs AND PROMs	6
PRODUCT INFORMATION/DATA SHEETS	7
ORDER AND PACKAGE INFORMATION	8
FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS	9





CHAPTER 7

Data Sheets

ECL ISOPLANAR MEMORY F100414 256 × 1-BIT FULLY DECODED RANDOM ACCESS MEMORY FAIRCHILD TEMPERATURE AND VOLTAGE COMPENSATED ECL


GENERAL DESCRIPTION – The F100414 is a 256-bit Read/Write Random Access Memory, organized 256 words by one bit. It has typical access time of 7 ns and is designed for high speed scratch pad, control and buffer storage applications. The device includes full address decoding on the chip, has separate Data In and non-inverted Data Out lines, and has three active LOW Chip Select lines.

With on chip voltage and temperature compensation the F100414 is compatible with the F100K and F95K series of ECL Logic. The device is packaged in the hermetic ceramic 16-pin dual in-line or 16-pin flat package and specified for operation over the temperature range 0° to 85°C.

- VERY HIGH SPEED
- COMPATIBLE WITH F100K and F95K ECL LOGIC
- READ ACCESS TIME 7 ns TYP
- CHIP SELECT ACCESS TIME 4 ns TYP
- POWER DISSIPATION 1.8 mW/BIT
- 50 kΩ INPUT PULL-DOWN RESISTORS ON CHIP SELECT
- OUTPUTS CAN BE WIRED-OR FOR EASY MEMORY EXPANSION
- POWER DISSIPATION DECREASES WITH INCREASING TEMPERATURE
- ORGANIZED 256 WORDS X 1 BIT

PIN NAMES

$\overline{\text{CS}}_1$, $\overline{\text{CS}}_2$, $\overline{\text{CS}}_3$	Chip Select Inputs
A0 - A7	Address Inputs
DIN	Data Input
DOUT WF	Data Output
WE	Write Enable Input



2 A1 3 A2 4 A3 F100414 ۹. Α4 10-Α5 11-Aб 12 Α7 DOUT 15 $V_{CC} = PIN 16$ VEE = PIN 8 CONNECTION DIAGRAM DIP (TOP VIEW) 16 Vcc AΩΓ A1 15 DOUT hwe A2 [13 DIN A3 [cs1C 12 A7 CS₂ cs₃ VEE

LOGIC SYMBOL

CS1-3 DIN

Ao

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FUNCTIONAL DESCRIPTION – The F100414 is a fully decoded 256-bit Read/Write Random Access Memory, organized 256 words by one bit. Word selection is achieved by means of an 8-bit address AQ to A7.

The active LOW chip select inputs are provided for increased logic flexibility. This permits memory array expansion up to 2048 words with the 10161 decoder. For larger memories, the fast chip select time permits the decoding of Chip Select, \overline{CS} , from the address without affecting system performance.

The read and write operations are controlled by the state of the active LOW Write Enable, $\overline{(WE, pin 14)}$. With \overline{WE} held LOW, and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH, and the chip selected. Data in the addressed location is presented at D_{OUT} and is read out non-inverted. The D_{OUT} is LOW except when reading a stored HIGH.

Open emitter outputs are provided on the F100414 to allow maximum flexibility in output wired-OR connection for memory expansion.

NOTE:

L = LOW Voltage Levels = -1.7 V H = HIGH Voltage Levels = -0.9 V (Nominal Values) X = Don't Care

		INPUT		Ουτρυτ	MODE	
CS ₁	$\overline{\text{CS}}_2$	\overline{CS}_3	WE	DIN		
x	х	н*	x	x	L	NOT SELECTED
L	L	L	L	L	L	WRITE "0"
L	L	L	L	н	L	WRITE "1"
L	L	L	н	х	DOUT	READ

TABLE 1 – TRUTH TABLE

*One or more Chip Selects HIGH

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature Temperature (Ambient) Under Bias VEE Pin Potential to Ground Pin Input Voltage (dc) Output Current (dc Output HIGH)

.

GUARANTEED OPERATING RANGES

	SUPPLY VOLTAGE (V _{EE})	AMBIENT TEMPERATURE	
MIN	ТҮР	MAX	SEE NOTE 4
-5.7 V	-4.5 V	-4.2 V	0°C to 85°C

DC CHARACTERISTICS: $V_{EE} = -4.5 \text{ V}$, $V_{CC} = \text{GND}$, $T_A = 0^{\circ}\text{C} + 85^{\circ}\text{C}$, output load 50 Ω to -2.0 V

SYMBOL	CHARACTERISTIC		LIMITS		UNITS	CONDITIONS			
OTTIBOL	CHARACTERIONO	В	B TYP			00.12.110.10			
V _{OH}	Output HIGH Voltage	-1025	-955	-880	mV				
V _{OL}	Output LOW Voltage	-1810	-1705	-1620	mV	$V_{IN} = V_{IHA} \text{ or } V_{ILB}$	Loading is		
V _{OHC}	Output HIGH Voltage	-1035			mV		50 Ω to −2.0 V		
VOLC	Output LOW Voltage			-1610	mV	$V_{IN} = V_{IHB}$ or V_{ILA}			
VIH	Input HIGH Voltage	-1165		-880	mV	Guaranteed HIGH Signa	al for All Inputs		
VIL	Input LOW Voltage	-1810		-1475	mV	Guaranteed LOW Signa	I for All Inputs		
ЧΗ	Input HIGH Current			220	μA	V _{IN} = V _{IHA}			
ΊL	Input LOW Current, CS All others	0.5 -50		170	μA	V _{IN} = V _{ILB}			
IEE	Power Supply Current		-100		mA	All inputs and output o	ben		

-65°C to 150°C -55°C to 125°C -7.0 V to +0.5 V VEE to +0.5 V -30 mA to +0.1 mA

FAIRCHILD ECL ISOPLANAR MEMORY • F100414

SYMBOL	PARAMETER	MIN LIMIT	TYP (Note 3)	MAX LIMIT	UNITS		CONDITIONS
READ MODE							
^t ACS	Chip Select Access Time		4		ns		Fig. 1a & b Measured at 50%
^t RCS	Chip Select Recovery Time		4		ns		of Input to Valid Output
^t AA	Address Access Time		7		ns		(V _{ILA} for V _{OL} or V _{IHB} for V _{OH}). Note 5.
WRITE MODE							
tw	Write Pulse Width	6	4		ns	t _{WSA} = 3 ns	
tWSD	Data Set-up Time Prior to Write		0		ns		
tWHD	Data Hold Time After Write		0		ns		
tWSA	Address Set-up Time		1		ns	tw =6 ns	Fig. 2 Measured at 50% of
tWHA	Address Hold Time		0		ns		Input to Valid Output
tWSCS	Chip Select Set-up Time		0		ns		(VILA for VOL or
tWHCS	Chip Select Hold Time		1		ns		VIHB for VOH)
tWS	Write Disable Time		4		ns		
tWR	Write Recovery Time		5		ns		
RISE AND FA	LL TIME						
tr	Output Rise Time		4		ns		Measured between 20% &
tf	Output Fall Time		4		ns		80% points. (Fig. 1a)
CAPACITANC	E						
CIN	Input Lead Capacitance		4		pF		Measure with a
COUT	Output Lead Capacitance		7		pF		Pulse Technique

NOTES:

 Conditions for testing, not shown in the tables are chosen to guarantee operation under "worst case" conditions.
 The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

 Typical values are at V_{EE} = -5.2 V, T_A = +25°C and maximum loading.
 Guaranteed with transverse air flow exceeding 400 linear F.P.M. and two minute warm up period. Typical thermal resistance values of the package are:

 θ_{JA} (Junction to Ambient) = 90°C/Watt (still air)

 θ_{JA} (Junction to Ambient) = 50° C/Watt (at 400 F.P.M. air flow) θ_{JC} (Junction to Case) = 25° C/Watt


5. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.


6. DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATA SHEET:

The symbols and terms used in this data sheet have been chosen to agree with the latest standards of the Electronics Industries Association and the International Electrotechnical Commission. The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are:

"A" the value closest to positive infinity.

"B" the value closest to negative infinity.





NOTE: Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.





Fig. 3.

F100415 ECL ISOPLANAR MEMORY 1024×1-BIT FULLY DECODED RANDOM ACCESS MEMORY



FUNCTIONAL DESCRIPTION – The F100415 is a fully decoded 1024-bit Read/Write Random Access Memory organized 1024 words by one bit. Bit selection is acheived by means of a 10-bit address, A₀ to A₉. One Chip Select input is provided for memory array expansion up to 2048 words without the need for external decoding. For larger memories, the fast chip select time permits the decoding of Chip Select (\overline{CS}) form the address without increasing address access time. The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE}). With \overline{WE} and \overline{CS} held LOW, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and \overline{CS} held LOW. Data in the specified location is presented at D_{OUT} and is non-inverted.

An unterminated emitter-follower output is provided on the F100415 to allow maximum flexibility in output connection. In many applications such as memory expansion, the outputs of many F100415 can be tied together. In other applications the wired-OR is not used. In either case an external 50 Ω pull down resistor to -2 V or an equivalent network must be used to provide a LOW at the output when it is off.

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias VEE Pin Potential to Ground Pin Input Voltage (dc) Output Current (dc Output HIGH)

> TABLE 1 – TRUTH TABLE

MODE	UTS OUTPUT MODE				
MODE	OPEN EMITTER	DIN	WE	CS	
NOT SELECTED	L	x	х	н	
WRITE "0"	L	L	Ł	L	
WRITE "1"	L	н	L	L	
READ	DOUT	x	н	L	

--55°C to +125°C -7.0 V to +0.5 V VEE to +0.5 V -30 mA to +0.1 mA

-65°C to +150°C

L = LOW Voltage Levels = -1.7 V
H = HIGH Voltage Levels = -0.9 V
(Nominal values)
X = Don't Care

GUARANTEED OPERATING RANGES

	SUPPLY VOLTAGE (V _{EE})	AMBIENT TEMPERATURE	
MIN	TYP	MAX	NOTE 4
-5.7 V	-4.5 V	-4.2 V	0°C to 85°C

DC CHARACTERISTICS: $V_{EE} = -4.5V$, $V_{CC} = GND$, $T_A = 0^{\circ}C$ to $+85^{\circ}C$ (Note A)

SYMBOL	CHARACTERISTIC	LIN	AITS (Not	e 6)	UNITS	CONDITIONS		
OTWIDOL	GIANAGENIOTO	В	TYP (Note 3)	A		CONDITIONS		
V _{OH}	Output Voltage HIGH	-1025	-955	-880	mV	$V_{IN} = V_{IHA}$ or V_{ILB}		
VOL	Output Voltage LOW	-1810	-1705	-1620	mV		Loading is	
Vонс	Output Voltage HIGH	-1035			mV	$V_{IN} = V_{IHB}$ or V_{ILA}	50 Ω to -2.0 V	
VOLC	Output Voltage LOW			-1610	mV			
VIH	Input Voltage HIGH	-1165		-880	mV	Guaranteed HIGH Sig	nal for All Inputs	
VIL	Input Voltage LOW	-1810		-1475	mV	Guaranteed LOW Sigr	nal for All Inputs	
Чн	Input Current HIGH			220	μA	VIN = VIHA		
μL	Input Current LOW, CS All others	0.5 -50		170	μA	VIN = VILB		
IEE	Power Supply Current	-150	-105		mA	All Inputs and Output open		

NOTES:

1. Conditions for testing, not shown in the tables are chosen to guarantee operation under "worst case" conditions.

The specified Limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
 Typical values are at V_{EE} = -5.2 V, T_A = 25°C and maximum loading.

4. Guaranteed with transverse air flow exceeding 400 linear F.P.M. and 2-minute warm-up period. Typical resistance values of the package are: θ_{JA} (Junction to Ambient) = 90°C/Watt (still air)

 θ_{JA} (Junction to Ambient) = 50°C/Watt (at 400 F.P.M. air flow)

 $\theta_{\rm JC}$ (Junction to Case) = 25°C/Watt


5. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

6. DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATA SHEET:


The symbols and terms used in this data sheet have been chosen to agree with the latest standards of the Electronics Industries Association and the International Electrotechnical Commission. The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: "A" the value closest to positive infinity, "B" the value closest to negative infinity.

SYMBOL	PARAMETER	MIN	TYP (Note 3)	МАХ	UNITS	CONDITIONS
			-			Fig 1a and b measured at
ACS	Chip Select Access Time		5		ns	50% of input to valid
RCS	Chip Select Recovery Time Address Access Time		5 12	20	ns	output (VILA for VOL
AA	Address Access Time		12	20	ns	or VIHB or VOH)
tw	Write Pulse Width					
	(to Guarantee writing)	12	9		ns	t _{WSA} = 8 ns
WSD	Data Sep-up Time					
	Prior to Write Data Hold Time		0		ns	
^t WHD	After Write		0			
twsa	Address Set-up Time		-			
	Prior to Write		5		ns	t _W =12 ns
^t WHA	Address Hold Time					
	After Write		0		ns	
twscs	Chip Select Set-up Time Prior to Write		0		ns	
			Ũ		115	Fig. 2 measured
twhcs	Chip Select Hold Time After Write		0			at 50% of input to valid output
tws	Write Disable Time		5		ns ns	
twr	Write Recovery Time		10		ns	VILA for VOL of
-vvn			10			
t _r	Output Rise Time		4.5		ns	Measured between 20%
t _f	Output Fall Time		5.5		ns	and 80% points.
						(Fig. 1a)
CIN	Input Pin Capacitance		4	5	pF	Measure with a Pulse
	Output Pin Capacitance		4	8	pF pF	Technique

LOADING CONDITIONS



READ MODE PROPAGATION DELAY FROM CHIP SELECT



INPUT LEVELS

INPUT LEVELS



All Timing Measurements Referenced to 50% of Input Levels

- C_L = 30 pF including Jig and Stray Capacitance R_T = 50 Ω Termination of Scope

READ MODE PROPAGATION DELAY FROM ADDRESS






Fig. 1b



F10145A 16×4 REGISTER FILE (RAM) F10K-VOLTAGE COMPENSATED ECL

GENERAL DESCRIPTION - The F10145A is a high speed 64-bit Random Access Memory organized as a 16-word by 4-bit array. External logic requirements are minimized by internal address decoding, while memory expansion and data bussing are facilitated by the output disabling features of the Chip Select (\overline{CS}) and Write Enable (WE) inputs.

A HIGH signal on CS prevents read and write operations and forces the outputs to the LOW state. When CS is LOW, the WE input controls chip operations. A HIGH signal on WE disables the Data input (Dn) buffers and enables readout from the memory location determined by the Address (A_n) inputs. A LOW signal on WE forces the Q_n outputs LOW and allows data on the Dn inputs to be stored in the addressed location. Data exits in the same logical sense as presented at the data inputs, i.e., the memory is noninvertina.




LOGIC SYMBOL



- 50 k Ω INPUT, PULL-DOWN RESISTORS
- OUTPUTS CAN BE WIRED-OR FOR EASY MEMORY EXPANSION
- CHIP SELECT ACCESS TIME 4 ns TYP
- VOLTAGE COMPENSATED, INSENSITIVE TO POWER SUPPLY VARIATIONS
- FULLY COMPATIBLE WITH ALL 10,000 SERIES ECL

PIN NAMES

<u>cs</u>	Chip Select
A _n	Address Lines
Dn	Data Input Lines
WE	Write Enable
۵ _n	Data Output Lines




			LIMITS						
SYMBOL	CHARACTERISTIC	В	ТҮР	A	UNITS	TA	CONDITIONS		
v _{он}	Output Voltage HIGH	-1000 -960 -900		-840 -810 -720	mV	0°C 25°C 75°C	V _{IN} = V _{IHA} or V _{ILB}		
V _{OL}	Output Voltage LOW	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C 25°C 75°C		Loading is 50 Ω to -2 V	
V _{ОНС}	Output Voltage HIGH	-1020 -980 -920			mV	0°C 25°C 75°C	V _{IN} = V _{IHB} or V _{ILA}		
V _{OLC}	Output Voltage LOW			-1645 -1630 -1605	mV	0°C 25°C 75°C			
VIH	Input Voltage HIGH	-1145 -1105 -1045		-840 -810 -720	mV	0°C 25°C 75°C	Guaranteed Input Voltage HIGH for All Inputs		
VIL	Input Voltage LOW	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C 25°C 75°C	Guaranteed Input Voltage LOW for All Inputs		
ін	Input Current HIGH Pins 3, 6, 7, 9, 10 Pins 4,5,11,12,13			200 220	μΑ	25°C	V _{IN} = V _{IHA}		
ΙL	Input Current LOW	0.5			μA	25°C	V _{IN} = V _{ILB}		
EE	Supply Current	-130	-100		mA	25°C	Inputs and Outputs ()pen	

AC CHARACTERISTICS: V_{EE} = -5.2 V, T_A = 25°C

	CHARACTERISTIC		LIMITS		UNITS	CONDITIONS
SYMBOL		В	TYP	А	UNITS	CONDITIONS
	Access/Recovery Times					
t _{ACS}	Chip Select Access	3.0	4.5	6.0	ns	Figures 1, 3
^t RCS	Chip Select Recovery	3.0	4.5	6.0	ns	
^t AA	Address Access	4.5	6.5	9.0	ns	
	Write Times					
	Set-Up			{		
twsd	Data	4,5	3.0		ns	
twscs	Chip Select	4.5	2.5		ns	
tWSA	Address	3.5	1.5		ns	Figures 1, 2a
. 1	Hold	10	25			
tWHD	Data Obia Oslast	-1.0	-2.5		ns	
twhcs	Chip Select	0.5	0.0		ns	
^t WHA	Address	1.0	-1.0		ns	
twr	Write Recovery Time	3.0	4.5	6.0	ns	Figures 1, 3
tws	Write Disable Time	3.0	4.5	6.0	ns	
tw	Write Pulse Width, Min	4.0	2.5		ns	Figures 1, 2a
tcs	Chip Select Pulse Width, Min	4.0	2.5		ns	
	Select Times					
	Set-Up					
tCSD	Data	4.5	3.0		ns	
tcsw	Write Enable	4.5	2.5		ns	
tCSA	Address	3.5	1.5		ns	Figures 1, 2b
	Hold					
^t CHD	Data	-1.0	-2.5		ns	
tCHW	Write Enable	0.5	0.0		ns	
^t CHA	Address	1.0	-1.0		ns	
	Transition Times					
ttlh	20% to 80%	1.5	2.5	3.9	ns	Figures 1, 3
t _{THL}	80% to 20%	1.5	2.5	3.9	ns	

FAIRCHILD ECL • F10145A




7-14

WAVEFORMS (Cont'd)


Fig. 3. READ MODES

ADDRESS INPUT TO DATA OUTPUT (WE = HIGH, CS = LOW)




CHIP SELECT INPUT TO DATA OUTPUT (WE = HIGH)

CHIP SELECT ACCESS AND RECOVERY TIMES



WRITE ENABLE INPUT TO DATA OUTPUT (CS = LOW)

WRITE RECOVERY, DISABLE TIMES



ECL ISOPLANAR MEMORY F10405 128×1-BIT FULLY DECODED RANDOM ACCESS MEMORY

FAIRCHILD VOLTAGE COMPENSATED ECL

GENERAL DESCRIPTION – The F10405 is a 128-bit Read/Write Random Access Memory, organized 128 words by one bit. It has typical access time of 12 ns and is designed for high speed scratch pad, control and buffer storage applications. It is fully compatible with F10K voltage compensated ECL and is usable with fully compensated F95K ECL and uncompensated 10,000 ECL.


The F10405 has full address decoding on chip, separate Data In and non-inverted Data Out lines and three active LOW Chip Select lines.


The F10405 is packaged in the hermetic ceramic 16-pin dual in-line package and specified for operation over the temperature range 0° C to 75° C.

- FULLY COMPATIBLE WITH F10K ECL
- READ ACCESS TIME 12 ns TYP
- 50 kΩ INPUT PULL DOWN RESISTORS ON CHIP SELECT
- USABLE WITH F95K AND UNCOMPENSATED 10,000 ECL
- OUTPUTS CAN BE WIRED-OR FOR EASY MEMORY EXPANSION
- CHIP SELECT ACCESS TIME 5 ns TYP

PIN NAMES

$\overline{\text{CS}}_1$, $\overline{\text{CS}}_2$, $\overline{\text{CS}}_3$	Chip Select Inputs
An	Address Inputs
DIN	Data Input
DOUT	Data Output
WE	Write Enable Input





FUNCTIONAL DESCRIPTION - The F10405 is a fully decoded read/write random access ECL memory, organized 128 words by one bit. The desired word is selected by a 7-bit address (A0 to A6).

The Chip Selects and Write Enable are active LOW. Three Chip Selects are provided for memory expansion. This permits memory array expansion up to 1024 words with the 9538 decoder. For larger memories, the third Chip Select line permits the decoding of Chip Select, \overline{CS} , from the address without affecting system performance.

The read and write operations are controlled by the state of the active LOW Write Enable, \overline{WE} (pin 12). With \overline{WE} held LOW, and the chip selected, the data at D_{IN} is written into the addressed location. To Read, \overline{WE} is held HIGH, and the chip is selected. Data in the addressed location is presented at D_{OUT} and is read out non-inverted. The D_{OUT} is LOW except when reading a stored HIGH.

Open emitter outputs are provided on the F10405 to allow maximum flexibility in output wired-OR connections for memory expansion.

A write operation may be performed with the write pulse applied to one of the Chip Select inputs. The two other Chip Selects and the Write Enable must be LOW.

		INPUT		OUTPUT	MODE					
\overline{cs}_1	\overline{cs}_2	\overline{CS}_3	WE	DIN			1			
х	х	н*	×	X	L L	NOT SELECTED				
L	L	L	L	L	L	WRITE "0"				
L	L	L	L	н	L	WRITE "1"				
L	L	L	н	×	DOUT	READ				

TADLE 1 TOUTUTADLE

L = LOW Voltage Levels = -1.7 V H = HIGH Voltage Levels = -0.9 V (Nominal values) X = Don't Care

*One or more Chip Selects HIGH

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature Temperature (Ambient) Under Bias VEE Pin Potential to Ground Pin Input Voltage (dc) Output Current (dc Output HIGH)

GUARANTEED OPERATING RANGES

SUP	PLY VOLTAGE (V	EE)	AMBIENT TEMPERATURE			
MIN	TYP	MAX	Note 4			
-5.46 V	-5.2 V	4.94 V	0°C to +75°C			

DC CHARACTERISTICS: VEE = -5.2 V, VCC = GND (Notes 1-4)

SYMBOL		LIM	ITS (Not	te 6)	UNITO		CONDITIONS		
STINDUL	CHARACTERISTIC	В	ТҮР	А	UNITS	CONDITIONS			
VOH	Output Voltage HIGH	-1000		840	mV	0°C			
		-960		810		+25°C			
		-900		-720		+75°C			
VOL	Output Voltage LOW	-1870		-1665	mV	0°C	VIN = VIHA or VILB		
		-1850				+25°C			
				-1625		+75°C		Loading is	
Vонс	Output Voltage HIGH	-1020			mV	0°C		50 Ω to -2.0 V	
		980				+25°C	VIN = VIHB or VILA		
		-920				+75°C			
VOLC	Output Voltage LOW				mV	0°C			
			1	-1630		+25°C			
						+75°C			
VIH	Input Voltage HIGH	-1145			mV	0°C	Guaranteed Input Voltag	je	
		-1105		810		+25°C	HIGH for All Inputs		
		-1045		-720		+75°C			
VIL	Input Voltage LOW	-1870			mV	0°C	Guaranteed Input Voltag	je	
		-1850		-1475		+25°C	LOW for All Inputs		
		-1830		-1450		+75°C			
ιн	Input Current HIGH			200	μA	0 to +75°C	VIN = VIHA		
۱۱۲ ۱	Input Current LOW (Chip Selects)	0.5		160	μA	+25°C	V _{IN} = V _{ILB}		
IEE	Power Supply Current		90		mA	+25° C	Inputs and Output Open		

-65° C to +150° C -55° C to +125° C -7.0 V to +0.5 V VEE to +0.5 V -30 mA to +0.1 mA

7-17

			LIMITS					
SYMBOL	PARAMETER	MIN	TYP Note 3	мах	UNITS	CONDITIONS		
READ MODE								
^t ACS	Chip Select Access Time		5	8	ns		Fig. 1a & b Measured at 50%	
^t RCS	Chip Select Recovery Time		5	8	ns		of Input to 50% of Output	
^t AA	Address Access Time (Note 5)		12	15	ns			
VRITE MODE								
tw	Write Pulse Width	8	6		ns	tWSA = 4 ns		
twsd	Data Set-up Time Prior to Write	4	3		ns			
twhd	Data Hold Time After Write	. 3	0		ns		Fig. 2 Measured at 50% of	
tWSA	Address Set-up Time	4	3		ns	tw = 8 ns	Input to Valid Output	
tWHA	Address Hold Time	3	2		ns			
twscs	Chip Select Set-up Time	4	3		ns			
tWHCS	Chip Select Hold Time	3	2		ns			
tws	Write Disable Time		6	9	ns			
twr	Write Recovery Time		6	10	ns			
RISE AND FA	LLTIME							
t _r	Output Rise Time		3		ns		Measured between 20% &	
tf	Output Fall Time		3		ns		80% points. (Fig. 1a)	
APACITANC	Ę							
CIN	Input Lead Capacitance		4	5	pF			
COUT	Output Lead Capacitance		7	8	pF			

NOTES:

1. Conditions for testing not shown in the tables are chosen to guarantee operation under "worst case" conditions.

2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

8. Typical values are at $V_{EE} = -5.2 V$, +25°C, and maximum loading. 4. Guaranteed with transverse air flow exceeding 400 linear F. P. M. and a two minute warm-up period.

Thermal resistance values of the package are:

 θ_{JA} (Junction to Ambient) = 90°C/Watt (still air)

 $\theta_{JA}^{(3)}$ (Junction to Ambient) = 50°C/Watt (at 400 F. P. M. air flow)


 $\theta_{\rm JC}$ (Junction to Case) = 25° C/Watt


5. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

6. DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATA SHEET.

The symbols and terms used in this data sheet have been chosen to agree with the latest standards of the Electronics Industries Association and the International Electrotechnical Commission. The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: "A" the value closest to positive infinity.

"B" the value closest to negative infinity.





ECL ISOPLANAR MEMORY F10410 256×1-BIT FULLY DECODED RANDOM ACCESS MEMORY

FAIRCHILD VOLTAGE COMPENSATED ECL


GENERAL DESCRIPTION – The F10410 is a 256-bit Read/Write Random Access Memory, organized 256 words by one bit. It has typical access time of 18 ns and is designed for high speed scratch pad, control and buffer storage applications. The device includes full address decoding on the chip, has separate Data In and non-inverted Data Out lines, and has three active LOW Chip Select lines.


The F10410 is compatible with the F10K and uncompensated 10K ECL families and includes on-chip voltage compensation for improved noise margin. The device is packaged in the hermetic ceramic 16-pin dual in-line package and specified for operation over the temperature range 0° C to 75° C.

- COMPATIBLE WITH F10K AND UNCOMPENSATED ECL LOGIC
- READ ACCESS TIME 18 ns TYP
- CHIP SELECT ACCESS TIME 7 ns TYP
- POWER DISSIPATION 1.8 mW/BIT
- 50 kΩ INPUT PULL-DOWN RESISTORS ON CHIP SELECT
- OUTPUTS CAN BE WIRED-OR FOR EASY MEMORY EXPANSION
- POWER DISSIPATION DECREASES WITH INCREASING TEMPERATURE
- ORGANIZED 256 WORDS X 1 BIT

PIN NAMES

\overline{CS}_1 , \overline{CS}_2 , \overline{CS}_3	Chip Select Inputs
A0 - A7	Address Inputs
DIN	Data Input
POUT	Data Output
WE	Write Enable Input





LOGIC SYMBOL

FUNCTIONAL DESCRIPTION – The F10410 is a fully decoded 256-bit Read/Write Random Access Memory, organized 256 words by one bit. Word selection is achieved by means of an 8-bit address A_0 to A_7 .

The active LOW Chip Select inputs are provided for increased logic flexibility. This permits memory array expansion up to 2048 words with the 10161 decoder. For larger memories, the fast chip select time permits the decoding of Chip Select, \overline{CS} , from the address without affecting system performance.

The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE} , pin 14). With \overline{WE} held LOW, and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH, and the chip selected. Data in the addressed location is presented at D_{OUT} and is read out non-inverted. The D_{OUT} is LOW except when reading a stored HIGH.

Open emitter outputs are provided on the F10410 to allow maximum flexibility in output wired-OR connection for memory expansion.

_	TABLE 1 – TRUTH TABLE								
		INPUT		OUTPUT	MODE				
cs 1	\overline{cs}_2	\overline{CS}_3	WE	D _{IN}					
×	х	Н*	х	×	L	NOT SELECTED			
L	L	L	L	L	L	WRITE "0"			
L	L	L	L	н	L	WRITE "1"			
L	L	L	н	x	POUT	READ			

NOTE: L = LOW Voltage Levels = -1.7 V H = HIGH Voltage Levels = -0.9 V (Nominal Values) X = Don't Care

*One or more Chip Selects HIGH

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature Temperature (Ambient) Under Bias VEE Pin Potential to Ground Pin Input Voltage (dc)

Output Current (dc Output HIGH)

--65°C to 150°C --55°C to 125°C --7.0 V to +0.5 V VEE to +0.5 V --30 mA to +0.1 mA

GUARANTEED OPERATING RANGES

S	UPPLY VOLTAGE (VE	Е)	AMBIENT TEMPERATURE		
MIN	ТҮР	MAX	Note 4		
-5.46 V	-5.2 V	-4.94 V	0°C to 75°C		

DC CHARACTERISTICS: $V_{EE} = -5.2 \text{ V}$, Output Load = 50 Ω to -2.0 V, $T_A = 0^{\circ}$ C to 75°C (Note 4)

SYMBOL	CHARACTERISTIC	B LIMIT	TYP (Note 3)	A LIMIT	UNITS		CONDITIONS		
VOH	Output HIGH Voltage	-1000		-840	mV	0°C			
		-960		810		+25°C			
		-900		-720		+75°C			
VOL	Output LOW Voltage	-1870		-1665	mV	0° C	VIN = VIHA or VILB		
		-1850		-1650		+25°C			
		-1830		-1625		+75°C		Loading is	
Vонс	Output HIGH Voltage	-1020			mV	0° C		50 Ω to -2.0 \	
		-980				+25°C			
		-920				+75°C			
VOLC	Output LOW Voltage			1645	mV	0°C	VIN = VIHB or VILA		
				-1630		+25°C			
				-1605		+75° C			
VIH	Input HIGH Voltage	-1145		-840	mV	0°C	Guaranteed Input Volta	ge	
		-1105		-810		+25°C	HIGH for All Inputs		
		-1045		-720		+75°C			
VIL	Input LOW Voltage	-1870		-1490	mV	0°C	Guaranteed Input Volta	ge	
		-1850		-1475		+25°C	LOW for All Inputs		
		-1830		-1450		+75°C	•		
Чн	Input HIGH Current			220	μA	0 to +75°C	VIN = VIHA		
μL	Input LOW Current (CS)	0.5		170	μA	+25°C	VIN = VILB		
	All Others	50							
lee	Power Supply Current		-85		mA	+75°C	All Inputs and Outputs	Open	
EE	(Pin 8)	-130	-95		mA	0°C	An inputs and Outputs Open		

SYMBOL	PARAMETER	MIN LIMIT	TYP (Note 3)	MAX	UNITS		CONDITIONS
READ MODE							
^t ACS	Chip Select Access Time		7	12	ns		Fig. 1a & b Measured at 50%
^t RCS	Chip Select Recovery Time		7	. 12	ns		of Input to Valid Output
^t AA	Address Access Time		18	30	ns		(V _{ILA} for V _{OL} or V _{IHB} for V _{OH}). Note 5.
WRITE MODE							
tw	Write Pulse Width	25	15		ns	t _{WSA} = 8 ns	
tWSD	Data Set-up Time Prior to Write	5	3		ns		
twhd	Data Hold Time After Write	5	3		ns		
tWSA	Address Set-up Time	8	5		ns	t _W = 25 ns	Fig. 2 Measured at 50% of
twha	Address Hold Time	5	0		ns		Input to Valid Output
twscs	Chip Select Set-up Time	5	3		ns		(VILA for VOL or
tWHCS	Chip Select Hold Time	5	3		ns		VIHB for VOH)
tWS	Write Disable Time	3	7		ns		
tWR	Write Recovery Time		8	20	ns		
RISE AND FAI	LL TIME						· · · · · · · · · · · · · · · · · · ·
• t _r	Output Rise Time		5		ns		Measured between 20% &
tf	Output Fall Time		5		ns		80% points. (Fig. 1a)
CAPACITANCI	E.						Measure with a
CIN	Input Lead Capacitance		4	5	pF		
COUT	Output Lead Capacitance		7	8	pF		Pulse Technique

AC CHARACTERISTICS: $V_{--} = 5.2 V_{+} = 0^{\circ} O_{+} O_{+}$

NOTES:

1. Conditions for testing, not shown in the tables are chosen to guarantee operation under "worst case" conditions.

Conditions for testing, not shown in the tables are chosen to guarantee operation under "worst case" conditions.
 The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

3. Typical values are at $V_{EE} = -5.2 \text{ V}$, $T_A = +25^{\circ}\text{C}$ and maximum loading. 4. Guaranteed with transverse air flow exceeding 400 linear F.P.M. and two minute warm up period. Typical thermal resistance values of the package are:

 θ_{JA} (Junction to Ambient) = 90°C/Watt (still air)


- JA location to Ambient) = 50° C/Watt (still air) $\theta_{\rm JA}$ (Junction to Ambient) = 50° C/Watt (at 400 F.P.M. air flow) $\theta_{\rm JC}$ (Junction to Case) = 25° C/Watt


The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
 DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATA SHEET:

The symbols and terms used in this data sheet have been chosen to agree with the latest standards of the Electronics Industries Association and the International Electrotechnical Commission. The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are:

"A" the value closest to positive infinity.

"B" the value closest to negative infinity.








Fig. 3.

ECL ISOPLANAR MEMORY F10411 256×1—BIT FULLY DECODED RANDOM ACCESS MEMORY

FAIRCHILD VOLTAGE COMPENSATED ECL


GENERAL DESCRIPTION – The F10411 is a low voltage 256-bit Read/Write Random Access Memory, organized 256 words by one bit. It has a 20 ns typical access time and is designed for high speed scratchpad, control and buffer storage applications. The device includes full address decoding on the chip, has separate Data In and non-inverted Data Out lines, and has three active LOW Chip Select lines.


The F10411 is compatible with the F10K and uncompensated 10K ECL families and includes on-chip voltage compensation for improved noise margin. The device is packaged in the hermetic ceramic 16-pin dual in-line package and specified for operation over the temperature range 0°C to 75°C.

- OPERATES WITH REDUCED POWER SUPPLY VOLTAGE
- READ ACCESS TIME 20 ns TYP
- CHIP SELECT ACCESS TIME 7 ns TYP
- POWER DISSIPATION 1.4 mW / BIT TYP
- 50 kΩ INPUT PULL-DOWN RESISTORS ON CHIP SELECT
- OUTPUTS CAN BE WIRED-OR FOR EASY MEMORY EXPANSION
- POWER DISSIPATION DECREASES WITH INCREASING TEMPERATURE
- ORGANIZED 256 WORDS X 1 BIT

PIN NAMES

$\overline{cs}_1 - \overline{cs}_3$	Chip Select Inputs
A ₀ – A ₇	Address Inputs
D _{IN}	Data Input
DOUT	Data Output
WE	Write Enable Input





7-25

FUNCTIONAL DESCRIPTION – The F10411 is a fully decoded 256-bit Read/Write Random Access Memory, organized 256 words by one bit. Word selection is achieved by means of an 8-bit address, A₀ thru A₇.

The active LOW Chip Select inputs are provided for increased logic flexibility. This permits memory array expansion up to 2048 words with the 10161 decoder. For larger memories, the fast chip select time permits the decoding of Chip Select, \overline{CS} , from the address without affecting system performance.

The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE} , pin 14). With \overline{WE} held LOW, and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH, and the chip selected. Data in the addressed location is presented at D_{OUT} and is read out non-inverted. The D_{OUT} is LOW except when reading a stored HIGH.

Open emitter outputs are provided on the F10411 to allow maximum flexibility in output wired-OR connection for memory expansion.

TABLE I - TRUTH TABLE

		INPUTS			OUTPUT	MODE
CS ₁	cs ₂	CS 3	WE	D _{IN}	OUTPUT	MODE
x	x	H*	x	х	L	Not Selected
L	L	L	L	L L	L	Write "O"
L	L	L	L	н	L	Write "1"
L	L	L	н	x	D _{OUT}	Read

 $\begin{array}{l} L = LOW \; \mbox{Voltage Levels} = -1.7 \; \mbox{V} \\ H = HIGH \; \mbox{Voltage Levels} = -0.9 \; \mbox{V} \\ \mbox{(Nominal values)} \\ X = Don't \; \mbox{Care} \end{array}$

*One or more Chip Selects HIGH

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to 150°C
Temperature (Ambient) Under Bias	-55°C to 125°C
V _{EE} Pin Potential to Ground Pin	-7.0 V to +0.5 V
Input Voltage (dc)	V _{EE} to +0.5 V
Output Current (dc Output HIGH)	-30 mA to +0.1 mA

GUARANTEED OPERATING RANGES

5	SUPPLY VOLTAGE (V _{EI}	<u>=</u>)	AMBIENT TEMPERATURE		
MIN	TYP	MAX	Note 4		
-4.46 V	-4.25 V	-4.04 V	0°C to 75°C		


				IITS							
SYMBOL	CHARACTERISTIC	B LIMIT	TY (Note		A LIMI		UNIT	S S	TA	CONDITIONS	
V _{OH}	Output HIGH Voltage	-1000	,		-84	0	mV		0°C		
		-960			-81				+25°C		
		-900	2		-72	0			+75°C	$V_{IN} = V_{IHA} \text{ or } V_{ILB}$	
VOL	Output LOW Voltage	-1870			-160	5	mV		0°C		
		-1850			-159				+25°C		
		-1830)		-156	5			+75°C		Loading is
V _{OHC}	Output HIGH Voltage	-1020					mV		0°C		50 Ω to -2.0 V
		-980							+25°C		
		-920)						+75°C	$V_{IN} = V_{IHB} \text{ or } V_{ILA}$	
VOLC	Output LOW Voltage				-158	5	mV		0°C		
					-157	0			+25°C		
					-154	5			+75°C		
V _{IH}	Input HIGH Voltage	-1045	;		-73	5	mV		0°C	Guaranteed Input Vol	tage HIGH for
		-1025	;		-70	5			+25°C	All Inputs	
		-1000)		-61	5			+75°C		
V _{IL}	Input LOW Voltage	-1870)		-149	0	mV		0°C	Guaranteed Input Vol	tage LOW for
		-1850			-147	5			+25°C	All Inputs	
		-1830			-145	0			+75°C		
Iн	Input HIGH Current			200		0	μA	0	to +75°C	V _{IN} = V _{IHA}	
۱ _L	Input LOW Current (CS)	0.5	;]		15	0	μA		+25°C	V _{IN} = V _{ILB}	
	All Others	-50)								
I	Power Supply Current		-8	0			mA		+75°C	All Inputs and Output	o Onon
EE	(Pin 8)	-125	-9	0			mA		0°C		s Open
AC CHAR	ACTERISTICS: V _{EE} = -4.2	5 V ±5%,	Outpu	t Loa	d = 50	Ω, 3	30 pF	to -2.0	v, T _A = 0°	C to 75°C (Note 4)	
				LI	MITS						
SYMBOL	CHARACTERISTIC		MIN 1							CONDITIONS	
			LIMIT	(No	ote 3)	LIN	ЛІТ				
READ MOD	E										
^t ACS	Chip Select Access Tim	е			7	1:	2	ns		Fig. 1a and b M	easured at 50%
^t RCS	Chip Select Recovery Ti	me			7	1:	2	ns		of Input to Valio	l Output
^t AA	Address Access Time			:	20	3	5	ns		(V _{ILA} for V _{OL} o for V _{OH}). Note	
	DE									101 * OH): 14016	
WRITE MOI	Write Pulse Width		30		20			ns	twsa =	10 ns	
^t W ^t WSD	Data Set-Up Time Prior	to Write	7		3			ns	'WSA		
tWHD	Data Hold Time After W		7		3			ns			
tWSA	Address Set-Up Time		10		6			ns	t _W = 30	ns Fig. 2 Measured	l at 50% of
^t WHA	Address Hold Time	Address Hold Time			0			ns		Input to Valid O	utput
twscs	Chip Select Set-Up Time	в	5		3			ns		(V _{ILA} for V _{OL} o	r
tWHCS	Chip Select Hold Time		5		3			ns		V _{IHB} for V _{OH})	
^t WS	Write Disable Time Write Recovery Time		3		7 9	~		ns			
^t WR					9	20		ns			
RISE AND F					_					•• ··	
t _r	Output Rise Time				5			ns		Measured betw	
^t f	Output Fall Time				5			ns		80% points. (Fig	j. 1a)
CAPACITAN	1										
C _{IN}	Input Load Capacitance				4		5	pF		Measure with a	
с _{оит}	Output Load Capacitance	e			7	1	8	pF		Pulse Technique	e

NOTES:

- 1. Conditions for testing, not shown in the tables are chosen to guarantee operation under "worst case" conditions.
- 2. The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical values are at V_{EE} = -4.25 V, T_A = +25°C and maximum loading.
 Guaranteed with transverse air flow exceeding 400 linear F.P.M. and a two minute warm-up period. Typical thermal resistance values of the package are: $\theta_{\rm JA}$ (Junction to Ambient) = 90°C/Watt (still air)
 - θ_{JA}^{A} (Junction to Ambient) = 50°C / Watt (at 400 F.P.M. air flow)
 - $\theta_{\rm JC}$ (Junction to Case) = 25°C / Watt
- 5. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
- 6. DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATA SHEET.
 - The symbols and terms used in this data sheet have been chosen to agree with the lateststandards of the Electronics Industries Association and the International Electrotechnical Commission. The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are:
 - "A" the value closest to positive infinity.
 - "B" the value closest to negative infinity.

AC TEST LOAD AND WAVEFORMS





INPUT LEVELS



All Timing Measurements Referenced to 50% of Input Levels $C_L = 30 \text{ pF}$ including Jig and Stray Capacitance $R_L = 50 \Omega$ to -2.0 V

READ MODE PROPAGATION DELAY FROM CHIP SELECT




Fig. 1a

READ MODE PROPAGATION DELAY FROM ADDRESS





Fig. 1b





ECL ISOPLANAR MEMORY F10414 256 × 1-BIT FULLY DECODED RANDOM ACCESS MEMORY

FAIRCHILD VOLTAGE COMPENSATED ECL


GENERAL DESCRIPTION – The F10414 is a 256-bit Read/Write random access Memory, organized 256 words by one bit. It has typical access time of 7 ns and is designed for high speed scratch pad, control and buffer storage applications. The device includes full address decoding on the chip, has separate Data In and non-inverted Data Out lines, and has three active LOW Chip Select lines.


The F10414 is compatible with the F10K and uncompensated 10K ECL families and includes on-chip voltage compensation for imporved noise margin. The device is packaged in the hermetic ceramic 16-pin dual in-line package and specified for operation over the temperature range 0°C to 75°C.

- VERY HIGH SPEED
- COMPATIBLE WITH F10K AND UNCOMPENSATED ECL LOGIC
- READ ACCESS TIME 7 ns TYPICAL
- CHIP SELECT ACCESS TIME 4 ns TYPICAL
- POWER DISSIPATION 1.8 mW/BIT
- 50 kΩ INPUT PULL-DOWN RESISTORS ON CHIP SELECT
- OUTPUTS CAN BE WIRED-OR FOR EASY MEMORY EXPANSION
- POWER DISSIPATION DECREASES WITH INCREASING TEMPERATURE
- ORGANIZED 256 WORDS X 1 BIT

PIN NAMES

$\overline{\text{CS}}_{1}, \overline{\text{CS}}_{2}, \overline{\text{CS}}_{3}$	Chip Select Inputs
A0 - A7	Address Inputs
DIN	Data Input
DOUT WE	Data Output
WE	Write Enable Input





LOGIC SYMBOL

FUNCTIONAL DESCRIPTION – The F10414 is a fully decoded 256-bit Read/Write Random Access Memory, organized 256 words by one bit. Word selection is achieved by means of an 8-bit address AQ to A7.

The active LOW chip select inputs are provided for increased logic flexibility. This permits memory array expansion up to 2048 words with the 10161 decoder. For larger memories, the fast chip select time permits the decoding of Chip Select, CS, from the address without affecting system performance.

The read and write operations are controlled by the state of the active LOW Write Enable, (\overline{WE} , pin 14). With \overline{WE} held LOW, and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH, and the chip selected. Data in the addressed location is presented at D_{OUT} and is read out non-inverted. The D_{OUT} is LOW except when reading a stored HIGH.

Open emitter outputs are provided on the F10414 to allow maximum flexibility in output wired-OR connection for memory expansion.

NOTE:

L = LOW Voltage Levels = --1.7 V H = HIGH Voltage Levels = --0.9 V (Nominal Values) X = Don't Care

		INPUT		OUTPUT	MODE	
CS ₁	\overline{cs}_2	\overline{CS}_3	WE	DIN		
x	x	Н*	х	х	L	NOT SELECTED
L	L	L	L	L	L	WRITE "0"
L	L	L	L	н	L	WRITE "1"
L	L	L	н	х	DOUT	READ

TABLE 1 - TRUTH TABLE

*One or more Chip Selects HIGH

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias VEE Pin Potential to Ground Pin Input Voltage (dc) Output Current (dc Output HIGH)

GUARANTEED OPERATING RANGES

SI	UPPLY VOLTAGE (VE	E)	AMBIENT TEMPERATURE			
MIN	TYP	MAX	Note 4			
-5.46 V	-5.2 V	-4.94 V	0°C to 75°C			

DC CHARACTERISTICS: $V_{EE} = -5.2 \text{ V}$, Output Load = 50 Ω to -2.0 V, $T_A = 0^{\circ}$ C to 75°C (Note 4)

SYMBOL	CHARACTERISTIC	B LIMIT	TYP (Note 3)	A LIMIT	UNITS		CONDITIONS			
Vон	Output HIGH Voltage	-1000 -960 -900		840 810 720	mV	0°C +25°C +75°C				
VOL	Output LOW Voltage	-1870 -1850 -1830		-1665 -1650 -1625	mV	0° C +25° C +75° C	VIN = VIHA or VILB	Loading is		
Vонс	Output HIGH Voltage	-1020 -980 -920			mV	0° C +25° C +75° C	· · · · · · · · · · · · · · · · · · ·	50 Ω to -2.0 \		
VOLC	Output LOW Voltage			1645 1630 1605	mV	0° C +25° C +75° C	VIN = VIHB or VILA			
VIH	Input HIGH Voltage	-1145 -1105 -1045		-840 -810 -720	mV	0° C +25° C +75° C	Guaranteed Input Voltage HIGH for All Inputs			
VIL	Input LOW Voltage	-1870 -1850 -1830		-1490 -1475 -1450	mV	0° C +25° C +75° C	Guaranteed Input Volta LOW for All Inputs	ge		
Чн	Input HIGH Current			220	μA	0 to +75°C	VIN = VIHA			
μL	Input LOW Current (CS) All Others	0.5 50		170	μA	+25°C	V _{IN} = V _{ILB}			
IEE	Power Supply Current (Pin 8)		90 100		mA mA	+75°C 0°C	All Inputs and Outputs	Open		

--65°C to 150°C --55°C to 125°C --7.0 V to +0.5 V VEE to +0.5 V --30 mA to +0.1 mA

SYMBOL	PARAMETER		TYP (Note 3)	MAX LIMIT	UNITS		CONDITIONS
READ MODE							
^t ACS	Chip Select Access Time		4		ns		Fig. 1a & b Measured at 50%
^t RCS	Chip Select Recovery Time		4		ns		of Input to Valid Output
^t AA	Address Access Time		7		ns		(V _{ILA} for V _{OL} or V _{IHB} for V _{OH}). Note 5.
WRITE MODE				· · · · · · · · · · · · · · · · · · ·			
tW	Write Pulse Width	6	4		ns	t _{WSA} = 3 ns	
tWSD	Data Set-up Time Prior to Write		0		ns		
tWHD	Data Hold Time After Write		0		ns		
tWSA	Address Set-up Time		1		ns	t _W = 6 ns	Fig. 2 Measured at 50% of
tWHA	Address Hold Time		0		ns		Input to Valid Output
tWSCS	Chip Select Set-up Time		0		ns		(VILA for VOL or
tWHCS	Chip Select Hold Time		1		ns		VIHB for VOH)
tWS	Write Disable Time		. 4		ns		
tWR	Write Recovery Time		5		ns		
RISE AND FA	LL TIME						
tr	Output Rise Time		4		ns		Measured between 20% &
tf	Output Fall Time		4		ns		80% points. (Fig. 1a)
CAPACITANC	E						
CIN	Input Lead Capacitance		4	5	pF		Measure with a
COUT	Output Lead Capacitance		7	8	pF		Pulse Technique

NOTES:

1

Conditions for testing, not shown in the tables are chosen to guarantee operation under "worst case" conditions. The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges. 2.

3

Typical values are at $V_{EE} = -5.2 \text{ V}$, $T_A = +25^{\circ}\text{C}$ and maximum loading. Guaranteed with transverse air flow exceeding 400 linear F.P.M. and two minute warm up period. Typical thermal resistance values of the 4 package are:

 θ_{JA} (Junction to Ambient) = 90°C/Watt (still air)

 θ_{JC} (Junction to Cambient) = 50° C/Watt (at 400 F.P.M. air flow) θ_{JC} (Junction to Case) = 25° C/Watt


The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern. DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATA SHEET: 5


6.


The symbols and terms used in this data sheet have been chosen to agree with the latest standards of the Electronics Industries Association and the International Electrotechnical Commission. The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are:

"A" the value closest to positive infinity.

"B" the value closest to negative infinity.








ECL ISOPLANAR MEMORY F10415 / F10415A 1024×1-BIT FULLY DECODED RANDOM ACCESS MEMORY

FAIRCHILD VOLTAGE COMPENSATED ECL

GENERAL DESCRIPTION – The F10415 and F10415A are 1024-bit Read/Write Random Access Memories organized 1024 words by one bit. They are designed for high speed scratch pad, control and buffer storage applications. Both include full address decoding on the chip, have separate Data In and non-inverted Data Out lines, and active LOW Chip Select lines. They are compatible with F10K and uncompensated 10K ECL families and include on-chip voltage compensation for improved noise margin.

The F10415 and F10415A are packaged in a hermetic ceramic 16-pin dual in-line package and are specified for operation over the temperature range 0° C to 75° C.



LOGIC SYMBOL

FUNCTIONAL DESCRIPTION – The F10415 and F10415A are fully decoded 1024-b words by one bit. Bit selection is acheived by means of a 10-bit address, A ₀ to A ₃ . On sion up to 2048 words without the need for external decoding. For larger memories, Chip Select (\overline{CS}) from the address without increasing address access time. The read and LOW Write Enable (\overline{WE}). With \overline{WE} and \overline{CS} held LOW, the data at D _{IN} is written into the held LOW. Data in the specified location is presented at D _{OUT} and is non-inverted. An unterminated emitter-follower output is provided on the F10415 and F10415A many applications such as memory expansion, the outputs of many F10415s or F1 wired-OR is not used. In either case an external 50 Ω pull down resistor to –2 V or the output when it is off. ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired) Storage Temperature Temperature (Ambient) Under Bias V_{EE} Pin Potential to Ground Pin	e Chip Select input is provided for memory array expan- the fast chip select access time permits the decoding of write operations are controlled by the state of the active he addressed location. To read, WE is held HIGH and \overline{CS} to allow maximum flexibility in output connection. In 0415As can be tied together. In other applications the an equivalent network must be used to provide a LOW at -65°C to +150°C -55°C to +125°C -7.0 V to +0.5 V
Input Voltage (dc) Output Current (dc Output HIGH)	V _{EE} to +0.5 V –30 mA to +0.1 mA
TABLE 1 – CS WE DIN OPEN EMITTER	MODE $L = LOW Voltage Levels = -1.7 V$
	NOT SELECTED H = HIGH Voltage Levels = -0.9 V
	WRITE "0" (Nominal values) WRITE "1" X = Don't Care
	READ
GUARANTEED OPERATING RANGES	
SUPPLY VOLTAGE (V _{EE})	AMBIENT TEMPERATURE
PART NUMBER MIN TYP	MAX See Note 4
F10415DC,F10415ADC -5.46 V -5.2 V	-4.94 V 0°C to 75°C
DC CHARACTERISTICS: $V_{EE} = -5.2$ V, Output Load = 50 Ω and 30 pF to -2.0 V,	Γ _Δ = 0°C to 75°C (Note 4)
SYMBOL CHARACTERISTIC LIMIT (Note 3) LIMIT	T _A CONDITIONS
V _{OH} Output Voltage HIGH –1000 –840 mV	0°C
	+25°C
-900 -720	+75°C
VOL Output Voltage LOW -1870 -1665 mV	0°C VIN = VIHA or VILB
-1850 -1650	+25°C
-1830 -1625	+75°C Loading is
VOHC Output Voltage HIGH -1020 mV	0°C 50 Ω to -2.0 V
-980	+25°C
-920	+75°C
VOLC Output Voltage LOW -1645 mV	0°C VIN = VIHB or VILA
-1630	+25°C
-1605	+75°C
VIH Input Voltage HIGH –1145 –840 mV	0°C Guaranteed Input Voltage HIGH
-1105 -810	+25°C for All Inputs
-1045 -720	+75°C
VIL Input Voltage LOW -1870 -1490 mV	0°C Guaranteed Input Voltage LOW
-1850 -1475	+25°C for All Inputs
-1830 -1450	+75°C
I _{IH} Input Current HIGH 220 μA 0 t	o +75°C VIN = VIHA
I _{IL} Input Current LOW, CS 0.5 170 μA	+25°C VIN = VILB
All others -50	
IEE Power Supply Current -90 mA	+75°C All Inputs and Outputs Open
(Pin 8) –150 –105	

NOTES:

1. Conditions for testing, not shown in the tables are chosen to guarantee operation under "worst case" conditions.

2. The specified Limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

 Typical values are at V_{EE} = -5.2 V, T_A = 25°C and maximum loading.
 Guaranteed with transverse air flow exceeding 400 linear F.P.M. and 2-minute warm-up period. Typical resistance values of the package are; θ_{JA} (Junction to Ambient) = 90°C/Watt (still air)

 θ_{JA} (Junction to Ambient) = 50°C/Watt (at 400 F.P.M. air flow)

 θ_{JC} (Junction to Case) = 25°C/Watt

5. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

6. DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATA SHEET:

The symbols and terms used in this data sheet have been chosen to agree with the latest standards of the Electronics Industries Association and the International Electrotechnical Commission. The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: "A" the value closest to positive infinity, "B" the value closest to negative infinity.


FAIRCHILD ECL ISOPLANAR MEMORY • F10415/F10415A

		F10415ADC*			F10415DC					
SYMBOL PARAMETER		MIN	TYP (Note 3)	MAX	MIN	TYP M. (Note 3)	MAX	UNITS	CONDITIONS	
READ M	ODE								Fig 1a & b measured at	
tACS	Chip Select Access Time		5			7	10	ns	50 % of inpur to valid	
^t RCS	Chip Select Recovery Time		5	· ·		7	10	ns	output (VILA for VOL	
^t AA	Address Access Time		12	20		25	35	ns	or VIHB for VOH)	
	NODE			1		-				
tw	Write Pulse Width								F10415A F10415	
	(to Guarantee writing)	12	9		25	20		ns	tWSA = 8 ns tWSA = 20 ns	
twsd	Data Set-up Time									
	Prior to Write		0		5	0		ns		
twhd	Data Hold Time				-		1			
	After Write		0		5	0				
tWSA	Address Set-up Time		_			_			F10415A F10415	
	Prior to Write		5		8	5		ns	t _W = 12 ns t _W = 25 ns	
twha	Address Hold Time				4					
	After Write		0		4	1		ns		
twscs	Chip Select Set-up Time Prior to Write		0		5	0		ns		
					5			115	Fig. 2 measured	
tWHCS	Chip Select Hold Time After Write		0		5	0		ns	at 50 % of input to valid output	
140	Write Disable Time		5			7	10	1	(VILA for VOL or	
tws	Write Recovery Time		7			7	10	ns	VILA for VOL of	
tWR			ļ		L	ļ		ns	VIHB IOL VOH	
RISE TIM	ME AND FALL TIME									
t _r	Output Rise Time		5			5		ns	Measured between 20 %	
tf	Output Fall Time		5			5		ns	and 80 % points.	
									(Fig. 1a)	
CAPACI										
CIN	Input Pin Capacitance		4	5		4	5	pF	Measure with a Pulse	
COUT	Output Pin Capacitance		7	8		7	8	pF	Technique	

7-37


*Note: The F10415A Ac limits are preliminary

LOADING CONDITIONS




READ MODE PROPAGATION DELAY

FROM CHIP SELECT




INPUT LEVELS





All Timing Measurements Referenced to 50% of Input Levels C $_{\rm L}~=~30~pF$ including Jig and Stray Capacitance

 $R_T = 50 \Omega$ Termination of Scope



FAIRCHILD ECL ISOPLANAR MEMORY • F10415/F10415A





16,384-WORD X n-BIT SYSTEM Fig. 4

7

F10416 / F100416 ECL ISOPLANAR MEMORY 256×4-BIT PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION – The F10416 and F100416 are fully decoded high speed 1024-bit field Programmable Read Only Memories, organized 256 words by four bits. The F10416 is voltage compensated and compatible with 10K ECL families. The 100416 is voltage and temperature compensated and compatible with the F100K family. Either device is enabled when \overline{CS} is LOW. Prior to programming, all outputs are active HIGH in the enabled state. Programmed bits will furnish LOW levels at corresponding outputs. When either device is HIGH) all outputs are forced LOW.

- ADVANCED ISOPLANAR PROCESS
- FAST CYCLE TIME 15 ns TYP
- ORGANIZATION 256 WORDS X 4 BITS
- F10K AND UNCOMPENSATED 10K ECL LOGIC F10416
- F100K LOGIC F100416
- CHIP SELECT INPUT PROVIDES EASY MEMORY EXPANSION
- OPEN EMITTER OUTPUTS FOR MEMORY EXPANSION
- STANDARD 16-PIN DUAL IN-LINE PACKAGE

• FULL ADDRESS DECODING ON CHIP


PIN NAMES


CS Chip Select Input

A₀ to A₇

Address Inputs Data Outputs

 O_1 to O_4





ECL ISOPLANAR MEMORY F10470 4096 × 1-BIT FULLY DECODED RANDOM ACCESS MEMORY FAIRCHILD VOLTAGE COMPENSATED ECL


GENERAL DESCRIPTION – The F10470 is a 4096-bit Read/Write Random Access Memory organized 4096 words by one bit. It is designed for high speed scratch pad, control and buffer storage applications. The Device includes full address decoding on the chip, has separate Data In and non-invertered Data Out lines, and active LOW Chip Select lines. They are compatible with F10K and uncompensated 10K ECL families and include on-chip voltage compensation for improved noise margin.


The F10470 is packaged in a hermetic ceramic 18-pin dual in-line package and is specified for operation over the temperature range 0°C to 75°C.

- COMPATIBLE WITH F10K AND UNCOMPENSATED 10K ECL LOGIC
- TYPICAL READ ACCESS TIME 30 ns
- TYPICAL CHIP SELECT ACCESS TIME 10 ns
- ORGANIZED 4096 WORDS X 1 BIT
- OPEN EMITTER OUTPUT FOR EASE OF MEMORY EXPANSION
- POWER DISSIPATION 0.25 mW/BIT
- POWER DISSIPATION DECREASES WITH INCREASING TEMPERATURE
- REPLACES FOUR 1024 BY ONE RAMs

PIN NAMES

ut





LOGIC SYMBOL

15

1

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

10 A7

VEE 🗌 9

NOTE

FUNCTIONAL DESCRIPTION – The F10470 is a fully decoded 4096-bit Random Access Memoy organized 4096 words by one bit. Word selection is achieved by means of a 12-bit address, A0 thru A11.

One chip Select input is provided for memory array expansion up to 8192 words without the need for external decoding. For larger memories, the fast Chip Select access time permits the decoding of Chip Select, \overline{CS} , from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable, \overline{WE} (pin 15). With \overline{WE} held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and the chip selected. Data in the specified location is presented at D_{OUT} and is non-inverted.

An unterminated emitter-follower output is provided on the F10470 to allow maximum flexibility in output connection. In many applications such as memory expansion, the outputs of many F10470s can be tied together. In other applications the wired-OR is not used. In either case an external 50 Ω pull down resistor to -2 V or an equivalent network must be used to provide a LOW at the output when it is off.

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias VEE Pin Potential to Ground Pin Input Voltage (dc)

Output Current (dc Output HIGH)

TABLE 1 -

TRUTH TABLE

INPUTS OUTPUT MODE \overline{cs} WE OPEN EMITTER DIN х Not Selected н х L. Write "0" L L L L Write "1" н L 1 1 х DOUT Read ı. н

-65°C to +150°C -55°C to +125°C -7.0 V to +0.5 V VEE to +0.5 V -30 mA to +0.1 mA

 $L = LOW Voltage Levels = -1.7 V \\ H = HIGH Voltage Levels = -0.9 V \\ (Nominal values) \\ X = Don't Care$

GUARANTEED OPERATING RANGES

PART NUMBER		SUPPLY VOLTAGE (V _{EE})		AMBIENT TEMPERATURE				
	MIN	TYP	MAX	See Note 4				
F10470	5.46 V	-5.2 V	-4.94 V	0°C to 75°C				

DC CHARACTERISTICS: V_{EE} = -5.2 V, Output Load = 50 Ω and 30 pF to -2.0 V, T_A = 0°C to 75°C (Note 4)

SYMBOL	CHARACTERISTIC	В	TYP	A	UNITS	тд	CONDITIONS		
		LIMIT	(Note 3)	LIMIT		· A			
Vон	Output Voltage HIGH	-1000		840	mV	0°C			
		-960		-810		+25°C			
		-900		-720		+75°C			
VOL	Output Voltage LOW	-1870		-1665	mV	0°C	VIN = VIHA or VILB		
		-1850		-1650		+25°C			
		-1830		-1625		+75°C		Loading is	
Vонс	Output Voltage HIGH	-1020			mV	0°C		50 Ω to -2.0 V	
		-980				+25°C			
		920				+75°C			
VOLC	Output Voltage LOW			-1645	mV	0°C	VIN = VIHB or VILA		
				-1630		+25°C			
an ^A riana an				-1605		+75°C			
VIH	Input Voltage HIGH	-1145		-840	mV	0°C	Guaranteed Input Voltag	ge HIGH	
				-810	1	+25°C	for All Inputs		
	<i>i</i> .			-720		+75°C			
VIL	Input Voltage LOW	-1870		-1490	mV	0°C	Guaranteed Input Voltag	je LOW	
		-1850		-1475		+25°C	for All Inputs		
	and the second sec	-1830		-1450		+75°C			
Чн	Input Current HIGH			220	μA	0 to +75°C	V _{IN} = V _{IHA}		
η _L	Input Current LOW, CS	0.5		170	μA	+25°C	V _{IN} = V _{ILB}		
	All others	-50							
IEE	Power Supply Current		-180		mA	+75°C	All Inputs and Outputs (Dpen	
	(Pin 8)		-200			0°C			

FAIRCHILD ISOPLANAR ECL MEMORY • F10470

NOTES:


- 1. Conditions for testing, not shown in the tables are chosen to guarantee operation under "worst case" conditions,
- 2. The specified Limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 3. Typical values are at $V_{EE} = -5.2 \text{ V}$, $T_A = 25^{\circ} \text{C}$ and maximum loading. 4. Guaranteed with transverse air flow exceeding 400 linear F.P.M. and 2-minute warm-up period. Typical resistance values of the package are; ∂_{JA} (Junction to Ambient) = 50° C/Watt (at 400 F.P.M. at ∂_{JA} (Junction to Ambient) = 50° C/Watt (at 400 F.P.M. air flow)

 - $\theta_{\rm JC}$ (Junction to Case) = 25°C/Watt
- 5. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
- 6. DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATA SHEET:
- The symbols and terms used in this data sheet have been chosen to agree with the latest standards of the Electronics Industries Association and the International Electrotechnical Commission. The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: "A" the value closest to positive infinity, "B" the value closest to negative infinity.

AC CHARACTERISTICS: V_{EF} = -5.2 V $\pm 5\%$, Output Load = 50 Ω , 30 pF to -2.0 V, T_A = 0°C to 75°C


SYMBOL	PARAMETER	MIN	TYP (Note 3)	MAX	UNITS	CONDITIONS
•	Chin Colort Assess Time		10			Fig 1a and b measured at
tACS	Chip Select Access Time Chip Select Recovery Time		10 10		ns ns	50% of input to valid output (VILA for VOL
^t RCS ^t AA	Address Access Time		30		ns	or VIHB or VOH)
ч <u>аа</u>						
tw	Write Pulse Width					
	(to Guarantee writing)		25		ns	
tWSD	Data Sep-up Time Prior to Write		1		ns	
tWHD	Data Hold Time		'		115	
VVND	After Write		1			
tWSA	Address Seo-up Time					
	Prior to Write		5		ns	
twha	Address Hold Time After Write		1		ns	
twscs	Chip Select Set-up Time				115	
-00303	Prior to Write		1		ns	Fig. 2 measured
twhcs	Chip Select Hold Time					at 50% of input
wite	After Write		1		ns	to valid output
tws	Write Disable Time		6		ns	(VILA for VOL or
twr	Write Recovery Time		15		ns	VIHB for VOH)
t _r	Output Rise Time		5 5		ns	Measured between 20%
tf	Output Fall Time		5		ns	and 80% points. (Fig. 1a)
						(119.10)
CIN	Input Pin Capacitance		4		pF	Measure with a Pulse
COUT	Output Pin Capacitance		7		pF	Technique

LOADING CONDITIONS



INPUT LEVELS


INPUT LEVELS



All Timing Measurements Referenced to 50% of Input Levels

- C_L = 30 pF including Jig and Stray Capacitance
- $R_I = 50 \Omega$ Termination

FAIRCHILD ISOPLANAR ECL MEMORY • F10470



NOTE: Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

TTL ISOPLANAR MEMORY 93410/93410A 256×1-BIT FULLY DECODED RANDOM ACCESS MEMORY

DESCRIPTION - The 93410 and 93410A are high speed 256-bit TTL Random Access Memories with full decoding on chip. They are organized 256 words by one bit and are designed for scratchpad, buffer and distributed main memory applications. The devices have three Chip Select lines to simplify their use in larger memory systems. Address input pin locations are specifically chosen to permit maximum packaging density and for ease of PC board layout. An uncommitted collector output is provided to permit "OR-ties" for ease of memory expansion.

ORGANIZATION - 256 WORDS X 1 BIT •

- THREE HIGH SPEED CHIP SELECT INPUTS
- TYPICAL ACCESS TIME

93410A	Commercial	35 ns
93410	Commercial	45 ns
93410	Military	45 ns
NON INVERTE	D DATA OUTPUT	


- **ON-CHIP DECODING**
- **POWER DISSIPATION 1.8 mW/BIT**
- POWER DISSIPATION DECREASES WITH INCREASING TEMPERATURE


		LOADING
PIN NAMES		(Notes a, b)
$\overline{ ext{CS}}_1$, $\overline{ ext{CS}}_2$, $ ext{CS}_3$	Chip Select Inputs	0.5 U.L.
A ₀ - A ₇	Address Inputs	0.5 U:L.
D _{IN}	Data Input	0.5 U.L.
D _{OUT} WE	Data Output	10 U.L.
WE	Write Enable	0.5 U.L.
NOTES:		

a. 1 Unit Load (U.L.) = 40 μ A HIGH / 1.6 mA LOW

b. 10 U.L. is the output LOW drive factor. An external pull-up resistor is needed to provide HIGH level drive capability. This output will sink a maximum of 16 mA at $V_{OUT} = 0.45$ V.







LOGIC SYMBOL

FUNCTIONAL DESCRIPTION - The 93410/93410A are fully decoded 256-bit Random Access Memories organized 256 words by one bit. Word selection is achieved by means of an 8-bit address, AO thru A7.

Three Chip Select inputs are provided, two are active LOW (\overline{CS}_1 and \overline{CS}_2) and the third active HIGH (CS_3) for maximum logic flexibility. This permits memory array expansion up to 2048 words without the need for additional external decoders. For larger memories the fast chip select access time permits the decoding of Chip Select, CS, from the Address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable, WE (pin 10). With WE held LOW and the chip selected, the data at DIN is written into the addressed location. To read, WE is held HIGH and the chip selected. Data in the specified location is presented at DOLT and is non-inverted.

Uncommitted collector outputs are provided to allow maximum flexibility in output connection. In many applications, such as memory expansion, the outputs of several 93410s or 93410As can be tied together. In other applications the wired-OR is not used. In either case an external pull-up resistor of RI value must be used to provide a HIGH at the output when it is off. Any value of R₁ within the range specified below may be used.

 $\frac{V_{CC} (MAX)}{16 - F.O. (1.6)} \leq R_{L} \leq \frac{V_{CC} (MIN) - V_{OH}}{N (I_{CEX}) + F.O. (0.04)}$

 R_L is in $k\Omega$ N = number of wired-OR outputs tied together F.O. = number of TTL Unit Loads (U.L.) driven I_{CEX} = Memory Output Leakage Current in mA V_{OH} = Required Output HIGH level at Output Node

The minimum value of R₁ is limited by output current sinking ability. The maximum value of R₁ is determined by the output and input leakage current which must be supplied to hold the output at VOH.

		INPUTS		OUTPUT		
CS ₁ PIN 5	CS 2 PIN 6	CS ₃ PIN 7	WE	D _{IN}	DOUT	MODE
н	x	x	x	х	н	Not Selected
х	н	x	x	x	н	Not Selected
х	x	L	x	x	н	Not Selected
L	L	н	L L	L	н	Write "O"
L	L	н	L	н	н	Write "1"
L	L	н	н	×	DOUT	Read data from addressed location

TABLE I - TRUTH TABLE

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care (HIGH or LOW)

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	–55°C to +125°C
V _{CC} Pin Potential to Ground Pin	-0.5 V to +7.0 V
*Input Voltage (dc)	-0.5 V to +5.5 V
*Input Current (dc)	-12 mA to +5.0 mA
**Voltage Applied to Outputs (output HIGH)	0.5 V to +5.50 V
Output Current (dc) (Output LOW)	+20 mA

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

**Output Current Limit Required.

GUARANTEED OPERATING RANGES

PARTNUMBER	SUPP	LY VOLTAGE (V _{CC}	AMBIENT TEMPERATURE			
PARTNOMBER	MIN	TYP	MAX	Note 4		
93410XC, 93410AXC	4.75 V	5.0 V	5.25 V	0° C to +75° C		
93410XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C		

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

		45755		LIMITS				
SYMBOL	PARAM	//ETER	MIN	ТҮР	MAX	UNITS	CONDITIONS	
VOL	Output LOW V	oltage		0.3	0.45	v	V _{CC} = MIN, I _{OL} = 16 mA	
VIH	Input HIGH Vo	oltage	2.0	1.6		v	Guaranteed input logical HIGH voltage for all inputs. Guaranteed input logical LOW voltage for all inputs.	
VIL	Input LOW Vol	tage		1.5	0.85	v		
ЧL	Input LOW Cur	rent		-530	-800	μA	V _{CC} = MAX , V _{IN} = 0 V	
Чн	Input HIGH Cu	rrent		1.0	20	μA	V _{CC} = MAX , V _{IN} = 4.5 V	
ICEX	Output Leakage	e Current		1.0	50	μA	V _{CC} = MAX , V _{OUT} = 4.5 V	
VCD	Input Clamp Di	ode Voltage		-1.0	-1.5	V	$V_{CC} = MAX$, $I_{IN} = -10 mA$	
		93410XC		90	135		$T_A = +75^{\circ}C$ $V_{CC} = MAX$	
100	Power Supply	93410AXC		100	140]	$T_A = 0^{\circ}C$ All inputs grounded	
CC	Current	93410XM		90	135	mA	T _A = +125°C See Power Supply	
		334 IUXIM		100	145]	T _A = -55°C vs Temp. Curve	

AC CHARACTERISTICS: Over Operating Voltage and Temperature Range

SYMBOL	PARAMETER	9	3410A	хс	9	934102	(C	g	3410×	M		CONDITIONS
STMBUL	PARAMETER	MIN	ТҮР	МАХ	MIN	TYP	MAX	MIN.	түр	MAX	UNITS	
READ MODE	DELAY TIMES											
^t ACS	Chip Select Access Time		20	25		25	30		25	40	ns	See Test Circuit
^t RCS	Chip Select Recovery Time		20	25		25	35		25	40	ns	and Waveforms
^t AA	Address Access Time		35	45		45	60		45	70	ns	Note 5
WRITE MODE	DELAY TIMES											
tWS	Write Disable Time	10	20	35	10	20	40	10	20	50	ns	
tWR	Write Recovery Time		25	35		25	40		25	50	ns	
	INPUT TIMING REQUIREMENTS				1							
tw	Minimum Write Pulse Width	30	20		30	25		40	25		ns	[
tWSD	Data Set-up Time Prior to Write	5	0		5	0		5	0		ns	See Test Circuit
tWHD	Data Hold Time After Write	5	0		5	0		5	0		ns	and Waveforms
tWSA	Address Set-Up Time	10	0		10	0		10	0		ns	Notes 6
tWHA	Address Hold Time	5	0		5	0		5	0		ns	
tWSCS	Chip Select Set-up Time	5	0		5	0		5	0		ns	
tWHCS	Chip Select Hold Time	5	0		5	0		5	0		ns	1
CIN	Input Pin Capacitance		4	5		4	5		4	5	pF	Measured with a
с _{оит}	Output Pin Capacitance		7	8		7	8		7	8	pF	pulse technique

NOTES:

1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.


- 2. The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 3. Typical values are at $V_{CC} = 5.0 \text{ V}$, $T_A = +25^{\circ}C$, and MAX loading. 4. The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range an additional requirement of a two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:

 $\begin{array}{l} \theta_{JA} \ (Junction \ to \ Ambient) \ (at \ 400 \ fpm \ air \ flow) = 50^\circ C \ / \ Watt, \ Ceramic \ DIP; \ 65^\circ C \ / \ Watt, \ Plastic \ DIP; \ NA, \ Flatpak. \\ \theta_{JA} \ (Junction \ to \ Ambient) \ (still \ air) = 90^\circ C \ / \ Watt, \ Ceramic \ DIP; \ 110^\circ C \ / \ Watt, \ Plastic \ DIP; \ NA, \ Flatpak. \\ \theta_{JC} \ (Junction \ to \ Case) = 25^\circ C \ / \ Watt, \ Ceramic \ DIP; \ 25^\circ C \ / \ Watt, \ Plastic \ DIP; \ 10^\circ C \ / \ Watt, \ Flatpak. \end{array}$


5. The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.

6. t_W measured at $t_{WSA} = MIN$, t_{WSA} measured at $t_W = MIN$.


TYPICAL ELECTRICAL CHARACTERISTICS




V_{OUT} – OUTPUT VOLTAGE – VOLTS













VOUT - OUTPUT VOLTAGE - VOLTS

NORMALIZED









(

TTL ISOPLANAR MEMORY 93411/93411A 256×1—BIT FULLY DECODED RANDOM ACCESS MEMORY

DESCRIPTION - The 93411 and 93411A are high speed 256-bit TTL Random Access Memories with full decoding on chip. They are organized 256 words by one bit and are designed for scratchpad, buffer and distributed main memory applications. The devices have three chip select lines to simplify their use in larger memory systems. Address input pin locations are specifically chosen to permit maximum packaging density and for ease of PC board layout. An uncommitted collector output is provided to permit "ORties" for ease of memory expansion.

REPLACEMENT FOR 54/74S206 AND EQUIVALENT DEVICES .


- ORGANIZATION 256 WORDS X 1 BIT
- THREE HIGH SPEED CHIP SELECT INPUTS
- TYPICAL ACCESS TIME 93411A Commercial 40 ns 45 ns 93411 Commercial 93411 Military 45 ns ON CHIP DECODING
- POWER DISSIPATION 1.8 mW/BIT
- POWER DISSIPATION DECREASES WITH TEMPERATURE INVERTED DATA OUTPUT


		LOADING			
PIN NAMES		(Notes a, b)			
$\overline{\text{CS}}_1$, $\overline{\text{CS}}_2$, $\overline{\text{CS}}_3$	Chip Select Inputs	0.5 U.L.			
A ₀ - A ₇	Address Inputs	0.5 U.L.			
D _{IN}	Data Input	0.5 U.L.			
DOUT	Data Output	10 U.L.			
D _{OUT} WE	Write Enable	0.5 U.L.	C		

NOTES

a. 1 Unit Load (U.L.) = 40 µA HIGH / 1.6 mA LOW

b. 10 U.L. is the output LOW drive factor. An external pull-up resistor is needed to provide HIGH level drive capability. This output will sink a maximum of 16 mA at $V_{OUT} = 0.45$ V.





LOGIC SYMBOL

FUNCTIONAL DESCRIPTION – The 93411/93411A are fully decoded 256-bit Random Access Memories organized 256 words by one bit. Word selection is achieved by means of an 8-bit address, A_0 thru A_7 .

Three Chip Select inputs are provided for logic flexibility. For larger memories, the fast chip select access time permits the decoding of Chip Select, \overline{CS} , from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE} , pin 12). With \overline{WE} held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and the chip selected. Data in the specified location is presented at $\overline{D_{OUT}}$.

Uncommitted collector outputs are provided to allow maximum flexibility in output connection. In many applications, such as memory expansion, the outputs of several 93411s or 93411As can be tied together. In other applications the wired-OR is not used. In either case an external pull-up resistor of value R_L must be used to provide a HIGH at the output when it is off. Any value of R_L within the range specified below may be used.

$$\frac{V_{CC}(MAX)}{16 - F.O. (1.6)} \leq R_{L} \leq \frac{V_{CC}(MIN) - V_{OH}}{n (I_{CEX}) + F.O. (0.04)}$$

 $\begin{array}{l} \mathsf{R}_L \text{ is in } k\Omega \\ \mathsf{n} = \mathsf{number} \text{ of wired-OR outputs tied together} \\ \mathsf{F.O.} = \mathsf{number} \text{ of TTL Unit Loads (U.L.) driven} \\ \mathsf{I}_{CEX} = \mathsf{Memory Output Leakage Current in } \mathsf{mA} \\ \mathsf{V}_{OH} = \mathsf{Required Output HIGH level at Output Node} \\ \end{array}$

The minimum value of R_L is limited by output current sinking ability. The maximum value of R_L is determined by the output and input leakage current which must be supplied to hold the output at V_{OH} .

	OUTPUT			INPUTS		
MODE	DOUT	D _{IN}	WĒ	CS 3	₹\$2	⊂s ₁
				PIN 5	PIN 4	PIN 3
Not Selected	н	x	Х	х	х	н
Not Selected	н	x	х	x	н	х
Not Selected	н	х	x	н	х	х
Write "0"	н	L	L	L	L	L
Write "1"	н	н	L	L	L	L
Read inverted data from addressed location	DOUT	X	н	L	L .	L

TABLE I - TRUTH TABLE

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care (HIGH or LOW)

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{CC} Pin Potential to Ground Pin	-0.5 V to +7.0 V
*Input Voltage (dc)	-0.5 V to +5.5 V
*Input Current (dc)	-12 mA to +5.0 mA
**Voltage Applied to Outputs (output HIGH)	-0.5 V to +5.50 V
Output Current (dc) (output LOW)	+20 mA

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs. **Output Current Limit Required.

GUARANTEED OPERATING RANGES

PART NUMBER	S	AMBIENT TEMPERATURE		
FART NOWBER	MIN	TYP	MAX	Note 4
93411AXC, 93411XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93411XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

7

DADAMETED			LIMITS		LINUTO	CONDITIONS		
PARAMETER		MIN	TYP (Note 3)	MAX	UNITS	CONDITIONS		
Output LOW Vo	ltage		0.3	0.45	v	$V_{CC} = MIN, I_{OL} = 16 \text{ mA}$		
Input HIGH Volt	2.0	1.6		v	Guaranteed Input Logical HIGH Voltage for all Inputs			
Input LOW Volt	age		1.5	0.85	v	Guaranteed Input Logical LOW Voltage for all Inputs		
Input LOW Current			-530	-800	μA	V _{CC} = MAX, V _{IN} = 0 V		
Input HIGH Cur	rent		1.0	20	μA	V _{CC} = MAX, V _{IN} = 4.5 V		
Output Leakage	Current		1.0	50	μA	V _{CC} = MAX, V _{OUT} = 4.5 V		
Input Clamp Dic	ode Voltage		-1.0	-1.5	v	$V_{CC} = MAX$, $I_{IN} = -10 mA$		
	93411XC		90	124		$T_A = +75^{\circ}C$ $V_{CC} = MAX, WE$		
Power Supply	93411AXC		100	135	mA	T _A = 0°C Grounded, all other input		
Current	93411XM	93411XM		117		$\begin{array}{ c c c c c }\hline T_A = +125^{\circ}C \\\hline T_{\Delta} = -55^{\circ}C \\\hline \end{array} & (@ 4.5 V, see Power Support of the set of the set$		
	Output LOW Vot Input HIGH Volt Input LOW Volt Input LOW Curr Input HIGH Cur Output Leakage Input Clamp Dic Power Supply	Output LOW Voltage Input HIGH Voltage Input LOW Voltage Input LOW Current Input LOW Current Output Leakage Current Input Clamp Diode Voltage 93411XC 93411AXC Current	MIN MIN Output LOW Voltage 2.0 Input HIGH Voltage 2.0 Input LOW Voltage 1 Input LOW Voltage 1 Input LOW Current 1 Input HIGH Current 0 Output Leakage Current 1 Input Clamp Diode Voltage 93411XC Power Supply 93411AXC	MINTYP (Note 3)Output LOW Voltage0.3Input HIGH Voltage2.0Input LOW Voltage1.6Input LOW Voltage1.5Input LOW Current-530Input HIGH Current1.0Output Leakage Current1.0Input Clamp Dioder93411XCPower Supply93411AXCOutput90	MIN TYP (Note 3) MAX Output LOW Voltage 0.3 0.45 Input HIGH Voltage 2.0 1.6 Input LOW Voltage 1.5 0.85 Input LOW Voltage -530 -800 Input HIGH Current 1.0 20 Output Leakage Current 1.0 50 Input Clamp Diode 93411XC 90 124 Power Supply Current 93411XM 90 117	$ \begin{array}{ c c c c c c c c } MIN & TYP & MAX \\ \hline MIN & TYP & (Note 3) & MAX \\ \hline (Note 3) & 0.45 & V \\ \hline \\ Output LOW Voltage & 2.0 & 1.6 & V \\ \hline \\ Input HIGH Voltage & 2.0 & 1.6 & V \\ \hline \\ Input LOW Voltage & 1.5 & 0.85 & V \\ \hline \\ Input LOW Current & -530 & -800 & \muA \\ \hline \\ Input HIGH Current & 1.0 & 20 & \muA \\ \hline \\ Output Leakage Current & 1.0 & 50 & \muA \\ \hline \\ Input Clamp Diode Voltage & -1.0 & -1.5 & V \\ \hline \\ Power Supply & 93411XC & 90 & 124 \\ \hline \\ 93411XM & 90 & 117 \\ \hline \end{array} $		

AC CHARACTERISTICS: Over Guaranteed Operating Ranges. Notes 1, 2, 4, 5, 6

		9	3411A	хс		93411)	(C	9	3411X	M		
SYMBOL	CHARACTERISTIC	MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	ΜΑΧ	MIN	TYP (Note 3)	MAX	UNITS	CONDITIONS
READ MODE ^t ACS ^t RCS ^t AA	DELAY TIMES Chip Select Time Chip Select Recovery Time Address Access Time		25 25 40	30 25 45		25 25 45	30 25 55		25 25 45	40 35 65	ns	See Test Circuit and Waveforms Note 5
WRITE MODE ^t WS ^t WR	DELAY TIMES Write Disable Time Write Recovery Time INPUT TIMING REQUIREMENTS	10	20 25	35 40	10	20 25	35 40	10	20 25	45 50	ns	
tw	Write Pulse Width (to guarantee write)	40	25		40	25		50	25			See Test Circuit and Waveforms
^t WSD	Data Set-Up Time Prior to Write	0	0		0	0		0	0			Note 6
tWHD	Data Hold Time After Write Address Set-Up Time	5 0	0		5			5			ns	
^t WSA ^t WHA	Address Hold Time	5	ŏ		5	l õ		5	lŏ			
^t WSCS ^t WHCS	Chip Select Set-Up Time Chip Select Hold Time	0 5	0		0 5	0		0 5	0			
с _і с _о	Input Lead Capacitance Output Lead Capacitance		4 7	5 8		4 7	4 8		4 7	5 8	pF	Measured with pulse technique

NOTES:

1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.

2. The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

3. Typical values are at $V_{CC} = 5.0 \text{ V}$, $T_A = +25^{\circ}\text{C}$, and MAX loading.


4. The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range an additional requirement of a two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:

 θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C / Watt, Ceramic DIP; 65°C / Watt, Plastic DIP; NA, Flatpak.

 θ_{JA} (Junction to Ambient) (still air) = 90°C / Watt, Ceramic DIP; 110°C / Watt, Plastic DIP; NA, Flatpak. θ_{JC} (Junction to Case) = 25°C / Watt, Ceramic DIP; 25°C / Watt, Plastic DIP; 10°C / Watt, Flatpak.


5. The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.

6. t_W measured at t_{WSA} = MIN, t_{WSA} measured at t_W = MIN.




1


TYPICAL ELECTRICAL CHARACTERISTICS




VOUT - OUTPUT VOLTAGE - VOLTS




 $\mathsf{T}_{A}-\mathsf{AMBIENT}\;\mathsf{TEMPERATURE}-^{\circ}\mathsf{C}$







VOUT - OUTPUT VOLTAGE - VOLTS

NORMALIZED ADDRESS ACCESS TIME VERSUS LOAD CAPACITANCE







7

7-55


TTL ISOPLANAR MEMORY 93L412 256×4-BIT FULLY DECODED RANDOM ACCESS MEMORY


DESCRIPTION – The 93L412 is a 1024-bit Read/Write Random Access Memory organized 256 words by four bits per word. The 93L412 has uncommitted collector outputs and is designed primarily for buffer control storage and high performance main memory applications. the device has a typical address access time of 45 ns.

- ISOPLANAR TECHNOLOGY
- ORGANIZATION 256 WORDS X 4 BITS
- UNCOMMITTED COLLECTOR OUTPUTS
- STANDARD 22-PIN DUAL IN-LINE PACKAGE
- TWO CHIP SELECT INPUTS PROVIDE EASY MEMORY EXPANSION
- LOW POWER DISSIPATION 0.27 mW/BIT TYP
- TYPICAL READ ACCESS TIME 45 ns

PIN NAMES

A ₀ – A ₇	Address Inputs
D ₁ - D ₄	Data Inputs
cs₁, cs₂	Chip Select Inputs
WE	Write Enable Input
0 ₁ - 0 ₄	Data Outputs
OE .	Output Enable





FUNCTIONAL DESCRIPTION – The 93L412 is a fully decoded 1024-bit Random Access Memory organized 256 words by four bits. Word selection is achieved by means of an 8-bit address, AO thru A7.

Two Chip Select inputs are provided for logic flexibility. For larger memories, the fast chip select access time permits the decoding of Chip Select, CS, from the address without increasing address access time.

The 93L412 has uncommitted collector outputs to allow maximum flexibility in output connection. In many applications, such as memory expansion, the outputs of several 93L412s can be tied together. In other applications the wired-OR is not used. In either case an external pull-up resistor of value R_L must be used to provide a HIGH at the output when it is off. Any value of R_1 within the range specified below may be used.

V _{CC} (MAX) 8 - F.O. (1.6)	≤ R _L ≤	$\frac{V_{CC}(MIN) - V_{OH}}{N (I_{CEX}) + F.O. (0.04)}$	R _L is in kΩ N = number of wired-OR outputs tied together F.O. = number of TTL Unit Loads (U.L.) driven I_{CEX} = Memory Output Leakage Current in mA V_{OH} = Required Output HIGH level at Output Node
---	--------------------	--	---

The minimum value of R_L is limited by output current sinking ability. The maximum value of R_L is determined by the output and input leakage current which must be supplied to hold the output at V_{OH} .

TRUTH TABLE

		INP	UTS		OUTPUTS				
OE PIN 18	CS ₁ PIN 19	CS ₂ PIN 17	WE PIN 20	D ₁ – 4 PINS 9,11,13,15	93L412 O.C.	MODE			
×	н	х	x	x	н	Not Selected			
х	x	Ľ	x	x	н	Not Selected			
L L	L	н	н	x	01-04	Read Stored Data			
x	L	н	L	L	н	Write "0"			
x	L	н	L	н	н	Write "1"			
н	Ĺ	н	н	x	н	Output Disabled			
н	L	н	L	L	н	Write "0" (Output Disabled)			
н	L	н	L	н	н	Write "1" (Output Disabled)			

H = HIGH Voltage; L = LOW Voltage; X = Don't Care (HIGH or LOW); OC = Open Collector

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Vcc Lead Potential to Ground Lead	-0.5 V to +7.0 V
Input Voltage (dc)*	-0.5 V to +5.5 V
Input Current (dc)*	-12 mA to +5.0 mA
Voltage Applied to Outputs (output HIGH)**	-0.5 V to +5.50 V
Output Current (dc)	+20 mA
*Eisten Innis Malanna linita an Innis Olimpia linita an Affainna an anabara sha innisa	

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

**Output Current Limit Required.

GUARANTEED OPERATING RANGES

PART NUMBER	su	PPLY VOLTAGE (V	AMBIENT TEMPERATURE		
	MIN	ТҮР	MAX	Note 4	
93L412XC	4.75 V	5.0 V	5.25 V	0°C to +75°C	
93L412XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C	

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

SYMBOL	CHARACTERISTI	<u>_</u>		LIMITS		UNITS	CONDITIONS		
STIVIBUL	CHARACTERISTI		MIN	TYP (Note 3)	МАХ	UNITS	CONDITIONS		
V _{OL}	Output LOW Voltag	je		0.3	0.45	v	V _{CC} = MIN, I _{OL} = 8 mA		
v _{IH}	Input HIGH Voltage		2.1	1.6		V	Guaranteed Input HIGH Volta for all Inputs		
VIL	Input LOW Voltage			1.5	0.8	v	Guaranteed Input LOW Volta for all Inputs		
ΊL	Input LOW Current		-150	-300	μA	$V_{CC} = MAX, V_{IN} = 0.4 V$			
1	Input HIGH Current			1.0	40	μA	V _{CC} = MAX, V _{IN} = 4.5 V		
IH	input mon current				1.0	mA	$V_{CC} = MAX, V_{IN} = 5.25 V$		
v _{CD}	Input Diode Clamp	Voltage		-1.0	-1.5	v	$V_{CC} = MAX$, $IN = -10 mA$		
ICEX	Output Leakage Current			1.0	100	μΑ	$V_{CC} = MAX, V_{OUT} = 4.5 V$		
		93L412XC		55	75		$T_A = +75^{\circ}C$ $V_{CC} = MAX,$		
	Power Supply	93L412XC		60	80	mA	$T_A = 0^{\circ}C$ All Inputs and		
	Current	93L412XM		50	70		T _A = +125°C Outputs Open		
		93L412XM		65	90		T _A =55°C		

FAIRCHILD ISOPLANAR TTL MEMORY • 93L412

AC CHARACTERISTICS: Over Guaranteed Operating Ranges (Notes 1, 2, 4, 5, 6)

			93L412X	с	9	3L412X	N		
SYMBOL	CHARACTERISTIC	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	CONDITIONS
			(Note 3)			(Note 3)			
READ MODE	DELAY TIMES								
^t ACS	Chip Select Time		20	35		20	45		
^t RCS	Chip Select Recovery Time]	20	35		20	45	ns	See Test Circuit
^t AOS	Output Enable Time	1	20	35		20	45	115	and Waveforms
tROS	Output Enable Recovery Time		20	35		20	45		
^t AA	Address Access Time		45	60		45	75		
WRITE MODE	DELAY TIMES								
tws	Write Disable Time		20	40		20	45		
tWR	Write Recovery Time		25	45		25	50	ns	
	INPUT TIMING REQUIREMENTS								See Test Circuit
tw	Write Pulse Width (to guarantee write)	45	30		55	35			and Waveforms
twsp	Data Set-Up Time Prior to Write	5	0		5	0			
tWHD	Data Hold Time After Write	5	0		5	0			
^t WSA	Address Set-Up Time	10	0		10	0		ns	
^t WHA	Address Hold Time	5	0		10	0			
twscs	Chip Select Set-Up Time	5	0		5	0			
^t WHCS	Chip Select Hold Time	5	0		10	0			
c _l	Input Pin Capacitance		3	5		3	5	pF	Measure with
C _O	Output Pin Capacitance		5	8		5	8	pe.	Pulse Technique


NOTES:

- 1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- 2. The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 3. Typical values are at V_{CC} = 5.0 V, T_A = +25°C, and MAX loading.
- 4. The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range an additional requirement of a two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:

 θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C / Watt, Ceramic DIP; 65°C / Watt, Plastic DIP; NA, Flatpak. $\theta_{JA}^{(-)}$ (Junction to Ambient) (still air) = 90°C/Watt, Ceramic DIP; 110°C/Watt, Plastic DIP; NA, Flatpak. θ_{IC} (Junction to Case) = 25°C/Watt, Ceramic DIP; 25°C/Watt, Plastic DIP; 15°C/Watt, Flatpak.

- 5. The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.
- 6. t_W measured at $t_{WSA} = MIN$, t_{WSA} measured at $t_W = MIN$. 7. Duration of short circuit should not exceed one second.


TYPICAL ELECTRICAL CHARACTERISTIC CURVES





AC TEST LOAD AND WAVEFORM

LOADING CONDITIONS


INPUT PULSES







WRITE MODE



NOTE: Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

93412

TTL ISOPLANAR MEMORY


256 × 4-BIT FULLY DECODED RANDOM ACCESS MEMORY


DESCRIPTION – The 93412 is a 1024-bit Read/Write Random Access Memory organized 256 words by four bits per word. The 93412 has uncommitted collector outputs and is designed primarily for buffer control storage and high performance main memory applications. The device has a typical address access time of 30 ns.

- ISOPLANAR TECHNOLOGY
- ORGANIZATION 256 WORDS X 4 BITS
- UNCOMMITTED COLLECTOR OUTPUTS
- STANDARD 22-PIN DUAL IN-LINE PACKAGE
- TWO CHIP SELECT INPUTS PROVIDES EASY MEMORY EXPANSION
- POWER DISSIPATION 0.475 mW/BIT TYPICAL
- TYPICAL READ ACCESS TIME 30 ns

PIN NAMES

A0 - A7	Address Inputs
D1 - D4	Data Inputs
\overline{CS}_1, CS_2	Chip Select Inputs
WE	Write Enable Input
01 - 04	Data Outputs
OE	Output Enable





1

FUNCTIONAL DESCRIPTION – The 93412 is a fully decoded 1024-bit Random Access Memory organized 256 words by four bits. Word selection is achieved by means of an 8-bit address, AQ thur A7.

Two Chip Select inputs are provided for logic flexibility. For larger memories, the fast chip select access time permits the decoding of Chip Select, CS, from the address without increasing address access time.

The 93412 has uncommitted collector outputs to allow maximum flexibility in output connection. In many applications, such as memory expanxion, the outputs of several 93412s can be tied together. In other applications the wired-OR is not used. In either case an external pull-up resistor of value R_L must be used to provide a HIGH at the output when it is off. Any value of R_L within the range specified below may be used.

The minimum value of R_L is limited by output current sinking ability. The maximum value of R_L is determined by the output and input leakage current which must be supplied to hold the output at V_{OH} .

TRUTH TABLE

	INPUTS D1 - D4 OUTPUTS					
OE	CS ₁	CS ₂	WE	D ₁ – 4	93412	MODE
PIN 18	PIN 19	PIN 17	PIN 20	PINS 9, 11,13, 15	O.C.	
X	H	X	X	X	H	Not Selected
X	X	L	X	X	H	Not Selected
L	L	H	H	X	O ₁ - O ₄	Read Stored Data
X	L	H	L	L	H	Write "0"
X	L	H	L	H	H	Write "1"
H	L	н	H	X	H	Output Disabled
H	L	н	L	L	H	Write "0" (Output Disabled)
H	L	н	L	H	H	Write "1" (Output Disabled)

H = HIGH Voltage, L = LOW Voltage, X = Don't Care (HIGH or LOW), OC = Open Collector

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{CC} Pin Potential to Ground Pin	-0.5 V to +7.0 V
*Input Voltage (dc)	-0.5 V to +5.5 V
*Input Current (dc)	-12 mA to +5.0 mA
**Voltage Applied to Outputs (output HIGH)	0.5 V to +5.50 V
Output Current (dc)	+20 mA

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs. **Output Current Limit Required.

GUARANTEED OPERATING RANGES

PART NUMBER	s	UPPLY VOLTAGE (V _C	c)	AMBIENT TEMPERATURE
	MIN	TYP	MAX	Note 4
93412XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93412XM	4.5 V	5.0 V	5.5 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

SYMBOL	CHARACTERIST			LIMITS		UNITS	CONDITIONS		
STINBUL			MIN		мах		CONDIT	CONDITIONS	
OL /	Output LOW Volta	age		0.3	0.45	v	V _{CC} = MIN, I _C)L = 8 mA	
ИH	Input HIGH Voltag	je	2.1	1.6		v	Guaranteed In for all Inputs	Guaranteed Input HIGH Voltage for all Inputs	
v _{IL}	Input LOW Voltag	e		1.5	0.8	v	Guaranteed Input LOW Voltage for all Inputs		
IL	Input LOW Currer	nt		-150	-300	μΑ	V _{CC} = MAX, V	/ _{IN} = 0.4 V	
	Input HIGH Curre	nt		1.0	40	μΑ	V _{CC} = MAX, V	/ _{IN} = 4.5 V	
IH	input man curre	int internet in the second sec			1.0	mA	V _{CC} = MAX, V	/ _{IN} = 5.25 V	
√ _{CD}	Input Diode Clam	p Voltage		-10	-1.5	v	V _{CC} = MAX, I	N = -10 mA	
CEX	Output Leakage Current			1.0	100	μΑ	V _{CC} = MAX, V	/ _{OUT} = 4.5 V	
		93412XC		95	130		T _A = +75°C	V _{CC} = MAX,	
	Power Supply	93412XC			155		T _A = 0°C	All Inputs and	
СС	Current	93412XM			120	mA	$T_A = +125^{\circ}C$	Outputs Open	
		93412XM			170		T _A = −55°C		

FAIRCHILD ISOPLANAR TTL MEMORY • 93412

AC CHARACTERISTICS: Over Guaranteed Operating Ranges (Notes 1, 2, 4, 5, 6)

			93412XC			93412XN	1		
SYMBOL	CHARACTERISTIC	MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	МАХ	UNITS	CONDITIONS
READ MODE	DELAY TIMES		(Note 3)			(NOLE 3)			
^t ACS ^t RCS	Chip Select Time Chip Select Recovery Time (93412)		20 20	30 30		20 20	45 45		Coo Toot Olympid
^t AOS ^t ROS ^t AA	Output Enable Time Output Enable Recovery Time (93412) Address Access Time		20 20 30	30 30 45		20 20 40	45 45 60	ns	See Test Circuit and Waveforms
WRITE MODE	DELAY TIMES								
^t WS	Write Disable Time (93412)		20	35		20	45		
^t WR	Write Recovery Time		25	40		25	50	ns	
	INPUT TIMING REQUIREMENTS								See Test Circuit
^t W ^t WSD ^t WHD ^t WSA ^t WHA ^t WSCS ^t WHCS	Write Pulse Width (to guarantee write) Data Set-Up Time Prior to Write Data Hold Time After Write Address Set-Up Time Address Hold Time Chip Select Set-Up Time Chip Select Hold Time	30 5 10 5 5 5	20 0 0 0 0 0 0		40 5 10 10 5 10	30 0 0 0 0 0		ns	and Waveforms
C _I C _O	Input Pin Capacitance Output Pin Capacitance		3 5	5 8		3 5	5 8	pF	Measure with Pulse Technique

NOTES:

1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.

2. The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

3. Typical values are at $V_{CC} = 5.0 \text{ V}$, $T_A = \pm 25^{\circ}$ C, and MAX loading. 4. The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military Range an additional requirement of a two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:

 θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C/Watt, Ceramic DIP; 65°C/Watt, Plastic DIP; NA, Flatpak.


θ_{JA} (Junction to Ambient) (still air) = 90°C/Watt, Ceramic DIP; 110°C/Watt, Plastic DIP; NA, Flatpak.


 $\theta_{JC}^{(c)}$ (Junction to Case) = 25°C/Watt, Ceramic DIP; 25°C/Watt, Plastic DIP; 10°C/Watt, Flatpak.


5. The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.

6. two measured at $t_{WSA} = MIN$, t_{WSA} measured at $t_W = MIN$. 7. Duration of short circuit should mot exceed one second.


TYPICAL ELECTRICAL CHARACTERISTIC CURVES








POWER SUPPLY CURRENT VERSUS TEMPERATURE





TTL ISOPLANAR MEMORY 93L415 1024×1-BIT FULLY DECODED RANDOM ACCESS MEMORY

DESCRIPTION – The 93L415 is a low power 1024-bit Read/Write Random Access Memory organized 1024 words by one bit. It has a typical access time of 35 ns and is designed for buffer and control storage and high performance main memory applications requiring low power.


The 93L415 includes full decoding on chip, has separate Data Input and Data Output lines and an active LOW Chip Select line.


The device is fully compatible with the standard DTL and TTL logic families and has an uncommitted collector output for ease of memory expansion.

- FULL MIL AND COMMERCIAL RANGES
- TTL INPUTS AND OUTPUT
- NON-INVERTING DATA OUTPUT
- ORGANIZED 1024 WORDS X 1 BIT
- READ ACCESS TIME 35 ns TYPICAL
- CHIP SELECT ACCESS TIME 20 ns TYPICAL
- POWER DISSIPATION 0.20 mW/BIT TYPICAL
- UNCOMMITTED COLLECTOR OUTPUT
- POWER DISSIPATION DECREASES WITH INCREASING TEMPERATURE

PIN NAMES

CS .	Chip Select Input
A0 A9	Address Inputs
WE	Write Enable Input
DIN	Data Input
POUT	Data Output





7-65

FUNCTIONAL DESCRIPTION – The 93L415 is a fully decoded 1024-bit Random Access Memory organized 1024 words by one bit. Bit selection is achieved by means of a 10-bit address, A0 to A9.

The Chip Select input allows memory array expansion. For large memories, the fast chip select access time permits decoding of the Chip Select (CS) from the address without affecting system performance.

The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE} , Pin 14). With \overline{WE} held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and the chip selected. Data in the specified location is presented at D_{OUT} and is non-inverted.

Uncommitted collector outputs are provided on the 93L415 to allow maximum flexibility in output connection. In many applications such as memory expansion, the outputs of many 93L415s can be tied together. In other applications the wired-OR is not used. In either case an external pull-up resistor of R_Lvalue must be used to provide a HIGH at the output when it is off. Any R_L value within the range specified below may be used.

$$\frac{V_{CC} \text{ (min)}}{I_{OL} - FO (1.6)} \le R_{L} \le \frac{V_{CC} \text{ (min)} - V_{OH}}{n (I_{CEX}) + FO (0.04)}$$

 $\label{eq:response} \begin{array}{l} \mathsf{R}_L \text{ is in } k\Omega \\ \mathsf{n} = \mathsf{number} \text{ of wired-OR outputs tied together} \\ \mathsf{FO} = \mathsf{number} \text{ of TTL Unit Loads (UL) driven} \\ \mathsf{I}_{\mathsf{CEX}} = \mathsf{Memory Output Leakage Current} \\ \mathsf{V}_{\mathsf{OH}} = \mathsf{Required Output HIGH Level at Output Node} \\ \mathsf{I}_{\mathsf{OL}} = \mathsf{Output LOW Current} \end{array}$

-65°C to +150°C

-55°C to +125°C

-0.5 V to +7.0 V

-0.5 V to +5.5 V

-0.5 V to +5.5 V

+20 mA

-12 mA to +5.0 mA

The minimum R_L value is limited by output current sinking ability. The maximum R_L value is determined by the output and input leakage current which must be supplied to hold the output at V_{OH}. One Unit Load = 40 μ A HIGH/1.6 mA LOW.

	INPUT	s	ουτρυτ	MODE
CS	WE	D _{IN}	Open Collector	
н	X	х	н	NOT SELECTED
L	L	L	н	WRITE "0"
L	L	н	н	WRITE "1"
L	н	×	DOUT	READ

TABLE I – TRUTH TABLE

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care (HIGH or LOW)

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

- V_{CC} Pin Potential to Ground Pin *Input Voltage (dc)
- Thput Voltage (dc)
- *Input Current (dc) Voltage Applied to Outputs (Output HIGH) Output Current (dc) (Output LOW)

*Either input voltage or input current limit is sufficient to protect the input.

GUARANTEED OPERATING RANGES

PART NUMBER	s	UPPLY VOLTAGE (V _{CC})		AMBIENT TEMPERATURE		
	MIN	ТҮР	MAX	(Note 4)		
93L415XC	4.75 V	5.0 V	5.25 V	0°C to +75°C		
93L415XM	4.50 V	5.0 V	5.50 V	-55 ⁰ C to +125 ⁰ C		

X = package type; D for Ceramic DIP, F for Flatpak, P for Plastic DIP. See packaging information section for packages available on this product.

SYMBOL			LIMITS			CONDITIONS	
	CHARACTERISTIC	MIN	TYP (Note 3)	MAX	UNITS		
V _{OL}	Output LOW Voltage		0.35	0.50	v	V _{CC} = MIN, I _O	L = 16 mA
VIH	Input HIGH Voltage	2.1	1.6		v	Guaranteed Inp for all Inputs	ut HIGH Voltage
VIL	Input LOW Voltage		1.5	0.8	v	Guaranteed Inp for all Inputs	ut LOW Voltage
μL	Input LOW Current		-150	-300	μA	V _{CC} = MAX, V	IN = 0.4 V
	Input HIGH Current		1.0	40	μA	V _{CC} = MAX, V	IN = 4.5 V
ЧН				1.0	mA	V _{CC} = MAX, V	IN = 5.25 V
ICEX	Output Leakage Current		1.0	100	μA	V _{CC} = MAX, V	OUT = 4.5 V
VCD	Input Diode Clamp Voltage		-1.0	-1.5	V	V _{CC} = MAX, I	N =10 mA
				55	mA	T _A ≥ 75° C	$V_{CC} = MAX_{i}$
ICC	Power Supply Current		45	65	mA	$T_A = 0^\circ C$	All Inputs
				75	mA	T _A = -55 ^o C	Grounded

FAIRCHILD ISOPLANAR TTL MEMORY • 93L415

AC CHARACTERISTICS: Over Guaranteed Operating Ranges (Notes 1, 2, 4, 5, 6)

			93L415X0	3		93L415XM	1		
SYMBOL	CHARACTERISTIC	MIN	TYP	MAX	MIN	ТҮР	MAX	UNITS	CONDITIONS
			(Note 3)			(Note 3)		}	
READ MODE	DELAY TIMES								
^t ACS	Chip Select Time		20	40		20	45		
^t RCS	Chip Select Recovery Time	Í	20	40		20	50	ns	See Test Circuit and Waveforms
^t AA	Address Access Time		35	60		35	70	ł	
WRITE MODE	DELAY TIMES								
tWS	Write Disable Time		20	45		20	45		
tWR	Write Recovery Time		20	45		30	55	[
	INPUT TIMING REQUIREMENTS								
tW	Write Pulse Width (to guarantee write)	45	25		50	25			
twsd	Data Set-Up Time Prior to Write	5	o		10	o		ns	See Test Circuit and Waveforms
twhd	Data Hold Time After Write	5	0		10	0			
tWSA	Address Set-Up Time	10	0		10	0			
twha	Address Hold Time	5	0		10	o			
twscs	Chip Select Set-Up Time	5	0		10	o			
tWHCS	Chip Select Hold Time	5	0		10	0			
CI	Input Lead Capacitance		4	5		4	5	-5	
с _о	Output Lead Capacitance		7	8	, .	7	8	pF	

NOTES:

1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.

- The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
 Typical limits are at V_{CC} = 5.0 V, T_A = +25°C, and MAX loading.
- 4. The Operating Temperature Ranges are guaranteed with transverse air flow exceed ing 400 linear feet per minute. For military range on additional requirement of a two minute warm-up. Typical thermal resistance values of the package at maximum temperature are:


 θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C / Watt, Ceramic DIP; 65°CC / Watt, Plastic DIP; NA, Flatpak.


 θ_{JA}^{JA} (Junction to Ambient) (still air) = 90°C/Watt, Ceramic DIP; 110°C/Watt, Plastic DIP; NA, Flatpak.

 $\theta_{JC}^{''}$ (Junction to Case) = 25°C/Watt, Ceramic DIP; 25°C/Watt, Plastic DIP; 10°C/Watt, Flatpak.

5. The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.

6. t_W measured at t_{WSA} = MIN, t_{WSA} measured at t_W = MIN.





7

TTL ISOPLANAR MEMORY 93415/93415A 1024×1-BIT FULLY DECODED RANDOM ACCESS MEMORY

LOGIC SYMBOL

22

A۵

15


DIN

14

W/E

DESCRIPTION – The 93415 and 93415A are 1024-bit Read/Write Random Access Memories organized 1024 words by one bit. They are designed for buffer control storage and high performance main memory applications. The devices have typical access times of 30 ns for the 93415 and 25 ns for the 93415A.

The 93415 and 93415A include full decoding on chip, separate Data Input and Data Output lines and an active LOW Chip Select. They are fully compatible with standard DTL and TTL logic families and have an uncommitted collector output for ease of memory expansion.



FUNCTIONAL DESCRIPTION – The 93415/93415A are fully decoded 1024-bit Random Access Memories organized 1024 words by one bit. Bit selection is achieved by means of a 10-bit address, A₀ to A₉.

The Chip Select input provides for memory array expansion. For large memories, the fast chip select access time permits the decoding of Chip Select (CS) from the address without affecting system performance.


The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE} , Pin 14). With \overline{WE} held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and the chip selected. Data in the specified location is presented at D_{OUT} and is non-inverted.

Uncommitted collector outputs are provided to allow maximum flexibility in output connection. In many applications such as memory expansion, the outputs of many 93415s or 93415As can be tied together. In other applications the wired-OR is not used. In either case an external pull-up resistor of R_L value must be used to provide a HIGH at the output when it is off. Any R_L value within the range specified below may be used.

$$\frac{V_{CC} \text{ (MIN)}}{I_{OL} - \text{FO (1.6)}} \ \leqslant \ \text{R}_{L} \ \leqslant \ \frac{V_{CC} \text{ (MIN)} - V_{OH}}{\text{n (I}_{CEX}) + \text{FO (0.04)}}$$

 $\label{eq:response} \begin{array}{l} \mathsf{R}_L \text{ is in } k\Omega \\ \mathsf{n} = \mathsf{number} \text{ of wired-} \mathsf{OR} \text{ outputs tied together} \\ \mathsf{FO} = \mathsf{number} \text{ of } \mathsf{TTL} \text{ Unit Loads } (\mathsf{UL}) \text{ driven} \\ \mathsf{I}_{\mathsf{CEX}} = \mathsf{Memory} \text{ Output Leakage Current} \\ \mathsf{V}_{\mathsf{OH}} = \mathsf{Required} \text{ Output HIGH Level at Output Node} \\ \mathsf{I}_{\mathsf{OL}} = \text{ Output LOW Current} \end{array}$

The minimum R_L value is limited by output current sinking ability. The maximum R_L value is determined by the output and input leakage current which must be supplied to hold the output at V_{OH}. One Unit Load = 40 μ A HIGH/1.6 mA LOW.



ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias V_{CC} Pin Potential to Ground Pin

- *Input Voltage (dc)
- *Input Current (dc)

Voltage Applied to Outputs (Output HIGH) Output Current (dc) (Output LOW)

* Either input voltage or input current limit is sufficient to protect the input.

GUARANTEED OPERATING RANGES

	su	PPLY VOLTAGE (VC	c)	AMBIENT TEMPERATURE (T _A)	
PART NUMBER	MIN	ТҮР	MAX	(Note 4)	
93415XC, 93415AXC	4.75 V	5.0 V	5.25 V	0° C to +75° C	
93415XM	4.50 V	5.0 V	5.50 V	–55°C to +125°C	

X = package type; F for Flatpak, D for Ceramic DIP, P for Plastic DIP. See Packaging Information Section for packages available on this product.

 -65° C to $+150^{\circ}$ C

-55°C to +125°C

-0.5 V to +7.0 V -0.5 V to +5.5 V

-0.5 V to +5.5 V

+20 mA

-12 mA to +5.0 mA

			LIMITS					
SYMBOL	CHARACTERISTIC	MIN	TYP (Note 3)	MAX	UNITS		ONDITIONS	
VOL	Output LOW Voltage		0.3	0.45	v	V _{CC} = MIN, I _{OL}	= 16 mA	
VIH	Input HIGH Voltage	2.1	1.6		V	Guaranteed Inpu	t HIGH Voltage for all Inputs	
VIL	Input LOW Voltage		1.5	0.8	V	Guaranteed Input LOW Voltage for all Inputs		
ΊL	Input LOW Current		-250	-400	μA	V _{CC} = MAX, V _I	V _{CC} = MAX, V _{IN} = 0.4 V	
			1.0	40	μA	V _{CC} = MAX, V _I	N = 4.5 V	
ЧН	Input HIGH Current			1.0	mA	V _{CC} = MAX, V _I	N = 5.25 V	
ICEX	Output Leakage Current		1.0	100	μA	V _{CC} = MAX, V _C	OUT = 4.5 V	
VCD	Input Diode Clamp Voltage		-1.0	-1.5	V	V _{CC} = MAX, IIN	y = –10 mA	
			95	130	mA	T _A ≥ 75°C		
ICC	Power Supply Current			155	mA	$T_{A} = 0^{\circ}C$ $T_{A} = -55^{\circ}C$ $V_{CC} = MAX,$ All Inputs Grounded		
				170	mA			

AC CHARACTERISTICS: Over Guaranteed Operating Ranges (Notes 1, 2, 4, 5, 6)

		93415AXC		93415XC		93415XM						
SYMBOL	CHARACTERISTIC	MIN	ТҮР	MAX	MIN	ТҮР	MAX	MIN	TYP	MAX	UNITS	CONDITIONS
			(Note 3	3)		(Note 3	3)		(Note 3	3)		
READ MODE	DELAY TIMES											
^t ACS	Chip Select Time		15	20		15	35		15	45		See Test Circuit
tRCS	Chip Select Recovery Time		15	20		20	35		20	50	ns	and Waveforms
^t AA	Address Access Time		25	30		30	45		40	60		
WRITE MODE	DELAY TIMES											
tWS	Write Disable Time		15	20		20	35		20	45	ns	
tWR	Write Recovery Time		20	25		25	40		45	50		
	INPUT TIMING											
	REQUIREMENTS											
tw	Write Pulse Width	20	15		30	25		40	25			0
	(to guarantee write)											See Test Circuit
twsd	Data Set-Up Time Prior to Write	5	0		5	0		5	0			and Waveforms
twhd	Data Hold Time After Write	5	0		5	0		5	0			
tWSA	Address Set-Up Time	5	0		10	0		15	0		ns	
twha	Address Hold Time	5	0		5	0		5	0			
twscs	Chip Select Set-Up Time	5	0		5	0		5	0			
tWHCS	Chip Select Hold Time	5	0		5	0		5	0			
CI	Input Pin Capacitance		4	5		4	5		4	5		
с _о	Output Pin Capacitance		7	8		7	8		7	8	pF	

NOTES:

 Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
 The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

3. Typical values at V_{CC} = 5.0 V, T_A = +25 $^{\circ}$ C, and MAX loading.


4. The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range an additional requirement of a two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:

 θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C/Watt, Ceramic DIP; 65°C/Watt, Plastic DIP; NA, Flatpak.

 θ_{JA} (Junction to Ambient) (still air) = 90° C/Watt, Ceramic DIP; 110° C/Watt, Plastic DIP; NA, Flatpak. θ_{JC} (Junction to Case) = 25° C/Watt, Ceramic DIP; 25° C/Watt, Plastic DIP; 10° C/Watt, Flatpak.

5. The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.


6. tw measured at two = MIN, two measured at tw = MIN.



7-73

(ALL TIME MEASUREMENTS REFERENCED TO 1.5 V)

1



93417 **ISOPLANAR SCHOTTKY TTL MEMORY** 256×4-BIT PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION – The 93417 is a fully decoded high speed 1024-bit field Programmable ROM organized 256 words by four bits per word. The 93417 has uncommitted collector outputs. The outputs are disabled when either \overline{CS}_1 or \overline{CS}_2 are in the HIGH state. The 93417 is supplied with all bits stored as logic "1"s and can be programmed to logic "O"s by following the field programming procedure.




- FIELD PROGRAMMABLE .
- **ORGANIZED 256 X 4 BITS PER WORD**
- UNCOMMITTED COLLECTORS .
- FULLY DECODED ON-CHIP ADDRESS DECODER AND BUFFER
- CHIP SELECT INPUTS PROVIDE EASY MEMORY EXPANSION .
- WIRED-OR CAPABILITY
- **STANDARD 16-PIN DUAL IN-LINE PACKAGE** .
- NICHROME FUSE LINKS FOR HIGH RELIABILITY


PIN NAMES

 $A_0 - A_7$ Address Inputs $\overline{CS}_{1}, \overline{CS}_{2}$

Chip Select Inputs (Active LOW)

 $0_1 - 0_4$ Data Outputs





FAIRCHILD ISOPLANAR SCHOTTKY TTL MEMORY • 93417

FUNCTIONAL DESCRIPTION – The 93417 is a bipolar field Programmable Read Only Memory (PROM) organized 256 words by four bits per word. Open collector outputs are provided for use in wired-OR systems. Chip Selects are active LOW; conversely, a HIGH (logic "1") on the \overline{CS}_1 or \overline{CS}_2 will disable all outputs.

The read function is identical to that of a conventional bipolar ROM. That is, a binary address is applied to the A₀ through A₇ inputs, the chip is selected, and data is valid at the outputs after t_{AA} nanoseconds.

Programming (selectively opening nichrome fuse links) is accomplished by following the sequence outlined below.

PROGRAMMING - The 93417 is manufactured with all bits in the logic "1" state. Any desired bit (output) can be programmed to a logic "0" state by following the procedure shown in Chapter 6, page 6-16.

ABSOLUTE MAXIMUM RATINGS

 $\begin{array}{l} \mbox{Storage Temperature} \\ \mbox{Temperature (Ambient) Under Bias} \\ V_{CC} \\ \mbox{Input Voltages} \\ \mbox{Current into Output Terminal} \\ \mbox{Output Voltages} \end{array}$

-65°C to +150°C -55°C to +125°C -0.5 V to +7.0 V -0.5 V to +5.5 V 100 mA -0.5 V to +5.5 V

GUARANTEED OPERATING RANGES

PART NUMBER		SUPPLY VOLTAGE (V _C		
PART NUMBER	MIN	TYP	MAX	AMBIENT TEMPERATURE
93417XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93417XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic DIP, P for Plastic DIP. See Package Information on this data sheet.

DC CHARACTERISTICS: Over guaranteed operating ranges unless otherwise noted.

	CHARACTERISTIC		LIMITS				
SYMBOL		MIN	MIN TYP		UNITS	CONDITIONS	
			(Note 1)				
ICEX	Output Leakage Current			50	μA	V _{CC} = 5.25 V, V _{CEX} = 4.95 V, 0°C to +75°C Address any HIGH Output	
ICEX	Output Leakage Current			100	μA	$V_{CC} = 5.5 V$, $V_{CEX} = 5.2 V$, $-55^{\circ}C$ to $+125^{\circ}C$ Address any HIGH Output	
VOL	Output LOW Voltage		0.30	0.45	v	V_{CC} = MIN, I_{OL} = 16 mA, A_0 = +10.8 V A ₁ through A ₇ = HIGH	
VIH	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
VIL	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs	
	Input LOW Current						
۱۴	IFA (Address Inputs)		-160	250	μA	V _{CC} = MAX, V _F = 0.45 V	
	IFCS (Chip Select Inputs)		-160	250	μA		
	Input HIGH Current						
IR	IRA (Address Inputs)			40	μA	V _{CC} = MAX, V _R = 2.4 V	
	IRCS (Chip Select Input)			40	μA		
lcc	Power Supply Current		85	110	mA	V _{CC} = MAX, Outputs open Inputs Grounded and Chip Selected	
CO	Output Capacitance		7		pF	V _{CC} = 5.0 V, V _O = 4.0 V, f = 1.0 MHz	
CIN	Input Capacitance		4		pF	V _{CC} = 5.0 V, V _O = 4.0 V, f = 1.0 MHz	
Vc	Input Clamp Diode Voltage			-1.2	v	$V_{CC} = MIN$, $I_A = -18 \text{ mA}$	

FAIRCHILD ISOPLANAR SCHOTTKY TTL MEMORY • 93417


SYMBOL	CHARACTERISTIC		LIMITS		CONDITIONS	
		MIN	TYP (Note 1)	MAX	UNITS	CONDITIONS
tAA-	Address to Output Access Time		25	45	ns	
tAA+			25	45	ns	See Figure 1
tACS-	Chip Select Access Time		12	20	ns	See Figure 1
tACS+			12	20	ns	

AC CHARACTERISTICS: $T_A = -55^{\circ}C$ to $+125^{\circ}C$, $V_{CC} = 5.0$ V \pm 10%.

SYMBOL	CHARACTERISTIC		LIMITS			
		MIN	TYP (Note 1)	MAX	UNITS	CONDITIONS
t _{AA} _	Address to Output Access Time		25	60	ns	
tAA+			25	60	ns	See Figure 1
^t ACS-			12	30	ns	See rigule r
tACS+	Chip Select Access Time	/	12	30	ns	

Note 1: Typical values are at $V_{CC} = 5.0 \text{ V}$, $+25^{\circ}C$ and max loading.

AC WAVEFORMS



AC TEST OUTPUT LOAD




Fig. 1

7-77

TTL ISOPLANAR MEMORY 93419 64×9-BIT FULLY DECODED RANDOM ACCESS MEMORY


LOGIC SYMBOL

6

8 9 10 11 12

15 13

DESCRIPTION – The 93419 is a 576-bit Read/Write Random Access Memory organized 64 words by nine bits per word with uncommitted collector outputs. It is ideally suited for scratchpad, small buffer and other applications where the number of required words is small and where the number of required bits per word is relatively large. The ninth bit can provide parity for 8-bit word systems.



 $V_{CC} = Pin 28$ GND = Pin 14 $\bigcirc = Pin Numbers$

DOUT

0-->8

PINS (16) THRU (24)

FUNCTIONAL DESCRIPTION – The 93419 is a fully decoded 576-bit Random Access Memory organized 64 words by nine bits. Word selection is achieved by means of a 6-bit address, A_0 to A_5 .

The Chip Select input provides for memory array expansion. For large memories, the fast chip select access time permits the decoding of chip select (\overline{CS}) from the address without affecting system performance.


The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE} , pin 13). With \overline{WE} held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and the chip selected. Data in the specified location is presented at $\overline{D_{OIIT}}$ and is inverted from Data In to Data Out.

Uncommitted collector outputs are provided to allow maximum flexibility in output connection. In many applications such as memory expansion, the outputs of many 93419s can be tied together. In other applications the wired-OR is not used. In either case an external pull-up resistor of R_{L} value must be used to provide a HIGH at the output when it is off. Any R_{L} value within the range specified below may be used.

V _{CC} (MAX)		V_{CC} (MIN) – V_{OH}
I _{OL} - FO (1.6)	≤ R _L ≤	n (I _{CEX}) + FO (0.04)

 $\begin{array}{l} R_L \text{ is in } k\Omega \text{ (limited to 8 mA)} \\ n = \text{number of wired-OR outputs tied together} \\ FO = \text{number of TTL Unit Loads (UL) driven} \\ I_{CEX} = \text{Memory Output Leakage Current} \\ V_{OH} = \text{Required Output HIGH Level at Output Node} \\ I_{OI} = \text{Output LOW Current} \end{array}$

The minimum R_L value is limited by output current sinking ability. The maximum R_L value is determined by the output and input leakage current which must be supplied to hold the output at V_{OH}. One Unit Load = 40 μ A HIGH/1.6 mA LOW. FO_{MAX} = 5 UL.



ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias V_{CC} Pin Potential to Ground Pin

*Input Voltage (dc)

*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

*Either input voltage or input current limit is sufficient to protect the input.

GUARANTEED OPERATING RANGES

PART NUMBER	s	UPPLY VOLTAGE (V _C	с)	AMBIENT TEMPERATURE
	MIN	ТҮР	MAX	(Note 4)
93419XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93419XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

7

-65°C to +150°C

-55°C to +125°C

-0.5 V to +7.0 V

-0.5 V to +5.5 V

-0.5 V to +5.5 V

+10 mA

-12 mA to +5.0 mA

OVMOOL	DADAMETER		LIMITS			CONDIT	
SYMBOL	PARAMETER	MIN	TYP (Note 3)	MAX	UNITS	CONDIT	UNS
V _{OL}	Output LOW Voltage		0.3	0.50	v	V _{CC} = MIN, I _C	L = 8 mA
VIH	Input HIGH Voltage	2.1	1.6		v	Guaranteed Input HIGH Voltage for all Input	
VIL	Input LOW Voltage		1.5	0.8	v	Guaranteed Input LOW Voltage for all Inpu	
lil.	Input LOW Current		-250	-400	μA	V _{CC} = MAX, V _{IN} = 0.4 V	
'IН	Input HIGH Current		1.0	40	μA	$V_{CC} = MAX, V_{IN} = 4.5 V$	
'IH				1.0	mA	V _{CC} = MAX, V	IN ⁼ 5.25 V
ICEX	Output Leakage Current		1.0	100	μA	V _{CC} = MAX, V	OUT ⁼ 4.5 V
V _{CD}	Input Clamp Diode Voltage		-1.0	-1.5	V	$V_{CC} = MAX$, $I_{IN} = -10 \text{ mA}$	
				165	mA	T _A = 125°C	V _{CC} = MAX,
lcc	Power Supply Current		145	200	mA	$T_A = 25^{\circ}C$	All Inputs Grounded
				210	mA	T _A = −55°C	Outputs LOW

FAIRCHILD ISOPLANAR TTL MEMORY • 93419

AC CHARACTERISTICS: Over Guaranteed Operating Ranges (Notes 1, 2, 4, 5, 6)

			93419XC	:		93419XI	N		
SYMBOL	CHARACTERISTIC	MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3	MAX)	UNITS	CONDITIONS
READ MODE	DELAY TIMES								
^t ACS	Chip Select Access Time		15	40		15	40		See Test Circuit
^t RCS	Chip Select Recovery Time		20	40		20	40	ns	and Waveforms
^t AA	Address Access Time		35	45		40	60		
WRITE MODE	DELAY TIMES								
^t ws	Write Disable Time		20	40		20	45	ns	
tWR	Write Recovery Time		25	45		45	55	115	
	INPUT TIMING REQUIREMENTS								
^t W	Write Pulse Width (to guarantee write)	35	20		45	25			See Test Circuit and Waveforms
^t WSD	Data Set-Up Time Prior to Write	5	0		5	0		1	
tWHD	Data Hold Time After Write	5	0		5	0			
^t WSA	Address Set-Up Time	5	0		10	0		ns	
^t WHA	Address Hold Time	5	0		5	0			
twscs	Chip Select Set-Up Time	5	0		5	0			
^t WHCS	Chip Select Hold Time	5	0		5	0			
CIN	Input Pin Capacitance		4	5		4	5	- 5	
COUT	Output Pin Capacitance		7	8		7	8	pF	

NOTES:

1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.

2. The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

Typical limits are at V_{CC} = 5.0 V, T_A = +25°C, and MAX loading.
 The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range an additional requirement of a two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:


θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C/Watt, Ceramic DIP; 65°CC/Watt, Plastic DIP; NA, Flatpak.

 θ_{JA}^{SA} (Junction to Ambient) (still air) = 90°C / Watt, Ceramic DIP; 110°C / Watt, Plastic DIP; NA, Flatpak.


 θ_{JC}° (Junction to Case) = 25°C/Watt, Ceramic DIP; 25°C/Watt, Plastic DIP; 10°C/Watt, Flatpak.

5. The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.

6. t_W measured at t_{WSA} = MIN, t_{WSA} measured at t_W = MIN.



FAIRCHILD ISOPLANAR TTL MEMORY • 93419



TTL ISOPLANAR MEMORY 93L420 256×1—BIT FULLY DECODED RANDOM ACCESS MEMORY

DESCRIPTION – The 93L420 is a low power high speed 256-bit Read/Write Random Access Memory organized 256 words by one bit. It is designed for scratchpad, buffer and distributed main memory applications requiring low power. The device has three chip select lines to simplify its use in larger memory systems. Address input locations are specifically chosen to permit maximum packaging density and for ease of PC board layout. A 3-state output is provided to drive bus organized systems and/or highly capacitive loads.

Chip Select Inputs

Address Inputs

Data Input

Data Output

Write Enable

- 3-STATE OUTPUT
- ORGANIZATION 256 WORDS X 1 BIT
- THREE HIGH SPEED CHIP SELECT INPUTS
- TYPICAL READ ACCESS TIME 40 ns
- ON-CHIP DECODING

PIN NAMES

 $A_0 - A_7$

DIN

WE

NOTES:

DOUT

 \overline{CS}_1 , \overline{CS}_2 , \overline{CS}_3

- POWER DISSIPATION 275 mW TYPICAL
- POWER DISSIPATION DECREASES WITH TEMPERATURE
- INVERTED DATA OUTPUT

LOGIC SYMBOL 13 12 DIN 2 Δ١ 14 A2 15 A٦ 93L420 A4 q A5 10 Aß 11 DOUT V_{CC} = Pin 16 GND = Pin 8 CONNECTION DIAGRAM DIP (TOP VIEW) 16 VCC 15 🗖 A3

LOADING

(Notes a, b)

0.5 U.L. 0.5 U.L.


0.5 U.L.

10 U.L.

0.5 U.L.



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.



FUNCTIONAL DESCRIPTION – The 93L420 is a fully decoded 256-bit Random Access Memory organized 256 words by one bit. Word selection is achieved by means of an 8-bit address, A_0 thru A_7 .

Three Chip Select inputs are provided for logic flexibility. For larger memories, the fast chip select access time permits the decoding of Chip Select, \overline{CS} , from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE} , pin 12). With \overline{WE} held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and the chip selected. Data in the specified location is presented at $\overline{D_{OUT}}$.

The 3-state output provides drive capability for higher speeds with high capacitive load systems The third state (high impedance) allows bus organized systems where multiple outputs are connected to a common bus.

TABLE I -- TRUTH TABLE

During writing, the output is held in the high impedance state.

		INPUTS			OUTPUT	
cs 1	CS ₂	CS3	WE	D _{IN}	DOUT	MODE
н	x	х	x	x	HIGH Z	Not Selected
х	н	х	x	x	HIGH Z	Not Selected
х	x	н	x	x	HIGH Z	Not Selected
L	L	L	L	L	HIGH Z	Write "0"
L	L	L	L	н	HIGH Z	Write "1"
L	L	L	н	×	DOUT	Read inverted data from addressed location

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care (HIGH or LOW)

HIGH Z = HIGH Impedance

TABLE	2 -	FUNCTION	TABLE

FUNCTION	IN	PUTS	OUTPUT
FUNCTION	CHIP SELECT	WRITE ENABLE	OUTPUT
Write	L.	L	HIGH Z
Read	L	н	Stored Data
Not Selected	н	×	HIGH Z

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias V_{CC} Pin Potential to Ground Pin

*Input Voltage (dc)

*Input Current (dc)

**Voltage Applied to Outputs (output HIGH) Output Current (dc) (output LOW)

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs. **Output Current Limit Required.

GUARANTEED OPERATING RANGES

PART NUMBER	s	UPPLY VOLTAGE (V _{CC}	.)	AMBIENT TEMPERATURE
	MIN	TYP	MAX	Note 4
93L420XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93L420XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

-65°C to +150°C -55°C to +125°C -0.5 V to +7.0 V -0.5 V to +5.5 V -12 mA to +5.0 M -0.5 V to +5.50 V +20 mA

				LIMITS			CONDIT	
SYMBOL	PARAMETER		MIN	TYP (Note 3)	MAX	UNITS	CONDIT	IONS
V _{OL}	Output LOW V	oltage		0.3	0.45	v	V _{CC} = MIN, I _C	_{0L} = 16 mA
v _{IH}	Input HIGH Vol	tage	2.0	1.6		v	Guaranteed Input Logical HIGH Voltage for all Inputs	
v _{IL}	Input LOW Vol	tage		1.5	0.85	v	Guaranteed Input Logical LOW Voltage for all Inputs	
μ	Input LOW Cur	rent		-530	-800	μA	V _{CC} = MAX, V _{IN} = 0 V	
Чн	Input HIGH Cu	rrent		1.0	20	μA	V _{CC} = MAX, V _{IN} = 4.5 V	
OFF	Output Current	: (HIGH Z)			50 50	μΑ	V _{CC} = MAX, V _{OUT} = 2.4 V V _{CC} = MAX, V _{OUT} = 0.5 V	
V _{CD}	Input Clamp Di	ode Voltage		-1.0	-1.5	v	V _{CC} = MAX, I	N = -10 mA
	Power Supply	93L420XC		55	70		T _A = 0°C to +75°C	V _{CC} = MAX, WE Grounded, all other inputs
'cc	Current	93L420XM		55	70	mA	T _A = −55°C to +125°C	@ 4.5 V, see Power Supply vs Temp. Curve
Vau	Output HIGH	93L420XC	2.4			v	$I_{OH} = -10.3 \text{ mA}$	
v _{он}	Voltage	93L421XM	2.4			v	I _{OH} = -5.2 mA	
los	Output Current Short Circuit to				-100	mA	V _{CC} = MAX, Note 7	

FAIRCHILD ISOPLANAR TTL MEMORY • 93L420

AC CHARACTERISTICS: Over Guaranteed Operating Ranges. Notes 1, 2, 4, 5, 6

			93L420X	с		93L420XI	М		
SYMBOL	CHARACTERISTIC	MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	MAX	UNITS	CONDITIONS
READ MODE ^t ACS ^t ZRCS ^t AA	DELAY TIMES Chip Select Access Time Chip Select to HIGH Z Address Access Time		20 25 40	25 30 45		20 25 40	40 40 55	ns	See Test Circuit and Waveforms Note 5
WRITE MODE ^t ZWS ^t WR	DELAY TIMES Write Disable to HIGH Z Write Recovery Time INPUT TIMING REQUIREMENTS		25 45	30 50		25 45	40 55	ns	
^t W ^t WSD ^t WHD ^t WSA ^t WHA ^t WSCS ^t WHCS	Minimum Write Pulse Width Data Set-Up Time Prior to Write Data Hold Time After Write Address Set-Up Time Address Hold Time Chip Select Set-Up Time		15 0 0 0 0 0 0		40 5 10 5 0 0	15 0 0 0 0 0		ns	See Test Circuit and Waveforms Note 6
C _{IN} C _{OUT}	Input Capacitance Output Capacitance		2.5 5	3.5 7		2.5 5	3.5 7	pF	Measured with a pulse technique

NOTES:

1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.

2. The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

 Typical values are at V_{CC} = 5.0 V, T_A = +25°C, and MAX loading.
 The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range an additional requirement of a two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:

θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C / Watt, Ceramic DIP; 65°C / Watt, Plastic DIP; NA, Flatpak.


- θ_{JA}^{-} (Junction to Ambient) (still air) = 90°C/Watt, Ceramic DIP; 110°C/Watt, Plastic DIP; NA, Flatpak.
- θ_{JC} (Junction to Case) = 25°C / Watt, Ceramic DIP; 25°C / Watt, Plastic DIP; 10°C / Watt, Flatpak.

5. The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.

 t_W measured at t_{WSA} = MIN, t_{WSA} measured at t_W = MIN. Duration of short circuit should not exceed one second. 6.


7.


FAIRCHILD ISOPLANAR TTL MEMORY • 93L420




AC TEST LOAD AND WAVEFORMS

INPUT PULSES







PROPAGATION DELAY FROM CHIP SELECT TO HIGH Z







(All $t_{\mbox{ZXXX}}$ parameters are measured at a delta of 0.5 V from the logic level and using Load C.)



TTL ISOPLANAR MEMORY 93L421 256×1—BIT FULLY DECODED RANDOM ACCESS MEMORY

• 3-STATE OUTPUT


- ORGANIZATION 256 WORDS X 1 BIT
- THREE HIGH SPEED CHIP SELECT INPUTS
- TYPICAL READ ACCESS TIME 45 ns
- ON-CHIP DECODING
- POWER DISSIPATION 275 mW TYPICAL
- POWER DISSIPATION DECREASES WITH TEMPERATURE
- INVERTED DATA OUTPUT


LOADING

PIN NAMES		(Notes a, b)
$\overline{\text{CS}}_1$, $\overline{\text{CS}}_2$, $\overline{\text{CS}}_3$	Chip Select Inputs	0.5 U.L.
A ₀ - A ₇	Address Inputs	0.5 U.L.
D _{IN}	Data Input	0.5 U.L.
DOUT	Data Output	10 U.L.
WE	Write Enable	0.5 U.L.

NOTES:

- a. 1 Unit Load (U.L.) = 40 µA HIGH / 1.6 mA LOW
- b. 10 U.L. is the output LOW drive factor. This output will sink a maximum of 16 mA at V_{OUT} = 0.45 V, and will source a minimum of 10 mA at 2.4 V





Dual In-Line Package.

LOGIC SYMBOL

FUNCTIONAL DESCRIPTION – The 93L421 is a fully decoded 256-bit Random Access Memory organized 256 words by one bit. Word selection is achieved by means of an 8-bit address, A_0 thru A_7 .

Three Chip Select inputs are provided for logic flexibility. For larger memories, the fast chip select access time permits the decoding of Chip Select, \overline{CS} , from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE} , pin 12). With \overline{WE} held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and the chip selected. Data in the specified location is presented at $\overline{D_{OUT}}$.

The 3-state output provides drive capability for higher speeds with high capacitive load systems The third state (high impedance) allows bus organized systems where multiple outputs are connected to a common bus.

During writing, the output is held in the high impedance state.

TABLE I - TRUTH TABLE

		INPUTS			OUTPUT	
cs ₁	cs ₂	cs ₃	WE	D _{IN}	DOUT	MODE
н	х	х	х	x	HIGH Z	Not Selected
х	н	x	x	x	HIGH Z	Not Selected
х	x	н	x	x	HIGH Z	Not Selected
L	L	L	L	L	HIGH Z	Write "O"
L	L	L	L	н	HIGH Z	Write "1"
L	L	L	н	x	DOUT	Read inverted data from addressed location

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care (HIGH or LOW) HIGH Z = HIGH Impedance

TABLE 2 - FUNCTION TABLE

CUNCTION	· IN	PUTS		
FUNCTION	CHIP SELECT	WRITE ENABLE	OUTPUT	
Write	L	L	HIGH Z	
Read	L	н	Stored Data	
Not Selected	Н	x	HIGH Z	

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V_{CC} Pin Potential to Ground Pin

*Input Voltage (dc)

*Input Current (dc)

**Voltage Applied to Outputs (output HIGH) Output Current (dc) (output LOW)

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs. **Output Current Limit Required.

GUARANTEED OPERATING RANGES

PART NUMBER	S	AMBIENT TEMPERATURE		
FART NOWBER	MIN	TYP	MAX	Note 4
93L421XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93L421XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

-65°C to +150°C -55°C to +125°C -0.5 V to +7.0 V -0.5 V to +5.5 V -12 mA to +5.0 mA -0.5 V to +5.50 V +20 mA

CVMDOI	DOL DADAMETER			LIMITS		UNITS	CONDIT	IONS	
SYMBOL	PARAMETEI	ň	MIN	TYP (Note 3)	MAX	UNITS	CONDIT	10113	
VOL	Output LOW V	/oltage		0.3	0.45	v	V _{CC} = MIN, I _C	_{0L} = 16 mA	
v _{IH}	Input HIGH Vo	ltage	2.0	1.6		v	Guaranteed In Voltage for all	put Logical HIGH Inputs	
v _{IL}	Input LOW Vo	Itage		1.5	0.85	v	Guaranteed In Voltage for all	put Logical LOW Inputs	
μ	Input LOW Cu	rrent		-530	-800	μA	V _{CC} = MAX, V _{IN} = 0 V		
Iн	Input HIGH Current			1.0	20	μA	$V_{CC} = MAX, V_{IN} = 4.5 V$		
IOFF	Output Curren	at (HIGH Z)			50 50	μA	V _{CC} = MAX, V V _{CC} = MAX, V	001	
V _{CD}	Input Clamp D	iode Voltage		-1.0	-1.5	v	V _{CC} = MAX, I	_{IN} = -10 mA	
1	Power Supply	93L421XC		55	70	mA		V _{CC} = MAX, WE Grounded, all other inputs	
ICC	Current	93L421XM		55	70		$T_{A} = -55^{\circ}C$ to +125°C	@ 4.5 V, see Power Supply vs Temp. Curve	
V _{OH}	Output HIGH	93L421XC	2.4			v	I _{OH} = -10.3 n	nA	
∙он	Voltage	93L421XM	2.4			v	I _{OH} = -5.2 m	Ą	
los	Output Curren Short Circuit t				-100	mA	V _{CC} = MAX, M	lote 7	

FAIRCHILD ISOPLANAR TTL MEMORY • 93L421

AC CHARACTERISTICS: Over Guaranteed Operating Ranges. Notes 1, 2, 4, 5, 6

			93L421X0	3	9	3L421XN	٨		
SYMBOL	CHARACTERISTIC	MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	MAX	UNITS	CONDITIONS
READ MODE ^t ACS ^t ZRCS ^t AA	DELAY TIMES Chip Select Access Time Chip Select to HIGH Z Address Access Time		30 30 45	40 40 90		35 30 45	50 50 100	ns	See Test Circuit and Waveforms Note 5
WRITE MODE ^t ZWS ^t WR	DELAY TIMES Write Disable to HIGH Z Write Recovery Time INPUT TIMING REQUIREMENTS		30 50	45 60		30 65	55 70	ns	
^t W ^t WSD ^t WHD ^t WSA ^t WHA ^t WSCS ^t WHCS	Minimum Write Pulse Width Data Set-Up Time Prior to Write Data Hold Time After Write Address Set-Up Time Address Hold Time Chip Select Set-Up Time Chip Select Hold Time	60 5 10 10 0 0	20 0 0 0 0 0 0		70 5 15 10 0	20 0 0 0 0 0		ns	See Test Circuit and Waveforms Note 6
C _{IN} C _{OUT}	Input Capacitance Output Capacitance		2.5 5	3.5 7		2.5 5	3.5 7	pF	Measured with a pulse technique

NOTES:

1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.

2. The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

3. Typical values are at $V_{CC} = 5.0 \text{ V}$, $T_A = +25^{\circ}\text{C}$, and MAX loading.

4. The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range an additional requirement of a two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:


θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C / Watt, Ceramic DIP; 65°C / Watt, Plastic DIP; NA, Flatpak.


θ_{JA} (Junction to Ambient) (still air) = 90°C/Watt, Ceramic DIP, 110°C/Watt, Plastic DIP; NA, Flatpak.

 $\theta_{JC}^{(3)}$ (Junction to Case) = 25°C / Watt, Ceramic DIP; 25°C / Watt, Plastic DIP; 10°C / Watt, Flatpak.

5. The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.


6. two measured at $t_{WSA} = MIN$, t_{WSA} measured at $t_W = MIN$. 7. Duration of short circuit should not exceed one second.






7

FAIRCHILD ISOPLANAR TTL MEMORY • 93L421




NOTE: Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

PROPAGATION DELAY FROM CHIP SELECT TO HIGH Z



WRITE ENABLE TO HIGH Z DELAY



(All $t_{\mbox{ZXX}}$ parameters are measured at a delta of 0.5 V from the logic level and using Load C.)

TTL ISOPLANAR MEMORY 93421/93421A 256×1—BIT FULLY DECODED RANDOM ACCESS MEMORY

DESCRIPTION – The 93421 and 93421A are high speed 256-bit TTL Random Access Memories with full decoding on chip. They are organized 256 words by one bit and are designed for scratchpad, buffer and distributed main memory applications. The devices have three Chip Select lines to simplify their use in larger memory systems. Address input pin locations are specifically chosen to permit maximum packaging density and for ease of PC board layout. A 3-state output is provided to drive bus organized systems and / or highly capacitive loads.

• 3-STATE OUTPUT

- REPLACEMENT FOR 54/74S200 AND EQUIVALENT DEVICES
- ORGANIZATION 256 WORDS X 1 BIT
- THREE HIGH SPEED CHIP SELECT INPUTS
- TYPICAL READ ACCESS TIME

93421A	Commercial	30 ns
93421	Commercial	35 ns
93421	Military	35 ns
	DING	


- ON CHIP DECODING
- POWER DISSIPATION 1.8 mW/BIT
- POWER DISSIPATION DECREASES WITH TEMPERATURE
- INVERTED DATA OUTPUT


		LOADING	
PIN NAMES		(Notes a, b)	
$\overline{\text{CS}}_1$, $\overline{\text{CS}}_2$, $\overline{\text{CS}}_3$	Chip Select Inputs	0.5 U.L.	
A ₀ - A ₇	Address Inputs	0.5 U.L.	
D _{IN}	Data Input	0.5 U.L.	
DOUT	Data Output	10 U.L.	
WE	Write Enable	0.5 U.L.	

NOTES:

a. 1 Unit Load (U.L.) = 40 μ A HIGH / 1.6 mA LOW

b. 10 U.L. is the output LOW drive factor. This output will sink a maximum of 16 mA at V_{OUT} = 0.45 V, and will source a minimum of 10 mA at 2.4 V.





FUNCTIONAL DESCRIPTION – The 93421/93421A are fully decoded 256-bit Random Access Memories organized 256 words by one bit. Word selection is achieved by means of an 8-bit address, A_0 thru A_7 .

Three Chip Select inputs are provided for logic flexibility. For larger memories, the fast chip select access time permits the decoding of Chip Select, \overrightarrow{CS} , from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE} , pin 12). With \overline{WE} held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and the chip selected. Data in the specified location is presented at $\overline{D_{OUT}}$.

The 3-state output provides drive capability for higher speeds with high capacitive load systems. The third state (high impedance) allows bus organized systems where multiple outputs are connected to a common bus.

TABLE I - TRUTH TABLE

During writing, the output is held in the high impedance state.

		INPUTS			OUTPUT	
⊂s ₁	CS ₂	CS3	WE	D _{IN}	DOUT	MODE
н	х	x	x	x	HIGH Z	Not Selected
х	н	X	x	x X	HIGH Z	Not Selected
х	x	н	x	x x	HIGH Z	Not Selected
L	L	L	L	L	HIGH Z	Write "O"
L	L	L	L	н	HIGH Z	Write "1"
L	L	L	н	x	DOUT	Read inverted data from addressed location

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care (HIGH or LOW)

HIGH Z = HIGH Impedance

TABLE 2 - FUNCTION TABLE

FUNCTION	IN	PUTS	OUTPUT
FUNCTION	CHIP SELECT	WRITE ENABLE	OUTPUT
Write	L	L	HIGH Z
Read	L	н	Stored Data
Not Selected	н	x	HIGH Z

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias V_{CC} Pin Potential to Ground Pin

*Input Voltage (dc)

*Input Current (dc)

**Voltage Applied to Outputs (output HIGH) Output Current (dc) (output LOW)

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs. **Output Current Limit Required.

GUARANTEED OPERATING RANGES

PART NUMBER	S	AMBIENT TEMPERATURE		
PART NUMBER	MIN	TYP	MAX	Note 4
93421AXC, 93421XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93421XM	4.50 V	5.0 V	5 °0 V*	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

-65°C to +150°C -55°C to +125°C -0.5 V to +7.0 V -0.5 V to +5.5 V -12 mA to +5.0 M -0.5 V to +5.50 V +20 mA

SYMBOL	SYMBOL PARAMETER			LIMITS		UNITS	CONDITIONS			
STIVIBUL	PARAMETEI	n	MIN	TYP (Note 3)	MAX	UNITS	CONDITIONS			
VOL	Output LOW \	/oltage		0.3	0.45	v	$V_{CC} = MIN$, $I_{OL} = 16 \text{ mA}$			
V _{IH}	Input HIGH Vo	oltage	2.0	1.6		v	Guaranteed Input Logical HIGH Voltage for all Inputs			
VIL	Input LOW Vo	Itage		1.5	0.85	v	Guaranteed Input Logical LOW Voltage for all Inputs			
4L	Input LOW Cu	rrent		-530	-800	μA	V _{CC} = MAX, V _{IN} = 0 V			
Iн	Input HIGH Cu	irrent		1.0	20	μA	V _{CC} = MAX, V _{IN} = 4.5 V			
OFF	Output Curren	nt (HIGH Z)			50 -50	μA	V _{CC} = MAX, V _{OUT} = 2.4 V V _{CC} = MAX, V _{OUT} = 0.5 V			
V _{CD}	Input Clamp D	iode Voltage		-1.0	-1.5	v	$V_{CC} = MAX, I_{ N} = -10 mA$			
lcc	Power Supply	93421XC 93421AXC		90 100	124 135	mA	$T_A = +75^{\circ}C$ $V_{CC} = MAX$, WE $T_A = 0^{\circ}C$ Grounded, all other inputs			
	Current	93421XM		90 100	117 143		$T_{A} = +125^{\circ}C$ @ 4.5 V, see Power Supply $T_{A} = -55^{\circ}C$ vs Temp. Curve			
v _{oH}	Output HIGH	93421XC,AXC	2.4			v	I _{OH} = -10.3 mA			
*OH	Voltage	93421XM	2.4			v	I _{OH} = -5.2 mA			
los	Output Curren Short Circuit t				-100	mA	V _{CC} = MAX, Note 7			

FAIRCHILD ISOPLANAR TTL MEMORY • 93421/93421A

AC CHARACTERISTICS: Over Guaranteed Operating Ranges. Notes 1, 2, 4, 5, 6

		9	3421A	хс		934212	ĸc	9	3421X	M		
SYMBOL	CHARACTERISTIC		TYP (Note 3)	MAX	MIN	TYP (Note 3)	ΜΑΧ	MIN	TYP (Note 3)	ΜΑΧ	UNITS	CONDITIONS
READ MODE ^t ACS ^t ZRCS ^t AA	DELAY TIMES Chip Select Access Time Chip Select to HIGH Z Address Access Time		20 20 30	30 30 40		20 20 35	30 30 50		25 20 35	40 40 60	ns	See Test Circuit and Waveforms Note 5
WRITE MODE ^t ZWS ^t WR	DELAY TIMES Write Disable to HIGH Z Write Recovery Time INPUT TIMING REQUIREMENTS	10	20 25	35 40	10	20 25	35 40	10	20 25	45 50	ns	
^t W ^t WSD ^t WHD ^t WSA ^t WHA ^t WSCS ^t WHCS	Minimum Write Pulse Width Data Set-Up Time Prior to Write Data Hold Time After Write Address Set-Up Time Address Hold Time Chip Select Set-Up Time Chip Select Hold Time	30 0 5 0 5 0 5	10 0 0 0 0 0		30 5 0 5 0 5 5	10 0 0 0 0 0		40 0 5 0 5 0 5	10 0 0 0 0 0		ns	See Test Circui and Waveforms Note 6
CI CO	Input Capacitance Output Capacitance		2.5 5	3.5 7		2.5 5	3.5 7		2.5 5	3.5 7	pF	Measured with pulse technique

NOTES:

1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.

2. The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

Typical values are at $V_{CC} = 5.0 \text{ V}$, $T_A = +25^{\circ}\text{C}$, and MAX loading. 3.

The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range an additional requirement of 4. a two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:

θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C/Watt, Ceramic DIP; 65°C/Watt, Plastic DIP; NA, Flatpak.
 θ_{JA} (Junction to Ambient) (still air) = 90°C/Watt, Ceramic DIP; 110°C/Watt, Plastic DIP; NA, Flatpak.


 $\theta_{JC}^{\prime \prime}$ (Junction to Case) = 25°C / Watt, Ceramic DIP; 25°C / Watt, Plastic DIP; 10°C / Watt, Flatpak.


5. The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.


 t_W measured at t_{WSA} = MIN, t_{WSA} measured at t_W = MIN. Duration of short circuit should not exceed one second. 6.


7.

TYPICAL ELECTRICAL CHARACTERISTICS











~25 0 25 50 75 100 125 TA - AMBIENT TEMPERATURE - °C


ADDRESS ACCESS TIME VERSUS LOAD CAPACITANCE




INPUT CURRENT VERSUS INPUT VOLTAGE VERSUS SUPPLY VOLTAGE





INPUT CURRENT VERSUS INPUT VOLTAGE VERSUS TEMPERATURE



















(All $t_{\mbox{ZXXX}}$ parameters are measured at a delta of 0.5 V from the logic level and using Load C.)


TTL ISOPLANAR MEMORY 93L422 256×4-BIT FULLY DECODED RANDOM ACCESS MEMORY


DESCRIPTION – The 93L422 is a 1024-bit Read/Write Random Access Memory organized 256 words by four bits per word. The 93L422 has 3-state outputs, and is designed primarily for buffer control storage and high performance main memory applications. The device has a typical address access time of 45 ns.

- ISOPLANAR TECHNOLOGY
- ORGANIZATION 256 WORDS X 4 BITS
- 3-STATE OUTPUTS
- STANDARD 22-PIN DUAL IN-LINE PACKAGE
- TWO CHIP SELECT INPUTS PROVIDE EASY MEMORY EXPANSION
- LOW POWER DISSIPATION 0.27 mW/BIT TYP
- TYPICAL READ ACCESS TIME 45 ns

PIN NAMES

A ₀ – A ₇	Address Inputs
D ₁ - D ₄	Data Inputs
\overline{cs}_1 , cs_2	Chip Select Inputs
WE	Write Enable Input
0 ₁ - 0 ₄	Data Outputs
ŌĒ	Output Enable





A7 🖬

GND

D1

0

D₂

7-101

. /

.0⊿

03

⊐ D3

02

П

FUNCTIONAL DESCRIPTION – The 93L422 is a fully decoded 1024-bit Random Access Memory organized 256 words by four bits. Word selection is achieved by means of an 8-bit address, A_0 thru A_7 .

Two Chip Select inputs are provided for logic flexibility. For larger memories, the fast chip select access time permits the decoding of Chip Select, CS, from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable, WE (pin 20). With WE held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, WE is held HIGH and the chip selected. Data in the specified location is presented at D_{OUT} .

TRUTH TABLE

OE PIN 18	CS ₁ PIN 19	CS2 PIN 17	WE PIN 20	D ₁ ⁻ D ₄ PINS 9, 11, 13 15	93L422 3-STATE	MODE
X	н	x	х	х	HIGH Z	Not Selected
х	x	L	х	х	HIGH Z	Not Selected
L	L	н	н	x	01 - 04	Read Stored Data
х	L	н	L	L	HIGH Z	Write "0"
X	L	н	L	н	HIGH Z	Write "1"
н	L	н	н	х	HIGH Z	Output Disabled
н	L	н	L	L	HIGH Z	Write "0" (Output Disabled)
н	L	н	L	н	HIGH Z	Write "1" (Output Disabled)

H = HIGH Voltage; L = LOW Voltage; X = Don't Care (HIGH or LOW); HIGH Z = High Impedance.

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
VCC Lead Potential to Ground Lead	-0.5 V to +7.0 V
Input Voltage (dc)*	-0.5 V to +5.5 V
Input Current (dc)*	-12 mA to +5.0 mA
Voltage Applied to Outputs (output HIGH)**	-0.5 V to +5.50 V
Output Current (dc)	+20 mA
*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.	

**Output Current Limit Required.

GUARANTEED OPERATING RANGES								
PART NUMBER	รเ	JPPLY VOLTAGE (V	AMBIENT TEMPERATURE					
	MIN	TYP	MAX	Note 4				
93L422XC	4.75 V	5.0 V	5.25 V	0°C to +75°C				
93L422XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C				

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

SYMBOL	CHARACTERISTIC			LIMITS					
ST NIDOL	CHARACTERIS	MIN	TYP (Note 3)	МАХ	UNITS	CONDITIONS			
OL	Output LOW Volta	age		0.3	0.45	v	V _{CC} = MIN, I _O	L = 8 mA	
′ін	Input HIGH Voltag	je	2.1	1.6		v	Guaranteed In for all Inputs	out HIGH Voltage	
/IL	Input LOW Voltag	e		1.5	0.8	v	Guaranteed Input LOW Voltage for all Inputs		
IL	Input LOW Currer	nt		-150	-300	μA	$V_{CC} = MAX, V_{IN} = 0.4 V$		
	Input HIGH Curre	nt		1.0	40	μA	V _{CC} = MAX, V	IN = 4.5 V	
н					1.0	mA	V _{CC} = MAX, V _{IN} = 5.25 V		
CD	Input Diode Clam	p Voltage		1.0	-1.5	v	V _{CC} = MAX, II	l = −10 mA	
	Output Current				50		V _{CC} = MAX, V	OUT = 2.4 V	
OFF	(HIGH Z)				-50	μA	V _{CC} = MAX, V	OUT = 0.5 V	
′он	Output HIGH Voltage		2.4			v	V _{CC} = MIN, I _O	H ^{= -5.2} mA	
DS	Output Current Short Circuit to Ground				-70	mA	V _{CC} = MAX, N	ote 7	
		93L422XC		55	75		T _A = +75°C	V _{CC} = MAX,	
	Power Supply	93L422XC		60	80		$T_A = 0^{\circ}C$	All Inputs and	
сс	Current	93L422XM		50	70	mA	T _A = +125°C	Outputs Open	
		93L422XM		65	90		T _A =55°C		

FAIRCHILD ISOPLANAR TTL MEMORY • 93L422

AC CHARACTERISTICS: Over Guaranteed Operating Ranges (Notes 1, 2, 4, 5, 6)

			93L422X	C*	9	3L422X	N		
SYMBOL	CHARACTERISTIC	MIN	ТҮР	MAX	MIN	TYP	MAX	UNITS	CONDITIONS
			(Note 3)			(Note 3)			
READ MODE	DELAY TIMES								
ACS	Chip Select Time		20	35		20	45		
ZRCS	Chip Select to HIGH Z		20	35		20	45	ns	See Test Circui
^t AOS	Output Enable Time		20	35		20	45		and Waveforms
^t ZROS	Output Enable to HIGH Z	1	20	35		20	45		
^t AA	Address Access Time		45	60		45	75		
WRITE MODE	DELAY TIMES								
tzws	Write Disable to HIGH Z		20	40		20	45	ns	
tWR	Write Recovery Time	1	25	45		25	50		
	INPUT TIMING REQUIREMENTS								See Test Circui
tw	Write Pulse Width (to guarantee write)	45	30		55	35			and Waveforms
twsp	Data Set-Up Time Prior to Write	5	0		5	0			
^t WHD	Data Hold Time After Write	5	0		5	0			
WSA	Address Set-Up Time Address Hold Time	10	0		10	0		ns	
^t WHA	Chip Select Set-Up Time	5	0		10 5	0			
twscs	Chip Select Hold Time	5	0		10	0			
WHCS		†							Measure with
c _l C _O	Input Pin Capacitance Output Pin Capacitance		3 5	5 8		3 5	5 8	pF	Pulse Technique

FAIRCHILD ISOPLANAR TTL MEMORY • 93L422


NOTES


- 1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- 2. The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 3. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = +25^{\circ}$ C, and MAX loading. 4. The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range an additional requirement of a two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:

 θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C / Watt, Ceramic DIP; 65°CC / Watt, Plastic DIP; NA, Flatpak. θ_{IA} (Junction to Ambient) (still air) = 90°C / Watt, Ceramic DIP; 110°C / Watt, Plastic DIP; NA, Flatpak, $\theta_{JC}^{\prime\prime}$ (Junction to Case) = 25°C/Watt, Ceramic DIP; 25°C/Watt, Plastic DIP; 10°C/Watt, Flatpak.


- 5. The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.
- 6. t_W measured at $t_{WSA} =$ MIN, t_{WSA} measured at $t_W =$ MIN. 7. Duration of short circuit should not exceed one second.


TYPICAL ELECTRICAL CHARACTERISTIC CURVES






7





PROPAGATION DELAY FROM ADDRESS INPUTS



93422

TTL ISOPLANAR MEMORY


 $256 \times 4\text{-}BIT$ FULLY DECODED RANDOM ACCESS MEMORY


DESCRIPTION – The 93422 is a 1024-bit Read/Write Access Memory organized 256 words by four bits per word. The 93422 has 3-state outputs, and is designed primarily for buffer control storage and high performance main memory applications. The device has a typical address access time of 30 ns.

- ISOPLANAR TECHNOLOGY
- ORGANIZATION 256 WORDS X 4 BITS
- 3-STATE OUTPUTS
- STANDARD 22-PIN DUAL IN-LINE PACKAGE
- TWO CHIP SELECT INPUTS PROVIDE EASY MEMORY EXPANSION
- POWER DISSIPATION 0.475 mW/BIT TYPICAL
- TYPICAL READ ACCESS TIME 30 ns

PIN NAMES

A0 - A7	Address Inputs
D1 - D4	Data Inputs
CS ₁ , CS ₂	Chip Select Inputs
WE	Write Enable Input
01 - 04	Data Outputs
0 _F	Output Enable





LOGIC SYMBOL

7

FUNCTIONAL DESCRIPTION – The 93422 is a fully decoded 1024-bit Random Access Memory organized 256 words by four bits. Word selection is achieved by means of an 8-bit address, A_{Ω} thru A_{7} .

Two Chip Select inputs are provided for logic flexibility. For larger memories, the fast chip select access time permits the decoding of Chip Select, CS, from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable, WE (pin 20). With WE held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, WE is held HIGH and the chip selected. Data in the specified location is presented at D_{OUT} .

		INPU	TS		OUTPUTS	
OE	CS1	CS ₂	WE	D ₁ D4	93422	MODE
PIN 18	PIN 19	PIN 17	PIN 20	PINS 9, 11,13, 15	3-STATE	
X X L X X	H X L L L	X L H H H	X X H L L	X X L H	HIGH Z HIGH Z O1 ⁻ O4 HIGH Z HIGH Z	Not Selected Not Selected Read Stored Data Write "0" Write "1"
H	L	H	H	X	HIGH Z	Output Disabled
H	L	H	L	L	HIGH Z	Write "O" (Output Disabled)
H	L	H	L	H	HIGH Z	Write "1" (Output Disabled)

TRUTH TABLE

H = HIGH Voltage, L = LOW Voltage, X = Don't Care (HIGH or LOW); HIGH Z = High Impedance.

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature
Temperature (Ambient) Under Bias
V _{CC} Pin Potential to Ground Pin
*Input Voltage (dc)
*Input Current (dc)
**Voltage Applied to Outputs (output HIGH)
Output Current (dc)

-65°C to +150°C -55°C to +125°C -0.5 V to +7.0 V -0.5 V to +5.5 V -12 mA to +5.0 mA -0.5 V to +5.50 V +20 mA

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs. **Output Current Limit Required.

GUARANTEED	OPERATING	RANGES

PART NUMBER	S	UPPLY VOLTAGE (V _C	AMBIENT TEMPERATURE		
PART NOMBER	MIN	TYP	MAX	Note 4	
93422XC	4.75 V	5.0 V	5.25 V	0°C to +75°C	
93422XM	4.5 V	5.0 V	5.5 V	-55°C to +125°C	

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

SYMBOL	CHARACTERISTIC			LIMITS					
STINBUL	CHARACTERIST		MIN	TYP (Note 3)	MAX		CONDITIONS		
V _{OL}	Output LOW Volta	age		0.3	0.45	v	$V_{CC} = MIN, I_{OL} = 8 mA$		
v _{IH}	Input HIGH Voltag	ge	2.1	1.6		v	Guaranteed Input HIGH Voltage for all Inputs		
/IL	Input LOW Voltag	le		1.5	0.8	v	Guaranteed Input LOW Voltage for all Inputs		
IL	Input LOW Currer	nt		-150	-300	μA	$V_{CC} = MAX, V_{IN} = 0.4 V$		
	Input HIGH Current			1.0	40	μA	V _{CC} = MAX, V _{IN} = 4.5 V		
ІН					1.0	mA	$V_{CC} = MAX, V_{IN} = 5.25 V$		
√ _{CD}	Input Diode Clam	p Voltage		-10	-1.5	V	$V_{CC} = MAX$, IN = -10 mA		
	Output Current				50		$V_{CC} = MAX, V_{OUT} = 2.4 V$		
OFF	(HIGH Z)				-50	μΑ	V _{CC} = MAX, V _{OUT} = 0.5 V		
√ _{ОН}	Output HIGH Voltage		2.4			v	$V_{CC} = MIN$, $I_{OH} = -5.2 \text{ mA}$		
os	Output Current Short Circuit to Ground				-70	mA	V _{CC} = MAX, Note 7		
		93422XC		95	130		$T_A = +75^{\circ}C$ $V_{CC} = MAX,$		
	Power Supply	93422XC			155		T _A = 0°C All Inputs and		
сс	Current	93422XM			120	mA	T _A = +125°C Outputs Open		
		93422XM			170		$T_{\Delta} = -55^{\circ}C$		

FAIRCHILD ISOPLANAR TTL MEMORY • 93422

AC CHARACTERISTICS: Over Guaranteed Operating Ranges (Notes 1, 2, 4, 5, 6)


			93422XC			93422XN	1		
SYMBOL	CHARACTERISTIC		TYP (Note 3)	MAX	MIN	TYP (Note 3)	MAX	UNITS	CONDITIONS
READ MODE	DELAY TIMES								
^t ACS ^t ZRCS ^t AOS ^t ZROS ^t AA	Chip Select Time Chip Select to HIGH Z Output Enable Time Output Enable to HIGH Z Address Access Time		20 20 20 20 30	30 30 30 30 45		20 20 20 20 40	45 45 45 45 60	ns	See Test Circuit and Waveforms
WRITE MODE	DELAY TIMES								
^t ZWS ^t WR	Write Disable to HIGH Z Write Recovery Time		20 25	35 40		20 25	45 50	ns	
	INPUT TIMING REQUIREMENTS	ļ			ļ				See Test Circuit
^t W ^t WSD ^t WHD ^t WSA ^t WHA ^t WSCS ^t WHCS	Write Pulse Width (to guarantee write) Data Set-Up Time Prior to Write Data Hold Time After Write Address Set-Up Time Address Hold Time Chip Select Set-Up Time Chip Select Hold Time	30 5 10 5 5 5 5	20 0 0 0 0 0 0		40 5 10 10 5 10	30 0 0 0 0 0 0		ns	and Waveforms
c _l c _o	Input Pin Capacitance Output Pin Capacitance		3 5	5 8		3 5	5 8	pF	Measure with Pulse Technique

NOTES


- 1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- 2 The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical values are at $V_{CC} = 5.0 \text{ V}$, $T_A = +25^{\circ}\text{C}$, and MAX loading. 3.
- The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range an additional requirement of a 4 two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:

θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C/Watt, Ceramic DIP; 65°C/Watt, Plastic DIP; NA, Flatpak. θ_{JA} (Junction to Ambient) (still air) = 90°C/Watt, Ceramic DIP; 110°C/Watt, Plastic DIP; NA, Flatpak. θ_{JC} (Junction to Case) = 25°C/Watt, Ceramic DIP; 25°C/Watt, Plastic DIP; 10°C/Watt, Flatpak.

- 5. The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.
- t_W measured at t_{WSA} = MIN, t_{WSA} measured at t_W = MIN. Duration of short circuit should not exceed one second. 6.
- 7.



FAIRCHILD ISOPLANAR TTL MEMORY • 93422



7-111

7

TTL ISOPLANAR MEMORY 93L425 1024×1-BIT FULLY DECODED RANDOM ACCESS MEMORY


DESCRIPTION – The 93L425 is a low power 1024-bit Read/Write Random Access Memory organized 1024 words by one bit. It has a typical access time of 35 ns and is designed for buffer and control storage and high performance main memory applications requiring low power.


The 93L425 has full decoding on chip, separate Data Input and Data Output lines and an active LOW Chip Select line. A 3-state output is provided to drive bus organized systems and/or highly capacitive loads. The 93L425 is fully compatible with standard DTL and TTL logic families.

- FULL MIL AND COMMERCIAL RANGES
- 3-STATE OUTPUT
- NON-INVERTING DATA OUTPUT
- ORGANIZED 1024 WORDS X 1 BIT
- READ ACCESS TIME 35 ns TYPICAL
- CHIP SELECT ACCESS TIME 20 ns TYPICAL
- POWER DISSIPATION 250 mW TYPICAL
- TTL INPUTS AND OUTPUTS
- POWER DISSIPATION DECREASES WITH INCREASING TEMPERATURE

PIN NAMES

Chip Select Input
Address Inputs
Write Enable Input
Data Input
Data Output





FUNCTIONAL DESCRIPTION – The 93L425 is a fully decoded 1024-Bit Random Access Memory organized 1024 words by one bit. Word selection is achieved by means of a 10-bit address, A_0 thru A_9 .

The Chip Select input allows memory array expansion. For large memories, the fast chip select access time permits decoding of the Chip Select (CS) from the address without affecting system performance.

The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE} , pin 14). With \overline{WE} held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and the chip selected. Data in the specified location is presented at D_{OUT} and is non-inverted. During writing, the output is held in the high impedance state.

The 3-state output provides drive capability for higher speeds with high capacitive load systems The third state (high impedance) allows bus organized systems where multiple outputs are connected to a common bus.

	INPUTS		OUTPUT	MODE	
ĊŚ	WĒ	D _{IN}	DOUT	WODE	
н	x	x	HIGH Z	Not Selected	
L	L	L	HIGH Z	Write ''0''	
L	L	н	HIGH Z	Write "1"	
L	н	x	DOUT	Read	

TABLE 1 - TRUTH TABLE

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care (HIGH or LOW)

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

- Storage Temperature Temperature (Ambient) Under Bias
- V_{CC} Pin Potential to Ground Pin
- *Input Voltage (dc)
- *Input Current (dc)
- **Voltage Applied to Outputs (output HIGH) Output Current (dc) (output LOW)

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs. **Output Current Limit Required. -65°C to +150°C -55°C to +125°C -0.5 V to +7.0 V -0.5 V to +5.5 V -12 mA to +5.0 mA 0.5 V to +5.50 V +20 mA

GUARANTEED OPERATING RANGES

	s	SUPPLY VOLTAGE (V _{CC}	.)	AMBIENT TEMPERATURE	
PART NUMBER	MIN	TYP	MAX	Note 4	
93L425XC	4.75 V	5.0 V	5.25 V	0°C to +75°C	
93L425XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C	

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

	DADAMETE			LIMITS			CONDITIONS		
SYMBOL	PARAMETEI	н	MIN	TYP (Note 3)	MAX	UNITS	CONDITIONS		
V _{OL}	Output LOW Voltage			0.35	0.50	v	$V_{CC} = MIN, I_{OL} = 16 \text{ mA}$		
VIH	Input HIGH Voltage		2.1	1.6		v	Guaranteed Input HIGH Voltage for all Inputs		
VIL	Input LOW Vo	ltage		1.5	0.8	v	Guranteed Input LOW Voltage for all Inputs		
۱L	Input LOW Cu	rrent		-150	-300	μA	$V_{CC} = MAX, V_{IN} = 0.4 V$		
Iн	Input HIGH Current			1.0	40	μA	$V_{CC} = MAX, V_{IN} = 4.5 V$		
чн	input man current				1.0	mA	V _{CC} = MAX, V _{IN} = 5.25 V		
OFF	Output Currer	nt (HIGH Z)			50 50	μΑ	$V_{CC} = MAX, V_{OUT} = 2.4 V$ $V_{CC} = MAX, V_{OUT} = 0.5 V$		
los	Output Currer Short Circuit t				-100	mA	V _{CC} = MAX, Note 7		
V.	Output HIGH	93L425XC	2.4			v	$I_{OH} = -5.2 \text{ mA}, V_{CC} = 5.0 \text{ V} \pm 5\%$		
v _{он}	Voltage	93L425XM	2.4			V	$I_{OH} = -5.2 \text{ mA}, V_{CC} = 5.0 \text{ V} \pm 10\%$		
v _{CD}	Input Clamp D	iode Voltage		-1.0	-1.5	V	$V_{CC} = MAX$, $I_{IN} = -10 \text{ mA}$		
					55	mA	$T_A \ge 75^{\circ}C$ $V_{CC} = MAX,$		
lcc	Power Supply	Current		45	65	mA	T _A = 0°C All Inputs		
					75	mA	$T_A = -55^{\circ}C$ Grounded		

FAIRCHILD ISOPLANAR TTL MEMORY • 93L425

AC CHARACTERISTICS: Over Guaranteed Operating Ranges. Notes 1, 2, 4, 5, 6

			93L425X0	;	9	3L425XN	Л		
SYMBOL	CHARACTERISTIC	MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	MAX	UNITS	CONDITIONS
	DELAY TIMES Chip Select Access Time		20	40		20	45		See Test Circuit
ACS ZRCS	Chip Select to HIGH Z		20	40		20	50	ns	and Waveforms
AA	Address Access Time		35	60		35	70		
VRITE MODE	DELAY TIMES Write Disable to HIGH Z		20	45		20	45		
WR	Write Recovery Time		20	45		20	55		
w	INPUT TIMING REQUIREMENTS Write Pulse Width (to guarantee write)	45	25		50	25		ns	See Test Circuit and Waveforms
WSD	Data Set-Up Time Prior to Write	5	0		10	0			
WHD	Data Hold Time After Write	5	0		10	0			
WSA	Address Set-Up Time	10	0		10	0			
WHA	Address Hold Time	5	0		10	0			
wscs	Chip Select Set-Up Time	5	0		10	0	ł		
WHCS	Chip Select Hold Time	5	0		10	0			· · · · ·
C _I	Input Pin Capacitance		4	5		4	5	pF	
C _O	Output Pin Capacitance		7	8		7	8		. · · ·

FAIRCHILD ISOPLANAR TTL MEMORY • 93L425

NOTES:


- 1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS, represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and sup-2 ply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 3. Typical limits are at V_{CC} = 5.0 V, T_A = +25°C, and MAX loading. 4. The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range an additional requirement of a two minute warm-up. Typical thermal resistance values of the package at maximum temperature are:
 - θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C/Watt, Ceramic DIP; 65°CC/Watt, Plastic DIP; NA, Flatpak. θ_{JA} (Junction to Ambient) (still air) = 90°C/Watt, Ceramic DIP; 110°C/Watt, Plastic DIP; NA, Flatpak. $\theta_{JC}^{(n)}$ (Junction to Case) = 25°C / Watt, Ceramic DIP; 25°C / Watt, Plastic DIP; 10°C / Watt, Flatpak.

5. The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.


- 6. t_W measured at t_{WSA} = MIN, t_{WSA} measured at t_W = MIN. 7. Duration of short circuit should not exceed one second.

AC TEST LOAD AND WAVEFORM











INPUT PULSES




(All time measurements referenced to 1.5 V)

FAIRCHILD ISOPLANAR TTL MEMORY • 93L425




AC TEST LOAD AND WAVEFORM






WRITE ENABLE TO HIGH Z DELAY





PROPAGATION DELAY FROM CHIP SELECT TO HIGH Z




(All t_{ZXXX} parameters are measured at a delta of 0.5 V from the logic level and using Load C.)


TYPICAL ELECTRICAL CHARACTERISTIC CURVES













OUTPUT CURRENT VERSUS OUTPUT VOLTAGE (OUTPUT LOW)



NORMALIZED ADDRESS ACCESS TIME VERSUS TEMPERATURE



TTL ISOPLANAR MEMORY 93425/93425A 1024×1-BIT FULLY DECODED RANDOM ACCESS MEMORY

DESCRIPTION — The 93425 and 93425A are 1024-bit Read/Write Random Access Memories organized 1024 words by one bit. They are designed for buffer control storage and high performance main memory applications. The devices have typical address times of 30 ns for the 93425 and 25 ns for the 93425A.

The 93425 and 93425A include full decoding on chip, separate Data Input and Data Output lines and an active LOW Chip Select and Write Enable. They are fully compatible with standard DTL and TTL logic families. A 3-state output is provided to drive bus organized systems and/or highly capacitive loads.


- 3-STATE OUTPUT
- ORGANIZED 1024 WORDS X 1 BIT
- TTL INPUTS AND OUTPUT FULL 16 mA DRIVE CAPABILITY
- TYPICAL READ ACCESS TIME


93425A	Commercial	30 ns
93425	Commercial	40 ns
93425	Military	40 ns

- CHIP SELECT ACCESS TIME 15 ns TYPICAL
- NON-INVERTING DATA OUTPUT
- POWER DISSIPATION 0.5 mW/BIT TYPICAL
- POWER DISSIPATION DECREASES WITH INCREASING TEMPERATURE

PIN NAMES

CS	Chip Select
A0 - A9	Address Inputs
WE	Write Enable
DIN	Data Input
DOUT	Data Output





pinouts (Connection Diagram) as the Dual In-Line Package.

7-119

FUNCTIONAL DESCRIPTION – The 93425/93425A are fully decoded 1024-bit Random Access Memories organized 1024 words by one bit. Word selection is achieved by means of a 10-bit address, A_0 to A_9 .

The Chip Select (CS) input provides for memory array expansion. For large memories, the fast chip select time permits the decoding of chip select from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE} , Pin 14). With \overline{WE} and \overline{CS} held LOW, the data at DIN is written into the addressed location. To read, \overline{WE} is held HIGH and \overline{CS} held LOW. Data in the specified location is presented at DOUT and is non-inverted.

The 3-state output provides drive capability for higher speeds with high capacitive load systems. The third state (high impedance) allows bus organized systems where multiple outputs are connected to a common bus.

During writing, the output is held in the high impedance state.

TABLE 1 - TRUTH TABLE

	NPUTS		OUTPUT	MODE
CS	WE	DIN	DOUT	MODE
н	х	х	HIGH Z	NOT SELECTED
L	L	L	HIGH Z	WRITE "0"
L	L	н	HIGH Z	WRITE "1"
L	н	х	DOUT	READ

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care (HIGH or LOW)

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired.)

Storage Temperature

Temperature (Ambient) Under Bias

V_{CC} Pin Potential to Ground Pin

*Input Voltage (dc)

*Input Current (dc)

**Voltage Applied to Outputs (Output HIGH) Output Current (dc) (Output LOW)

*Either input voltage or input current limit is sufficient to protect the input.

**Output Current Limit Required.

GUARANTEED OPERATING RANGES

	SL	PPLY VOLTAGE (VC	C)	AMBIENT TEMPERATURE (T _A)		
PART NUMBER	MIN	ТҮР	MAX	(Note 4)		
93425XC, 93425AXC	4.75 V	5.0 V	5.25 V	0°C tọ +75°C		
93425XM	4.50 V	5.0 V	5.50 V	55° C to +125° C		

X = package type; F for Flatpak, D for Ceramic DIP, P for Plastic DIP. See Packaging Information Section for packages available on this product.

-65°C to +150°C -55°C to +125°C -0.5 V to +7.0 V -0.5 V to +5.5 V -12 mA to +5.0 mA -0.5 V to +5.5 V +20 mA

FAIRCHILD ISOPLANAR TTL MEMOR	{Y •	• 93425/93425A
-------------------------------	------	----------------

SYMBOL	CHARACTERISTIC			LIMITS					
			MIN	TYP (Note 3)	MAX	UNITS	CONDITIONS		
VOL	Output LOW Voltage		0.3	0.45	v	V _{CC} = MIN, I _{OL}	= 16 mA		
VIH	Input HIGH Voltage	2.1	1.6		V	Guaranteed Inpu	t HIGH Voltage for all Inputs		
VIL	Input LOW Voltage			1.5	0.8	V	Guaranteed Inpu	t LOW Voltage for all Inputs	
μL	Input LOW Current			-250	-400	μA	V _{CC} = MAX, V _{IN} = 0.4 V		
				1.0	40	μA	V _{CC} = MAX, V _I	N = 4.5 V	
ЧН	Input HIGH Current			1.0	mA	V _{CC} = MAX, V _{IN} = 5.25 V			
OFF	Output Current (HIGH			50 50	μA	V _{CC} = MAX, V _C V _{CC} = MAX, V _C			
IOS	Output Current Short C to Ground	Circuit			-100	mA	V _{CC} = MAX, No	te 7	
.,		93425XC	2.4			v	I _{OH} = -10.3 mA	, V _{CC} = 5.0 V ±5%	
∨он	Output HIGH Voltage	93425XM	2.4			V	I _{OH} = -5.2 mA		
VCD	Input Diode Clamp Vol	tage		-1.0	-1.5	V	V _{CC} = MAX, I _{IN} =10 mA		
					130	mA	T _A ≥ 75°C	Vee - MAX	
lcc	Power Supply Current	Power Supply Current		95	155	mA	$T_A = 0^{\circ}C$	V _{CC} = MAX, All Inputs Grounded	
~~					170	mA	$T_A = -55^{\circ}C$		

AC CHARACTERISTICS: Over Guaranteed Operating Ranges (Notes 1, 2, 4, 5, 6)

			425A	xc	Ş	3425>	(C	9	3425>	M	1	
SYMBOL	CHARACTERISTIC	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	CONDITIONS
			(Note :	3)		(Note 3	3)	(Note	3)		
READ MODE	DELAY TIMES											
tACS	Chip Select Time		15	20		15	35		15	45		See Test Circuit
^t ZRCS	Chip Select to HIGH Z		15	20		20	35		20	50	ns	and Waveforms
^t AA	Address Access Time		25	30		30	45		40	60		
WRITE MODE	DELAY TIMES											
tzws	Write Disable to HIGH Z		15	20		20	35		20	45	ns	
twr	Write Recovery Time	ļ	20	25		25	40		45	50		
	INPUT TIMING REQUIREMENTS											
tw	Write Pulse Width (to guarantee write)	20	15		30	25		40	25			See Test Circuit
twsd	Data Set-Up Time Prior to Write	5	0		5	0		5	0			and Waveforms
ŧwнD	Data Hold Time After Write	5	0		5	0		5	0			and waveforms
twsa	Address Set-Up Time	5	0		10	0		15	0		ns	
twha	Address Hold Time	5	0		5	0		5	0			
twscs	Chip Select Set-Up Time	5	0		5	0		5	0			
twhcs	Chip Select Hold Time	5	0		5	0		5	0			
Cl	Input Pin Capacitance		4	5		4	5		4	5	pF	Measure with
c _o	Output Pin Capacitance		7	8		7	8		7	8		Pulse Technique

NOTES:

1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.

2. The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

3. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = +25^{\circ}$ C, and MAX loading. 4. The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range an additional requirement of a two minute warm-up. Typical thermal resistance values of the package at maximum temperature are:


θ JA (Junction to Ambient) (at 400 fpm air flow) = 50°C/Watt, Ceramic DIP; 65°CC/Watt, Plastic DIP; NA, Flatpak.
θ JA (Junction to Ambient) (still air) = 90°C/Watt, Ceramic DIP; 110°C/Watt, Plastic DIP; NA, Flatpak.


θ_{JC} (Junction to Case) = 25°C/Watt, Ceramic DIP; 25°C/Watt, Plastic DIP; 10°C/Watt, Flatpak.

5. The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.

6. t_W measured at t_{WSA} = MIN, t_{WSA} measured at t_W = MIN. Duration of short circuit should not exceed one second.

7.





93427 ISOPLANAR SCHOTTKY TTL MEMORY 256×4-BIT PROGRAMMABLE READ ONLY MEMORY


DESCRIPTION - The 93427 is a fully decoded high speed 1024-bit field Programmable ROM organized 256 words by four bits per word. The 93427 has 3-state outputs. The outputs are disabled when either \overline{CS}_1 or \overline{CS}_2 are in the HIGH state. The 93427 is supplied with all bits stored as logic "1"s and can be programmed to logic "0"s by following the field programming procedure.


- FULL MIL AND COMMERCIAL RANGES
- FIELD PROGRAMMABLE
- ORGANIZED 256 X 4 BITS PER WORD
- 3-STATE OUTPUTS
- FULLY DECODED ON-CHIP ADDRESS DECODER AND BUFFER
- CHIP SELECT INPUTS PROVIDE EASY MEMORY EXPANSION
- WIRED-OR CAPABILITY
- STANDARD 16-PIN DUAL IN-LINE PACKAGE
- NICHROME FUSE LINKS FOR HIGH RELIABILITY

PIN NAMES

A ₀	– A ₇	Address Inputs	

- CS₁, CS₂ Chip Select Inputs (Active LOW)
- O₁ O₄ Data Outputs





FUNCTIONAL DESCRIPTION – The 93427 is a bipolar field Programmable Read Only Memory (PROM) organized 256 words by four bits per word. The 93427 has 3-state outputs which provide active pull-ups when enabled and high output impedance when disabled. Chip Selects are active LOW; conversely, a HIGH (logic "1") on the \overline{CS}_1 or \overline{CS}_2 will disable all outputs.

The read function is identical to that of a conventional bipolar ROM. That is, a binary address is applied to the A_0 through A_7 inputs, the chip is selected, and data is valid at the outputs after $t_{\Delta\Delta}$ nanoseconds.

Programming (selectively opening nichrome fuse links) is accomplished by following the sequence outlined below.

PROGRAMMING – The 93427 is manufactured with all bits in the logic "1" state. Any desired bit (output) can be programmed to a logic "0" state by following the procedure shown in Chapter 6, page 6-16.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature Temperature (Ambient) Under Bias V_{CC} Input Voltages Current into Output Terminal Output Voltages -65°C to +150°C -55°C to +125°C -0.5 V to +7.0 V -0.5 V to +5.5 V 100 mA -0.5 V to +5.5 V

GUARANTEED OPERATING RANGES

PART NUMBER	s	UPPLY VOLTAGE (VC	c) .	AMBIENT TEMPERATURE
FART NUMBER	MIN	TYP	MAX	AMBIENT TEMPERATORE
93427XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93427XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic DIP, P for Plastic DIP. See Package Information on this data sheet.

DC CHARACTERISTICS: Over guaranteed operating ranges unless otherwise noted.

			LIMITS					
SYMBOL	CHARACTERISTIC	MIN	TYP	MAX	UNITS	CONDITIONS		
			(Note 1)					
VOL Output LOW Voltage			0.30	0.45	v	V_{CC} = MIN, I _{OL} = 16 mA, A ₀ = +10.8 V A ₁ through A ₇ = HIGH		
Vон	OH Output HIGH Voltage				V	V _{CC} = MIN, I _{OH} = -2.0 mA		
1	Output Leakage Current for			50	μA	$V_{OH} = 2.4 V$ 0°C to +75°C		
loff	HIGH Impedance State			-50	μA	V _{OL} = 0.4 V		
	Output Leakage Current for			100	μA	$V_{OH} = 2.4 V$ -55°C to +125°C		
loff	HIGH Impedance State			-50	μA	V _{OL} = 0.4 V		
VIH	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
VIL	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs		
	Input LOW Current							
١F	IFA (Address Inputs)		-160	-250	μA	V _{CC} = MAX, V _F = 0.45 V		
	IFCS (Chip Select Inputs)		-160	250	μA			
	Input HIGH Current							
IR	IRA (Address Inputs)			40	μA	V _{CC} = MAX, V _R = 2.4 V		
	IRCS (Chip Select Input)			40	μA			
100	Power Supply Current		85	110	mA	V _{CC} = MAX, Outputs open		
	- Swei Supply Suitent					Inputs Grounded and Chip Selected		
co	Output Capacitance		7 * *		рF	V _{CC} = 5.0 V, V _O = 4.0 V, f = 1.0 MHz		
CIN	Input Capacitance		4		рF	V _{CC} = 5.0 V, V _O = 4.0 V, f = 1.0 MHz		
Vc	Input Clamp Diode Voltage			-1.2	V	$V_{CC} = MIN, I_A = -18 \text{ mA}$		


SYMBOL CHARACTERISTIC		-	LIMITS	UNITS		
	CHARACTERISTIC	MIN	TYP (Note 1)	MAX	01113	CONDITIONS
tAA-	Address to Output Access Time		25	45	ns	
tAA+	Address to Output Access Time		25	45	ns	See Figure 1
^t AA+ ^t ACS-	Chip Select Access Time		12	20	ns	See Figure 1
tACS+			12	20	ns	

AC CHARACTERISTICS: T_A = -55° C to $+125^{\circ}$ C, V_{CC} = 5.0 V \pm 10%.

SYMBOL CHARACTERISTIC			LIMITS	UNITS	CONDITIONS	
	MIN	TYP (Note 1)	MAX	UNITS	CONDITIONS	
t _{AA} _			25	60	ns	
t _{AA+}	Address to Output Access Time		25	60	ns	See Figure 1
tAA+ tACS-			12	30	ns	occrigate i
tACS+	I Chip Select Access Lime		12	30	ns	

Note 1: Typical values are at V_{CC} = 5.0 V, +25°C and max loading.

AC WAVEFORMS



AC TEST OUTPUT LOAD





Fig. 1

93431

ISOPLANAR SCHOTTKY TTL MEMORY

512 X 4-BIT READ ONLY MEMORY

DESCRIPTION - The 93431 is a fully decoded high speed 2048-bit ROM organized 512 words by four bits per word. The 93431 has uncommitted collector outputs. The outputs are off when the CS input is in the HIGH state. Electrical characteristics are the same as the 93436.



7

LOGIC SYMBOL

Dual In-Line Package.

93432

ISOPLANAR SCHOTTKY TTL MEMORY

512 X 8-BIT READ ONLY MEMORY


DESCRIPTION – The 93432 is a fully decoded 4096-bit Read Only Memory organized 512 words by eight bits per word. The 93432 has uncommitted collector outputs. The device is enabled when $\overline{\text{CS}}_1$ and $\overline{\text{CS}}_2$ are LOW and CS₃ and CS₄ are HIGH. Electrical characteristics are the same as the 93438.




- ORGANIZATION 512 WORDS X 8 BITS
- UNCOMMITTED COLLECTOR OUTPUTS
- SEE 93438 FOR ELECTRICALS
- STANDARD 24-PIN DUAL IN-LINE PACKAGE
- FULL ADDRESS DECODING ON CHIP
- FAST CYCLE TIME 35 ns TYP

PIN NAMES

$\overline{\text{CS}}_1$, $\overline{\text{CS}}_2$, $\overline{\text{CS}}_3$, $\overline{\text{CS}}_4$	Chip Select Inputs
A ₀ to A ₈	Address Inputs
O ₁ to O ₈	Data Outputs





93436 ISOPLANAR SCHOTTKY TTL MEMORY 512×4-BIT PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION – The 93436 is a fully decoded high speed 2048-bit field Programmable ROM organized 512 words by four bits per word. The 93436 has uncommitted collector outputs. The outputs are off when the \overline{CS} input is in the HIGH state. The 93436 is supplied with all bits stored as logic "1"s and can be programmed to logic "0"s by following the field programming procedure.





- FULL MIL AND COMMERCIAL RANGES
- FIELD PROGRAMMABLE
- ORGANIZATION 512 WORDS X 4 BITS
- UNCOMMITTED COLLECTORS 93436
- FULLY DECODED ON-CHIP ADDRESS DECODER AND BUFFER
- CHIP SELECT INPUT PROVIDES EASY MEMORY EXPANSION
- WIRED-OR CAPABILITY
- STANDARD 16-PIN DUAL IN-LINE PACKAGE
- NICHROME FUSE LINKS FOR HIGH RELIABILITY
- REPLACES TWO 256 x 4 PROMS DOUBLE DENSITY WITH SAME SPACE AND POWER

PIN NAMES

A0 - A8	Address Inputs
ĈŜ	Chip Select Input
01 - 04	Data Outputs

LOGIC DIAGRAM





LOGIC SYMBOL

FUNCTIONAL DESCRIPTION – The 93436 is a bipolar field Programmable Read Only Memory (PROM) organized 512 words by four bits per word. Open collector outputs are provided on the 93436 for use in wired-OR systems. Chip Select is active LOW; i.e., a HIGH (logic "1") on the \overline{CS} pin will disable all outputs.

The read function is identical to that of a conventional bipolar ROM. That is, a binary address is applied to the A₀ through A₈ inputs, the chip is selected, and data is valid at the outputs after t_{AA} nanoseconds.

Programming (selectively opening nichchrome fuse links) is accomplished by following the sequence outlined below.

PROGRAMMING – The 93436 is manufactured with all bits in the logic "1" state. Any desired bit (output) can be programmed to a logic "0" state by following the procedure shown in Chapter 6, page 6-16.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature Temperature (Ambient) Under Bias VCC Input Voltages Current Into Output Terminal Output Voltages --65°C to +150°C --55°C to +125°C --0.5 V to +7.0 V --0.5 V to +5.5 V 100 mA --0.5 V to 4.0 V

GUARANTEED OPERATING RANGES

PART NUMBER	S	UPPLY VOLTAGE (V _{CO}		
	MIN	ТҮР	MAX	AMBIENT TEMPERATURE
93436XC,	4.75 V	5.0 V	5.25 V	0°C to +75°C
93436XM,	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic DIP, P for Plastic DIP. See Package Information on this data sheet.

DC CHARACTERISTICS: Over guaranteed operating ranges unless otherwise noted.

	-		LIMITS				
SYMBOL	CHARACTERISTIC	MIN	ТҮР	MAX	UNITS	CONDITIONS	
			(Note 1)				
ICEX	Output Leakage Current			50	μA	V_{CC} = MAX, V_{CEX} = 4.0 V, 0°C to +75°C Address any HIGH Output	
ICEX	Output Leakage Current			100	μA	$V_{CC} = MAX, V_{CEX} = 4.0 V, -55^{\circ}C to +125^{\circ}C$ Address any HIGH Output	
V _{OL}	Output LOW Voltage		0.30	0.45	v	$V_{CC} = MIN, I_{OL} = 16 \text{ mA}, A_0 = +10.8 \text{ V}$ A ₁ through A ₈ = HIGH	
VIH	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
VIL	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs	
	Input LOW Current		-160	-250	μA		
IF .	IFA (Address Inputs)					V _{CC} = MAX, V _F = 0.45 V	
	IFCS (Chip Select Inputs)		-160	-250	μA		
	Input HIGH Current	-					
IR	IRA (Address Inputs)	1		40	μA	V _{CC} = MAX, V _R = 2.4 V	
	IRCS (Chip Select Input)			40	μA		
I _{CC}	Power Supply Current		95	130	mA	V _{CC} = MAX, Outputs open Inputs Grounded and Chip Selected	
CO	Output Capacitance		7.0		pF	V _{CC} = 5.0 V, V _O = 4.0 V, f = 1.0 MHz	
CIN	Input Capacitance		4.0		pF	V _{CC} = 5.0 V, V _O = 4.0 V, f = 1.0 MHz	
Vc	Input Clamp Diode Voltage	· · ·		-1.2	V	$V_{CC} = MIN, I_A = -18 \text{ mA}$	


SYMBOL			LIMITS			
	CHARACTERISTIC	MIN	TYP (Note 1)	MAX	UNITS	CONDITIONS
tAA-	Address to Output Access Time		30	50	ns	
tAA+			30	50	ns	See Figure 1
tACS-	Chip Select Access Time		15	25	ns	See rigure i
ACS+			15	25	ns	


AC CHARACTERISTICS: $T_A = -55^{\circ}C$ to $+125^{\circ}C$, $V_{CC} = 5.0$ V \pm 10%.

01/100			LIMITS		CONDITIONS	
SYMBOL CHARACTERIS	CHARACTERISTIC	MIN	TYP (Note 1)	MAX	UNITS	CONDITIONS
tAA-			30	60	ns	
^t AA+	Address to Output Access Time		30	60	ns	See Figure 1
^t ACS-	^t ACS- ^t ACS+ Chip Select Access Time	1	15	30	ns	Jeerigarer
tACS+			15	30	ns	

Note 1: Typical values are at V_{CC} = 5.0 V, +25^oC and max loading.







15 mA Load

Fig. 1

93438 ISOPLANAR SCHOTTKY TTL MEMORY 512×8-BIT PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION – The 93438 is a fully decoded 4096-bit field Programmable ROM organized 512 words by eight bits per word. The 93438 has uncommitted collector outputs. The device is enabled when \overrightarrow{CS}_1 and \overrightarrow{CS}_2 are LOW and \overrightarrow{CS}_3 and \overrightarrow{CS}_4 are HIGH. The 93438 is supplied with all bits stored as logic "1"s and may be programmed to logic "0"s by following the field programming procedure.




- FIELD PROGRAMMABLE
- ORGANIZATION 512 WORDS X 8 BITS
- UNCOMMITTED COLLECTORS
- FULLY DECODED ON-CHIP ADDRESS DECODER AND BUFFER
- CHIP SELECT INPUTS PROVIDE EASY MEMORY EXPANSION
- WIRED-OR CAPABILITY
- STANDARD 24-PIN DUAL IN-LINE PACKAGE
- NICHROME FUSE LINKS FOR HIGH RELIABILITY

PIN NAMES

A0 – A8	Address Inputs
$\overline{\text{CS}}_1, \overline{\text{CS}}_2, \text{CS}_3, \text{CS}_4$	Chip Select Inputs
0 ₁ – 0 ₈	Data Outputs

LOGIC DIAGRAM 23 1 A7 2 A6 -4096-BIT CELL 64 X 64 MEMORY MATRIX 3 A5 -٩ Α4 (5) A3 (6) A2 (7) A1 (8) A₀ 21 CS1 ŏ CS2 (19 (18) cs3 CS. (24) Vcc (12) GND Оя 07 06 05 **0**₄ 03 02 01 O = Pin Numbers ര (16) (15) (14) 13 (11) (10) ۲



ABSOLUTE MAXIMUM RATINGS

--65°C to +150°C --55°C to +125°C --0.5 V to +7.0 V --0.5 V to +5.5 V 100 mA --0.5 V to 4.0 V

GUARANTEED OPERATING RANGES

PART NUMBERS		AMBIENT		
PANT NUMBERS	MIN	TYP	MAX	TEMPERATURE
93438XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93438XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

FUNCTIONAL DESCRIPTION – The 93438 is a bipolar field Programmable Read Only Memory (PROM) organized 512 words by eight bits per word. Open collector outputs are provided on the 93438 for use in wired-OR systems. Chip Select follows the logic equation: $\overline{CS}_1 \cdot \overline{CS}_2 \cdot CS_3 \cdot CS_4 = CS$; i.e., if \overline{CS}_1 and \overline{CS}_2 are both active LOW and CS_3 and CS_4 are both active HIGH, all eight outputs are enabled; for any other condition all eight outputs are disabled.

The read function is identical to that of a conventional bipolar ROM. That is, a binary address is applied to the A₀ through A₈ inputs, the chip is selected, and data is valid at the outputs after t_{AA} nanoseconds.

Programming (selectively opening nichrome fuse links) is accomplished by following the procedure in Chapter 6, page 6-16.

			LIMITS				
SYMBOL CHARACTERIST	CHARACTERISTIC	MIN	TYP (Note 1)	MAX	UNITS	CONDITIONS	
CEX	Output Leakage Current			50	μA	$V_{CC} = MAX$, $V_{CEX} = 4.0$ V, 0°C to +75°C Address any HIGH Output	
ICEX	Output Leakage Current			100	μA	V _{CC} = MAX, V _{CEX} = 4.0 V, -55°C to +125°C Address any HIGH Output	
v _{OL}	Output LOW Voltage		0.30	0.45	v	$V_{CC} = MIN, I_{OL} = 16 mA$ $A_0 = +10.8 V, A_1 - A_8 = HIGH$	
VIH	Input HIGH Voltage	2.0	1		v	Guaranteed Input HIGH Voltage for All Inputs	
VIL	Input LOW Voltage			0.8	v	Guaranteed Input LOW Voltage for All Inputs	
ŀF	Input LOW Current I _{FA} (Address Inputs) I _{FCS} (Chip Select Inputs)		-160 -160	-250 -250	μΑ μΑ	V _{CC} = MAX, V _F = 0.45 V	
IR	Input HIGH Current I _{RA} (Address Inputs) I _{RCS} (Chip Select Input)			40 40	μΑ μΑ	V _{CC} = MAX, V _R = 2.4 V	
lcc	Power Supply Current		130	175	mA	V _{CC} = MAX, Outputs Open Inputs Grounded and Chip Selected	
c _o	Output Capacitance		7		pF	$V_{CC} = 5.0 \text{ V}, V_{O} = 4.0 \text{ V}, \text{ f} = 1.0 \text{ MHz}$	
C _{IN}	Input Capacitance		4		pF	$V_{CC} = 5.0 \text{ V}, V_{O} = 4.0 \text{ V}, \text{ f} = 1.0 \text{ MHz}$	
v _c	Input Clamp Diode Voltage			-1.2	V	$V_{CC} = MIN, I_A = -18 \text{ mA}$	

DC CHARACTERISTICS: Over guaranteed operating ranges unless otherwise note.

AC CHARACTERISTICS: $T_A = 0^{\circ}C$ to $+75^{\circ}C$, $V_{CC} = 5.0 \text{ V} \pm 5\%$


	<u> </u>					,
			LIMITS			
SYMBOL	CHARACTERISTIC	MIN	TYP (Note 1)	MAX	UNITS	CONDITIONS
^t AA- ^t AA+	Address to Output Access Time		35 35	55 55	ns ns	See Figure 1
tACS- tACS+	Chip Select Access Time		15 15	25 25	ns ns	

AC CHARACTERISTICS: T_{A} = –55°C to +125°C, V_{CC} = 5.0 V $\pm 10\%$


			LIMITS			
SYMBOL	CHARACTERISTIC	MIN	TYP (Note 1)	MAX	UNITS	CONDITIONS
t _{AA} - t _{AA+}	Address to Output Access Time		35 35	70 70	ns ns	See Figure 1
^t ACS- ^t ACS+	Chip Select Access Time		15 15	30 30	ns ns	

Note (1): Typical values are at V_{CC} = 5.0 V, +25^oC and max loading.

AC WAVEFORM



AC TEST OUTPUT LOAD



15 mA Load Fig. 1

93441

ISOPLANAR SCHOTTKY TTL MEMORY


512 X 4 BIT READ ONLY MEMORY


 $\begin{array}{l} \textbf{DESCRIPTION} - \text{The 93441 is a fully decoded high speed 2048-bit ROM organized 512} \\ \text{words by four bits per word. The 93441 has 3-state outputs. The outputs are off when The CS input is in the HIGH state. Electrical Characteristics are the same as the 93446. \\ \textbf{93446}. \end{array}$

- FULL MIL AND COMMERCIAL RANGES
- FAST CYCLE TIME 30 ns TYP
- ORGANIZATION 512 WORDS X 4 BITS
- SEE 93446 FOR ELECTRICALS
- 3-STATE OUTPUTS
- FULLY DECODED ON-CHIP ADDRESS DECODER AND BUFFER
- CHIP SELECT INPUT PROVIDES EASY MEMORY EXPANSION
- WIRED-OR CAPABILITY
- STANDARD 16-PIN DUAL IN-LINE PACKAGE
- REPLACES TWO 256 x 4 ROMs DOUBLE DENSITY WITH SAME SPACE AND POWER

PIN NAMES

A0 to A8Address InputsCSChip Select InputO1 to O4Data Outputs





7

LOGIC SYMBOL

93442

ISOPLANAR SCHOTTKY TTL MEMORY


512 X 8-BIT READ ONLY MEMORY


- FULL MIL AND COMMERCIAL RANGES
- ADVANCED ISOPLANAR SCHOTTKY
- ORGANIZATION 512 WORDS X 8 BITS
- SEE 93448 FOR ELECTRICALS
- 3-STATE OUTPUTS
- STANDARD 24-PIN DUAL IN-LINE PACKAGE
- FULL ADDRESS DECODING ON CHIP
- FAST CYCLE TIME 35 ns TYP

PIN NAMES

$\overline{\text{CS}}_1$, $\overline{\text{CS}}_2$, CS_3 , CS_4	Chip Select Inputs
A _O to A ₈	Address Inputs
O ₁ to O ₈	Data Outputs








93446 ISOPLANAR SCHOTTKY TTL MEMORY 512×4-BIT PROGRAMMABLE READ ONLY MEMORY

LOGIC SYMBOL

13

DESCRIPTION – The 93446 is a fully decoded high speed 2048-bit field Programmable ROM organized 512 words by four bits per word. The 93446 has 3-state outputs. The outputs are off when the \overline{CS} input is in the HIGH state. The 93446 is supplied with all bits stored as logic "1"s and can be programmed to logic "0"s by following the field programming procedure.



FUNCTIONAL DESCRIPTION - The 93446 is a bipolar field Programmable Read Only Memory (PROM) organized 512 words by four bits per word. The 93446 has 3-state outputs which provide active pull-ups when enabled and high output impedance when disabled. Chip Select is active LOW; i.e., a HIGH (logic "1") on the CS pin will disable all outputs. The read function is identical to that of a conventional bipolar ROM. That is, a binary address is applied to the A0 through A8 inputs, the chip is selected, and data is valid at the outputs after tAA nanoseconds.

Programming (selectively opening nichchrome fuse links) is accomplished by following the sequence outlined below.

PROGRAMMING - The 93446 is manufactured with all bits in the logic "1" state. Any desired bit (output) can be programmed to a logic "0" state by following the procedure shown in Chapter 6, page 6-16.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature Temperature (Ambient) Under Bias VCC Input Voltages Current Into Output Terminal Output Voltages --65°C to +150°C --55°C to +125°C --0.5 V to +7.0 V --0.5 V to +5.5 V 100 mA --0.5 V to 4.0 V

GUARANTEED OPERATING RANGES

	S	UPPLY VOLTAGE (V _{CC})	AMBIENT TEMPERATURE	
PART NUMBER	MIN	TYP	MAX	AMBIENT TEMPERATORE
93446XC	4.75 V	5.0 V	5.25 V	0° C to +75° C
93446XM	4.50 V	5.0 V	5.50 V	-55° C to $+125^{\circ}$ C

X = package type; F for Flatpak, D for Ceramic DIP, P for Plastic DIP. See Package Information on this data sheet.

DC CHARACTERISTICS: Over guaranteed operating ranges unless otherwise noted.


			LIMITS			CONDITIONS	
SYMBOL	CHARACTERISTIC	MIN	ТҮР	MAX	UNITS		
			(Note 1)				
V _{OL}	Output LOW Voltage		0.30	0.45	v	$V_{CC} = MIN, I_{A_1}$ through A_8	OL = 16 mA, A ₀ = +10.8 V ₃ = HIGH
Vон	Output HIGH Voltage	2.4			V	$V_{CC} = MIN, I_O$	H = -2.0 mA
	Output Leakage Current for			50	μA	V _{OH} = 2.4 V	0°C to +75°C
loff	HIGH Impedance State			-50	μA	V _{OL} = 0.4 V	0 0 10 175 0
	Output Leakage Current for			100	μA	V _{OH} = 2.4 V	-55°C to +125°C
loff	HIGH Impedance State			-50	μA	V _{OL} = 0.4 V	35 6 16 1725 6
VIH	Input HIGH Voltage	2.0			V	Guaranteed Inp	out HIGH Voltage for All Inputs
VIL .	Input LOW Voltage			0.8	V	Guaranteed Inp	out LOW Voltage for All Inputs
	Input LOW Current						
١F	IFA (Address Inputs)		-160	250	μA	V _{CC} = MAX, V	′F = 0.45 V
	IFCS (Chip Select Inputs)	· ·	-160	-250	μA		
	Input HIGH Current						
IR	IRA (Address Inputs)			40	μA	V _{CC} = MAX, V	′ _R = 2.4 V
	IRCS (Chip Select Input)			40	μA		
1	Power Supply Current		95	130	mA	V _{CC} = MAX, O	Outputs open
lcc	Power Supply Current		95	130	I IIA	Inputs Grounde	ed and Chip Selected
CO	Output Capacitance		7		pF	V _{CC} = 5.0 V, V	/ _O = 4.0 V, f = 1.0 MHz
CIN	Input Capacitance		4		pF	V _{CC} = 5.0 V, V	/ _O = 4.0 V, f = 1.0 MHz
Vc	Input Clamp Diode Voltage			-1.2	V	V _{CC} = MIN, I _A	=18 mA

		5.0 V ± 5%.	LIMITS			
YMBOL	CHARACTERISTIC	MIN	TYP (Note 1)	MAX	UNITS	CONDITIONS
AA-			30	50	ns	10
AA+	Address to Output Access Time		30	50	ns	See Figure 1
ACS-	Chip Select Access Time		15	25	ns	See Figure 1
ACS+			15	25	ns	
C CHARAC	TERISTICS : T _A = -55°C to +125°C, V _{CI} CHARACTERISTIC	c = 5.0 V ± 1	0%. LIMITS TYP (Note 1)	MAX	UNITS	CONDITIONS
tAA-			30	60	ns	
tAA+	Address to Output Access Time		30	60	ns	See Figure 1
ACS-	Chip Salast Assass Time		15	30	ns	Occ i igure i
ACS+	Chip Select Access Time pical values are at V_{CC} = 5.0 V, +25 ^o C and		15	30	ns	
		/			<u> </u>	
CHIPS						
CHIPS	tacs	->		tACS+		
OUTPL		1.5 V		+ tACS+		
		1.5 V		+ tACS+		
		1.5 V		tacs+ 		
		1.5 V		t tacs+		
		1.5 V		1ACS+ 		
		1.5 V	4	t tACS+ 		
		1.5 V	5.0 V	t tACS+		
		1.5 V	5.0 V RL1 \$ 300 Ω	t tACS+		
		1.5 V	Ļ	t tACS+		
		OUTPUT	Ļ	t tACS+		
		×	Ļ	L (ACS+ 		
		OUTPUT	R _{L1} 300 Ω	tACS+		
		OUTPUT	R _{L1} 300 Ω	tACS+		· · ·
			R _{L1} B _{L2} =	t tACS+		
OUTPL			R _{L1} 300 Ω	t tACS+		· ·
			R _{L1} B _{L2} =	t tACS+		
OUTPL			R _{L1} B _{L2} =	tACS+		

7

93448 ISOPLANAR SCHOTTKY TTL MEMORY 512×8-BIT PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION – The 93448 is a fully decoded 4096-bit field Programmable ROM organized 512 words by eight bits per word. The 93448 has 3-state outputs. The device is enabled when \overline{CS}_1 and \overline{CS}_2 are LOW and CS_3 and CS_4 are HIGH. The 93448 is supplied with all bits stored as logic "1"s and may be programmed to logic "0"s by following the field programming procedure.



The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

LOGIC SYMBOL

(10)

(9)

(11)

O = Pin Numbers

(17)

(16)

(15)

(14)

(13)

ABSOLUTE MAXIMUM RATINGS

Storage Temperature Temperature (Ambient) Under Bias V_{CC} Input Voltage Current into Output Terminal Output Voltages --65°C to +150°C --55°C to +125°C --0.5 V to +7.0 V --0.5 V to +5.5 V 100 mA --0.5 V to 4.0 V

GUARANTEED OPERATING RANGES

PART NUMBERS		AMBIENT		
FART NOWBERS	MIN	TYP	MAX	TEMPERATURE
93448XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93448XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

FUNCTIONAL DESCRIPTION – The 93448 is a bipolar field Programmable Read Only Memory (PROM) organized 512 words by eight bits per word. The 93448 has 3-state outputs which provide active pull-ups when enabled and high output impedance when disabled. Chip Select for both devices follows the logic equation: $\overline{CS}_1 \circ \overline{CS}_2 \circ CS_3 \circ CS_4 = CS$; i.e., if \overline{CS}_1 and \overline{CS}_2 are both active LOW and CS_3 and CS_4 are both active HIGH, all eight outputs are enabled; for any other condition all eight outputs are disabled.

The read function is identical to that of a conventional bipolar ROM. That is, a binary address is applied to the A0 through A8 inputs, the chip is selected, and data is valid at the outputs after tAA nanoseconds.

Programming (selectively opening nichrome fuse links) is accomplished by following the procedures in Chapter 6, page 6-16.

			LIMITS				
SYMBOL	CHARACTERISTIC	MIN	TYP (Note 1)	MAX	UNITS	CONI	DITIONS
V _{OL}	Output LOW Voltage		0.30	0.45	v	$V_{CC} = MIN, I_{OL}$ $A_0 = +10.8 V, A_0$	= 16 mA $A_1 - A_8 = HIGH$
v _{он}	Output HIGH Voltage	2.4			V	V _{CC} = MIN, I _{OF}	= −2.0 mA
l _{off}	Output Leakage Current for HIGH Impedance State		_	50 -50	μΑ μΑ	$V_{OH} = 2.4 V$ $V_{OL} = 0.4 V$	0°C to +75°C
l _{off}	Output Leakage Current for HIGH Impedance State			100 -50	μΑ μΑ	V _{OH} = 2.4 V V _{OL} = 0.4 V	-55°C to +125°C
VIH	Input HIGH Voltage	2.0			v	Guaranteed Input HIGH Voltage for All Input	
VIL	Input LOW Voltage			0.8	v	Guaranteed Input LOW Voltage for All Inputs	
۱ _F	Input LOW Current I _{FA} (Address Inputs) I _{FCS} (Chip Select Inputs)		-160 -160	-250 -250	μΑ μΑ	V _{CC} = MAX, V _F	= 0.45 V
I _R	Input HIGH Current I _{RA} (Address Inputs) I _{RCS} (Chip Select Input)			40 40	μΑ μΑ	V _{CC} = MAX, V _F	R = 2.4 V
lcc	Power Supply Current		130	175	mA	V _{CC} = MAX, Ou Inputs Grounde	Itputs Open d and Chip Selected
co	Output Capacitance		7		pF	V _{CC} = 5.0 V, V _C	_D = 4.0 V, f = 1.0 MHz
C _{IN}	Input Capacitance		4		pF	V _{CC} = 5.0 V, V _C	_D = 4.0 V, f = 1.0 MHz
v _c	Input Clamp Diode Voltage			-1.2	v	$V_{CC} = MIN, I_A$	= -18 mA

DC CHARACTERISTICS: Over guaranteed operating ranges unless otherwise note.

7


		1	LIMITS			
SYMBOL	CHARACTERISTIC	MIN	TYP (Note 1)	MAX	UNITS	CONDITIONS
t _{AA} - t _{AA} +	Address to Output Access Time		35 35	55 55	ns ns	See Figure 1
^t ACS ^t ACS+	Chip Select Access Time		15 15	25 25	ns ns	

AC CHARACTERISTICS: $T_A = -55^{\circ}C$ to $+125^{\circ}C$, $V_{CC} = 5.0 \text{ V} \pm 10\%$


			LIMITS			
SYMBOL	CHARACTERISTIC	MIN	TYP (Note 1)	MAX	UNITS	CONDITIONS
^t AA- ^t AA+	Address to Output Access Time		35 35	70 70	ns ns	See Figure 1
tACS- tACS+	Chip Select Access Time		15 15	30 30	ns ns	

Note (1): Typical values are at V_{CC} = 5.0 V, 5.0 V, +25°C and max loading.

SWITCHING WAVEFORMS




SWITCHING TEST OUTPUT LOAD



15 mA Load Fig. 1

93450/93451 ISOPLANAR SCHOTTKY TTL MEMORY 1024 × 8-BIT PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION – The 93450 and 93451 are fully decoded 8192-bit Field Programmable ROMs organized 1024 words by eight bits per word. The devices are identical except for the output stage. The 93450 has uncommitted collector outputs, while the 93451 has 3-state outputs. Either device is enabled when CS_1 and CS_2 are LOW and CS_3 and CS_4 are HIGH. The 93450/51 is supplied with all bits stored as logic "1's" and may be programmed to logic "0's" by following the field programming procedure.



7-143

LOGIC SYMBOL

CS1 CS2 CS3 CS4

20 19 18

93452 / 93453 ISOPLANAR SCHOTTKY TTL MEMORY 1024×4-BIT PROGRAMMABLE READ ONLY MEMORY


DESCRIPTION – The 93452 and 93453 are fully decoded high speed 4096-bit field Programmable Read Only Memories organized 1024 words by four bits per word. The devices are identical except for the output stages. The 93452 has uncommitted collector outputs, while the 93453 has 3-state outputs. In either case, the outputs are enabled when $\overline{\text{CS}}_1$ and $\overline{\text{CS}}_2$ are LOW.


- FULL MIL AND COMMERCIAL RANGES
- FAST CYCLE TIME 35 ns TYP
- ORGANIZATION 1024 WORDS X 4 BITS
- UNCOMMITTED COLLECTOR OUTPUTS 93452
- 3-STATE OUTPUTS 93453
- FULLY DECODED ON-CHIP ADDRESS DECODER AND BUFFER
- CHIP SELECT INPUTS PROVIDE EASY MEMORY EXPANSION
- WIRED-OR CAPABILITY
- 18-PIN DUAL IN-LINE PACKAGE
- REPLACES FOUR 256 X 4 PROMs

PIN NAMES

 A_0 to A_9 Address Inputs \overline{CS}_1 , \overline{CS}_2 Chip Select Inputs O_1 to O_4 Data Outputs







LOGIC SYMBOL

FUNCTIONAL DESCRIPTION - The 93452 and 93453 are bipolar field Programmable Read Only Memories (PROMs) organized 1024 words by four bits per word. Open collector outputs are provided on the 93452 for use in wired-OR systems. The 93453 has 3-state outputs which provide active pull-ups when enabled and high output impedance when disabled. Chip Selects for both devices are active LOW; conversely, a HIGH (logic "1") on the CS1 or CS2 will disable all outputs.

The read function is identical to that of a conventional bipolar ROM. That is, a binary address is applied to the Ao through Ag inputs, the chip is selected, and data is valid at the outputs after $t_{\Delta\Delta}$ nanoseconds.

Programming (selectively opening nichrome fuse links) is accomplished by following the sequence outlined below.

PROGRAMMING - The 93452 and 93453 are manufactured with all bits in the logic "1" state. Any desired bit (output) can be programmed to a logic "O" state by following the procedure shown below. One may build a programmer to satisfy the specifications or buy any of the commercially available programmers which meet these specifications.

CHARACTERISTIC	SYMBOL	MIN	RECOMMENDED VALUE	мах	UNITS	COMMENTS
Address Input	ViH VIL	2.4 0	5.0 0	5.0 0.4	v v	Do not leave inputs open
Chip Select	CS1,CS2	2.4	5.0	5.0	v	Pin 8 or 10 or both
Programming Voltage Pulse	V _{OP}	20	21	21	v	Applied to output to be programmed
Programming Pulse Width	^t pw	0.05	0.18	50	ms	All bits can be programmed in \leq 4.1 sec.
Duty Cycle, Programming Pulse			20	*	%	*Maximum duty cycle to maintain $T_C < 85^{\circ}C$
Programming Pulse Rise Time	tr	0.5	1.0	3.0	μs	
Number of Pulses Required		1	4	8		
Power Supply Voltage	Vcc	4.75	5.0	5.25	v	
Case Temperature	t _c		25	85	°C	1
Programming Pulse Current Max.	IOP			100	mA	If pulse generator is used, set current limit to this max value
Low V _{CC} Read	V _{CC}		4.4	5.0	v	Programming Read Verify

PROGRAMMING SPECIFICATIONS

PROGRAMMING SEQUENCE - The Fairchild 93452/93453 may be programmed using the following method.

- 1. Apply the proper power, $V_{CC} = 5.0 \text{ V}$, GND = 0 V. 2. Select the word to be programmed by applying the appropriate voltages to the address pins A₀ through A₉. 3. Enable the chip for programming by application of a HIGH (logic "1") to Chip Select (\overline{CS}_1), pin 8 or (\overline{CS}_2), pin 10 or both.
- 4. Apply the 21 V programming pulse to the output associated with the bit to be programmed. The other outputs may be left open or tied to any logic "1" (output HIGH), i.e., 2.4 V to V_{CC}. Note that only one output may be programmed at a time.

5. To verify the logic "O" in the bit just programmed, remove the programming pulse from the output and sense it after applying logic "O"s to Chip Select inputs \overline{CS}_1 and \overline{CS}_2 .

6. The above procedure is then repeated to program other bits on the chip.

7. See Chapter 6 for further details.

BOARD PROGRAMMING – To program a single PROM out of a group of "OR" tied memories the following procedure is required. (See Figure 1)

- 1. Connect all \overline{CS}_2 pins to ground.
- 2. Connect the outputs of a TTL Decoder (supplied by V_{CC} = +12.6 V, V_{EE} = +7.6 V) to the $\overline{\text{CS}}_1$ pins of the memories on the board.
- Address the decoder such that the particular decoder output connected to the CS₁ pin of the memory to be programmed will be LOW at +7.8 V. All the other decoder outputs will be HIGH at +10.6 V.
- 4. Apply the 21 V programming pulse to one group of "OR" tied outputs selected for programming; only the addressed bit in the +7.8 V selected memory will program, all other memories remain deselected (those with CS₁ = +10.6 V).
- 5. To verify the logic "0" in the bit just programmed remove programming pulse and sense the "OR" tie after lowering the decoder supplies to the conventional V_{CC} = +5.0 V, V_{FF} = 0 V.




Figure 1

ABSOLUTE MAXIMUM RATINGS

Storage Temperature Temperature (Ambient) Under Bias VCC Input Voltages Current into Output Terminal Output Voltages -65°C to +150°C -55°C to +125°C -0.5 V to +7.0 V -0.5 V to +5.5 V 100 mA -0.5 V to +5.5 V

PART NUM	REDS			SUPPLY	VOLTAG	e (v _{cc})		TEMPERATURE	
	BENG	MIN	N		ТҮР		MAX		
93452XC,	93453XC	4.75	V 5.0 V			5.25 V	0°C to +75°C		
93452XM,	93453XM	4.50	/		5.0 V		5.50 V	-55°C to +125°C	
X = package	type; F for Flatpak, D for Cer	ramic DIP, P for P	lastic DIF	P. See Packag	ge Informat	tion on this	s data sheet.		
DC CHAR	ACTERISTICS: Over gua	aranteed operat	ing rang	jes unless d	otherwise	noted.			
				LIMITS					
SYMBOL	CHARACTERISTIC		MIN	TYP (Note 1)	MAX	UNITS	COND	ITIONS	
ICEX	Output Leakage Currer (93452 only)	nt			50	μA	V _{CC} = 5.25 V, V _{CEX} = 4.95 V, 0°C to +75 Address any HIGH Output		
ICEX	Output Leakage Currer (93452 only)	nt			100	μΑ	$V_{CC} = 5.5 V$, $V_{CEX} = 5.2 V$, $-55^{\circ}C$ to $+12$ Address any HIGH Output		
V _{OL}	Output LOW Voltage			0.30	0.45	v	$V_{CC} = MIN, I_{OL} = 16 mA$ A ₉ = +10.8 V, A ₂ = 10.8 V		
v _{он}	Output HIGH Voltage (93453 only)	2.4			V	$V_{CC} = MIN, I_{OH} = -2.0 \text{ mA}$		
l _{off}	Output Leakage Currer Impedance State (9345				50 50	μΑ μΑ	$V_{OH} = 2.4 V V_{OL} = 0.4 V 0^{\circ}C \text{ to } +75^{\circ}C$		
l _{off}	Output Leakage Currer Impedance State (9345				100 -50	μΑ μΑ	V _{OH} = 2.4 V V _{OL} = 0.4 V	−55°C to +125°C	
v _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Inpu	t HIGH Voltage for All Inputs	
VIL	Input LOW Voltage				0.8	V	Guaranteed Inpu	t LOW Voltage for All Inputs	
lF	Input LOW Current I _{FA} (Address Input I _{FCS} (Chip Select I			-160 -160	-250 -250	μΑ μΑ	V _{CC} = MAX, V _F	= 0.45 V	
I _R	Input HIGH Current I _{RA} (Address Input I _{RCS} (Chip Select				40 40	μΑ μΑ	V _{CC} = MAX, V _R	= 2.4 V	
lcc	Power Supply Current			120	170	mA	V _{CC} = MAX, Out Inputs Grounded	puts Open and Chip Selected	
c _o	Output Capacitance			7		pF	V _{CC} = 5.0 V, V _O	= 4.0 V, f = 1.0 MHz	
C _{IN}	Input Capacitance			4		рF	V _{CC} = 5.0 V, V _O	= 4.0 V, f = 1.0 MHz	
v _c	Input Clamp Diode Volt	tage			-1.2	v	$V_{CC} = MIN, I_A =$	-18 mA	


AC CHARACTERISTICS: $T_A = 0^{\circ}C$ to +75°C, $V_{CC} = 5.0 \text{ V} \pm 5\%$

	CHARACTERISTIC	LIMITS					
SYMBOL		MIN	TYP (Note 1)	MAX	UNITS	CONDITIONS	
t _{AA} t _{AA} +	Address to Output Access Time		30 30	55 55	ns ns	See Figure 1A and 1B	
^t ACS- ^t ACS+	Chip Select Access Time		15 15	25 25	ns ns		


AC CHARACTERISTICS: T_A = -55° C to $+125^{\circ}$ C, V_{CC} = $5.0 \text{ V} \pm 10\%$


SYMBOL	CHARACTERISTIC	LIMITS				
		MIN	TYP (Note 1)	MAX	UNITS	CONDITIONS
^t AA- ^t AA+	Address to Output Access Time		30 30	70 70	ns ns	See Figure 1A and 1B
^t ACS- ^t ACS+	Chip Select Access Time		15 15	30 30	ns ns	

Note 1: Typical limits are at V_{CC} = 5.0 V, +25°C and max loading.



AC TEST OUTPUT LOAD





93454 **ISOPLANAR SCHOTTKY TTL MEMORY** 1024×8-BIT READ ONLY MEMORY

DESCRIPTION - The 93454 is a fully decoded 8192-bit Read Only Memory organized 1024 words by eight bits per word. The 93454 has uncommitted collector outputs. The device is enabled when \overline{CS}_1 and \overline{CS}_2 are LOW and CS_3 and CS_4 are HIGH.

The contents of the memory are mask programmed to the customer's specifications. The customer can specify the desired ROM code on punched cards using the 93454 Data Card Format or on the 4K/8K-bit TTL ROM and PROM Customer Coding Form.

- FULL MIL AND COMMERCIAL RANGES •
- ADVANCED ISOPLANAR SCHOTTKY TECHNOLOGY
- . **ORGANIZATION - 1024 WORDS X 8 BITS**
- **UNCOMMITTED COLLECTOR OUTPUTS 93454** •
- FULLY DECODED ON-CHIP ADDRESS DECODER AND BUFFER .

Data Outputs


- FOUR CHIP SELECT INPUTS PROVIDE EASY MEMORY EXPANSION .
- . WIRED-OR CAPABILITY
- **STANDARD 24-PIN DUAL IN-LINE PACKAGES**
- ACCESS TIME 45 ns MAX (0°C 75°C) .


PIN NAMES

CS ₁ , CS ₂ , CS ₃ , CS ₄	Chip Select Inputs
$A_0 - A_0$	Address Inputs

- $A_0 A_9$
- $0_1 0_8$

LOGIC DIAGRAM





LOGIC SYMBOL

The Flatpak version has the same pinouts (Connection Diagram) as the . Dual In-Line Package.

FAIRCHILD ISOPLANAR SCHOTTKY TTL MEMORY • 93454

ABSOLUTE MAXIMUM RATINGS

Storage Temperature Temperature (Ambient) Under Bias V_{CC} Input Voltage Current into Output Terminal Output Voltages -65°C to +150°C -55°C to +125°C -0.5 V to +7.0 V -0.5 V to +5.5 V 100 mA -0.5 V to V_{CC}

GUARANTEED OPERATING RANGES

PART NUMBERS		TEMPERATURE		
PART NUMBERS	MIN	ТҮР	MAX	TEMPERATORE
93454XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93454XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = Package type; D for Ceramic DIP, P for Plastic DIP, F for Flatpak. See Package Information on this data sheet.

FUNCTIONAL DESCRIPTION – The 93454 is a bipolar Read Only Memory (ROM) organized 1024 words by eight bits per word. Open collector outputs are provided on the 93454 for use in wired-OR systems. Chip Select follows the logic equation: $\overrightarrow{CS}_1 \cdot \overrightarrow{CS}_2 \cdot \overrightarrow{CS}_3 \cdot \overrightarrow{CS}_4 = \overrightarrow{CS}$; *i.e.*, if \overrightarrow{CS}_1 and \overrightarrow{CS}_2 are both active LOW and \overrightarrow{CS}_3 and \overrightarrow{CS}_4 are both active HIGH, all eight outputs are enabled; for any other condition all eight outputs are disabled.

The read function is identical to that of any other conventional bipolar ROM. That is, a binary address is applied to the $A_0 - A_9$ inputs, the chip is selected, and data is valid at the outputs after t_{AA} nanoseconds.

			LIMITS			
SYMBOL	CHARACTERISTIC	MIN	TYP (Note 1)	MAX	UNITS	CONDITIONS
ICEX	Output Leakage Current			50	μΑ	$V_{CC} = MAX, V_{CEX} = V_{CC}, 0^{\circ}C \text{ to } +75^{\circ}C$ Address any HIGH Output
^I CEX	Output Leakage Current			100	μΑ	$V_{CC} = MAX$, $V_{CEX} = V_{CC}$, $-55^{\circ}C$ to $+125^{\circ}C$ Address any HIGH Output
V _{OL}	Output LOW Voltage		0.30	0.45	v	V _{CC} = MIN, I _{OL} = 16 mA Address any LOW Output
VIH	Input HIGH Voltage	2.0			v	Guaranteed Input HIGH Voltage for All Inputs
VIL	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs
۱ _F	Input LOW Current I _{FA} (Address Inputs) I _{FCS} (Chip Select Inputs)		-160 -160	-250 -250	μΑ μΑ	V _{CC} = MAX, V _F = 0.45 V
I _R	Input HIGH Current I _{RA} (Address Inputs) I _{RCS} (Chip Select Input)			40 40	μΑ μΑ	V _{CC} = MAX, V _R = 2.4 V
lcc	Power Supply Current		110	150	mA	V _{CC} = MAX, Outputs Open Inputs Grounded and Chip Selected
c _O	Output Pin Capacitance		7		pF	$V_{CC} = 5.0 \text{ V}, \text{ V}_{O} = 4.0 \text{ V}, \text{ f} = 1.0 \text{ MHz}$
Cl	Input Pin Capacitance		4		pF	$V_{CC} = 5.0 \text{ V}, V_0 = 4.0 \text{ V}, \text{ f} = 1.0 \text{ MHz}$
v _c	Input [*] Clamp Diode Voltage			-1.2	V	$V_{CC} = MIN, I_A = -18 mA$

DC CHARACTERISTICS: Over guaranteed operating ranges unless otherwise noted.

FAIRCHILD ISOPLANAR SCHOTTKY TTL MEMORY • 93454

AC CHARACTERISTICS: $T_A = 0^{\circ}C$ to +75°C, $V_{CC} = 5.0 \text{ V} \pm 5\%$


			LIMITS			
SYMBOL	CHARACTERISTIC	MIN	TYP (Note 1)	MAX	UNITS	CONDITIONS
^t AA- ^t AA+	Address to Output Access Time		30 30	45 45	ns ns	See Figure 1
^t ACS ^t ACS ⁺	Chip Select Access Time		20 20	30 30	ns ns	

AC CHARACTERISTICS: $T_{\mbox{\scriptsize A}}$ = –55°C to +125°C, $V_{\mbox{\scriptsize CC}}$ = 5.0 V $\pm 10\%$


			LIMITS			
SYMBOL	CHARACTERISTIC	MIN	TYP (Note 1)	MAX	UNITS	CONDITIONS
^t AA- ^t AA+	Address to Output Access Time		30 30	60 60	ns ns	See Figure 1
^t ACS- ^t ACS+	Chip Select Access Time		20 20	40 40	ns ns	

Note (1): Typical values are at V_{CC} = 5.0 V, T_{A} = +25 ^{\circ}\text{C}, and MAX loading.





AC TEST OUTPUT LOAD



15 mA Load

Fig. 1


7-151

7

93457 ISOPLANAR SCHOTTKY TTL MEMORY 256×4-BIT READ ONLY MEMORY

LOGIC SYMBOL


DESCRIPTION – The 93457 is a fully decoded high speed 1024-bit Read Only Memory organized 256 words by four bits per word. The 93457 has uncommitted collector outputs. The outputs are off when either of the CS inputs are in the HIGH state. The contents of the memory are mask programmed to the customers specification. The customer can specify the desired ROM code on the 4-bit/word Coding Form. Electrical characteristics are the same as the 93417.



93458/93459 ISOPLANAR SCHOTTKY TTL FPLA 16 × 48 × 8 FIELD PROGRAMMABLE LOGIC ARRAY

LOGIC SYMBOL

DESCRIPTION – The 93458 and 93459 are high-speed bipolar Field Programmable Logic Arrays organized with 16 inputs, 48 product terms and 8 outputs. The 16 inputs and their complements are fuse linked to the inputs of 48 AND gates (48 product terms). Each of the 48 AND gates are fuse linked to 8 48-input OR gates (8 summing terms). Each output may be programmed active HIGH or active LOW. The devices are identical except for the output stage. The 93458 has uncommitted collector outputs while the 93459 has 3-state outputs. In either case, the outputs are enabled when CS is LOW.



LOGIC RELATIONSHIPS

Input Term

Summing Term

Product Term $P_m = \prod_{i=1}^{15} (i_n A_n + j_n \overline{A_n})$

 $n = 0, \ldots, 15$, one of 16 inputs

 $m = 0, \ldots, 47, \text{ one or } 48 \text{ product terms where:}$ $a) i_n = \underline{j_n} = 0 \text{ for unprogrammed input}$ $b) i_n = \underline{j_n} \text{ for programmed input}$ $c) i_n = j_n = 1 \text{ for don't care input}$

 $F_r = \Sigma \frac{47}{0} P_m$ $S_r = \Sigma \frac{47}{0} k_m P_m$

An

 $r = 1, \ldots, 8$, the OR function of the 48 products terms

where $k_m = 0$ for product term inactive (programmed) $k_m = 1$ for product term active (unprogrammed)

				OUTI	PUT
MODE	cs	Fr	Sr	ACTIVE HIGH	ACTIVE LOW
READ	0	1	0	0	1
	0	1	1	1	0
	0	0	X	0	1
DISABLE	1	x	x	1 (93458)	1 (93458)
	1	x	x	HI Z (9345 9)	HI Z (93459)

93464 ISOPLANAR SCHOTTKY TTL MEMORY 1024×8-BIT READ ONLY MEMORY

DESCRIPTION – The 93464 is a fully decoded 8192-bit Read Only Memory organized 1024 words by eight bits per word. The 93464 has 3-state outputs. The device is enabled when \overline{CS}_1 and \overline{CS}_2 are LOW and \overline{CS}_3 and \overline{CS}_4 are HIGH.

The contents of the memory are mask programmed to the customer's specification. The customer can specify the desired ROM code on punched cards using the 93464 Data Card Format or on the 4K/8K-bit TTL ROM and PROM Customer Coding Form.



- ADVANCED ISOPLANAR SCHOTTKY TECHNOLOGY
- ORGANIZATION 1024 WORDS X 8 BITS
- 3-STATE OUTPUTS
- FULLY DECODED ON-CHIP ADDRESS DECODER AND BUFFER


Data Outputs

- FOUR CHIP SELECT INPUTS PROVIDE EASY MEMORY EXPANSION
- WIRED-OR CAPABILITY
- STANDARD 24-PIN DUAL IN-LINE PACKAGES
- ACCESS TIME 45 ns MAX (0°C 75°C)

PIN NAMES

- $\overline{\text{CS}}_1, \overline{\text{CS}}_2, \text{CS}_3, \text{CS}_4$ Chip Select Inputs
- A₀ A₉ Address Inputs
- 0₁ 0₈

LOGIC DIAGRAM (22) Ag 23 A8 -1-OF-128 DECODER 8192-BIT CELL 2 A6 -3 A5 -128 X 6 MEMORY MATRIX (4) A4 (5) A3 (6) A₂ (7) A1 (8) A₀ 21 CS1 õ CS₂ (19) (18) cs3 CS⊿ (24) VCC (12) GND 08 07 06 05 04 03 02 01 O= Pin Numbers (16) ۹ (17) (15) (14) (13) (1) 10



same pinouts (Connection Diagram) as the Dual In-line Package. 7

ABSOLUTE MAXIMUM RATINGS

Storage Temperature Temperature (Ambient) Under Bias V_{CC} Input Voltage Current into Output Terminal Output Voltages -65°C to +150°C -55°C to +125°C -0.5 V to +7.0 V -0.5 V to +5.5 V 100 mA -0.5 V to V_{CC}

GUARANTEED OPERATING RANGES

PART NUMBERS		TEMPERATURE		
PART NUMBERS	MIN	ТҮР	MAX	TEMFERATURE
93464XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93464XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = Package type; D for Ceramic DIP, P for Plastic DIP, F for Flatpak. See Package Information on this data sheet.

FUNCTIONAL DESCRIPTION – The 93464 is a bipolar Read Only Memory (ROM) organized 1024 words by eight bits per word. The 93464 has 3-state outputs which provide active pull-ups when enabled and high output impedance when disabled. Chip Select follows the logic equation: $\overline{CS}_1 \cdot \overline{CS}_2 \cdot CS_3 \cdot CS_4 = CS$; *i.e.*, if \overline{CS}_1 and \overline{CS}_2 are both active LOW and CS₃ and CS₄ are both active HIGH, all eight outputs are enabled; for any other condition all eight outputs are disabled.

The read function is identical to that of any other conventional bipolar ROM. That is, a binary address is applied to the $A_0 - A_9$ inputs, the chip is selected, and data is valid at the outputs after t_{AA} nanoseconds.

			LIMITS			CONDITIONS	
SYMBOL	CHARACTERISTIC	MIN	TYP (Note 1)	MAX	UNITS		
V _{OL}	Output LOW Voltage		0.30	0.45	v	V _{CC} = MIN, I _{OL} = 16 mA Address any LOW Output	
v _{он}	Output HIGH Voltage	2.4			v	$V_{CC} = MIN, I_{OH} = -2.0 \text{ mA}$	
l _{off}	Output Leakage Current for HIGH Impedance State			50 50	μΑ μΑ	$V_{OH} = 2.4 V V_{OL} = 0.4 V 0^{\circ}C \text{ to } +75^{\circ}C$	
l _{off}	Output Leakage Current for HIGH Impedance State			100 -50	μΑ μΑ	$V_{OH} = 2.4 V$ $V_{OL} = 0.4 V$ -55°C to +125°C	
VIH	Input HIGH Voltage	2.0			v	Guaranteed Input HIGH Voltage for All Input	
VIL	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Input	
۱ _F	Input LOW Current I _{FA} (Address Inputs) I _{FCS} (Chip Select Inputs)		-160 -160	-250 -250	μΑ μΑ	V _{CC} = MAX, V _F = 0.45 V	
⁻¹ R	Input HIGH Current I _{RA} (Address Inputs) I _{RCS} (Chip Select Input)			40 40	μΑ μΑ	V _{CC} = MAX, V _R = 2.4 V	
lcc	Power Supply Current		110	150	mA	V _{CC} = MAX, Outputs Open Inputs Grounded and Chip Selected	
co	Output Pin Capacitance		7		pF	$V_{CC} = 5.0 \text{ V}, \text{ V}_{O} = 4.0 \text{ V}, \text{ f} = 1.0 \text{ MHz}$	
Cl	Input Pin Capacitance		4		pF	$V_{CC} = 5.0 \text{ V}, V_{O} = 4.0 \text{ V}, \text{ f} = 1.0 \text{ MHz}$	
V _C	Input Clamp Diode Voltage			-1.2	V	$V_{CC} = MIN$, $I_A = -18 \text{ mA}$	

DC CHARACTERISTICS: Over guaranteed operating ranges unless otherwise noted.

FAIRCHILD ISOPLANAR SCHOTTKY TTL MEMORY • 93464

AC CHARACTERISTICS: $T_{\mbox{A}}$ = 0°C to +75°C, $V_{\mbox{CC}}$ = 5.0 V $\pm 5\%$


		LIMITS					
SYMBOL	CHARACTERISTIC	MIN	TYP (Note 1)	MAX	UNITS	CONDITIONS	
^t AA- ^t AA+	Address to Output Access Time		30 30	45 45	ns ns	See Figure 1	
tACS- tACS+	Chip Select Access Time		20 20	30 30	ns ns	See Figure 1	

AC CHARACTERISTICS: $T_{\mbox{\scriptsize A}} = -55^{\circ} C$ to $+125^{\circ} C, \ V_{\mbox{\scriptsize CC}} = 5.0 \ V \ \pm 10\%$


			LIMITS				
SYMBOL	CHARACTERISTIC	MIN	TYP (Note 1)	MAX	UNITS	CONDITIONS	
^t AA- ^t AA+	Address to Output Access Time		30 30	60 60	ns ns	See Figure 1	
^t ACS- ^t ACS+	Chip Select Access Time		20 20	40 40	ns ns	See Figure 1	

Note (1): Typical values are at $V_{CC}=5.0$ V, $T_{A}=+25^{\circ}\text{C}\text{, and MAX}$ loading.





AC TEST OUTPUT LOAD



15 mA Load

Fig. 1

7-157

7

93467 ISOPLANAR SCHOTTKY TTL MEMORY 256×4-BIT READ ONLY MEMORY


DESCRIPTION – The 93467 is a fully decoded high speed 1024-bit Read Only Memory organized 256 words by four bits per word. The 93467 has 3-state outputs. The outputs are off when either of the CS inputs are in the HIGH state. The contents of the memory are mask programmed to the customers specification. The customer can specify the desired ROM code on the 4-bit/word Coding Form. The electrical characteristics are the same as the 93427.


- FULL MIL AND COMMERCIAL RANGES
- ORGANIZATION 512 x 4 BITS PER WORD
- SEE 93427 FOR ELECTRICALS
- 3-STATE OUTPUTS
- STANDARD 16-PIN DUAL IN-LINE PACKAGE
- FULLY DECODED ON-CHIP ADDRESS DECODER AND BUFFER
- CHIP SELECT INPUTS PROVIDE EASY MEMORY EXPANSION
- WIRED-OR CAPABILITY
- FAST CYCLE TIME 25 ns TYP
- POWER DISSIPATION 425 mW TYP

PIN NAMES

A ₀ – A ₇	Address Inputs
$\overline{cs}_1, \overline{cs}_2$	Chip Select Inputs
0 ₁ - 0 ₄	Data Outputs

LOGIC DIAGRAM





7-158

TTL ISOPLANAR MEMORY 93470/93471 4096 × 1-BIT FULLY DECODED RANDOM ACCESS MEMORY


DESCRIPTION – The 93470 and 93471 are 4096-bit TTL Read/Write Random Access Memories organized 4096 words by one bit. The devices are identical except for the output stage. The 93470 has an uncommitted collector output, while the 93471 has a 3-state output. The devices have full decoding on chip, separate Data Input and Data Output lines and active LOW Chip Select lines. They are designed for high performance main memory application and can be used to replace four 1024-bit RAMs.




- ORGANIZATION 4096 WORDS X 1 BIT
- READ ACCESS TIME 50 ns TYPICAL
- CHIP SELECT ACCESS TIME 25 ns TYPICAL
- UNCOMMITTED COLLECTOR OUTPUT 93470
- 3-STATE OUTPUTS 93471
- NON-INVERTING DATA OUTPUT
- POWER DISSIPATION 0.22 mW/BIT TYPICAL
- REPLACES FOUR 1024 BY ONE RAMs

PIN NAMES

<u>CS</u>	Chip Select Input
A ₀ - A ₁₁	Address Inputs
WE	Write Enable
D _{IN}	Data Input
D _{OUT}	Data Output





FUNCTIONAL DESCRIPTION – The 93470 and 93471 are fully decoded 4096-bit Random Access Memories organized 4096 words by one bit. Word selection is achieved by means of a 12-bit address, A₀ thru A₁₁.

The Chip Select input is provided for logic flexibility. For larger memories, the fast Chip Select access time permits the decoding of Chip Select, \overline{CS} , from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable, \overline{WE} (pin 5). With \overline{WE} held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and the chip selected. Data in the specified location is presented at the Data Outputs.

The 93471 has 3-state outputs which provide drive capability for higher speeds with high capacitive load systems. The third state (high impedance) allows bus organized systems where multiple outputs are connected to a common bus.

The 93470 has uncommitted collector outputs to allow maximum flexibility in output connection. In many applications, such as memory expansion, the outputs of several 93470s can be tied together. In other applications the wired-OR is not used. In either case an external pull-up resistor of value RL must be used to provide a HIGH at the output when it is off. Any value of RL within the range specified below may be used.

V _{CC(max})	- D	V _{CC(min)} [–] V _{OH}
8 - F.O. (1.6)	°≤ R _L ≤	N (ICEX) + F.O. (0.04)

R_L is in k Ω N = number of wired-OR outputs tied together F.O. = number of TTL Unit Loads (U.L.) driven ICEX = Memory Output Leakage Current in mA VOH = Required Output HIGH level at Output Node

The minimum value of R_L is limited by output current sinking ability. The maximum value of R_L is determined by the output and input leakage current which must be supplied to hold the output at V_{OH} .

TOUTH TADLE

			INUINIA	DLL	
	INPUTS		OUT	PUTS	
CS	WE	D _{IN}	93470 O.C.	93471 3-STATE	MODE
н	x	х	н	HIGH Z	Not Selected
L	L	L	Н	HIGH Z	Write "0"
L	. L	н	н	HIGH Z	Write "1"
L	н	х	DOUT	DOUT	Read

H = HIGH Voltage; L = LOW Voltage; X = Don't Care (HIGH or LOW) HIGH Z = High Impedance; OC = Open Collector

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature Temperature (Ambient) Under Bias V_{CC} Pin Potential to Ground Pin Input Voltage (dc)* Input Current (dc)* Voltage Applied to Outputs (output HIGH)** Output Current (dc) -65°C to +150°C -55°C to +125°C -0.5 V to +7.0 V -0.5 V to +5.5 V -12 mA to +5.0 mA -0.5 V to +5.50 V +20 mA

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs. **Output Current Limit Required.

GUARANTEED OPERATING RANGES

PART NUMBER	SU	PPLY VOLTAGE (V	cc)	AMBIENT TEMPERATURE
	MIN	TYP	MAX	Note 4
93470XC, 93471XC	4.75 V	5.0 V	5.25 V	O°C to +75°C
93470XM, 93471XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type, F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

	CHARACTERIST	10		LIMITS				
SYMBOL	CHARACTERIST		MIN	TYP (Note 3)	МАХ	UNITS	CONDITIONS	
VOL	Output LOW Volta	ge		0.3	0.45	v	V _{CC} = MIN, I _{OL} = 8 mA	
∕ін	Input HIGH Voltag	e	2.1	1.6		v	Guaranteed Input HIGH Voltage for all Inputs	
/ _{IL}	Input LOW Voltage	e		1.5	0.8	v	Guaranteed Input LOW Voltage for all Inputs	
IL	Input LOW Curren	it		-250	-400	μΑ	V _{CC} = MAX, V _{IN} = 0.4 V	
1	Input HIGH Currer			1.0	40	μΑ	V _{CC} = MAX, V _{IN} = 4.5 V	
ін					1.0	mA	V _{CC} = MAX, V _{IN} = 5.25 V	
∨ _{CD}	Input Diode Clamp	Voltage		-1.0	-1.5	V	$V_{CC} = MAX, V_{IN} = -10 mA$	
CEX	Output Leakage Current	93470		1.0	100	μΑ	V _{CC} = MAX, V _{OUT} = 4.5 V	
OFF	Output Current (HIGH Z)	93471			50 50	μA	$V_{CC} = MAX, V_{OUT} = 2.4 V$ $V_{CC} = MAX, V_{OUT} = 0.5 V$	
v _{он}	Output HIGH Voltage	93471	2.4			[×] v	$V_{CC} = MIN, I_{OH} = -5.2 \text{ mA}$	
los	Output Current Short Circuit to Ground	93471			-100	mA	V _{CC} = MAX, Note 7	
		93470/71XC		170			$T_A = +75^{\circ}C$ $V_{CC} = MAX,$	
	Power Supply	93470/71XC		190			T _A = 0°C All Inputs and	
cc	Current	93470/71XM		155		mA	T _A = +125°C Outputs Open	
		93470/71XM		205			$T_A = -55^{\circ}C$	

FAIRCHILD ISOPLANAR TTL MEMORY • 93470 • 93471

AC CHARACTERISTICS: Over Guaranteed Operating Ranges (Notes 1, 2, 4, 5, 6)


		9	3470/71>	(C	9	3470/71X	м		
SYMBOL	CHARACTERISTIC		TYP (Note 3)	МАХ	MIN	TYP (Note 3)	MAX	UNITS	CONDITIONS
READ MODE	DELAY TIMES								
^t ACS ^t RCS ^t ZRCS ^t AOS ^t ROS ^t ZROS ^t AA	Chip Select Time Chip Select Recovery Time (93470) Chip Select to HIGH Z (93471) Output Enable Time Output Enable Recovery Time (93470) Output Enable to HIGH Z (93471) Address Access Time		25 25 25 25 25 25 25 30			25 25 25 25 25 25 25 30		ns	See Test Circuit and Waveforms
WRITE MODE	DELAY TIMES								
^t WS ^t ZWS ^t WR	Write Disable Time (93470) Write Disable to HIGH Z (93471) Write Recovery Time		20 20 25			20 20 25		ns	
^t W ^t WSD ^t WHD ^t WSA ^t WHA ^t WSCS ^t WHCS	INPUT TIMING REQUIREMENTS Write Pulse Width (to guarantee write) Data Set-Up Time Prior to Write Data Hold Time After Write Address Set-Up Time Address Hold Time Chip Select Set-Up Time Chip Select Hold Time		30 0 0 0 0 0 0			30 0 0 0 0 0 0		ns	See Test Circuit and Waveforms
C _I C _O	Input Pin Capacitance Output Pin Capacitance		4 7			4		pF	Measure with Pulse Technique

7


FAIRCHILD ISOPLANAR TTL MEMORY • 93470 • 93471

NOTES:

- 1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- 2. The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical values are at $V_{CC} = 5.0 \text{ V}$, $T_A = +25^{\circ}\text{C}$, and MAX loading. à
- 4. The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are-
 - θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C / Watt, Ceramic DIP; 65°C / Watt, Plastic DIP; NA, Flatpak.
 - $\theta_{IA}^{\prime\prime}$ (Junction to Ambient) (still air) = 90°C/Watt, Ceramic DIP; 110°C/Watt, Plastic DIP; NA, Flatpak.
 - θ_{JC}^{\prime} (Junction to Case) = 25°C/Watt, Ceramic DIP; 25°C/Watt, Plastic DIP; 15°C/Watt, Flatpak.
- 5. The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.
- t_W measured at t_{WSA} = MIN, t_{WSA} measured at t_W = MIN. 6
- 7. Duration of short circuit should not exceed one second.



93470/93471




OUTPUT CURRENT VERSUS


FAIRCHILD ISOPLANAR TTL MEMORY • 93470 • 93471


AC TEST LOAD AND WAVEFORM

LOADING CONDITIONS

INPUT PULSES








10 ns


– 10 ns


WRITE MODE


GND



worst case limits are not violated.








7-164

93481/93481A

ISOPLANAR INTEGRATED INJECTION LOGIC MEMORY

4096 × 1-BIT DYNAMIC RANDOM ACCESS MEMORY



7-165

7

FUNCTIONAL DESCRIPTION

Addressing – The storage array is organized in 32 rows of 128 cells. Twelve bits of address information are required to uniquely define one storage cell out of 4096. To accomplish this within the constraints of a 16-pin package, the 93481/93481A operates in conjunction with external addressing logic to examine sequentially five bits (ROW address) and then seven bits (COLUMN) of address information. Signals on the $A_0 - A_4$ inputs must be in the desired state at least a set-up time tAS before the AE signal goes HIGH and must then remain fixed for at least the hold time tAH. These timing requirements insure that the positive-going AE signal latches the $A_0 - A_4$ information into the internal row addressing logic. To complete the address on the $A_0 - A_6$ inputs.

Read Operation – The Write Enable input \overline{WE} must be in the HIGH state for a read operation. After addressing a cell as outlined above, its content will exit via the output latch, which is transparent when the Latch Enable input LE is HIGH. The access delay t_{CAA} is measured from the time that the column address becomes valid, as is the latch input set-up time t_{ALS}. This latter parameter defines the earliest time that LE can go LOW and still insure that the desired data will be latched in. The latest time that LE can go LOW, for the purpose of retaining the data, is determined by two constraints. LE must go LOW no later than t_{ALH}, measured with respect to an address change. Also, LE must go LOW no later than t_{LH}, which is measured with respect to the negative-going edge of AE. If the LE signal timing satisfies these constraints, the latch will retain the data for as long as desired. A subsequent read or write operation will not affect the state of the latch so long as LE remains LOW. If LE subsequently goes HIGH while AE is LOW, the latch will no longer retain the data and its output will go to the high impedance state. It will then remain in this condition so long as AE remains LOW, regardless of the LE input signal.

If either or both Chip Select inputs are HIGH, DOUT will be in the high impedance state.

Write Operation – After addressing a cell in the manner previously described, a LOW signal on \overline{WE} will cause the data on the D_{IN} input to be stored, provided that both Chip Select inputs are LOW. To avoid writing in the wrong cell, \overline{WE} should not go LOW before the column address set-up time t_{WSA}, and the address inputs should not be changed until after the address hold time t_{WHA}. Both the set-up time and hold time for D_{IN} are measured with respect to the trailing (i.e., positive-going) edge of the write pulse. If LE is HIGH during a write operation, D_{OUT} will go HIGH regardless of the state of D_{IN}. After \overline{WE} goes HIGH at the end of a write pulse, the D_{OUT} signal will be the same as the data just stored, assuming that the address remains constant and both Chip Select inputs remain LOW.

Refresh – A normal read or write cycle causes all cells in the addressed row to be refreshed. Also, cycling AE such that the tTA and tTR requirements are met refreshes all cells in the addressed row, regardless of the \overline{WE} and \overline{CS} input signals. Each row must be refreshed at intervals of 2 ms or less.

Power Dissipation – There are three distinct power states in the 93481/93481A. When AE is HIGH the I_{CC} current is typically 100 mA. When AE is LOW, I_{CC} is typically 20 mA if the output latch is retaining data or 10 mA if the latch is not retaining data. When AE goes from LOW to HIGH the resultant increase in I_{CC} is not accompanied by any significant overshoot above the quiescent value. In a cyclical mode corresponding to minimum cycle time the average I_{CC} is 65 mA. No significant current transients occur when inputs other than AE change state.

MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature Temperature (Ambient) Under Bias V_{CC} Pin Potential to Ground Pin Input Voltage (dc) Input Current (dc) Voltage Applied to Output (Output High) Output Current (dc) (Output Low)

-65°C to +150°C -55° C to $+125^{\circ}$ C -0.5 V to +7.0 V -0.5 V to +5.5 V -12 mA to +5.0 mA -0.5 V to +5.5 V +20 mA

GUARANTEED OPERATING RANGE

		SUPPLY VOLTAGE (V _{CC}	AMBIENT TEMPERATURE (TA)	
PART NUMBER	MIN	ТҮР	MAX	(Note 4)
93481/93481A	4.75 V	5.0 V	5.25 V	0°C to +70°C

DC CHARACTERISTICS: Over Operating Temperature Ranges (Notes 1, 2, 4)

			LIMITS					
SYMBOL	CHARACTERISTIC	MIN	TYP (Note 3)	мах	UNITS	CONDITIONS		
VOL	Output LOW Voltage		0.3	0.5	v	V _{CC} = MIN, I _{OL} = 16 mA		
VIH	Input HIGH Voltage	2.1	1.6	[V	Guaranteed Input HIGH Vo	ltage for all Inputs	
VIL	Input LOW Voltage		1.5	0.8	V	Guaranteed Input LOW Vo	tage for all Inputs	
ΊL	Input LOW Current		-100	-400	μA	$V_{CC} = MAX, V_{IN} = 0.4 V$		
	Input HIGH Current		10	40	μA	$V_{CC} = MAX, V_{IN} = 4.5 V$		
IIH Input HIGH Current				1.0	mA	V _{CC} = MAX, V _{IN} = 5.25 V		
10.55	Output Current (HIGH Z)		10	100	μA	V _{CC} = MAX, V _{OUT} = 2.4 V		
OFF		1	-10	50	μA	V _{CC} = MAX, V _{OUT} = 0.5 V		
los	Output Current Short Circuit to Ground		55	-100	mA	V _{CC} = MAX , Note 7		
VOH	Output HIGH Voltage	2.4	3.0		V	$I_{OH} = -5 \text{ mA}, V_{CC} = MIN$		
VCD	Input Diode Clamp Voltage		1.0	-1.5	V	V _{CC} = MAX, I _{IN} = -10 m/	4	
			65		mA	MIN CYCLE TIME	V _{CC} = MAX,	
ICC	Power Supply Current		100		mA	AE ≈ HIGH	All Remaining Input	
			9.0		mA	AE = LOW, LE = HIGH	Grounded	

NOTES:

1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.

- 2. The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 3. Typical limits are at V_{CC} = 5.0 V, T_A = +25° C, and MAX loading. 4. The Operating Ambient Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a two minute warm-up. Typical thermal resistance values of the package at maximum temperature are:
 - θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C/Watt, Ceramic DIP; 65°C/Watt, Plastic DIP; NA, Flatpak.
 - θ JA (Junction to Ambient) (still air) = 90° C/Watt, Ceramic DIP; 110° C/Watt, Plastic DIP; NA, Flatpak.
 - θ JC (Junction to Case) = 25°C/Watt, Ceramic DIP; 25°C/Watt, Plastic DIP; 10°C/Watt, Flatpak.

5. The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.


- 6. tw measured at twsA = MIN, twsA, twsDE, and twHD measured at tw = MIN.
- 7. Duration of short circuit should not exceed one second.
- 8. Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

FAIRCHILD ISOPLANAR TTL MEMORY • 93481/93481A


0/44001			93481		
SYMBOL	CHARACTERISTICS	MIN	ТҮР	MAX	UNITS
MULTIPLEX					
tAS	Row Address Set-up Time	0			
^t AH	Row Address Hold Time	45			7
^t TA	AE Active Time	150			ns
^t TR	AE Recovery Time	130			7
READ CYCLE					
^t CAA	Column Address Access Time			75	
^t CAH	Output Valid Time After Column Address		10		1
tCSA	Chip Select Access Time		35		ns
tCSR	Chip Select Recovery Time		30		1
^t TH	Output Valid Time After AE		15		1
DATA LATCH					
^t ALS	Address Set-up Time Before LE	75			
^t ALH	Address Hold Time After LE		0		1
^t LH	AE Hold Time After LE		-10		ns
^t LR	Output Recovery from LE		35		7
^t DLA	Output Valid Time After LE		10		1
WRITE CYCLE					
tw	Write Pulse Width	25			
tWSA	Address Set-up Time	35			1
tWHA	Address Hold Time	5			1
twscs	Chip Select Set-up Time		0		1
tWHCS	Chip Select Hold Time		0		ns
^t WHT	AE Hold Time After WE		40		1
tWSDE	Data In Set-up Time Before End of WE	45			1
twhd	Data In Hold Time After WE	30].
tws	Output Disable Time After WE		35		
twr	Output Recovery Time After WE		40		
CIN	Input Pin Capacitance		3.0		
Соит	Output Pin Capacitance		5.0		- pF
USER TIMES					
^t RC	Row Column Address Change Time				
tMOD	Data Modify Time	1			1
tRFSH	Refresh Period	<u> </u>		2	ms

AC TEST LOAD AND WAVEFORMS

LOADING CONDITIONS



INPUT PULSES



FAIRCHILD ISOPLANAR TTL MEMORY • 93481/93481A


0,000			93481A		
SYMBOL	CHARACTERISTICS	MIN	ТҮР	МАХ	
MULTIPLEX			1		
tAS	Row Address Set-up Time	0			
^t AH	Row Address Hold Time	35			ns
^t TA	AE Active Time	110			115
^t TR	AE Recovery Time	130			7
READ CYCLE					1
^t CAA	Column Address Access Time			65	
^t CAH	Output Valid Time After Column Address		10		1
tCSA	Chip Select Access Time		35		ns
tCSR	Chip Select Recovery Time		30		
^t TH	Output Valid Time After AE		15		
DATA LATCH					
^t ALS	Address Set-up Time Before LE	65			
tALH	Address Hold Time After LE		0		1
tLH	AE Hold Time After LE		10		ns
^t LR	Output Recovery from LE		35		1
^t DLA	Output Valid Time After LE		10	······	1
WRITE CYCLE					
tw	Write Pulse Width	25			
tWSA	Address Set-up Time	35			1
tWHA	Address Hold Time	5			1
twscs	Chip Select Set-up Time		0		
tWHCS	Chip Select Hold Time		0		ns
twht	AE Hold Time After WE		10		1
twsde	Data In Set-up Time Before End of WE	35			
twhd	Data In Hold Time After WE	30			
tws	Output Disable Time After WE		35		
twr	Output Recovery Time After WE		40		
CIN	Input Pin Capacitance		3.0		
COUT	Output Pin Capacitance		5.0		- pF
USER TIMES					1
^t RC	Row Column Address Change Time				
tMOD	Data Modify Time				1
tRFSH	Refresh Period			2	ms

READ-CYCLE – DATA NOT LATCHED

Addressing is accomplished by multiplexing the 5 bits of row address and 5 bits of the 7 bit column address on the same pins (A_0 through A_4 , pins 1, 2, 3, 4 and 13). Assume the 5 bits of row address are stable at time t_{10} (the beginning of the cycle). At time t_{11} (t_{AS} after t_{10}) the address has been internally set up and the AE signal rise strobes the row address and latches it into the memory. The row address must be held stable until t_{12} (t_{AH} after the AE rise) to assure proper operation. At time t_{12} , the address input lines can change and the 7 bit column address can be switched on to the address input lines A_0 through A_6 . The memory can tolerate an instantaneous change; however, the user circuitry will require some time (t_{RC}) to accomplish this change. Assuming this change is accomplished at t_{13} , the part now acts like a 128-bit static RAM. With the column address valid at t_{13} the output becomes valid at t_{15} with the data from the addressed cell. The time from t_{13} to t_{15} is t_{CAA} (column address access time). \overline{CS}_1 and \overline{CS}_2 must both be active low at t_{14} (t_{CSA} before t_{15}) for the output to be read at t_{15} . The ohig selects can go low any time prior to t_{14} . The output will remain valid as long as the chip is selected, the column address is valid and AE remains high. The output will be in the high impedance state at time t_{CSR} after the chip select goes high. If the address is changed to a new column address with AE remaining high the same timing is applicable where the new address valid point corresponds to t_{13} .

If AE goes low at t_{16} , the output will remain valid until t_{18} (t_{TH} after t_{16}). The column address must be held valid until t_{17} (t_{CAH} prior to t_{18}) to guarantee the output is valid until t_{18} . AE goes low at t_{16} and is held low until t_{21} (at least t_{TR} after t_{16}). t_{21} corresponds to t_{11} in the first cycle.

Full Cycle Address Access Time is $t_{AS} + t_{AH} + t_{CAA} + t_{RC}$.




DATA LATCH OPERATION

When a column address is valid (t_{33}) either after a row address, as illustrated, or after a previous column address, the Data Latch may be used to hold the data read from the addressed cell. LE may be activated low at t_{ALS} after t_{33} or later (t_{3L1}) . The address may change no less than t_{ALH} after (t_{37}) . The AE signal must be retained active high until t_{36} (defined by $t_{3L1} + t_{LH}$). t_{LH} is guaranteed negative meaning the AE signal may go low before LE goes low (i.e., t_{36} may be earlier than t_{3L1}). A useful mode of operation is for LE and AE to be tied together. The output is controlled by the state of the data latch circuit and the chip select signals which can be activated at any time. The output will appear on the output pin t_{CAA} after the chip select signal goes low. If the chip select signal goes low earlier in the cycle, the output data will be read t_{CAA} after t_{33} as


in the non-latched operation, but will remain valid until LE goes positive. If LE goes low while AE is low, an open is read at the output regardless of the state of \overline{CS}_1 and \overline{CS}_2 .

When AE is low and Data has been latched the Data Output can be returned to the open state by either returning \overline{CS}_1 , \overline{CS}_2 or LE to the high state. The output will be open at t_{3L6} , t_{CSR} after \overline{CS}_1 or \overline{CS}_2 is made high at t_{3L4} or t_{LR} after LE is made high at t_{3L5} . If AE is active high with data latched then \overline{CS}_1 or \overline{CS}_2 high will again cause the output to be open; or if LE alone is made high, the latched data will remain valid for time t_{DLA} on the output.




WRITE OPERATION

When a column address is valid (t_{53}) either after a row address as illustrated or after a previous column address, new data may be written into the addressed cell. The write signal may go low $(t_{5W2}) t_{WSA}$ after the column address is valid (t_{53}) . The write pulse must be at least t_W wide to assure writing. The \overline{CS}_1 and \overline{CS}_2 must both be low (t_{5W1}) at least t_{WSCS} before the fall of \overline{WE} (t_{5W2}) and must remain low until at least t_{WHCS} after the rise of \overline{WE} (t_{5W5}) . AE must remain high until at least t_{WHT} after the rise of \overline{WE} (t_{5W2}) . The column address must remain valid until at least t_{WHA} after the rise of \overline{WE} (t_{5W6}) . Data In must be valid at least t_{WSDE} before the rise of \overline{WE} and remain valid until at least t_{WHD} after the rise of \overline{WE} . Note that Data In timing is independent of the fall of \overline{WE} (t_{SW2}).



EXAMPLE OF SUCCESSIVE COLUMN CYCLES


Successive operations at different column addresses on the same Row may be performed much more rapidly than a cycle requiring a new Row Address. This example illustrates a Read operation at Column Address 1 followed by a Write operation at Column Address 2. The Data Latch is used to hold the Output Data from Column Address 1 through the Write Cycle at Column Address 2. This kind of operation could be used to enter modified Data from Address 1 into the cell at Address 2.



READ-MODIFY-WRITE OPERATION

A Read-Modify-Write Cycle is performed by a normal Read followed by establishing D_{IN} and providing a \overline{WE} signal. Since there are no special timing signals required for column operation this cycle is like a normal static Bipolar RAM. The Data Output from the read cycle remains valid until t_{WS} after the \overline{WE} is brought low at which time it goes active high. If LE is high the output will again be valid t_{WR} after the \overline{WE} is brought high. If LE is low the Data output will remain valid with the latched Data throughout the write portion of the cycle.

Read-Modify-Write cycle time is: t_{AS} + t_{AH} + t_{RC} + t_{CAA} + t_{MOD} + t_{WSDE} + t_{WHT} + t_{TR}



9403


FIRST-IN FIRST-OUT (FIFO) BUFFER MEMORY


FAIRCHILD TTL MACROLOGIC

DESCRIPTION – The 9403 is an expandable fall-through type high-speed First-In First-Out (FIFO) Buffer Memory optimized for high speed disc or tape controllers and communication buffer applications. It is organized as 16 words by four bits and may be expanded to any number of words or any number of bits (in multiples of four). Data may be entered or extracted asynchronously in serial or parallel, allowing economical implementation of buffer memories.

The 9403 has 3-state outputs which provide added versatility and is fully compatible with all TTL families.

- 10 MHz SERIAL OR PARALLEL DATA RATE
- SERIAL OR PARALLEL INPUT
- SERIAL OR PARALLEL OUTPUT
- EXPANDABLE WITHOUT EXTERNAL LOGIC
- 3-STATE OUTPUTS
- FULLY COMPATIBLE WITH ALL TTL FAMILIES
- SLIM 24-PIN PACKAGE





PIN NAM	ES					
PIN	DESCRIPTION	LOADING	G (Note a)	COMMENTS		
NAME	DESCRIPTION	HIGH	LOW	COMMENTS		
$D_0 - D_3$	Parallel Data Inputs	1.0 U.L.	0.23 U.L.			
DS	Serial Data Input	1.0 U.L.	0.23 U.L.			
PĽ	Parallel Load Input	1.0 U.L.	0.23 U.L.	HIGH on PL enables D _O D ₃ . Not edge triggered. Ones catching.		
CPS1	Serial Input Clock	1.0 U.L.	0.23 U.L.	Edge triggered. Activates on falling edge.		
IES	Serial Input Enable	1.0 U.L.	0.23 U.L.	Enables serial and parallel input when LOW.		
TTS	Transfer to Stack Input	1.0 U.L.	0.23 U.L.	A LOW on this pin initiates fall through.		
ŌĒŠ	Serial Output Enable Input	1.0 U.L.	0.6 U.L.	Enables serial and parallel output when LOW.		
TOS	Transfer Out Serial Input	1.0 U.L.	0.23 U.L.	A LOW on this pin enables a word to be transferred from the stack to the output register. (TOP must be HIGH also for the transfer to occur). Not edge triggered.		
ТОР	Transfer Out Parallel Input	1.0 U.L.	0.23 U.L.	A HIGH on this pin enables a word to be transferred from the stack to the output register. (TOS must be LOW for the transfer to occur). Not edge triggered.		
MR	Master Reset	1.0 U.L.	0.23 U.L.	Active LOW.		
EO	Output Enable	1.0 U.L.	0.23 U.L.	Active LOW.		
CPSO	Serial Output Clock Input	1.0 U.L.	0.23 U.L.	Edge triggered. Activates on falling edge.		
Q ₀ - Q ₃	Parallel Data Outputs	130 U.L.	10 U.L.	(Note b)		
Q _S IRF	Serial Data Output	10 U.L.	10 U.L.	(Note b)		
	Input Register Full Output	10 U.L.	5 U.L.	LOW when input register is full (Note b).		
ORE	Output Register Empty Output	10 U.L.	5 U.L.	HIGH when output register contains valid data.		

NOTE: a. 1 Unit Load (U.L.) = 40 μ A HIGH, 1.6 mA LOW.

b. Output fan-out with $V_{OL} \le 0.5 V$.

FUNCTIONAL DESCRIPTION - As shown in the block diagram the 9403 consists of three sections:

- 1. An Input Register with parallel and serial data inputs as well as control inputs and outputs for input handshaking and expansion.
- 2. A 4-bit wide, 14-word deep fall-through stack with self-contained control logic.
- 3. An Output Register with parallel and serial data outputs as well as control inputs and outputs for output handshaking and expansion.


Since these three sections operate asynchronously and almost independently, they will be described separately below:

Input Register (Data Entry):

The Input Register can receive data in either bit-serial or in 4-bit parallel form. It stores this data until it is sent to the fall-through stack and generates the necessary status and control signals.

Figure 1 is a conceptual logic diagram of the input section. As described later, this 5-bit register is initialized by setting the F3 flip-flop and resetting the other flip-flops. The Q-output of the last flip-flop (FC) is brought out as the "Input Register Full" output (\overline{IRF}). After initialization this output is HIGH.

Parallel Entry – A HIGH on the PL input loads the D₀ – D₃ inputs into the F₀ – F₃ flip-flops and sets the FC flip-flop. This forces the \overline{IRF} output LOW indicating that the input register is full. During parallel entry, the \overline{CPSI} input must be LOW.





Serial Entry – Data on the D_S input is serially entered into the F3, F2, F1, F0, FC shift register on each HIGH-to-LOW transition of the CPSI clock input, provided IES is LOW. During serial entry PL input should be LOW.

After the fourth clock transition, the four data bits located in the four flip-flops $F_0 - F_3$. The FC flip-flop is set, forcing the IRF output LOW and internally inhibiting OPSI clock pulses from effecting the register. *Figure 2* illustrates the final positions in a 9403 resulting from a 64-bit serial bit train. B₀ is the first bit, B₆₃ the last bit.

Transfer to the Stack – The outputs of Flip-Flops F₀ – F₃ feed the stack. A LOW level on the $\overline{\text{TTS}}$ input initiates a "fall-through" action. If the top location of the stack is empty, data is loaded into the stack and the input register is re-initialized. Note that this initialization is postponed until PL is LOW again. Thus, automatic FIFO action is achieved by connecting the IRF output to the $\overline{\text{TTS}}$ input.

An RS Flip-Flop (the Request Initialization Flip-Flop shown in *Figure 10*) in the control section records the fact that data has been transferred to the stack. This prevents multiple entry of the same word into the stack despite the fact the \overline{IRF} and \overline{TTS} may still be LOW. The Request Initialization Flip-Flop is not cleared until PL goes LOW. Once in the stack, data falls through the stack automatically, pausing only when it is necessary to wait for an empty next location. In the 9403, as in most modern FIFO designs, the \overline{MR} input only initializes the stack control section and does not clear the data.





FAIRCHILD • 9403




Fig. 3 CONCEPTUAL OUTPUT SECTION

Parallel Data Extraction – When the FIFO is empty after a LOW pulse is applied to \overline{MR} , the Output Register Empty (\overline{ORE}) output is LOW. After data has been entered into the FIFO and has fallen through to the bottom stack location, it is transferred into the Output Register provided the "Transfer Out Parallel" (TOP) input is HIGH. As a result of the data transfer \overline{ORE} goes HIGH, indicating valid data on the data outputs (provided the 3-state buffer is enabled). TOP can now be used to clock out the next word. When TOP goes LOW, \overline{ORE} will go LOW indicating that the output data has been extracted, but the data itself remains on the output bus until a HIGH level at TOP permits the transfer of the next word (if available into the Output Register. During parallel data extraction CPSO should be LOW. TOS should be grounded for single slice operation or connected to the appropriate ORE for expanded operation (see Expansion section).

TOP is not edge triggered. Therefore, if TOP goes HIGH before data is available from the stack, but data does become available before TOP goes LOW again, that data will be transferred into the Output Register. However, internal control circuitry prevents the same data from being transferred twice. If TOP goes HIGH and returns to LOW before data is available from the stack, ORE remains LOW indicating that there is no valid data at the outputs.

Serial Data Extraction – When the FIFO is empty after a LOW pulse is applied to \overline{MR} , the Output Register Empty (\overline{ORE}) output is LOW. After data has been entered into the FIFO and has fallen through to the bottom stack location, it is transferred into the Output Register provided \overline{TOS} is LOW and TOP is HIGH. As a result of the data transfer \overline{ORE} goes HIGH indicating valid data in the register. The 3-state Serial Data Output, Q_S, is automatically enabled and puts the first data bit on the output bus. Data is serially shifted out on the HIGH-to-LOW transition of \overline{CPSO} . To prevent false shifting, \overline{CPSO} should be LOW when the new word is being loaded into the Output Register. The fourth transition empties the shift register, forces \overline{ORE} output put LOW and disables the serial output, Q_S (refer to *Figure 3*). For serial operation the \overline{ORE} output may be tied to the \overline{TOS} input, requesting a new word from the stack as soon as the previous one has been shifted out.

EXPANSION -

Vertical Expansion – The 9403 may be vertically expanded to store more words without external parts. The interconnections necessary to form a 46-word by 4-bit FIFO are shown in *Figure 4*. Using the same technique, any FIFO of (15n + 1) words by four bits can be constructed, where n is the number of devices. Note that expansion does not sacrifice any of the 9403's flexibility for serial/parallel input and output. For other expansion schemes, refer to the Macrologic/Bipolar Microprocessor Data Book.






Fig. 4 A VERTICAL EXPANSION SCHEME **Horizontal Expansion** – The 9403 can also be horizontally expanded to store long words (in multiples of four bits) without external logic. The interconnections necessary to form a 16-word by 12-bit FIFO are shown in *Figure 5*. Using the same technique, any FIFO of 16 words by 4n bits can be constructed, where n is the number of devices. The IRF output of the right most device (most significant device) is connected to the TTS inputs of all devices. Similarly, the ORE output of the most significant device is connected to the TOS inputs of all devices. As in the vertical expansion scheme, horizontal expansion does not sacrifice any of the 9403's flexibility for serial/parallel input and output.


It should be noted that this form of horizontal expansion extracts a penalty in speed. A single FIFO is guaranteed to operate at 10 MHz; an array of four FIFOs connected in the above manner is guaranteed at 4.3 MHz. An expansion scheme that provides higher speed but requires additional components is shown in the Applications section of the Macrologic/Bipolar Microprocessor Data Book.

Horizontal and Vertical Expansion – The 9403 can be expanded in both the horizontal and vertical directions without any external parts and without sacrificing any of its FIFO's flexibility for serial/parallel input and output. The interconnections necessary to form a 31-word by 16-bit FIFO are shown in *Figure 6*. Using the same technique, any FIFO of (15m + 1) words by (4n) bits can be constructed, where m is the number of devices in a column and n is the number of devices in a row.

Figures 7 and 8 show the timing diagrams for serial data entry and extraction for the 31-word by 16-bit FIFO shown in Figure 6. The final position of data after serial insertion of 496 bits into the FIFO array of Figure 6 is shown in Figure 9.







FAIRCHILD • 9403




Fig. 9 FINAL POSITION OF A 496-BIT SERIAL INPUT


Interlocking Circuitry – Most conventional FIFO designs provide status signals analogous to IRF and ORE. However, when these devices are operated in arrays, variations in unit to unit operating speed require external gating to assure all devices have completed an operation. The 9403 incorporates simple but effective "master/slave" interlocking circuitry to eliminate the need for external gating.

In the 9403 array of *Figure 6* devices 1 and 5 are defined as "row masters" and the other devices are slaves to the master in their row. No slave in a given row will initialize its Input Register until it has received LOW on its IES input from a row master or a slave of higher priority.

In a similar fashion, the \overline{ORE} outputs of slaves will not go HIGH until their \overline{OES} inputs have gone HIGH. This interlocking scheme ensures that new input data may be accepted by the array when the \overline{IRF} output of the final slave in that row goes LOW and that output data for the array may be extracted when the \overline{ORE} of the final slave in the output row goes HIGH.

The row master is established by connecting its \overline{IES} input to ground while a slave receives its \overline{IES} input from the \overline{IRF} output of the next higher priority device. When an array of 9403 FIFOs is initialized with a LOW on the \overline{MR} inputs of all devices, the \overline{IRF} outputs of all devices will be HIGH. Thus, only the row master receives a LOW on the \overline{IRS} input during initialization. *Figure 10* is a conceptual logic diagram of the internal circuitry which determines master/slave operation. Whenever \overline{MR} and \overline{IES} are LOW, the Master Latch is set. Whenever \overline{TTS} goes LOW the Request Initialization Flip-Flop will be set. If the Master Latch is HIGH, the Input Register will be immediately initialized and the Request Initialization Flip-Flop reset. If the Master Latch is reset, the Input Register is not initialized until \overline{IES} goes LOW. In array operation, activating the \overline{TTS} initiates a ripple input register initialization from the row master to the last slave.

A similar operation takes place for the output register. Either a $\overline{\text{TOS}}$ or TOP input initiates a load-from-stack operation and sets the ORE Request Flip-Flop. If the Master Latch is set, the last Output Register Flip-Flop is set and $\overline{\text{ORE}}$ goes HIGH. If the Master Latch is reset, the $\overline{\text{ORE}}$ output will be LOW until an $\overline{\text{OES}}$ input is received.





FAIRCHILD • 9403

				LIMIT	S	UNITS			
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)		
VIН	Input HIGH Voltage		2.0			v	Guaranteed Input HIGH Voltage		
		ХМ			0.7	v	0		
VIL	Input LOW Voltage	хс			0.8	v	Guaranteed Input	LOW Voltage	
VCD	Input Clamp Diode Voltage			-0.9	-1.5	V	V _{CC} = MIN, I _{IN} =	–18 mA	
	Output HIGH Voltage,	XM	2.4	3.4		v	N/ N/101 1	400	
∨он	ORE, IRF	xc	2.4	3.4		Ň	$V_{CC} = MIN, I_{OH} = -400 \mu A$		
	Output HIGH Voltage,	XM	2.4	3.4		V	IOH = -2.0 mA		
Vон	Q ₀ -Q ₃ , Q _S	хс	2.4	3.1			I _{OH} = -5.7 mA	V _{CC} = MIN	
	Output LOW Voltage,	ХМ		0.25	0.4	V	IOL = 8.0 mA		
VOL	Q ₀ -Q ₃ , Q _S	хс		0.35	0.5	V	I _{OL} = 16 mA	V _{CC} = MIN	
		ХМ		0.25	0.4	v	IOL = 4.0 mA		
VOL	Output LOW Voltage, ORE, IRF	хс		0.35	0.5		I _{OL} = 8.0 mA	V _{CC} = MIN	
lozн	Output Off HIGH Current Q0-Q3	, Q _S			100	μA	V _{CC} = MAX, V _O	T = 2.4 V, VE = 2.0 V	
IOZL	Output Off LOW Current Q0-Q3,	QS			-100	μA	V _{CC} = MAX, V _{OI}	T = 0.5 V, V _E = 2.0 V	
				1.0	40	μA	V _{CC} = MAX, V _{IN}	= 2.7 V	
ЧН	Input HIGH Current				1.0	mA	V _{CC} = MAX, V _{IN}	= 5.5 V	
	Input LOW Current, all except OE	S			-0.36			0.4.1/	
կլ	Input LOW Current, OES				-0.96	mA	V _{CC} = MAX, V _{IN}	= 0.4 V	
los	Output Short Circuit Current		-30		-130		Vee - MAX Ve	u = 0 (Note 2)	
105	$Q_0-Q_3, Q_S, \overline{ORE}, \overline{OES}$		_30		-130	mA	$V_{CC} = MAX, V_{OUT} = 0, (Note 3)$		
	Sumply Connect	ХМ		115	155	mA	V _{CC} = MAX, Inp	uts Open	
lcc	Supply Current	хс		115	170			ara open	

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

2. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ}\text{C}$. 3. Not more than one output should be shorted at a time.

SYMBOL	PARAMETER		LIMIT	5		
STMBOL	FARAMETER	MIN	TYP	MAX	UNITS	COMMENTS
^t PHL	Propagation Delay, Negative-Going CP to IRF Output		18	25	ns	Stack not Full, PL LOW,
^t PLH	Propagation Delay, Negative-Going TTS to IRF		48	64	ns	Figures 11 and 12
^t PLH,	Propagation Delay, Negative-Going		30	40	ns	OES LOW, TOP HIGH,
^t PHL	CPSO to Q _S Output		17	23	ns	Figures 13 and 14
^t PLH,	Propagation Delay, Positive-Going		40	56	ns	EO, CPSO LOW,
^t PHL	TOP to Outputs $Q_0 - Q_3$		31	45	ns	Figure 15
^t PHL	Propagation Delay, Negative-Going CPSO to ORE		32	42	ns	OES LOW, TOP HIGH, Figures 13 and 14
^t PHL	Propagation Delay, Negative-Going TOP to ORE		40	54	ns	Parallel Output, EO, CPSO LOW,
^t PLH	Propagation Delay, Positive-Going TOP to ORE		51	68	113	Figure 15
^t DFT	Fall Through Time		450	600	ns	TTS Connected to IRF TOS Connected to ORE IES, OES, EO, CPSO LOW, TOP HIGH, Figure 16
^t PLH	Propagation Delay, Negative-Going TOS to Positive-Going ORE		41	53	ns	Data in stack, TOP HIGH, Figures 13 and 14

AC CHARACTERISTICS: V_{CC} = 5.0 V, C_L = 15 pF, T_A = 25°C

			LIMITS			COMMENTS
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	COMMENTS
^t PHL	Propagation Delay, Positive-Going PL to Negative-Going IRF		33	44	ns	Stack not Full, Figures 17 aŋd 18
^t PLH	Propagation Delay, Negative-Going PL to Positive-Going IRF		20	28	ns	
^t PLH	Propagation Delay, Positive-Going OES to ORE		26	38	ns	
^t PLH	Propagation Delay, Positive-Going IES to Positive-Going IRF		31	40	ns	Figure 18
^t PZL, ^t PZH	$\frac{\text{Propagation Delay,}}{\text{OE to } Q_0, Q_1, Q_2, Q_3}$		9.0	14	ns	Propagation Delay Out of the High Impedance State
^t PHZ, ^t PLZ	Propagation Delay, $\overline{\text{OE}}$ to $\Omega_0, \Omega_1, \Omega_2, \Omega_3$		7.0	14	ns	Propagation Delay Into the High Impedance State
^t PZL, ^t PZH	Propagation Delay, Negative-Going $\overline{\text{OES}}$ to $\Omega_{\widehat{S}}$		13	18	ns	Propagation Delay Out of the High Impedance State
^t PLZ, ^t PHZ	Propagation Delay, Negative-Going $\overline{\text{OES}}$ to $\Omega_{\widehat{S}}$		7.0	14	ns	Propagation Delay Into the High Impedance State
^t AP	Parallel Appearance Time, ORE to $\Omega_0 = \Omega_3$		-12	-5.0	ns	Time elapsed between ORE going HIGH and valid data
^t AS	Serial Appearance Time, ORE to Q _S	,	6.0	10	ns	appearing at output. Negative number indicates data available before ORE goes HIGH.


AC SET-UP REQUIREMENTS: V_{CC} = 5.0 V, C_L = 15 pF, T_A = 25 ^{\circ}C


SYMBOL	PARAMETER	LIMITS				COMMENTE
		MIN	TYP	MAX	UNITS	COMMENTS
^t PWH	CPSI Pulse Width (HIGH)	25	19		ns	Stack not full, PL LOW,
^t PWL	CPSI Pulse Width (LOW)	20	11		ns	Figures 11 and 12
^t PWH	PL Pulse Width (HIGH)	40	29		ns	Stack not full, Figures 17 and 18
^t PWL	TTS Pulse Width (LOW) Serial or Parallel Mode	20	9.0		ns	Stack not full, Figures 11, 12, 17, 18
^t PWL	MR Pulse Width (LOW)	25	13		ns	Figure 16
^t PWH	TOP Pulse Width (High)	20	13		ns	CPSO LOW, data available in stack,
^t PWL	TOP Pulse Width (LOW)	30	17		ns	Figure 15
^t PWH	CPSO Pulse Width (HIGH)	32	18		ns	TOP HIGH, data in stack,
^t PWL	CPSO Pulse Width (LOW)	30	16		ns	Figures 13 and 14
t _s	Set-up Time, D _S to Negative CPSI	28	17		ns	PL LOW, Figures 11 and 12
t _h	Hold Time, D _S to CPSI	0	-6.0		ns	PL LOW, Figures 11 and 12
t _s	Set-up Time, TTS to IRF Serial or Parallel Mode	0	-20		ns	Figures 11, 12, 17, 18
t _s	Set-up Time Negative-Going ORE to Negative-Going TOS	0	-24		ns	TOP HIGH, Figures 13 and 14
t _{rec}	Recovery Time MR to any Input	10	5.0		ns	Figure 16
ts	Set-up Time, Negative-Going IES to CPSI	32	23		ns	Figure 12
ts	Set-up Time, Negative-Going TTS to CPSI	76	58		ns	Figure 12
ts	Set-up Time, Parallel Inputs to PL	0	-22		ns	Length of time parallel inputs must be applied prior to rising edge of PL.
t _h	Hold Time, Parallel Inputs to PL	0			ns	Length of time parallel inputs must reamin applied after falling edge of Pl


7

7-183

FAIRCHILD • 9403







NOTES:

Initialization requires a master reset to occur after power has been applied.
 TTS normally connected to IRF.

3. If stack is full, IRF will stay LOW.

9406 PROGRAM STACK FAIRCHILD TTL MACROLOGIC

DESCRIPTION – The 9406 is a 16-word by 4-bit "push-down pop-up" Program Stack. It is designed to implement Program Counter (PC) and return address storage for nested subroutines in programmable digital systems. The 9406 executes 4 instructions: Return, Branch, Call and Fetch as specified by a 2-bit instruction. When the device is initialized, PC is in the top location of the stack. As a new PC value is "pushed" into the stack (Call operation), all previous PC values effectively move down one level. The top location of the stack is the current PC. Up to 16 new Program Counter values can be stored, which gives the 9406 a 15 level nesting capability. "Popping" the stack (Return operation) brings the most recent PC to the top of the stack. The remaining two instructions affect only the top location of the stack from the $\overline{D}_0 - \overline{D}_3$ Inputs. In the Fetch operation, the contents of the top stack location (current PC value) are put on the $X_0 - X_3$ bus and the current PC value is incremented.

The 9406 may be expanded to any word length without additional logic. 3-state output drivers are provided on the 4-bit address outputs $(X_0 - X_3)$ and data outputs $(\overline{O}_0 - \overline{O}_3)$; the X-Bus outputs are enabled internally during the Fetch instruction while the O-Bus outputs are controlled by an Output Enable (\overline{EO}_0) . Two status outputs, Stack Full (\overline{SF}) and Stack Empty (\overline{SE}) are provided. The 9406 is fully compatible with all TTL families.


- 16-WORD BY 4-BIT LIFO
- 15-LEVEL NESTING CAPABILITY
- 10 MHz MICROINSTRUCTION RATE
- PROGRAM COUNTER LOADS FROM DATA BUS
- OPTIONAL AUTOMATIC INCREMENT OF PROGRAM COUNTER
- STACK LIMIT STATUS INDICATORS
- SLIM 24-PIN PACKAGE
- 3-STATE OUTPUTS

PIN NAMES		LOADING	G (Note a)
		HIGH	LOW
$\overline{D}_0 - \overline{D}_3$	Data Inputs (Active LOW)	1.0 U.L.	0.23 U.L.
I ₀ , I ₁	Instruction Inputs	1.0 U.L.	0.23 U.L.
ĒX	Execute Input (Active LOW)	1.0 U.L.	0.23 U.L.
CP	Clock Input	1.0 U.L.	0.23 U.L.
MR	Master Reset Input (Active LOW)	1.0 U.L.	0.23 U.L.
CI	Carry Input (Active LOW)	1.0 U.L.	0.23 U.L.
EO0	Output Enable Input (Active LOW)	1.0 U.L.	0.23 U.L.
$\overline{O}_0 - \overline{O}_3$	Output Data Outputs (Active LOW)	130 U.L.	10 U.L.
• •	(Note b)		
$x_0 - x_3$	Address Outputs (Note b)	130 U.L.	10 U.L.
$\frac{x_0}{CO} - x_3$	Carry Output (Active LOW) (Note b)	10 U.L.	5 U.L.
SF	Stack Full Output (Active LOW)	10 U.L.	5 U.L.
	(Note b)		
SE	Stack Empty Output (Active LOW)	10 U.L.	5 U.L.
	(Note b)		

NOTES:

a. 1 unit load (U.L.) = 40 µA HIGH, 1.6 mA LOW.

b. Output fan-out with $V_{OL} \le 0.5 V$.



The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.




TABLE 1 INSTRUCTION SET FOR THE 9406

1110	0	INSTRUCTION	INTERNAL OPERATION	X-BUS	O-BUS (WITH EO ₀ LOW)
LI	L	Return (Pop)	Decrement Stack Pointer	Disabled	Depending on the relative timing of $\overline{\text{EX}}$ and CP, the outputs will reflect the current program counter or the new value while CP is LOW. When CP goes HIGH again, the output will reflect the new value.
LH	н	Branch (Load PC)	Load D-Bus into Current Program Counter Location	Disabled	Current Program Counter until CP goes HIGH again, then updated with newly entered PC value.
н	L	Call (Push)	Increment Stack Pointer and Load D-Bus into New Program Counter Location	Disabled	Depending on the relative timing of $\overline{\text{EX}}$ and CP, the outputs will reflect the current pro- gram counter or the previous contents of the incremented SP location. When CP goes HIGH again, the outputs will reflect the newly entered PC value. See Figure 9 for details.
н	н	Fetch (Increment PC)	Increment Current Program Counter if CI is LOW	Current Program Counter while both CP and EX are LOW, disabled while CP or EX is HIGH	Current Program Counter until CP goes HIGH again, then updated with incremented PC value.

FUNCTIONAL DESCRIPTION – As shown in the block diagram, the 9406 consists of an Input Multiplexer, a 16 X 4 RAM with output latches addressed by the Stack Pointer (SP), an incrementor, control logic, and output buffers. The 9406 is organized around three 4-bit busses; the input data bus $(\overline{D}_0 - \overline{D}_3)$, output data bus $(\overline{D}_0 - \overline{D}_3)$ and the address bus $(X_0 - X_3)$. The 9406 implements four instructions as determined by Inputs I₀ and I₁ (see *Table 1*). The O-Bus is derived from the RAM output latches and enabled by a LOW on the Output Enable (\overline{EO}_0) input. The X-Bus is also derived from the output latches; it is enabled internally during the Fetch instruction. Execution of instructions is controlled by the Execute (\overline{EX}) and Clock (CP) inputs.

Fetch Operation – The Fetch operation places the content of the current Program Counter (PC) on the X-Bus. If the Carry In (CI) is LOW, the current PC is incremented in preparation for the next Fetch. If CI is HIGH, the value of the current PC is unchanged, (Iterative Fetch).

The instruction code is set up on the I lines when CP is HIGH. The Execute (\overline{EX}) is normally LOW at this time. The control logic interprets I₀ and I₁ and selects the incrementor output as the data source to the RAM via the Input Multiplexer. The current PC value is loaded into the latches and is available on the O-Bus if \overline{EO}_0 is LOW. When CP is LOW the latches are disabled from following the RAM output, when both CP and \overline{EX} are LOW, buffers are enabled, applying the current PC to the X-Bus. The output of the incrementor is written into the RAM during the period when CP and \overline{EX} are LOW. If \overline{CI} is LOW, the value stored in the current PC, plus one, is written into the RAM. If \overline{CI} is HIGH, the current PC is not incremented. Carry Out (\overline{CO}) is LOW when the content of the current PC is at its maximum, i.e., all ones and the Carry In (\overline{CI}) is LOW. When CP or \overline{EX} goes HIGH, writing into the RAM is inhibited and the address buffers ($X_0 - X_3$) are disabled.

Branch Operation – During a Branch operation, the data inputs $(\overline{D}_0 - \overline{D}_3)$ are loaded into the current program counter.

The instruction code and the $\overline{\text{EX}}$ Input are set up when CP is HIGH. The Stack Pointer remains unchanged. When CP goes LOW (assuming $\overline{\text{EX}}$ is LOW) the D-Bus Inputs are written into the current PC. The X-Bus drivers are not enabled during a Branch operation.

Call Operation - During a Call operation the content of the data bus is loaded into the top location of the stack and all previous PC values are effectively moved down one level.

The instruction code and the \overline{EX} input are set up when CP is HIGH. When \overline{EX} is LOW, a "one" is added to the Stack Pointer value thus incrementing the RAM address. Since the output latches go to the nontransparent or store mode when CP is LOW, the O-Bus outputs will reflect the RAM output at the CP negative-going transition. If EX goes LOW considerably before CP goes LOW, the O-Bus will correspond to the previous contents of the incremented RAM address after CP goes LOW. If CP goes LOW a very short time after \overline{EX} , the O-Bus will remain unchanged until the LOW to HIGH transition of CP. When CP is LOW (assuming \overline{EX} is LOW) the D-Bus inputs are written into this new RAM location. On the LOW-to-HIGH transition of CP, the incremented Stack Pointer value is loaded into the Stack Pointer and the O-Bus outputs reflect the newly entered data. When the RAM address is "1111" the Stack Full output (\overline{SF}) is LOW, indicating that no further Call operations should be initiated. If an additional Call operation is performed SP is incremented to (0000), the contents of that location will be written over, \overline{SF} will go HIGH and the Stack Empty (\overline{SE}) will go LOW.

The X-Bus drivers are not enabled during a Call operation.

Return Operation - During the Return operation the previous PC is "popped" to become the current PC.

The instruction is set up when CP is HIGH. When \overline{EX} is LOW, a "one" is subtracted from the Stack Pointer value, thus decrementing the RAM address. If \overline{EX} goes LOW considerably before CP goes LOW, the O-Bus will correspond to the new value after \overline{EX} goes LOW. If CP goes LOW a short time after \overline{EX} , the O-Bus will remain unchanged until the LOW-to-HIGH transition of CP.


On the LOW-to-HIGH transition of CP the decremented Stack Pointer value is loaded into the Stack Pointer and the O-Bus outputs correspond to the new "popped" value.

The X-Bus drivers are not enabled during a Return operation. When the RAM address is "0000", the Stack Empty output (\overline{SE}) is LOW, indicating that no further return operations should be initiated. If an additional Return operation is performed, SP is decremented to "1111", the SE will go HIGH and the Stack Full output (\overline{SF}) will go LOW. A LOW on the Master Reset (\overline{MR}) causes the SP to be reset and the contents of that RAM location (0000) to be cleared. The Stack Empty (\overline{SE}) output goes LOW. This operation overrides all other inputs.

EXPANSION – The 9406 may be expanded to any word length in multiples of four without external logic. The connection for expanded operation is shown in *Figure 1*. Carry In (\overline{CI}) and Carry Out (\overline{CO}) are connected to provide automatic increment of the current program counter during Fetch. The \overline{CI} input of the least significant 9406 is tied LOW to ground.

If automatic increment during Fetch is not desired, the CI input of the least significant 9406 is held HIGH.

7-189



*Tie to V_{CC} to disable automatic increment.

Fig. 1 16 BY 12 PROGRAM STACK

DC CHARACTERISTICS OVER OPERATION TEMPERATURE RANGE (unless otherwise noted)


SYMBOL	BADAMETED		1	LIMITS		UNITS	TEST CONDITIONS (Note 1)	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)	
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
V	Input LOW Voltage	XM			0.7	v	Guaranteed Input LOW Voltage	
VIL		XC			0.8		Guaranteed input LOW Voltage	
V _{CD}	Input Clamp Diode Volta	ge		-0.9	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$	
v _{он}	Output HIGH Voltage	XM	2.4	3.4		·v		
∙он	CO, SE, SF	XC	2.4	3.4		1 *	$V_{CC} = MIN, I_{OH} = -400 \mu A$	
	Output HIGH Voltage	XM	2.4	3.4		v	$I_{OH} = -2.0 \text{ mA}$ $V_{CC} = MIN$	
voн	$x_0 - x_3, \overline{o}_0 - \overline{o}_3$	xc	2.4	3.1		v	IOH = -5.7 mA	
N	Output LOW Voltage			0.25	0.4	v	V _{CC} = MIN, I _{OL} = 4.0 mA	
VOL	CO, SE, SF			0.35	0.5	Ť	V _{CC} = MIN, I _{OL} = 8.0 mA	
Val	Output LOW Voltage			0.25	0.4	v	V _{CC} = MIN, I _{OL} = 8.0 mA	
VOL	$x_0 - x_3, \overline{o}_0 - \overline{o}_3$			0.35	0.5	ľ	V _{CC} = MIN, I _{OL} = 16 mA	
lozн	Output Off HIGH Current	t			100	μA	V _{CC} = MAX, V _{OUT} = 2.4 V, V _E = 2	
OZL	Output Off LOW Current				-100	μA	V _{CC} = MAX, V _{OUT} = 0.5 V, V _E = 2	
1	Input HICH Current			1.0	40	μA	V _{CC} = MAX, V _{IN} = 2.7 V	
ΙH	Input HIGH Current				1.0	mA	V _{CC} = MAX, V _{IN} = 5.5 V	
ΠL	Input LOW Current				-0.36	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Output Short Circuit Curr	rent	-30		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V (Note 3)	
ГССН	Supply Current		1	100	160	mA	V _{CC} = MAX	

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

2. Typical limits are at V_{CC} = 5.0 V, T_A = 25°C. 3. Not more than one output should be shorted at a time.

01/11001			LIMITS			COMMENTS
SYMBOL	PARAMETERS	MIN	TYP	MAX	UNITS	COMMENTS
tcw	Clock Period	100	70		ns	
tPWH	Clock Pulse Width (HIGH)	60	40		ns	
^t PWL	Clock Pulse Width (LOW)	40	25		ns	
tsEX	Set-Up Time, EX to CP		0		ns	
thEX	Hold Time, EX to CP		0		ns	
t _s l	Set-Up Time, I0, I1 to Negative-Going Clock		20		ns	Figure 2
t _h l	Hold Time, I ₀ , I ₁ to Positive-Going Clock		0		ns	
t _s ĈĪ	Set-Up Time, CI to Negative-Going Clock		5		ns	
t _h I t _s ĈÎ t _h ĈĨ	Hold Time, CI to Positive-Going Clock		0		ns	
t _s D t _h D	Set-Up Time, $\overline{D}_0 - \overline{D}_3$ to Positive-Going Clock		20		ns	
t _h D	Hold Time, $\overline{D}_0 - \overline{D}_3$ to Positive-Going Clock		0		ns	
tpwL ^{MR}	MR Pulse Width (LOW)	40	25		ns	Figure 3
t _{rec}	MR to Negative-Going Clock	45	30		ns	Figure 5







Fig. 3 RESET OPERATION

Refer to individual timing diagrams for each operation to determine output response.

7-191

SYMBOL	PARAMETERS		LIMITS	6	UNITS	COMMENTS	
	FARAMETERS	MIN	TYP	MAX	UNITS	COMMENTS	
^t PLH	Propagation Delay, Carry In (\overline{CI}) to		11	16		F' 4	
tPHL	Carry Out (CO)		7	12	ns	Figure 4	
tPLH	Propagation Delay, Positive-Going CP		28	41			
^t PHL	to Carry Out (CO)		46	66	ns	Figure 5	
^t PLH	Propagation Delay, Negative-Going EX		34	45		Eiro - O	
^t PHL	to Carry Out (CO)		38	60	ns	Figure 6	



CP 1.3 V topHL topHL topHL topHL topHL topHL

Fig. 4 CARRY-IN TO CARRY-OUT

Fig. 5 CLOCK TO CARRY-OUT





Fig. 6 EXECUTE TO CARRY-OUT

AC CHARACTERISTICS AND SET-UP REQUIREMENTS - BRANCH (LOAD PC) OPERATION:

 V_{CC} = 5.0 V, T_{A} = 25°C, C_{L} = 15 pF

evine of	BAD AMETERS		LIMITS	3	UNITS	COMMENTS	
SYMBOL	PARAMETERS	MIN	TYP	MAX	UNITS		
^t PLH	Propagation Delay, Positive-Going CP		28	. 41		EO0 LOW	
^t PHL	to Outputs ($\overline{O}_0 - \overline{O}_3$)	1	45	66	ns	Figures 7 and 8	
ts	Set-Up Time, I ₀ , I ₁ to Negative-Going EX	30	20		ns		
th	Hold Time I ₀ , I ₁ to Positive-Going EX	0	0		ns	EX goes HIGH before CP, Figure 8	
th	Hold Time, I ₀ , I ₁ to Positive-Going CP	0	0		ns	CP goes HIGH before EX, Figure 7	
ts	Set-Up Time, $\overline{D}_0 - \overline{D}_3$ to Positive-Going CP	25	16		ns	Figures 7 and 8	
th	Hold Time, $\overline{D}_0 - \overline{D}_3$ to Positive-Going CP	0	0		กรี		
tPWL	EX Pulse Width	45	30		ns	EX Goes HIGH Before CP, Figure 8	




AC CHARACTERISTICS AND SET-UP REQUIREMENTS - CALL (PUSH) OPERATION:

V _{CC} = 5.0 V	, T _A = 25°C, C _l	_ = 15 pF (Figure 9)
-------------------------	---	----------------------

SYMBOL	PARAMETERS		LIMITS	;	UNITS	COMMENTS	
SYMBOL	PARAMETERS	MIN	TYP MAX		UNITS	COMMENTS	
^t PLH	Propagation Delay, Positive-Going CP to		25	40			
^t PHL	New Value of $\overline{O}_0 - \overline{O}_3$		75	130	ns	E08 LOW	
^t PLH	Propagation Delay, Negative-Going EX		22	35		EO ₀ LOW, Set-Up Requirements t _{s1} EX	
^t PHL	to Intermediate Value of $\overline{O}_0 - \overline{O}_3$		64	85	ns	must be met	
ΨLH	Propagation Delay, Negative-Going EX		18	28			
TPHL	to SE, SF		43	59	ns		
ts	Set-Up Time, Negative-Going EX to I ₀ , I ₁	30	20		ns		
th	Hold Time, Positive-Going CP to 10, 11	0			ns		
t _{s1} ĒX	Set-Up Time, $\overline{\text{EX}}$ to Negative-Going CP which Guarantees Intermediate Data on $\overline{0}_0 - \overline{0}_3$ while CP is LOW	65	45		ns		
t _{s2} EX	Set-Up Time, $\overline{\text{EX}}$ to Negative-Going CP which Guarantees no Change in $\overline{O}_0 - \overline{O}_3$ While CP is LOW	0			ns		
thEX	Hold Time, Positive-Going CP to Positive-Going EX	0			ns		
t _s	Set-Up Time, $\overline{\mathbb{D}}_0 - \overline{\mathbb{D}}_3$ to Positive-Going CP	30	20		ns		
th	Hold Time, Positive-Going CP to $\overline{D}_0 - \overline{D}_3$	0			ns		

FAIRCHILD • 9406



NOTES:


1. Condition which occurs when \overline{EX} goes LOW considerably before CP goes LOW ($t_{s1}\overline{EX}$ is met). 2. Condition which occurs when \overline{EX} goes LOW slightly before CP goes LOW ($t_{s2}\overline{EX}$ is met).

AC CHARACTERISTICS AND SET-UP REQUIREMENTS - RETURN (POP) OPERATION:

 $V_{CC} = 5.0 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}, \text{ C}_{L} = 15 \text{ pF}$ (Figure 10)

SYMBOL	PARAMETERS		LIMITS	5	UNITS	COMMENTS
STINBUL	FARAMETERS	MIN	TYP	MAX	UNITS	COMMENTS
^t PLH	Propagation Delay, Positive-Going CP to		25	40		EQ 10W
TPHL	New Value of $\overline{O}_{m{0}}-\overline{O}_{m{3}}$	ĺ	103	130	ns	EO ₀ LOW
^t PLH	Propagation Delay, Negative-Going EX		23	40		\overline{EO}_0 LOW, Set-Up Requirements $t_{s1}\overline{EX}$
^t PHL	to New Value of $\overline{O}_0 - \overline{O}_3$		101	130	ns	must be met
^t PLH	Propagation Delay, Negative-Going EX		18	28		
^t PHL	to SE, SF		43	59	ns	
ts	Set-Up Time, Negative-Going EX to I0, I1	30	20	:	ns	
th	Hold Time, Positive-Going CP to I ₀ , I ₁	0			ns	
t _{s1} ĒX	Set-Up Time, \overline{EX} to Negative-Going CP which Guarantees the New Value on $\overline{O}_0-\overline{O}_3$ While CP is LOW	65	45		ns	
t _{s2} ĒX	Set-Up Time, \overline{EX} to Negative-Going CP. Either $t_{s2}\overline{EX}$ or $t_{s3}\overline{EX}$ must be met for Proper Operation	0			ns	
t _{s3} ĒX	Set-Up Time, EX to Positive-Going CP. Either $t_{s3}\overline{EX}$ or $t_{s2}\overline{EX}$ (Above) must be met for Proper Operation.	45	30		ns	






NOTES:

1. Condition which occurs when \overline{EX} goes LOW considerably before CP goes LOW ($t_s \overline{EX}$ is met). 2. Condition which occurs when \overline{EX} goes LOW slightly before or after CP goes LOW (either $t_{s2}EX$ or $t_{s3}\overline{EX}$ are met).


AC CHARACTERISTICS AND SET-UP REQUIREMENTS - FETCH OPERATION:

 V_{CC} = 5.0 V, T_{A} = 25°C, C_{L} = 15 pF

0/1400	BARAMETERS		LIMITS	5	UNITS	COMMENTS	
SYMBO∟	PARAMETERS	MIN	ТҮР	MAX	UNITS		
^t PLH	Propagation Delay Positive-Going CP		22	30		\overline{EO}_{Ω} , \overline{CI} LOW, Figures 13 and 14	
^t PHL	to Incremented Value of $\overline{O}_0 - \overline{O}_3$		59	80	ns	EOO, CI LOW, Figures 13 and 14	
^t PZL	Turn-On Delay, from CP or EX		13	18		$\overline{\rm EO}_{\rm X}$ LOW, Figures 11, 12, 13 and 14	
^t PZH	Whichever goes LOW last to $X_0 - X_3$		12	17	ns		
^t PLZ	Delay Going into HIGH		7	12			
^t PHZ	Impedance State		10	16	ns		
ts	Set-Up Time, I_0 , I_1 to Negative-Going \overline{EX}	30	20		ns		
^t h	Hold Time , I_0 , I_1 to CP or \overline{EX} whichever goes HIGH first	0			ns	Figures 11, 12, 13 and 14	
ts	Set-Up Time, Negative Going EX to Positive-Going CP	40	25		ns		
ts	Negative-Going CI to Positive-Going CP	30	20		ns	Fetch with Increment, Figures 13 and 14	
th	Positive-Going CI to Negative-Going EX	0				Iterative Fetch, Figures 11 and 12	







7

9410 REGISTER STACK • 16×4 RAM WITH 3-STATE OUTPUT REGISTER FAIRCHILD TTL MACROLOGIC

DESCRIPTION - The 9410 is a register oriented high speed 64-bit Read/Write Memory organized as 16-words by 4-bits. An edge triggered 4-bit output register allows new input data to be written while previous data is held. 3-state outputs are provided for maximum versatility. The 9410 is fully compatible with all TTL families.





- TYPICAL ACCESS TIME OF 35 ns
- 3-STATE OUTPUTS
- OPTIMIZED FOR REGISTER STACK OPERATION
- TYPICAL POWER OF 375 mW
- 18-PIN PACKAGE

LOADING (Note a) PIN NAMES HIGH LOW A0-A3 Address Inputs 1.0 U.L. 0.23 U.L. D0-D3 Data Inputs 1.0 U.L. 0.23 U.L. \overline{CS} Chip Select Input (Active LOW) 1.0 U.L. 0.23 U.L. EO Output Enable Input (Active LOW) 1.0 U.L. 0.23 U.L. WE Write Enable Input (Active LOW) 0.23 U.L. 1.0 U.L. CP Clock Input (Outputs Change on LOW 1.0 U.L. 0.23 U.L. to HIGH Transition) Q0-Q3 Outputs 130 U.L. 10 U.L. (Note b)

NOTES:

- a) 1 Unit Load (U.L.) = 40 μA HIGH, 1.6 mA LOW.
- b) 10 LOW Unit Loads measured at 0.5 V.





LOGIC SYMBOL

FUNCTIONAL DESCRIPTION

Write Operation – When the three control inputs: Write Enable (WE), Chip Select (CS), and Clock (CP), are LOW the information on the data inputs $(D_0 - D_3)$ is written into the memory location selected by the address inputs $(A_0 - A_3)$. If the input data changes while WE, CS, and CP are LOW, the contents of the selected memory location follows these changes, provided set-up time criteria are met.

Read Operation - Whenever CS is LOW and CP goes from LOW-to-HIGH, the contents of the memory location selected by the address inputs $(A_0 - A_3)$ is edge-triggered into the Output Register.

A 3-State Output Enable (EO) controls the output buffers. When EO is HIGH the four outputs ($Q_0 - Q_3$) are in a high impedance or OFF state; when EO is LOW, the outputs are determined by the state of the Output Register.

	PARAMET	F D		LIMITS		UNITS	TEST CONDITIONS (Note 1)	
YMBOL	PARAMET	ER	MIN	MIN TYP		UNITS	TEST CONDITIONS (Note 1)	
ViH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
N.		XM.			0.7	v	Guaranteed Input LOW Voltage	
VIL	Input LOW Voltage	xc			0.8	1	Guaranteed Input LOW Voltage	
V _{CD}	Input Clamp Diode Volta	ge		-0.9	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
		ХМ	2.4	3.4			$I_{OH} = -2.0 \text{ mA}$	
Vон	Output HIGH Voltage	xc	2.4	3.1			$\frac{I_{OH} = -2.0 \text{ mA}}{I_{OH} = -5.2 \text{ mA}} V_{CC} = \text{MIN}$	
N-	Output LOW/ Values	XM & XC		0.25	0.4	V	V _{CC} = MIN, I _{OL} = 8.0 mA	
VOL	Output LOW Voltage XC			0.35	0.5	V	V _{CC} = MIN, I _{OL} = 16 mA	
IOZH	Output Off HIGH Currer	it .			100	μA	V _{CC} = MAX, V _{OUT} = 2.4 V, V _E = 3 V	
IOZL	Output Off LOW Current	:			-100	μA	V _{CC} = MAX, V _{OUT} = 0.5 V, V _E = 3 V	
				1.0	40	μA	V _{CC} = MAX, V _{IN} = 2.7 V	
ЧН	Input HIGH Current				1.0	mA	V _{CC} = MAX, V _{IN} = 5.5 V	
IIL.	Input LOW Current				-0.36	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Output Short Circuit Cur	rent	-30		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V (Note 3)	
Іссн	Supply Current			75	110	mA	V _{CC} = MAX, Inputs Open	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise noted)

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

2. Typical limits are at V_{CC} = 5.0 V, T_A = 25°C.

3. Not more than one output should be shorted at a time.

CVMDOI	DAD AMETER		LIMITS		UNUTO	TEAT CONDUTIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
READ MO	DE				•		
^t PZH	Enable Delay, Output Enable to Output		9	15	ns	Figure 1	
^t PZL			9	15	ns	Figure	
tPHZ	Disable Time, Output Enable to Output		10	16	ns		
^t PLZ			10	16	ns	Figure 1	
^t PLH	Propagation Delay, Clock to Output		14	20	ns	Figure 2	
^t PHL	riopagation Delay, Clock to Output		14	20	ns	Figure 2	
t _s AR	Set-up Time to Read from Address to Clock	38	25		ns	Figure 2	
t _h AR	Hold Time to Read from Address to Clock	0			ns	Figure 2	
WRITE MC	DE						
••••	Write Enable, Chip Select, or Clock Pulse Width	21	12			C	
tW	Required to Write (Note a)	21	12		ns	Figure 3	
t _s AW	Set-up Time Address to Write Enable (Note b)	5			ns	Figure 3	
thAW	Hold Time Address to Write Enable (Note b)	0			ns	Figure 3	
t _s DW	Set-up Time Data to Write Enable (Note b)	16	9		ns	Figure 3	
t _h DW	Hold Time Data to Write Enable	0			ns	Figure 3	

NOTES:

a) Writing occurs when WE, CE and CP are LOW.
b) Assuming WE is utilized as Writing Strobe.

READ MODE AC PARAMETERS






Fig. 1

PROPAGATION DELAY OUTPUT ENABLE TO DATA OUTPUTS



Other Conditions: $\overline{CS} = \overline{OE} = LOW$

Fig. 2 PROPAGATION DELAY CLOCK TO DATA OUTPUTS, AND SET-UP AND HOLD TIMES ADDRESS TO CLOCK TO READ



FUNCTIONAL DESCRIPTION

Write Operation - When the three control inputs: Write Enable (WE), Chip Select (CS), and Clock (CP), are LOW the information on the data inputs $(D_0 - D_3)$ is written into the memory location selected by the address inputs $(A_0 - A_3)$. If the input data changes while WE, CS, and CP are LOW, the contents of the selected memory location follows these changes, provided set-up time criteria are met.

Read Operation – Whenever CS is LOW and CP goes from LOW-to-HIGH, the contents of the memory location selected by the address inputs ($A_0 - A_3$) is edge-triggered into the Output Register.

A 3-State Output Enable (EO) controls the output buffers. When EO is HIGH the four outputs ($Q_0 - Q_3$) are in a high impedance or OFF state; when EO is LOW, the outputs are determined by the state of the Output Register.

	PARAMETER			LIMITS		UNITS	TEST CONDITIONS (Note 1)	
SYMBOL	PARAMET	ER	MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
.,	Input LOW Voltage	XM			0.7	V'	Guaranteed Input LOW Voltage	
VIL	Input LOW Voltage	xc			0.8	v		
V _{CD}	Input Clamp Diode Volta	ge		-0.9	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
Voн	Output HIGH Voltage	XM	2.4	3.4			$I_{OH} = -2.0 \text{ mA}$ $I_{OH} = -5.2 \text{ mA}$ $V_{CC} = MIN$	
⊻он	Output high voltage	xc	2.4	3.1			IOH = -5,2 mA	
.,		XM & XC		0.25	0.4	V	V _{CC} = MIN, I _{OL} = 8.0 mA	
VOL	Output LOW Voltage	xc		0.35	0.5	V	V _{CC} = MIN, I _{OL} = 16 mA	
IOZH	Output Off HIGH Curren	nt			100	μA	V _{CC} = MAX, V _{OUT} = 2.4 V, V _E = 3	
I OZL	Output Off LOW Curren	Output Off LOW Current			-100	μA	V _{CC} = MAX, V _{OUT} = 0.5 V, V _E = 3 V	
1	Input HIGH Current			1.0	40	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V	
ЧН	Input HIGH Current				1.0	mA	V _{CC} = MAX, V _{IN} = 5.5 V	
IL .	Input LOW Current	Input LOW Current			-0.36	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Output Short Circuit Cur	Output Short Circuit Current			-100	mA	V _{CC} = MAX, V _{OUT} = 0 V (Note 3)	
Іссн	Supply Current	Supply Current		75	110	mA	V _{CC} = MAX, Inputs Open	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise noted)

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

2. Typical limits are at V_{CC} = 5.0 V, T_A = 25°C.

3. Not more than one output should be shorted at a time.


9423


FIRST-IN FIRST-OUT (FIFO) BUFFER MEMORY

FAIRCHILD I³L[™] MACROLOGIC

DESCRIPTION - The 9423 is an expandable fall-through type high-speed First-In First-Out (FIFO) Buffer Memory optimized for high speed disc or tape controllers and communication buffer applications. It is organized as 64 words by four bits and may be expanded to any number of words or any number of bits (in multiples of four). Data may be entered or extracted asynchronously in serial or parallel, allowing economical implementation of buffer memories.

The 9423 has 3-state outputs which provide added versatility and is fully compatible with all TTL families.





PIN	DECODIDEION	LOADING	G (Note a)	COMMENTS		
NAME	DESCRIPTION	HIGH	LOW	COMMENTS		
$D_0 - D_3$	Parallel Data Inputs	1.0 U.L.	0.23 U.L.			
DS	Serial Data Input	1.0 U.L.	0.23 U.L.			
PĽ	Parallel Load Input	1.0 U.L.	0.23 U.L.	HIGH on PL enables $D_0 = D_3$. Not edge triggered. Ones catching.		
CPS1	Serial Input Clock	1.0 U.L.	0.23 U.L.	Edge triggered. Activates on falling edge.		
IES	Serial Input Enable	1.0 U.L.	0.23 U.L.	Enables serial and parallel input when LOW.		
TTS	Transfer to Stack Input	1.0 U.L.	0.23 U.L.	A LOW on this pin initiates fall through.		
ŌĒŠ	Serial Output Enable Input	1.0 U.L.	0.46 U.L.	Enables serial and parallel output when LOW.		
TOS	Transfer Out Serial Input	1.0 U.L.	0.23 U.L.	A LOW on this pin enables a word to be transferred from the stack to the output register. (TOP must be HIGH also for the transfer to occur). Not edge triggered.		
ТОР	Transfer Out Parallel Input	1.0 U.L.	0.23 U.L.	A HIGH on this pin enables a word to be transferred from the stack to the output register. (TOS must be LOW for the transfer to occur). Not edge triggered.		
MR	Master Reset	2.0 U.L.	0.46 U.L.	Active LOW.		
EO	Output Enable	1.0 U.L.	0.23 U.L.	Active LOW.		
CPSO	Serial Output Clock Input	1.0 U.L.	0.23 U.L.	Edge triggered. Activates on falling edge.		
$Q_0 - Q_3$	Parallel Data Outputs	130 U.L.	10 U.L.	(Note b)		
Q _S IRF	Serial Data Output	10 U.L.	10 U.L.	(Note b)		
ĪRĒ	Input Register Full Output	10 U.L.	5 U.L.	LOW when input register is full (Note b).		
ORE	Output Register Empty Output	10 U.L.	5 U.L.	HIGH when output register contains valid data.		

NOTE: a. 1 Unit Load (U.L.) = 40 µA HIGH, 1.6 mA LOW.

b. Output fan-out with V_OL \leqslant 0.5 V.

FUNCTIONAL DESCRIPTION - As shown in the block diagram the 9423 consists of three sections:

- 1. An Input Register with parallel and serial data inputs as well as control inputs and outputs for input handshaking and expansion.
- 2. A 4-bit wide, 62-word deep fall-through stack with self-contained control logic.
- 3. An Output Register with parallel and serial data outputs as well as control inputs and outputs for output handshaking and expansion.


Since these three sections operate asynchronously and almost independently, they will be described separately below:

Input Register (Data Entry):

The Input Register can receive data in either bit-serial or in 4-bit parallel form. It stores this data until it is sent to the fall-through stack and generates the necessary status and control signals.

Figure 1 is a conceptual logic diagram of the input section. As described later, this 5-bit register is initialized by setting the F3 flip-flop and resetting the other flip-flops. The Q-output of the last flip-flop (FC) is brought out as the "Input Register Full" output (IRF). After initialization this output is HIGH.

Parallel Entry – A HIGH on the PL input loads the D_0 – D_3 inputs into the F_0 – F_3 flip-flops and sets the FC flip-flop. This forces the IRF output LOW indicating that the input register is full. During parallel entry, the CPSI input must be LOW.



Serial Entry - Data on the D_S input is serially entered into the F_3 , F_2 , F_1 , F_0 , FC shift register on each HIGH-to-LOW transition of the CPSI clock input, provided IES is LOW. During serial entry PL input should be LOW.

After the fourth clock transition, the four data bits are located in the four flip-flops $F_0 - F_3$. The FC flip-flop is set, forcing the IRF output LOW and internally inhibiting CPSI clock pulsed from effecting the register. *Figure 2* illustrates the final positions in a 9423 resulting from a 256-bit serial bit train. B_0 is the first bit, B_{255} the last bit.

Transfer to the Stack - The outputs of Flip-Flops $F_0 - F_3$ feed the stack. A LOW level on the TTS input initiates a "fall-through" action. If the top location of the stack is empty, data is loaded into the stack and the input register is re-initialized. Note that this initialization is postponed until PL is LOW. Thus, automatic FIFO action is achieved by connecting the IRF output to the TTS input.

An RS Flip-Flop (the Request Initialization Flip-Flop shown in *Figure 9*) in the control section records the fact that data has been transferred to the stack. This prevents multiple entry of the same word into the stack despite the fact the \overline{IRF} and \overline{TTS} may still be LOW. The Request Initialization Flip-Flop is not cleared until PL goes LOW. Once in the stack, data falls through the stack automatically, pausing only when it is necessary to wait for an empty next location. In the 9423, as in most modern FIFO designs, the \overline{MR} input only initializes the stack control section and does not clear the data.




Fig. 2 FINAL POSITIONS IN A 9423 RESULTING FROM A 256-BIT SERIAL TRAIN

Output Register (Data Extraction) – The Output Register receives 4-bit data words from the bottom stack location, stores it and outputs data on a 3-state 4-bit parallel data bus or on a 3-state serial data bus. The output section generates and receives the necessary status and control signals. *Figure 3* is a conceptual logic diagram of the output section.




Fig. 3 CONCEPTUAL OUTPUT SECTION


Parallel Data Extraction – When the FIFO is empty after a LOW pulse is applied to \overline{MR} , the Output Register Empty (\overline{ORE}) output is LOW. After data has been entered into the FIFO and has fallen through to the bottom stack location, it is transferred into the Output Register provided the "Transfer Out Parallel" (TOP) input is HIGH. As a result of the data transfer \overline{ORE} goes HIGH, indicating valid data on the data outputs (provided the 3-state buffer is enabled). TOP can now be used to clock out the next word. When TOP goes LOW, \overline{ORE} will go LOW indicating that the output data has been extracted, but the data itself remains on the output bus until a HIGH level at TOP permits the transfer of the next word (if available) into the Output Register. During parallel data extraction \overline{CPSO} should be LOW. \overline{IOS} should be grounded for single slice operation or connected to the appropriate \overline{ORE} for expanded operation (see Expansion section).


TOP is not edge triggered. Therefore, if TOP goes HIGH before data is available from the stack, but data does become available before TOP goes LOW again, that data will be transferred into the Output Register. However, internal control circuitry prevents the same data from being transferred twice. If TOP goes HIGH and returns to LOW before data is available from the stack, ORE remains LOW indicating that there is no valid data at the outputs.

Serial Data Extraction – When the FIFO is empty after a LOW pulse is applied to \overline{MR} , the Output Register Empty (\overline{ORE}) output is LOW. After data has been entered into the FIFO and has fallen through to the bottom stack location, it is transferred into the Output Register provided \overline{TOS} is LOW and TOP is HIGH. As a result of the data transfer \overline{ORE} goes HIGH indicating valid data in the register. The 3-state Serial Data Output, O_S , is automatically enabled and puts the first data bit on the output bus. Data is serially shifted out on the HIGH-to-LOW transition of \overline{CPSO} . To prevent false shifting, \overline{CPSO} should be LOW when the new word is being loaded into the Output Register. The fourth transition empties the shift register, forces \overline{ORE} output LOW and disables the serial output, O_S (refer to *Figure 3*). For serial operation the \overline{ORE} output may be tied to the \overline{TOS} input, requesting a new word from the stack as soon as the previous one has been shifted out.

EXPANSION -

Vertical Expansion - The 9423 may be vertically expanded to store more words without external parts. The interconnections necessary to form a 190-word by 4-bit FIFO are shown in *Figure 4*. Using the same technique, any FIFO of (63 n+1) words by four bits can be constructed, where n is the number of devices. Note that expansion does not sacrifice any of the 9423's flexibility for serial/parallel input and output. For other expansion schemes, refer to the applications section of the Macrologic/Bipolar Microprocessor data book.








Horizontal Expansion – The 9423 can also be horizontally expanded to store long words (in multiples of four bits) without external logic. The interconnections necessary to form a 64-word by 12-bit FIFO are shown in *Figure 5*. Using the same technique, any FIFO of 64 words by 4n bits can be constructed, where n is the number of devices. The \overline{IRF} output of the right most device (most significant device) is connected to the \overline{TOS} inputs of all devices. As in the vertical expansion scheme, horizontal expansion does not sacrifice any of the 9423's flexibility for serial/parallel input and output.

It should be noted that this form of horizontal expansion extracts a penalty in speed. An expansion scheme that provides higher speed but requires additional components is shown in the Applications section of the Macrologic/Bipolar Microprocessor data book.

Horizontal and Vertical Expansion – The 9423 can be expanded in both the horizontal and vertical directions without any external parts and without sacrificing any of its FIFO's flexibility for serial/parallel input and output. The interconnections necessary to form a 127-word by 16-bit FIFO are shown in *Figure 6*. Using the same technique, any FIFO of (63m + 1) words by (4n) bits can be constructed, where m is the number of devices in a column and n is the number of devices in a row. *Figures 7* and 8 show the timing diagrams for serial data entry and extraction for the 127-word by 16-bit FIFO shown in *Figure 6*.











Fig. 8 SERIAL DATA EXTRACTION FOR ARRAY OF FIG. 6 Interlocking Circuitry – Most conventional FIFO designs provide status signals analogous to IRF and ORE. However, when these devices are operated in arrays, variations in unit to unit operating speed require external gating to assure all devices have completed an operation. The 9423 incorporates simple but effective "master/slave" interlocking circuitry to eliminate the need for external gating.


In the 9423 array of *Figure 6* devices 1 and 5 are defined as "row masters" and the other devices are slaves to the master in their row. No slave in a given row will initialize its Input Register until it has received LOW on its IES input from a row master or a slave of higher priority.

In a similar fashion, the \overline{ORE} outputs of slaves will not go HIGH until their \overline{OES} inputs have gone HIGH. This interlocking scheme ensures that new input data may be accepted by the array when the \overline{IRF} output of the final slave in that row goes HIGH and that output data for the array may be extracted when the \overline{ORE} of the final slave in the output row goes HIGH.

The row master is established by connecting its $\overline{\text{IES}}$ input to ground while a slave receives its $\overline{\text{IES}}$ input from the $\overline{\text{IRF}}$ output of the next higher priority device. When an array of 9423 FIFOs is initialized with a LOW on the $\overline{\text{MR}}$ inputs of all devices, the $\overline{\text{IRF}}$ outputs of all devices will be HIGH. Thus, only the row master receives a LOW on the $\overline{\text{IRS}}$ input during initialization. *Figure 9* is a conceptual logic diagram of the internal circuitry which determines master/slave operation. Whenever $\overline{\text{MR}}$ and $\overline{\text{IES}}$ are LOW, the Master Latch is set. Whenever $\overline{\text{TTS}}$ goes LOW the Request Initialization Flip-Flop will be set. If the Master Latch is HIGH, the Input Register will be immediately initialized and the Request Initialization Flip-Flop reset. If the Master Latch is reset, the Input Register is not initialized until $\overline{\text{IES}}$ goes LOW. In array operation, activating the $\overline{\text{TTS}}$ initiates a ripple input register initialization from the row master to the last slave.

A similar operation takes place for the output register. Either a $\overline{\text{TOS}}$ or TOP input initiates a load-from-stack operation and sets the ORE Request Flip-Flop. If the Master Latch is set, the last Output Register Flip-Flop is set and $\overline{\text{ORE}}$ goes HIGH. If the Master Latch is reset, the $\overline{\text{ORE}}$ output will be LOW until an $\overline{\text{OES}}$ input is received.





	PARAMETER		LIMITS						
SYMBOL			MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)		
√ін	Input HIGH Voltage		2.0			v	Guaranteed Input HIGH Voltage		
		XM			0.7	v	Guaranteed Input LOW Voltage		
VIL	Input LOW Voltage	хс			0.8				
VCD	Input Clamp Diode Voltage			-0.9	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
	Output HIGH Voltage,	XM	2.4	3.4				400 4	
Vон	ORE, IRF	xc	2.4	3.4		V	$V_{CC} = MIN, I_{OH} = -400 \ \mu A$ $I_{OH} = -2.0 \ m A$		
	Output HIGH Voltage,	XM	2.4	3.4		v	IOH = -2.0 mA		
∨он	0 ₀ -0 ₃ , 0 ₅	xc	2.4	3.1			I _{OH} = -5.7 mA	V _{CC} = MIN	
	Output LOW Voltage,	ХМ		0.25	0.4	V	I _{OL} = 8.0 mA		
VOL	0 ₀ -0 ₃ , 0 _S	хс		0.35	0.5	V	I _{OL} = 16 mA	$-V_{CC} = MIN$	
		XM		0.25	0.4	v	1 _{OL} = 4.0 mA		
VOL	Output LOW Voltage, ORE, IRF	хс		0.35	0.5	1 ×	1 _{OL} = 8.0 mA	V _{CC} = MIN	
lozн	Output Off HIGH Current Q0-Q3	, Q _S			100	μA	V _{CC} = MAX, V _{OUT} = 2.4 V, V _E = 2.0 V		
IOZL	Output Off LOW Current Q0-Q3,	QS			-100	μA	V _{CC} = MAX, V _{OI}	T = 0.5 V, V _E = 2.0 V	
				1.0	40	μA	V _{CC} = MAX, V _{IN}	= 2.7 V	
чн	Input HIGH Current				1.0	mA	$V_{CC} = MAX, V_{IN}$	= 5.5 V	
	Input LOW Current, all except OE			-0.36		V _{CC} = MAX, V _{IN} = 0.4 V			
ЧĽ	Input LOW Current, OES, MR				-0.72	mA	VCC - MAA, VIN	- 0.4 V	
loc	Output Short Circuit Current	Output Short Circuit Current			-130			$u_{T} = 0$ (Note 3)	
los	$Q_0-Q_3, Q_S, \overline{ORE}, \overline{OES}$		-30		-130	mA	$V_{CC} = MAX, V_{OUT} = 0, (Note 3)$		
		ХМ		150		mA	Vcc = MAX, Inp	uts Open	
ICC	Supply Current	хс		150					

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

2. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ}\text{C}$. 3. Not more than one output should be shorted at a time.


SYMBOL	PARAMETER		LIMITS			
STIVIBUL	FARAMETER	MIN	TYP	MAX	UNITS	COMMENTS
^t PHL	Propagation Delay, Negative-Going CP to IRF Output		28		ns	Stack not Full, PL LOW,
^t PLH	Propagation Delay, Negative-Going TTS to IRF		48		ns	Stack not Full, PL LOW, Figures 11 and 12
tPLH [,]	Propagation Delay, Negative-Going		45		ns	OES LOW, TOP HIGH,
^t PHL	CPSO to Q _S Output		30		ns	Figures 13 and 14
tPLH,	Propagation Delay, Positive-Going		65		ns	EO, CPSO LOW,
^t PHL	TOP to Outputs $Q_0 - Q_3$		40		ns	Figure 15
^t PHL	Propagation Delay, Negative-Going CPSO to ORE		30		ns	
^t PHL	Propagation Delay, Negative-Going TOP to ORE		35		. ns	
^t PLH	Propagation Delay, Positive-Going TOP to ORE		60			Figure 15
tDFT	Fall Through Time		2.5		μs	TTS Connected to IRF TOS Connected to ORE IES, OES, EO, CPSO LOW, TOP HIGH, Figure 16
t _{PLH}	Propagation Delay, Negative-Going TOS to Positive-Going ORE		60		ns	Data in stack, TOP HIGH, Figures 13 and 14


AC CHARACTERISTICS: V_{CC} = 5.0 V, C_L = 15 pF, T_A = 25° C

SYMBOL	PARAMETER		LIMITS				
STINBUL	PARAMETER	MIN	TYP	MAX		COMMENTS	
^t PHL	Propagation Delay, Positive-Going PL to Negative-Going IRF		30		ns	Stack not Full, Figures 17 and 18	
^t PLH	Propagation Delay, Negative-Going PL to Positive-Going IRF		30		ns		
^t PLH	Propagation Delay, Positive-Going OES to ORE		26		ns		
^t PLH	Propagation Delay, Positive-Going IES to Positive-Going IRF		30		ns	Figure 18	
^t PZL, ^t PZH	$\frac{\text{Propagation Delay,}}{\text{OE to } Q_0, Q_1, Q_2, Q_3}$		10		ns	Propagation Delay Out of the High Impedance State	
^t PHZ, ^t PLZ	Propagation Delay, \overline{OE} to Q_0, Q_1, Q_2, Q_3		10		ns	Propagation Delay Into the High Impedance State	
^t PZL, ^t PZH	Propagation Delay, Negative-Going $\overline{\text{OES}}$ to $\Omega_{\underline{S}}$		13		ns	Propagation Delay Out of the High Impedance State	
^t PLZ, ^t PHZ	Propagation Delay, Negative-Going $\overline{\text{OES}}$ to $\Omega_{\widehat{S}}$		70		ns	Propagation Delay Into the High Impedance State	
^t AP	Parallel Appearance Time, ORE to $Q_0 = Q_3$				ns	Time elapsed between ORE going HIGH and valid data	
^t AS	Serial Appearance Time, ORE to Q _S		6.0		ns	appearing at output. Negative number indicates data available before ORE goes HIGH.	

AC SET-UP REQUIREMENTS: V_{CC} = 5.0 V, C_L = 15 pF, T_A = 25° C

EVMBOL	PARAMETER		LIMITS		UNITO	COMMENTS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	COMMENTS	
^t PWH	CPSI Pulse Width (HIGH)				ns	Stack not full, PL LOW,	
^t PWL	CPSI Pulse Width (LOW)				ns	Figures 11 and 12	
^t PWH	PL Pulse Width (HIGH)				ns	Stack not full, Figures 17 and 18	
^t PWL	TTS Pulse Width (LOW) Serial or Parallel Mode				ns	Stack not full, Figures 11, 12, 17, 18	
^t PWL	MR Pulse Width (LOW)				ns	Figure 16	
^t PWH	TOP Pulse Width (High)				ns	CPSO LOW, data available in stack,	
^t PWL	TOP Pulse Width (LOW)				ns	Figure 15	
^t PWH	CPSO Pulse Width (HIGH)				ns	TOP HIGH, data in stack,	
^t PWL	CPSO Pulse Width (LOW)				ns	Figures 13 and 14	
t _s	Set-up Time, D _S to Negative CPSI				ns	PL LOW, Figures 11 and 12	
t _h	Hold Time, D _S to CPSI				ns	PL LOW, Figures 11 and 12	
t _s	Set-up Time, TTS to IRF Serial or Parallel Mode				ns	Figures 11, 12, 17, 18	
t _s	Set-up Time Negative-Going ORE to Negative-Going TOS				ns	TOP HIGH, Figures 13 and 14	
t _{rec}	Recovery Time MR to any Input				ns	Figure 16	
t _s	Set-up Time, Negative-Going IES to CPSI				ns	Figure 12	
t _s	Set-up Time, Negative-Going TTS to CPSI				ns	Figure 12	
t _s	Set-up Time, Parallel Inputs to PL				ns	Length of time parallel inputs must be applied prior to rising edge of PL.	
^t h	Hold Time, Parallel Inputs to PL				ns	Length of time parallel inputs must reamin applied after falling edge of P	







CHAPTER 8


- Package Style
- Temperature Ranges
- Examples
- Device Identification/Marking Package Information
- Package Information
- Hi-Rel Processing
- Hi-Rel Processing Flows
- Package Outlines

ORDER AND PACKAGE INFORMATION

Fairchild bipolar memories may be ordered by using a simplified purchasing code where the package style and temperature range is defined as follows:

PACKAGE STYLE

- D = Dual In-line Ceramic (hermetic)
- P = Dual In-line Plastic
- F = Flatpak



In order to accommodate varying die sizes and numbers of pins (16, 18, 24, etc.), a number of different package forms are required. The Package Information list on the following pages indicates the specific package codes currently used for each device type. The detailed package outline corresponding to each package code is shown at the end of this section.

TEMPERATURE RANGES

Two basic temperature grades are in common use: $C = Commercial-Industrial, 0^{\circ}C$ to $+75^{\circ}C$; $M = Military, -55^{\circ}C$ to $+125^{\circ}C$. Exact values and conditions are indicated on the data sheets.

EXAMPLES:

(a) 93415FM

This number code indicated a 93415 1024 x 1 RAM in a flatpak with military temperature rating.

(b) 93421DC


This number code indicates a 93421 256 x 1 RAM in a ceramic dual in-line package with commercial temperature rating.

(c) 93436PC

This number code indicates a 93436 512 x 4 PROM in a plastic package with a commercial temperature rating.

DEVICE IDENTIFICATION/MARKING

All Fairchild standard catalog bipolar memories will be marked as follows:



DEVICE	Militar -55°C to	· · · ·	DEVICE		Commercial (C)/Industrial 0°C to +75°C					
BETTOL	Ceramic DIP (D)	Flatpak (F)	DEVICE	Ceramic DIP (D)	Plastic DIP (P)	Flatpak (F				
F10145A	-	-	F10145A	6B	9B	4L				
F10405	-	-	F10405	6E	-	4B				
F10410	-	- 1	F10410	6F	9B	4B				
F10411	-	-	F10411	6F	9B	4B				
F10414	-	-	F10414	6E	-	4B				
F100414	-	-	F100414	6E	-	4B				
F10415	- '	-	F10415	6E	-	4B				
F10415A	-	-	F10415A	6E	-	4B				
F100415	-	-	F100415	6E	-	4B				
F10416		-	F10416	6E	-	4B				
F100416	-	-	F100416	6E	-	4B				
F10470	-	-	F10470	7D	-	-				
93410	6F	4B	93410	6F	9B	4B				
93410A	-	-	93410A	6F	9B	4B				
93411	6F	4B	93411	6F	9B	4B				
93411A	-	-	93411A	6F	9B	4B				
93L412	8T	4R	93L412	8T	-	4R				
93412	8T	4R	93412	8T	- 1	4R				
93L415	6J	4B	93L415	6J	9B	4B				
93415	6J	4B	93415	6J	9B	4B				
93415A	-	· -	93415A	6J	9B	4B				
93417	6E, 6J	3D, 4B	93417	6E, 6J	9B	3D, 4E				
93419	7Y	-	93419	7Y	-	-				
93L420	6F	4B	93L420	6F	9B	4B				
93L421	6F	4B	93L421	6F	9B	4B				
93421	6F	4B	93421	6F	9B	4B				
93421A		-	93421A	6F	9B	4B				
93L422	8T	4R	93L422	8T	-	4R				
93422	8T	4R	93422	8T		4R				
93L425	6J	4B	93L425	6J	9B	4B				
93425	6J	4B.	93425	6J	9B	4B				
93425A	-	-	93425A	6J	9B	4B				
93427	6E, 6J	3D, 4B	93427	6E, 6J	9B	3D, 4E				
93431	6E, 6J	3D, 4B	93431	6E, 6J	9B	3D, 4E				
93432	6M, 6N	4R	93442	6M, 6N	9N	4R				
93436	6E, 6J	3D, 4B	93436	6E, 6J	9B	3D, 48				
93438	6M, 6N	4R	93438	6M, 6N	9N	4R				
93441	6E, 6J	3D, 4B	93441	6E, 6J	9B	3D, 4I				
93442	6M, 6N	4R	93442	6M, 6N	9N	4R				
93446	6E, 6J	3D, 4B	93446	6E, 6J	9B	3D, 4				
93448	6M, 6N	4R	93448	6M, 6N	9N	4R				
93450	6M, 6N		93450	6M, 6N	9N	4R				
93451	6M, 6N	-	93451	6M, 6N	9N	4R				
93452	7D, 4N	-	93452	7D, 4N	9M	-				
93453	7D, 4N	-	93453	7D, 4N	9M	-				
93454	6M, 6N	4R	93454	6M, 6N	9N	4R				
93457	6E, 6J	3D, 4B	93457	6E, 6J	9B	3D, 4I				
93458	7Y	-	93458	7Y	-	-				
93459	7Y	-	93459	7Y	-	-				
93464	6M	4R	93464	6E	9N	4R				
93467	6E, 6J	3D, 4B	93467	6E, 6J	9B	3D, 46				
93470	7D	-	93470	7D	9M	-				
93471	7D		93471	7D	9M	-				
93481	-	-	93481	6E	9B	4B				
93481A	-		93481A	6E	9B	4B				
9403	6Q	4M	9403	60	90	4M				
9406	60	4M	9406	60	90	4M				
9410	7D		9410	7D	9M	-				
9423	6Q	4 M	9423	6Q	90	4M				

HI-REL PROCESSING

Fairchild's Bipolar Memory/ECL Products Division offers HI-REL processing for both military and commercial customers. Fairchild's UNIQUE 38510 program provides military customers an opportunity to purchase state-of-the-art LSI memory circuits processed to the latest version of MIL-M-38510/MIL-STD-883. The UNIQUE 38510 program is available for processing to specific customer drawings or may be ordered directly from the QB or QC processing flow.

For commercial customers, the reliability of standard product can be improved by requiring burn-in on all devices with the QP process flow.


All HI-REL TTL RAMs and ROM/PROMs may be purchased in dual in-line and flatpak ceramic packages, with the exception of the 93419 which is only available in the dual in-line package.

In addition to the HI-REL processing flows shown, these additional HI-REL steps are available upon request:


- State-side assembly
- Radiography MTD 2012
- SEM Analysis
- PROM Programming (single or multiple pulse)
- Special lead form
- Read and record critical parameters before and after burn-in

HI-REL PROCESSING FLOWS

MILITARY CUSTOMERS




8-6



8-7


PACKAGE OUTLINES



PACKAGE OUTLINES

4R

24-Pin Flatpak







NOTES:


All dimensions in inches (bold) and millimeters (parentheses) Metal cap and base Pins are gold-plated kovar Package weight is 0.6 gram






practice for .020" (0.508) diameter pin Package weight is 2.0 grams






Package weight is 2.0 grams



Pin numbers for reference only

PACKAGE OUTLINES



.610 (15.494) .590 (14.986) .060 (1.524) .025 (0.635) ากกกกกกกกก .011 (0.279) 009 (0.229) .675 .020 (0.508) (3.175) MIN. MAY .040 (1.016) .016 (0.406) All dimensions in inches (bold) and millimeters (parentheses) Cap is gold-plated kovar Pins are intended for insertion in hole rows on .600" (15.24) centers Board-drilling dimensions should equal your practice for .020" (0.51) diameter pin Pins are nickel-gold plated kovar


6M

.030 (0.762)


.590 (14.986) 565 (14 351)

Package weight is 4.0 grams


7A 14-Pin Ceramic Dual In-line




PACKAGE OUTLINES



8



18-Pin Plastic Dual In-line




NOTES:

All dimensions in inches (bold) and millimeters (parentheses) Pins are intended for insertion in hole rows on .300" (7.62) centers They are purposely shipped with "positive" misalignment to facilitate insertion Board-drilling dimensions should equal your practice for .020" (0.51) diameter pin Pins are tin-plated kovar or alloy 42

Pin numbers for reference only

9M



8



INTRODUCTION	1
NUMERICAL INDEX OF DEVICES	2
SELECTION GUIDES AND CROSS REFERENCE	3
GENERAL CHARACTERISTICS	4
RAMs	5
ROMs AND PROMs	6
PRODUCT INFORMATION/DATA SHEETS	7
ORDER AND PACKAGE INFORMATION	8
FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS	9





CHAPTER 9

• Fairchild Field Sales Offices, Representatives and Distributors

FAIRCHILD FRANCHISED DISTRIBUTORS UNITED STATES AND CANADA

ALABAMA HALLMARK ELECTRONICS 4739 Commercial Drive Huntsville, Alabama 35605 Tel: 205-837-8700 TWX: 810-726-2187

HAMILTON/AVNET ELECTRONICS 805 Oster Drive, N.W. Huntsville, Alabama 35805 Tel: 205-533-1170 Telex: None — use HAMAVLECB DAL 73-0511 (Regional Hq. in Dallas, Texas)

ARIZONA HAMILTON/AVNET ELECTRONICS 2615 S. 21st Street Phoenix, Arizona 85034 Tel: 602-275-7851 TWX: 910-951-1535

LIBERTY ELECTRONICS/ARIZONA 3130 N. 27th Avenue Phoenix, Arizona 85016 Tel: 602-257-1272 TWX: 910-951-4282

MIRCO ELECTRONIC DISTRIBUTORS MIRCO ELECTRONIC DIST 2005 West Peoria Avenue Phoenix, Arizona 85029 Tel: 602-944-2281 Telex: 668-403

STERLING ELECTRONICS STERLING ELECTRONICS P.O. Drawer 20867 (zip code 85036) 2001 E. University Drive Phoenix, Arizona 85034 Tel: 602-258-4531 Telex: 667317

CALIFORNIA AVNET ELECTRONICS AVNET ELECTRONICS 350 McCormick Avenue Costa Mesa, California 92626 Tel: 714-754-6111 (Orange County) 213-558-2345 (Los Angeles) TWX: 910-595-1928

BELL INDUSTRIES Electronic Distributor Division 1161 N. Fair Oaks Avenue Sunnyvale, California 94086 Tel: 408-734-8570 TWX: 910-339-9378

ELMAR ELECTRONICS 2288 Charleston Rd. Mountain View, California 94042 Tel: 415-961-3611 TWX: 910-379-6437

G.S. MARSHALL COMPANY 9674 Telstar Avenue El Monte, California 91731 Tel: 213-686-0141 TWX: 910-587-1565

G.S. MARSHALL COMPANY 17975 Skypark Blvd. Irvine, California 92707 Tel: 714-556-6400

G.S. MARSHALL COMPANY 8057 Raytheon Rd., Suite 1 San Diego, California 92111 Tel: 714-278-6350 TWX: 910-335-1191

HAMILTON ELECTRO SALES 10912 W. Washington Blvd. Culver City, California 90230 Tel: 213-558-2121 TWX: 910-340-6364

HAMILTON/AVNET ELECTRONICS 575 E. Middlefield Road Mountain View, California 94040 Tel: 415-961-7000 TWX: 910-379-6486

HAMILTON/AVNET ELECTRONICS 8917 Complex Drive San Diego, California 92123 Tel: 714-279-2421 Telex: HAMAVELEC SDG 69-5415

LIBERTY ELECTRONICS 124 Maryland Street El Segundo, California 90245 Tel: 213-322-8100 TWX: 910-348-7111

LIBERTY ELECTRONICS/SAN DIEGO 8248 Mercury Court San Diego, California 92111 Tel: 714-565-9171 TWX: 910-335-1590

COLORADO CENTURY ELECTRONICS 8155 West 48th Avenue Wheatridge, Colorado 80033 Tel: 303-424-1985 TWX: 910-938-0393

CRAMER ELECTRONICS 5465 East Evans Place at Hudson Denver, Colorado 80222 Tel: 303/758-2100

FI MAR ELECTRONICS 6777 E. 50th Avenue Commerce City, Colorado 80022 Tel: 303-287-9611 TWX: 910-936-0770

G.S. MARSHALL COMPANY 5633 Kendall Court Arvada, Colorado 80002 Tel: 303-423-9670 TWX: 910-938-2902

HAMILTON/AVNET ELECTRONICS 5921 N. Broadway Denver, Colorado 80216 Tel: 303-534-1212 TWX: 910-931-0510

CONNECTICUT CRAMER ELECTRONICS 35 Dodge Avenue Wharton Brook Industrial Center North Haven, Connecticut 06473 Tel: 203-239-5641

HAMILTON/AVNET ELECTRONICS 643 Danbury Road 643 Danbury Road Georgetown, Connecticut 06829 Tel: 203-762-0361 TWX: None — use 710-897-1405 (Regional Hq. in Mt. Laurel, N.J.)

HARVEY ELECTRONICS 112 Main Street Norwalk, Connecticut 06851 Tel: 203-853-1515

SCHWEBER ELECTRONICS Finance Drive Commerce Industrial Park Danbury, Connecticut 06810 Tel: 203-792-3500

CRAMER ELECTRONICS 4035 N. 29th Avenue Hollywood, Florida 33020 Tel: 305/923-8181

CRAMER ELECTRONICS 345 North Graham Avenue Orlando, Florida 32814 Tel: 305-894-1511

HALLMARK ELECTRONICS 1302 W. McNab Road Ft. Lauderdale, Florida 33309 Tel: 305-971-9280 TWX: 510-956-3092

HALLMARK ELECTRONICS 7233 Lake Ellenor Drive Orlando, Florida 32809 Tel: 305-855-4020 TWX: 810-850-0183

HAMILTON/AVNET ELECTRONICS 6800 N.W. 20th Avenue Ft. Lauderdale, Florida 33309 Tel: 305-971-2900 TWX: 510-954-9808

SCHWEBER ELECTRONICS 2830 North 28th Terrace Hollywood, Florida 33020 Tel: 305-927-0511 TWX: 510-954-0304

GEORGIA GEORGIA HAMILTON/AVNET ELECTRONICS 6700 Interstate 85 Access Road, Suite 1E Norcross, Ga. 30071 Tel: 404-448-0800 Telex: None – use HAMAVLECB DAL 73 0511 (Regional Hq. in Dallas, Texas)

LYKES ELECTRONICS CORP. 6447 Atlantic Blvd. Norcross, Georgia 30071 Tel: 404-449-9400

ILLINOIS

HALLMARK ELECTRONICS, INC. 180 Crossen Avenue Elk Grove Village, Illinois 60007 Tel 312 437 8800

HAMILTON/AVNET ELECTRONICS 3901 N. 25th Avenue Schiller Park, Illinois 60176 Tel: 312-678-6310 TWX: 910-227-0060

KIERULFF ELECTRONICS 85 Gordon Street Elk Grove Village, Illinois 60007 Tel: 312-640-0200 TWX: 910-227-3166 SCHWEBER ELECTRONICS, INC 1275 Brummel Avenue Elk Grove Village, III, 60007 Tel: 312-593-2740 TWX: 910-222-3453

SEMICONDUCTOR SPECIALISTS, INC. (mailing address) O'Hare International Airport P.O. Box 66125 Chicago, Illinois 60666

(shipping address) 195 Spangler Avenue Elmhurst Industrial Park Elmhurst, Illinois 60126 Tel: 312-279-1000 TWX: 910-254-0169

INDIANA GRAHAM ELECTRONICS SUPPLY, INC. 133 So. Pennsylvania Street Indianapolis, Indiana 46204 Tel: 317-634-8486 TWX: 810-341-3481

PIONEER INDIANA ELECTRONICS, INC. 6408 Castleplace Drive Indianapolis, Indiana 46250 Tel: 317-849-7300 TWX: 810-260-1794

KANSAS

HALLMARK ELECTRONICS, INC. 11870 West 91st Street Shawnee Mission, Kansas 66214 Tel: 913-888-4746

HAMILTON/AVNET ELECTRONICS 37 Lenexa Industrial Center 9900 Pflumm Road 9900 Pflumm Hoad Lenexa, Kansas 66215 Tel: 913-888-8900 Telex: None – use HAMAVLECB DAL 73-0511 (Regional Hq. in Dallas, Texas)

LOUISIANA STERLING ELECTRONICS CORP. 4613 Fairfield Metairie, Louisiana 70002 Tel: 504-887-7610 Telex: STERLE LEC MRIE 58-328

MARYLAND

HALLMARK ELECTRONICS, INC 6655 Amberton Drive Baltimore, Maryland 21227 Tel, 301-796-9300

HAMILTON/AVNET ELECTRONICS (mailing address) Friendship International Airport P.O. Box 8647 Baltimore, Maryland 21240

7255 Standard Drive (shipping address) Hanover, Maryland 21076 Tel: 301-796-5000 TWX: 710-862-1861 Telex: HAMAVLECA HNVE 87-968

PIONEER WASHINGTON ELECTRONICS, INC. 9100 Gaither Road Gaithersburg, Maryland 20760 Tel: 301-948-0710 TWX. 710-828-9784

SCHWEBER ELECTRONICS 5640 Fisher Lane Rockville, Maryland 20852 Tel: 301-881-2970 TWX. 710-828-0536

MASSACHUSETTS CRAMER ELECTRONICS 85 Wells Avenue Newton Centre, Massachusetts 02159 Tel: 617-964-4000

GERBER ELECTRONICS 852 Providence Highway U.S. Route 1 Dedham, Massachu Tel: 617-329-2400 achusetts 02026

HAMILTON/AVNET ELECTRONICS 100 E. Commerce Way Woburn, Massachusetts 01801 Tel: 617-933-8000 TWX: 710-332-1201

HARVEY ELECTRONICS 44 Hartwell Ave. Lexington, Massachusetts 02173 Tel: 617-861-9200 TWX: 710-326-6617

SCHWEBER ELECTRONICS 213 Third Avenue Waltham, Massachusetts 02154 Tel: 617-890-8484

FAIRCHILD FRANCHISED DISTRIBUTORS (Cont'd) UNITED STATES AND CANADA

MICHIGAN

MICHIGAN HAMILTON: AVNET ELECTRONICS 12870 Farmington Rd. Livonia, Michigan 48150 Tel: 313-522-4700 TWX: 810-242-8775

PIONEER DETROIT 13485 Stamford Livonia, Michigan 48150 Tel: 313-525-1800

SCHWEBER ELECTRONICS SCHWEBER ELECTRO 86 Executive Drive Troy, Michigan 48084 Tel: 313-583-9242

SHERIDAN SALES CO 24543 Indoplex Drive (P.O. Box 529) Farmington, Mich. 48024 Tel: 313-477-3800

MINNESOTA HAMILTON/AVNET ELECTRONICS 7683 Washington Ave. South Edina, Minnesota 55435 Tel: 612-941-3801 TWX: None — use 910-227-0060 (Regional Hq. in Chicago, III.)

SCHWEBER ELECTRONICS 7402 Washington Ave. South Eden Prairie, Minnesota 55343 Tel: 612-941-5280

SEMICONDUCTOR SPECIALISTS, INC. 8030 Cedar Avenue South Minneapolis, Minnesota 55420 Tel: 612-854-8841 TWX: 910-576-2812

MISSOURI HALLMARK ELECTRONICS. INC 13789 Rider Trail Earth City, Missouri 63045 Tel: 314-291-5350

HAMILTON/AVNET ELECTRONICS 364 Brookes Lane Hazelwood, Missouri 63042 Tel: 314-731-1144 TWX: 910-762-0606

SEMICONDUCTOR SPECIALISTS, INC. 8805 N. Oak Trafficway Kansas City, Mo. 64116 Tel: 816-452-3900 TWX: 910-771-2114

NEW JERSEY HAMILTON/AVNET ELECTRONICS 218 Little Fails Road Cedar Grove, New Jersey 07009 Tel: 201-239-0800 TWX: 710-994-5787

HAMILTON/AVNET ELECTRONICS HAMILTON/AVNET ELECTRONICS 113 Gaither Drive East Gate Industrial Park Mt. Laurel, N.J. 08057 Tel: 609-234-2133 TWX: 710-897-1405

SCHWEBER ELECTRONICS 43 Belmont Drive Somerset, N.J. 08873 Tel: 201-469-6008 TWX: 710-480-4733

STERLING ELECTRONICS 774 Pfeiffer Blvd. Perth Amboy, N.J. 08861 Tel: 201-442-8000 Telex: 138-679

WILSHIRE ELECTRONICS 855 Industrial Highway, Unit #5 Cinnaninson, New Jersey 08077 Tel: 215-627-1920

WILSHIRE ELECTRONICS 1111 Paulison Avenue Clifton, New Jersey 07011 Tel: 201-365-2600 TWX: 710-989-7052

NEW MEXICO CENTURY ELECTRONICS 121 Elizabeth, N.E. Albuquerque, New Mexico 87123 Tel: 505-292-2700 TWX: 910-989-0625

HAMILTON / AVNET ELECTRONICS 2450 Baylor Dr. S E. Albuquerque, New Mexico 87119 Tel: 505-765-1500 TWX: None — use 910-379-6486 (Regional Hq. in Mt. View, Ca.)

NEW YORK CRAMER ELECTRONICS 129 Oser Avenue Hauppauge, N.Y. 11787 Tel: 516/231-5682

CRAMER ELECTRONICS 6716 Joy Road E. Syracuse, N.Y. 13057 Tel: 315/437-6671

COMPONENTS PLUS, INC. 40 Oser Avenue Hauppauge, L.I., New York 11787 Tel: 516-231-9200 TWX: 510-227-9869

HAMILTON/AVNET ELECTRONICS TAMILTON AVIET ELECTIONICS 167 Clay Road Rochester, New York 14623 Tei: 716-442-7820 TWX: None — use 710-332-1201 (Regional Hq. in Burlington, Mass.)

HAMILTON/AVNET ELECTRONICS 6500 Joy Road E. Syracuse, New York 13057 Tel: 315-437-2642 TWX: 710-541-0959

HAMILTON/AVNET ELECTRONICS Admittoly Avver Electrolycos 70 State Street Westbury, L.I., New York 11590 Tel: 516-333-5800 TWX: 510-222-8237

ROCHESTER RADIO SUPPLY CO., INC. ROCHESTER HADIO SUPPLY 140 W. Main Street (P.O. Box 1971) Rochester, New York 14603 Tel: 716-454-7800

SCHWEBER ELECTRONICS Vestbury, L.I., New York 11590 Tel: 516-334-7474 TWX: 510-222-3660

SCHWEBER ELECTRONICS, INC. 2 Town Line Circle Rochester, New York 14623 Tel: 716-461-4000

SEMICONDUCTOR CONCEPTS Semiconderon concerts 145 Oser Ave. Hauppauge, L.I., New York 11787 Tel: 516-273-1234 TWX: 510-227-6232

SUMMIT DISTRIBUTORS, INC. 916 Main Street Buffalo, New York 14202 Tel: 716-884-3450 TWX: 710-522-1692

NORTH CAROLINA

CRAMER ELECTRONICS 938 Burke Street Winston Salem, N.C. 27102 Tel: 919/725-8711

HALLMARK ELECTRONICS 1208 Front Street, Bldg K Raleigh, North Carolina 27609 Tel: 919-832-4465 TWX 510-928 1831 KIRKMAN ELECTRONICS, INC

901 W. Second Street Winston-Salem, North Carolina 27108 Tel: 919-722-9131

PIONEER/CAROLINA ELECTRONICS 2906 Baltic Avenue Greensboro, North Carolina 27406 Tel: 919-273-4441

OHIO HAMILTON/AVNET ELECTRONICS 761 Beta Drive, Suite "E" Cleveland, Ohio 44143 Tel: 216-461-1400 TWX: None — use 910-227-0060 (Regional Hq. in Chicago, III.)

HAMILTON/AVNET ELECTRONICS 118 Westpark Road Dayton, Ohio 45459 Tel: 513-433-0610 TWX: 810-450-2531

PIONEER/CLEVELAND 4800 East 131st Street Cleveland, Ohio 44105 Tel: 216-587-3600

PIONEER/DAYTON 1900 Troy Street Dayton, Ohio 45404 Tel: 513-236-9900 TWX: 810-459-1622

SCHWEBER ELECTRONICS 23880 Commerce Park Road Beachwood, Ohio 44122 Tel: 216-464-2970 TWX: 810-427-9441

SHERIDAN SALES COMPANY 23224 Commerce Park Road Beachwood Ohio 44122 Tel: 216-831-0130 TWX: 810-427-2957

SHERIDAN SALES CO (mailing address) P.O. Box 37826 Cincinnati, Ohio 45222

(shipping address) Tel: 513-761-5432 TWX: 810-461-2670

OKLAHOMA OKLAHOMA HALLMARK ELECTRONICS 4846 South 83rd East Avenue Tulsa, Oklahoma 74145 Tel: 918-835-8458 TWX: 910-845-2290

PENNSYLVANIA HALLMARK ELECTRONICS, INC 458 Pike Road Huntingdon Valley, Pennsylvania 19006 Tel: 215-355-7300 TWX: 510-667-1727

PIONEER/DELWARE VALLEY, INC. 203 Witmer Rd. Horsham, Pennsylvania 19044 Tel: 215-674-5710 (from Pennsylvania phones) Tel: 609-541-1120 (from New Jersey phones)

PIONEER ELECTRONICS, INC FioNeen Electronics, INC. 560 Alpha Drive Pittsburgh, Pennsylvania 15238 Tel: 412-782-2300 TWX: 710-795-3122

SCHWEBER ELECTRONICS 101 Rock Road Horsham, Pennsylvania 19044 Tel: 215-441-0600

SHERIDAN SALES COMPANY 1717 Penn Ave. Suite 5009 Pittsburgh, Pennsylvania 15221 Tel: 412-244-1640

SOUTH CAROLINA DIXIE RADIO SUPPLY CO., INC. P.O. Box 408 (Zip Code 29202) 1900 Barnwell Street Columbia, South Carolina 29201 Tel: 803-779-5332

TEXAS ALLIED ELECTRONICS 401 East 8th Street Fort Worth, Texas 76102 Tel: 817-336-5401

CRAMER ELECTRONICS 13740 Midway Road, Suite 700 Dallas, Texas 75240 Tel: 214-661-9300

HALLMARK ELECTRONICS 9333 Forest Lane Dallas, Texas 75231 Tel: 214-231-6111

HALLMARK ELECTRONICS, INC. 8000 Westglen Houston, Texas 77063 Tel: 713-781-6100

HAMILTON/AVNET ELECTRONICS 4445 Sigma Road Dallas, Texas 75240 Tel: 214-661-8661 Telex: HAMAVLECB DAL 73-0511

HAMILTON/AVNET ELECTRONICS 3939 Ann Arbor Houston, Texas 77042 Tel: 713-780-1771 Telex: HAMAVLECB HOU 76-2589 SCHWEBER ELECTRONICS. INC. 14177 Proton Road Dallas, Texas 75240 Tel: 214-661-5010 TWX: 910-860-5493.

SCHWEBER ELECTRONICS, INC. 7420 Harwin Drive Houston, Texas 77036 Tel: 713-784-3600 TWX: 910-881-1109

STERLING ELECTRONICS 4201 Southwest Freeway Houston, Texas 77027 Tel: 713-627-9800 TWX: 910-881-5042 Telex: STELECO HOUA 77-5299

FAIRCHILD FRANCHISED DISTRIBUTORS (Cont'd) UNITED STATES AND CANADA

ПТАН

CENTURY ELECTRONICS 2150 South 300 West Salt Lake City, Utah 84115 Tel: 801-487-8551 TWX: 910-925-5686 HAMILTON/AVNET ELECTRONICS

1585 West 2100 South Salt Lake City, Utah 84119 Tel: 801-972-2800 TWN: None use 910-379-6486 (Regional Hq. in Mt. View, Ca.)

WASHINGTON WASHINGTON HAMILTON/AVNET ELECTRONICS 13407 Northrup Way Bellevue, Washington 98005 Tel: 206-746-8750 TWX: 910-443-2449

LIBERTY ELECTRONICS LIBERT FELECTIONICS 5305 2nd Ave. South Seattle, Washington 98108 Tel: 206-763-8200 TWX: 910-444-1379

RADAR ELECTRIC CO., INC 168 Western Avenue West Seattle, Washington 98119 Tel: 206-282-2511 TWX: 910-444-2052

WISCONSIN

HAMILTON/AVNET ELECTRONICS 2975 Moorland Road New Berlin, Wisconsin 53151 Tel 414-784-4510

MARSH ELECTRONICS, INC. 1563 South 100 First Street Milwaukee, Wisconsin 53214 Tel: 414-475-6000

SEMICONDUCTOR SPECIALISTS, INC. 10855 W. Potter Road Wauwatosa, Wisconsin 53226 Tel: 414-257-1330 TWX: 910-262-3022

CANADA

CAM GARD SUPPLY LTD. 640 42nd Avenue S.E. Calgary, Alberta, T2G 1Y6, Canada Tel: 403-287-0520 Telex: 03-822811

CAM GARD SUPPLY LTD. 10505 111th Street Edmonton, Alberta, T5H 3E8, Canada Tel: 403-426-1805 Telex: 03-72960

CAM GARD SUPPLY LTD. 4910 52nd Street Red Deer, Alberta, T4N 2C8, Canada Tel: 403-346-2088

CAM GARD SUPPLY I TD 825 Notre Dame Drive Kamloops, British Columbia, V2C 5N8, Canada Tel: 604-372-3338

CAM.GARD SUPPLY LTD. 1777 Ellice Avenue Winnepeg, Manitoba, R3H OW5, Canada Tel: 204-786-8401 Telex: 07-57622

CAM GARD SUPPLY LTD. Rookwood Avenue Fredericton, New Brunswick, E3B 4Y9, Canada Tel: 506-455-8891

CAM GARD SUPPLY LTD. 15 Mount Royal Blvd. Moncton, New Brunswick, E1C 8N6, Canada Tel: 506-855-2200

CAM GARD SUPPLY LTD. Courtenay Center Saint John, New Brunswick, E2L 2X6, Canada Tel: 506-657-4666 Telex: 01-447489

CAM GARD SUPPLY LTD. 3065 Robie Street Halifax, Nova Scotia, B3K 4P6, Canada Tel: 902-454-8581 Telex: 01-921528

CAM GARD SUPPLY LTD. 1303 Scarth Street Regina, Saskatchewan, S4R 2E7, Canada Tel: 306-525-1317 Telex: 07-12667

CAM GARD SUPPLY LTD. 1501 Ontario Avenue Saskatoon, Saskatchewan, S7K 1S7, Canada Tel: 306-652-6424 Telex: 07-42825

ELECTRO SONIC INDUSTRIAL SALES (TORONTO) LTD. 1100 Gordon Baker Rd. Willowdale, Ontario. M2H 3B3, Canada Tel: 416.494.1666 Telex: ESSCO TOR 06-22030

FUTURE ELECTRONICS CORPORATION 130 Albert Street Ottawa, Ontario, K1P 5G4, Canada Tel: 613-232-7757

FUTURE ELECTRONICS CORPORATION 44 Fasket Drive, Unit #24 Rexdale, Ontario, M9W 1K5, Canada Tel: 416-677-7820

FUTURE ELECTRONICS CORPORATION 5647 Ferrier Street Montreal, Quebec, H4P 2K5, Canada Tel: 514-735-5775

HAMILTON/AVNET INTERNATIONAL HAMILTON/AVNET INTERNATIONAL (CANADA) LTD. 6291 Dorman Rd., Unit #16 Mississauga, Ontario, L4V 1H2, Canada Tel: 416-677-7432 TWX: 610-492-8867

HAMILTON/AVNET INTERNATIONAL (CANADA) LTD. 1735 Courtwood Crescent Ottawa, Ontario, K1Z 5L9, Canada Tel: 613-226-1700

HAMILTON/AVNET INTERNATIONAL (CANADA) LTD. 2670 Paulus Street St. Laurent, Quebec, H4S 162, Canada Tel: 514-331-6443 TWX: 610-421-3731

R.A.E. INDUSTRIAL ELECTRONICS, LTD.

SEMAD ELECTRONICS LTD. 625 Marshall Ave., Suite 2 Dorval, Quebec, H9P 1E1 , Canada Tel: 514-636-4614 TWX: 610-422-3048

SEMAD ELECTRONICS LTD. 1111 Finch Ave. W., Suite 102 Downsview, Ontario, M3J 2E5, Canada Tel: 416-635-9880 TWX: 610-492-2510

SEMAD ELECTRONICS LTD. 1485 Laperriere Ave. Ottawa, Ontario, K1Z 7S8, Canada Tel: 613-722-6571 TWX: 610-562-8966

9-5

FAIRCHILD SALES REPRESENTATIVES UNITED STATES AND CANADA

ALABAMA CARTWRIGHT & BEAN, INC. 2400 Bob Wallace Ave., Suite 201 Huntsville, Alabama 35805 Tel: 205-533-3509

CALIFORNIA CELTEC COMPANY 2041 Business Center Drive, Suite 211 Irvine, California 92715 Tel: 714-752-6111 TWX: 910-595-2512

CELTEC COMPANY 15300 Ventura Blvd., Room 200 Sherman Oaks, California 91403 Tel: 213-990-3440 TWX: 910-495-2010

CELTEC COMPANY 7867 Convoy Court, Suite 312 San Diego, California 92111 Tel: 714-279-7961 TWX: 910-335-1512

MAGNA SALES, INC. 3212 Scott Blvd. Santa Clara, California 95050 Tel: 408-985-1750 TWX: 910-338-0241

COLORADO COLONADO SIMPSON ASSOCIATES, INC. 2552 Ridge Road Littleton, Colorado 80120 Tel: 303-794-8381 TWX: 910-935-0719

CONNECTICUT PHOENIX SALES COMPANY 389 Main Street Ridgefield, Connecticut 06877 Tel: 203-438-9644 TWX: 710-467-0662

FLORIDA LECTROMECH, INC. 303 Whooping Loop Altamonte Springs, Florida 32701 Tel: 305-831-1577 TWX: 810-853-0262

LECTROMECH, INC. 2741 North 29th Avenue, Suite 218 Hollywood, Florida 33020 Tel: 305-920-2291 TWX: 510-954-9793

LECTROMECH, INC. 5527 Bayou Grande N.E. St. Petersburg, Florida 33703 Tel: 813-527-2406

GEORGIA GEORGIA CARTWRIGHT & BEAN, INC. P.O. Box 52846 (Zip Code 30355) 90 W. Wieuca Square. Suite 155 Atlanta, Georgia 30342 Tel: 404-255-5262 TWX: 810-751-3220

ILLINOIS MICRO SALES, INC. 2258-B Landmeir Road Elk Grove Village, Illinois 60007 Tel: 312-956-1000 TWX: 910-222-1833

INDIANA LESLIE M. DEVOE COMPANY 7172 North Keystone Ave., Suite C Indianapolis, Indiana 46240 Tel: 317-257-1227 TWX: 810-341-3284

IOWA

B.C. ELECTRONICS SALES, INC. 4403 First Avenue S.E., Suite 412 Cedar Rapids, Iowa 52402 Tel: 319-393-5818

KANSAS B.C. ELECTRONIC SALES, INC. P.O. Box 788 11495 Lenexa Drive Olathe, Kanasa 66061 Tel: 913-888-6680 TWX: 910-749-6414

MARYLAND DELTA III ASSOCIATES 5801 Annapolis Road, Suite 500 Biadensburg, Maryland 20710 Tel: 301-779-0977 TWX: 710-826-9654

MASSACHUSETTS SPECTRUM ASSOCIATES, INC. SPECIFIUM ASSOCIATES, INC. 888 Worcester Street Wellesley, Massachusetts 02181 Tel: 617-237-2796 TWX: 710-348-0424

MICHIGAN MICHIGAN RATHSBURG ASSOCIATES 16621 E. Warren Ave. Detroit, Michigan 48224 Tel: 313-882-1717 Telex: 23-5229

MINNESOTA PSI COMPANY 7710 Computer Avenue Minneapolis, Minnesota 55435 Tel: 612-835-1777 TWX: 910-576-3483

MISSISSIPPI MISSISSIPPI CARTWRIGHT & BEAN, INC. P.O. Box 16728 5250 Galaxy Drive, Suite J Jackson, Mississippi 39207 Tel: 601-981-1368

MISSOURI MISSOURI B.C. ELECTRONIC SALES, INC. 300 Brookes Drive, Suite 105 Hazelwood, Missouri 63042 Tel: 314-731-1255 TWX: 910-762-0600

NEW JERSEY LORAC SALES, INC. 580 Valley Road Wayne, New Jersey 07470 Tel: 201-696-8875 TWX: 710-988-5846

NEW YORK LOBAC SALES INC EURAC SALES, INC. 550 Old Country Road, Room 410 Hicksville, New York 11801 Tel: 516-681-8746 TWX: 510-224-6480

TRI-TECH ELECTRONICS, INC. 3215 East Main Street Endwell, New York 13760 Tel: 607-754-1094 TWX: 510-252-0891

TRI-TECH ELECTRONICS, INC. 290 Perinton Hills Office Park Fairport, New York 14450 Tel: 716-223-5720

TRI-TECH ELECTRONICS. INC. 6836 East Genesee Street Fayetteville, New York 13066 Tel: 315-446-2881 TWX: 710-541-0604

TRI-TECH ELECTRONICS, INC. 15 College View Avenue Poughkeepsie, New York 12603 Tel: 914-473-3880

NORTH CAROLINA CARTWRIGHT AND BEAN, INC. 1165 Commercial Ave. Charlotte, North Carolina 28205 Tel: 704-377-5673

CARTWRIGHT & BEAN, INC. P.O. Box 18465 3948 Browning Place Raleigh, North Carolina 27609 Tel: 919-781-6560 оню

THE LYONS CORPORATION 4812 Frederick Road, Suite 101 Dayton, Ohio 45414 Tel: 513-278-0714

THE LYONS CORPORATION 6151 Wilson Mills Road, Suite 101 Highland Heights, Ohio 44143 Tel: 216-461-8288

OKLAHOMA TECHNICÁL MARKETING 9717 East 42nd Street, Suite 210 Tulsa, Oklahoma 74101 Tel: 918-622-5984

OREGON OREGON QUADRA CORPORATION P.O. Box 23681 4227 N.E. Azalea Hillsboro, Oregon 97123 Tel: 503-225-0350 TWX: 910-443-2318

PENNSYLVANIA BGR ASSOCIATES 2500 Office Center 2500 Maryland Road Willow Grove, Pennsylvania 19090 Tel 215-657-3301

TENNESSEE TENNESSEE CARTWRIGHT & BEAN, INC. P.O. Box 4760 560 S. Cooper Street Memphis, Tennessee 38104 Tel: 901-276-4442

CARTWRIGHT & BEAN, INC. 8501 Kingston Pike Knoxville, Tennessee 37919 Tel: 615-693-7450

TEXAS TECHNICAL MARKETING 4445 Alpha Road, Suite 102 Dallas, Texas 75240 Tel: 214-387-3601 TWX: 910-860-5158

TECHNICAL MARKETING 6430 Hillcroft, Suite 104 Houston, Texas 77036 Tel: 713-777-9228

UTAH UTAH SIMPSON ASSOCIATES, INC. P.O. Box 151430 Salt Lake City, Utah 84115 Tel: 801-486-3731

WASHINGTON QUADRA CORPORATION 14825 N.E. 40th Street Suite 340 Redmond, Washington 98052 Tel: 206-883-3550 TWX, 910-449-2592

WISCONSIN WISCONSIN LARSEN ASSOCIATES 10855 West Potter Road Wauwatosa, Wisconsin 53226 Tel: 414-258-0529 TWX: 910-262-3160

CANADA CANADA R.N. LONGMAN SALES, INC. (L.S.I.) 1590 Matheson Blvd., Unit #26-A Mississauga, Ontario, L4W 1J1, Canada Tel: 416-625-6770 TWX: 610-492-4311

R.N. LONGMAN SALES, INC. (L.S.I.) 1385 Mazurette Street West, Suite #3 Montreal, Quebec, H4N 1G8, Canada Tel: 514-382-2552 TWX: 610-421-3178

FAIRCHILD SALES OFFICES UNITED STATES AND CANADA

INDIANA Fort Wayne Office 2118 Inwood Drive 46805 Suite 111 Tel: 219-483-6453 TWX: 810-332-1507

Indianapolis Office* 7202 N. Shadeland 46250 Tel: 317-849-5412 TWX: 810-260-1793

KANSAS Kansas City Office Corporate Woods 10875 Grandview, Suite 2255 Overland Park 66210 Tel: 913-649-3974

MARYLAND Bladensburg Office 5801 Annapolis Road 20710 Suite 500 Tel: 301-779-0954 TWX: 710-826-9654

MASSACHUSETTS MASSACHUSETTS Boston Office* 888 Worcester Street Wellesley Hills 02181 Tel: 617-237-3400 TWX: 710-348-0424

MICHIGAN MICHIGAN Detroit Office* Johnston Building, Suite 24 20793 Farmington Road Farmington Hills 48024 Tel: 313-478-7400 TWX: 810-242-2973

MINNESOTA Minneapolis Office* 7600 Parklawn Avenue Room 251 Edina 55435 Tel: 612-835-3322 TWX: 910-576-2944

NEW JERSEY Wayne Office 580 Valley Road 07490 Suite 1 Tel: 201-696-7070

NEW MEXICO Albuquerque Office 2403 San Mateo N.E. 87110 Plaza #2 Tel: 505-265-5601 TWX: 910-989-1186

NEW YORK Melville Office* 275 Broadhollow Road 11746 Tel: 516-293-2900 TWX: 510-224-6480 Poughkeepsie Office 15 College View Ave. 12603 Tel: 914-452-4200 TWX: 510-248-0030

Rochester Office* 260 Perinton Hills Office Park Fairport 14450 Tel: 716-223-7700

оню

Dayton Office 4812 Frederick Road 45414 Suite 101 Tel: 513-278-8278 TWX: 810-459-1803

OKIAHOMA Tulsa Office 9717 E. 42nd Street 74101 Suite 210 Tel: 918-663-7131

PENNSYLVANIA Philadelphia Office 2500 Maryland Road Willow Grove, PA. 19090 Tel 215-657-2711

TEXAS TEXAS Dallas Office* 13771 N. Central Expressway 75231 Suite 809 Tel: 214-234-3391 TWX: 910-867-4757

Houston Office* 6430 Hillcroft 77081 Suite 102 Tel: 713-771-3547 TWX: 910-881-6278

CANADA CANADA Toronto Regional Office Fairchild Semiconductor 1590 Matheson Blvd., Unit 26 Mississauga, Ontario, L4W 1J1, Canada Tel: 416-625-7070 TWX: 610-492-4311

ALABAMA

ALABAMA Huntsville Office* Executive Plaza Suite 107 4717 University Drive, N. W. Huntsville, Alabama 35805 Tel: 205-837-8960

ARIZONA Phoenix Office 4414 N. 19th Avenue 85015 Suite G Tel: 602-264-4948 TWX: 910-951-1544

CALIFORNIA Los Angeles Office* Crocker Bank Bidg. 15760 Ventura Bivd., Suite 1027 Encino 91436 Tel: 213-990-9800 TWX: 910-495-1776

Santa Ana Office* 2101 East Fourth St. 92705 Bldg. B, Suite 185 Tel: 714-558-1881 TWX: 910-595-1109

Santa Clara Office* 3212-3214 Scott Blvd: Santa Clara, 95050 Tel: 408-244-1400 TWX: 910-338-0241

FLORIDA

Ft. Lauderdale Office Suite 300-B 1001 Northwest 62nd Street Ft. Lauderdale, Florida 33309 Tel: 305-771-0320

Orlando Office* Crane's Roost Office Park 303 Whooping Loop Altamonte Springs 32701 Tel: 305-834-7000 TWX: 810-850-0152

GEORGIA

Atlanta Office 1641 Wellshire Lane Dunwoody, Ga. 30338 Tel: 404-394-5298 ILLINOIS

Chicago Office* The Tower - Suite 610 Rolling Meadows 60008 Tel: 312-640-1000

*Field Applications Engineer available

AUSTRALIA Fairchild Australia Pty. Ltd. A.D.C. Pacific Building 77 Pacific Highway North Sydney, N.S.W. 2060 Australia Tel: 929-6711 Telex: AA20053 FAIRSYD

(mailing address) P.O. Box 450 North Sydney, N.S.W. 2060 Australia

AUSTRIA Fairchild Electronics A-1010 Wien Schwedenplatz 2 Tel: 0222 635821 Telex: 75096

BRAZIL Fairchild Semicondutores Caixa Postal 30407 Caixa Postal 30407 Rua Alagoas, 663 01242 Sao Paulo, Brazil Tel 66-9092 Telex 011-23831 Cable: FAIRLEC

FRANCE FHANCE Fairchild Semiconducteurs S.A. 121, Avenue d'Italie **75013-Paris** Tel; 580 5566 Telex: 260937/200614

GERMANY GERMANY Fairchild Camera and Instrument (Deutschland) GmbH Verkal/sleitung Deutschland 8 Muenchon 80 Truderinger Str. 13 Tei: (0.8) 4/301091 Telex: 52 4831 fair d

Fairchild Camera and Instrument (Deutschland) GmbH European Headquarters 62 Wiesbaden 12 Hagenauer Str. 38 Fostfach 9549 Tel: 06121 2051 Telex: 04186588

Fairchild Camera and Instrument (Deutschland) GmbH 3000 Hannover Koenigsworther Strasse 23 Tel: 0511 17844 Telex: 09 22922

INTERNATIONAL FAIRCHILD SALES OFFICES

Fairchild Camera and Instrument (Deutschalnd) GmbH 7250 Leonberg Poststr. 37 Tele: 07152 41026 Telex: 07 245711

Fairchild Camera and Instrument (Deutschland) GmbH 85 Nuernberg Waldlustsrasse 1 Tel: 0911 407005 Telex: 06 23665

HONG KONG Forker KONG Fairchild Semiconductor (HK) Ltd. 135 Hoi Bun Road Kwun Tong Kowloon, Hong Kong Tel: K-890271 Telex: HKG-531

ITALY Fairchild Semiconduttori, S.p.A. Via Citta' Di Castello, 13 00191 Roma, Italy Tel: 00396 3274006

Fairchild Semiconduttori S.p.A. Via Rosellini, 12 20124 Milano, Italy Tel: 00392 6887451 Telex: 36522

JAPAN TDK-Fairchild Sanyo Kokusaku Pulp Bidg, 2nd Fl. 7-8 Shibuya 1-Chome Shibuya-ku Tokyo 106, Japan Tel: 03-400-8351 Telex: 2424173

KORFA KOREA Fairchild Semikor Ltd. 551-1 Shin Dae Bank-Dong Young Dong Po-Ku Seoul 151, Korea MEXICO

MEXICO Fairchild Mexicana S.A. Blvd. Adolfo Lopez Mateos No. 163 Mexico 19, D.F. Tel: 905-563-5411 Telex: 017-71-038

SCOTLAND SCOTLAND Fairchid Semiconductor Ltd. Shiel House Craigshill Livingston West Lothian, Scotland Tel: 00445 8932891 Telex: 0051 72629

SINGAPORE Fairchild Semiconductor Ltd. 11, Lorong 3 Toa Payoh Singapore 12 Tel: 531-066

SWEDEN Fairchild Semiconductor AB Svartensgatan 6, 11620 Stockholm Sweden Tel: 00468-449255 Telex: 0054-17759

TAIWAN TAIWAN Fairchild Semiconductor (Taiwan) Ltd Hsietsu Building, Room 502 47 Chung Shan North Road Sec. 3, Taipei, Taiwan Tel: 573205 thru 573207

THE NETHERLANDS THE NETHERLANDS Fairchild Semiconductor Paradijslaan 39 Eindhoven, Holland Tel. 003140-446909 Telex. 0044-51024

UNITED KINGDOM Fairchild Camera and Instrument (UK) Ltd. Semiconductor Division 230 High Street Potters Bar Hertfordshire EN6 5BU England Tel: 0707 51111 Telex: 0051 262835



Fairchild reserves the right to make changes in the circuitry or specifications in this book at any time without notice. archild, cannot assume responsibility for use of any circuitry described other than circuitry entirely embodied in a Fairchild product. No other circuit patent licenses are implied.

Printed in U.S.A./292-12-0001-037/30M

1