Fairchild TTL Family


## SECTION SELECTOR



Standard TTL
Low Power TTL
High Speed TTL


FUNCION SEEECTOR

Gates \& Flip-Flops
Registers
Encoders
Operators
Decoders-Demultiplexers
Multiplexers
Latches
Counters


Pulse Shapers
Drivers
LLine Drivers/Receivers
Translators
Sense Amplifiers

## Table of Contents

Introduction .................... 3
Numerical Index of Devices .... 4
54/74 Index ..................... 6
Specifications
SSI............................. 7
MSI............................ . 11
Memory . . . . . . . . . . . . . . . . . . 63
Interface ..................... . . 73
Package Drawings ............. . . 80
Loading Chart .................. 81
Pin Diagrams ................... . 88
Ordering Information . . . . . . . . . . 108

## INTRODUCTION

Fairchild's TTL Family is the most complete line of TTL products available today. There are over 150 circuit functions with more than 75 MSI devices from which to choose. The family consists of logic, memory and interface functions, and is a unique blend of Fairchild proprietary circuits and a large number of second source devices which have achieved wide market acceptance.

Fairchild's family of functions has been designed to provide the system designer with a complete line of standard, off-the-shelf functional building blocks that can be interfaced directly with each other in the same system to provide almost any Speed/ Power combination.

The typical characteristics of the Fairchild TTL Family are as follows. Full loading information is given on pages 81 to 107.

| Supply Voltage | 5.0 V |
| :---: | :---: |
| Logic "0" Output Voltage | 0.2 V |
| Logic "1" Output Voltage | 3.0 V |
| Noise Immunity | 1.0 V |
| Temperature Ranges | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
|  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Packages 14,16 and | Dip and Flat Pack |

NUMERICAL INDEX OF DEVICES

| DEVICE | Page No. |  |  |
| :---: | :---: | :---: | :---: |
|  | $$ | PINS |  |
|  |  | ¢ | 呆 |
| 4100 (See 93400) | 67 | 97 |  |
| 4101 (See 93401) | 67 | 97 |  |
| 4102 (See 93402) |  | 97 |  |
| 4103 (See 93403) | 66 | 97 |  |
| 4106 (See 93406) |  | 97 |  |
| 4108 (See 93408) | 72 |  |  |
| 4110 (See 93410) | 68 |  |  |
| 5400 (9N00) | 8 | 89 | 100 |
| 5401 (9N01) | 8 | 89 | 100 |
| 5402 (9N02) | 8 | 89 | 100 |
| 5403 (9N03) | 8 | 89 |  |
| 5404 (9N04) | 8 | 89 | 100 |
| 5405 (9N05) | 8 | 89 | 100 |
| 5408 (9N08) | 8 | 89 | 100 |
| 5410 (9N10) | 8 | 89 | 100 |
| 5411 (9N11) | 8 | 89 | 100 |
| 5420 (9N20) | 8 | 89 | 100 |
| 5430 (9N30) | 8 | 89 | 100 |
| 5440 (9N40) | 8 | 89 | 100 |
| 5442 (9352) | 31 | 94 |  |
| 5443 (9353) | 31 | 94 |  |
| 5444 (9354) | 32 | 94 |  |
| 5446 (9357A) | 32 | 94 |  |
| 5447 (9357B) | 32 | 94 |  |
| 5448 (9358) | 33 | 94 |  |
| 5449 (9359) | 33 |  | 104 |
| 5450 (9N50) | 8 | 90 | 100 |
| 5451 (9N51) | 8 | 90 | 101 |
| 5453 (9N53) | 8 | 90 | 101 |
| 5454 (9N54) | 8 | 90 | 101 |
| 5460 (9N60) | 8 | 90 | 101 |
| 5470 (9N70) | 8 | 90 | 101 |
| 5472 (9N72) | 8 | 90 | 101 |
| 5473 (9N73) | 8 | 90 | 101 |
| 5474 (9N74) | 8 | 90 | 101 |
| 5475 (9375) | 37 |  |  |
| 5476 (9N76) | 8 | 90 |  |


| DEVICE | Page No. |  |  |
| :---: | :---: | :---: | :---: |
|  | $\begin{array}{\|c} \hline 0 \\ y \\ a \\ a \end{array}$ | PINS |  |
|  |  | $\overline{\bar{a}}$ | 吅 |
| 5477 (9377) | 37 |  | 104 |
| 5480 (9380) | 25 | 951 | 104 |
| 5482 (9382) | 25 | 951 | 105 |
| 5483 (9383) | 26 | 95 |  |
| 5486 (9N86) | 8 | 901 | 101 |
| 5490 (9390) | 45 | 95 |  |
| 5491 (9391) | 16 | 951 | 105 |
| 5492 (9392) | 46 | 95 |  |
| 5493 (9393) | 46 | 95 |  |
| 5494 (9394) | 17 | 95 |  |
| 5495 (9395) | 18 | 95 | 105 |
| 5496 (9396) | 19 | 95 | 105 |
| 54104 (9N104) | 8 | 90 | 101 |
| 54105 (9N105) | 8 | 90 | 101 |
| 54107 (9N107) | 8 | 90 |  |
| 54141 (9325) | 29 | 95 | 105 |
| 54181 (9341) | 23 | 94 | 104 |
| 54182 (9342) |  | 94 | 104 |
| 54192 (9360) | 43 | 94 | 104 |
| 54193 (9366) | 44 | 94 | 104 |
| $54 \mathrm{HOO}(9 \mathrm{HOO})$ | 9 | 91 | 102 |
| $54 \mathrm{H01}$ (9H01) | 9 | 91 | 102 |
| $54 \mathrm{HO4}$ (9H04) | 9 | 91 | 102 |
| $54 \mathrm{H05}$ (9H05) | 9 | 91 | 102 |
| 54 H 10 (9H10) | 9 | 91 | 102 |
| 54 H 20 ( 9 H 20 ) | 9 | 91 | 102 |
| 54 H 22 (9H22) | 9 | 91 | 102 |
| 54 H 30 (9H30) | 9 | 91 | 102 |
| 54 H 40 (9H40) | 9 | 91 | 102 |
| 54 H 73 (9H73) | 9 | 91 | 102 |
| 54H76 (9H76) | 9 | 91 |  |
| 54 H 78 (9H78) | 9 | 91 | 102 |


| DEVICE | Page No. |  |  |
| :---: | :---: | :---: | :---: |
|  | $\left.\begin{array}{\|l\|} \hline 0 \\ 0 \\ w \\ w \\ 0 \end{array} \right\rvert\,$ | PINS |  |
|  |  | $\frac{\square}{\bar{O}}$ | 는 |
| 7400 (9N00) | 8 | 891 | 100 |
| 7401 (9N01) | 8 | 891 | 100 |
| 7402 (9N02) | 8 | 891 | 100 |
| 7403 (9N03) | 8 | 89 |  |
| 7404 (9N04) | 8 | 891 | 100 |
| 7405 (9N05) | 8 | 89 | 100 |
| 7408 (9N08) | 8 | 89 | 100 |
| 7410 (9N10) | 8 | 891 | 100 |
| 7411 (9N11) | 8 | 891 | 100 |
| 7420 (9N20) | 8 | 89 | 100 |
| 7430 (9N30) | 8 | 89 | 100 |
| 7440 (9N40) | 8 | 891 | 100 |
| 7441 (9315) | 28 | 931 | 104 |
| 7442 (9352) | 31 | 94 |  |
| 7443 (9353) | 31 | 94 |  |
| 7444 (9354) | 32 | 94 |  |
| 7446 (9357A) | 32 | 94 |  |
| 7447 (9357B) | 32 | 94 |  |
| 7448 (9358) | 33 | 94 |  |
| 7449 (9359) | 33 |  | 104 |
| 7450 (9N50) | 8 | 901 | 100 |
| 7451 (9N51) | 8 | 90 | 101 |
| 7453 (9N53) | 8 | 901 | 101 |
| 7454 (9N54) | 8 | 90 | 101 |
| 7460 (9N60) | 8 | 90 | 101 |
| 7470 (9N70) | 8 |  | 101 |
| 7472 (9N72) | 8 | 90 | 101 |
| 7473 (9N73) | 8 | 90 | 101 |
| 7474 (9N74) |  | 90 | 101 |
| 7475 (9375) |  | 94 |  |
| 7476 (9N76) |  |  |  |
| 7477 (9377) | 37 |  | 104 |
| 7480 (9380) |  | 95 | 104 |
| 7482 (9382) |  | 95 | 105 |
| 7483 (9383) |  |  |  |


| DEVICE | Page No. |  |  |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \substack{0 \\ u \\ w \\ 0 \\ 0 \\ \hline} \end{aligned}$ | PINS |  |
|  |  | $\frac{\square}{0}$ | 는 |
| 7486 (9N86) | 8 | 901 | 101 |
| 7490 (9390) | 45 | 95 |  |
| 7491 (9391) | 16 | 951 | 105 |
| 7492 (9392) | 46 | 95 |  |
| 7493 (9393) | 46 | 95 |  |
| 7494 (9394) |  | 95 |  |
| 7495 (9395) | 18 | 951 | 105 |
| 7496 (9396) | 19 | 951 | 105 |
| 74104 (9N104) | 8 | 901 | 101 |
| 74105 (9N105) | 8 | 901 | 101 |
| 74107 (9N107) | 8 | 90 |  |
| 74141 (9325) | 29 | 931 | 105 |
| 74181 (9341) | 23 | 941 | 104 |
| 74182 (9342) |  | 94 | 104 |
| 74192 (9360) | 43 | 94 | 104 |
| 74193 (9366) | 44 | 94 | 104 |
| 74196 (93H70) | 61 | 961 | 106 |
| 74197 (93H76) | 61 | 961 | 106 |
| 74H00 (9Н00) | 9 | 911 | 102 |
| $74 \mathrm{H01}$ (9H01) | 9 | 911 | 102 |
| 74 H 04 (9H04) | 9 | 911 | 102 |
| 74H05 (9Н05) | 9 | 911 | 102 |
| 74 H 10 (9H10) | 9 | 911 | 102 |
| 74 H 2 O (9H20) | 9 | 911 | 102 |
| 74 H 22 (9H22) | 9 | 911 | 102 |
| 74 H 30 (9H30) | 9 | 91 | 102 |
| 74 H 40 (9H40) | 9 | 911 | 102 |
| 74H73 (9H73) |  | 91 | 102 |
| 74H76 (9H76) |  | 91 |  |
| 74 H 78 (9H78) | 9 | 911 | 102 |
| 7524 (9664) | 79 | 98 |  |
| 7525 (9665) |  | 98 |  |

## NUMERICAL INDEX OF DEVICES

| DEVICE | Page No. |  |  | DEVICE | Page No. |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{array}{\|l\|} \hline \mathbf{c} \\ \text { en } \\ \mathbf{u} \\ \mathbf{c} \\ \hline \end{array}$ | PINS |  |  | $\begin{array}{\|l\|} \hline 0 \\ 0 \\ \underset{y}{n} \\ \hline \end{array}$ | PINS |  |
|  |  | - | 믄 |  |  | ¢ | 는 |
| 9000 | 9 | 88 | 99 | 9N54/5454, 7454 | 8 | 90 | 101 |
| 9001 | 9 | 88 | 99 | 9N60/5460, 7460 | 8 | 901 | 101 |
| 9002 | 9 | 88 | 99 | 9N70/5470, 7470 | 8 | 901 | 101 |
| 9003 | 9 | 88 | 99 | 9N72/5472, 7472 | 8 | 901 | 101 |
| 9004 | 9 | 88 | 99 | 9N73/5473, 7473 | 8 | 9010 | 101 |
| 9005 | 9 | 88 | 99 | 9N74/5474, 7474 |  |  | 101 |
| 9006 | 9 | 88 | 99 | 9N76/5476, 7476 |  | 90 |  |
| 9007 | 9 | 88 | 99 | 9N86/5486, 7486 | 8 | 901 | 101 |
| 9008 | 9 | 88 | 99 |  |  |  |  |
| 9009 | 9 | 88 | 99 | 9N104/54104, 74104 9N105/54105, 74105 |  | 90 | 101 |
| 9012 | 9 | 88 | 99 | 9N107/54107, 74107 |  | 90 |  |
| 9014 | 9 | 88 | 99 |  |  |  |  |
| 9015 | 9 | 88 | 99 | 9L00 |  |  | 101 |
| 9016 | 9 | 88 | 99 | 9L04 | 9 |  | 101 |
| 9017 |  | 88 | 99 | 9L24 | 9 |  | 101 |
|  |  | 88 | 99 | 9L54 | 9 |  | 101 |
| 9020 | 9 |  | 100 |  |  |  |  |
| 9022 | 9 |  | 100 | $9 \mathrm{HOO} / 54 \mathrm{HOO}, 74 \mathrm{H} 00$ |  |  | 102 |
| 9024 | 9 |  | 100 | $9 \mathrm{H} 01 / 54 \mathrm{H} 01,74 \mathrm{H} 01$ | 9 |  | 102 |
| 9033 (See 93433) |  |  | 106 | $9 \mathrm{H} 04 / 54 \mathrm{H} 04,74 \mathrm{H} 04$ | 9 |  | 102 |
| 9034 (See 93434) |  |  |  | $9 \mathrm{H} 05 / 54 \mathrm{H} 05,74 \mathrm{H} 05$ | 9 |  | 102 |
| 9034 (See 93434) |  |  |  | $9 \mathrm{H} 10 / 54 \mathrm{H} 10,74 \mathrm{H} 10$ | 9 |  | 102 |
| 9035 (See 93435) |  |  |  | - $10 / 54 \mathrm{Ho}$, |  |  |  |
| 9N00/5400, 7400 | 8 |  | 100 | 9H20/54H20, 74 H 20 | 9 |  | 102 |
| 9N01/5401, 7401 | 8 |  | 100 | $9 \mathrm{H} 22 / 54 \mathrm{H} 22,74 \mathrm{H} 22$ | 9 |  | 102 |
| 9N02/5402, 7402 | 8 |  | 100 | $9 \mathrm{H} 30 / 54 \mathrm{H} 30,74 \mathrm{H} 30$ | 9 |  | 102 |
| 9N03/5403, 7403 |  |  |  | $9 \mathrm{H} 40 / 54 \mathrm{H} 40,74 \mathrm{H} 40$ | 9 |  | 102 |
| 9N04/5404, 7 |  |  |  |  |  |  |  |
| 9N04/5404, 7 | 8 |  |  |  |  |  |  |
| 9N05/5405, 7405 |  | 89 | 100 |  |  |  |  |
| 9N08/5408, 7408 |  |  | 100 | 9H73/54H73, 74H73 <br> 9H76/54H76, 74H76 |  | $\left.\begin{aligned} & 91 \\ & 91 \end{aligned} \right\rvert\,$ | 102 |
| 9N10/5410, 7410 | 8 |  | 100 | 9H76/54H76, 74H76 9H78/54H78, 74H78 |  | 91 |  |
| 9N11/5411, 7411 | 8 |  | 100 | 9H78/54H78, 74 H 78 |  |  |  |
| 9N20/5420, 7420 | 8 | 89 | 100 | 9300 |  | 921 | 103 |
| 9N30/5430, 7430 |  | 89 |  | 9301 |  | 92 | 103 |
|  |  |  |  | 9304 | 20 | 92 | 104 |
| 9N40/5440, 7440 | 8 |  | 100 | 9305 |  | 92 |  |
| 9N50/5450, 7450 | 8 | $90$ | 100 | 9306 |  |  |  |
| 9N51/5451, 7451 | 8 |  | 101 | 9306 |  |  | 104 |
| 9N53/5453, 7453 | 8 | 90 | 101 | 9307 |  | 9210 | 104 |
|  |  |  |  | 9308 |  | 9210 | 104 |
|  |  |  |  | 9309 |  | 921 | 104 |
|  |  |  |  | 9310 |  |  | 104 |
|  |  |  |  | 9311 |  | 9210 | 104 |


| DEVICE | Page No. |  | DEVICE | Page No. |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | PINS |  | O | PINS |
|  |  | (1) |  | $\left\lvert\, \begin{aligned} & \text { 㟧 } \\ & \stackrel{0}{0} \end{aligned}\right.$ | 或 |
| 9312 | 349 | 92104 | 93L08 | 55 | 95105 |
| 9314 | 359 | 92104 | 93L09 | 53 | 95105 |
| 9315/7441 | 28 | 93104 | 93L10 | 56 | 96105 |
| 9316 | 419 | 93104 | 93L11 | 52 | 96105 |
| 9317 | 28.9 | 93104 | 93 L 12 | 54 | 96105 |
|  |  |  | 93L14 | 55 | 96105 |
| 9318 |  | 93.104 | 93L16 | 57 | 96105 |
| 9321 |  | 93104 | 93L18 | 49 | 96105 |
| 9322 | 349 | 93104 | 93L21 | 53 | 96105 |
| 9324 | 219 | 93104 | 93 L 22 | 54 | 96106 |
| 9325/54141, 74141 | 29 | 93105 | 93L24 | 50 | 96 <br> 96 <br> 106 |
| 9327 |  | 93105 | 93L28 | 48 | 96106 |
| 9328 | 14 | 93105 | 93L40 | 51 | 96106 |
| 9334 | 369 | 93106 | 93 HOO | 59 | 96106 |
| 9337 |  | 93104 | 93H70/74196 | 61 | 96106 |
| 9338 | 159 | 93104 | 93 H 72 | 60 | 96106 |
| 9340 | 229 | 93104 | 93H76/74197 | 61 | 96106 |
| 9341/54181, 74181 | 239 | 94104 | 93400/B | 6797 | 97 |
| 9342/54182, 74182 |  | 94 104 | 93401 | 67 97 | 97 |
| 9348 | 24 |  | 93402 | 719 | 97 |
| 9350 | 429 | 94 | 93403 | 66 | 97106 |
| 9352/5442, 7442 | 319 | 94 | 93406 | 70 | 97 |
| 9353/5443, 7443 | 319 | 94 | 93407 | 66 | 99106 |
| 9354/5444, 7444 | 329 | 94 |  |  |  |
| 9356 | 429 | 94 | 93410 | 68 | 97 |
| 9357A/5446, 7446 | 329 | 94 | 93412 |  | 97 |
| 9357B/5447, 7447 | 329 | 94 | 93415 | 69 | 97 |
| 9358/5448, 7448 |  | 94 | 93433 | 6597 | 97106 |
| 9359/5449, 7449 | 33 | 104 | 93434 | 70 | 97106 |
| 9360/54192, 74192 |  | $94 \mid 104$ | 93435 | 659 | 97 |
| 9366/54193, 74193 | 449 | 94-104 | 9600 | 74 | 98107 |
| 9375/5475, 7475 |  | 94 | 9601 | 74 | 98107 |
| 9377/5477, 7477 | 37 | 104 | 9602 | 74 | 98107 |
| 9380/5480, 7480 | 25 | 95104 | 9614 | 75 | 98107 |
| 9382/5482, 7482 |  | 95105 | 9615 | 75 | 98107 |
| 9383/5483, 7483 |  | 95 | 9616 | 76 | 98107 |
| 9390/5490, 7490 |  | 95 | 9617 | 76 | 98107 |
| 9391/5491, 7491 |  | 95105 | 9620 | 77 | 98107 |
| 9392/5492, 7492 |  | 95 | 9621 | 77 | 98107 |
| 9393/5493, 7493 |  | 95 | 9622 |  | 98107 |
| 9394/5494, 7494 |  | 95 | 9624 | 78 | 98107 |
| 9395/5495, 7495 |  | 95105 | 9625 | 79 | 98107 |
| 9396/5496, 7496 |  | 95105 | 9644 |  | 98 |
| 93L00 |  | 95105 | 9664/7524 |  | 98 |
| 93L01 | 52 | 95105 | 9665/7525 |  | 98 |

## 54/74 SERIES INDEX

The following is a quick-look index to Fairchild second-sourced devices in the popular 5400/7400 series.
SERIES 54 (Standard) SERIES 54H (High Speed) SERIES 74 (Standard) SERIES 74H (High Speed)

| DEVICE | Page No. |  |  |
| :---: | :---: | :---: | :---: |
|  | $\left.\begin{array}{\|c\|} \hline 0 \\ 0 \\ 0 \\ 0 \\ 0 \end{array} \right\rvert\,$ | PINS |  |
|  |  | $\frac{\square}{\overline{0}}$ | 믄 |
| 5400 | 8 | 89 | 100 |
| 5401 | 8 | 89 | 100 |
| 5402 | 8 | 89 | 100 |
| 5403 | 8 | 89 |  |
| 5404 | 8 | 89 | 100 |
| 5405 | 8 | 89 | 100 |
| 5408 | 8 | 89 | 100 |
| 5410 | 8 | 89 | 100 |
| 5411 | 8 | 89 | 100 |
| 5420 | 8 | 89 | 100 |
| 5430 | 8 | 89 | 100 |
| 5440 | 8 | 89 | 100 |
| 5442 | 31 | 94 |  |
| 5443 | 31 | 94 |  |
| 5444 | 32 | 94 |  |
| 5446 | 32 | 94 |  |
| 5447 | 32 | 94 |  |
| 5448 | 33 | 94 |  |
| 5449 | 33 |  | 104 |
| 5450 | 8 | 90 | 100 |
| 5451 | 8 | 90 | 101 |
| 5453 | 8 | 90 | 101 |
| 5454 | 8 | 90 | 101 |
| 5460 | 8 | 90 | 101 |
| 5470 | 8 | 90 | 101 |
| 5472 | 8 | 90 | 101 |
| 5473 | 8 | 90 | 101 |
| 5474 | 8 | 90 | 101 |
| 5475 |  | 194 |  |
| 5476 | 8 | 90 |  |
| 5477 | 37 |  | 104 |
| 5480 | 25 | 595 | 104 |
| 5482 | 25 | 595 | 105 |
| 5483 | 26 | 95 |  |
| 5486 | 8 | 90 | 101 |
| 5490 | 45 | 95 |  |
| 5491 | 16 | 95 | 105 |
| 5492 | 46 | 95 |  |
| 5493 | 46 | 95 |  |
| 5494 |  | 95 |  |
| 5495 | 18 | 95 | 105 |
| 5496 | 19 | 95 | 105 |
| 54104 | 8 | 90 | 101 |
| 54105 | 8 | 90 | 101 |
| 54107 | 8 | 90 |  |
| 54141 | 29 | 95 | 105 |
| 54181 | 23 | 94 | 104 |
| 54182 | 24 | 94 | 104 |
| 54192 | 43 | 94 | 104 |
| 54193 | 44 | 94 | 104 |



| DEVICE | Page No. |  |  |
| :---: | :---: | :---: | :---: |
|  | $\left.\begin{array}{\|c\|} \hline 0 \\ 0 \\ 0 \\ 0 \\ \hline 0 \end{array} \right\rvert\,$ | PINS |  |
|  |  | $0$ | 믄 |
| 74H00 | 9 | 91 | 102 |
| 74H01 | 9 | 91 | 102 |
| 74H04 | 9 | 91 | 102 |
| 74H05 | 9 | 91 | 102 |
| 74H10 | 9 | 91 | 102 |
| 74H20 | 9 | 91 | 102 |
| 74H22 | 9 | 91 | 102 |
| 74H30 | 9 | 91 | 102 |
| 74H40 | 9 | 91 | 102 |
| 74H50 | 9 |  |  |
| 74H51 | 9 |  |  |
| 74H60 | 9 |  |  |
| 74H61 | 9 |  |  |
| -74H72 | 9 |  |  |
| 74H73 | 9 | 91 | 102 |
| 74H76 | 9 | 91 |  |
| 74H78 | 9 | 91 | 102 |

SERIES 74S
(Super High Speed)


INTRODUCTION - The Fairchild TTL/SSI line offers the designer a broad selection of gates and flip flops for use with Fairchild MSI, Interface and Memory products in implementing TTL system designs. A total of 56 TTL/SSI functions are available for use in military and industrial temperature range applications. These products are available in the popular Dual In-Line package as well as Flat packages. All Fairchild TTL products are logic and supply voltage compatible so that circuit families may be mixed within a system for optimum speed, power and economy.

| 9N/54, 74 SERIES TTL/SSI <br> FEATURES <br> - 10 ns Typical Gate Delay <br> - 10 mW Typical Gate Power Dissipation <br> - Input Clamp Diodes Minimize Termination Effects <br> - Military and Industrial Temperature Range <br> - Available in DIP and Flat Packages <br> - 26 Functions Available | DESCRIPTION <br> The $9 N / 54,74$ Series is a broad family of SSI devices which are pin and function identical with the popular 7400 series. These gates and binaries are available in industrial and military temperature ranges in both DIP and Flat packages. The line includes NAND gates, NOR gates, Exclusive-OR gates, AND gates, open collector gates as well as single and dual flip flops. |  |
| :---: | :---: | :---: |
| 9000 SERIES TTL/SSI <br> FEATURES : <br> - 8 ns Typical Gate Delay <br> - 10 mW Typical Gate Power Dissipation <br> - Input Clamp Diodes Reduce Termination Effects <br> - Darlington Output Stage Increases Circuit Speed <br> - Military and Industrial Temperature Range <br> - Available in DIP and Flat Packages <br> - 18 Functions Available | DESCRIPTION <br> The 9000 Series of gates and flip flops offers a family of high speed functions with speed and power specifications in between the 9N/ 54,74 Series and the $9 \mathrm{H} / 54 \mathrm{H}, 74 \mathrm{H}$ Series. The Darlington output stage provides faster switching times and increased capacitive drive capability over the 9N/54, 74 Series. |  |
| 9L SERIES LPTTL/SS! <br> FEATURES <br> - 20 ns Typical Gate Delay <br> - 2 mW Typical Gate Power Dissipation <br> - Input Clamp Diodes Minimize Termination Effects <br> - Darlington Output Stage Increases Circuit Speed <br> - Military and Industrial Temperature Range <br> - Available in DIP and Flat Packages | DESCRIPTION <br> The 9L Series of low power TTL gates and flip flops offers a speed/power trade-off well suited to both industrial and military applications. The power is one fourth that of a standard TTL gate and typical system speeds of up to 10 MHz are possible. The 9L Series TTL/ SSI functions are used with the 93L low power TTL/MSI devices to implement low power, moderate speed systems. |  |
| 9H/54H, 74H SERIES HSTTL/SSI <br> FEATURES <br> - 6 ns Typical Gate Delay <br> - 22 mW Typical Gate Power Dissipation <br> - Input Clamp Diodes to Minimize Termination Effects <br> - Darlington Output Stage to Increase Circuit Speed <br> - Military and Industrial Temperature Range <br> - Available in DIP and Flat Packages <br> - 11 Functions Available | DESCRIPTION <br> The $9 \mathrm{H} / 54 \mathrm{H}, 74 \mathrm{H}$ Series is a line of high speed gates and flip flops which are pin and function identical with the popular 74 HOO Series. <br> These devices are used with the 9300 and 93H Series of TTL/MSI devices to implement high speed logic functions in digital systems. |  |



## NOR GATES

| Quad 2-Input Positive NOR Gate | 9 N02/7402 | 9 N02/5402 |
| :--- | :--- | :--- | :--- |
| Quad 2-2-2-4-Input Positive NOR Gate |  |  |

## AND GATES

| Quad 2-Input Positive AND Gate | $9 N 08 / 7408$ | $9 N 08 / 5408$ |
| :--- | :--- | :--- | :--- |
| Quad 2-Input Positive AND Gate (Open Collector) | $9 N 09 / 7409$ | $9 N 09 / 5409$ |
| Triple 3-Input Positive AND Gate | $9 N 11 / 7411$ | $9 N 11 / 5411$ |

## EXCLUSIVE-OR GATES

| Quad Exclusive-OR Gate | $9 \mathrm{~N} 86 / 7486$ | $9 \mathrm{~N} 86 / 5486$ |
| :--- | :---: | :---: | :---: |
| Quad Exclusive-OR Gate with Inverted Outputs |  |  |

## AND-OR-INVERT GATES AND EXPANDERS

| Dual 2-Wide 2-Input AND-OR-INVERT Gate | $9 N 51 / 7451$ | $9 N 51 / 5451$ |  |
| :--- | :--- | :--- | :--- |
| Expandable Dual 2-Wide 2-Input AND-OR-INVERT Gate | $9 N 50 / 7450$ | $9 N 50 / 5450$ |  |
| 4-Wide 2-Input AND-OR-INVERT Gate | $9 N 54 / 7454$ | $9 N 53 / 7453$ | $9 N 53 / 5453$ |
| Expandable 4-Wide 2-Input AND-OR-INVERT Gate |  |  |  |
| Expandable 4-Wide 2-2-2-3-Input AND-OR-INVERT Gate | $9 N 60 / 7460$ | $9 N 60 / 5460$ |  |
| Dual 4-Input Expander |  |  |  |

## INVERTERS AND BUFFERS

| Hex Inverter | $9 N 04 / 7404$ | $9 N 04 / 5404$ |  |
| :--- | :--- | :--- | :--- |
| Hex Inverter with Open-Collector Output | $9 N 05 / 7405$ | $9 N 05 / 5405$ |  |
| Dual 4-Input Positive NAND Buffer | $9 N 40 / 7440$ | $9 N 40 / 5440$ |  |

## FLIP-FLOPS



## TTL/SSI • GATES • FLIP-FLOPS

|  | LOW POWER | HIGH SPEED |  | SUPER HIGH SPEED |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}}=8 \mathrm{~ns} \\ \mathrm{P}_{\mathrm{d}}=10 \mathrm{~mW} \text { per Gate } \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{t}_{\mathrm{pd}}=20 \mathrm{~ns} \\ \mathrm{P}_{\mathrm{d}}=2 \mathrm{~mW} \text { per Gate } \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{t}_{\mathrm{pd}}=6 \mathrm{~ns} \\ \mathbf{P}_{\mathrm{d}}=22 \mathrm{~mW} \text { per Gate } \\ \hline \end{gathered}$ |  | $\begin{gathered} \mathrm{t}_{\mathrm{pd}}=3 \mathrm{~ns} \\ \mathrm{P}_{\mathrm{d}}=19 \mathrm{~mW} \text { per Gate } \\ \hline \end{gathered}$ |
| $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \text { and } \\ -55^{\circ} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \text { and } \\ -55^{\circ} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ | $-55^{\circ}$ to $+125^{\circ} \mathrm{C}$ | $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ |
| 9002 | 9L00 | $9 \mathrm{H0O/74H00}$ | $9 \mathrm{HOO} / 54 \mathrm{H} 00$ | 9500/74S00 |
|  |  | $9 \mathrm{H01/74H01}$ | $9 \mathrm{H01/54H01}$ | 9S01/74S01 |
| 9012 |  |  |  |  |
| 9003 |  | $9 \mathrm{H} 10 / 74 \mathrm{H} 10$ | $9 \mathrm{H} 10 / 54 \mathrm{H} 10$ |  |
| 9004 |  | 9H2O, $22 / 74 \mathrm{H} 20,22$ | 9H2O,22/54H2O, 22 | 9S20,22/74S20,22 |
| 9007 |  | $9 \mathrm{H} 30 / 74 \mathrm{H} 30$ | $9 \mathrm{H} 30 / 54 \mathrm{H} 30$ |  |


|  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | 9015 |  |  |  |  |  |




* TO BE ANNOUNCED


Photomicrograph of the TTL/MSI 9340 Arithmetic Logic Unit Showing Dual Layer Metal Technology


## TTL/MSI

INTRODUCTION - The Fairchild TTL/MSI product line includes 75 complex digital logic functions, including standard, high speed, and low power circuits. The use of complex TTL functions in the design of new digital systems can significantly reduce package count and systems cost while providing smaller size, increased reliability, and greater overall system speed. The Fairchild TTL/MSI product line is divided into 7 functional categories and contains standard, high speed and low power complex circuits.
The table below summarizes the Fairchild TTL/MSI product line.

| REGISTERS | STANDARD TTL | LOW POWER TTL | $\begin{gathered} \text { HIGH SPEED } \\ \text { TTL } \end{gathered}$ | SUPER HIGH SPEED TTL |
| :---: | :---: | :---: | :---: | :---: |
| 4-Bit Shift Register | $\begin{gathered} 9300 \\ 9394 / 7494 \end{gathered}$ | 93L00 | 93H00* |  |
| 4-Bit Shift Register With Clock Enable |  |  | $93 \mathrm{H72}$ |  |
| 4-Bit Right/Left Shift Register | 9395/7495 |  |  |  |
| 5-Bit Shift Register | 9396/7496 |  |  |  |
| 8-Bit Shift Register | 9391/7491 |  |  |  |
| Dual 8-Bit Shift Register | 9328 | 93L28 |  | Pab |
| 8-Bit Multiple Port Register | 9338 |  |  |  |
| ENCODERS |  |  |  | 5 |
| 8-Input Priority Encoder | 9318 | $93 \mathrm{L18}$ |  | 11 |
| OPERATORS |  |  |  | ce |
| Dual Full Adder | 9304 |  |  | rea |
| Full Adder | 9380/7480 |  |  | 2 |
| 2-Bit Full Adder | 9382/7482 |  |  | - |
| 4-Bit Full Adder | 9383/7483 |  |  |  |
| 5-Bit Comparator | 9324 | 93 L 24 |  |  |
| 4-Bit Arithmetic Logic Units | $\begin{gathered} 9340 \\ 9341 / 74181 \end{gathered}$ | 93L40 |  | $\square$ |
| Carry Lookahead | 9342/74182 |  |  | - |
| 12-Input Parity Checker/Generator | 9348 |  |  | 0 |
| DECODERS/DEMULTIPLEXERS |  |  |  |  |
| One of Ten Decoder | 9301 | 93L01 |  | - |
| BCD To Decimal Decoder | 9352/7442 |  |  | 5 |
| Excess - 3 To Decimal Decoder | 9353/7443 |  |  | Ex |
| Excess - 3 Gray To Decimal Decoder | 9354/7444 |  |  |  |
| One of Sixteen Decoder | 9311 | 93 L 11 |  | 5 |
| Dual One of Four Decoder | 9321 | 93 L 21 |  |  |
| One of Ten Decoder/Driver | 9315/7441 |  |  |  |
| BCD To Decimal Decoder/Driver | 9325/74141 |  |  |  |
| Seven Segment Decoder | 9307 |  |  |  |
| Seven Segment Decoder/Driver | $\begin{aligned} & 9317 \\ & 9327 \\ & 9337 \end{aligned}$ |  |  |  |
| BCD To Seven Segment Decoder/Driver | $\begin{aligned} & 9357 \mathrm{~A} / 7446 \\ & 9357 \mathrm{~B} / 7447 \end{aligned}$ |  |  |  |
| BCD To Seven Segment Decoder | $\begin{aligned} & 9358 / 7448 \\ & 9359 / 7449 \end{aligned}$ |  |  |  |

[^0]| MULTIPLEXERS | STANDARD TTL | LOW POWER TTL | HIGH SPEED TTL | SUPER HIGH SPEED TTL |
| :---: | :---: | :---: | :---: | :---: |
| Quad Two Input Multiplexer | 9322 | 93 L 22 |  |  |
| Dual Four Input Multiplexer | 9309 | 93L09 |  |  |
| Eight Input Multiplexer | 9312 | 93L12 |  |  |
| LATCHES |  |  |  | 5 |
| Four Bit Latch | $\begin{gathered} 9314 \\ 9375 / 7475 \\ 9377 / 5477 \end{gathered}$ | 93L14 |  | $\pm$ |
| Dual Four Bit Latch | 9308 | $93 \mathrm{LO8}$ |  |  |
| Eight Bit Addressable Latch | 9334 |  |  | $\underline{3}$ |
| COUNTERS |  |  |  |  |
| Decade Counter | $\begin{gathered} 9350 \\ 9390 / 7490 \\ \hline \end{gathered}$ |  | 93H70* | H\| |
| Decade Counter | 9310 | 93 L10 |  | $\underline{3}$ |
| Up/Down Decade Counter (Dual Clock) | 9360/74192 |  |  | LI |
| Up/Down BCD Counter | 9306 |  |  | 8 |
| Binary Counter | $\begin{gathered} 9356 \\ 9393 / 7493 \end{gathered}$ |  | 93H76* | - |
| 4-Bit Binary Counter | 9316 | 93 L 16 |  | $\underline{\sim}$ |
| Up/Down Binary Counter (Dual Clock) | 9366/74193 |  |  |  |
| Divide By Twelve Counter | 9392/7492 |  |  |  |
| Variable Modulo Counter | 9305 |  |  |  |

* TO BE ANNOUNCED


## 9300

## 4-BIT UNIVERSAL SHIFT REGISTER

DESCRIPTION The 9300 is a synchronous 4-bit shift register designed to perform functions such as storage, shifting, counting and serial code conversion. It has assertion outputs on each stage and a negation output on the last stage, an overriding asynchronous master reset, $J \bar{K}$ input configuration, and a synchronous parallel load facility.

Data entry is synchronous with the registers changing state after each low to high transition of the clock. With the parallel enable low the parallel inputs determine the next condition of the shift register. When the parallel enable input is high the shift register performs a one bit shift to the right, with data entering the first stage flip-flop through $J \bar{K}$ inputs. By tying the two inputs together D type entry is obtained.

The asynchronous active low master reset when activated overrides all other input conditions and clears the register.

TRUTH TABLE FOR SERIAL ENTRY

| 1 | $\bar{K}$ | $Q_{0}$ at $t_{n+1}$ |
| :--- | :--- | :--- |
| $L$ | $L$ | $L$ |
| $L$ | $H$ | $Q_{0}$ at $t_{n}$ (no change) |
| $H$ | $L$ | $\bar{Q}_{0}$ at $t_{n}$ (toggles) |
| $H$ | $H$ | $H$ |

$\overline{\mathrm{PE}}=\mathrm{HIGH}, \overline{\mathrm{MR}}=\mathrm{HIGH},(\mathrm{n}+1)$ indicates state after next clock

TYPICAL SPEED 25 MHz Shifting Frequency
TYPICAL DELAY CP to Q 23 ns 16 Pin Dip (7B) or Flat Pack (4L)

## LOADING

Parallel Enable (Active Low) Input 2.3 UL
1 UL
1 UL
1 UL
2 UL
1 UL
6 UL
6 UL

Parallel Inputs
Stage (Active High) Input
First Stage K (Active Low) Input
Clock(Active High Going Edge)Input (Active Low) Input

Complementary Last Stage Output

## 

## CHARACTERISTICS

PACKAGE
TYPICAL POWER
DISSIPATION
$Q_{0}, Q_{1}, Q_{2}, Q_{3}$
$\overline{Q_{3}}$

## PIN NAMES

$\mathrm{P}_{0}, \mathrm{P}_{1}, \mathrm{P}_{2}, \mathrm{P}_{3}$
$\stackrel{J}{\mathrm{~K}}$
CP


## DUAL 8-BIT SHIFT REGISTER

DESCRIPTION The 9328 is a Dual 8-bit synchronous shift register which can be used in high speed serial storage applications. Each register has a true and complemented output from the last stage, 2-input multiplexer with data select control at the input, and a two input clock OR gate input. A common clock, obtained by internally tying one input of each clock OR gate together, and overriding asynchronous master reset are common to both registers.

Data entry is synchronous with the registers changing state after each low to high transition of the clock. Serial data enters through $D_{0}$ when the data select line is low and through $D_{1}$, when the data select line is high. The clocking scheme employed allows the three clock inputs to be used in the following ways: one clock common with two separate clocks; one clock common with a separate active low clock enable input for each 8 bit shift register, and two separate clocks and one common active low clock enable input.

The asynchronous active low master reset when activated overrides all other input conditions and clears the register.
PIN NAMES
$D_{S}$
$D_{0}, D_{1}$
$C P$

CHARACTERISTICS
TYPICAL DELAY CP to, Q 17 ns
TYPICAL SPEED 30 MHz Shifting Frequency
PACKAGE
16 Pin Dip (7B) or Flat Pack (4L)
TYPICAL POWER
DISSIPATION
300 mW


|  | LOADING |
| :--- | ---: |
| Data Select Input | 2 UL |
| Data Inputs | 1 UL |
| OR Clock Active High Going | Edge Inputs |
|  | Common |
|  | Separate |
|  | 1.5 UL |
| Master Reset (Active Low) | Input |
| Last Stage Output | 1 UL |
| Complementary Output | 6 UL |
|  |  |
|  |  |

Edge Inputs Common 3.0 UL

1 UL
6 UL
6 UL

| $\overline{\mathrm{MR}}$ | Master Reset (Active Low) Input <br> Last Stage Output <br> Complementary Output |
| :--- | :--- |
| $\overline{Q_{7}}$ | Com |
| CHARACTERISTICS |  |
| TYPICAL DELAY | CP to, Q $\quad 17 \mathrm{~ns}$ |
| TYPICAL SPEED | 30 MHz Shifting Frequency |
| PACKAGE | 16 Pin Dip (7B) or Flat Pack (4L) |
| TYPICALPOWER |  |
| DISSIPATION | 300 mW |

LOGIC EQUATION FOR DATA ENTRY
$S_{0}=\overline{D_{S}} \cdot D_{0}+D_{S} \cdot D_{1}$


## 9338

## 8-BIT MULTIPLE PORT REGISTER

DESCRIPTION The 9338 is a multiple port register designed for high speed random access memory applications where the ability to simultaneously read and write is desirable. A common use would be as a register bank in a three address computer. Data can be written into any one of 8 bits, and read from any two of the 8 bits simultaneously.

It is organized as a master slave register that has eight masters and two slaves. Data on the Da input is stored in the master selected by the write address inputs synchronously with the clock pulse (CP). Data from the eight masters is selected by the two independent read address fields and applied to the two slave flip flops. The slaves are controlled by the slave enable input, such that when the slave enable is held high, the masters store on the rising clock and the slaves store on a falling clock thus producing normal master slave operation. If the slave enable is held low the slave flip flops are continuously enabled allowing immediate transfer of information from the master flip flops to the output.

## CHARACTERISTICS

TYPICAL DELAY
PACKAGE
TYPICAL POWER
DISSIPATION 265 mW


## PIN NAMES

$A_{0}, A_{1}, A_{2}$
$D_{A}$
$B_{0}, B_{1}, B_{2}$
$Z_{B}$
$C_{0}, C_{1}, C_{2}$
$Z_{C}$
$C P$
$\overline{S L E}$

LOADING
2/3 UL
2/3 UL
2/3 UL
10 UL
2/3 UL
10 UL
2/3 UL
2/3 UL


## 9391/5491,7491

 8-BIT SHIFT REGISTERDESCRIPTION The $9391 / 5491,7491$ is a serial-in, serial-out, 8 -bit shift register utilizing transistor-transistor logic (TTL) circuits, and is composed of eight R-S master-slave flip-flops, input gating, and a clock driver. The register is capable of storing and transferring data at clock rates up to 18 MHz while maintaining a typical noise-immunity level of 1 volt. Power dissipation is typically 175 milliwatts, and a full fan-out of 10 is available from the outputs.

Single-rail data and input control are gated through inputs $A$ and $B$ and an internal inverter to form the complementary inputs to the first bit of the shift register. Drive for the internal common clock line is provided by an inverting clock driver. Each of the inputs ( $\mathrm{A}, \mathrm{B}$, and CP ) appear as only one TTL input load.

The clock pulse inverter/driver causes these circuits to shift information to the output on the positive edge of an input clock pulse, thus enabling the shift-register to be fully compatible with other edge-triggered synchronous functions.

## PIN NAMES

| $A, B$ | Data Inputs | 1 UL |
| :--- | :--- | ---: |
| $C_{p}$ | Clock Input | 1 UL |
| $\bar{Q}$ | Complementary Data Output | 10 UL |
| $\mathbf{Q}$ | Data Output | 10 UL |



## TRUTH TABLE

| $t_{n}$ |  | $t_{n}+8$ |
| :---: | :---: | :---: |
| $A$ | $B$ | $Q$ |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

NOTES:

1. $\mathrm{tn}_{\mathrm{n}}=$ bit time before clock.
2. $\mathrm{tn}+8=$ bit time after 8 clock pulses

## CHARACTERISTICS

SHIFT FREQUENCY
POWER DISSIPATION
PACKAGE
18 MHz
175 mW
14 Pin DIP (6A) and Flat Pack (31)


## 9394/5494,7494

## 4-BIT SHIFT REGISTER

DESCRIPTION The 9394/5494, 7494 shift register is composed of four R-S master-slave flip-flops, four AND-OR-INVERT gates, and four inverter-drivers. Internal interconnections of these functions provide a versatile register which performs right-shift operations as a serial-in, serial-out register or as a dual-source, parallel-to-serial converter. A number of these registers may be connected in series to form an n-bit register.

All flip-flops are simultaneously set to the logical 0 state by applying a logical 1 voltage to the clear input. This condition may be applied independent of the state of the clock input, but not independent of state of the preset input. Preset input is independent of the clock and clear states.

The flip-flops are simultaneously set to the logical 1 state from either of two preset input sources. Preset inputs $P_{1 A}$ through $P_{1 D}$ are activated during the time that a positive pulse is applied to preset 1 if preset 2 is at a logical 0 level. When the logic levels at preset 1 and preset 2 are reversed, preset inputs $P_{2 A}$ through $P_{2 D}$ are active.

Transfer of information to the outputs occurs when the clock input goes from a logical 0 to a logical 1. Since the flip-flops are R-S master-slave circuits, the proper information must appear at the R-S inputs of each flip-flop prior to the rising edge of the clock input waveform. The serial input provides this information for the first flip-flop. The outputs of the subsequent flip-flops provide information for the remaining R-S inputs. The clear input and either preset 1 or preset 2 must be at a logical 0 when clocking occurs.


## PIN NAMES

LOADING
1 UL
4 UL
4 UL
1 UL
1 UL
1 UL
10 UL

| $P_{1 A}-P_{2 D}$ | Preset Inputs | 1 UL |
| :--- | :--- | ---: |
| $\mathrm{PE}_{1}$ | Preset 1 Input | 4 UL |
| $\mathrm{PE}_{2}$ | Preset 2 Input | 4 UL |
| $\mathrm{D}_{\mathrm{S}}$ | Serial Data Inputs | 1 UL |
| CP | Clock Input | 1 UL |
| $\mathrm{C}_{\mathrm{L}}$ | Clear Input | 1 UL |
| $Q_{D}$ | Serial Data Output | 10 UL |

## CHARACTERISTICS

| CLOCK FREQUENCY | 15 MHz |
| :--- | :--- |
| PROPAGATION DELAY (CP to $\left.Q_{D}\right)$ | 25 ns |
| POWER DISSIPATION | 175 mW |
| PACKAGE | 16 Pin DIP (6B) |



## 9395/5495,7495

4-BIT(RIGHT/LEFT)SHIFT REGISTER

DESCRIPTION This monolithic shift register is composed of four R-S master-slave flip-flops. Internal interconnections of these functions provide a versatile register which will perform rightshift or left-shift operations dependent upon the logical input level to the mode control. A number of these registers may be connected in series to form an n-bit right-shift or left-shift register. This register can also be used as a parallel-in, parallel-out storage register with gate (mode) control.
When a logical 0 level is applied to the mode control input, the number-1 AND gates are enabled and the number-2 AND gates are inhibited. In this mode the output of each flip-flop is coupled to the R-S inputs of the succeeding flip-flop and right-shift operation is performed by clocking at the clock 1 input. In this mode, serial data is entered at the serial input. Clock 2 and parallel inputs $P_{A}$ through $P_{D}$ are inhibited by the number-2 AND gates.
When a logical 1 level is applied to the mode control input, the number-1 AND gates are inhibited (decoupling the outputs from the succeeding R-S inputs to prevent right-shift) and the num-ber-2 AND gates are enabled to allow entry of data through parallel inputs $P_{A}$ through $P_{D}$ and clock 2. This mode permits parallel loading of the register, or with external interconnection, shift-left operation. In this mode, shift-left can be accomplished by connecting the output of each flip-flop to the parallel input of the previous flip-flop ( $Q_{D}$ to input $P_{C}$ and etc.), and serial data is entered at input $P_{D}$
Clocking for the shift register is accomplished through the ANDOR gate $E$ which permits separate clock sources to be used for the shift-right and shift-left modes. If both modes can be clocked from the same source, the clock input may be applied commonly to clock 1 and clock 2. Information must be present at the R-S inputs of the master-slave flip-flops prior to clocking. Transfer of information to the output pins occurs when the clock input goes from a logical 1 to a logical 0 .


## PIN NAMES

## LOADING

| $\overline{C P}_{1}$ | Clock 1 Input | 1 UL |
| :--- | :--- | ---: |
| $\overline{C P}_{2}$ | Clock 2 Input | 1 UL |
| $M$ | Mode Control Input | 2 UL |
| $P_{A}, P_{8}, P_{C}, P_{D}$ | Parallel Data Inputs | 1 UL |
| $Q_{A}, Q_{B}, Q_{C}, Q_{D}$ | Parallel Data Outputs | 10 UL |
| $D_{S}$ | Serial Data Input | 1 UL |

## CHARACTERISTICS

| CLOCK FREQUENCY | 31 MHz |
| :--- | :--- |
| PROPAGATION DELAY (言 to Q) | 25 ns |
| POWER DISSIPATION | 250 mW |
| PACKAGE | 14 Pin DIP (6A) |



## 9396/5496,7496

 5-BIT SHIFT REGISTERDESCRIPTION The 9396/5496, 7496 consists of five R-S masterslave flip-flops connected to perform parallel-to-serial or serial-to-parallel conversion of binary data. Since both inputs and outputs to all flip-flops are accessible, parallel-in/parallel-out or serial-in/serial-out operation may be performed.

All flip-flops are simultaneously set to the logical 0 state by applying a logical 0 voltage to the clear input. This condition may be applied independent of the state of the clock input.

The flip-flops may be independently set to the logical 1 state by applying a logical 1 to both the preset input of the specific flip-flop and the common parallel load input. The common parallel load input is provided to allow flexibility of either setting each flip-flop independently or setting two or more flip-flops simultaneously. Parallel load is also independent of the state of the clock input or clear input.

Transfer of information to the output pins occurs when the clock input goes from a logical 0 to a logical 1. Since the flip-flops are R-S master-slave circuits, the proper information must appear at the R-S inputs of each flip-flop prior to the rising edge of the clock input voltage waveform. The serial input provides this information to the first flip-flop, while the outputs of the subsequent flip-flops provide information for the remaining R-S inputs. The clear input must be at a logical 1 and the preset input must be at a logical 0 when clocking occurs.

## 9318 8-INPUT PRIORITY ENCODER

DESCRIPTION The 9318 is a multipurpose encoder designed to accept 8 active low inputs and produce a binary weighted output code of the highest order input. A priority is assigned to each active low input so that when two or more inputs are simultaneously active, the input with the highest priority is represented on the output, with input 7 having the highest priority.

An active low enable input ( $\overline{\mathrm{EI}}$ ) and active low enable output ( $\overline{\mathrm{EO}}$ ) are provided to expand priority encoding to more inputs. This is accomplished by connecting the more significant encoders enable output ( $\overline{\mathrm{EO}}$ ) to the next less significant encoder enable input ( $\overline{\mathrm{EI}}$ ). In addition a group signal is provided which is active if any input is active and EI is low.

|  |  |  |
| :---: | :---: | :---: |
| PIN NAMES |  | LOADING |
| $\overline{0}$ | Priority (Active Low) Input | 1 UL |
| $\overline{\text { T }}$ to $\overline{7}$ | Priority (Active Low) Inputs | 2 UL |
| EI | Enable (Active Low) Input | 2 UL |
| EO | Enable (Active Low) Output | 5 UL |
| GS | Group Select (Active Low) Output | 6 UL |
| $\bar{A}_{0}, \bar{A}_{1}, \bar{A}_{2}$ | Address (Active Low) Outputs | 10 UL |

## CHARACTERISTICS

TYPICAL DELAY $\overline{1}$ to $\bar{A} \quad 25$ ns
package
16 Pin Dip (7B) or Flat Pack (4L)
TYPICAL POWER
DISSIPATION
250 mW


## 9304

## DUAL FULL ADDER

DESCRIPTION The 9304 consists of two separate high speed binary full adders. The adders are useful in a wide variety of applications including multiple bit parallel add ripple carry addition, parity generation and checking, code conversion, and majority gating. Each adder has the sum and its complement and carry as outputs. Single inversion circuitry is used in the carry logic to provide very low carry through delay (typically 8 ns ). The second adder has provisions for either active high or active low inputs at the $A$ and $B$ Operand Inputs.
The adders produce a low carry and both low and high sum with active high inputs, or active high carry and both high and low sum when active low inputs are used. This allows two representations of the logic function which are shown below.


## PIN NAMES

FULL ADDER 1

| A, B | Operand Inputs | 4 UL |
| :---: | :---: | :---: |
| C | Carry Input | 4 UL |
| S | Sum Output | 10 UL |
| $\overline{\text { s }}$ | Complementary Sum Output | 9 UL |
| $\mathrm{C}_{\circ}$ | Carry (Active Low) Output | 7 UL |
| FULL ADDER 2 |  |  |
| $A_{1}$ | OR Operand (Active High) Input | 1 UL |
| $\bar{A}_{2}$ | OR Operand (Active Low) Input | 4 UL |
| $\mathrm{B}_{1}$ | OR Operand (Active High) Input | 1 UL. |
| $\bar{B}_{2}$ | OR Operand (Active Low) Input | 4 UL |
| $\overline{\mathrm{C}}$ | Carry (Active Low) Input | 4 UL |
| S | Sum Output | 9 UL |
| $\overline{\text { S }}$ | Complementary Sum Output | 10 UL |
| Co | Carry (Active High) Output | 7 UL |

## CHARACTERISTICS

| TYPICAL DELAYS | A to $\overline{\mathrm{S}} \quad 26 \mathrm{~ns}$ |
| :--- | :--- |
|  | A to $\overline{\text { Co }} \quad 8 \mathrm{~ns}$ |
| PACKAGE | 16 Pin Dip (6B) or Flat Pack (4L) |
| TYPICALPOWER |  |
| DISSIPATION | 150 mW |



## 9324

## 5-BIT COMPARATOR

DESCRIPTION The 9324 is a high speed expandable comparator which provides comparison between two 5 -bit words and gives three outputs, "less than," "greater than," and "equal to." A high level on the active low enable input forces all three outputs low.

Words of more than 5 bits may be compared by either connecting 9324 comparators in series; this is done by connecting the $A>B$ and $A<B$ outputs to the $A_{0}, B_{0}$ inputs respectively of the next stage, or by connecting comparators in parallel, and comparing the outputs with another 9324.


TRUTH TABLE

| $\bar{E}$ | $A \quad B$ | $A<B$ | $A>B$ | $A=B$ |
| :---: | :---: | :---: | :---: | :---: |
| $H$ | $X \quad X$ | $L$ | $L$ | $L$ |
| $L$ | Word $A=$ Word B | $L$ | $L$ | $H$ |
| $L$ | Word $A>$ Word B | $L$ | $H$ | $L$ |
| $L$ | Word $B>$ Word $A$ | $H$ | $L$ | $L$ |

$$
\begin{aligned}
& \mathrm{L}=\text { Low voltage level } \\
& \mathrm{H}=\text { High voltage level } \\
& \mathrm{X}=\text { Either high or low voltage level }
\end{aligned}
$$

PIN NAMES $\overline{\mathrm{E}}$
$A_{0}, A_{1}, A_{2}, A_{3}, A_{4}$
$B_{0}, B_{1}, B_{2}, B_{3}, B_{4}$
$\mathrm{A}<\mathrm{B}$
$A>B$
$A=B$

## CHARACTERISTICS

TYPICAL DELAY Data to $A>B \quad 20$ nis
PACKAGE TYPICAL POWER DISSIPATION 210 mW


## 9340

## 4-BIT ARITHMETIC LOGIC UNIT

DESCRIPTION The 9340 is a high-speed arithmetic logic unit which can perform the arithmetic operations add and subtract on two 4 -bit parallel binary words which are represented in 1's, 2's complement or sign magnitude notation. The unit can also perform two logic functions, the actual functions depending upon the polarity of the input operands. These functions, which are controlled by two select inputs, $\mathrm{S}_{0}, \mathrm{~S}_{\mathrm{I}}$, are shown for active low input operands below.
The 9340 incorporates full carry lookahead internally for the 4 bits and provision for external lookahead by using the carry lookahead functions $\overline{C P}$ (carry propagate) and $\overline{\mathrm{CG} / \mathrm{CO}}$ (carry generate/carry out). The input carry network enables full external carry lookahead over 16 bits and provides for rippling between additional blocks of 12 bits, without additional gates or special carry lookahead IC's. This ripple block method is operated under control of a COE (carry out enable) input which changes the carry generate into a carry out signal. The delay for various word lengths using the built-in carry lookahead circuitry is given below. If a faster arithmetic unit is required, the 9342 carry lookahead circuit can be used together with the internal circuitry to provide lookahead over blocks.
The $\overline{C P}$ (carry propagate) and $\overline{C G}$ (carry generate) functions can also be used with appropriate gating to give all 0 's and all 1 's detection, and generate functions $A>B, A \geq B$, and overflow indication.

FUNCTION TABLE ACTIVE LOW OPERANDS

| So | SI |  | FUNCTION |  |
| :--- | :--- | :---: | :---: | :---: |
| L | L | A | SUBTRACT | B |
|  |  |  |  |  |
| H | L | A | ADD | B |
| L | H | A | EX OR | B |
| H $=$ High Voltage Level |  |  |  |  |
| H | H | A | AND | B |
| H Low Voltage Level |  |  |  |  |

CHARACTERISTICS
$\begin{array}{ll}\text { TYPICAL DELAYS } & \begin{array}{l}\text { Addition Over } 4 \text { Bits } 28 \mathrm{~ns} \\ \text { Addition Over } 16 \text { Bits } 42 \mathrm{~ns}\end{array} \\ & 24 \text { Pin Dip (6N) or Flat Pack (4M) } \\ \text { PACKAGE } & \\ \begin{array}{ll}\text { TYPICAL POWER } \\ \text { DISSIPATION } & 400 \mathrm{~mW}\end{array}\end{array}$


| PIN NAMES |  | LOADING |
| :---: | :---: | :---: |
| $\overline{\mathrm{A}}_{0}$, to $\overline{\mathrm{A}}_{3}, \overline{\mathrm{~B}}_{0}$ to $\overline{\mathrm{B}}_{3}$ | Operand (Active Low) Inputs | 3 UL |
| $\mathrm{S}_{0}, \mathrm{~S}_{1}$ | Mode Select Inputs | 1 UL |
| CG. | First Stage Carry Generate (Active Low) Input | 3 UL |
| $\overline{\mathrm{CP}}{ }_{-1}$ | First Stage Carry Propagate (Active Low) Input | 1 UL |
| $\overline{\mathrm{CG}} \mathrm{F}$ | Second Stage Carry Generate (Active Low) Input | 2 UL |
| $\overline{\mathrm{CP}}$ - 2 | Second Stage Carry Propagate (Active Low) Input | 1 UL |
| $\overline{\mathrm{CG}} \mathrm{B}$ | Third Stage Carry Generate (Active Low) Input | 1 UL |
| COE | Carry Out Enable Input | 1.5 UL |
| $\overline{\mathrm{F}}_{0}, \bar{F}_{1}, \bar{F}_{2}, \bar{F}_{3}$ | Function (Active Low) Outputs | 10 UL |
| $\overline{\text { CO/CG }}$ | Carry Out/Carry Generate (Active Low) Output | 10 UL |
| $\overline{\mathrm{CP}}$ | Carry Propagate (Active Low) Output | 10 UL |

## delay table

| WORD LENGTH <br> (in bits) | ADD <br> (in ns) | SUBTRACT <br> (in ns) |
| :---: | :---: | :---: |
| $1-4$ | 28 | 35 |
| $5-16$ | 42 | 49 |
| $17-28$ | 56 | 63 |
| $29-40$ | 70 | 77 |
| $41-52$ | 84 | 91 |
| $53-64$ | 98 | 105 |
| $65-76$ | 112 | 119 |
| $77-88$ | 126 | 133 |
| $89-100$ | 140 | 147 |



## 9341/54181,74181 4-BIT ARITHMETIC LOGIC UNIT

DESCRIPTION The 9341 is a 4-bit high-speed arithmetic logic unit which can perform all the possible 16 logic operations on two variables and a variety of arithmetic operations; the most important being add and subtract.

Logic and arithmetic operations can be performed for both active low and active high operands. The function table shows all possible logic operations for active low and active high operands and shows arithmetic operations without a carry in for active low and active high operands. When a carry in is supplied, a one is added to all arithmetic terms. For example, A minus B minus 1 without a carry in becomes A minus B (2's complement subtraction) with a carry in.

Operation selection is under control of four select lines, $\mathrm{S}_{0}-\mathrm{S}_{3}$, and an active low carry enable line. When the internal carries are enabled, the device performs arithmetic operations; when the carries are inhibited, logic operations results. Thus arithmetic operations are on a word basis while logic operations are on a bit basis.

The 9341 incorporates full carry lookahead internal to the 4 bits and provision is made for carry lookahead by generation of the signals $\overline{\mathrm{P}}$ (carry propagate) and $\overline{\mathrm{G}}$ (carry generate). When speed requirements are not stringent, the 9341 can be used in a simple ripple carry mode by connecting the carry out signal to the carry input of the next 4-bit unit. For high-speed operation the 9341 is used in conjunction with the 9342 carry lookahead circuit. One carry lookahead package is required for each group of four 9341 devices. Carry lookahead can be provided at various levels thus providing high-speed capability at extremely long word lengths.

A signal is provided from the 9341 which indicates logic equivalence over 4 bits when the unit is in the subtract mode. This signal can be used together with the carry out signal to indicate $A>B, A=B$.

FUNCTION TABLE

| MODE SELECT inpurs$S_{3} S_{2} S_{1} S_{0}$ | ACTIVE LOW INPUTS \& OUTPUTS |  | ACTIVE HIGH INPUTS \& OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { LOGIC } \\ & (\mathrm{iM}=H) \end{aligned}$ | ARITHMETIC $(M=L)\left(C_{n}=H\right)$ | $\begin{aligned} & \text { LOGIC } \\ & (M=H) \end{aligned}$ | ARITHMETIC $(M=L)\left(C_{n}=L\right)$ |
| L L L L | $\bar{A}$ | A minus 1 | $\vec{A}$ | A |
| L L L H | $\overline{A B}$ | $A B$ minus 1 | $\overline{A+B}$ | $A+B$ |
| L L H L | $\bar{A}+B$ | $A \bar{B}$ minus 1 | AB | $A+\vec{B}$ |
| L L H H | Logical 1 | minus 1 ( 2 's complement) | Logical 0 | minus 1 (2's complement) |
| L H L | $\overline{A+E}$ | $A$ plus $[A+\bar{B}]$ | $\overline{A B}$ | A plus $\overline{A B}$ |
| L H L H |  | $A B$ plus $[\mathrm{A}+\overline{\mathrm{B}}]$ | $\bar{B}$ | $(A+B)$ plus $A \bar{B}$ |
| L H H L | $\overline{A \oplus}$ | A minus B minus 1 | $A \oplus B$ | A minus B minus 1 |
| L H H H | $A+B$ | $\mathrm{A}+\overline{\mathrm{B}}$ | $A \bar{B}$ | $A B$ mınus 1 |
| H L L L | $\bar{A} B$ | $A$ plus $(A+B)$ | $\bar{A}+B$ | $A$ plus $A B$ |
| $H L L H$ | $A \oplus B$ | A plus $B$ | $\overline{A \oplus B}$ | A plus $B$ |
| H L H L | B | $A \bar{B}$ plus $[A+B]$ | B | [ $A+B]$ plus $A B$ |
| H L H H | $A+B$ | $A+B$ | $A B$ | $A B$ minus 1 |
| H H L L | Logical 0 | A plus $\mathrm{A}^{*}$ | Logical 1 | A plus $\mathrm{A}^{*}$ |
| H H L H | $A \bar{B}$ | $A B$ plus $A$ | $A+\vec{B}$ | [ $A+B]$ plus $A$ |
| H HHL | $A B$ | $A \bar{B}$ plus $A$ | $A+B$ | [ $A+B]$ plus $A$ |
| HHHH | A | A | A | A minus 1 |

[^1]| PIN NAMES |  | LOADING |
| :--- | :--- | ---: |
| $\overline{\mathrm{A}}_{0}$ to $\overline{\mathrm{A}}_{3}, \overline{\mathrm{~B}}_{0}$ to $\overline{\mathrm{B}}_{3}$ | Operand (Active Low) Inputs | 3 UL |
| $\mathrm{S}_{0}, \mathrm{~S}_{1}, \mathrm{~S}_{2}, \mathrm{~S}_{3}$ | Function Select Inputs | 4 UL |
| $\mathrm{C}_{\mathrm{n}}$ | Carry Input | 5 UL |
| M | Mode Control Input | 1 UL |
| $\mathrm{C}_{n+4}$ | Carry Output | 10 UL |
| $\overline{\mathrm{G}}^{n}$ | Carry Generate (Active Low) Output | 10 UL |
| $\overline{\mathrm{P}}$ | Carry Propagate (Active Low) Output | 10 UL |
| $\mathrm{A}=\mathrm{B}$ | Comparator Output | $\mathrm{O} . \mathrm{C}$ |
| $\overline{\mathrm{F}}_{0}, \overline{\mathrm{~F}}_{1}, \overline{\mathrm{~F}}_{2}, \overline{\mathrm{~F}}_{3}$ | Function (Active Low) Outputs | 10 UL |

O.C. $=$ Open Collector Output.

## CHARACTERISTICS

TYPICAL DELAYS Addition Over 4 Bits 24 ns
Addition Over 16 Bits 36 ns
PACKAGE 24 Pin Dip (6N) or Flat Pack (4M)
TYPICAL POWER
DISSIPATION
450 mW


## STANDARD TTL/MSI • OPERATORS

## 9342/54182,74182 CARRY LOOKAHEAD

DESCRIPTION The $9342 / 54182,74182$ is a carry lookahead circuit for use with the 9340 or 9341 arithmetic logic units. The device accepts an active high carry in, active low carry propagate, and an active low carry generate signals from four arithmetic logic units. The outputs from the circuit are the three carry out signals required for arithmetic lookahead operation and the next level carry generate and carry propagate signals. The 9342 allows extremely high-speed arithmetic operations to be performed on long word lengths.

|  |  |  |
| :---: | :---: | :---: |
| PIN NAMES |  | LOADING |
| $\mathrm{C}_{\mathrm{N}}$ | Carry Input | 2 UL |
| $\overline{\mathrm{G}}_{0}, \overline{\mathrm{G}}_{1}, \overline{\mathrm{G}}_{2}, \overline{\mathrm{G}}_{3}$ | Carry Generate (Active Low) Inputs |  |
|  | 9, 10, 9, 5 UL |  |
| $\overline{\mathrm{P}}_{0}, \overline{\mathrm{P}}_{1}, \overline{\mathrm{P}}_{2}, \overline{\mathrm{P}}_{3}$ | Carry Propagate (Active Low) Inputs |  |
|  | 5, 5, 4, 3 UL |  |
| $\mathrm{C}_{n+x}, \mathrm{C}_{n+y}, \mathrm{C}_{n+z}$ | Carry Outputs | 10 UL |
| $\overline{\mathrm{G}}$ | Carry Generate (Active Low) Output | 10 UL |
| $\bar{p}$ | Carry Propagate (Active Low) Output | 10 UL |

## CHARACTERISTICS

| TYPICAL DELAYS | $\mathrm{C}_{n}$ to $\mathrm{C}_{n+x} \quad 12 \mathrm{~ns}$ |
| :--- | :--- |
|  | $\overline{\mathrm{P}}_{0}$ to $\mathrm{C}_{\mathrm{n}+\mathrm{x}} 8 \mathrm{~ns}$ |
| PACKAGE | 16 Pin Dip (6B) or Flat Pack (4L) |
| TYPICALPOWER |  |
| DISSIPATION | 180 mW |



## 9348 12-INPUT PARITY CHECKER/GENERATOR

DESCRIPTION The 9348 is a 12 input parity checker/generator generating odd and even parity outputs. It can be used in high speed error detection applications.

The even parity output will be high if an even number of logic ones are present on the inputs. The odd parity output will be high if an odd number of logic ones are present on the inputs.

|  |  |  |
| :---: | :---: | :---: |
| PIN NAMES |  | LOADING |
| $\mathrm{I}_{0}$ to $\mathrm{I}_{11}$ | Parity Inputs | 2 UL |
| Po | Odd Parity Output | 10 UL |
| Pe | Even Parity Output | 10 UL |

## CHARACTERISTICS

| TYPICAL DELAYS | I to $\mathrm{P}_{\mathrm{E}}$ <br> I to PO$\quad 44 \mathrm{~ns}$ |
| :--- | :--- | :--- |
|  | 38 ns |
| PACKAGE | 16 Pin Dip (7B) or Flat Pack (4L) |
| TYPICAL POWER <br> DISSIPATION | 270 mW |

## LOGIC EQUATIONS

$P_{0}=I_{0} \oplus I_{1} \oplus I_{2} \oplus I_{3} \oplus I_{4} \oplus I_{5} \oplus I_{6} \oplus I_{7} \oplus I_{8} \oplus I_{9} \oplus I_{10} \oplus I_{1 ।}$
$P_{E}=\overline{I_{0} \oplus I_{1} \oplus I_{2} \oplus I_{3} \oplus I_{4} \oplus I_{5} \oplus I_{6} \oplus I_{7} \oplus I_{8} \oplus I_{9} \oplus I_{10} \oplus I_{11}}$


## 9380/5480,7480 GATED FULL ADDER

DESCRIPTION The $9380 / 7480$ is a high-speed, single-bit, binary full adder with gated complementary inputs, complementary sum ( $\Sigma$ and $\bar{\Sigma}$ ) outputs, and inverted carry output.
Designed for medium- to high-speed, multiple-bit parallel-add/ serial-carry applications, the circuit utilizes diode transistor logic for the gated inputs and high speed, high fan-out transistortransistor logic for the sum and carry outputs.
A single-inversion, high-speed, Darlington-connected serial-carry circuit minimizes the necessity for extensive "look-ahead" and carry-cascading circuitry.


PIN NAMES
$A_{1}, A_{2}, B_{1}, B_{2}$
$A^{*}, B^{*}$
$A_{C}, B_{C}$
$\frac{C_{n}}{C_{n+1}}$
${ }^{C_{n+1},{ }^{2}}$
$A^{*}, B^{*}$

LOADING
Non Inverting Data Inputs
Inverting Data Inputs
Control Inputs
Carry Input
Carry Output
Sum Outputs
When Used as Outputs

14 Pin DIP (6A) and
Flat Pack (3I)


## 9382/5482,7482

## 2-BIT FULL ADDER

DESCRIPTION This full adder performs the addition of two 2-bit binary numbers. The sum ( $\Sigma$ ) outputs are provided for each bit and the resultant carry $\left(\mathrm{C}_{2}^{r}\right)$ is obtained from the second bit. Designed for medium-to-high-speed, multiple-bit, parallel-add/serialcarry applications, the circuit utilizes high-speed, high fan-out transistor-transistor logic (TTL) but is compatible with both DTL and TTL logic families. The implementation of a single-inversion, high-speed, Darlington-connected serial-carry circuit within each bit minimizes the necessity for extensive "look-ahead" and carrycascading circuits. The power dissipation level has been maintained considerably below that attainable with equivalent standard integrated circuits connected to perform full-adder functions.


PIN NAMES
LOADING
$A_{1}, B_{1}$
Data Inputs
Data Inputs
1 UL
Carry Input
4 UL
$\mathrm{A}_{2}, \mathrm{~B}_{2}$
$\mathrm{C}_{\mathrm{IN}}$
$\Sigma_{1} \quad$ Sum Output Bit 1
10 UL
Sum Output Bit 2 10 UL
Carry Output Bit 2
5 UL

## CHARACTERISTICS

PROPAGATION DELAY ( $\mathrm{B}_{2}$ to $\Sigma_{2}$ ) 38 ns POWER DISSIPATION 176 mW PACKAGE


## STANDARD TTL/MSI • OPERATORS • DECODERS-DEMULTIPLEXERS

## 9383/5483,7483 4-BIT FULL ADDER

DESCRIPTION The 9383/5483, 7483 full adder performs the addition of two 4 -bit binary numbers. The sum ( $\Sigma$ ) outputs are provided for each bit and the resultant carry $\left(C_{4}\right)$ is obtained from the fourth bit. Designed for medium-to-high-speed, multiplebit, parallel-add/serial-carry applications, the circuit utilizes highspeed high fan-out transistor-transistor logic (TTL) but is compatible with both DTL and TTL families. The implementation of a single-inversion, high-speed, Darlington-connected serial-carry circuit within each bit minimizes the necessity for extensive "look-ahead" and carry-cascading circuits.

|  |  |  |
| :---: | :---: | :---: |
| PIN NAMES |  | LOADING |
| $\mathrm{A}_{1}, \mathrm{~B}_{1}, \mathrm{~A}_{3}, \mathrm{~B}_{3}$ | Data Inputs | 4 UL |
| $\mathrm{A}_{2}, \mathrm{~B}_{2}, \mathrm{~A}_{4}, \mathrm{~B}_{4}$ | Data Inputs | 1 UL |
| $\mathrm{C}_{\text {IN }}$ | Carry Input | 4 UL |
| $\Sigma_{1}, \Sigma_{2}, \Sigma_{3}, \Sigma_{4}$ | Sum Outputs | 10 UL |
| $\mathrm{C}_{4}$ | Carry Out Bit 4 | 5 UL |

## CHARACTERISTICS

PROPAGATION DELAY ( $\mathrm{A}_{2}$ to $\Sigma_{n}$ ) 37 ns
POWER DISSIPATION
PACKAGE

390 mW 16 Pin DIP (6B)

Flat Pack (4L)


## 9301

## ONE OF TEN DECODER

DESCRIPTION The 9301 accepts four binary weighted inputs and provides one of ten mutually exclusive active low outputs. When a binary code greater than nine is applied, all outputs are high. This facilitates BCD to decimal conversions and eight channel demultiplexing and decoding. The active low decoder outputs are compatible with the low enables of other MSI elements making the 9301 useful in logic selection schemes.
The 9301 can serve as a one of eight decoder with an active low enable, the $A_{3}$ input acting as the active low enable. Eight channel demultiplexing results when data is applied to the $A_{3}$ input and the desired output is addressed by $A_{0}, A_{1}, A_{2}$.

LOADING
1 UL 10 UL
PIN NAMES

## CHARACTERISTICS

```
\begin{tabular}{ll} 
TYPICAL DELAY & A to Output 22 ns \\
PACKAGE & 16 Pin Dip (7B) and Flat Pack (4L) \\
\begin{tabular}{ll} 
TYPICAL POWER \\
DISSIPATION
\end{tabular} & 145 mW
\end{tabular}
\(A_{0}, A_{1}, A_{2}, A_{3}\)
\(\overline{0}\) to \(\overline{9}\)
Address Inputs
```



9307

## SEVEN-SEGMENT DECODER

DESCRIPTION The 9307 is a seven segment decoder designed to accept a 4 bit BCD 8421 code input and provide the appropriate outputs for a seven segment numerical display. The decoder can be used with seven segment incandescent lamp, neon, electro-luminescent, or crt displays. The segments and numeric designations chosen to represent the decimal numbers are shown below, together with the resulting displays for input code configuration in excess of binary nine. The decoder outputs are active high so that a buffer transistor may be used directly to provide the high current required for incandescent displays.


## PIN NAMES

$A_{0}, A_{1}, A_{2}, A_{3}$
$\overline{\mathrm{LT}}$
$\overline{\mathrm{RBI}}$
$\overline{\mathrm{RBO}}$
$\overline{\text { RBO }}$
$a, b, c, d, e, f, g$

|  | LOADING |
| :--- | ---: |
| Address Inputs | 1 UL |
| Lamp Test (Active Low) Input | 4 UL |
| Ripple Blanking (Active Low) Input | 0.5 UL |
| Ripple Blanking (Active Low) Output | 1.5 UL |
| (Active High) Outputs | 7 UL |

## CHARACTERISTICS

TYPICAL DELAY A to Output 250 ns
PACKAGE 16 Pin Dip (6B) or Flat Pack (4L)
TYPICAL POWER 165 mW
DISSIPATION


## 9311

## ONE OF SIXTEEN DECODER

DESCRIPTION The 9311 one of sixteen decoder accepts four binary weighted inputs and provides one low output corresponding to the input code.


## PIN NAMES

LOADING

| $\mathbf{A}_{0}, \mathbf{A}_{1}, \mathbf{A}_{2}, \mathbf{A}_{3}$ | Address Inputs | 1 UL |
| :--- | :--- | ---: |
| $\overline{\bar{E}_{0}}, \overline{\mathbf{E}_{1}}$ | AND Enable (Active Low) Inputs | 1 UL |
| $\overline{\mathbf{0}}$ to $\overline{15}$ | (Active Low) Outputs | 10 UL |

CHARACTERISTICS

| TYPICAL DELAYS | A to Output 21 ns |
| :--- | :--- |
|  | E to Output 17 ns  <br> PACKAGE 24 Pin Dip (6N) or Flat Pack (4M) <br> TYPICAL POWER  <br> DISSIPATION 175 mW. |



## 9315/7441 ONE OF TEN DECODER/DRIVER

DESCRIPTION The 9315 is a one of ten decoder driver which is capable of driving all available cold cathode indicator tubes having 7 mA or less cathode current. It accepts BCD 8421 code inputs and produces the correct output selection to directly drive the tubes. Binary input codes 12 and 13 cause all outputs to remain high thereby blanking the indicator tube. However, using this feature may cause a slight glow to appear in the tube.


## CHARACTERISTICS

OUTPUT CHARACTERISTICS

| Max Current into output |  |
| :--- | ---: |
| when output is low | 7 mA |
| Max Leakage Current at 50 Volts | $50 \mu \mathrm{~A}$ |
| 16 Pin Dip (6B) or Flat Pack (4L) |  |
| 100 mW |  |

TYPICAL POWER 100 mW
DISSIPATION


## 9317 7-SEGMENT DECODER/DRIVER

DESCRIPTION The 9317 is a seven segment decoder driver designed to accept a 4 bit 8421 code input and provide the appropriate outputs to drive a seven segment numerical display. The decoder can be used to drive seven segment incandescent lamp displays and light emitting diode indicators directly. The segments and numeric designations chosen to represent the decimal numbers are shown below.

|  |  |  |
| :---: | :---: | :---: |
| PIN NAMES |  | LOADING |
| $\mathrm{A}_{0}, A_{1}, A_{2}, A_{3}$ | Address Inputs | 1 UL |
| $\overline{L T}$ | Lamp Test (Active Low) Input | 4.0 UL |
| $\overline{\mathrm{RBI}}$ | Ripple Blanking (Active Low) Input | 0.5 UL |
| $\frac{\overline{\mathrm{RBO}}}{\overline{\mathrm{a}}, \overline{\mathrm{~b}}, \bar{c}, \bar{d}, \overline{\mathrm{e}}, \overline{\mathrm{f}}, \overline{\mathrm{~g}} . \overline{2}}$ | Ripple Blanking (Active Low) Output (Active Low) Outputs | 1.5 UL |

*See Output Characteristics

## CHARACTERISTICS

$\begin{array}{ll}\text { TYPICAL DELAY } & \text { A to Outputs } 250 \text { ns } \\ \text { PACKAGE } & 16 \text { Pin Dip (7B) or Flat Pack (4L) }\end{array}$
OUTPUT CHARACTERISTICS
There are four versions of the 9317 available which differ only in their output characteristics tabulated below.

|  | A | B | C | D | Units |
| :--- | :---: | :---: | :---: | :---: | :--- |
| Max Sinking Current in Low State | 40 | 40 | 20 | 20 | mA |
| Max Voltage Applied to Outputs <br> in High State | 30 | 20 | 30 | 20 | V |
| Max Power Dissipation Per Output | 50 | 50 | 30 | 30 | mW |



## 9321 <br> DUAL ONE OF FOUR DECODER

DESCRIPTION The 9321 consists of two independent one of four decoders, each with an active low enable. Each decoder accepts two inputs and provides one of four mutually exclusive active low outputs. An active low enable is provided on each decoder which must be low for any output to be low.
Each decoder can be used as a 4 output demultiplexer by using the enable line as a data input.


## PIN NAMES

Decoder 1 and 2
$\overline{\mathrm{E}}$
$\mathrm{A}_{0}, \mathrm{~A}_{1}$
$\overline{0}, \overline{1}, \overline{2}, \overline{3}$

Enable (Active Low) Input
1 UL
$A_{0}, A_{1}$
Address Inputs
1 UL
0, 1, 2, 3
(Active Low) Outputs 10 UL

## CHARACTERISTICS

\(\left.$$
\begin{array}{lll}\text { TYPICAL DELAY } & \begin{array}{l}\text { A to Output } \\
\text { to Output }\end{array}
$$ \quad 22 \mathrm{~ns} <br>

17 \mathrm{~ns}\end{array}\right]\)| PACKAGE | 16 Pin Dip (7B) or Flat Pack (4L) |
| :--- | :--- |
| TYPICAL POWER |  |
| DISSIPATION | 150 mW |

TRUTH TABLE

| $\bar{E}$ | $A_{0}$ | $A_{1}$ | $\overline{0}$ | $\overline{1}$ | $\overline{2}$ | $\overline{3}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| H | X | X | H | H | H | H |
| L | L | L | L | H | H | H |
| L | H | L | H | L | H | H |
| L | L | H | H | H | L | H |
| L | H | H | H | H | H | L |

$\mathrm{H}=$ High Voltage Level
$\mathrm{L}=$ Low Voltage Level
$\mathrm{X}=$ Don't Care Condition


## 9325/54141,74141 BCD TO DECIMAL DECODER/DRIVER

DESCRIPTION The $9325 / 54141,74141$ is a second-generation BCD-to-decimal decoder designed specifically to drive coldcathode indicator tubes. This decoder demonstrates an improved capability to minimize switching transients in order to maintain a stable display.
Full decoding is provided for all possible input states. For binary inputs 10 through 15 , all the outputs are off. Therefore the $9325 / 54141,74141$, combined with a minimum of external circuitry, can use these invalid codes in blanking leading- and/or trailing-edge zeros in a display as shown in the typical application data. The ten high-performance, N-P-N output transistors have a maximum reverse current of 50 microamperes at 70 volts.


PIN NAMES LOADING

| A | Address Inputs | 2 UL |
| :--- | :--- | ---: |
| $\bar{B}, C, D$ | Address Inputs | 1 UL |
| $\overline{0}$ to $\overline{9}$ | Outputs | $*$ |

*See output characteristics

## CHARACTERISTICS

MAX. CURRENT INTO OUTPUT 7 mA
DURING "ON" STATE
OUTPUT LEAKAGE AT $65 \mathrm{~V} \quad 50 \mu \mathrm{~A}$
POWER DISSIPATION
PACKAGE
55 mW
16 Pin DIP (6B) Flat Pak (4L)


## STANDARD TTL/MSI • DECODERS-DEMULTIPLEXERS

## 9327 7-SEGMENT DECODER/DRIVER

DESCRIPTION The 9327 is a seven segment decoder driver designed to accept a 4-bit 8421 code input and provide the appropriate outputs to drive a seven segment fluorescent numerical display. The segments and numeric designations chosen to represent the decimal numbers are shown below.


## CHARACTERISTICS

TYPICAL DELAY A to Outputs 250 ns
PACKAGE $\quad 16$ Pin Dip (7B) or Flat Pack (4L)
OUTPUT CHARACTERISTICS
There are two versions of the 9327 which differ only in their output characteristics tabulated below.

|  | A | B |
| :--- | :---: | :---: |
| MAX. SINKING CURRENT |  |  |
| IN LOW STATE | 7 mA | 5 mA |

MIN. HIGH VOLTAGE
BREAKDOWN
55 V @ $50 \mu \mathrm{~A} 25 \mathrm{~V}$ @ $35 \mu \mathrm{~A}$


## 9337 7-SEGMENT DECODER/DRIVER

DESCRIPTION The 9337 is a seven segment decoder driver designed to accept a 4 -bit 8421 code input and provide the appropriate outputs to drive a seven segment numerical display. The decoder can be used to drive seven segment gas filled cold cathode indicator tubes directly. The device also has high current capabilities which allows the time sharing of display tubes.

*See Output Characteristics

## CHARACTERISTICS

| TYPICAL DELAY | A to Outputs 250 ns |
| :--- | :--- |
| PACKAGE | 16 Pin Dip (7B) or Flat Pack (4L) |

MAX. SINKING CURRENT
IN LOW STATE
10 mA
$\begin{array}{ll}\text { MIN. HIGH VOLTAGE } \because & 55 \mathrm{~V} @ \begin{array}{l}6 \mu \mathrm{~A} \\ \text { BREAKDOWN }\end{array} 5^{\circ} \mathrm{C} \\ & 10 \mu \mathrm{~A} 75^{\circ} \mathrm{C}\end{array}$
9337 decoder driver



## 9352/5442,7442 BCD TO DECIMAL DECODER

DESCRIPTION The 9352/5442, 7442 accepts binary coded decimal input data and decodes to one of ten output lines. Full fan-out of 10 TTL loads is available at all outputs. This monolithic decimal decoder consists of eight inverters and ten fourinput NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Fuil decoding of valid input logic ensures that all outputs remain off for all invalid input conditions.


## PIN NAMES

A, B, C, D $\overline{0}$ to $\overline{9}$

BCD Inputs
Decimal Output

LOADING
1 UL 10 UL

## CHARACTERISTICS

| PROPAGATION DELAY | 22 ns |
| :--- | :--- |
| POWER DISSIPATION | 140 mW |
| PACKAGE | 16 Pin DIP (6B) |



## 9354/5444,7444 EXCESS-3 GRAY TO DECIMAL DECODER

DESCRIPTION The 9354/5444, 7444 accepts excess-3 gray code input data and decodes to one of ten output lines. Full fanout of ten TTL loads is available at all outputs. This monolithic decimal decoder consists of eight inverters and ten four-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of valid input logic ensures that all outputs remain off for all invalid input conditions.


## PIN NAMES

A, B, C, D
$\overline{0}$ to $\overline{9}$

Excess 3 Gray Inputs Decimal Output

LOADING
1 UL 10 UL

## CHARACTERISTICS

| PROPAGATION DELAY | 22 ns |
| :--- | :--- |
| POWER DISSIPATION | 140 mW |
| PACKAGE | 16 Pin DIP (7B) |



## 9357 A/5446,7446•9357B/5447, 7447 BCD-TO-7-SEG. DECODER

DESCRIPTION The 9357A, B accepts 4-bit binary-coded-decimal (BCD) and, depending on the state of the auxiliary inputs, decodes this data to drive a seven-segment display indicator. The relatve positive-logic output levels, as well as conditions required at the auxiliary inputs, are shown in the truth tables. Output configurations of the 9357A, B are designed to withstand the relatively high voltages required for seven segment indicators. The 9357A outputs will withstand 30 volts, and the 9357 B will withstand 15 volts, with a maximum reverse current of 250 microamperes. Indicator segments requiring up to 20 milliamperes of current may be driven directly from the highperformance output transistors. Display patterns for BCD input counts above 9 are unique symbols to authenticate input conditions.


PIN NAMES
A, B, C, D
हBI
LT
$\overline{\mathrm{BI} / \mathrm{RBO}}$
$\overline{\mathrm{a}}, \ldots \overline{\mathrm{g}}$

## CHARACTERISTICS

OUTPUT VOLTAGE (9357A/7446) 30 V Min.
OUTPUT VOLTAGE (9357B_/7447) 15 V Min.
OUTPUT CURRENT
POWER DISSIPATION
20 mA Min.
265 mW
16 Pin DIP (7B)


9358/5448,7448 • 9359/5449,7449 BCD-TO-7-SEGMENT DECODER

DESCRIPTION The $9358 / 5448,7448$ is a BCD to 7 segment decoder designed for driving discrete active devices or other logic circuits. The outputs are active HIGH with a passive $2 \mathrm{~K} \Omega$ pull-up. Features such as leading edge and/or trailing edge zero blanking control, lamp test and lamp intensity control have been incorporated in the 9358/7448.

The 9359/5449 is an open collector version of the $9358 / 7448$ which is available in a 14 pin Flatpack.


## PIN NAMES

$\frac{A, B, C, D}{\frac{R B 1}{L T}}$
$\frac{B 1 / R O}{}$

BI/RBO
हі
a to $g$
BCD Inputs
Ripple Blanking Input
Lamp Test Input
Blanking Input or
Ripple Blanking Output
Blanking Input
Outputs

LOADING
1 UL
1 UL
1 UL
2.6 UL

5 UL
1 UL
6 UL

## CHARACTERISTICS

| POWER DISSIPATION (9358) | 265 mW |
| ---: | :--- |
| (9359) | 167 mW |
| PACKAGE (9358/7448) | 16 Pin DIP (6B) |
| $(9359 / 5449)$ | 14 Pin Flat Pack (3B) |



## 9309 DUAL FOUR-INPUT MULTIPLEXER

DESCRIPTION The 9309 consists of two 4 input multiplexers with common input select logic. It allows two bits of data to be switched in parallel to the appropriate outputs from two 4 bit data sources. Both polarities of outputs are available.

An obvious use of the 9309 is the moving of data from a group of registers to a common output buss. The particular register from which the data comes is determined by the state of the select inputs. A less obvious use is as a function generator. The 9309 can generate two functions of three variables. This is useful for implementing random gating functions.


| PIN NAMES |  | LOADING |
| :---: | :---: | :---: |
| $S_{0}, S_{1}$ | Common Select Inputs | 1 UL |
| Multiplexer A |  |  |
| Ioa, lia, $\mathrm{I}_{2 \mathrm{a}}, \mathrm{I}_{3 \mathrm{a}}$ | Multiplexer Inputs | 1 UL |
| Za | Multiplexer Output | 10 UL |
| $\bar{Z}_{\mathbf{a}}$ | Complementary Multiplexer Output | 9 UL |
| Multiplexer B |  |  |
| Iob, IIb, l2b, I3b | Multiplexer Inputs | 1 UL |
| $\mathrm{Z}_{\mathrm{b}}$ | Multiplexer Output | 10 UL |
| $\overline{\mathbf{Z}}_{\mathrm{b}}$ | Complementary Multiplexer Output | 9 UL |

## CHARACTERISTICS

| TYPICAL DELAYS | S to $\mathrm{Z} \quad 24 \mathrm{~ns}$ <br> i to $\bar{Z}$ <br> 9 ns |
| :--- | :--- |
| PACKAGE | 16 Pin Dip (6B) or Flat Pack (4L) |
| TYPICAL POWER |  |
| DISSIPATION | 150 mW |



## 9312

## EIGHT-INPUT MULTIPLEXER

DESCRIPTION The 9312 is an 8 -input multiplexer which can select one bit of data from up to eight sources. It has complementary outputs, active low enable, and internal select decoding. With the enable inactive, the multiplexer output is low and the complementary multiplexer output high regardless of all input conditions. Data is routed from a particular multiplexer input to the outputs according to the three input binary code applied to the select inputs.


9322

## QUAD 2-INPUT MULTIPLEXER

DESCRIPTION The 9322 consists of four 2-input multiplexers with common input select logic, common active low enable and active high outputs. It allows four bits of data to be switched in parallel to the appropriate outputs from four 2 bit data sources. When the enable is not active, all the outputs are held low.


| TYPICAL DELAYS | lo to Z | 10 ns |
| :--- | :--- | :--- |
|  | E to Z | 15 ns |
|  | S to Z | 19 ns |
| PACKAGE | 16 Pin Dip (7B) or Flat Pack (4L) |  |
| TYPICAL POWER |  |  |
| DISSIPATION | 125 mW |  |



## 9308

## DUAL 4-BIT LATCH

DESCRIPTION The 9308 consists of two separate 4-bit latch sections which provide high speed parallel gated data storage. Each 4-bit latch section has four assertion outputs, overriding master reset, and a two-input active low AND enable.

Data enters a latch when both enable inputs are low. As long as this logic condition exists, the output of the latch will follow the input. If either of the enable inputs go high, the data present in the latch at that time is held in the latch and is no longer affected by the data input. Active low master reset overrides all other input conditions and when activated forces the outputs of all the latches low.


## 4-BIT LATCH

DESCRIPTION The 9314 is a 4-bit latch which can be used in applications where $D$ type latches or set/reset latches are required. The latches have assertion outputs, a common active low enable and overriding active low master reset.
When the common enable goes high data present in the latches is stored and the state of the latches is no longer affected by the $\bar{S}$ and D inputs. The master reset when activated overrides all other input conditions forcing all latch outputs low.

Each of the four latches can be operated either as an active low set/reset latch with reset override or, with $\bar{S}$ low, as D type storage latch.

| 1 1 0 1 1 |
| :---: |
|  |
|  |

PIN NAMES
$\bar{E}$
$\overline{D_{0}}, D_{1}, D_{2}, D_{3}$
$\overline{S_{0}}, \overline{S_{1}}, \overline{S_{2}}, \overline{S_{3}}$
$\overline{M R}$
$Q_{0}, Q_{1}, Q_{2}, Q_{3}$
(Active Low) Enable Input
Parallel Data Inputs
Set (Active Low) Inputs
Master Reset (Active Low) Input
Parallel Outputs

LOADING 1 UL
$D_{0}, D_{1}, D_{2}, D_{3}$

$Q_{0}, Q_{1}, Q_{2}, Q_{3}$
Parallel Outputs

## CHARACTERISTICS

| TYPICAL DELAYS | $\overline{\mathrm{E}}$ to Q | 20 ns |
| :--- | :--- | :--- |
|  | D to Q | 15 ns |
| PACKAGE | 16 Pin Dip (7B) or Flat Pack (4L) |  |
| TYPICAL POWER |  |  |
| DISSIPATION | $175 \cdot \mathrm{~mW}$ |  |



## 9334

## 8-BIT ADDRESSABLE LATCH

DESCRIPTION The 9334 is an 8-bit addressable latch which stores single line data in the addressed latch. It also can be used as a demultiplexer or a one of eight decoder with active high outputs. The device has an active low enable and common. clear.

The 9334 has four modes of operation which are shown below. When in the addressable latch mode, the addressed latch will follow the data input with all non-addressed latches remaining in their previous state. In the memory mode, all latches remain in their previous state and are unaffected by the inputs. While in the demultiplexing mode, the addressed output will follow the state of the D input, with all other outputs in the logical zero state. In the clear mode all outputs are held in the logical zero state and are unaffected by the inputs.


## PIN NAMES

| $A_{0}, A_{1}, A_{2}$ | Address Inputs | 1 UL |
| :--- | :--- | ---: |
| $\bar{D}$ | Data Input | 1 UL |
| $\overline{\mathrm{E}}$ | Enable (Active Low) Input | 1.5 UL |
| $\overline{\mathrm{C}}$ | Clear (Active Low) Input | 1 UL |
| 0 to 7 | Parallel Latch Outputs | 6 UL |

## CHARACTERISTICS

TYPICAL DELAY D to Q 17 ns
PACKAGE 16 Pin Dip (7B) or Flat Pack (4L)
TYPICAI. POWER
DISSIPATION 250 mW

## MODE SELECTION

| $\bar{E}$ | $\bar{C}$ | MODE |
| :--- | :--- | :--- |
| L | $H$ | Addressable Latch |
| $H$ | $H$ | Memory |
| L | L | Active High 8 Channel Demultiplexer |
| $H$ | L | Clear |

[^2]

## 9375/5475,7475•9377/5477, 7477 <br> 4-BIT LATCH

DESCRIPTION The 9375 and 9377 are suited for use as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the $Q$ output when the clock is high, and the $Q$ output will follow the data input as long as the clock remains high. When the clock goes low, the information (that was present at the data input at the time the transition occurred) is retained at the $Q$ output.

The 9375 features complementary $Q$ and $\bar{Q}$ outputs from a 4-bit latch, and is available in the 16 -pin dual-in-line packages. For higher component density applications the 9377 4-bit latch is available in the 14 -pin flat package.


## PIN NAMES

| $\mathrm{D}_{1}, \mathrm{D}_{2}, \mathrm{D}_{3}, \mathrm{D}_{4}$ | Data Inputs | 2 UL |
| :--- | :--- | ---: |
| $\mathrm{CP}_{1-2}$ | Clock Input Latches 1 \& 2 | 4 UL |
| $\mathrm{CP}_{3-4}$ | Clock Input Latches 3 \& 4 | 4 UL |
| $\mathrm{Q}_{1}, \mathrm{Q}_{2}, \mathrm{Q}_{3}, \mathrm{Q}_{4}$ | Latch Outputs | 10 UL |
| $\overline{\mathrm{Q}}_{1}, \overline{\mathrm{Q}}_{2}, \bar{Q}_{3}, \bar{Q}_{4}$ | Complementary Latch Outputs | 10 UL |

## CHARACTERISTICS

PROPAGATION DELAY 15 ns POWER DISSIPATION
PACKAGES

## LOADING

2 UL
4 UL
4 UL
10 UL
10 UL
$40 \mathrm{~mW} /$ Latch
16 Pin DIP (6B) 9375/5475, 7475
14 Pin Flat Pak (3I) 9377/5477, 7477

| TRUTH TABLE | (Each Latch) |
| :---: | :---: |
| $\mathrm{t}_{\mathrm{n}}$ | $\mathrm{t}_{\mathrm{n}}+1$ |
| D | Q |
| 1 | 1 |
| 0 | 0 |

NOTES: 1. $\mathrm{t}_{\mathrm{n}}=$ bit time before clock pulse transition.
2. $t_{n}+1=$ bit time after clock pulse transition.


NOTE: ONLY $1 / 4$ (ONE BIT) OF LATCH IS SHOWN.

## 9305

## VARIABLE MODULO COUNTER

DESCRIPTION The 9305 is a semi-synchronous counter which can be programmed to provide division or counting by $2,4,5,6,7$, $8,10,12,14,16$. It can count in binary code and also divide by 10 , $12,14,16$ with a $50 \%$ duty cycle output. The device has asynchronous overriding master reset and set inputs and an active low $\bar{Q}_{3}$ output which allows the cascading of stages.
The counter is split into two parts, a divide by two stage and three synchronous stages which can be programmed to divide by $5,6,7,8$. Binary counting or division is obtained by feeding the output of the single stage to the input of the three stage synchronous counter. To divide by $10,12,14,16$ with $50 \%$ duty cycle the single stage is fed by the three stage synchronous counter.

When the active low master reset is active it will clear the counter overriding all other input conditions and forcing outputs $Q_{0-3}$, low. When the active low master set is active outputs $Q_{0-3}$ are forced high regardless of input conditions. The master set can be used as a synchronous clear since the counters will go to zero on the next clock pulse, after ones have been set into the counter.

No extra logic is needed for asynchronous multistage counting, the $\bar{Q}_{3}$ output is fed to the following counter's clock input.

PROGRAMMING CONNECTIONS FOR LAST THREE STAGES

| $S_{0}$ | $S_{1}$ | MODULO |
| :--- | :--- | :---: |
| NC | NC | 5 |
| $Q_{1}$ | NC | 6 |
| NC | $Q_{1}$ | 6 |
| $Q_{2}$ | NC | 7 |
| NC | $Q_{2}$ | 7 |
| $Q_{1}$ | $Q_{2}$ | 8 |

$N C=$ No Connection


| PIN NAMES |  | LOADING |
| :---: | :---: | :---: |
| So, Sı | Select Inputs | 2 UL |
| CP0 | First Stage Clock Active High Going Edge Input | 1 UL |
| CP1 | Second Stage Clock Active High Going Edge Input | 1 UL |
| $\overline{M S}$ | Master Set (Active Low) Input | 1 UL |
| $\overline{M R}$ | Master Reset (Active Low) Input | 1 UL |
| Q 0 | First Stage Output | 8 UL |
| $\bar{Q}_{0}$ | Complementary First Stage Output | 8 UL |
| $\mathrm{Q}_{1}, \mathrm{Q}_{2}, \mathrm{Q}_{3}$ | Parallel Last Three Stage Outputs | 8 UL |
| $\bar{Q}_{3}$ | Complementary Last Stage Output | 8 UL |

## CHARACTERISTICS

TYPICAL SPEED 15 MHz Counting Frequency PACKAGE 14 Pin Dip (7A) or Flat Pack (3B)
TYPICAL POWER
DISSIPATION 195 mW
CONNECTIONS FOR BINARY COUNTING AND 50\% DUTY CYCLE DIVISION

For Binary Counting
$\bar{Q}_{0}$ connected to $\mathrm{CP}_{1}$
Incoming clock to CP
For 50\% Duty Cycle Output $\overline{\mathrm{Q}}_{3}$ connected to $\mathrm{CP}_{0}$ Incoming clock to $\mathrm{CP}_{1}$


## 9306

## UP/DOWN BCD COUNTER

DESCRIPTION The 9306 is a synchronous up/down BCD decade counter with synchronous parallel load facility, single line up/ down control, and carry lookahead logic for multi-decade operation.

Counting is synchronous with the outputs changing state after the low to high transition of the clock. When the conditions are satisfied for counting, a clock pulse will change the counter to the next state of the count sequence shown below, in a forward or reverse direction, depending on the count mode selection. Whenever the parallel enable input is low, the parallel inputs determine the next condition of the counter synchronously with the clock. The state diagram also shows the count sequence if a state not in the normal BCD sequence is loaded into the counter by the parallel inputs.

Mode selection is accomplished as shown in the table below. However, several restrictions are placed on the manner of selection. First, the transition of CE from high to low or of $\overline{P E}$ from low to high may only be done when CP is high. Second, if CE is high, any change of $\overline{C D}$ must be done only when $C P$ is high.

The multi-input count enable inputs and terminal count logic allow high speed multi-decade ( 7 stages) up/down counting, without extra logic. Terminal counts from less significant stages are applied to the count enable inputs of more significant stages. Then when all less significant stages are either in a borrow or carry condition the counter stage will change state according to its mode.



LOADING
2/3 UL
2 UL
1 UL
2 UL
1 UL
6 UL
6 UL


## 9310

## UP DECADE COUNTER

DESCRIPTION The 9310 is a synchronous up decade counter. It has synchronous parallel load facility, overridng asynchronous master reset, terminal count and carry lookahead logic for high speed multidecade operation.

The counter is synchronous, with the counter outputs changing state after the low to high transition of the clock. When conditions are satisfied for counting, a clock pulse will change the counter to the next state of the count sequence shown below. Whenever the parallel enable input is low the parallel inputs determine the next state of the counter synchronously with the clock.

Mode selection is accomplished as shown below. However, a restriction is placed on the manner of selection. The transition of CEP or CET from high to low or of $\overline{\text { PE from low to high may only }}$ be done when CP is high.

By utilizing the two count enable inputs and terminal count outputs multi-stage synchronous counting is obtained, with operating speed equivalent to that of a single stage.

When the asynchronous master reset is active outputs $Q_{0-3}$ will be forced low regardless of all other input conditions.

## MODE SELECTION

| $\overline{P E}$ | CE (Count Enabie) | MODE |
| :--- | :--- | :--- |
| $H$ | $H$ | Count Up |
| $H$ | L | No Change |
| L | $X$ | Presetting |

$H=$ High Voltage. Level
Where CE (Count Enable) $=$ CEP $\cdot$ CET $\quad L=$ Low Voltage Level
$X=$ Don't Care Condition

LOGIC EQUATION FOR TERMINAL COUNT

$$
T C=C E T \cdot Q_{0} \cdot \overline{Q_{1}} \cdot \overline{Q_{2}} \cdot Q_{3}
$$



PIN NAMES
$\overline{P E}$
$P_{0}, P_{1}, P_{2}, P_{3}$
CEP
CET
CP
$\overline{M R}$
$Q_{0}, Q_{1}, Q_{2}, Q_{3}$
TC
CHARACTERISTICS
TYPICAL SPEED 25 MHz Counting Frequency
TYPICAL DELAY CP to Q 18 ns
PACKAGE
16 Pin Dip (7B) or Flat Pack (4L)
TYPICAL POWER
DISSIPATION
300 mW
STATE DIAGRAM



## 9316 4-BIT UP BINARY COUNTER

DESCRIPTION The 9316 is a 4-bit synchronous binary up counter. It has synchronous parallel load facility, overriding asynchronous master reset, and carry lookahead logic for high speed multistage operation.

The counter is synchronous, with the counter outputs changing state after the low to high transition of the clock. When conditions are satisfied for counting, a clock pulse will change the counter to the next state of a binary sequence. When the parallel enable is low the parallel inputs determine the next state of the counter synchronously with the clock.

Mode selection is accomplished as shown below. However a restriction is placed on the manner of selection. The transition of CEP or CET from high to low or of $\overline{P E}$ from low to high may only be done when CP is high.

By utilizing the two count enable inputs and terminal count output, multi-stage synchronous counting is obtained, with operating speeds equivalent to that of a single stage.

When the asynchronous master reset is active outputs $Q_{0-3}$ will be forced low regardless of all other input conditions.

## MODE SELECTION

|  |  |  |
| :---: | :---: | :--- |
| $\overline{P E}$ | CE (Count Enable) | MODE |
| $H$ | $H$ | Count Up |
| $H$ | L | No Change |
| L | X | Presetting |


| Where CE (Count Enable) $=$ CEP $\cdot$ CET | $H=$ High Voltage Level |
| :--- | :--- |
|  | L Low Voltage Level |
| $X=$ Don't Care Condition |  |

## LOGIC EQUATION FOR TERMINAL COUNT



| PIN NAMES |  | LOADING |
| :--- | :--- | ---: |
| $\overline{P E}$ | Parallel Enable (Active Low) Input | 2 UL |
| Po, P1, P2, $P_{3}$ | Parallel Inputs | $2 / 3 \mathrm{UL}$ |
| CEP | Count Enable Parallel Input | 1 UL |
| CET | Count Enable Trickle Input | 2 UL |
| CP | Clock Active High Going Edge Input | 2 UL |
| $\overline{M R}$ | Master Reset (Active Low) Input | 1 UL |
| Qo, Q1, Q,$Q_{3}$ | Parallel Outputs | 6 UL |
| TC | Terminal Count Output | 6 UL |

## CHARACTERISTICS

TYPICAL SPEED 25 MHz Counting Frequency TYPICAL DELAY
PACKAGE CP to Q 18 ns

TYPICAL POWER
DISSIPATION

16 Pin Dip (7B) or Flat Pack (4L)
300 mW

$$
T C=C E T \cdot Q_{0} \cdot Q_{1} \cdot Q_{2} \cdot Q_{3}
$$



## 9350

## DECADE COUNTER

DESCRIPTION The 9350 is an up decade counter. It consists of four dual-rank, master-slave flip-flops internally interconnected to provide a divide-by-two counter and a divide-by-five counter. A gated "AND" master reset and "AND" master set are provided to inhibit count inputs and return all outputs to the low state and to a binary coded terminal count of nine, respectively. Since the output from the first flip-flop is not internally connected to the succeeding stages, the device may be operated in three independent count modes:
A. BCD Decade Counter - The $\overline{\mathrm{CP}}$, input must be externally connected to the $Q_{0}$ output. The $\overline{\mathrm{CP}}_{0}$ input receives the incoming count and a BCD count sequence is produced.
B. Symmetrical Divide-By-Ten Counter - The $Q_{3}$ output must be externally connected to the $\overline{\mathrm{CP}}_{0}$ input. The input count is then applied to the $\overline{\mathrm{CP}}$, input and a divide-by-ten square wave is obtained at output $\mathrm{Q}_{0}$.
C. Divide-By-Two \& Divide-By-Five Counter - No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function. ( $\overline{\mathrm{CP}}_{0}$ as the input and $Q_{0}$ as the output.) The $\overline{C P}_{1}$ input is used to obtain binary divide-by-five operation at the $Q_{1}, Q_{2}$ and $Q_{3}$ outputs.


| PIN NAMES$\overline{\mathrm{CP}}_{0}$ | LOADING |  |
| :---: | :---: | :---: |
|  | Clock First Stage Negative Going Edge |  |
|  | Input | 2 UL |
| $\overline{\mathrm{CP}}$, | Clock Second, Third, and Fourth |  |
|  | Stage Negative Edge Input | 4 UL |
| MR | "AND" Master Reset to Binary |  |
|  | Zero (Asynchronous) Input | 1 UL |
| MS | "AND" Master Set to Binary Nine |  |
|  | (Asynchronous) Input | 1 UL |
| $\mathrm{Q}_{0}, \mathrm{Q}_{1}, \mathrm{Q}_{2}, \mathrm{Q}_{3}$ | Counter Outputs | 10 UL |

CHARACTERISTICS
TYPICAL SPEED $\quad 18 \mathrm{MHz}$ Counting Frequency
TYPICAL DELAY
PACKAGE
TYPICAL POWER DISSIPATION

```
CP
14 Pin DIP (7A) Flat Pak (3B)
160 mW
```



## 9356

## BINARY COUNTER

DESCRIPTION The MSI 9356 is an up 4-bit binary counter. It consists of four master-slave flip-flops which are internally interconnected to provide a divide-by-two counter and a divide-byeight counter. A gated "AND" master reset is provided to inhibit the counting and return all outputs to a low state. Since the output from the first flop is not internally connected to the succeeding flip-flops, the device may be operated in two independent modes:
A. Four-Bit Ripple-Through Counter - The output $Q_{0}$ must be externally connected to input $\overline{\mathrm{CP}}$. The input count pulses are applied to input $\overline{\mathrm{CP}}_{0}$. Simultaneous divisions of $2,4,8$, and 16 are performed at the $Q_{0}, Q_{1}, Q_{2}$, and $Q_{3}$ outputs as shown in the truth table.
B. Three-Bit Ripple-Through Counter - The input count pulses are applied to input $\overline{C P}_{1}$. Simultaneous frequency divisions of 2,4 , and 8 are available at the $Q_{1}, Q_{2}$, and $Q_{3}$ outputs. Independent use of the first flip-flop is available if the reset function coincides with reset of the 3-bit ripple-through counter.


| PIN NAMES | LOADING |  |
| :--- | :--- | ---: |
| $\overline{C P}_{0}$ | Clock First Stage Negative Going Edge |  |
|  | Input | 2 UL |
| $\overline{\mathrm{CP}}_{1}$ | Clock Second, Third, and Fourth <br> Stage Negative Edge Input | 4 UL |
| MR | "AND"Master Reset to Binary <br> Zero (Asynchronous) Input | 1 UL |
| $\mathrm{Q}_{0}, \mathrm{Q}_{1}, \mathrm{Q}_{2}, \mathrm{Q}_{3}$ | Counter Outputs | 10 UL |

## CHARACTERISTICS

TYPICAL SPEED $\quad 18 \mathrm{MHz}$ Counting Frequency
TYPICAL DELAY
PACKAGE
$\overline{C P}_{0}$ to $Q_{2} 60 \mathrm{~ns}$
14 Pin DIP (7A) Flat Pak (3B) 160 mW


## 9360/54192, 74192 UP/DOWN DECADE COUNTER (DUAL CLOCK)

DESCRIPTION The MSI 9360/54192, 74192 is a synchronous up/down decade counter with separate up/down clocks, parallel load (asynchronous) facility, two terminal count outputs for multidecade operation, and an asynchronous overriding master reset.

Counting is synchronous, with the outputs changing state after the low to high transition of either the count-up clock ( $\mathrm{CP}_{\mathrm{U}}$ ) or count-down clock ( $\mathrm{CP}_{\mathrm{D}}$ ). The direction of counting is determined by which clock input is pulsed while the other clock input is high. (Incorrect counting will occur if both the count-up clock and count-down clock inputs are pulsed simultaneously.) The counter will respond to a clock pulse on either input by changing to the next state of the count sequence

The 9360 has a parallel load (asynchronous) facility which permits the counter to be preset. Whenever the parallel load ( $\overline{\mathrm{PL}}$ ) input is low, the information present on the parallel data inputs ( $P_{A}, P_{B}, P_{C}, P_{D}$ ) will be loaded into the counter and appear on the outputs independent of the conditions of the clock inputs. When the parallel load input goes high this information is stored in the counter and when the counter is clocked it changes to the next appropriate state in the count sequence. The data inputs are inhibited when the parallel load is high and have no effect on the counter.

The terminal count-up ( $\overline{\mathrm{TC}}_{\mathrm{U}}$ ) and terminal count-down ( $\overline{\mathrm{TC}}_{\mathrm{D}}$ ) outputs (carry and borrow respectively) allow multidecade counter operations without additional logic. The counters are cascaded by feeding the terminal count-up output to the count-up clock input and terminal count-down output to the count-down clock input of the following counter.


| PIN NAMES |  | LOADING |
| :--- | :--- | :---: |
| $\overline{P L}$ | Parallel Load (Active Low) Input | 1 UL |
| $\mathrm{P}_{\mathrm{A}}, \mathrm{P}_{\mathrm{B}}, \mathrm{P}_{\mathrm{C}}, \mathrm{P}_{\mathrm{D}}$ | Parallel Data Inputs | 1 UL |
| $\mathrm{CP}_{U}$ | Count Up Clock Pulse Input | 1 UL |
| $\mathrm{CP}_{\mathrm{D}}$ | Count Down Clock Pulse Input | 1 UL |
| MR | Master Reset (Clear) Input |  |
|  | (Asynchronous) | 1 UL |
| $\mathrm{Q}_{A}, Q_{B}, Q_{C}, Q_{D}$ | Counter Outputs | 10 UL |
| $\overline{T C}_{U}$ | Terminal Count Up (Carry) Output | 10 UL |
| $\overline{T C}_{D}$ | Terminal Count Down (Borrow) |  |
|  | Output | 10 UL |

## CHARACTERISTICS

TYPICAL SPEED $\quad 30 \mathrm{MHz}$ Counting Frequency
TYPICAL DELAY
PACKAGE
TYPICAL POWER DISSIPATION
$C P$ to $Q \quad 30 \mathrm{~ns}$
16 Pin DIP (7B) and
Flat Pack (4L)
300 mW


## 9366/54193, 74193 UP/DOWN 4-BIT BINARY COUNTER (DUAL CLOCK)

DESCRIPTION The 9366/54193, 74193 is a synchronous up/ down 4-bit binary counter with separate up/down clocks, parallel load (asynchronous) facility, terminal count outputs for multidecade operation, and an asynchronous overriding master reset.

Counting is synchronous, with the outputs changing state after the low to high transition of either the count-up clock ( $\mathrm{CP}_{\mathrm{u}}$ ) or count-down clock ( $\mathrm{CP}_{\mathrm{D}}$ ). The direction of counting is determined by which clock input is pulsed while the other clock input is high. (Incorrect counting will occur if both the count-up clock and count-down clock inputs are pulsed simultaneously.) The counter will respond to a clock pulse on either input by changing to the next appropriate state of a binary sequence.

The 9366 has a parallel load (asynchronous) facility which permits the counter to be preset. Whenever the parallel load (PL) input is low, the information present on the parallel data inputs ( $P_{A}, P_{B}, P_{C}, P_{D}$ ) will be loaded into the counter and appear on the outputs independent of the conditions of the clock inputs. When the parallel load input goes high, this information is stored in the counter and when the counter is clocked it changes to the next appropriate state in the count sequence. The data inputs are inhibited when the parallel load is high and have no effect on the counter.

The terminal count-up ( $\overline{\mathrm{TC}}_{6}$ ) and terminal count-down ( $\overline{\mathrm{TC}}_{\mathrm{D}}$ ) outputs (Carry and Borrow respectively) allow multistage binary counter operations without additional logic. The counters are cascaded by feeding the terminal count-up output to the countup clock input and the terminal count-down output to the countdown clock input of the following counter.

PIN NAMES
$\overline{P L}$
$P_{A}, P_{B}, P_{C}, P_{D}$
$\mathrm{CP}_{U}$
$C P_{D}$
$M R$
$Q_{A}, Q_{B}, Q_{C}, Q_{D}$
$\overline{T C}_{U}$
$\overline{T C}_{D}$

|  | LOADING |
| :--- | :---: |
| Parallel Load (Active Low) Input | 1 UL |
| Parallel Data Inputs | 1 UL |
| Count Up Clock Pulse Input | 1 UL |
| Count Down Clock Pulse Input | 1 UL |
| Master Reset (Clear) Input | 1 UL |
| (Asynchronous) | 10 UL |
| Counter Outputs | 10 UL |
| Terminal Count-Up (Carry) Output |  |
| Terminal Count-Down (Borrow) | 10 UL |
| Output |  |

## CHARACTERISTICS

TYPICAL SPEED $\quad 30 \mathrm{MHz}$ Counting Frequency
TYPICAL DELAY $\quad C P$ to $Q \quad 30 \mathrm{~ns}$
PACKAGE 16 Pin DIP (7B) or
Flat Pak (4L)
300 mW


DESCRIPTION The $9390 / 5490,7490$ is a high speed, monolithic decade counter which consists of four dual rank, masterslave flip-flops internally interconnected to provide a divide-bytwo counter and a divide-by-five counter. Count inputs are inhibited, and all outputs are returned to logical zero or a binary coded decimal (BCD) count of 9 through gated direct reset lines. The output from flip-flop $A$ is not internally connected to the succeeding stages, therefore, the count may be separated in these independent count modes:
A. If used as a binary coded decimal decade counter, the $\overline{\mathrm{CP}}_{\mathrm{B}-\mathrm{D}}$ input must be externally connected to the A output. The A input receives the incoming count, and a count sequence is obtained in accordance with the BCD count for nine's complement decimal applications.
B. If a symmetrical divide-by-ten count is desired for frequency synthesizers or other applications requiring division of a binary count by a power of ten, the $D$ output must be externally connected to the A input. The input count is then applied at the $\overline{\mathrm{CP}}_{\mathrm{B}-\mathrm{D}}$ input and a divide-by-ten square wave is obtained at output A.
C. For operation as a divide-by-two counter and a divide-by-five counter, no external interconnections are required. Flip-flop A is used as a binary element for the divide-by-two function. The $\overline{\mathrm{CP}}_{\mathrm{B}-\mathrm{D}}$ input is used to obtain binary divide-by-five operation at the B, C, and D outputs. In this mode, the two counters operate independently; however, all four flip-flops are reset simultaneously.

## TRUTH TABLES

BCD COUNT
SEQUENCE
(See Note 1)

| Count | Output |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | D | C | B | A |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 2 | 0 | 0 | 1 | 0 |
| 3 | 0 | 0 | 1 | 1 |
| 4 | 0 | 1 | 0 | 0 |
| 5 | 0 | 1 | 0 | 1 |
| 6 | 0 | 1 | 1 | 0 |
| 7 | 0 | 1 | 1 | 1 |
| 8 | 1 | 0 | 0 | 0 |
| 9 | 1 | 0 | 0 | 1 |

RESET/COUNT (See Note 2)

| Reset Inputs |  |  |  |  | Output |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{0(1)}$ | $\mathrm{R}_{\left.\mathrm{o}_{2}\right)}$ | $\mathrm{R}_{\mathrm{q}_{1(1)}}$ | $\mathrm{R}_{\mathrm{q}_{(2)}}$ | D | C | B | A |
| 1 | 1 | 0 | X | 0 | 0 | 0 | 0 |
| 1 | 1 | X | 0 | 0 | 0 | 0 | 0 |
| X | X | 1 | 1 | 1 | 0 | 0 | 1 |
| X | 0 | X | 0 |  | Count |  |  |
| 0 | X | 0 | X | Count |  |  |  |
| 0 | X | X | 0 | Count |  |  |  |
| X | 0 | 0 | X | Count |  |  |  |

NOTES: 1. Output $A$ connected to input $\overline{C P}_{8-D}$ for $B C D$ count.
2. $X$ indicates that either a logical 1 or a logical 0 may be present.


## PIN NAMES

## LOADING

$\mathrm{R}_{0}$
$\mathrm{R}_{9}$
$\overline{\mathrm{CP}}_{\mathrm{CP}}^{A}$
$\stackrel{\overline{C P}}{B-D}^{Q_{A}, Q_{B}}, Q_{C}, Q_{D}$
Reset-Zero Inputs
Reset-Nine Inputs
Clock Input
1 UL
1 UL
2 UL
Clock Input 4 UL
Outputs " 10 UL

## CHARACTERISTICS

CLOCK FREQUENCY POWER DISSIPATION PACKAGE

18 MHz
160 mW
14 Pin DIP (6A) or
Flat Pak (3B)


## 9392/5492,7492 DIVIDE BY TWELVE COUNTER

DESCRIPTION The 9392/5492, 7492 is a high-speed, monolithic 4-bit binary counter consisting of four master-slave flip-flops which are internally interconnected to provide a divide-by-two counter and a divide-by-six counter. A gated direct reset line is provided which inhibits the count inputs and simultaneously returns the four flip-flop outputs to a logical 0 . As the output from flip-flop $A$ is not internally connected to the succeeding flip-flops, the counter may be operated in two independent modes:
A. When used as a divide-by-twelve counter, output $Q_{A}$ must be externally connected to input $\overline{\mathrm{CP}}_{\mathrm{BC}}$. The input count pulses are applied to input $\overline{\mathrm{CP}}_{\mathrm{A}}$. Simultaneous divisions of 2, 6 , and 12 are performed at the $Q_{A}, Q_{C}$, and $Q_{D}$ outputs as shown in the truth table above.
B. When used as a divide-by-six counter, the input count pulses are applied to input $\overline{\mathrm{CP}}_{\mathrm{BC}}$. Simultaneously, frequency divisions of 3 and 6 are available at the $Q_{C}$ and $Q_{D}$ outputs. Independent use of flip-flop $A$ is available if the reset function coincides with reset of the divide-by-six counter.

|  |
| :--- |



## 9393/5493,7493

## BINARY COUNTER

DESCRIPTION The $9390 / 5493,7493$ is a high speed, monolithic 4-bit binary counter, consisting of four master-slave flip-flops interconnected internally to provide a divide-by-two counter and a divide-by-eight counter. Count inputs may be inhibited through the use of a gated direct reset line which simultaneously returns the four flip-flop outputs to a logical zero. The output from flipflop $A$ is not internally connected to the succeeding flip-flops, therefore it may be operated in two independent modes:
A. When used as a 4-bit ripple-through counter, output $Q_{A}$ must be externally connected to input $\mathrm{CP}_{\mathrm{B}}$. Input count pulses are applied to input $C P_{A}$. Simultaneous divisions by $2,4,8$, and 16 are performed at the $Q_{A}, Q_{B}, Q_{C}$, and $Q_{D}$ outputs.
B. When used as a 3 -bit ripple-through counter, the input count pulses are applied to input $\mathrm{CP}_{\mathrm{B}}$. Simultaneous frequency divisions of 2,4 , and 8 are available at the $Q_{B}, Q_{C}$, and $Q_{D}$ outputs. Flip-flop A may be used independently if the reset function coincides with the reset of the 3-bit ripple-through counter.

PIN NAMES
$\mathrm{R}_{0}$
$\overline{C P}_{A}$
$\overline{C P}_{B}$
$Q_{A}, Q_{B}, Q_{C}, Q_{D}$

|  | LOADING |
| :--- | :---: |
| Reset-Zero Input | 1 UL |
| Clock Input | 2 UL |
| Clock Input | 2 UL |
| Output | 10 UL |

## CHARACTERISTICS

CLOCK FREQUENCY POWER DISSIPATION PACKAGE

18 MHz
160 mW
14 Pin DIP (6A) or
Flat Pak (3B)


## 93LOO

4-BIT UNIVERSAL SHIFT REGISTER

DESCRIPTION The 93L00 is a synchronous 4 bit shift register designed to perform tunctions such as storage, shifting, counting and serial code conversion. It has assertion outputs on each stage and a negation output on the last stage, an overriding asynchronous master reset, $\mathrm{J} \overline{\mathrm{K}}$ input configuration, and a synchronous parallel load facility.

Data entry is synchronous with the registers changing state after each low to high transition of the clock. With the parallel enable low the parallel inputs determine the next condition of the shift register. When the parallel enable input is high the shift register performs a one bit shift to the right, with data entering the first stage flip-flop through $J \bar{K}$ inputs. By tying the two inputs together D type entry is obtained.

The asynchronous active low master reset when activated overrides all other input conditions and clears the register.


| PIN NAMES |  | LOADING |
| :--- | :--- | ---: |
| $\overline{P E}$ | Parallel Enable (Active Low) Input | .57 UL |
| $\mathrm{P}_{0}, \mathrm{P}_{1}, \mathrm{P}_{2}, \mathrm{P}_{3}$ | Parallel Inputs | .25 UL |
| J | First Stage J (Active High) Input | .25 UL |
| $\overline{\mathrm{K}}$ | First Stage K (Active Low) Input | .25 UL |
| CP | Clock Active High Going Edge Input | .5 UL |
| $\overline{\mathrm{MR}}$ | Master Reset (Active Low) Input | .25 UL |
| $\mathrm{Q}_{0}, \mathrm{Q}_{1}, \mathrm{Q}_{2}, \mathrm{Q}_{3}$ | Parallel Outputs | 2.0 UL |
| $\overline{Q_{3}}$ | Complementary Last Stage Output | 2.0 UL |

## CHARACTERISTICS

TYPICAL SPEED 10 MHz Shifting Frequency
TYPICAL DELAY CP to Q 60 ns
PACKAGE
TYPICAL POWER DISSIPATION

16 Pin Dip (7B) or Flat Pack (4L)
75 mW


## 93L28 DUAL

## 8-BIT SHIFT REGISTER

DESCRIPTION The 93 L 28 is a Dual 8-bit synchronous shift register which can be used in high speed serial storage applications. Each register has a true and complemented output from the last stage, 2-input multiplexer with data select control at the input, and a two input clock OR gate input. A common clock, obtained by internally tying one input of each clock OR gate together, and overriding asynchronous master reset are common to both registers.

Data entry is synchronous with the registers changing state after each low to high transition of the clock. Serial data enters through $D_{0}$ when the data select line is low and through $D_{1}$, when the data select line is high. The clocking scheme employed allows the three clock inputs to be used in the following ways: one clock common with two separate clocks; one clock common with a separate active low clock enable input for each 8 bit shift register, and two separate clocks and one common active low clock enable input.
The asynchronous active low master reset when activated overrides all other input conditions and clears the register.

## LOGIC EQUATION FOR DATA ENTRY

$$
\mathrm{S}_{\mathrm{D}}=\overline{\mathrm{D}_{S}} \cdot \mathrm{D}_{0}+\mathrm{D}_{\mathrm{S}} \cdot \mathrm{D}_{I}
$$

## CHARACTERISTICS

TYPICAL DELAY CP to Q 56 ns TYPICAL SPEED 10 MHz Shifting Frequency PACKAGE 16 Pin Dip (7B) or Flat Pack (4L)
TYPICAL POWER
DISSIPATION 75 mW


| PIN NAMES |  | LOADING |
| :---: | :---: | :---: |
| Ds | Data Select Input | . 50 UL |
| $\mathrm{D}_{0}$, $\mathrm{D}_{1}$ | Data inputs | . 25 UL |
| CP | OR Clock Active High Going Edg Com | puts <br> n. 75 UL <br> te 37 UL |
| $\overline{M R}$ | Master Reset (Active Low) Input | . 25 UL |
| Q7 | Last Stage Output | 2.0 UL |
| Q7 | Complementary Output | 2.0 UL |



## 93L18 8-INPUT <br> PRIORITY ENCODER

DESCRIPTION The 93 L18 is a multipurpose encoder designed to accept 8 active low inputs and produce a binary weighted output code of the highest order input. A priority is assigned to each active low input so that when two or more inputs are simultaneously active, the input with the highest priority is represented on the output, with input $\overline{7}$ having the highest priority.

An active low enable input ( $\overline{E I}$ ) and active low enable output ( $\overline{\mathrm{EO}}$ ) are provided to expand priority encoding to more inputs. This is accomplished by connecting the more significant encoders enable output ( $\overline{\mathrm{EO}})$ to the next less significant encoder enable input ( $\overline{\mathrm{E} I}$ ). In addition a group signal is provided which is active if any input is active and El is low.

| PIN NAMES |  | LOADING |
| :--- | :--- | :---: |
| $\overline{\overline{0}}$ | Priority (Active Low) Input | .25 UL |
| $\overline{\overline{1}}$ to $\overline{7}$ | Priority (Active Low) Inputs | .5 UL |
| $\overline{\mathrm{EI}}$ | Enable (Active Low) Input | .5 UL |
| $\overline{\mathrm{EO}}$ | Enable (Active Low) Output | 1.25 UL |
| $\overline{\mathrm{GS}}$ | Group Select (Active Low) Output | 1.5 UL |
| $\overline{\mathrm{A}}_{0}, \overline{\mathrm{~A}}_{1}, \overline{\mathrm{~A}}_{2}$ | Address (Active L.ow) Outputs | 2.5 UL |

## CHARACTERISTICS

TYPICAL DELAY $\overline{1}$ to $\bar{A} \quad 55 \mathrm{~ns}$
PACKAGE
16 Pin Dip (7B) or Flat Pack (4L)
TYPICAL POWER
DISSIPATION $\quad 70 \mathrm{~mW}$


## 93L24

## 5-BIT COMPARATOR

DESCRIPTION The 93L24 is a low power expandable comparator which provides comparison between two 5 -bit words and gives three outputs, "less than," "greater than," and "equal so." A high level on the active low enable input forces all three outputs low.
Words of more than 5 bits may be compared by either connecting 93 L 24 comparators in series;this is done by connecting the $A>B$ and $A<B$ outputs to the $A_{0}, B_{0}$ inputs respectively of the next stage, or by connecting comparators in parallel, and comparing the outputs with another 93L24.

## PIN NAMES

$\bar{E}$
$A_{0}, A_{1}, A_{2}, A_{3}, A_{4}$
$B_{0}, B_{1}, B_{2}, B_{3}, B_{4}$
$A<B$
$A>B$
$A=B$

Enable (Active Low) Input Word A Parallel Inputs Word B Parallel Inputs A Less than B Output A Greater Than B Output A Equal to B Output

LOADING
. 5 UL
. 5 UL
. 5 UL
2.25 UL
2.25 UL
2.5 UL


CHARACTERISTICS
TYPICAL DELAY Data to $\mathrm{A}>\mathrm{B} 55 \mathrm{~ns}$
PACKAGE 16 Pin Dip (7B) or Flat Pack (4L)
TYPICAL POWER
DISSIPATION
55 mW


## 93L4O 4-BIT ARITHMETIC LOGIC UNIT

DESCRIPTION The 93L40 is a low power arithmetic logic unit which can perform the arithmetic operations add and subtract on two 4-bit parallel binary words which are represented in 1's, 2's complement or sign magnitude notation. The unit can also perform two logic functions, the actual functions depending upon the polarity of the input operands. These functions, which are controlled by two select inputs, $\mathrm{S}_{0}, \mathrm{~S}_{\mathrm{I}}$, are shown for active Iow input operands below.

The 93L40 incorporates full carry lookahead internally for the 4 bits and provision for external lookahead by using the carry lookahead functions CP (carry propagate) and CG/CO (carry generate/carry out). The input carry network enables full external carry lookahead over 16 bits and provides for rippling between additional blocks of 12 bits, without additional gates or special carry lookahead IC's. This ripple block method is operated under control of a COE (carry out enable) input which changes the carry generate into a carry out signal. The delay for various word lengths using the built-in carry lookahead circuitry is given below.

The CP (carry propagate) and CG (carry generate) functions can also be used with appropriate gating to give all 0's and all 1's detection, and generate functions $A>B, A \geq B$, and overflow indication.

| CHARACTERISTICS |  |
| :--- | :--- |
| TYPICAL DELAYS | Addition Over 4 Bits 85 ns <br> Addition Over 16 Bits 135 ns |
|  | 24 Pin Dip (6N) or Flat Pack (4M) |
| PACKAGE | 24 mW |
| TYPICAL POWER |  |
| DISSIPATION | 110 mW |

## FUNCTION TABLE ACTIVE LOW OPERANDS

| $S_{0}$ | SI |  | FUNCTION |  |
| :---: | :---: | :---: | :---: | :---: |
| L | L | A | SUBTRACT | B |
| H | L | A | ADD | B |
| L | H | A | EX OR | B |
| H | H High Voltage Level |  |  |  |
| H | A | AND | B |  |


PIN NAMES
$\overline{\mathrm{A}}_{0}$, to $\overline{\mathrm{A}}_{3}, \overline{\mathrm{~B}}_{0}$ to $\overline{\mathrm{B}}_{3}$
Operand (Active Low) Inputs
LOADING
$\mathrm{S}_{0}, \mathrm{~S}$
CG-1
First Stage Carry Generate (Active Low) Input
$\overline{C P}-1$
$\overline{\mathrm{CG}}-2$
$\overline{\mathrm{CP}}-2$
$\overline{C G}_{-3}$
COE
$\overline{\mathrm{F}}_{0}, \overline{\mathrm{~F}}_{1}, \overline{\mathrm{~F}}_{2}, \overline{\mathrm{~F}}_{3}$ $\overline{\mathrm{CO} / \mathrm{CG}}$
$\overline{C P}$
First Stage Carry Propagate
(Active Low) Input
Second Stage Carry Generate
(Active Low) Input
Second Stage Carry Propagate
(Active Low) Input .25 UL
Third Stage Carry Generate . . 25 UL
(Active Low) Input
Carry Out Enable Input . 375 UL
Function (Active Low) Outputs . 25 UL
Carry Out/Carry Generate (Active Low) Output
. 25 UL
Cairy Propagate (Active Low) Output . 25 UL
DELAY TABLE

| WORD LENGTH <br> (in bits) | ADD <br> (in ns) | SUBTRACT <br> (in ns) |
| :---: | :---: | :---: |
| $1-4$ | 85 | 95 |
| $5-16$ | 135 | 145 |
| $17-28$ | 185 | 195 |
| $29-40$ | 235 | 245 |
| $41-52$ | 285 | 295 |
| $53-64$ | 335 | 345 |



## 93L01 ONE OF TEN DECODER

DESCRIPTION The 93L01 accepts four binary weighted inputs and provides one of ten mutually exclusive active low outputs. When a binary code greater than nine is applied, all outputs are high. This facilitates BCD to decimal conversions and eight channel demuitiplexing and decoding. The active low decoder outputs are compatible with the low enables of other MSI elements making the 93L01 useful in logic selection schemes.

The93L01 can serve as a one of eight decoder with an active low enable, the $A_{3}$ input acting as the active low enable. Eight channel demultiplexing results when data is applied to the $A_{3}$ input and the desired output is addressed by $A_{0}, A_{1}, A_{2}$.


CHARACTERISTICS
TYPICAL DELAY A to Output 63 ns
PACKAGE 16 Pin Dip (7B) and Flatpack (4L)
TYPICAL POWER DISSIPATION

35 mW


## 93L11

ONE OF SIXTEEN DECODER

DESCRIPTION The 93L11 one of sixteen decoder accepts four binary weighted inputs and provides one low output corresponding to the input code.


CHARACTERISTICS
TYPICAL DELAYS A to Output 70 ns

PACKAGE
24 Pin Dip (6N) or Flat Pack (4M)
TYPICAL POWER
DISSIPATION
40 mW


## 93L21 DUAL

## ONE OF FOUR DECODERS

DESCRIPTION The 93L21 consists of two independent one four decoders, each with an active low enable. Each decoder accepts two inputs and provides one of four mutually exclusive active low outputs. An active low enable is provided on each decoder which must be low for any output to be low.
Each decoder can be used as a 4 output demultiplexer by using the enable line as a data input.


## PIN NAMES

Decoder 1 and 2

| $\overline{\mathrm{E}}$ | Enable (Active Low) Input | .25 UL |
| :--- | :--- | ---: |
| $\mathrm{A}_{0}, \mathrm{~A}_{1}$ | Address Inputs | .25 UL |
| $\overline{0}, \overline{1}, \overline{2}, \overline{3}$ | (Active Low) Outputs | 2.5 UL |

## CHARACTERISTICS

| TYPICAL DELAY | A to Output | 49 ns |
| :--- | :--- | :--- |
|  | E to Output | 38 ns |
| PACKAGE | 16 Pin Dip (7B) or Flat Pack (4L) |  |
| TYPICAL POWER |  |  |
| DISSIPATION | 40 mW |  |

## TRUTH TABLE

| $\bar{E}$ | $A_{0}$ | $A_{1}$ | $\overline{0}$ | $\overline{1}$ | $\overline{2}$ | $\overline{3}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $H$ | X | X | H | H | H | H |
| L | L | L | L | H | H | H |
| L | $H$ | L | H | L | H | H |
| L | L | H | H | H | L | H |
| L | $H$ | $H$ | $H$ | H | H | L |

$H=$ High Voltage Level
L = Low Voltage Level
$\mathrm{X}=$ Don't Care Condition


93L09 DUAL
FOUR-INPUT MULTIPLEXER

DESCRIPTION The 93L09 consists of two 4 -input multiplexers with common input select logic. It allows two bits of data to be switched in parallel to the appropriate outputs from two 4 bit data sources. Both polarities of outputs are available.

An obvious use of the 93L09 is the moving of data from a group of registers to a common output buss. The particular register from which the data comes is determined by the state of the select inputs. A less obvious use is as a function generator. The 93L09 can generate two functions of three variables. This is useful for implementing random gating functions.


## CHARACTERISTICS

TYPICAL DELAYS $S$ to $Z 48 \mathrm{~ns}$

| PACKAGE | 16 Pin Dip (6B) or Flat Pack (4L) |
| :--- | :--- |
| TYPICAL POWER |  |
| DISSIPATION | 40 mW |



## 93 L12

## 8-INPUT MULTIPLEXER

DESCRIPTION The 93L12 is an 8 -input multiplexer which can select one bit of data from up to eight sources. It has complementary outputs, active low enable, and internal select decoding. With the enable inactive, the multiplexer output is low and the complementary multiplexer output high regardless of all input conditions. Data is routed from a particular multiplexer input to the outputs according to the three input binary code applied to the select inputs.

The 93L12 provides the ability, in one package, to select from eight sources of data or control information. By proper manipulation of the inputs, the 93 L 12 can provide any logic function of four variables and its negation.

## PIN NAMES

| $\mathrm{S}_{0}, \mathrm{~S}_{1}, \mathrm{~S}_{2}$ | Select Inputs | .25 UL |
| :--- | :--- | ---: |
| $\overline{\mathrm{E}}$ | Enable (Active Low) Input | .25 UL |
| $\mathrm{I}_{0}$ to $\mathrm{I}_{7}$ | Multiplexer Inputs | .25 UL |
| $\mathbf{Z}$ | Multiplexer Output | 2.5 UL |
| $\overline{\mathrm{Z}}$ | Complementary Multiplexer Output | 2.25 UL |

## CHARACTERISTICS

TYPICAL DELAYS S to $Z \quad 80 \mathrm{~ns}$

| PACKAGE | 16 Pin Dip (7B) or Flat Pack (4L) |
| :--- | :--- |
| TYPICAL POWER |  |
| DISSIPATION | 34 mW |



## 93L22 QUAD

2-INPUT MULTIPLEXER

DESCRIPTION The 93L22 consists of four 2-input multiplexers with common input select logic, common active low enable and active high outputs. It allows four bits of data to be switched in parallel to the appropriate outputs from four 2-bit data sources. When the enable is not active, all the outputs are held low.


| PIN NAMES |  | LOADING |
| :---: | :---: | :---: |
| S | Common Select Input | . 25 UL |
| $\bar{E}$ | Enable (Active Low) Input | . 25 UL |
| Multiplexers A, B, C, D |  |  |
| 10, 1/ | Multiplexer Inputs | . 25 UL |
| Z | Multiplexer Output | 2.5 UL |
| CHARACTERISTICS |  |  |
| TYPICAL DELAYS |  |  |
|  | $S$ to $Z \quad 44 \mathrm{~ns}$ |  |
| PACKAGE | 16 Pin Dip (7B) or Flat Pack (4L) |  |
| TYPICAL POWER DISSIPATION | 45 mW |  |



## 93L08 <br> DUAL 4-BIT LATCH

DESCRIPTION The 93L08 consists of two separate 4-bit latch sections which provide high speed parallel gated data storage. Each 4-bit latch section has four assertion outputs, overriding master reset, and a two-input active low AND enable.

Data enters a latch when both enable inputs are low. As long as this logic condition exists, the output of the latch will follow the input. If either of the enable inputs go high, the data present in the latch at that time is held in the latch and is no longer affected by the data input. Active low master reset overrides all other input conditions and when activated forces the outputs of all the latches low.

|  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |

## PIN NAMES

$\mathrm{D}_{0}, \mathrm{D}_{1}, \mathrm{D}_{2}, \mathrm{D}_{3}$ $\mathrm{E}_{0}, \mathrm{E}_{1}$
$\overline{M R}$
$Q_{0}, Q_{1}, Q_{2}, Q_{3}$
Parallel Latch Inputs
AND Enable (Active Low) Inputs Master Reset (Active Low) Input
Parallel Latch Outputs

## LOADING

. 37 UL
. 25 UL
. 25 UL
2.25 UL

## CHARACTERISTICS

TYPICAL DELAYS $\bar{E}$ to Output 53 ns
PACKAGE 24 Pin Dip ( 6 N ) or Flat Pack (4M)
TYPICAL POWER 90 mW
DISSIPATION


NOTE: ONLY ONE 4-BIT LATCH SHOWN.

## 93 L14

## 4-BIT LATCH

DESCRIPTION The 93L14 is a 4 bit latch which can be used in applications where D type latches or'set/reset latches are required. The latches have assertion outputs, a common active low enable and overriding active low master reset.

When the common enable goes high data present in the latches is stored and the state of the latches is no longer affected by the $\overline{\mathrm{S}}$ and D inputs. The master reset when activated overrides all other input conditions forcing all latch outputs low.
Each of the four latches can be operated either as an active low set/reset latch with reset override or, with $\overline{\mathrm{S}}$ low, a D type storage latch.

|  |  |  |
| :---: | :---: | :---: |
| PIN NAMES |  | LOADING |
| $\bar{E}$ | (Active Low) Enable Input | . 25 UL |
| $\mathrm{D}_{0}, \mathrm{D}_{1}, \mathrm{D}_{2}, \mathrm{D}_{3}$ | Parallel Data Inputs | . 37 UL |
| $\overline{S_{0}}, \overline{S_{1}}, \overline{S_{2}}, \overline{S_{3}}$ | Set (Active Low) Inputs | . 25 UL |
| $\overline{M R}$ | Master Reset (Active Low) Input | . 25 UL |
| $\mathrm{Q}_{0}, \mathrm{Q}_{1}, \mathrm{Q}_{2}, \mathrm{Q}_{3}$ | Parailel Outputs | 2.25 UL |

CHARACTERISTICS

| TYPICAL DELAYS | $\bar{E}$ to $Q \quad$68 ns <br> 38 ns |
| :--- | :--- |
| PACKAGE 16 Pin Dip (7B) or Flat Pack (4L) <br> TYPICAL POWER  <br> DISSIPATION 55 mW |  |



## 93 L 10

## DECADE COUNTER

DESCRIPTION The 93L10 is a synchronous decade counter It has synchronous parallel load facility, overridng asynchronous master reset, terminal count and carry lookahead logic for high speed multidecade operation.
The counter is synchronous, with the counter outputs changing state after the low to high transition of the clock. When conditions are satisfied for counting, a clock pulse will change the counter to the next state of the count sequence shown below. Whenever the parallel enable input is low the parallel inputs determine the next state of the counter synchronously with the clock.

Mode selection is accomplished as shown below. However, a restriction is placed on the manner of selection. The transition of CEP or CET from high to low or of $\overline{\mathrm{PE}}$ from low to high may only be done when CP is high.

By utilizing the two count enable inputs and terminal count outputs multi-stage synchronous counting is obtained, with operating speed equivalent to that of a single stage.
When the asynchronous master reset is active outputs $Q_{0-3}$ will be forced low regardless of all other input conditions.

MODE SELECTION

| $\overline{P E}$ | CE (Count Enable) | MODE |
| :---: | :--- | :--- |
| $H$ | $H$ | Count Up |
| $H$ | L | No Change |
| L | X | Presetting |

$$
\begin{array}{ll}
\text { Where CE (Count Enable) }=\text { CEP } \cdot \text { CET } & \begin{array}{l}
\mathrm{H}=\text { High Voltage Level } \\
\mathrm{L}=\text { Low Voltage Level }
\end{array} \\
& \mathrm{X}=\text { Don't Care Condition }
\end{array}
$$

LOGIC EQUATION FOR TERMINAL COUNT

$$
T C=C E T \cdot Q_{0} \cdot \overline{Q_{1}} \cdot \overline{Q_{2}} \cdot Q_{3}
$$



| PIN NAMES |  | LOADING |
| :--- | :--- | :---: |
| $\overline{\text { PE }}$ | Parallel Enable (Active Low) Input | .5 UL |
| Po, $\mathrm{P}_{1}, \mathrm{P}_{2}, \mathrm{P}_{3}$ | Parallel Inputs | .17 UL |
| CEP | Count Enable Parallel Input | .25 UL |
| CET | Count Enable Trickle Input | .5 UL |
| CP | Clock Active High Going Edge Input | .5 UL |
| $\overline{M R}$ | Master Reset (Active Low) Input | .25 UL |
| $\mathrm{Q}_{0}, \mathrm{Q}_{1}, Q_{2}, Q_{3}$ | Parallel Outputs | 1.5 UL |
| TC | Terminal Count Output | 1.5 UL |

## CHARACTERISTICS

TYPICAL SPEED 10 MHz Counting Frequency
TYPICAL DELAY CPto Q 45 ns
PACKAGE
TYPICAL POWER
DISSIPATION
16 Pin Dip (7B) or Flat Pack (4L)
75 mW

## STATE DIAGRAM




DESCRIPTION The 93L16 is a 4-bit synchronous binary counter. It has synchronous parallel load facility, overriding asynchronous master reset, and carry lookahead logic for high speed multistage operation.

The counter is synchronous, with the counter outputs changing state after the low to high transition of the clock. When conditions are satisfied for counting, a clock pulse will change the counter to the next state of a binary sequence. When the parallel enable is low the parallel inputs determine the next state of the counter synchronously with the clock.

Mode selection is accomplished as shown below. However a restriction is placed on the manner of selection. The transition of CEP or CET from high to low or of PE from low to high may only be done when $C P$ is high.

By utilizing the two count enable inputs and terminal count output, multi-stage synchronous counting is obtained, with operating speeds equivalent to that of a single stage.

When the asynchronous master reset is active outputs Qo-3 will be forced low regardless oif all other input conditions.

MODE SELECTION

| $\overline{P E}$ | CE (Count Enable) | MODE |
| :---: | :---: | :--- |
| H | H | Count Up |
| H | L | No Change |
| L | X | Presetting |

$H=$ High Voltage Level
L = Low Voltage Level
$X=$ Don't Care Condition


| PIN NAMES |  | LOADING |
| :--- | :--- | :---: |
| $\overline{P E}$ | Parallel Enable (Active Low) Input | .5 UL |
| $\mathrm{P}_{0}, \mathrm{P}_{1}, \mathrm{P}_{2}, \mathrm{P}_{3}$ | Parallel Inputs | .17 UL |
| CEP | Count Enable Parallel Input | .25 UL |
| CET | Count Enable Trickle Input | .5 UL |
| CP | Clock Active High Going Edge Input | .5 UL |
| $\overline{M R}$ | Master Reset (Active Low) Input | .25 UL |
| $\mathrm{Q}_{0}, Q_{1}, Q_{2}, Q_{3}$ | Parallel Outputs | 1.5 UL |
| TC | Terminal Count Output | 1.5 UL |

## CHARACTERISTICS

| TYPICAL SPEED | $10 \mathrm{MHz} \quad$ Counting Frequency |
| :--- | :--- |
| TYPICAL DELAY | $C P$ to $\mathrm{Q} \quad 45 \mathrm{~ns}$ |
| PACKAGE | 16 Pin Dip (7B) or Flat Pack (4L) |
| TYPICAL POWER |  |
| DISSIPATION | 75 mW |

## LOGIC EQUATION FOR TERMINAL COUNT

$T C=C E T \cdot Q_{0} \cdot Q_{1} \cdot Q_{2} \cdot Q_{3}$



Photomicrograph of the TTL/MSI 9300 4-Bit Shift Register

## 93HOO HIGH SPEED 4-BIT SHIFT REGISTER

DESCRIPTION The 93H00 high speed Four Bit Shiff Register is a multi-functional sequential logic block which is useful in a wide variety of register and counter applictionst As a register it may be used in serial-serial, shift left, shift rith serial-parallel, parallel-serial, and parallel-parallel dataytransfers. The circuit uses $\mathrm{TT} \mu \mathrm{L}$ circuitry for high speed and high fanout capability, and is compatible with all Fairchild TTL mtegrated circuits.

TRUTH TABLE FOR SERIAL ENTAY
( $\overline{\mathrm{PE}}=\mathrm{HIGH}, \overline{\mathrm{MR}}=\mathrm{HIGH},(\mathrm{n}+$ +indicates state after next clock)


| $\overline{\mathrm{PE}}$ | Parallel Enable |
| :--- | :--- |
| $\mathrm{P}_{0}$ to $\mathrm{P}_{3}$ | Parallel Data Inputs |
| $\bar{J}$ | First Stage J Input |
| $\overline{\mathrm{K}}$ | First Stage K Input |
| $\overline{M R}$ | Master Reset |
| $Q_{0}$ to $Q_{3}$ | Parallel Outputs |
| CP | Clock Input |



## 93 H 72

HIGH SPEED 4-BIT SHIFT REGISTER WITH CLOCK ENABLE

DESCRIPTION The 93H72 high speed Four Bit Shift Register is a multi-functional sequential logic block which is useful in a wide variety of register and counter applications. As a register it may be used in serial-serial, shift left, shift right, serial-parallel, parallel-serial, and parallel-parallel data transfers. The circuit uses $\mathrm{TT}_{\mu} \mathrm{L}$ circuitry for high speed and high fanout capability, and is compatible with all Fairchild TTL integrated circuits.


## MODE SELECT TRUTH TABLE

| $\overline{\mathrm{E}}$ | S | MODE |
| :--- | :--- | :--- |
| 0 | 0 | Parallel Load |
| 0 | 1 | Shift Right |
| 1 | 0 | Hold |
| 1 | 1 | Hold |

## PIN NAMES

## CHARACTERISTICS

SHIFT RATE
POWER DISSIPATION PACKAGE

40 MHz
400 mW
16 Pin DIP (7B) or 16 Pin Flat Pak (4L)

Parallel Load Enable
Shift Enable
Parallel Data Inputs
Clock Input
Master Reset
Parallel Outputs
Serial Data Input


## 93H70/74196 HIGH SPEED DECADE COUNTER

DESCRIPTION The 93H70/74196 Decade Goutrer is a high speed device providing a wide variety of counter sterage register applications with a minimum number of pa
The 93H70 Decade Counter can be conmecte in the familiar BCD counting mode, in a divide-by-two nd eivide-by-five configuration or in the Bi-Quinary mode. The Quinary mode produces a square wave output whic is articularly useful in frequency synthesizer applications.
This device has strobed parallentry capability so that the counter may be set to any desired ou put state. A " 1 " or " 0 " at a data input will be transferret to the associated output when the strobe input is put at therevel. For additional flexibility, the unit is provided with eneser which is common to all four bits. A " 0 " on the resermee roduces " 0 " at all four outputs.
The counting operationis performed on the falling (negativegoing) edge of the input dock pulse.


## PIN N/MES <br> $\overline{P L}$



Parallel Load Input
Parallel Inputs
Clock Input First Stage
Clock Input
Master Reset
Counter Outputs

50 MHz
200 mW
14 Pin DIP (6A) or 14 Pin Flat Pak (31)

## TRUTH TABLES

| DECADE (BCD) (See Note 1) |  |  |  |  | $\begin{aligned} & \text { BI-QUINARY (5-2) } \\ & \text { (See Note 2) } \end{aligned}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Count | Output |  |  |  | Count | Output |  |  |  |
|  | $Q_{3}$ | $\mathrm{Q}_{2}$ | $Q_{1}$ | $\mathrm{Q}_{0}$ |  | $Q_{0}$ | $Q_{3}$ | $\mathrm{Q}_{2}$ | Q |
| 0 | L | L | L | L | 0 | L | L | L | L |
| 1 | L | L | L | H | 1 | L | L | L | H |
| 2 | L | L | H | L | 2 | L | L | H | L |
| 3 | L | L | H | H | 3 | L | L | H | H |
| 4 | L | H | L | L | 4 | L | H | L | L |
| 5 | L | H | L | H | 5 | H | L | L | L |
| 6 | L | H | H | L | 6 | H | L | L | H |
| 7 | L | H | H | H | 7 | H | L | H | L |
| 8 | H | L | L | L | 8 | H | L | H | H |
| 9 | H | L | L | H | 9 | H | H | L | L |

NOTES: 1. Output $Q_{0}$ connected to $\overline{C P}_{2}$ input.
2. Output $Q_{3}$ connected to $\overline{\mathrm{CP}}$ input.

## 93H76/74197 HIGH SPEED BINARY COUNTER

DESCRIPTION The $93 \mathrm{H} 76 / 74197$ Binary Cqunter is a high speed device providing a wide variety of counter/storage register applications with a minimum number of package
The 93H76/74197 Binary Counter may be cennefted as a divide-by-two, four, eight, or sixteen counter.
This device has strobed parallel-entry capability so that the counter may be set to any desired outpty state. A " 1 " or " 0 " at a data input will be transferred to the associated output when the strobe input is put at the " 0 " stevel For additional flexibility, the unit is provided with a reset inpul which is common to all four bits. A " 0 " on the reset line produces " 0 " at all four outputs.

The counting operation is performed on the falling (negativegoing) edge of the input clockeulse.


Parallel Load Input Parallel Inputs
Clock Input First Stage
Clock Input Second Stage
Master Reset
Counter Outputs
CHARACTERISTICS

| COUNTING FREQUENCY | 50 MHz |
| :--- | :--- |
| POWER DISSIPATION | 200 mW |
| PACKAGE | 14 Pin DIP (6A) or |
|  | 14 Pin Flat Pak (3I) |

TRUTH TABLE (See Note 1)

| COUNT | OUTPUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{Q}_{3}$ | $Q_{2}$ | $\mathrm{Q}_{1}$ | $\mathrm{Q}_{0}$ |
| 0 | L | L | L | L |
| 1 | L | L | L | H |
| 2 | L | L | H | L |
| 3 | L | L | H | H |
| 4 | L | H | L | L |
| 5 | L | H | L | H |
| 6 | L | H | H | L |
| 7 | L | H | H | H |
| 8 | H | L | L | L |
| 9 | H | L | L | H |
| 10 | H | L | H | L |
| 11 | H | L | H | H |
| 12 | H | H | L | L |
| 13 | H | H | L | H |
| 14 | H | H | H | L |
| 15 | H | H | H | H |

NOTE 1: Output $Q_{0}$ connected to $\overline{\mathrm{CP}}_{2}$ input.


Photomicrograph of the TTL/MSI 9305 Variable Modulo Counter


## TTL/MEMORY

INTRODUCTION The Fairchild TTL/memory product line includes a variety of high speed memory devices suitable for use in all types of data processing equipment. Three general types of memory products are included in the TTL/memory product line. These are read only memories (ROM), random access read/write (RAM), and associative or content addressable memories (CAM). The following table summarizes the functions and products available in the TTL/memory product line.

RANDOM ACCESS READ/WRITE MEMORIES (RAM)

| 16 BIT | 16 WORD X 1 BIT | COINCIDENT SELECT | 18 ns | 93433 |
| :---: | :---: | :---: | :---: | :---: |
| 16 BIT | 16 WORD X 1 BIT | COINCIDENT SELECT | 18 ns | 93407 |
| 64 BIT | 16 WORD X 4 BIT | LINEAR SELECT | 22 ns | 93435 |
| 64 BIT | 16 WORD X 4 BIT | FULL DECODE | 40 ns | 93403 |
| 256 BIT | 256 WORD $\times 1$ BIT | 3 OF 6 DECODE | 70 ns | 93400 |
| 256 BIT | 256 WORD X 1 BIT | FULL DECODE | 40 ns | 93410 |
| 1024 BIT | 1024 WORD X 1 BIT | FULL DECODE | 80 ns | 93415 |

READ ONLY MEMORIES (ROM)

| 256 BIT | 32 WORD X 8 BIT | FIELD PROGRAMMABLE | 30 ns | 93412 |
| :---: | :---: | :---: | :---: | :---: |
| 256 BIT | 32 WORD X 8 BIT | MASK PROGRAMMABLE | 30 ns | 93434 |
| 1024 BIT | 256 WORD X 4 BIT | MASK PROGRAMMABLE | 50 ns | 93406 |

## ASSOCIATIVE/CONTENT ADDRESSABLE MEMORIES (CAM) PROGRAMMABLE DECODERS

| 16 BIT | 4 WORD X 4 BIT | LINEAR SELECT | 25 ns | 93402 |
| :---: | :---: | :---: | :---: | :---: |



Photomicrograph of the TTL/Memory 93410 256-Bit (256 Word x 1 Bit) fully decoded RAM

## 93407,93433 16-BIT RAM FULLY DECODED(FORMERLY 5033/9033)

DESCRIPTION The 93407 and 93433 are 16-bit random access read/write memories organized 16 word $\times 1$-bit. The 93433 has standard corner power supply pins, while the 93407 uses pins 4 and 10 for power supply.

The memory is arranged in an addressable $4 \times 4$ matrix, a desired bit location being selected by raising the coincident $X-Y$ lines to logic " 1 " while holding non-selected address lines at " 0 ". As many as four locations may be addressed simultaneously without destroying stored information. The outputs are open collector and may be wire "OR-ed" for word expansion.


| PIN NAMES |  | LOADING |
| :--- | :--- | ---: |
| $X_{0}$ to $X_{3}$ | X Address Inputs | 11 mA at 2.1 V |
| $Y_{0}$ to $\mathrm{Y}_{3}$ | Y Address Inputs | 11 mA at 2.1 V |
| $\mathrm{~W}_{0}$ | Write '0' Input | $* 1 \mathrm{UL}$ |
| $\mathrm{W}_{1}$ | Write '1' Input | $* 1 \mathrm{UL}$ |
| $\overline{S_{0}}$ | Data '0' (Active Low) Output | $\dagger 20 / 40 \mathrm{~mA}$ at |
| $\overline{S_{1}}$ |  | 0.45 V |
|  | Data '1' (Active Low) Output | $\dagger 20 / 40 \mathrm{~mA}$ at |
| $\dagger$ NOTE: |  | 0.45 V |

* NOTE:
1.67 UL in high state

1 UL in low state

## CHARACTERISTICS

\(\left.\begin{array}{lll}TYPICAL DELAYS \& \begin{array}{l}Access Time 18 \mathrm{~ns} <br>

Cycle Time\end{array} \quad 30 \mathrm{~ns}\end{array}\right\}\)| PACKAGE | 14 Pin Dip (6A) or Flat Pack (3I) |
| :--- | :--- |
| TYPICAL POWER |  |
| DISSIPATION | 250 mW |



## 93435 64-BIT RAM NON-DECODED(FORMERLY 9035)

DESCRIPTION The 93435 is a high speed 64-bit read/wrlte memory designed for use in high speed scratch pad memories. It is a linear select 16 word by 4-bit array.

In addition to 16 address inputs, 4 data outputs, and 4 data inputs, the 93435 has a chip select and a write enable. When the chip select is high, a word may be addressed by a high on one of the address inputs. Data is written into the addressed word location only when the write enable is held low. While the address is present, the outputs continuously show the contents of the word selected.


* NOTE: 1.67 UL in high state 1 UL in low state
$\dagger$ NOTE: Increases by 1 UL in low state for each address held in high state.
1.6 mA in high state


## CHARACTERISTICS

| TYPICAL DELAYS | Access Time <br> Cycle Time 22 ns |
| :--- | :--- |
| 30 ns |  |



## 93403 64-BIT RAM (16 WORD $\times 4$ BIT) FULLY DECODED(FORMERLY 4103)

DESCRIPTION The 93403 is a high speed 64-bit read/write memory cell organized in 16 words of 4 -bits. Internal decoding is employed with the 16 words selected through four address lines. A chip select input, read/write control line, and active low OR-tieable outputs are also provided.

When the chip select input is low, a word can be selected according to the code applied to the address inputs. Data on the inputs is written into the addressed word location only when the write enable is held low. While the address is present, the outputs continuously show the contents of the word selected.

Uncommitted collector outputs are provided on the 93403 to allow maximum flexibility in output connections. In many applications such as memory expansion, the outputs of many 93403's can be tied together. An external resistor of value $R$ within the range specified below may be used.

$$
\frac{5.1}{10-F .0 .(1.6)} \leq R \leq \frac{2.1}{N(0.1)+F .0 .(0.06)}
$$

$R$ is in $k \Omega$
$N=$ number of wired-OR outputs
F.0. $=$ number of $\mathrm{TT} \mu \mathrm{L}$ loads driven


PIN NAMES

| $X_{0}$ to $X_{3}$ | Address Inputs | 1 UL |
| :--- | :--- | ---: |
| $\mathrm{D}_{0}$ to $\mathrm{D}_{3}$ | Data Inputs | 1 UL |
| $\overline{\mathrm{CS}}$ | Chip Select (Active Low) Input | 1 UL |
| $\overline{\mathrm{WE}}$ | Write Enable (Active Low) Input | 1 UL |
| $\overline{\mathrm{O}}_{0}$ to $\overline{\mathrm{O}}_{3}$ | (Active Low) Outputs | 10 mA |
|  |  | at 0.4 V |

## CHARACTERISTICS

TYPICAL DELAYS Access Time 40 ns
PACKAGE $16 \mathrm{Pin} \mathrm{Dip} \mathrm{(7B)}$
TYPICAL POWER 400 mW
DISSIPATION


## 93400/93400B 256-BIT RAM PARTIALLY DECODED 93401 MEMORY DECODER DRIVER(FORMERLY 4100/4101)

DESCRIPTION The 93400 is a medium speed 256 bit Read/ Write random access with partial decoding on chip. The memory is organized in 256 words by one bit. The memory is packaged in a 16 lead ceramic Dual In-Line package allowing high density printed circuit board packing. The outputs have uncommitted collectors which allow easy wire or memory expansion.

OPERATION The 93400 uses a 3 of 6 code on the $X$ and $Y$ address inputs to decode the 16 internal $X$ and $Y$ lines. The truth table is shown in the table below. A companion product, the 93401 binary to 3 of 6 decoder driver, is capable of converting a 4 bit binary address to the 3 of 6 code driving the $X$ or $Y$ lines. Thus, a large memory store can be made with very few packages needed for the address line decoding and driving.

The data input and output share a common Input/Output pin. An uncommitted collector gate with an external pullup resistor should be used for the data input gate. A typical connection is shown in the application. To read, the Read/Write line is held "Low"; to write the Read/Write line is brought "High". The collectors of several 93400 can be wired-OR tied to provide word expansion.

PIN NAMES
93400

| $X_{0} \ldots X_{5}$ | X Address Inputs |
| :---: | :--- |
| $Y_{0} \ldots Y_{5}$ | Y Address Inputs |
| $R / W$ | Read/Write Control Input |
| $1 / O$ | Input/Output Line |
| 93400 |  |
| $A_{0} \ldots A_{3}$ | BCD Data Input |
| $\bar{O}_{0} \ldots \overline{\mathrm{O}}_{5}$ | 6 Line Decoded Output |
| $\mathrm{E}_{0} \ldots \bar{E}_{3}$ | Enable Inputs |


| CHARACTERISTICS |  |
| :--- | :--- |
| 93400 |  |
| ACCESS TIME | 70 ns |
| POWER DISSIPATION | 500 mW |
| PACKAGE | $16 \mathrm{Pin} \mathrm{DIP} \mathrm{(7B)}$ |
| 93400B |  |
| ACCESS TIME | 100 ns |
| POWER DISSIPATION | 500 mW |
| PACKAGE | $16 \mathrm{Pin} \mathrm{DIP} \mathrm{(7B)}$ |
| 93401 |  |
| DELAY TIME | 20 ns |
| POWER DISSIPATION | 400 mW |
| PACKAGE | 16 Pin DIP (7B) |



## 93400 BLOCK DIAGRAM



## 93410 256-BIT RAM (256 WORD $\times 1$ BIT) FULLY DECODED(FORMERLY 4110)

DESCRIPTION The 93410 is a high speed 256-bit read/write random access memory with full decoding on chip, the memory, organized 256 words $\times 1$ bit, is designed for scratchpad, buffer and distributed main memory applications.

The device has three chip select lines. Two thes are active LOW and the third active HIGH for maximum.logic flexibility. In a small system (up to 1 K words), the chip selects can be used to decode two address bits, for "row selection" with only a single NAND gate required. In larger systems, the two active LOW chip selects can be drawn from two decoders in a coincident select scheme. The active HIGH chip select could be used as an output strobe.

The 93410 is designed with uncommitted collector outputs to permit "OR-ties" for ease of memory expansion.


## 93415

## 1024-BIT RAM (1024 WORD $\times 1$ BIT) FULLY DECODED

DESCRIPTION The 93415 is a high speed TTL Read/Write Random Access Memory with full decoding on chip, utilizing: ISOPLANAR technology. The memory is organized as 1024 words $\times 1$ bit, and is designed for high speed mainframe applications. The 93415 is designed with uncommitted collector outputs to permit 'OR-ties' for ease of memory expansion.

This is advance information on a new product in devetopment. Specifications are subject to change without noticer

PIN NAMES
CS
X0-X4
YO-Y4
$D_{\text {in }}$
WE

Chip Select Address Inputs Address Inputs Data Input Data Output Write Enable


LOADING
0.25 U.L. 0.25 U.L. 0.25 U.L. 0.25 U.L.

10 U.L.
0.25 U.L.


## CHARACTERISTICS

TYPICAL READ ACCESS TIME ADDRESS TO DATA OUT <100 ns CHIP SELECT TO DATA OUT $<50 \mathrm{~ns}$ $0.5 \mathrm{~mW} / \mathrm{Bit}$ 16 Pin DIP (7B)


## 93412, 93434 256-BIT ROM (32 WORD $\times 8$ BIT) FORMERLY 9034

DESCRIPTION The 93412 and 93434 are 256 -bit read only memories organized 32 word x 8 -bit. The words are selected through 5 address lines. The 8 outputs of the words are uncommitted collectors to allow wire-OR memory expansion. An Enable input is provided for additional decoding flexibility.

The 93412 is a field programmable device intended for rapid turnaround of prototype units. The 93434 requires a separate metal mask for each customer code but is more economical in high volume.

|  |  |  |
| :---: | :---: | :---: |
| PIN NAMES |  | LOADING |
| $\mathrm{X}_{0}$ to $\mathrm{X}_{4}$ | Address Inputs | *1 UL |
|  | Enable (Active Low) Input | *1 UL |
| $\overline{\mathrm{O}} \mathrm{O}$ to $\overline{\mathrm{O}_{7}}$ | (Active Low) Outputs | $\begin{array}{r} 10 \mathrm{~mA} \\ \text { at } 0.4 \mathrm{~V} \end{array}$ |
| * NOTE: | 1.67 UL in high state <br> 1 UL in low state |  |
| CHARACTERISTICS |  |  |
| TYPICAL DELAY PACKAGE | Access Time 50 ns 16 Pin Dip (7B) |  |
| TYPICAL POWER DISSIPATION | 400 mW |  | DISSIPATION 400 mW



## 93406 1024-BIT ROM

(256 WORD $\times 4$ BIT)FORMERLY4106

DESCRIPTION The 93406 is a 1024-bit, Read-Only-Memory. The Memory is organized as 256 words of 4 bits each. The words are selected through 8 address inputs. The 4 outputs have uncommitted collectors which may be wired-OR with outputs of other ROM's to expand the word size. Programmable enable inputs provide additional decoding flexibility.

The contents of the memory and the enable are permanently mask programmed on customer request.


## CHARACTERISTICS

| ADDRESS TO OUTPUT | $<50 \mathrm{~ns}$ |
| :--- | :--- |
| CHIP SELECT TO OUTPUT | $<50 \mathrm{~ns}$ |
| PACKAGE | 16 Pin Dip (7B) |



## 93402 16-BIT CAM (4 WORD $\times 4$ BIT) CONTENT ADDRESSABLE/ASSOCIATIVE MEMORY(FORMERLY 4102)

DESCRIPTION The 93402 is a four word by four bit read/write associative memory. Word selection is accomplished by four active low linear select address lines. Individual bit enable lines are provided so that individual bits can be written into and matched.

When an address is present, the outputs will continuously show the contents of the word selected. If more than one word is selected, the output will be the "OR" combination of the stored information. Writing is accomplished by addiessing the desired word or words and holding the write enable line low.

Each data input has a corresponding active low enable. Data on an input will be ignored while writing and matching, if the corresponding bit enable is not activated.

Data stored in the memory can be compared with the data on enabled inputs. If the word on the inputs matches a stored word, then the match output for that word will go high.

Uncommitted collecter outputs are provided on the 93402 to allow maximum flexibility in output connections. In many applications such as memory expansion, the outputs of many 93402's can be tied together. An external pullup resistor of value R within the range specified below may be used.

$$
\frac{5.1}{10-\text { F.0. (1.6) }} \leq R \leq \frac{2.1}{N(0.1)+\text { F.0. (0.06) }}
$$

$R$ is in $k \Omega$
$\mathrm{N}=$ number of wired-OR outputs
F.O. $=$ number of $\mathrm{TT} \mu \mathrm{L}$. loads driven


## PIN NAMES

## LOADING

| $\bar{X}_{0}$ to $\bar{X}_{3}$ | Address (Active Low) Inputs | 1 UL |
| :--- | :--- | ---: |
| $\overline{\mathrm{D}}_{0}$ to $\overline{\mathrm{D}}_{3}$ | Data (Active Low) Inputs | 1 UL |
| $\overline{\mathrm{E}}_{0}$ to $\overline{\mathrm{E}}_{3}$ | Bit Enable (Active Low) Inputs | 1.5 UL |
| $\overline{W E}$ | Write Enable (Active Low) Input | 1.5 UL |
| $\mathrm{M}_{0}$ to $M_{3}$ | Match (Active High) Outputs | 10 mA |
| $\bar{M}_{0}$ | First Match (Active Low) Output | at 0.4 V <br>  <br> $\overline{\mathrm{O}}_{0}$ to $\overline{\mathrm{O}}_{3}$ |
|  | Data (Active Low) Outputs | at 0.4 V <br>  |
|  |  | 10 mA |
| at 0.4 V |  |  |

## CHARACTERISTICS

| TYPICAL DELAYS | Access Time 25 ns <br> Cycle Time <br> Match Time 25 ns |
| :--- | :--- |
|  | ns |
| PACKAGE | 24 Pin Dip (6N) |
| TYPICAL POWER |  |
| DISSIPATION | 500 mW |




## TTL/INTERFACE

INTRODUCTION The 9600 TTL/Interface family includes a wide range of special purpose circuits such as monostable multivibrators, line drivers and receivers, lamp drivers, relay drivers, TTL to MOS and MOS to TTL translators and core memory sense amplifiers. The following table summarizes the functions and circuits presently available in the 9600 series TTL/Interface product line.

## PULSE SHAPERS

| 9600 | Retriggerable, Resettable Monostable Multivibrator (One-Shot) |
| :--- | :--- |
| 9601 | Retriggerable Monostable Multivibrator (One-Shot) |
| 9602 | Dual Retriggerable, Resettable Multivibrator (One-Shot) |

## DRIVERS

9644 Dual High-Voltage, High Current Driver

## LINE DRIVERS/RECEIVERS

| 9614 | Dual Differential Line Driver |
| :--- | :--- |
| 9615 | Dual Differential Line Receiver |
| 9616 | Triple EIA Line Driver |
| 9617 | Triple EIA Line Receiver |
| 9620 | Dual Differential Line Receiver |
| 9621 | Dual Line Driver |
| 9622 | Dual Line Receiver |

## TRANSLATORS

| 9624 | Dual TTL to MOS Interface Element |
| :--- | :--- |
| 9625 | Dual MOS to TTL Interface Element |

## SENSE AMPLIFIERS

```
9664/7524 Two Channel Core Memory Sense Amplifier
9665/7525 Two Channel Core Memory Sense Amplifier
```


## 9600,9601, 9602 MONOSTABLE MULTIVIBRATORS(1-SHOTS)

DESCRIPTION The 9600, 9601 and 9602 are DC level sensitive retriggerable monostable multivibrators which provide an output pulse whose duration and accuracy is a function of external timing components.
The inputs are D.C. coupled making triggering independent of input transition times. If the input signal is applied to an active high input, triggering will occur on the rising edge of the waveform. By applying the input signal to an active low input, triggering will occur on the falling edge of the waveform.
The input conditions to be satisfied for triggering are indicated by the external logic symbols.
Each time the input conditions for triggering are met, the external capacitor is discharged and a new cycle is started. Successive inputs with a period shorter than the delay time retrigger the monostable resulting in a continuous true output. Retriggering may be inhibited by tying the negation ( $\bar{Q}$ ) output back to an active level low input.
The 9600 and 9602 have active low reset inputs ( $\overline{C D}$ ) which allow the one shot to be reset.
NOTE: Refer to Data Sheet for Output Pulse width versus $R_{x}$ and C x .

## CHARACTERISTICS

| PACKAGE | 9600, 9601 | 14 Pin Dip (6A) or Flat Pack (3I) |
| :---: | :---: | :---: |
|  | 9602 | $\begin{aligned} & 16 \text { Pin Dip (7B) } \\ & \text { or Flat Pack (4L) } \end{aligned}$ |
| TYPICAL POWER DISSIPA- <br> TION PER ONE SHOT $125 \mathrm{~mW}$ |  |  |
| PULSE WIDTH RANGE | 50 ns to $\infty$ |  |
| EXT. RESISTOR RANGE | $5 \mathrm{~K} \Omega$ to $50 \mathrm{~K} \Omega$ |  |
| EXT. CAPACITOR RANGE | 0 to any practical value |  |
| TYPICAL DELAYS | Trigger Input to Q 25 ns |  |
| LOADING | Input 1 UL Output 6 UL |  |
| APPLICATIONS | See Application Note 173 |  |
| 9600 <br> Retriggerable, Resettable |  |  |
| 9601 <br> Retriggerable |  |  |
| 9602 Dual <br> Retriggerable, Resettable |  |  |

## 9644 DUAL HIGH-VOLTAGE, HIGH-CURRENT DRIVER

DESCRIPTION The 9644 is a Dual 4-Input NAND Gate whose output can sink 500 mA in the low state, and maintain 30 volts in the high state. The outputs are uncommitted collectors in a Darlington configuration which have typical saturation voltages of 0.8 volts at low currents and 1.2 volts at 500 mA . The inputs are $\mathrm{TT} \mu \mathrm{L}$ Compatible and feature input clamp diodes. The input fan-in requirement is typically $1 / 2$ a normal $D T_{\mu} L$ Unit Load. An input strobe common to both gates is provided, and an expander input node on each gate is available for input diode expansion. Separate ground pins are provided for each gate to minimize ground pin offset voltages at high current levels.

## CHARACTERISTICS

| PROPAGATION DELAY | 50 ns |
| :--- | :--- |
| OUTPUT CURRENT | 500 mA |
| OUTPUT VOLTAGE | 30 V |
| POWER DISSIPATION | $30 \mathrm{~mW} /$ Gate |
| PACKAGE | 16 Pin DIP (7B) |



## 9614 DUAL DIFFERENTIAL LINE DRIVER

DESCRIPTION The 9614 is a $\mathrm{TT}_{\mu} \mathrm{L}$ compatible Dual Differential Line Driver. It is designed to drive transmission lines either differentially or single-ended, back-matched or terminated. The outputs are similar to $\mathrm{TT} \mu \mathrm{L}$, with the active pull-up and the pulldown split and brought out to adjacent pins. This allows multiplex operation (Wired-OR) at the driving site in either the singleended mode via the uncommitted collector, or in the differential mode by use of the active pull-ups on one side and the uncommitted collectors on the other. The active pull-up is short circuit protected and offers a low output impedance to allow back-matching. The two pairs of outputs are complementary providing "NAND" and "AND" functions of the inputs adding greater flexibility. The input and output levels are $\mathrm{TT} \mu \mathrm{L}$ compatible with clamp diodes provided at both input and output to handle line transients.

CHARACTERISTICS

| PROPAGATION DELAY | 16 ns |
| :--- | :--- |
| POWER DISSIPATION | $87 \mathrm{~mW} /$ Driver |
| PACKAGE | 16 Pin DIP (7B) or |
|  | Flat Pak (4L) |



## 9615 DUAL

DIFFERENTIAL LINE RECEIVER

DESCRIPTION The 9615 is a dual differential line receiver designed to receive differential digital data from transmission lines and operate over the military and industrial temperature ranges using a single 5 volt supply. It can receive $\pm 500 \mathrm{mV}$ of differential data in the presence of high level ( $\pm 15 \mathrm{~V}$ ) common mode voltages and deliver undisturbed $\mathrm{TT} \mu \mathrm{L}$ logic to the output.
The response time can be controlled by use of an external capacitor. A strobe is provided along with a $130 \Omega$ terminating resistor (at the inputs). The output has an uncommitted collector with an active pull-up available on an adjacent pin.

## CHARACTERISTICS

| COMMON MODE VOLTAGE | $\pm 17.5 \mathrm{~V}$ |
| :--- | :--- |
| DIFFERENTIAL INPUT THRESHOLD | 80 mV |
| POWER DISSIPATION | $75 \mathrm{~mW} /$ Line Receiver |
| PACKAGE | 16 Pin DIP (7B) or |
|  | Flat Pak (4L) |



## 9616 TRIPLE EIA RS232C LINE DRIVER

DESCRIPTION The 9616 is a triple line driver which meets the requirements of EIA Specification RS232C. The three independent line drivers feature single ended inputs and outputs, a response control receiving only, a single capacitor, and output voltage protection up to $\pm 25$ volts as defined by the EIA Spec. The 9616 operates from +12 V and -12 V powe supplies and is designed for use in industrial and military data communications applications.

## PIN NAMES

$\mathrm{IN}_{1}, \mathrm{IN}_{2}, \mathrm{IN}_{3}$ $\mathrm{OUT}_{1}, \mathrm{OUT}_{2}, \mathrm{OUT}_{3}$ $\mathrm{RC}_{1}, \mathrm{RC}_{2}, \mathrm{RC}_{3}$

Data Inputs
Data Outputs.
Response Control Input

CHARACTERISTICS
OUTPUT VOLTAGE PROPAGATION DELAY POWER DISSIPATION PACKAGE

## 9617 TRIPLE EIA RS232C LINE RECEIVER

DESCRIPTION The 9617 is a triple line receiver which meets the requirements of EIA Specification RS232C. The three independent line receivers feature single ended inputs and outputs, a frequency response control input and selection of "Rail Safe" control which provides a predetermined output level for line disconnect, line short, or driver power off conditions. The 9617 operates from +12 V and -12 V power supplies and is designed for use in industrial data communications applications.

PIN NAMES
$\mathbb{I N}_{1}, \mathbb{I N}_{2}, \mathbb{I N}_{3}$ OUT $_{1}$, OUT $_{2}$, OUT $_{3}$ $\mathrm{RC}_{1}, \mathrm{RC}_{2}, \mathrm{RC}_{3}$

Data Inputs
$\mathrm{FS}_{1}, \mathrm{FS}_{3}$
Data Outputs
Response Control

CHARACTERISTICS
input voltage range PROPAGATION. DELAY POWER DISSIPATION PACKAGE

## Fail Safe Control



## 9620 DUAL DIFFERENTIAL LINE RECEIVER

DESCRIPTION The 9620 is a dual differential line receiver designed to receive differential digital data from transmission lines and operate over the military and industrial temperature ranges. It can receive $\pm 500 \mathrm{mV}$ of differential data in the presence of high level ( $\pm 15 \mathrm{~V}$ ) common mode voltages and deliver undisturbed $\mathrm{TT} \mu \mathrm{L}$ logic to the output. In addition to line reception the 9620 can perform many functions, a few of which are presented in the applications section. It can interface with nearly all input logic levels including $\mathrm{CML}, \mathrm{CT} \mu \mathrm{L}, \mathrm{HLLDT}_{\mu} \mathrm{L}, \mathrm{RT}_{\mu} \mathrm{L}$ and TTL. HLLDT $\mu \mathrm{L}$ logic can be provided by tying the output to $\mathrm{V}_{\mathrm{CC}_{2}}(+12 \mathrm{~V})$ through a resistor. The outputs can also be wireOR'ed. The 9620 offers the advantages of logic compatible voltages ( $+5 \mathrm{~V},+12 \mathrm{~V}$ ), TTL output characteristics, and a flexible input array with a high common mode range. The direct inputs are provided in addition to the attenuated inputs (normally used) to allow the input attenuation and response time to be changed by use of external components.

## PIN NAMES

| $\mathrm{A}^{+}, \mathrm{B}^{+}, \mathrm{A}^{-}, \mathrm{B}^{-}$ | inputs |
| :--- | :--- |
| $\mathrm{A}_{\mathrm{D}}^{+}, \mathrm{B}_{\mathrm{D}}^{+}, \mathrm{A}_{\mathrm{D}}^{-}, \mathrm{B}_{\mathrm{D}}^{-}$ | Direct Inputs |
| $\mathrm{OUT}_{\mathrm{A}}, \mathrm{OUT}_{\mathrm{B}}$ | Data Outputs |

## CHARACTERISTICS

COMMON MODE VOLTAGE $\pm 17.5 \mathrm{~V}$
DIFFERENTIAL INPUT THRESHOLD 120 mV
POWER DISSIPATION
PACKAGE
$120 \mathrm{~mW} /$ Recover
14 Pin DIP (6A) or Flat Pak (3I)


## 9621 DUAL

LINE DRIVER

DESCRIPTION The 9621 was designed to drive transmission lines in either a differential or a single-ended mode. Output clamp diodes and back-matching resistors for $130 \Omega$ twisted pair are provided. The output has the capability of driving high capacitance loads. It can typically switch $>200 \mathrm{~mA}$ during transients.

## CHARACTERISTICS

| CLAMPED OUTPUT VOLTAGE | 6.0 V |
| :--- | :--- |
| PROPAGATION DELAY | 11 ns |
| POWER DISSIPATION | $95 \mathrm{~mW} /$ Driver |
| PACKAGE | 14 Pin DIP $(6 \mathrm{~A})$ or |
|  | Flat Pak (3I) |



## 9622 DUAL LINE RECEIVER

DESCRIPTION The 9622 is a dual line receiver designed to discriminate a worst case logic swing of 2 volts from a $\pm 10$ volt common mode noise signal or ground shift. A 1.5 volt threshold is built into the differential amplifier to offer a TTL compatible threshold voltage and maximum noise immunity. The offset is obtained by use of current sources and matched resistors and varies only $\pm 5 \%$ ( 75 mV ) over the military and industrial temperature ranges.

The 9622 allows the choice of output states with the inputs open without affecting circuit performance by use of S3. A $130 \Omega$ terminating resistor is provided at the input of the each line receiver. An enable is also provided for each line receiver. The output is TTL compatible. The output high level can be increased to +12 V by tying it to a positive supply through a resistor. The outputs can be wire-OR'ed.

## CHARACTERISTICS

COMMON MODE VOLTAGE $\pm 12 \mathrm{~V}$
DIFFERENTIAL INPUT THRESHOLD 1.5 V
POWER DISSIPATION $150 \mathrm{~mW} /$ Line Receiver
PACKAGE
14 Lead DIP (6A) or Flat Pak (3I)


## 9624 DUAL TTL TO MOS <br> INTERFACE ELEMENT

DESCRIPTION The 9624 is a dual two-input $\mathrm{TT} \mu \mathrm{L}$ compatible interface gate specifically designed to drive MOS. The output swing is adjustable and will allow it to be used as a data driver, clock driver or discrete MOS driver. It has an active output for driving medium capacitive loads.

## CHARACTERISTICS

| PROPAGATION DELAY | 120 ns |
| :--- | :--- |
| POWER DISSIPATION | $30 \mathrm{~mW} /$ Gate |
| PACKAGE | 14 Pin DIP $(6 \mathrm{~A})$ or |
|  | Flat Pak (3I) |



## 9625 DUAL MOS TO TTL INTERFACE ELEMENT

DESCRIPTION The 9625 is a dual MOS to $\mathrm{TT}_{\mu} \mathrm{L}$ level converter. It is designed to convert standard negative MOS logic levels to $\mathrm{TT} \mu \mathrm{L}$ levels. The 9625 features a high input impedance which allows preservation of the driving MOS logic level.

## CHARACTERISTICS

| PROPAGATION DELAY | 73 ns |
| :--- | :--- |
| POWER DISSIPATION | $25 \mathrm{~mW} /$ Gate |
| PACKAGE | 14 Pin DIP (6A) or |
|  | Flat Pak (31) |



## TTL PACKAGE DRAWINGS

| in accordance with JEDEC (TO-86) outline 14 Lead Cerpak <br> NOTES: <br> All dimensions in inches. <br> Leads are gold-plated kovar. <br> Package weight is 0.26 gram. <br> $3 B$ is used for larger die, the outline <br> dimensions are the same as 31. | NOTES: <br> All dimensions in inches, <br> Leads are gold-plated kovar. <br> Package weight is 0.4 gram. | 24 Lead BeO Cerpak <br> NOTES: <br> All dimensions in inches. <br> Leads are gold-plated kovar. <br> Packace weight is 0.8 gram. |
| :---: | :---: | :---: |
| in accordance with JEDEC (TO-116) outline 14 Lead Dual In-line <br> NOTES <br> All dimensions in inches. <br> Leads are intended for insertion in hote rows on . $300^{\prime \prime}$ centers. <br> They are purposely shipped with "positive" misalignment to facilitate insertion. Board-drilling dimensions should equal your practice for .020 inch diameter lead. Hermetically sealed alumina ceramic package. <br> Leads are tin-plated kovar. <br> Package weight is 2.0 grams. | NOTES: <br> All dimensions in inches. <br> Leads are intended for insertion in hole rows on . $300^{11}$ centers. <br> They are purposely shipped with "positive" misalignment to facilitate insertion. Board-drilling dimensions should equal your practice for . 020 inch diameter lead. Leads are tin-plated kovar. <br> Package weight is 2.0 grams. <br> Hermetically sealed alumina ceramic package. <br> - The : $0: 027$ dimension does not apply to the corner leads. | NOTES: <br> Ald dimensions in inches. <br> Leads are intended for insertion in hole rows on . $600^{11}$ centers. They are purposely shipped with "positive" misalignment to facilitate insertion. Leads are tin-plated kovar. Package weight is 6.5 grams. |
| NOTES: <br> All dimensions in inches. <br> Leads are intended for insertion in hole rows on $.600^{\prime \prime}$ centers. They are purposely shipped with "positive" missalignment to facilitate insertion. Leads are tin-plated kovar. Package weight is 14.3 grams. | Similar* to JEDEC (TO-II6) outline 14 Lead MSI Dual In-line <br> NOTES: <br> All dimensions in inches. <br> Leads are intended for insertion in hole rows on .300" centers. <br> They are purposely shipped with "positive" misalignment to facilitate insertion. <br> Board-drilling dimensions should equal your practice for a conventional <br> . 020 inch diameter lead. <br> Hermetically sealed alumina ceramic package. <br> Leads are tin-plated kovar. <br> Package weight is 2.2 grams. <br> - Similar to JEDEC T0-116 except for package width. | NOTES: <br> All dimensions in inches. <br> Lead are intended for insertion in hole rows on +300" centers. <br> They are purposely shipped with "positive" misalignment to facilitate insertion. Board-drilling dimensions should equal your practice for . 020 Inch dlameler lead. Hermetically sealed alumina ceramic package. <br> Leads are tin-plated kovar. <br> Package weight is 2.2 grams. <br> - The . 027 dimension does not apply to the corner lesds. |



## LOADING CHARTS

INTRODUCTION The optimum design of a data processing system should take into account the difference in speed requirements for various parts of the system. It may be advantageous to mix high-speed, standard, and low-power TTL devices in the same system in order to minimize cost and power consumption and increase performance. For this reason, all devices in the Fairchild TTL family are completely compatible in supply voltage, logic input and output voltages and noise margins.
Still, there are some variations in input and output loading characteristics of high-speed, standard and low-power TTL circuits. These differences must be considered when mixing circuits in a system. The following tables list the input and output loading factors for each device in the Fairchild TTL family.
These loading tables are normalized around the standard TTL family. The input and output loads of the standard TTL circuits are given a numerical value of 1 , and all other devices are defined in relation to the standard circuits.
The devices within any particular family are generally designed to drive up to 10 similar circuits. For example, a 9 N or 9300 -series device can drive up to 10 similar devices; however, a 9 N -series device will drive only eight 9 H -series circuits. A 9 L or 93 L -series circuit will drive up to 109 L or 93L circuits, but will drive only two 9 N or 9 H -series devices.
The table below shows the actual and normalized relationship between the three TTL families.

|  | SERIES | SERIES | SERIES |
| :--- | :---: | :---: | :---: |
|  | 9000 | $9 \mathrm{H} / 54 \mathrm{H}, 74 \mathrm{H}$ | 9 L |
|  | $9 \mathrm{~N} / 54,74$ | 93 H | 93 L |
|  | $9300 / 54,74$ |  |  |
| Max input "O" Current | 1.6 mA | 2.0 mA | 0.40 mA |
| Normalized Fan in | 1 | 1.25 | 0.25 |
| Max Output "O" Current | 16 mA | 20 mA | 4.0 mA |
| Normalized Fan Out | 10 | 12.5 | 2.5 |

TTL/SSI 9000 SERIES

| DEVICE <br> TYPE | TERMINAL | $\begin{aligned} & \text { NORMALIZED } \\ & \text { INPUT } \\ & \text { FACTOR } \end{aligned}$ | NORMALIZED OUTPUT FACTOR |
| :---: | :---: | :---: | :---: |
| 9000 | J, K, C $\mathrm{C}_{\mathrm{p}}$ Inputs <br> JK Input <br> $\bar{S}_{\mathrm{D}}, \overline{\mathrm{C}}_{\mathrm{D}}$ <br> Outputs | $\begin{aligned} & 1.0 \\ & 2.0 \\ & 2.7 \end{aligned}$ | 10.0 |
| 9001 | J, K, C $\mathrm{C}_{\mathrm{P}}$ Inputs <br> JK Input <br> $\bar{S}_{\mathrm{D}}, \overline{\mathrm{C}}_{\mathrm{D}}$ <br> Outputs | $\begin{aligned} & 1.0 \\ & 2.0 \\ & 2.7 \end{aligned}$ | 10.0 |
| 9002 | Any Input Any Output | 1.0 | 10.0 |
| 9003 | Any Input Any Output | 1.0 | 10.0 |
| 9004 | Any Input Any Output | 1.0 | 10.0 |


| DEVICE <br> TYPE | TERMINAL | NORMALIZED <br> INPUT <br> FACTOR | NORMALIZED <br> OUTPUT <br> FACTOR |
| :---: | :--- | :---: | :---: |
| 9005 | Any Input <br> Any Output | 1.5 | 10.0 |
| 9006 | Any Input <br> Any Output | 1.5 | N/A |
| 9007 | Any Input <br> Any Output | 1.0 | 10.0 |
| 9008 | Any Input <br> Any Output | 1.5 | 10.0 |
| 9009 | Any Input <br> Any Output | 1.0 | 30.0 |
| 9012 | Any Input <br> Any Output | 1.5 | $0 . C$. |
| 9014 | Any Input <br> Any Output | 10.0 |  |

LOADING CHARTS

TTL/SSI 9000 SERIES

| DEVICE TYPE | TERMINAL | NORMALIZED INPUT FACTOR | NORMALIZED OUTPUT FACTOR |
| :---: | :---: | :---: | :---: |
| 9015 | Any Input Any Output | 1.0 | 10.0 |
| 9016 | Any Input Any Output | 1.0 | 10.0 |
| 9017 | Any Input Any Output | 1.0 | O.C. |
| 9020 | J, K Inputs $\mathrm{C}_{\mathrm{p}}$ Input $\overline{\mathrm{C}}_{\mathrm{D}}$ Inputs JK Input Outputs | $\begin{aligned} & 1.0 \\ & 2.0 \\ & 2.7 \\ & 4.0 \end{aligned}$ | 10.0 |
| 9022 | J, $\bar{K}$ Inputs $\mathrm{C}_{\mathrm{p}}$ Input $\overline{\mathrm{S}}_{\mathrm{D}}, \overline{\mathrm{C}}_{\mathrm{D}}$ Inputs JK Input Outputs | $\begin{aligned} & 1.0 \\ & 2.0 \\ & 2.7 \\ & 4.0 \end{aligned}$ | 10.0 |
| 9024 | J, $\bar{K}$ Inputs $\mathrm{C}_{p}, \overline{\mathrm{~S}}_{\mathrm{D}}$ Inputs $\overline{\mathrm{C}}_{\mathrm{D}}$ Input Outputs | $\begin{aligned} & 1.0 \\ & 2.0 \\ & 3.0 \end{aligned}$ | 10.0 |

TTL/SSI 9N/54, 74 SERIES

| DEVICE <br> TYPE | TERMINAL | NORMALIZED <br> INPUT <br> FACTOR | NORMALIZED <br> OUTPUT <br> FACTOR |
| :--- | :--- | :---: | :---: |
| 9 9N00/ <br> 7400, <br> 5400 | Any Input | 1.0 |  |
| 9N01// <br> 7401, <br> 5401 | Any Input | Any Output | 1.0 |
| 9 9N02/ <br> 7402, <br> 5402 | Any Input | 1.0 | Ony Output |

TTL/SSI 9N/54, 74 SERIES

| DEVICE TYPE | TERMINAL | NORMALIZED INPUT FACTOR | NORMALIZED OUTPUT FACTOR |
| :---: | :---: | :---: | :---: |
| 9N10/ <br> 7410, <br> 5410 | Any Input <br> Any Output | 1.0 | 10.0 |
| $\begin{aligned} & 9 N 11 / \\ & 7411, \\ & 5411 \end{aligned}$ | Any Input <br> Any Output | 1.0 | 10.0 |
| $\begin{aligned} & 9 \mathrm{~N} 20 / \\ & 7420, \\ & 5420 \end{aligned}$ | Any input <br> Any Output | 1.0 | 10.0 |
| $\begin{aligned} & 9 N 30 / \\ & 7430, \\ & 5430 \end{aligned}$ | Any Input <br> Any Output | 1.0 | 10.0 |
| $\begin{aligned} & \text { 9N40/ } \\ & 7440, \\ & 5440 \end{aligned}$ | Any Input <br> Any Output | 1.0 | 30.0 |
| $\begin{aligned} & 9 N 50 / \\ & 7450, \\ & 5450 \end{aligned}$ | A, B, C, or D input $X$ and $\bar{X}$ Input Any Output | $\begin{gathered} 1.0 \\ \mathrm{~N} / \mathrm{A} \end{gathered}$ | 10.0 |
| 9N51/ 7451, 5451 | Any Input <br> Any Output | 1.0 | 10.0 |
| $\begin{aligned} & \text { 9N53/ } \\ & 7453, \\ & 5453 \end{aligned}$ | A, B, C, D, E, F, G <br> and H Input <br> $X$ or $\bar{X}$ Input <br> Output | $\begin{aligned} & 1.0 \\ & \mathrm{~N} / \mathrm{A} \end{aligned}$ | 10.0 |
| $\begin{aligned} & \text { 9N54/ } \\ & 7454, \\ & 5454 \end{aligned}$ | Any Input <br> Any Output | 1.0 | 10.0 |
| $\begin{aligned} & 9 N 60 / \\ & 7460, \\ & 5460 \end{aligned}$ | Any Input <br> X or $\bar{X}$ Output | 1.0 | N/A |
| 9N70/ <br> 7470, <br> 5470 | $J_{1}, J_{2}, J^{*}, K_{1}, K_{2}, K^{*}$ <br> Inputs <br> Clock Input <br> Preset or Clear Input Q or $\bar{Q}$ Output | $\begin{aligned} & 1.0 \\ & 1.0 \\ & 2.0 \end{aligned}$ | 10.0 |
| $\begin{aligned} & \text { 9N72/ } \\ & 7472, \\ & 5472 \end{aligned}$ | $\begin{aligned} & J_{1}, J_{2}, J_{3}, K_{1}, K_{2}, K_{3} \\ & \text { Inputs } \\ & \text { Clock Input } \\ & \text { Presetor Clear Inputs } \\ & Q \text { or } \bar{Q} \text { Output } \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 2.0 \\ & \end{aligned}$ | 10.0 |
| 9N73/ <br> 7473, <br> 5473 | J or K Input Clock Input Clear Input Q or $\bar{Q}$ Output | $\begin{aligned} & 1.0 \\ & 2.0 \\ & 2.0 \end{aligned}$ | 10.0 |

## LOADING CHARTS

| DEVICE <br> TYP.E | TERMINAL | NORMALIZED <br> INPUT <br> FACTOR | NORMALIZED <br> OUTPUT <br> FACTOR |
| :--- | :--- | :---: | :---: |
| 9N74/ | D Input <br> 7474, <br> 5474 <br>  <br>  <br>  <br>  <br> Clock Input <br> Cleset Input <br> Q or $\overline{\text { Q Output }}$ | 1.0 |  |
| 9N76/ | J or K Input | 2.0 |  |
| 7476, | Clock Input | 3.0 | 10.0 |
| 5476 | Clear Input | 1.0 |  |
|  | Preset Input |  |  |
| Q or $\overline{\text { Q Output }}$ | 2.0 |  |  |
| 9 9N86/ | Any Input | 2.0 |  |
| 7486, | Any Output | 1.0 | 10.0 |
| 5486 |  |  | 10.0 |

TTL/SSI 9L SERIES

| DEVICE <br> TYPE | TERMINAL | NORMALIZED <br> INPUT <br> FACTOR | NORMALIZED <br> OUTPUT <br> FACTOR |
| :---: | :--- | :---: | :---: |
| 9 F00 | Any Input <br> Any Output | 0.25 | 2.5 |
| 9 L04 | Any Input <br> Any Output | 0.25 | 2.5 |
| 9 2L24 | J, $\overline{\mathrm{K}}$ Inputs <br> $\mathrm{C}_{p}, \bar{S}_{\text {D }}$ Inputs | 0.25 <br> 0.50 <br> $\mathrm{C}_{\text {I }}$ Input <br> Outputs | 0.75 |
| 9 554 | Any Input <br> Any Output | 2.25 |  |


| DEVICE TYPE | TERMINAL | NORMALIZED INPUT FACTOR | NORMALIZED OUTPUT FACTOR |
| :---: | :---: | :---: | :---: |
| 9H00/ <br> 74H00, <br> 54H00 | Any Input <br> Any Output | 1.25 | 12.5 |
| 9H01/ <br> 74H01, <br> 54H01 | Any Input <br> Any Output | 1.25 | O.C. |
| 9H04/ <br> 74H04, <br> 54H04 | Any Input <br> Any Output | 1.25 | 12.5 |
| 9H05/ <br> 74H05, <br> 54H05 | Any Input <br> Any Output | 1.25 | O.C. |
| 9H10/ 74H10, 54H10 | Any Input <br> Any Output | 1.25 | 12.5 |
| 9H20/ <br> 74H20, <br> 54H20 | Any Input <br> Any Output | 1.25 | 12.5 |
| $\begin{aligned} & 9 \mathrm{H} 30 / \\ & 74 \mathrm{H} 30, \\ & 54 \mathrm{H} 30 \end{aligned}$ | Any input <br> Any Output | 1.25 | 12.5 |
| $\begin{aligned} & 9 \mathrm{H} 40 / \\ & 74 \mathrm{H} 40, \\ & 54 \mathrm{H} 40 \end{aligned}$ | Any Input <br> Any Output | 1.25 | 37.5 |
| 9H72/ <br> 74H72, <br> 54H72 | $\mathrm{J}_{1}, \mathrm{~J}_{2}, \mathrm{~J}_{3}, \mathrm{~K}_{1}, \mathrm{~K}_{2}, \mathrm{~K}_{3}$ <br> inputs <br> Preset or Clear Inputs Clock Input Q or $\bar{Q}$ Output | $\begin{aligned} & 1.25 \\ & \\ & 2.50 \\ & 1.25 \end{aligned}$ | 12.5 |
| $\begin{aligned} & 9 \mathrm{H} 73 / \\ & 74 \mathrm{H} 73, \\ & 54 \mathrm{H} 73 \end{aligned}$ | J, K, or Clock Input Clear Input Q or $\bar{Q}$ Output | $\begin{aligned} & 1.25 \\ & 2.50 \end{aligned}$ | 12.5 |
| 9H76/ <br> 74H76, <br> 54H76 | J, K, or Clock Input Clear or Preset Input Q or $\bar{Q}$ Output | $\begin{aligned} & 1.25 \\ & 2.50 \end{aligned}$ | 12.5 |

TTL/MSI 93/54, 74 SERIES

| DEVICE TYPE | TERMINAL | NORMALIZED INPUT FACTOR | NORMALIZED OUTPUT FACTOR |
| :---: | :---: | :---: | :---: |
| 9300 | $\overline{\mathrm{PE}}$ Input <br> $\mathrm{P}_{0}$ to $\mathrm{P}_{3}, \mathrm{~J}, \overline{\mathrm{~K}}, \overline{\mathrm{MR}}$ <br> Inputs <br> $\mathrm{C}_{\mathrm{p}}$ Input <br> All Outputs | $\begin{array}{r} 2.3 \\ 1.0 \\ 2.0 \end{array}$ | 6.0 |
| 9301 | All Inputs <br> All Outputs | 1.0 | 10.0 |
| 9304 | $\begin{aligned} & \mathrm{A}, \mathrm{~B}, \mathrm{C}, \overline{\mathrm{~A}}_{2}, \overline{\mathrm{~B}}_{2}, \overline{\mathrm{C}}_{2} \\ & \text { Inputs } \\ & \mathrm{C}_{0} \text { Output } \\ & \mathrm{S} \text { Output } \\ & \overline{\mathrm{S}} \text { Output } \end{aligned}$ | 4.0 | $\begin{gathered} 7.0 \\ 10.0 \\ 9.0 \end{gathered}$ |
| 9305 | $S_{0}, S_{1}$ Inputs <br> All Other Inputs <br> All Outputs | $\begin{aligned} & 2.0 \\ & 1.0 \end{aligned}$ | 8.0 |


| DEVICE TYPE | TERMINAL | NORMALIZED INPUT FACTOR | NORMALIZED OUTPUT FACTOR |
| :---: | :---: | :---: | :---: |
| 9306 | $P_{0}$ to $P_{3}$ Inputs $\overline{\mathrm{PE}}, \mathrm{CP}$ Inputs $\mathrm{CE}_{0}$ to $\mathrm{CE}_{5}, \overline{\mathrm{C}}_{\mathrm{D}}$ Inputs All Outputs | $\begin{gathered} 0.67 \\ 2.0 \\ 1.0 \end{gathered}$ | 6.0 |
| 9307 | $A_{0}$ to $A_{3}$ Inputs <br> LT Input <br> RBI Input <br> $\overline{\mathrm{RBO}}$ Output <br> All Other Outputs | $\begin{aligned} & 1.0 \\ & 4.0 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 7.0 \end{aligned}$ |
| 9308 | $\mathrm{D}_{0}$ to $\mathrm{D}_{3}$ Inputs $\bar{E}_{0}, \bar{E}_{1}, \overline{M R}$ Inputs $Q_{0}$ to $Q_{3}$ Outputs | $\begin{aligned} & 1.5 \\ & 1.0 \end{aligned}$ | 9.0 |
| 9309 | All Inputs $\frac{\mathbf{Z}_{a}}{\mathbf{Z}_{\mathrm{a}}}, \bar{Z}_{\mathrm{b}}, \begin{aligned} & \text { Outputs } \\ & \mathbf{Z}_{\mathrm{b}}\end{aligned}$ | 1.0 | $\begin{gathered} 10.0 \\ 9.0 \end{gathered}$ |

## LOADING CHARTS

TTL/MSI 93/54,74 SERIES

| DEVICE TYPE | TERMINAL | $\begin{aligned} & \text { NORMALIZED } \\ & \text { INPUT } \\ & \text { FACTOR } \end{aligned}$ | NORMALIZED OUTPUT FACTOR |
| :---: | :---: | :---: | :---: |
| 9310 | $\overline{\mathrm{PE}}, \mathrm{CET}, \mathrm{C}_{\mathrm{p}}$ Inputs CEP, $\overline{M R}$ Inputs $P_{0}$ to $P_{3}$ All Outputs | $\begin{aligned} & 2.0 \\ & 1.0 \\ & 0.67 \end{aligned}$ | 6.0 |
| 9311 | All Inputs All Outputs | 1.0 | 10.0 |
| 9312 | All Inputs Z Output $\bar{Z}$ Output | 1.0 | $\begin{gathered} 10.0 \\ 9.0 \end{gathered}$ |
| 9314 | $\overline{\mathrm{E}}, \overline{\mathrm{S}}_{0}$ to $\overline{\mathrm{S}_{3}}, \overline{\mathrm{MR}}$ Inputs <br> $\mathrm{D}_{0}$ to $\mathrm{D}_{3}$ Inputs <br> All Outputs | $\begin{aligned} & 1.0 \\ & 1.5 \end{aligned}$ | 9.0 |
| $\begin{aligned} & 9315 / \\ & 7441 \end{aligned}$ | All Inputs <br> All Outputs | 1.0 | N/A |
| 9316 | $\overline{\text { PE, CET, }} \mathrm{C}_{\mathrm{p}}$ Inputs CEP, $\overline{M R}$ Inputs $P_{0}$ to $P_{3}$ Inputs All Outputs | $\begin{aligned} & 2.0 \\ & 1.0 \\ & 0.67 \end{aligned}$ | 6.0 |
| 9317 | $\mathrm{A}_{0}, \mathrm{~A}_{1}, \mathrm{~A}_{2}, \mathrm{~A}_{3}$ Inputs <br> LT Input <br> RBI Input <br> $\overline{\text { RBO Output }}$ <br> All Other Outputs | $\begin{aligned} & 1.0 \\ & 4.0 \\ & 0.5 \end{aligned}$ | $\begin{gathered} 1.5 \\ \mathrm{~N} / \mathrm{A} \end{gathered}$ |
| 9318 | $\overline{0}$ Input <br> $\overline{1}$ to $\overline{7}$, El Inputs <br> EO Output <br> GS Output <br> $\overline{\mathrm{A}}_{0}, \overline{\mathrm{~A}}_{1}, \overline{\mathrm{~A}}_{2}$ Outputs | $\begin{aligned} & 1.0 \\ & 2.0 \end{aligned}$ | $\begin{array}{r} 5.0 \\ 6.0 \\ 10.0 \end{array}$ |
| 9321 | All Inputs <br> All Outputs | 1.0 | 10.0 |
| 9322 | All Inputs <br> All Outputs | 1.0 | 10.0 |
| 9324 | All Inputs <br> $A<B, A>B$ Outputs <br> $A=B$ Output | 2.0 | $\begin{gathered} 9.0 \\ 10.0 \end{gathered}$ |
| $\begin{aligned} & 9325 / \\ & 54141, \\ & 74141 \end{aligned}$ | All Inputs <br> All Outputs | 1.0 | N/A |
| 9327 | $\mathrm{A}_{0}, \mathrm{~A}_{1}, \mathrm{~A}_{2}, \mathrm{~A}_{3}$ Inputs <br> LT Input <br> $\overline{\text { RBI }}$ Input <br> $\overline{\text { RBO Output }}$ <br> All Other Outputs | $\begin{aligned} & 1.0 \\ & 4.0 \\ & 0.5 \end{aligned}$ | $\begin{gathered} 1.5 \\ \mathrm{~N} / \mathrm{A} \end{gathered}$ |


| DEVICE TYPE | TERMINAL | NORMALIZED INPUT FACTOR | NORMALIZED OUTPUT FACTOR |
| :---: | :---: | :---: | :---: |
| 9328 | $D_{S}$ Input <br> $\mathrm{D}_{0}, \mathrm{D}_{1}, \overline{\mathrm{MR}}$ Inputs <br> $\mathrm{C}_{\mathrm{p}}$ (Common) <br> $\mathrm{C}_{\mathrm{p}}$ (Separate) <br> All Outputs | $\begin{aligned} & 2.0 \\ & 1.0 \\ & 3.0 \\ & 1.5 \end{aligned}$ | 6.0 |
| 9334 | $A_{0}, A_{1}, A_{2}, D, \bar{C}$ Inputs E Input <br> All Outputs | $\begin{aligned} & 1.0 \\ & 1.5 \end{aligned}$ | 6.0 |
| 9337 | $\mathrm{A}_{0}, A_{1}, A_{2}, A_{3}$ Inputs <br> LT Input <br> हBI Input <br> $\widehat{\text { RBO Output }}$ <br> All Other Outputs | $\begin{aligned} & 1.0 \\ & 4.0 \\ & 0.5 \end{aligned}$ | $\begin{gathered} 1.5 \\ \mathrm{~N} / \mathrm{A} \end{gathered}$ |
| 9338 | $\mathrm{A}_{0}, \mathrm{~A}_{1}, \mathrm{~A}_{2}$ Inputs <br> $\mathrm{B}_{0}, \mathrm{~B}_{1}, \mathrm{~B}_{2}$ Inputs <br> $\mathrm{C}_{0}, \mathrm{C}_{1}, \mathrm{C}_{2}$ Inputs <br> $\mathrm{D}_{\mathrm{A}}, \mathrm{C}_{\mathrm{p}}, \overline{\mathrm{SLE}}$ <br> All Outputs | $\begin{aligned} & 0.67 \\ & 0.67 \\ & 0.67 \\ & 0.67 \end{aligned}$ | 10.0 |
| 9340 | $\overline{\mathrm{A}}_{0}$ to $\overline{\mathrm{A}}_{3}, \overline{\mathrm{~B}}_{0}$ to $\overline{\mathrm{B}}_{3}$, $\overline{\mathrm{CG}}$, Inputs $\mathrm{S}_{0}, \mathrm{~S}_{1}, \overline{\mathrm{CP}}_{-1}, \overline{\mathrm{CP}}_{2}$, $\mathrm{CG}_{3}$ Inputs $\overline{\mathrm{C}}_{2}$ Input COE Input <br> All Outputs | $\begin{aligned} & 3.0 \\ & 1.0 \\ & 2.0 \\ & 1.5 \end{aligned}$ | 10.0 |
| $\begin{aligned} & 9341 / \\ & 54181, \\ & 74181 \end{aligned}$ | $\begin{aligned} & \overline{\mathrm{A}}_{0} \text { to } \overline{\mathrm{A}}_{3}, \overline{\mathrm{~B}}_{0} \text { to } \overline{\mathrm{B}}_{3}, \\ & \text { Inputs } \\ & \mathrm{S}_{0} \text { to } \mathrm{S}_{3} \text { Inputs } \\ & \mathrm{C}_{\text {IN }} \text { Input } \\ & \overline{\mathrm{CE}} \text { Input } \\ & \mathrm{C}_{0}, \overline{\mathrm{CG}, \mathrm{~A}=\mathrm{B}} \\ & \text { Outputs } \\ & \overline{\mathrm{CP}} \text { Output } \\ & \mathrm{F}_{0} \text { to } \overline{\mathrm{F}}_{3} \text { Outputs } \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 4.0 \\ & 5.0 \\ & 1.0 \end{aligned}$ | $\begin{gathered} 8.0 \\ 7.0 \\ 10.0 \end{gathered}$ |
| $\begin{aligned} & 9342 / \\ & 54182, \\ & 74182 \end{aligned}$ | $\mathrm{C}_{\mathrm{IN}}$ Input <br> $\overline{\mathrm{CP}}_{0}$ to $\overline{\mathrm{CP}}_{3}$ inputs <br> $\overline{\mathrm{CG}}_{0}, \overline{\mathrm{CG}}_{2}$ Inputs <br> $\overline{\mathrm{CG}}$, Input <br> $\overline{\mathrm{CG}}_{3}$ Input <br> All Outputs | $\begin{gathered} 2.0 \\ 4.0 \\ 9.0 \\ 10.0 \\ 5.0 \end{gathered}$ | 10.0 |
| 9348 | All Inputs All Outputs | 2.0 | 10.0 |
| 9350 | MR, MS Inputs $\mathrm{CP}_{0}$ Input $\overline{\mathrm{CP}}$, Input All Outputs | $\begin{aligned} & 1.0 \\ & 2.0 \\ & 4.0 \end{aligned}$ | 10.0 |
| $\begin{aligned} & 9352 / \\ & 5442, \\ & 7442 \end{aligned}$ | All Inputs <br> All Outputs | 1.0 | 10.0 |
| 9353/ <br> 5443, <br> 7443 | All Inputs <br> All Outputs | 1.0 | 10.0 |
| 9354/ 5444, 7444 | All Inputs <br> All Outputs | 1.0 | 10.0 |

## LOADING CHARTS

TTL/MSI 93/54,74 SERIES

| DEVICE TYPE | TERMINAL | NORMALIZED INPUT FACTOR | NORMALIZED OUTPUT FACTOR | DEVICE TYPE | TERMINAL | NORMALIZED INPUT FACTOR | NORMALIZED OUTPUT FACTOR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 9356 | MR Input $\overline{\mathrm{CP}}, \overline{C P}_{1}$ Inputs All Outputs | $\begin{aligned} & 1.0 \\ & 2.0 \end{aligned}$ | 10.0 | $\begin{aligned} & 9383 / \\ & 5483, \\ & 7483, \end{aligned}$ | $A_{1}, B_{1}, A_{3}, B_{3}$ Inputs $A_{2}, B_{2}, A_{4}, B_{4}$ Inputs $\mathrm{C}_{\text {IN }}$ Input | $\begin{aligned} & 4.0 \\ & 1.0 \\ & 4.0 \end{aligned}$ |  |
| 9357A/ 5446, 7446 | $\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}, \overline{\mathrm{RBI}}$, $\overline{\mathrm{LT}}$ Inputs BI/RBO Input $\overline{\mathrm{a}}$ to $\overline{\mathrm{g}}$ Outputs | $\begin{aligned} & 1.0 \\ & 2.6 \end{aligned}$ | 12.5 |  | $\begin{aligned} & \mathrm{C}_{4} \text { Output } \\ & \Sigma_{1}, \Sigma_{2}, \\ & \Sigma_{3}, \Sigma_{4} \text {, Outputs } \end{aligned}$ |  | $\begin{gathered} 5.0 \\ 10.0 \end{gathered}$ |
| 9357B/ 5447, 7447 | $\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}, \overline{\mathrm{RBI}}$, <br> $\overline{\mathrm{LT}}$ Inputs $\overline{\mathrm{BI} / \mathrm{RBO}}$ Input $\overline{\mathrm{a}}$ to $\overline{\mathrm{g}}$ Outputs BI/RBO Output | $\begin{aligned} & 1.0 \\ & 2.6 \end{aligned}$ | $\begin{gathered} 12.5 \\ 5.0 \end{gathered}$ | $\begin{aligned} & 9390 / \\ & 5490, \\ & 7490 \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{01}, \mathrm{R}_{02}, \mathrm{R}_{91}, \mathrm{R}_{92} \text { Input } \\ & \mathrm{CP}_{B-D} \text { Input } \\ & \overline{\mathrm{CP}} \text { Anput } \\ & \text { All Outputs } \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 4.0 \\ & 2.0 \end{aligned}$ | 10.0 |
| $\begin{aligned} & 9358 / \\ & 5448, \\ & 7448 \end{aligned}$ | $\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}, \overline{\mathrm{RBI}}$, LT Inputs BI/RBO Input a to g Outputs BI/RBO Output | $\begin{aligned} & 1.0 \\ & 2.6 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 9391 / \\ & 5491, \\ & 7491 \end{aligned}$ | A or B Input CP Input Q or $\bar{Q}$ Output | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | 10.0 |
| $\begin{aligned} & 9359 / \\ & 5449, \\ & 7449 \end{aligned}$ | All Inputs. <br> All Outputs | 1.0 | 6.0 | $\begin{aligned} & 9392 / \\ & 5492, \\ & 7492 \end{aligned}$ | $\mathrm{R}_{01}$ or $\mathrm{R}_{02}$ Input $\widehat{\mathrm{CP}}_{\mathrm{B}-\mathrm{C}}$ Input $\overline{\mathrm{CP}}_{\mathrm{A}}$ Input All Outputs | $\begin{array}{r} 1.0 \\ 4.0 \\ 2.0 \end{array}$ | 10.0 |
| 9360/ | All Inputs | 1.0 |  |  |  |  |  |
| 74192 | All Outputs |  | 10.0 | 9393/ | $\mathrm{R}_{01}$ or $\mathrm{R}_{02}$ Input | 1.0 |  |
| 9366/ <br> 54193, <br> 74193 | All Inputs <br> All Outputs | 1.0 | 10.0 | $\begin{aligned} & \text { 5493, } \\ & 7493 \end{aligned}$ | $\mathrm{CP}_{\mathrm{B}}$ Input <br> $\overline{\mathrm{CP}}_{\mathrm{A}}$ Input <br> All Outputs | $2.0$ | 10.0 |
| 9375/ <br> 5475 , <br> 7475 <br> 9377/ <br> 5477, <br> 7477 | $\mathrm{D}_{1}, \mathrm{D}_{2}, \mathrm{D}_{3}, \mathrm{D}_{4}$ Input $\mathrm{CP}_{1-2}, \mathrm{CP}_{2-3}$ Input <br> All Outputs | $\begin{aligned} & 2.0 \\ & 4.0 \end{aligned}$ | 10.0 | $\begin{aligned} & 9394 / \\ & 5494, \\ & 7494 \end{aligned}$ | $\begin{aligned} & \mathrm{P}_{1 A} \text { to } \mathrm{P}_{1 \mathrm{D}}, \mathrm{P}_{2 \mathrm{~A}} \text { to } \mathrm{P}_{2 \mathrm{D}} \\ & \text { Inputs } \\ & \mathrm{D}_{S}, \mathrm{CP}, \mathrm{C}_{\mathrm{L}} \text { Inputs } \\ & P E_{1}, P E_{2} \text { Inputs } \\ & \text { All Outputs } \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \\ & 4.0 \end{aligned}$ | 10.0 |
| $9380 /$ 5480, 7480 | $\begin{aligned} & \mathrm{A}_{1}, \mathrm{~A}_{2}, \mathrm{~B}_{1}, \mathrm{~B}_{2}, \mathrm{~A}_{\mathrm{C}}, \mathrm{~B}_{\mathrm{C}} \\ & \text { Input } \\ & \mathrm{A}^{*} \text { or } \mathrm{B}^{*} \text { Input } \\ & \mathrm{C} \text { Input } \\ & \Sigma \text { or } \bar{\Sigma} \text { Output } \\ & \mathrm{C}_{n+1} \text { Output } \\ & \mathrm{A}^{*} \text { or } \mathrm{B}^{*} \text { Output } \end{aligned}$ | $\begin{gathered} 1.0 \\ \\ 1.65 \\ 5.0 \end{gathered}$ | $\begin{gathered} 10.0 \\ 5.0 \\ 3.0 \end{gathered}$ | $\begin{aligned} & 9395 / \\ & 5495, \\ & 7495 \end{aligned}$ | $\begin{aligned} & \mathrm{M} \text { Input } \\ & \mathrm{P}_{\mathrm{A}} \text { to } \mathrm{P}_{\mathrm{D}}, \overline{\mathrm{CP}}_{1}, \overline{\mathrm{CP}}_{2}, \\ & \mathrm{D}_{\mathrm{S}} \text { Inputs } \\ & \text { All Outputs } \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 1.0 \end{aligned}$ | $10.0$ |
| 9382/ <br> 5482, <br> 7482 | $A_{1}$ or $B_{1}$ Input <br> $A_{2}$ or $B_{2}$ Input <br> $\mathrm{C}_{\text {IN }}$ Input <br> $\mathrm{C}_{2}$ Output <br> $\Sigma_{1}$ or $\Sigma_{2}$ Output | $\begin{aligned} & 4.0 \\ & 1.0 \\ & 4.0 \end{aligned}$ | $\begin{gathered} 5.0 \\ 10.0 \end{gathered}$ | $\begin{aligned} & 9396 / \\ & 5496, \\ & 7496 \end{aligned}$ | PE Input $P_{A} \text { to } P_{E}, D_{S}, C P$ <br> $\bar{C}_{L}$ Inputs <br> All Outputs | $\begin{aligned} & 5.0 \\ & 1.0 \end{aligned}$ | 10.0 |

## LOADING CHARTS

TTL/MSI 93L SERIES

| $\begin{array}{c}\text { DEVICE } \\ \text { TYPE }\end{array}$ | TERMINAL | $\begin{array}{c}\text { NORMALIZED } \\ \text { INPUT } \\ \text { FACTOR }\end{array}$ | $\begin{array}{c}\text { NORMALIZED } \\ \text { OUTPUT } \\ \text { FACTOR }\end{array}$ |
| :---: | :--- | :---: | :---: |
| $93 L 00$ | $\begin{array}{l}\overline{\mathrm{PE}} \text { Input } \\ \mathrm{P}_{0} \text { to } \mathrm{P}_{3}, \mathrm{~J}, \overline{\mathrm{~K}}, \overline{\text { MR }} \\ \text { Inputs }\end{array}$ | $\begin{array}{c}0.575 \\ \mathrm{C}_{\mathrm{p}} \text { Input } \\ \text { All Outputs }\end{array}$ | 0.25 |$]$.


| DEVICE TYPE | TERMINAL | NORMALIZED INPUT FACTOR | NORMALIZED OUTPUT FACTOR |
| :---: | :---: | :---: | :---: |
| 93L16 | $\overline{P E}, C E T, C_{p}$ Inputs CEP, $\overline{M R}$ Inputs $\mathrm{P}_{0}$ to $\mathrm{P}_{3}$ Inputs All Outputs | $\begin{gathered} 0.5 \\ 0.25 \\ 0.17 \end{gathered}$ | 1.5 |
| 93L18 | $\overline{0}$ Input <br> $\overline{1}$ to $\overline{7}$, El Inputs <br> EO Output <br> $\overline{\text { GS }}$ Output <br> $\bar{A}_{0}, \bar{A}_{1}, \bar{A}_{2}$ Outputs | $\begin{gathered} 0.25 \\ 0.5 \end{gathered}$ | $\begin{gathered} 1.25 \\ 1.5 \\ 2.5 \end{gathered}$ |
| 93L21 | All Inputs All Outputs | 0.25 | 2.5 |
| 93L22 | All Inputs <br> All Outputs | 0.25 | 2.5 |
| 93L24 | All Inputs <br> A $<$ B A $>$ B Output <br> $A=B$ Output | 0.5 | $\begin{gathered} 2.25 \\ 2.5 \end{gathered}$ |
| 93L28 | $\mathrm{D}_{\mathrm{S}}$ Input <br> $\mathrm{D}_{0}, \mathrm{D}_{1}, \overline{\mathrm{MR}}$ Inputs <br> $\mathrm{C}_{\mathrm{p}}$ (Common) <br> $\mathrm{C}_{\mathrm{p}}$ Separate <br> All Outputs | $\begin{gathered} 0.5 \\ 0.25 \\ 0.75 \\ 0.375 \end{gathered}$ | 2.0 |
| 93L40 | $\begin{aligned} & \overline{\mathrm{A}}_{0} \text { to } \overline{\mathrm{A}}_{3}, \overline{\mathrm{~B}}_{0} \text { to } \overline{\mathrm{B}}_{3}, \\ & \mathrm{CG}_{-1} \text { Inputs } \\ & \mathrm{S}_{0}, \frac{\mathrm{~S}_{1}, \overline{\mathrm{CP}},-\overline{\mathrm{CP}}}{-2}, \\ & \overline{\mathrm{CG}}_{-3} \text { Inputs } \\ & \overline{\mathrm{CG}}_{-2} \text { nnput } \\ & \mathrm{COE} \text { Input } \\ & \text { All Outputs } \end{aligned}$ | $\begin{gathered} 0.75 \\ 0.25 \\ 0.5 \\ 0.375 \end{gathered}$ | 2.5 |

TTL/MEMORY

| DEVICE TYPE | TERMINAL | NORMALIZED INPUT FACTOR | NORMALIZED OUTPUT FACTOR |
| :---: | :---: | :---: | :---: |
| 93400 | $X_{0}$ to $X_{5}$ Inputs <br> $Y_{0}$ to $Y_{5}$ inputs <br> R/W Input <br> Output | $\begin{gathered} 1.0 \\ 0.18 \\ 0.12 \end{gathered}$ | 6.0 |
| 93401 | $E_{1}$ to $E_{4}$ Inputs <br> $A_{0}$ to $A_{3}$ Inputs <br> $\mathrm{X}_{0}$ to $\mathrm{X}_{5}$ Outputs | $\begin{aligned} & 0.25 \\ & 0.25 \end{aligned}$ | 8.0 |
| 93402 | $\bar{A}_{0}$ to $\bar{A}_{3}$ Inputs <br> $\bar{D}_{0}$ to $\bar{D}_{3}$ Inputs <br> $\bar{E}_{0}$ to $\bar{E}_{3}$ Inputs <br> WE Input <br> $M_{0}$ to $M_{3}, \bar{M}_{0}$ Outputs <br> $\overline{\mathrm{O}}_{0}$ to $\overline{\mathrm{O}}_{3}$ Outputs | $\begin{aligned} & 1.0 \\ & 1.0 \\ & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 6.0 \end{aligned}$ |
| 93403 | $A_{0}$ to $A_{3}$ Inputs $\mathrm{D}_{0}$ to $\mathrm{D}_{3}$ Inputs WE, CS Inputs $\overline{\mathrm{O}}_{0}$ to $\overline{\mathrm{O}}_{3}$ Outputs | $\begin{aligned} & 1.0 \\ & 1.0 \\ & 1.0 \end{aligned}$ | 6.0 |


| DEVICE TYPE | TERMINAL | NORMALIZED INPUT FACTOR | NORMALIZED OUTPUT FACTOR |
| :---: | :---: | :---: | :---: |
| 93406 | $A_{0}$ to $A_{7}$ Inputs $\mathrm{CS}_{0}$ to CS , Inputs $\mathrm{O}_{0}$ to $\mathrm{O}_{3}$ Outputs | $\begin{aligned} & 0.5 \\ & 0.5 \end{aligned}$ | 10.0 |
| 93433 | $X_{0}$ to $X_{3}$ Inputs <br> $Y_{0}$ to $Y_{3}$ Inputs <br> $W_{0}, W_{1}$ Inputs <br> $\bar{S}_{0}, \bar{S}_{1}$ Outputs | $\begin{gathered} 11 \mathrm{~mA} \text { at } 2.1 \mathrm{~V} \\ 11 \mathrm{~mA} \text { at } 2.1 \mathrm{~V} \\ 1.0 \end{gathered}$ | 12.5/25 |
| 93434 | $A_{0}$ to $A_{4}$ Inputs $\bar{E}$ Input $\overline{\mathrm{O}}_{0}$ to $\overline{\mathrm{O}}_{7}$ Outputs | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | 6.0 |
| 93435 | $\mathrm{A}_{0}$ to $\mathrm{A}_{15}$ Inputs $\mathrm{I}_{0}$ to $\mathrm{I}_{3}$ Inputs CS, WE Inputs $\overline{\mathrm{O}}_{0}$ to $\overline{\mathrm{O}}_{3}$ Outputs | $\begin{aligned} & 1.0 \\ & 2.0 \\ & 1.0 \end{aligned}$ | 6.0 |

## LOADING CHARTS

TTL/INTERFACE 9600 SERIES

| DEVICE <br> TYPE | TERMINAL | NORMALIZED <br> INPUT <br> FACTOR | NORMALIZED <br> OUTPUT <br> FACTOR |
| :---: | :--- | :---: | :---: |
| 9600 | Any Input <br> Any Output | 1.0 | 6.0 |
| 9601 | Any Input <br> Any Output | 1.0 | 6.0 |
| 9602 | Any Input <br> Any Output | 1.0 | 6.0 |
| 9614 | Input <br> Output | $\mathrm{N} / \mathrm{A}$ | 1.0 |
| 9615 | Input <br> Output | $\mathrm{N} / \mathrm{A}$ | 15 mA |
| 9616 | Input <br> Output | $\mathrm{N} / \mathrm{A}$ | 15 mA |
| 9617 | Input <br> Output | 10.0 |  |
| 9620 | Line Input <br> Output |  | 10.0 |


| DEVICE <br> TYPE | TERMINAL | NORMALIZED <br> INPUT <br> FACTOR | NORMALIZED <br> OUTPUT <br> FACTOR |
| :---: | :--- | :---: | :---: |
| 9621 | Line Input <br> Output . | 1.5 | 20 mA |
| 9622 | Line Input <br> Strobe Input <br> Output | N/A <br> 1.0 | 8.0 |
| 9624 | Input <br> Output | 1.0 <br> 9625 <br> Input <br> Output | Input <br> Output |
| 9644 | 0.5 | N/A |  |
| $9664 /$ | Sense Input <br> Strobe Input <br> Output <br> $9665 /$ <br> 7525 | 1.0 | 1.0 |

TTL/SSI
TOP VIEW


TTL/SSI


## TTL/SSI

| 9N50/5450, 7450 | 9N51/5451, 7451 | 9N53/5453, 7453 <br>  |
| :---: | :---: | :---: |
| 9N54/5454, 7454 | 9N60/5460, 7460 | 9N70/5470, 7470 |
| 9N72/5472, 7472 | 9N73/5473, 7473 | 9N74/5474, 7474 |
| 9N76/5476, 7476 | 9N86/5486, 7486 | 9N104/54104, 74104 |
| 9N105/54105, 74105 | 9N107/54107, 74107 | 9L00 |

## TTL/SSI

| $9 \mathrm{LO4}$ | $9 \mathrm{L24}$ | 9 L 54 |
| :---: | :---: | :---: |
|  |  |  |
| 9H00/54H00, 74H00 | 9H01/54H01, 74H01 | 9H04/54H04, 74H04 |
|  |  |  |
|  | - open collector |  |
| 9H05/54H05, 74H05 | 9H10/54H10, 74H10 | 9H2O/54H20, 74H2O |
|  |  |  |
| *open collector |  |  |
| 9H22/54H22, 74H22 | 9H30/54H30, 74H30 | 9H40/54H40, 74 H 40 |
|  |  |  |
| *OPEN COLLector |  |  |
| 9H73/54H73, 74H73 | 9H76/54H76, 74H76 | 9H78/54H78, 74H78 |

## TTL/MSI



## TTL/MSI



## TTL/MSI

| 9341/54181, 74181 | 9342/54182, 74182 |
| :---: | :---: |
|  | 9352/5442, 7442 |
| 9353/5443, 7443 <br> 9354/5444, 7444 | 9356 |
| 9357A/5446, 7446 <br> 9357B/5447, 7447 | 9358/5448, 7448 |
| 9360/54192, 74192 <br>  <br> 9366/54193, 74193 | 9375/5475,7475 |

TTL/MSI


## TTL/MSI



## TTL/MEMORY



## TTL/INTERFACE



| 9000 | 9001 | 9002 |
| :---: | :---: | :---: |
|  |  |  |
| 9003 | 9004 | 9005 |
|  |  |  |
| 9006 | 9007 | 9008 |
|  |  |  |
| 9009 | 9012 | 9014 |
|  |  |  |
| 9015 | 9016 | 9017 |
|  |  |  |



## TTL/SSI

| 9N51/5451, 7451 | 9N53/5453, 7453 | 9N54/5454, 7454 |
| :---: | :---: | :---: |
|  |  |  |
| 9N60/5460, 7460 | 9N70/5470, 7470 | 9N72/5472, 7472 |
|  |  |  |
| 9N73/5473, 7473 | 9N74/5474, 7474 | 9N86/5486, 7486 |
|  |  |  |
| 9N104/54104, 74104 | 9N105/54105, 74105 | 9L00 |
|  |  |  |
| 9 L 04 | 9L24 | 9 L 54 |
|  |  |  |

## TTL/SSI



TTL/MSI


## TTL/MSI



## TTL/MSI

| 9382/5482, 7482 | 9391/5491, 7491 | 9395/5495, 7495 |
| :---: | :---: | :---: |
|  |  |  |
| 93L00 | 93L01 | 93L08 |
|  |  |  |
| 93L09 | 93L10 | 93 L 11 |
|  |  |  |
| $93 \mathrm{L12}$ | 93L14 | 93 L 16 |
|  |  |  |
| 93L18 | 93L21 | 93L22 |
|  |  |  |

## TTL/MSI



## TTL/MEMORY



## TTL/INTERFACE




## ORDERING INFORMATION

| DEVICE | INDUSTRIAL ( $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ ) |  | MILITARY (-55 ${ }^{\circ}$ to $\left.+125^{\circ} \mathrm{C}\right)$ |  |
| :---: | :---: | :---: | :---: | :---: |
|  | DUAL IN LINE | FLAT PACK | DUAL IN LINE | FLAT PACK |
| 93400 B | A7B9340059B |  |  |  |
| 93400 | A7B9340059X |  |  |  |
| 93401 | A7B9340159X |  |  |  |
| 93402 | A6N9340259X |  |  |  |
| 93403 | A7B9340359X | A4L9340359X | A7B9340351X | A4L9340351X |
| 93407 (40mA F.O.) | A6A93407591 | A3193407591 | A6A93407511 | A3193407511 |
| (20mA F.O.) | A6A93407592 | А3193407592 | A6A93407512 | A3193407512 |
| 93412 | A7B9341259X |  | A7B9341251X |  |
| 93433 (40mA F.O.) | A6A93433591 | A3193433591 | A6A93433511 | A3193433511 |
| (20mA F.O.) | A6A93433592 | А3193433592 | A6A93433512 | A3193433512 |
| 93434 | A7B9343459X |  | A7B9343451X |  |
| 93435 | A6P9343559X |  | A6P9343551X |  |
| 5400 (9N00) |  |  | U6A540051X | U31540051X |
| 5401 (9N01) |  |  | U6A540151X | U31540151X |
| 5402 (9N02) |  |  | U6A540251X | U31540251X |
| 5403 (9N03) |  |  | U6A540351X |  |
| 5404 (9N04) |  |  | U6A540451X | U31540451X |
| 5405 (9N05) |  |  | U6A540551X | U31540551X |
| 5408 (9N08) |  |  | U6A540851X | U31540851X |
| 5410 (9N10) |  |  | U6A541051X | U31541051X |
| 5411 (9N11) |  |  | U6A541151X | U31541151X |
| 5420 (9N20) |  |  | U6A542051X | U31542051X |
| 5430 (9N30) |  |  | U6A543051X | U31543051X |
| 5440 (9N40) |  |  | U6A544051X | U31544051X |
| 5442 (9352) |  |  | U7B544251X |  |
| 5443 (9353) |  |  | U7B544351X |  |
| 5444 (9354) |  |  | U7B544451X |  |
| 5446 (9357A) |  |  | U7B544651X |  |
| 5447 (9357B) |  |  | U7B544751X |  |
| 5448 (9358) |  |  | U7B544851X |  |
| 5449 (9359) |  |  |  | U31544951X |
| 5450 (9N50) |  |  | U6A545051X | U31545051X |
| 5451 (9N51) |  |  | U6A545151X | U31545151X |
| 5453 (9N53) |  |  | U6A545351X | U31545351X |
| 5454 (9N54) |  |  | U6A545451X | U31545451X |
| 5460 (9N60) |  |  | U6A546051X | U31546051X |
| 5470 (9N70) |  |  | U6A547051X | U31547051X |
| 5472 (9N72) |  |  | U6A547251X | U31547251X |
| 5473 (9N73) |  |  | U6A547351X | U31547351X |
| 5474 (9N74) |  |  | U6A547451X | U31547451X |
| 5475 (9375) |  |  | U6B547551X |  |
| 5476 (9N76) |  |  | U6B547651X | U4L547651X |
| 5477 (9377) |  |  |  | U31547751X |
| 5480 (9380) |  |  | U6A548051X | U31548051X |
| 5482 (9382) |  |  | U6A548251X | U31548251X |
| 5483 (9383) |  |  | U6B548351X | U4L548351X |


| DEVICE | INDUSTRIAL ( $0^{\circ}$ to $\left.+70^{\circ} \mathrm{C}\right)$ |  | MILITARY ( $-55^{\circ}$ to $+125^{\circ} \mathrm{C}$ ) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | DUAL IN LINE | FLAT PACK | DUAL IN LINE | FLAT PACK |
| 5486 (9N86) |  |  | U6A548651X | U31548651X |
| 5490 (9390) |  |  | U6A549051X | U31549051X |
| 5491 (9391) |  |  | U6A549151X | U31549151X |
| 5492 (9392) |  |  | U6A549251X | U31549251X |
| 5493 (9393) |  |  | U6A549351X | U31549351X |
| 5494 (9394) |  |  | U7B549451X | U4L549451X |
| 5495 (9395) |  |  | U6A549551X | U31549551X |
| 5496 (9396) |  |  | U7B549651X | U4L549651X |
| 54104 (9N104) |  |  | U6A5410451X | U315410451X |
| 54105 (9N105) |  |  | U6A5410551X | U315410551X |
| 54107 (9N107) |  |  | U6A5410751X | U315410751X |
| 54181 (9341) |  |  | U6N5418151X | U4M5418151X |
| 54182 (9342) |  |  | U7B5418251X | U4L5418251X |
| 54192 (9360) |  |  | U7B5419251X | U4L5419251X |
| 54193 (9366) |  |  | U7B5419351X | U4L5419351X |
| 54 HOO (9Н00) |  |  | U6A54H0051X | U3154H0051X |
| 54 H 01 (9H01) |  |  | U6A54H0151X | U3154H0151X |
| $54 \mathrm{HO4}$ (9H04) |  |  | U6A54H0451X | U3154H0451X |
| 54 H 05 (9H05) |  |  | U6A54H0551X | U3154H0551X |
| 54 H 10 (9H10) |  |  | U6A54H1051X | U3154H1051X |
| 54 H 20 (9H20) |  |  | U6A54H2051X | U3154H2051X |
| 54 H 30 (9H30) |  |  | U6A54H3051X | U3154H3051X |
| 54 H 40 (9H40) |  |  | U6A54H4051X | U3154H4051X |
| 54 H 73 (9H73) |  |  | U6A54H7351X | U3154H7351X |
| 54H76 (9H76) |  |  | U6A54H7651X | U3154H7651X |
| 54 H 78 (9H78) |  |  | U6A54H7851X | U3154H7851X |
| 7400 (9N00) | U6A740059X | U31740059X |  |  |
| 7401 (9N01) | U6A740159X | U31740159X |  |  |
| 7402 (9N02) | U6A740259X | U31740259X |  |  |
| 7403 (9NO3) | U6A740359X | U31740359X |  |  |
| 7404 (9N04) | U6A740459X | U31740459X |  |  |
| 7405 (9N05) | U6A740559X | U31740559X |  |  |
| 7408 (9N08) | U6A740859X | U31740859X |  |  |
| 7410 (9N10) | U6A741059X | U31741059X |  |  |
| 7411 (9N11) | U6A741159X | U31741159X |  |  |
| 7420 (9N20) | U6A742059X | U31742059X |  |  |
| 7430 (9N30) | U6A743059X | U31743059X |  |  |
| 7440 (9N40) | U6A744059X | U31744059X |  |  |
| 7441 (9315) | U6B744159X |  |  |  |
| 7442 (9352) | U7B744259X |  |  |  |
| 7443 (9353) | U7B744359X |  |  |  |
| 7444 (9354) | U7B744459X |  |  |  |
| 74447 (9357B) | U7B744759X |  |  |  |
| 7448 (9358) | U7B744859X |  |  |  |
| 7449 (9359) |  | U31744959X |  |  |
| 7450 (9N50) | U6A745059X | U31745059X |  |  |
| 7451 (9N51) | U6A745159X | U31745159X |  |  |
| 7453 (9N53) | U6A745359X | U31745359X |  |  |
| 7454 (9N54) | U6A745459X | U31745459X |  |  |
| 7460 (9N60) | U6A746059X | U31746059X |  |  |
| 7470 (9N70) | U6A747059X | U31747059X |  |  |
| 7472 (9N72) | U6A747259X | U31747259X |  |  |
| 7473 (9N73) | U6A747359X | U31747359X |  |  |
| 7474 (9N74) | U6A747459X | U31747459X |  |  |
| 7475 (9375) | U6B747559X | U31747559X |  |  |
| 7476 (9N76) 7477 (9377) | U6B747659X | U31747759X |  |  |
| 7480 (9380) | U6A748059X | U31748059X |  |  |
| 7482 (9382) | U6A748259X | U31748259X |  |  |
| 7483 (9383) | U6B748359X |  |  |  |
| 7486 (9N86) | U6A748659X | U31748659X |  |  |

ORDERING INFORMATION

| DEVICE | INDUSTRIAL ( $0^{\circ}$ to $\left.+70^{\circ} \mathrm{C}\right)$ |  | MILITARY ( $-55^{\circ}$ to $+125^{\circ} \mathrm{C}$ ) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | DUAL IN LINE | FLAT PACK | DUAL IN LINE | FLAT PACK |
| 7490 (9390) | U6A749059x | U31749059x |  |  |
| 7491 (9391) | U6A749159x | U31749159X |  |  |
| 7492 (9392) | U6A749259X | U31749259x |  |  |
| 7493 (9393) | U6A749359X | U31749359X |  |  |
| 7494 (9394) | U7B749459X |  |  |  |
| 7495 (9395) | U6A749559x | U31749559X |  |  |
| 74.96 (9396) | U78749659X |  |  |  |
| 74104 (9N104) | U6A7410459X | U317410459X |  |  |
| 74105 (9N105) | U6A7410559X | U317410559X |  |  |
| 74107 (9N107) | U6A7410759X |  |  |  |
| 74141 (9325) | U6B7414159X |  |  |  |
| 74181 (9341) | U6N7418159X | U4M7418159X |  |  |
| 74182 (9342) | U7B7418259X | U4L7418259x |  |  |
| 74192 (9360) | U7B7419259X | ULL7419259x |  |  |
| 74193 (9366) | U7B7419359X | U4L7419359X |  |  |
| $74 \mathrm{HOO}(9 \mathrm{HOO})$ | U6A74H0059x | U3174H0059x |  |  |
| $74 \mathrm{HO1}$ (9H01) | U6A74H0159X | U3174H0159X |  |  |
| 74 HO 04 (9H04) | U6A74H0459X | U3174H0459x |  |  |
| $74 \mathrm{HO5}$ (9H05) | U6A74H0559x | U3174H0559X |  |  |
| 74 H 10 (9H10) | U6A74H1059x | U3174H1059x |  |  |
| 74 H 20 (9H20) 74 H 30 | U6A74H2059X | U3174H2059X |  |  |
| 74 H 40 (9H40) | U6A74H4059X | U3174H4059X |  |  |
| $74 \mathrm{H73}$ (9H73) | U6A74H7359X | U3174H7359X |  |  |
| 74H76 (9H76) | U6A74H7659X | U3174H7659X |  |  |
| 74 H 78 (9H78) | U6A74H7859x | U3174H7859X |  |  |
| 7524 (9664) | U787524392 |  |  |  |
| 7525 (9665) | U7B7524393 |  |  |  |
| 9000 | U6A900059x | U31900059x | U6A9000051X | U31900051X |
| 9001 | U6A900159X | U31900159x | U6A900151X | U31900151X |
| 9002 | U6A900259x | U31900259x | U6A900251X | U31900251X |
| 9003 | U6A900359X | U31900359X | U6A900351X | U31900351X |
| 9004 | U6A900459X | U31900459x | U6A900451X | U31900451X |
| 9005 | U6A900559x | U31900559X | U6A900551X | U31900551X |
| 9006 | U6A900659X | U31900659x | U6A900651X | U31900651X |
| 9007 | U6A900759X | U31900759X | U6A900751X | U31900751X |
| 9008 | U6A900859X | U31900859x | U6A900851X | U31900851X |
| 9009 | U6A900959X | U31900959X | U6A900951X | U31900951X |
| 9012 | U6A901259X | U31901259X | U6A901251X | U31901251X |
| 9014 | U6B901459X | U4L901459x | U6B901451X | U4L901451X |
| 9015 | U68901559X | U4L901559X | U6B901551X | U4L901551X |
| 9016 | U6A901659X | U31901659X | U6A901651X | U31901651X |
| 9017 | U6A901759X | U31901759X | U6A901751X | U31901751X |
| 9020 | U7B902059X | U4L902059X | U78902051X | U4L902051X |
| 9022 | U78902259X | U4L902259X | U78902251X | U4L902251X |
| 9024 | U7B902459X | U4L902459X | U7B902451X | U4L902451X |
| 9H00/54H00, 74 HOO | U6A9H0059X | U319H0059X | U6А9Н0051X | Uз19н0051X |
| $9 \mathrm{H01/54H01}, \mathrm{74H01}$ | U6A9H0159X | U319H0159X | U6A9H0151X | U319H0151X |
| 9H04/54H04, 74H04 | U6A9H0459X | U319H0459X | U6A9H0451X | U319H0451X |
| 9H05/54H05, 74H05 | U6A9H0559X | U319H0559X | U6A9H0551X | U319H0551X |
| 9H10/54H10, 74H10 | U6A9H1059X | U319H1059X | U6A9H1051X | U319H1051X |
| $9 \mathrm{H} 20 / 54 \mathrm{H} 20,74 \mathrm{H} 20$ | U6A9H2059X | U319H2059X | U6A9H2051X | U319H2051X |
| $9 \mathrm{H} 30 / 54 \mathrm{H} 30,74 \mathrm{H} 30$ | U6A9H3059X | U319H3059X | U6A9H3051X | U319H3051X |
| $9 \mathrm{H} 40 / 54 \mathrm{H} 40,74 \mathrm{H} 40$ | U6A9H4059X | U319H4059X | U6A9H4051X | U319H4051X |
| 9H73/54H73, 74H73 | U6A9H7359X | U319H7359X | U6A9H7351X | U319H7351X |
| 9H76/54H76, 74H76 | U6A9H7659X | U319H7659X | U6A9H7651X | U319H7651X |
| 9H78/54H78, 74 H 78 | U6A9H7859X | U319H7859X | U6A9H7851X | U319H7851X |

ORDERING INFORMATION

| DEVICE | INDUSTRIAL ( $0^{\circ}$ to $\left.+70^{\circ} \mathrm{C}\right)$ |  | MILITARY ( $-55^{\circ}$ to $+125^{\circ} \mathrm{C}$ ) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | DUAL IN LINE | FLAT PACK | DUAL IN LINE | FLAT PACK |
| 9L00 | U6A9L0059X | U319L0059X | U6A9L0051X | U319L0051X |
| 9L04 | U6A9L0459X | U319L0459X | U6A9L0451X | U319L0451X |
| 9L24 | U7B9L2459X | U4L9L2459X | U7B9L2451X | U4L9L2451X |
| 9L54 | U6A9L5459X | U319L5459X | U6A9L5451X | U319L5451X |
| 9N00/5400, 7400 | U6A9N0059X | U319N0059X | U6A9N0051X | U3I9N0051X |
| 9N01/5401, 7401 | U6A9N0159X | U319N0159X | U6A9N0151X | U3I9N0151X |
| 9N02/5402, 7402 | U6A9N0259X | U319N0259X | U6A9N0251X | U3I9N0251X |
| 9N03/5403, 7403 | U6A9N0359X |  | U6A9N0351X |  |
| 9N04/5404, 7404 | U6A9N0459X | U319N0459X | U6A9N0451X | U3I9N0451X |
| 9N05/5405, 7405 | U6A9N0559X | U319N0559X | U6A9N0551X | U3I9N0551X |
| 9N08/5408, 7408 | U6A9N0859X | U319N0859X | U6A9N0851X | U3I9N0851X |
| 9N10/5410, 7410 | U6A9N1059X | U319N1059X | U6A9N1051X | U319N1051X |
| 9N11/5411, 7411 | U6A9N1159X | U319N1159X | U6A9N1151X | U3I9N1151X |
| 9N20/5420, 7420 | U6A9N2059X | U319N2059X | U6A9N2051X | U319N2051X |
| 9N30/5430, 7430 | U6A9N3059X | U319N3059X | U6A9N3051X | U319N3051X |
| 9N40/5440, 7440 | U6A9N4059X | U319N4059X | U6A9N4051X | U319N4051X |
| 9N50/5450, 7450 | U6A9N5059X | U319N5059X | U6A9N5051X | U319N5051X |
| 9N51/5451, 7451 | U6A9N5159X | U319N5159X | U6A9N5151X | U3I9N5151X |
| 9N53/5453, 7453 | U6A9N5359X | U319N5359X | U6A9N5351X | U3I9N5351X |
| 9N54/5454, 7454 | U6A9N5459X | U319N5459X | U6A9N5451X | U3I9N5451X |
| 9N60/5460, 7460 | U6A9N6059X | U319N6059X | U6A9N6051X | U319N6051X |
| 9N70/5470, 7470 | U6A9N7059X | U319N7059X | U6A9N7051X | U319N7051X |
| 9N72/5472, 7472 | U6A9N7259X | U319N7259X | U6A9N7251X | U319N7251X |
| 9N73/5473, 7473 | U6A9N7359X | U319N7359X | U6A9N7351X | U319N7351X |
| 9N74/5474, 7474 | U6A9N7459X | U319N7459X | U6A9N7451X | U319N7451X |
| 9N76/5476, 7476 | U6A9N7659X | U319N7659X | U6A9N7651X | U319N7651X |
| 9N86/5486, 7486 | U6A9N8659X | U319N8659X | U6A9N8651X | U319N8651X |
| 9N104/54104, 74104 | U6A9N10459X | U319N10459X | U6A9N10451X | U3I9N10451X |
| 9N105/54105, 74105 | U6A9N10559X | U3I9N10559X | U6A9N10551X | U319N10551X |
| 9N107/54107, 74107 | U6A9N10759X |  | U6A9N10751X |  |
| 9300 | U7B930059X | U4L930059X | U7B930051X | U4L930051X |
| 9301 | U7B930159X | U4L930159X | U7B930151X | U4L930151X |
| 9304 | U6B930459X | U4L930459X | U6B930451X | U4L930451X |
| 9305 | U7A930559X | U3B930559X | U7A930551X | U3B930551X |
| 9306 | U6N930659X | U4M930659X | U6N930651X | U4M930651X |
| 9307 | U6B930759X | U4L930759X | U6B930751X | U4L930751X |
| 9308 | U6N930859X | U4M930859X | U6N930851X | U4M930851X |
| 9309 | U6B930959X | U4L930959X | U6B930951X | U4L930951X |
| 9310 | U7B931059X | U4L931059X | U7B931051X | U4L931051X |
| 9311 | U6N931159X | U4M931159X | U6N931151X | U4M931151X |
| 9312 | U7B931259X | U4L931259X | U7B931251X | U4L931251X |
| 9313 | U7B931359X | U4L931359X | U7B931351X | U4L931351X |
| 9314 | U7B931459X | U4L931459X | U7B931451X | U4L931451X |
| 9315/7441 | U6B931559X | U4L931559X | U6B931551X | U4L931551X |
| 9316 | U7B931659X | U4L931659X | U7B931651X | U4L.931651X |
| 9317A | U7B9317591 | U4L9317591 | U7B9317511 | U4L9317511 |
| 9317B | U7B9317592 | U4L9317592 | U7B9317512 | U4L9317512 |
| 9317C | U7B9317593 | U4L9317593 | U7B9317513 | U4L9317513 |
| 9317D | U7B9317594 | U4L9317594 | U7B9317514 | U4L9317514 |
| 9318 | U7B931859X | U4L931859X | U7B931851X | U4L931851X |
| 9321 | U7B932159X | U4L932159X | U7B932151X | U4L932151X |
| 9322 | U7B932259X | U4L932259X | U7B832251X | U4L932251X |
| 9324 | U7B932459X | U4L932459X | U7B932451X | U4L932451X |
| 9325/54141, 74141 | U6B932559X | U4L932559X | U6B932551X | U4L932551X |
| 9327A | U7B9327591 | U4L9327591 | U7B9327511 | U4L9327511 |
| 9327B | U7B9327592 | U4L9327592 | U7B9327512 | U4L9327512 |
| 9328 | U7B932859X | U4L932859X | U7B932851X | U4L932851X |
| 9334 | U7B933459X | U4L933459X | U7B933451X | U4L933451X |
| 9337 | U7B933759X |  |  |  |
| 9338 | U7B933859X | U4L933859X | U7B933851X | U4L933851X |


| DEVICE | INDUSTRIAL ( $0^{\circ}$ to $\left.+70^{\circ} \mathrm{C}\right)$ |  | MILITARY (-55 ${ }^{\circ}$ to $+125^{\circ} \mathrm{C}$ ) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | DUAL IN LINE | FLAT PACK | DUAL IN LINE | FLAT PACK |
| 9340 | U6N934059X | U4M934059X | U6N934051X | U4M934051X |
| 9341/54181, 74181 | U6N934159X | U4M934159X | U6N934151X | U4M934151X |
| 9342/54182, 74182 | U7B934259X | U4L934259X | U7B934251X | U4L934251X |
| 9348 | U6B934859X | U4L934859X | U6B934851X | U4L934851X |
| 9350 | U7A935059X | U3B935059X | U7A935051X | U3B935051X |
| 9352/5442, 7442 | U7B935259X |  |  |  |
| 9353/5443, 7443 | U7B935359X |  |  |  |
| 9354/5444, 7444 | U7B935459X |  |  |  |
| 9356 | U7A935659X | U3B935659X | U7A935651X | U3B935651X |
| 9357A/5446, 7446 | U7B9357591 |  |  |  |
| 9357B/5447, 7447 | U7B9357592 |  |  |  |
| 9358/5448, 7448 | U6B935859X |  | U6B935851X |  |
| 9359/5449, 7449 |  | U3B935959X |  | U3B935951X |
| 9360/54192, 74192 | U7B936059X | U4L936059X | U7B936051X | U4L936051X |
| 9366/54193, 74193 | U7B936659X | U4L936659X | U7B936651X | U4L936651X |
| 9375/5475, 7475 | U6B937559X |  | U6B937551X |  |
| 9377/5477, 7477 |  | U31937759X |  | U31937751X |
| 9380/5480, 7480 | U6A938059X | U31938059X | U6A938051X | U31938051X |
| 9382/5482, 7482 | U6A938259X | U31938259X | U6A938251X | U31938251X |
| 9383/5483, 7483 | U6B938359X | U4L938359X | U6B938351X | U4L938351X |
| 9390/5490, 7490 | U6A939059X | U3B939059X | U6A939051X | U3B939051X |
| 9391/5491, 7491 | U6A939159X | U31939159X | U6A939151X | U31939151X |
| 9392/5492, 7492 | U6A939259X | U3B939259X | U6A939251X | U3B939251X |
| 9393/5493, 7493 | U6A939459X | U3B939359X | U6A939351X | U3B939351X |
| 9394/5494, 7494 | U7B939459X |  | U7B939451X |  |
| 9395/5495, 7495 | U6A939559X | U31939559X | U6A939551X | U31939551X |
| 9396/5496, 7496 | U7B939659X |  | U7B939651X |  |
| 93H00 * | U7B93H0059X | U4L93H0059X | U7B93H0051X | U4L93H0051X |
| 93H70/74196 * | U6A93H7059X | U3193H7059X | U6A93H7051X | U3193H7051X |
| 93H72 * | U7B93H7259X | U4L93H7259X | U7B93H725:1X | U4L93H7251X |
| 93H76/74197* | U6A93H7659X | U3193H7659X | U6A93H765.1X | U3193H7651X |
| 93L00 | U7B93L0059X | U4L93L0059X | U7B93L.0051X | U4L93L0051X |
| 93L01 | U7B93L0159X | U4L93L0159X | U7B93L0151X | U4L93L0151X |
| 93L08 | U6N93L0859X | U4M93L0859X | U6N93L0851X | U4M93L0851X |
| 93L09 | U6B93L0959X | U4L93L0959X | U6B93L0951X | U4L93L0951X |
| 93 L 10 | U7B93L1059X | U4L93L1059X | U7B93L1051X | U4L93L1051X |
| 93 L 11 | U6N93L1159X | U4M93L1159X | U6N93L1151X | U4L93L1151X |
| 93 L 12 | U7B93L1259X | U4L93L1259X | U7B93L1251X | U4L93L1251X |
| 93L14 | U7B93L1459X | U4L93L1459X | U7B93L1451X | U4L93L1451X |
| 93L16 | U7B93L1659X | U4L93L1659X | U7B93L1651X | U4L93L1651X |
| 93L18 | U7B93L1859X | U4L93L1859X | U7B93L1851X | U4L93L1851X |
| 93L21 | U7B93L2159X | U4L93L2159X | U7B93L2151X | U4L93L2151X |
| 93L22 | U7B93L2259X | U4L93L2259X | U7B93L2251X | U4L93L2251X |
| 93L24 | U7B93L2459X | U4L93L2459X | U7B93L2451X | U4L93L2451X |
| 93L28 | U7B93L2859X | U4L93L2859X | U7B93L2851X | U4L93L2851X |
| 93L40 | U6N93L4059X | U4M93L4059X | U6N93L4051X | U4M93L4051X |
| 9600 | U6A960059X | U31960059X | U6A960051X | U31960051X |
| 9601 | U6A960159X | U31960159X | U6A960151X | U31960151X |
| 9602 | U7B960259X | U4L960259X | U7B960251X | U4L960251X |
| 9614 | U7B961459X | U4L961459X | U7B961451X | U4L961451X |
| 9615 | U7B961559X | U4L961559X | U7B961551X | U4L961551X |
| 9616* | U6A961659X |  | U6A961651X |  |
| 9617 * | U6A961759X |  | U6A961751X |  |
| 9620 | U6A962059X | U31962059X | U6A962051X | U31962051X |
| 9621 | U6A962159X | U31962159X | U6A962151X | U31962151X |
| 9622 | U6A962259X | U31962259X | U6A962251X | U319962251X |
| 9624 | U6A962459X | U31962459X | U6A962451X | U31962451X |
| 9625 | U6A962559X | U31962559X | U6A962551X | U31962551X |
| 9644 | U7B964459X |  | U7B964451X |  |
| 9664/7524 | U7B9664592 |  |  |  |
| 9665/7525 | U7B9665593 |  |  |  |

* TO BE ANNOUNCED


## FAIRCHILD

SEMICONDUCTロR


[^0]:    *TO BE ANNOUNCED

[^1]:    *Each bit is shifted to the next more significant position

[^2]:    $H=$ High Voltage Level
    $L=$ Low Voltage Level

