
FAIRCHILD SEMICONDUCTOR



SECTION SELECTOR SSI MSI Memory Interface



FUNCTION SELECTOR
Gates & Flip-Flops
Registers
Encoders
Operators
Decoders-Demultiplexers
Multiplexers
Latches
Counters
RAM
ROM
CAM
Pulse Shapers
Drivers
Line Drivers/Receivers
Translators
Sense Amplifiers




Table of Contents

Introduction	3
Numerical Index of Devices	4
54/74 Index	6
Specifications	
SSI	7
MSI	11
Memory	63
Interface	73
Package Drawings	80
Loading Chart	81
Pin Diagrams	88
Ordering Information1	08

INTRODUCTION

Fairchild's TTL Family is the most complete line of TTL products available today. There are over 150 circuit functions with more than 75 MSI devices from which to choose. The family consists of logic, memory and interface functions, and is a unique blend of Fairchild proprietary circuits and a large number of second source devices which have achieved wide market acceptance.

Fairchild's family of functions has been designed to provide the system designer with a complete line of standard, off-the-shelf functional building blocks that can be interfaced directly with each other in the same system to provide almost any Speed/ Power combination.

The typical characteristics of the Fairchild TTL Family are as follows. Full loading information is given on pages 81 to 107.

Supply Voltage		5.0 V
Logic "0" Outp	ut Voltage	0.2 V
Logic "1" Outp	out Voltage	3.0 V
Noise Immunity	,	1.0 V
Temperature R	anges	0°C to +70°C
		−55°C to +125°C
Packages	14, 16 and 24 L	ead Dip and Flat Pack

3

NUMERICAL INDEX OF DEVICES

	Pa	<u> </u>	No.		Pa	-	No.		Pa	<u> </u>	No.			-	e l	
	SS	PI	NS		S	PI	NS		SS	PI	NS		Ű		PIN	IS
DEVICE	SPECS	DIP	Ð	DEVICE	SPECS	DIP	ß	DEVICE	SPECS	ЫP	£	DEVICE	SDECS		בו	٩ ۲
4100 (See 93400)	67	97		5477 (9377)	37		104	7400 (9N00)	8	89	100	7486 (9N86)	ε	9	0 1	01
4101 (See 93401)	67	97		5480 (9380)	25	95	104	7401 (9N01)	8	89	100	7490 (9390)	4	5 9	5	
4102 (See 93402)	71	97		5482 (9382)	25	95	105	7402 (9N02)	8	89	100	7491 (9391)	1	69	5 1	05
4103 (See 93403)	66	97		5483 (9383)	26	95		7403 (9N03)	8	89		7492 (9392)	4	6 9	5	
4106 (See 93406)	70	97		5486 (9N86)	8	90	101	7404 (9N04)	8	89	100	7493 (9393)	4	3 9	5	
4108 (See 93408)	72				45	<u>م</u> -		7405 (0005)		00	100	7404 (0004)	4	-	_	
4110 (See 93410)	68			5490 (9390)	45			7405 (9N05)			100	7494 (9394)	1	79		10
				5491 (9391)			105	7408 (9N08)			100	7495 (9395)			51	
5400 (9N00)			100	5492 (9392)	46			7410 (9N10)			100	7496 (9396)	1	99	5 1	0
5401 (9N01)			100	5493 (9393)	46			7411 (9N11)			100	74104 (9N104)	ε	9	0 1	0
5402 (9N02)			100	5494 (9394)	17	95		7420 (9N20)	8	89	100	74105 (9N105)	ε	9	0 1	0
5403 (9N03)		89		5495 (9395)	18	95	105	7430 (9N30)	8	89	100	74107 (9N107)	E	9	0	
5404 (9N04)	8	89	100	5496 (9396)			105	7440 (9N40)	8	89	100	74141 (9325)	2	9 9	31	10
5405 (9N05)	8	89	100					7441 (9315)	28	93	104	74181 (9341)	2	39	4 1	0
5408 (9N08)		1	100	54104 (9N104)			101	7442 (9352)	31	94						
5410 (9N10)			100	54105 (9N105)			101	7443 (9353)	31	94		74182 (9342)			41	
5411 (9N11)	8	1	100	54107 (9N107)		90	I I					74192 (9360)			41	
5420 (9N20)			100	54141 (9325)			105	7444 (9354)		94		74193 (9366)			4 1	
				54181 (9341)	23	94	104	7446 (9357A)	1	94		74196 (93H70)			61	
5430 (9N30)	1		100	54182 (9342)	24	94	104	7447 (9357B)		94		74197 (93H76)	6	1 9	6 1	0
5440 (9N40)			100	54192 (9360)			104	7448 (9358)		94		74H00 (9H00)	g	9	1 1	10
5442 (9352)	31	94		54193 (9366))		104	7449 (9359)	33		104	74H01 (9H01)			11	
5443 (9353)	31	94						7450 (9N50)	8	90	100	74H04 (9H04)			11	
5444 (9354)	32	94		54H00 (9H00)			102	7451 (9N51)			101	74H05 (9H05)	ç		11	
5446 (9357A)	32	94		54H01 (9H01)			102	7453 (9N53)			101	74H10 (9H10)			1 1	
5447 (9357B)		94		54H04 (9H04)			102	7454 (9N54)			101					
5448 (9358)	1	94		54H05 (9H05)	9	91	102	7460 (9N60)			101	74H20 (9H20)			11	
5449 (9359)	33		104	54H10 (9H10)	9	91	102		ľ			74H22 (9H22)			1	
5450 (9N50)			104	54H20 (9H20)	9	91	102	7470 (9N70)			101	74H30 (9H30)			11	
3430 (81430)	0	30	100	54H22 (9H22)			102	7472 (9N72)	8	90	101	74H40 (9H40)	5	9 9	11	10
5451 (9N51)	8	90	101	54H30 (9H30)			102	7473 (9N73)	8	90	101					
5453 (9N53)	8	90	101	54H40 (9H40)			102	7474 (9N74)	8	90	101					
5454 (9N54)	8	90	101	341140 (31140)		31	102	7475 (9375)	37	94		74H73 (9H73)			1 1	10
5460 (9N60)	8	90	101					7476 (9N76)	8	90		74H76 (9H76)		9		0
5470 (9N70)	8	90	101					7477 (9377)	37		104	74H78 (9H78)			1 1	10
E 470 (0N/70)		00	101	54H73 (9H73)	9	91	102	7480 (9380)			104	14110 (9110)				.0
5472 (9N72)			101	54H76 (9H76)	9	91						7524 (9664)	7	99	8	
5473 (9N73)			101	54H78 (9H78)	9	91	102	7482 (9382) 7483 (9383)		1	105	7525 (9665)	7	9 9	8	
5474 (9N74)			101					1400 (8000)	20	95						
5475 (9375)	1	94														
5476 (9N76)	8	90														

NUMERICAL INDEX OF DEVICES

	Pa	ge	No.		P		No.		Pa	ge	No.		Pa	ge	No.
	S	PI	NS		S	PI	NS		Ś	PI	NS		S	Ρ	INS
DEVICE	SPECS	DIP	6	DEVICE	SPECS	DIP	đ	DEVICE	SPECS	ЫP	Ę	DEVICE	SPECS	ЫР	БР
9000	9	88	99	9N54/5454, 7454	8	90	101	9312	34	92	104	93L08	55	95	10
9001	9	88	99	9N60/5460, 7460	8	90	101	9314	35	92	104	93L09	53	95	5 105
9002	9	1	99	9N70/5470, 7470	1	1	101	9315/7441	28	93	104	93L10	56	96	105
9003	9		99	9N72/5472, 7472	1		101	9316	41	93	104	93L11	52	96	105
9004	9	1	99	9N73/5473, 7473	1		101	9317	28	93	104	93L12	54	96	6108
	ľ				ľ			9318	20	02	104	93L14	1		10
9005	9	88	99	9N74/5474, 7474	8	90	101	9321	1	1	104	93L16			5 10 8
9006	9	88	99	9N76/5476, 7476	8	90		9322			104	93L18	1		5 108
9007	9	88	99	9N86/5486, 7486	8	90	101	9324			104	93L21			105
9008	9	88	99	01104/54104 74104		~	101	9325/54141, 74141		1 I	105	93L22		[106
9009	9	88	99	9N104/54104, 74104			101					93L24			106
		1		9N105/54105, 74105			101	9327	1		105	93L28	1	3	106
9012	9	88		9N107/54107, 74107	8	90		9328			105	93L40			106
9014		88		9L00	9	90	101	9334		E	106	93H00	1		106
9015	9	88	99	9L04	1	1 1	101	9337			104	93H70/74196			100
9016	9	88	99	9L24			101	9338		1	104	93H72			106
9017	9	88	99	9L54	1	1 1	101	9340	1		104	93H76/74197	6	(106
9020	9	00	100	91.54	9	91	101	9341/54181, 74181			104	93400/B	67		
			100	9H00/54H00, 74H00	9	91	102	9342/54182, 74182		94	104	93401	67	î .	1
9022	9		100	9H01/54H01, 74H01	9	91	102	9348	24			93402	71		1
9024			100	9H04/54H04, 74H04	9	91	102	9350		94 0.1		93403	70		106
9033 (See 93433)		1	106	9H05/54H05, 74H05			102	9352/5442, 7442		94		93406 93407			100
9034 (See 93434)			106	9H10/54H10, 74H10		1 1	102	9353/5443, 7443		94		93407	100	99	
9035 (See 93435)	65	97				•••		9354/5444, 7444		94 04		93410	68	07	,
9N00/5400, 7400	8	80	100	9H20/54H20, 74H20	9	91	102	9356 9357A/5446, 7446	1	94 94		93412	70		
9N01/5401, 7401	8		100	9H22/54H22, 74H22	9	91	102	9357B/5447, 7447	32	1		93415	69		
9N02/5402, 7402	8		100	9H30/54H30, 74H30	9	91	102	9358/5448, 7448		94 94		93433			106
			100	9H40/54H40, 74H40	9	91	102	9359/5449, 7449	33	1 1	104	93434	1		106
9N03/5403, 7403	8		100					9360/54192, 74192	1		104	93435	65		
9N04/5404, 7404	8	89	100					9366/54193, 74193			104	9600			107
9N05/5405, 7405	8	89	100					9375/5475, 7475		94		9601			107
9N08/5408, 7408			100	9H73/54H73, 74H73			102	9377/5477, 7477	37	1 1	104	9602			107
9N10/5410, 7410		1	100	9H76/54H76, 74H76		91		9380/5480, 7480			104	9614	75	98	107
9N11/5411, 7411			100	9H78/54H78, 74H78	9	91	102	9382/5482, 7482		1 1	105	9615	75	98	107
9N20/5420, 7420	1	1	100	9300	13	92	103	9383/5483, 7483		95		9616	76	98	107
0112070120, 7120	ľ	00	100	9301			103	9390/5490, 7490		95		9617	76	98	107
9N30/5430, 7430	8	89	100	9304	1	1 1	103	9391/5491, 7491			105	9620	77	98	107
9N40/5440, 7440	8	89	100			92		9392/5492, 7492	46	95		9621	77	98	107
9N50/5450, 7450	8	90	100	9305	1	1 1	1	9393/5493, 7493	46	95		9622	78	98	107
9N51/5451, 7451	8	90	101	9306	39	92	104	9394/5494, 7494	17	95		9624			107
9N53/5453, 7453	1		101	9307	27	92	104	9395/5495, 7495			105	9625			107
, -				9308	1	1 1	104	9396/5496, 7496	19	95	105	9644	74		
			•	9309	1	1 1	104	93L00			105	9664/7524	79		
				9310		1 1	104	93L01	52	95	105	9665/7525	79	98	
					1	1 1									
				9311	21	92	104		1						

54/74 SERIES INDEX


The following is a quick-look index to Fairchild second-sourced devices in the popular 5400/7400 series.

SERIES 54 (Standard)


SERIES 54H (High Speed) SERIES 74 (Standard)

SERIES 74H (High Speed)

DEVICE	ဖ္ PINS		ဟ PINS	1	の PINS	1	တ PINS
DEVIOE							
DEVICE	SNIA SPECS PIP FP	DEVICE	SNIA SPECS DIP DIP	DEVICE	PINS SDECS DID DID SDECS	DEVICE	SPECS SPECS DIP DIP DIP
5400	8 89 100	54H00	9 91 102	7400	8 89 100	74H00	9 91 102
5401	8 89 100	54H01	9 91 102	7401	8 89 100	74H01	9 91 102
5402	8 89 100			7402	8 89 100		
5403	8 89	54H04	9 91 102	7403	8 89	74H04	9 91 102
5404	8 89 100	54H05	9 91 102	7404	8 89 100	74H05	9 91 102
0404	0 03 100	54H10	9 91 102	7404	8 89 100	74H10	9 91 102
5405	8 89 100			7408	8 89 100		
5408	8 89 100	54H20	9 91 102	7400	8 89 100	74H20	9 91 102
5410	8 89 100	54H22	9 91 102	7410	8 89 100	74H22	9 91 102
5411	8 89 100	54H30	9 91 102	7411	8 89 100	74H30	9 91 102
5420	8 89 100			7420	8 89 100		9 91 102
		54H40	9 91 102	7430	8 89 100	74H40	9 91 102
5430	8 89 100	54H50	9	7440	28 93 104	74H50	9
5440	8 89 100	54H51	9		31 94	74H51	9
5442	31 94	54H61	9	7442		74H60	
5443	31 94	54H72	9	7443	31 94	74H60	9
5444	32 94	54H72		7444	32 94	·74H72	
5446	32 94			7446	32 94		9
5447	32 94	54H76	9 91	7447	32 94	74H73	9 91 102
5448	33 94	54H78	9 91 102	7448	33 94	74H76	9 91
5448 5449	33 104			7449	33 104	74H78	9 91 102
				7450	8 90 100	L	
5450	8 90 100			7451	8 90 101		
5451	8 90 101			7453	8 90 101	SERIES	2748
5453	8 90 101			7454	8 90 101		
5454	8 90 101			7460	8 90 101	(Super Hig	h Speed)
5460	8 90 101			7470	8 90 101		
5470	8 90 101			7472	8 90 101		Page No.
5470				7473	8 90 101		
5472	8 90 101			7474	8 90 101		SSPECS BIP FP
5473	8 90 101			7475	37 94	DEVICE	EPE
5474	8 90 101			7476	8 90		EP CPR
5475	37 94			7477	37 104		
5476	8 90			7480	25 95 104	74S00	9
				7481	65 97 106	74S01	9
5477	37 104			7482	25 95 105	74S04	9
5480	25 95 104			7483	26 95	74S05	9
5482	25 95 105			7486	8 90 101	74S20	9
5483	26 95			7488	70 97 106	74S22	9
5486	8 90 101			7489	66 97 106	74S40	9
5490	45 95			7490	45 95	74S112	9
5490 5491	16 95 105			7490	16 95 105	74S113	9
5491	46 95			7491	46 95	74S114	9
	46 95			7492	46 95		
5493 5494	46 95				17 95		
5494	1/ 95			7494			
5495	18 95 105			7495	18 95 105		
5496	19 95 105			7496	19 95 105		
				74104	8 90 101		
54104	8 90 101			74105	8 90 101	1	
54105	8 90 101			74107	8 90		
54107	8 90			74141	29 93 105	1	
54141	29 95 105			74181	23 94 104		
54181	23 94 104			74182	24 94 104		
54190	0404104			74192	43 94 104		
54182	24 94 104			74193	44 94 104		
54192	43 94 104			74196	61 96 106		
54193	44 94 104			74197	61 96 106		
	1 1 1 1	1		1		1	



INTRODUCTION — The Fairchild TTL/SSI line offers the designer a broad selection of gates and flip flops for use with Fairchild MSI, Interface and Memory products in implementing TTL system designs. A total of 56 TTL/SSI functions are available for use in military and industrial temperature range applications. These products are available in the popular Dual In-Line package as well as Flat packages. All Fairchild TTL products are logic and supply voltage compatible so that circuit families may be mixed within a system for optimum speed, power and economy.



TTL/SSI • GATES • FLIP-FLOPS

		STANDARD
	$t_{pd} = P_d = 10 \text{ m}$	10 ns W per Gate
AND GATES	0° to +70°C	-55° to +125°C
Quad 2-Input Positive NAND Gate	9N00/7400	9N00/5400
Quad 2-Input Positive NAND Gate	9N01/7401	9N01/5401
 with Open-Collector Output 	9N03/7403	9N03/5403
Triple 3-Input Positive NAND Gate	9N10/7410	9N10/5410
Dual 4-Input Positive NAND Gate	9N20/7420	9N20/5420
8-Input Positive NAND Gate	9N30/7430	9N30/5430
OR GATES	•	
Quad 2-Input Positive NOR Gate	9N02/7402	9N02/5402
Quad 2-2-2-4-Input Positive NOR Gate		
ND GATES		
Quad 2-Input Positive AND Gate	9N08/7408	9N08/5408
Quad 2-Input Positive AND Gate (Open Collector)	9N09/7409	9N09/5409
Triple 3-Input Positive AND Gate	9N11/7411	9N11/5411
XCLUSIVE-OR GATES		
Quad Exclusive-OR Gate	9N86/7486	9N86/5486
Quad Exclusive-OR Gate with Inverted Outputs		
Dual 2-Wide 2-Input AND-OR-INVERT Gate	9N51/7451	9N51/5451
Expandable Dual 2-Wide 2-Input AND-OR-INVERT Gate	9N50/7450	9N50/5450
4-Wide 2-Input AND-OR-INVERT Gate	9N54/7454	9N54/5454
Expandable 4-Wide 2-Input AND-OR-INVERT Gate	9N53/7453	9N53/5453
Expandable 4-Wide 2-2-2-3-Input AND-OR-INVERT Gate		
Dual 4-Input Expander		9N60/5460
IVERTERS AND BUFFERS		1
Hex Inverter	9N04/7404	9N04/5404
Hex Inverter with Open-Collector Output	9N05/7405	9N05/5405
Dual 4-Input Positive NAND Buffer	9N40/7440	9N40/5440
LIP-FLOPS		
J-K Flip-Flop	9N70/7470	9N70/5470
	9N105/74105	9N105/54105
J-K Master Slave Flip-Flop	9N72/7472	9N72/5472
	9N104/74104	9N104/54104
Dual J-K Flip-Flop		
Dual J-K Master Slave Flip-Flop	9N73/7473	9N73/5473
	9N107/74107	9N107/54107
Dual J-K Master Slave Flip-Flop with Separate Preset and Clear	9N76/7476	9N76/5476
Dual D-Type Edge-Triggered Flip-Flop	9N74/7474	9N74/5474


TTL/SSI • GATES • FLIP-FLOPS

	LOW POWER	HIGH S	SPEED	SUPER HIGH SPEE				
t _{pd} = 8 ns P _d = 10 mW per Gate	$t_{pd} = 8 \text{ ns}$ $t_{pd} = 20 \text{ ns}$ = 10 mW per Gate $P_d = 2 \text{ mW per Gate}$		e $t_{pd} = 20 \text{ ns}$ $t_{pd} = 6 \text{ ns}$ $P_d = 2 \text{ mW per Gate}$ $P_d = 22 \text{ mW per Gate}$		$t_{pd} = 6 \text{ ns}$ $P_d = 22 \text{ mW per Gate}$			
0°C to +70°C and -55° to +125°C	0°C to +70°C and -55° to +125°C	0° to +70°C	−55° to +125°C	0° to +70°C				
9002	9L00	9H00/74H00	9H00/54H00	9S00/74S00				
		9H01/74H01	9H01/54H01	9S01/74S01				
9012								
9003		9H10/74H10	9H10/54H10					
9004		9H20,22/74H20,22	9H20,22/54H20,22	9S20,22/74S20,22				
9007		9H30/74H30	9H30/54H30					
9015								
	Ι	9H08/74H08	9H08/54H08					
·····				10×10				
······································		9H11/74H11	9H11/54H11					
	9L86							
9014								
		-						
······································		9H51/74H51	9H51/54H51	L				
9005		9H50/74H50	9H50/54H50					
	9L54	9H54/74H54	9H54/54H54					
		9H53/74H53	9H53/54H53	6				
9008	,							
9006		9H60/74H60	9H60/54H60*					
9016	9L04	9H04/74H04	9H04/54H04	9S04/74S04				
9017		9H05/74H05	9H05/54H05	9S05/74S05				
			·····					


		9H71/74H71	9H71/54H71	
9001				
		9H72/74H72	9H72/54H72	×
9000				
9020				
9022				
9024	9L24			
		9H73/74H73	9H73/54H73	9S113/74S113
		9H78/74H78	9H78/54H78	9S114/74S114
		9H76/74H76	9H76/54H76	9S112/74S112
		9H74/74H74	9H74/54H74	

* TO BE ANNOUNCED

1



Photomicrograph of the TTL/MSI 9340 Arithmetic Logic Unit Showing Dual Layer Metal Technology



TTL/MSI

INTRODUCTION — The Fairchild TTL/MSI product line includes 75 complex digital logic functions, including standard, high speed, and low power circuits. The use of complex TTL functions in the design of new digital systems can significantly reduce package count and systems cost while providing smaller size, increased reliability, and greater overall system speed. The Fairchild TTL/MSI product line is divided into 7 functional categories and contains standard, high speed and low power complex circuits. The table below summarizes the Fairchild TTL/MSI product line.

REGISTERS	STANDARD TTL	LOW POWER TTL	HIGH SPEED TTL	SUPER HIGH SPEED TTL
4-Bit Shift Register	9300 9394/7494	93L00	93H00*	
4-Bit Shift Register With Clock Enable			93H72	
4-Bit Right/Left Shift Register	9395/7495			
5-Bit Shift Register	9396/7496			
8-Bit Shift Register	9391/7491			
Dual 8-Bit Shift Register	9328	93L28		
8-Bit Multiple Port Register	9338			
ENCODERS				
8-Input Priority Encoder	9318	93L18		
OPERATORS				
Dual Full Adder	9304			
Full Adder	9380/7480			
2-Bit Full Adder	9382/7482			Landara -
4-Bit Full Adder	9383/7483			
5-Bit Comparator	9324	93L24		
4-Bit Arithmetic Logic Units	9340 9341/74181	93L40		
Carry Lookahead	9342/74182			
12-Input Parity Checker/Generator	9348			
DECODERS/DEMULTIPLEXERS				
One of Ten Decoder	9301	93L01		
BCD To Decimal Decoder	9352/7442			
Excess - 3 To Decimal Decoder	9353/7443			Contraction of the second
Excess - 3 Gray To Decimal Decoder	9354/7444			
One of Sixteen Decoder	9311	93L11		
Dual One of Four Decoder	9321	93L21		
One of Ten Decoder/Driver	9315/7441			CENTREMES
BCD To Decimal Decoder/Driver	9325/74141			
Seven Segment Decoder	9307			
Seven Segment Decoder/Driver	9317 9327 9337			
BCD To Seven Segment Decoder/Driver	9357A/7446 9357B/7447			
BCD To Seven Segment Decoder	9358/7448 9359/7449			

* TO BE ANNOUNCED

TTL/MSI • MULTIPLEXERS • LATCHES • COUNTERS

MULTIPLEXERS	STANDARD TTL	LOW POWER TTL	HIGH SPEED TTL	SUPER HIGH SPEED TTL
Quad Two Input Multiplexer	9322	93L22		
Dual Four Input Multiplexer	9309	93L09		
Eight Input Multiplexer	9312	93L12		81.
LATCHES				
Four Bit Latch	9314 9375/7475 9377/5477	93L14		
Dual Four Bit Latch	9308	93L08		
Eight Bit Addressable Latch	9334			
COUNTERS				9
Decade Counter	9350 9390/7490		93H70*	LL
Decade Counter	9310	93L10		antice a
Up/Down Decade Counter (Dual Clock)	9360/74192			
Up/Down BCD Counter	9306			0
Binary Counter	9356 9393/7493		93H76*	200
4-Bit Binary Counter	9316	93L16		1 Martine
Up/Down Binary Counter (Dual Clock)	9366/74193	· · · · · · · · · · · · · · · · · · ·		
Divide By Twelve Counter	9392/7492			
Variable Modulo Counter	9305			s.

* TO BE ANNOUNCED

· • • •

.

......

9300 4-BIT UNIVERSAL SHIFT REGISTER

DESCRIPTION The 9300 is a synchronous 4-bit shift register designed to perform functions such as storage, shifting, counting and serial code conversion. It has assertion outputs on each stage and a negation output on the last stage, an overriding asynchronous master reset, $J\vec{K}$ input configuration, and a synchronous parallel load facility.

Data entry is synchronous with the registers changing state after each low to high transition of the clock. With the parallel enable low the parallel inputs determine the next condition of the shift register. When the parallel enable input is high the shift register performs a one bit shift to the right, with data entering the first stage flip-flop through $J\overline{K}$ inputs. By tying the two inputs together D type entry is obtained.


The asynchronous active low master reset

The asynchronous active low master reset when activated overrides all other input conditions and clears the register.

TRUTH TABLE FOR SERIAL ENTRY


J	ĸ	Q ₀ at t _{n + 1}
L	L	L
L	Н	Q_0 at t _n (no change)
Н	L	$\overline{Q}_{\scriptscriptstyle 0}$ at t _n (toggles)
Н	Н	Н

 $\overline{PE} = HIGH$, $\overline{MR} = HIGH$, (n + 1) indicates state after next clock



PIN NAMES		LOADING
PE	Parallel Enable (Active Low) Input	2.3 UL
Po, P1, P2, P3	Parallel Inputs	1 UL
J	First Stage J (Active High) Input	1 UL
ĸ	First Stage K (Active Low) Input	1 UL
CP	Clock(Active High Going Edge)Input	2 UL
MR	Master Reset (Active Low) Input	1 UL
Q0, Q1, Q2, Q3	Parallel Outputs	6 UL
$\overline{Q_3}$	Complementary Last Stage Output	6 UL

TYPICAL SPEED	25 MHz Shifting Frequency
TYPICAL DELAY	CPtoQ 23 ns
PACKAGE	16 Pin Dip (7B) or Flat Pack (4L)
TYPICAL POWER DISSIPATION	300 mW



9328 DUAL 8-BIT SHIFT REGISTER


DESCRIPTION The 9328 is a Dual 8-bit synchronous shift register which can be used in high speed serial storage applications. Each register has a true and complemented output from the last stage, 2-input multiplexer with data select control at the input, and a two input clock OR gate input. A common clock, obtained by internally tying one input of each clock OR gate together, and overriding asynchronous master reset are common to both registers.

Data entry is synchronous with the registers changing state after each low to high transition of the clock. Serial data enters through D_0 when the data select line is low and through D_1 , when the data select line is high. The clocking scheme employed allows the three clock inputs to be used in the following ways: one clock common with two separate clocks; one clock common with a separate active low clock enable input for each 8 bit shift register, and two separate clocks and one common active low clock enable input.

The asynchronous active low master reset when activated overrides all other input conditions and clears the register.


LOGIC EQUATION FOR DATA ENTRY

 $S_D = \overline{D}_S \cdot D_0 + D_S \cdot D_1$



PIN NAMES		LOADING
Ds	Data Select Input	2 UL
Do, D1	Data Inputs	1 UL
CP	OR Clock Active High Going Edge	Inputs
	Comn	non 3.0 UL
	Separ	ate 1.5 UL
MR	Master Reset (Active Low) Input	1 UL
Q7	Last Stage Output	6 UL
Q7	Complementary Output	6 UL

TYPICAL DELAY	CP to Q	17 ns	
TYPICAL SPEED	30 MHz	Shifting Frequency	
PACKAGE	16 Pin Di	p (7B) or Flat Pack (4L	.)
TYPICAL POWER DISSIPATION	300 mW		,



9338 8-BIT MULTIPLE PORT REGISTER


DESCRIPTION The 9338 is a multiple port register designed for high speed random access memory applications where the ability to simultaneously read and write is desirable. A common use would be as a register bank in a three address computer. Data can be written into any one of 8 bits, and read from any two of the 8 bits simultaneously.

It is organized as a master slave register that has eight masters and two slaves. Data on the DA input is stored in the master selected by the write address inputs synchronously with the clock pulse (CP). Data from the eight masters is selected by the two independent read address fields and applied to the two slave flip flops. The slaves are controlled by the slave enable input, such that when the slave enable is held high, the masters store on the rising clock and the slaves store on a falling clock thus producing normal master slave operation. If the slave enable is held low the slave flip flops are continuously enabled allowing immediate transfer of information from the master flip flops to the output.

CHARACTERISTICS

TYPICAL DELAY PACKAGE TYPICAL POWER DISSIPATION


CPto Z 35 ns 16 Pin Dip (7B) or Flat Pack (4L) 265 mW



PIN NAMES

Ao, A1, A2	Write Address Inputs	2/3 UL
DA	Data Input	2/3 UL
Bo, B1, B2	B Read Address Inputs	2/3 UL
ZB	B Output	10 UL
Co, C1, C2	C Read Address Inputs	2/3 UL
Zc	C Output	10 UL
CP	Clock Active High	
	Going Edge Input	2/3 UL
SLE	Slave Enable (Active Low) Input	2/3 UL

LOADING



9391/5491,7491 8-BIT SHIFT REGISTER

DESCRIPTION The 9391/5491, 7491 is a serial-in, serial-out, 8-bit shift register utilizing transistor-transistor logic (TTL) circuits, and is composed of eight R-S master-slave flip-flops, input gating, and a clock driver. The register is capable of storing and transferring data at clock rates up to 18 MHz while maintaining a typical noise-immunity level of 1 volt. Power dissipation is typically 175 milliwatts, and a full fan-out of 10 is available from the outputs.


Single-rail data and input control are gated through inputs A and B and an internal inverter to form the complementary inputs to the first bit of the shift register. Drive for the internal common clock line is provided by an inverting clock driver. Each of the inputs (A, B, and CP) appear as only one TTL input load.

The clock pulse inverter/driver causes these circuits to shift information to the output on the positive edge of an input clock pulse, thus enabling the shift-register to be fully compatible with other edge-triggered synchronous functions.

PIN NAMES		LOADING
А, В	Data Inputs	1 UL
C _P Q	Clock Input	1 UL
Q	Complementary Data Output	10 UL
Q	Data Output	10 UL

CHARACTERISTICS


SHIFT FREQUENCY	18 MHz
POWER DISSIPATION	175 mW
PACKAGE	14 Pin DIP (6A) and Flat Pack (3I)



TRUTH TABLE

t	n	t _n + 8
А	В	Q
0	0	0
0	1	0
1	0	0
1	1	1

NOTES: 1. t_n = bit time before clock. 2. tn + 8 = bit time after 8 clock pulses




9394/5494,7494 4-BIT SHIFT REGISTER

DESCRIPTION The 9394/5494, 7494 shift register is composed of four R-S master-slave flip-flops, four AND-OR-INVERT gates, and four inverter-drivers. Internal interconnections of these functions provide a versatile register which performs right-shift operations as a serial-in, serial-out register or as a dual-source, parallel-to-serial converter. A number of these registers may be connected in series to form an n-bit register.

All flip-flops are simultaneously set to the logical 0 state by applying a logical 1 voltage to the clear input. This condition may be applied independent of the state of the clock input, but not independent of state of the preset input. Preset input is independent of the clock and clear states.


The flip-flops are simultaneously set to the logical 1 state from either of two preset input sources. Preset inputs P_{1A} through P_{1D} are activated during the time that a positive pulse is applied to preset 1 if preset 2 is at a logical 0 level. When the logic levels at preset 1 and preset 2 are reversed, preset inputs P_{2A} through P_{2D} are active.

Transfer of information to the outputs occurs when the clock input goes from a logical 0 to a logical 1. Since the flip-flops are R-S master-slave circuits, the proper information must appear at the R-S inputs of each flip-flop prior to the rising edge of the clock input waveform. The serial input provides this information for the first flip-flop. The outputs of the subsequent flip-flops provide information for the remaining R-S inputs. The clear input and either preset 1 or preset 2 must be at a logical 0 when clocking occurs.



PIN NAMES	,	LOADING
P _{1A} - P _{2D}	Preset Inputs	1 UL
PE	Preset 1 Input	4 UL
PE ₂	Preset 2 Input	4 UL
Ds	Serial Data Inputs	1 UL
CP	Clock Input	1 UL
CL	Clear Input	1 UL
Q _D	Serial Data Output	10 UL

CLOCK FREQUENCY	15 MHz
PROPAGATION DELAY (CP to Q _D)	25 ns
POWER DISSIPATION	175 mW
PACKAGE	16 Pin DIP (6B)




`9395/5495,7495 4-BIT(RIGHT/LEFT)SHIFT REGISTER

DESCRIPTION This monolithic shift register is composed of four R-S master-slave flip-flops. Internal interconnections of these functions provide a versatile register which will perform right-shift or left-shift operations dependent upon the logical input level to the mode control. A number of these registers may be connected in series to form an n-bit right-shift or left-shift register. This register can also be used as a parallel-in, parallel-out storage register with gate (mode) control.

When a logical 0 level is applied to the mode control input, the number-1 AND gates are enabled and the number-2 AND gates are inhibited. In this mode the output of each flip-flop is coupled to the R-S inputs of the succeeding flip-flop and right-shift operation is performed by clocking at the clock 1 input. In this mode, serial data is entered at the serial input. Clock 2 and parallel inputs P_A through P_D are inhibited by the number-2 AND gates.

When a logical 1 level is applied to the mode control input, the number-1 AND gates are inhibited (decoupling the outputs from the succeeding R-S inputs to prevent right-shift) and the number-2 AND gates are enabled to allow entry of data through parallel inputs P_A through P_D and clock 2. This mode permits parallel loading of the register, or with external interconnection, shift-left operation. In this mode, shift-left can be accomplished by connecting the output of each flip-flop to the parallel input of the previous flip-flop (Q_D to input P_C and etc.), and serial data is entered at input P_D

Clocking for the shift register is accomplished through the AND-OR gate E which permits separate clock sources to be used for the shift-right and shift-left modes. If both modes can be clocked from the same source, the clock input may be applied commonly to clock 1 and clock 2. Information must be present at the R-S inputs of the master-slave flip-flops prior to clocking. Transfer of information to the output pins occurs when the clock input goes from a logical 1 to a logical 0.




PIN NAMES

LOADING

<u>CP</u>	Clock 1 Input	1 UL
CP,	Clock 2 Input	1 UL
M	Mode Control Input	2 UL
P_A, P_B, P_C, P_D	Parallel Data Inputs	1 UL
$\mathbf{Q}_{A}, \mathbf{Q}_{B}, \mathbf{Q}_{C}, \mathbf{Q}_{D}$	Parallel Data Outputs	10 UL
Ds	Serial Data Input	1 UL

CLOCK FREQUENCY	31 MHz
PROPAGATION DELAY (CP to Q)	25 ns
POWER DISSIPATION	250 mW
PACKAGE	14 Pin DIP (6A)




9396/5496,7496 5-BIT SHIFT REGISTER

DESCRIPTION The 9396/5496, 7496 consists of five R-S masterslave flip-flops connected to perform parallel-to-serial or serialto-parallel conversion of binary data. Since both inputs and outputs to all flip-flops are accessible, parallel-in/parallel-out or serial-in/serial-out operation may be performed.

All flip-flops are simultaneously set to the logical 0 state by applying a logical 0 voltage to the clear input. This condition may be applied independent of the state of the clock input.

The flip-flops may be independently set to the logical 1 state by applying a logical 1 to both the preset input of the specific flip-flop and the common parallel load input. The common parallel load input is provided to allow flexibility of either setting each flip-flop independently or setting two or more flip-flops simultaneously. Parallel load is also independent of the state of the clock input or clear input.

Transfer of information to the output pins occurs when the clock input goes from a logical 0 to a logical 1. Since the flip-flops are R-S master-slave circuits, the proper information must appear at the R-S inputs of each flip-flop prior to the rising edge of the clock input voltage waveform. The serial input provides this information to the first flip-flop, while the outputs of the subsequent flip-flops provide information for the remaining R-S inputs. The clear input must be at a logical 1 and the preset input must be at a logical 0 when clocking occurs.



PIN NAMES


LOA	DIN	G
-----	-----	---

		, , , , , , , , , , , , , , , , , , ,
PL	Parallel Load Input	5 UL
P_A, P_B, P_C, P_D, P_E	Parallel Data Inputs	1 UL
Ds	Serial Data Input	1 UL
CP	Clock Input	1 UL
<u>C</u>	Clear Input	1 UL
\overline{Q}_{A} , \overline{Q}_{B} , \overline{Q}_{C} , \overline{Q}_{D} , \overline{Q}_{E}	Parallel Data Outputs	10 UL

CHARACTERISTICS

CLOCK FREQUENCY PROPAGATION DELAY (CP to Q) POWER DISSIPATION PACKAGE

15 MHz 25 ns 240 mW 16 Pin DIP (7B)



9318 8-INPUT PRIORITY ENCODER


DESCRIPTION The 9318 is a multipurpose encoder designed to accept 8 active low inputs and produce a binary weighted output code of the highest order input. A priority is assigned to each active low input so that when two or more inputs are simultaneously active, the input with the highest priority is represented on the output, with input 7 having the highest priority.

An active low enable input (\overline{EI}) and active low enable output (\overline{EO}) are provided to expand priority encoding to more inputs. This is accomplished by connecting the more significant encoders enable output (\overline{EO}) to the next less significant encoder enable input (\overline{EI}). In addition a group signal is provided which is active if any input is active and \overline{EI} is low.

	LOADING
Priority (Active Low) Input	1 UL
Priority (Active Low) Inputs	2 UL
Enable (Active Low) Input	2 UL
Enable (Active Low) Output	5 UL
Group Select (Active Low) Output	6 UL
Address (Active Low) Outputs	10 UL
	Priority (Active Low) Inputs Enable (Active Low) Input Enable (Active Low) Output Group Select (Active Low) Output

CHARACTERISTICS

TYPICAL DELAY	1 to A 25 ns
PACKAGE	16 Pin Dip (7B) or Flat Pack (4L)
TYPICAL POWER DISSIPATION	250 mW




9304 DUAL FULL ADDER

DESCRIPTION The 9304 consists of two separate high speed binary full adders. The adders are useful in a wide variety of applications including multiple bit parallel add ripple carry addition, parity generation and checking, code conversion, and majority gating. Each adder has the sum and its complement and carry as outputs. Single inversion circuitry is used in the carry logic to provide very low carry through delay (typically 8 ns). The second adder has provisions for either active high or active low inputs at the A and B Operand Inputs.

The adders produce a low carry and both low and high sum with active high inputs, or active high carry and both high and low sum when active low inputs are used. This allows two representations of the logic function which are shown below.

	$\begin{array}{c c} C & B & A \\ 9304 \\ FULL ADDER 1 \\ S & S & C_0 \\ \hline \end{array}$	
PIN NAMES		LOADING
FULL ADDER 1		
А, В	Operand Inputs	4 UL
C S S Co	Carry Input	4 UL
S	Sum Output	10 UL
Ŝ	Complementary Sum Output	9 UL
C o	Carry (Active Low) Output	7 UL
FULL ADDER 2		
A	OR Operand (Active High) Input	1 UL
\overline{A}_2	OR Operand (Active Low) Input	4 UL
В	OR Operand (Active High) Input	1 UL
B ₂	OR Operand (Active Low) Input	4 UL
Ē	Carry (Active Low) Input	4 UL
B B₂ C S S	Sum Output	9 UL
	Complementary Sum Output	10 UL
Co	Carry (Active High) Output	7 UL

TYPICAL DELAYS	A to <u>S</u> A to Co	26 ns 8 ns		
PACKAGE	16 Pin Dip	(6B) or	Flat Pack (4L)
TYPICAL POWER DISSIPATION	150 mW			



9324 **5-BIT COMPARATOR**

DESCRIPTION The 9324 is a high speed expandable comparator which provides comparison between two 5-bit words and gives three outputs, "less than," "greater than," and "equal to." A high level on the active low enable input forces all three outputs low.

Words of more than 5 bits may be compared by either connecting 9324 comparators in series; this is done by connecting the A > Band A < B outputs to the A₀, B₀ inputs respectively of the next stage, or by connecting comparators in parallel, and comparing the outputs with another 9324.


TRUTH TABLE

			A = B
ХХ	L	L	L
Word A = Word B	L	L	н
Word A $>$ Word B	L	H	L
Word B $>$ Word A	Н	L	L
	Word A $>$ Word B	Word A > Word B L	Word A > Word B L H

L = Low voltage level

H == High voltage level


X = Either high or low voltage level



PIN NAMES

PIN NAMES		LOADING
Ē	Enable (Active Low) Input	2 UL
A0, A1, A2, A3, A4	Word A Parallel Inputs	2 UL
Bo, B1, B2, B3, B4	Word B Parallel Inputs	2 UL
A < B	A Less than B Output	9 UL
A > B	A Greater Than B Output	9 UL
A = B	A Equal to B Output	10 UL

TYPICAL DELAY	Data to A > B 20 ns
PACKAGE	16 Pin Dip (7B) or Flat Pack (4L)
TYPICAL POWER DISSIPATION	210 mW



9340 4-BIT ARITHMETIC LOGIC UNIT

DESCRIPTION The 9340 is a high-speed arithmetic logic unit which can perform the arithmetic operations add and subtract on two 4-bit parallel binary words which are represented in 1's, 2's complement or sign magnitude notation. The unit can also perform two logic functions, the actual functions depending upon the polarity of the input operands. These functions, which are controlled by two select inputs, S_0 , S_1 , are shown for active low input operands below.

The 9340 incorporates full carry lookahead internally for the 4 bits and provision for external lookahead by using the carry lookahead functions \overline{CP} (carry propagate) and $\overline{CG/CO}$ (carry generate/carry out). The input carry network enables full external carry lookahead over 16 bits and provides for rippling between additional blocks of 12 bits, without additional gates or special carry lookahead IC's. This ripple block method is operated under control of a COE (carry out enable) input which changes the carry generate into a carry out signal. The delay for various word lengths using the built-in carry lookahead circuitry is given below. If a faster arithmetic unit is required, the 9342 carry lookahead circuit can be used together with the internal circuitry to provide lookahead over blocks.


The \overline{CP} (carry propagate) and \overline{CG} (carry generate) functions can also be used with appropriate gating to give all 0's and all 1's detection, and generate functions A > B, $A \ge B$, and overflow indication.

FUNCTION TABLE ACTIVE LOW OPERANDS

So	Sı		FUNCTION		-
L	L	A	SUBTRACT	В	-
Н	L	А	ADD	В	
L	Н	А	EX OR	В	H <u>—</u> High Voltage Level
Н	н	Α	AND	В	L = Low Voltage Level

CHARACTERISTICS


TYPICAL DELAYS	Addition Over 4 Bits 28 ns Addition Over 16 Bits 42 ns
PACKAGE	24 Pin Dip (6N) or Flat Pack (4M)
TYPICAL POWER	
DISSIPATION	400 mW



PIN NAMES LOADING \vec{A}_0 , to \vec{A}_3 , \vec{B}_0 to \vec{B}_3 Operand (Active Low) Inputs 3 UL So, Si CG-1 Mode Select Inputs 1 UL First Stage Carry Generate 3 UL (Active Low) Input CP. First Stage Carry Propagate (Active Low) Input 1 UL CG.2 Second Stage Carry Generate (Active Low) Input 2 UL CP-2 Second Stage Carry Propagate 1 UL (Active Low) Input CG.3 Third Stage Carry Generate 1 UL (Active Low) Input COE Carry Out Enable Input 1.5 UL \overline{F}_0 , \overline{F}_1 , \overline{F}_2 , \overline{F}_3 Function (Active Low) Outputs 10 UL CO/CG Carry Out/Carry Generate (Active Low) Output 10 UL ČΡ Carry Propagate (Active Low) Output 10 UL

DELAY TABLE

WORD LENGTH (in bits)	ADD (in ns)	SUBTRACT (in ns)
1-4	28	35
5-16	42	49
17–28	56	63
29-40	70	77
41–52	84	91
53–64	98	105
65–76	112	119
77–88	126	133
89–1 00	140	147



9341/54181,74181 **4-BIT ARITHMETIC LOGIC UNIT**

DESCRIPTION The 9341 is a 4-bit high-speed arithmetic logic unit which can perform all the possible 16 logic operations on two variables and a variety of arithmetic operations; the most important being add and subtract.

Logic and arithmetic operations can be performed for both active low and active high operands. The function table shows all possible logic operations for active low and active high operands and shows arithmetic operations without a carry in for active low and active high operands. When a carry in is supplied, a one is added to all arithmetic terms. For example, A minus B minus 1 without a carry in becomes A minus B (2's complement subtraction) with a carry in.

Operation selection is under control of four select lines, S₀-S₃, and an active low carry enable line. When the internal carries are enabled, the device performs arithmetic operations; when the carries are inhibited, logic operations results. Thus arithmetic operations are on a word basis while logic operations are on a bit basis.


The 9341 incorporates full carry lookahead internal to the 4 bits and provision is made for carry lookahead by generation of the signals \overline{P} (carry propagate) and \overline{G} (carry generate). When speed requirements are not stringent, the 9341 can be used in a simple ripple carry mode by connecting the carry out signal to the carry input of the next 4-bit unit. For high-speed operation the 9341 is used in conjunction with the 9342 carry lookahead circuit. One carry lookahead package is required for each group of four 9341 devices. Carry lookahead can be provided at various levels thus providing high-speed capability at extremely long word lengths.

A signal is provided from the 9341 which indicates logic equivalence over 4 bits when the unit is in the subtract mode. This signal can be used together with the carry out signal to indicate A > B, A = B.

FUNCTION TABLE

	·····					
MODE SELECT	ACT	IVE LOW INPUTS & OUTPUTS	ACTIVE HIGH INPUTS & OUTPUTS			
INPUTS S3 S2 S1 S0	LOGIC (:M = H)	ARITHMETIC (.M = L) (C _n = H)	LOGIC (-M = H)	ARITHMETIC (.M = L) (C _n = L)		
LLLL	Ā	A minus 1	Ā	A		
Н	ĀB	AB minus 1	A + B	A + B		
с с н с	А́+В	AB minus 1	AB	A + B		
с с н н	Logical 1	minus 1 (2's complement)	Logical 0	minus 1 (2's complement)		
	A + B	A plus [A + B]	ĀB	A plus AB		
н _ н	в	AB plus [A + B]	B	[A + B] plus AB		
н н ц	A ⊕ B	A minus B minus 1	а ⊕ в	A minus B minus 1		
сннн	A + B	A + B	AB	AB minus 1		
нцць	ĀВ	A plus (A + B)	Ā + В	A plus AB		
нцін	А⊕В	A plus B	А ⊕ В	A plus B		
нгнг	в	AB plus [A + B]	в	[A + B] plus AB		
нснн	A + B	A + B	AB	AB minus 1		
ннсс	Logical 0	A plus A*	Logical 1	A plus A*		
ннсн	AB	AB plus A	A + B	[A + B] plus A		
нннг	АВ	AB plus A	A + B	[A + B] plus A		
нннн	A	Α.	А	A minus 1		
1						

*Each bit is shifted to the next more significant position



PIN NAMES


LOADING

\overline{A}_0 to \overline{A}_3 , \overline{B}_0 to \overline{B}_3	Operand (Active Low) Inputs	3 UL
S ₀ , S ₁ , S ₂ , S ₃	Function Select Inputs	4 UL
C _n	Carry Input	5 UL
M	Mode Control Input	1 UL
C _{n+4} Ĝ	Carry Output	10 UL
Ğ	Carry Generate (Active Low) Output	10 UL
Ē	Carry Propagate (Active Low) Output	10 UL
A = B	Comparator Output	O.C.
$\vec{F}_0, \vec{F}_1, \vec{F}_2, \vec{F}_3$	Function (Active Low) Outputs	10 UL
	O.C. = Open Colle	ector Output,

CHARACTERISTICS

TYPICAL DELAYS	Additior Additior
PACKAGE	24 Pin [
TYPICAL POWER	
DISSIPATION	450 mW


n Over 4 Bits 24 ns n Over 16 Bits 36 ns Dip (6N) or Flat Pack (4M)



STANDARD TTL/MSI • OPERATORS

9342/54182,74182 CARRY LOOKAHEAD


DESCRIPTION The 9342/54182, 74182 is a carry lookahead circuit for use with the 9340 or 9341 arithmetic logic units. The device accepts an active high carry in, active low carry propagate, and an active low carry generate signals from four arithmetic logic units. The outputs from the circuit are the three carry out signals required for arithmetic lookahead operation and the next level carry generate and carry propagate signals. The 9342 allows extremely high-speed arithmetic operations to be performed on long word lengths.




9348 12-INPUT PARITY CHECKER/GENERATOR

DESCRIPTION The 9348 is a 12 input parity checker/generator generating odd and even parity outputs. It can be used in high speed error detection applications.

The even parity output will be high if an even number of logic ones are present on the inputs. The odd parity output will be high if an odd number of logic ones are present on the inputs.






9380/5480,7480 GATED FULL ADDER

DESCRIPTION The 9380/7480 is a high-speed, single-bit, binary full adder with gated complementary inputs, complementary sum (Σ and $\overline{\Sigma}$) outputs, and inverted carry output.

Designed for medium- to high-speed, multiple-bit parallel-add/ serial-carry applications, the circuit utilizes diode transistor logic for the gated inputs and high speed, high fan-out transistortransistor logic for the sum and carry outputs.

A single-inversion, high-speed, Darlington-connected serial-carry circuit minimizes the necessity for extensive "look-ahead" and carry-cascading circuitry.




PIN NAMES		LOADING
A ₁ , A ₂ , B ₁ , B ₂	Non Inverting Data Inputs	1 UL
A*, B*	Inverting Data Inputs	1.65 UL
$A_{\rm C}, B_{\rm C}$	Control Inputs	1 UL
C _n	Carry Input	5 UL
$\frac{C_n}{C_{n+1}}$ $\Sigma, \overline{\Sigma}$	Carry Output	5 UL
$\Sigma, \overline{\Sigma}$	Sum Outputs	10 UL
A*, B*	When Used as Outputs	3 UL

CHARACTERISTICS


PROPAGATION DELAY (B_C to Σ) POWER DISSIPATION PACKAGE

47 ns 105 mW 14 Pin DIP (6A) and Flat Pack (3I)



9382/5482.7482 2-BIT FULL ADDER


DESCRIPTION This full adder performs the addition of two 2-bit binary numbers. The sum (Σ) outputs are provided for each bit and the resultant carry (C2) is obtained from the second bit. Designed for medium-to-high-speed, multiple-bit, parallel-add/serialcarry applications, the circuit utilizes high-speed, high fan-out transistor-transistor logic (TTL) but is compatible with both DTL and TTL logic families. The implementation of a single-inversion, high-speed, Darlington-connected serial-carry circuit within each bit minimizes the necessity for extensive "look-ahead" and carrycascading circuits. The power dissipation level has been maintained considerably below that attainable with equivalent standard integrated circuits connected to perform full-adder functions.



PIN NAMES


PIN NAMES		LOADING
A ₁ , B ₁	Data Inputs	4 UL
A_2, B_2 C_{1N}	Data Inputs	1 UL
CIN	Carry Input	4 UL -
Σ_1	Sum Output Bit 1	10 UL
Σ_2 C_2	Sum Output Bit 2	10 UL
C ₂	Carry Output Bit 2	7 5 UL


PROPAGATION DELAY (B_2 to Σ_2)	38 ns
POWER DISSIPATION	176 mW
PACKAGE	14 Pin DIP (6A) and
	Flat Pack (3I)



9383/5483,7483 4-BIT FULL ADDER

DESCRIPTION The 9383/5483, 7483 full adder performs the addition of two 4-bit binary numbers. The sum (Σ) outputs are provided for each bit and the resultant carry (C_4) is obtained from the fourth bit. Designed for medium-to-high-speed, multiple-bit, parallel-add/serial-carry applications, the circuit utilizes high-speed high fan-out transistor-transistor logic (TTL) but is compatible with both DTL and TTL families. The implementation of a single-inversion, high-speed, Darlington-connected serial-carry circuit within each bit minimizes the necessity for extensive "look-ahead" and carry-cascading circuits.






9301 ONE OF TEN DECODER

DESCRIPTION The 9301 accepts four binary weighted inputs and provides one of ten mutually exclusive active low outputs. When a binary code greater than nine is applied, all outputs are high. This facilitates BCD to decimal conversions and eight channel demultiplexing and decoding. The active low decoder outputs are compatible with the low enables of other MSI elements making the 9301 useful in logic selection schemes.

The 9301 can serve as a one of eight decoder with an active low enable, the A_3 input acting as the active low enable. Eight channel demultiplexing results when data is applied to the A_3 input and the desired output is addressed by A_0 , A_1 , A_2 .



 $\begin{array}{c} A_0, \ A_1, \ A_2, \ A_3\\ \overline{0} \ to \ \overline{9} \end{array}$


Address Inputs Outputs (Active Low)

LOADING 1 UL 10 UL

CHARACTERISTICS


TYPICAL DELAY PACKAGE TYPICAL POWER DISSIPATION

Y A to Output 22 ns 16 Pin Dip (7B) and Flat Pack (4L) ER 145 mW



9307 SEVEN-SEGMENT DECODER


DESCRIPTION The 9307 is a seven segment decoder designed to accept a 4 bit BCD 8421 code input and provide the appropriate outputs for a seven segment numerical display. The decoder can be used with seven segment incandescent lamp, neon, electro-luminescent, or crt displays. The segments and numeric designations chosen to represent the decimal numbers are shown below, together with the resulting displays for input code configuration in excess of binary nine. The decoder outputs are active high so that a buffer transistor may be used directly to provide the high current required for incandescent displays.



Ao, A1, A2, A3	Address Inputs	1 UL
LT	Lamp Test (Active Low) Input	4 UL
RBI	Ripple Blanking (Active Low) Input	0.5 UL
RBO	Ripple Blanking (Active Low) Output	1.5 UL
a, b, c, d, e, f, g	(Active High) Outputs	7 UL

CHARACTERISTICS


TYPICAL DELAY A to Output 250 ns PACKAGE 16 Pin Dip (6B) or Flat Pack (4L) TYPICAL POWER 165 mW DISSIPATION



9311

ONE OF SIXTEEN DECODER

DESCRIPTION The 9311 one of sixteen decoder accepts four binary weighted inputs and provides one low output corresponding to the input code.



PIN NAMES

	•
Ao, Ai, Az, Az	Address Inputs
Eo, Ei	AND Enable (Active Low) Inputs
0 to 15	(Active Low) Outputs

CHARACTERISTICS

PACKAGE

TYPICAL DELAYS A to Output 21 ns E to Output 17 ns 24 Pin Dip (6N) or Flat Pack (4M) LOADING

1 UL

1 UL

10 UL

15

TYPICAL POWER DISSIPATION 175 mW


> ñ 2 A0 -- D0 4 5 A2 -- D 9 -10 A3-D -11 12 13 NORMALIZED TT μ L LOADING RULES FAN OUT FROM ALL OUTPUTS 10

INPUT LOAD TO ALL INPUTS 1

STANDARD TTL/MSI • DECODERS-DEMULTIPLEXERS


9315/7441 ONE OF TEN DECODER/DRIVER

DESCRIPTION The 9315 is a one of ten decoder driver which is capable of driving all available cold cathode indicator tubes having 7 mA or less cathode current. It accepts BCD 8421 code inputs and produces the correct output selection to directly drive the tubes. Binary input codes 12 and 13 cause all outputs to remain high thereby blanking the indicator tube. However, using this feature may cause a slight glow to appear in the tube.



9317 7-SEGMENT DECODER/DRIVER

DESCRIPTION The 9317 is a seven segment decoder driver designed to accept a 4 bit 8421 code input and provide the appropriate outputs to drive a seven segment numerical display. The decoder can be used to drive seven segment incandescent lamp displays and light emitting diode indicators directly. The segments and numeric designations chosen to represent the decimal numbers are shown below.



LOADING

PIN NAMES

A0, A1, A2, A3	Address Inputs	1 UL
LT	Lamp Test (Active Low) Input	4.0 UL
RBI	Ripple Blanking (Active Low) Input	0.5 UL
RBO	Ripple Blanking (Active Low) Output	1.5 UL
ā, b, c, d, e, f, g	(Active Low) Outputs	
	*See Output Chara	cteristics


CHARACTERISTICS


TYPICAL DELAY	A to Outputs	250 ns
PACKAGE	16 Pin Dip (7B) or Flat Pack (4L)

OUTPUT CHARACTERISTICS

There are four versions of the 9317 available which differ only in their output characteristics tabulated below.

	Α	в	С	D	Units
Max Sinking Current in Low State	40	40	20	20	mA
Max Voltage Applied to Outputs in High State	30	20	30	20	V
Max Power Dissipation Per Output	50	50	30	30	mW






9321 **DUAL ONE OF FOUR DECODER**

DESCRIPTION The 9321 consists of two independent one of four decoders, each with an active low enable. Each decoder accepts two inputs and provides one of four mutually exclusive active low outputs. An active low enable is provided on each decoder which must be low for any output to be low.

Each decoder can be used as a 4 output demultiplexer by using the enable line as a data input.



	LOADING
(Active Low) Input	1 UL
s Inputs	1 UL
Low) Outputs	10 UL
5	Inputs

CHARACTERISTICS

TYPICAL DELAY	A to Output 22 ns E to Output 17 ns	
PACKAGE	16 Pin Dip (7B) or Flat Pack (4L)	
TYPICAL POWER DISSIPATION	150 mW	


TRUTH TABLE

Ē	Ao	Aı	ō	ī	ź	3	
Н	Х	Х	Н	Н	Н	Н	
L	L	L	L	Н	Н	H	
L	Н	L	Н	L	Н	Н	
L	L	Н	Н	Н	L	Н	
L	н	Н	Н	Н	Н	L	

H = High Voltage Level

L = Low Voltage Level


X = Don't Care Condition



9325/54141,74141 BCD **TO DECIMAL DECODER/DRIVER**

DESCRIPTION The 9325/54141, 74141 is a second-generation BCD-to-decimal decoder designed specifically to drive coldcathode indicator tubes. This decoder demonstrates an improved capability to minimize switching transients in order to maintain a stable display.

Full decoding is provided for all possible input states. For binary inputs 10 through 15, all the outputs are off. Therefore the 9325/54141, 74141, combined with a minimum of external circuitry, can use these invalid codes in blanking leading- and/or trailing-edge zeros in a display as shown in the typical application data. The ten high-performance, N-P-N output transistors have a maximum reverse current of 50 microamperes at 70 volts.



P	IN	NA	М	ES
		110		

А	Address Inputs	2 UL
B, C, D	Address Inputs	1 UL
0 to 9	Outputs	*
* • • • • • • • • • • •		


*See output characteristics

CHARACTERISTICS

MAX. CURRENT INTO OUTPUT	7 mA
DURING "ON" STATE	
OUTPUT LEAKAGE AT 65 V	50 μA
POWER DISSIPATION	55 mW
PACKAGE	16 Pin DIP (6


B) Flat Pak (4L)

LOADING



9327 7-SEGMENT DECODER/DRIVER

DESCRIPTION The 9327 is a seven segment decoder driver designed to accept a 4-bit 8421 code input and provide the appropriate outputs to drive a seven segment fluorescent numerical display. The segments and numeric designations chosen to represent the decimal numbers are shown below.



PIN NAMES

-

LOADING a 1.11

A0, A1, A2, A3	Address Inputs	1 UL
LT	Lamp Test (Active Low) Input	4 UL
RBI	Ripple Blanking (Active Low) Input	0.5 UL
RBO	Ripple Blanking (Active Low) Output	1.5 UL
a, b, c, d, e, f, g	Active High Outputs	
	*See Output Chara	cteristics

CHARACTERISTICS

TYPICAL DELAY A to Outputs 250 ns PACKAGE 16 Pin Dip (7B) or Flat Pack (4L) OUTPUT CHARACTERISTICS


There are two versions of the 9327 which differ only in their output characteristics tabulated below.

MAX. SINKING CURRENT	Α	В
IN LOW STATE	7mA	5mA

MIN. HIGH VOLTAGE BREAKDOWN


55V @ 50µA 25V @ 35µA





9337 7-SEGMENT DECODER/DRIVER

DESCRIPTION The 9337 is a seven segment decoder driver designed to accept a 4-bit 8421 code input and provide the appropriate outputs to drive a seven segment numerical display. The decoder can be used to drive seven segment gas filled cold cathode indicator tubes directly. The device also has high current capabilities which allows the time sharing of display tubes.



PIN NAMES

A0, A1, A2, A3	Add
LT	Lam
RBI	Ripp
RBO	Ripp
ā, b, c, d, e, f, g	(Act

1 UL tress Inputs np Test (Active Low) Input 4.0 UL ple Blanking (Active Low) Input 0.5 UL ple Blanking (Active Low) Output 1.5 UL tive Low) Outputs

*See Output Characteristics

CHARACTERISTICS

TYPICAL DELAY A to Outputs 250 ns PACKAGE 16 Pin Dip (7B) or Flat Pack (4L)


MAX. SINKING CURRENT IN LOW STATE

10 mA

MIN. HIGH VOLTAGE BREAKDOWN


55V @ 6μA 25°C 10 µA 75 °C






9352/5442,7442 BCD TO DECIMAL DECODER

DESCRIPTION The 9352/5442, 7442 accepts binary coded decimal input data and decodes to one of ten output lines. Full fan-out of 10 TTL loads is available at all outputs. This monolithic decimal decoder consists of eight inverters and ten fourinput NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of valid input logic ensures that all outputs remain off for all invalid input conditions.



9353/5443,7443 EXCESS-3 TO DECIMAL DECODER

DESCRIPTION The 9353/5443, 7443 accepts excess-3 coded input data and decodes to one of ten output lines. Full fan-out of 10 TTL loads is available at all outputs. This monolithic decimal decoder consists of eight inverters and ten four-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of valid input logic ensures that all outputs remain off for all invalid input conditions.



LOADING

1 UL

10 UL

PIN NAMES

A, B, C, DExcess 3 Inputs0 to 9Decimal Output


CHARACTERISTICS

PROPAGATION DELAY22 nsPOWER DISSIPATION140 mWPACKAGE16 Pin E

PACKAGE 16 Pin DIP (6B)

9354/5444,7444 EXCESS-3 GRAY TO DECIMAL DECODER

DESCRIPTION The 9354/5444, 7444 accepts excess-3 gray code input data and decodes to one of ten output lines. Full fanout of ten TTL loads is available at all outputs. This monolithic decimal decoder consists of eight inverters and ten four-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of valid input logic ensures that all outputs remain off for all invalid input conditions.



PIN NAMES <u>A, B, C, D</u>

 $\overline{0}$ to $\overline{9}$


Excess 3 Gray Inputs Decimal Output

```
LOADING
1 UL
10 UL
```

CHARACTERISTICS


PROPAGATION DELAY POWER DISSIPATION PACKAGE

22 ns 140 mW 16 Pin DIP (7B)



9357A/5446,7446 • 9357B/5447, 7447 BCD-TO-7-SEG. DECODER

DESCRIPTION The 9357A, B accepts 4-bit binary-coded-decimal (BCD) and, depending on the state of the auxiliary inputs, decodes this data to drive a seven-segment display indicator. The relative positive-logic output levels, as well as conditions required at the auxiliary inputs, are shown in the truth tables. Output configurations of the 9357A, B are designed to withstand the relatively high voltages required for seven segment indicators. The 9357A outputs will withstand 30 volts, and the 9357B will withstand 15 volts, with a maximum reverse current of 250 microamperes. Indicator segments requiring up to 20 milliamperes of current may be driven directly from the high-performance output transistors. Display patterns for BCD input counts above 9 are unique symbols to authenticate input conditions.




STANDARD TTL/MSI • DECODERS-DEMULTIPLEXERS • MULTIPLEXERS

9358/5448,7448 • 9359/5449,7449 **BCD-TO-7-SEGMENT DECODER**

DESCRIPTION The 9358/5448, 7448 is a BCD to 7 segment decoder designed for driving discrete active devices or other logic circuits. The outputs are active HIGH with a passive $2K\Omega$ pull-up. Features such as leading edge and/or trailing edge zero blanking control, lamp test and lamp intensity control have been incorporated in the 9358/7448.

The 9359/5449 is an open collector version of the 9358/7448 which is available in a 14 pin Flatpack.




PIN NAMES		LOADING
A, B, C, D	BCD Inputs	1 UL
RBI	Ripple Blanking Input	1 UL
LT	Lamp Test Input	1 UL
BI/RBO	Blanking Input or	2.6 UL
	Ripple Blanking Output	5 UL
BI	Blanking Input	1 UL
a to g	Outputs	6 UL

CHARACTERISTICS

POWER DISSIPATION (9358) (9359)PACKAGE (9358/7448) (9359/5449)


265 mW 167 mW 16 Pin DIP (6B) 14 Pin Flat Pack (3B)



9309 DUAL FOUR-INPUT MULTIPLEXER

DESCRIPTION The 9309 consists of two 4 input multiplexers with common input select logic. It allows two bits of data to be switched in parallel to the appropriate outputs from two 4 bit data sources. Both polarities of outputs are available.

An obvious use of the 9309 is the moving of data from a group of registers to a common output buss. The particular register from which the data comes is determined by the state of the select inputs. A less obvious use is as a function generator. The 9309 can generate two functions of three variables. This is useful for implementing random gating functions.



LOADING

PIN NAMES


S₀, Sı Multiplexer A	Common Select Inputs	1 UL
10a, 11a, 12a, 13a	Multiplexer Inputs	1 UL
Za	Multiplexer Output	10 UL
Z.	Complementary Multiplexer Output	9 UL 🗉
Multiplexer B		
10b, 11b, 12b, 13b	Multiplexer Inputs	1 UL
Zb	Multiplexer Output	10 UL
Z _b	Complementary Multiplexer Output	9 UL

CHARACTERISTICS

TYPICAL DELAYS S to Z i to Z PACKAGE TYPICAL POWER DISSIPATION


24 ns 9 ns

16 Pin Dip (6B) or Flat Pack (4L) 150 mW



9312 EIGHT-INPUT MULTIPLEXER


DESCRIPTION The 9312 is an 8-input multiplexer which can select one bit of data from up to eight sources. It has complementary outputs, active low enable, and internal select decoding. With the enable inactive, the multiplexer output is low and the complementary multiplexer output high regardless of all input conditions. Data is routed from a particular multiplexer input to the outputs according to the three input binary code applied to the select inputs.



PIN NAMES		LOADING
So, S1, S2	Select Inputs	1 UL
Ē	Enable (Active Low) Input	1 UL
lo to 17	Multiplexer Inputs	1 UL
Z	Multiplexer Output	10 UL
Z	Complementary Multiplexer Output	9 UL


CHARACTERISTICS

TYPICAL DELAYS	StoZ 24 ns EtoZ 14 ns ItoZ 9 ns	
PACKAGE	16 Pin Dip (7B) or Flat Pack (4L)	
TYPICAL POWER DISSIPATION	135 mW	




9322 QUAD 2-INPUT MULTIPLEXER

DESCRIPTION The 9322 consists of four 2-input multiplexers with common input select logic, common active low enable and active high outputs. It allows four bits of data to be switched in parallel to the appropriate outputs from four 2 bit data sources. When the enable is not active, all the outputs are held low.



PIN NAMES		LOADING
S	Common Select Input	1 UL
Ē	Enable (Active Low) Input	1 UL
Multiplexers A, B,	С, D	
lo, li	Multiplexer Inputs	1 UL
Z	Multiplexer Output	10 UL
CHARACTERISTIC	S S	
TYPICAL DELAYS		
	E to Z 15 ns S to Z 19 ns	
PACKAGE	16 Pin Dip (7B) or Flat Pack (4L)	





9308 **DUAL 4-BIT LATCH**

DESCRIPTION The 9308 consists of two separate 4-bit latch sections which provide high speed parallel gated data storage. Each 4-bit latch section has four assertion outputs, overriding master reset, and a two-input active low AND enable.


Data enters a latch when both enable inputs are low. As long as this logic condition exists, the output of the latch will follow the input. If either of the enable inputs go high, the data present in the latch at that time is held in the latch and is no longer affected by the data input. Active low master reset overrides all other input conditions and when activated forces the outputs of all the latches low.

E DOD1 D2 D3 9308 4 BIT LATCH 1	E D ₀ D ₁ D ₂ D ₃ 9308 4 BIT LATCH 2
MR Q0Q1Q2Q3 9	MR Q0Q1Q2Q3

PIN NAMES		LOADING
Do, D1, D2, D3	Parallel Latch Inputs	1.5 UL
Ē, Ē MR	AND Enable (Active Low) Inputs	1 UL
MR	Master Reset (Active Low) Input	1 UL
Q0, Q1, Q2, Q3	Parallel Latch Outputs	9 UL

CHARACTERISTICS

TYPICAL DELAYS	Ē to Output 18 ns D to Output 15 ns
PACKAGE	24 Pin Dip (6N) or Flat Pack (4M)
TYPICAL POWER DISSIPATION	340 mW




9314 **4-BIT LATCH**

DESCRIPTION The 9314 is a 4-bit latch which can be used in applications where D type latches or set/reset latches are required. The latches have assertion outputs, a common active low enable and overriding active low master reset.

When the common enable goes high data present in the latches is stored and the state of the latches is no longer affected by the \bar{S} and D inputs. The master reset when activated overrides all other input conditions forcing all latch outputs low.

Each of the four latches can be operated either as an active low set/reset latch with reset override or, with S low, as D type storage latch.



Ē

Ē	(Active Low) Enable Input	1 UL
Do, D1, D2, D3	Parallel Data Inputs	1.5 UL
50, 51, 52, 53	Set (Active Low) Inputs	1 UL
MR	Master Reset (Active Low) Input	1 ÚL
Q_0, Q_1, Q_2, Q_3	Parallel Outputs	9 UL


CHARACTERISTICS

TYPICAL DELAY
PACKAGE
TVDIOAL DOME

YS ĒtoQ 20 ns D to Q 15 ns 16 Pin Dip (7B) or Flat Pack (4L)

TYPICAL POWER DISSIPATION

175 mW




LOADING

9334 8-BIT ADDRESSABLE LATCH

DESCRIPTION The 9334 is an 8-bit addressable latch which stores single line data in the addressed latch. It also can be used as a demultiplexer or a one of eight decoder with active high outputs. The device has an active low enable and common clear.

The 9334 has four modes of operation which are shown below. When in the addressable latch mode, the addressed latch will follow the data input with all non-addressed latches remaining in their previous state. In the memory mode, all latches remain in their previous state and are unaffected by the inputs. While in the demultiplexing mode, the addressed output will follow the state of the D input, with all other outputs in the logical zero state. In the clear mode all outputs are held in the logical zero state and are unaffected by the inputs.



FIN NAMES		LUADING
A0, A1, A2	Address Inputs	1 UL
D	Data Input	1 UL
Ē	Enable (Active Low) Input	1.5 UL
ē	Clear (Active Low) Input	1 UL
0 to 7	Parallel Latch Outputs	6 UL

CHARACTERISTICS

DIN NAMES


TYPICAL DELAY	D to Q 17 ns
PACKAGE	16 Pin Dip (7B) or Flat Pack (4L)
TYPICAL POWER DISSIPATION	250 mW

MODE SELECTION

Ē	ī	MODE
L	н	Addressable Latch
Н	Н	Memory
L	L	Active High 8 Channel Demultiplexer
н	L	Clear

H = High Voltage Level

L = Low Voltage Level



9375/5475,7475 • 9377/5477, 7477 **4-BIT LATCH**

DESCRIPTION The 9375 and 9377 are suited for use as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the clock is high, and the Q output will follow the data input as long as the clock remains high. When the clock goes low, the information (that was present at the data input at the time the transition occurred) is retained at the Q output.

The 9375 features complementary Q and \overline{Q} outputs from a 4-bit latch, and is available in the 16-pin dual-in-line packages. For higher component density applications the 9377 4-bit latch is available in the 14-pin flat package.

PIN	NAMES	
D ₁ , D	D ₂ , D ₃ , D ₄	

 Q_1, Q_2, Q_3, Q_4

 $\overline{\mathbf{Q}}_1, \overline{\mathbf{Q}}_2, \overline{\mathbf{Q}}_3, \overline{\mathbf{Q}}_4$

CP_{I-2}

ČP3-4

LOADING Data Inputs 2 UL Clock Input Latches 1 & 2 4 UL Clock Input Latches 3 & 4 4 UL Latch Outputs


Complementary Latch Outputs

10 UL

10 UL

CHARACTERISTICS


PROPAGATION DELAY	15 ns	
POWER DISSIPATION	40 mW/Latch	
PACKAGES	16 Pin DIP (6B)	9375/5475, 7475
	14 Pin Flat Pak (3I)	9377/5477, 7477



(Each Latch)	
t _n + 1	
Q	
1	
0	

```
NOTES: 1. t_n = bit time before clock
            pulse transition.
```

2. $t_0 + 1 = bit$ time after clock pulse transition.



9305 VARIABLE MODULO COUNTER

DESCRIPTION The 9305 is a semi-synchronous counter which can be programmed to provide division or counting by 2, 4, 5, 6, 7, 8, 10, 12, 14, 16. It can count in binary code and also divide by 10, 12, 14, 16 with a 50% duty cycle output. The device has asynchronous overriding master reset and set inputs and an active low \overline{Q}_3 output which allows the cascading of stages.

The counter is split into two parts, a divide by two stage and three synchronous stages which can be programmed to divide by 5,6,7,8. Binary counting or division is obtained by feeding the output of the single stage to the input of the three stage synchronous counter. To divide by 10, 12, 14, 16 with 50% duty cycle the single stage is fed by the three stage synchronous counter.


When the active low master reset is active it will clear the counter overriding all other input conditions and forcing outputs Q_{0-3} , low. When the active low master set is active outputs Q_{0-3} are forced high regardless of input conditions. The master set can be used as a synchronous clear since the counters will go to zero on the next clock pulse, after ones have been set into the counter.

No extra logic is needed for asynchronous multistage counting, the \overline{Q}_3 output is fed to the following counter's clock input.

PROGRAMMING CONNECTIONS FOR LAST THREE STAGES

So	Sı	MODULO	
NC	NC	5	
Q	NC	6	
NC	Q	6	
Q2	NC	7	
NC	Q2	7	
Q	Q2	8	

NC = No Connection



PIN NAMES

PIN NAMES		LOADING
So, Sı	Select Inputs	2 UL
CPo	First Stage Clock Active High Going Edge Input	1 UL
CP	Second Stage Clock Active High Going Edge Input	1 UL
MS	Master Set (Active Low) Input	1 UL
MR	Master Reset (Active Low) Input	1 UL
Qo	First Stage Output	8 UL
$\overline{\mathbf{Q}}_{0}$	Complementary First Stage Output	8 UL
Q1, Q2, Q3	Parallel Last Three Stage Outputs	8 UL
\overline{Q}_3	Complementary Last Stage Output	8 UL


CHARACTERISTICS

TYPICAL SPEED	15 MHz Counting Frequency
PACKAGE	14 Pin Dip (7A) or Flat Pack (3B)
TYPICAL POWER DISSIPATION	195 mW

CONNECTIONS FOR BINARY COUNTING AND **50% DUTY CYCLE DIVISION**

For Binary Counting Qo connected to CP Incoming clock to CPo

For 50% Duty Cycle Output $\overline{\mathbf{Q}}_{3}$ connected to \mathbf{CP}_{0} Incoming clock to CP




9306 UP/DOWN BCD COUNTER

DESCRIPTION The 9306 is a synchronous up/down BCD decade counter with synchronous parallel load facility, single line up/ down control, and carry lookahead logic for multi-decade operation.

Counting is synchronous with the outputs changing state after the low to high transition of the clock. When the conditions are satisfied for counting, a clock pulse will change the counter to the next state of the count sequence shown below, in a forward or reverse direction, depending on the count mode selection. Whenever the parallel enable input is low, the parallel inputs determine the next condition of the counter synchronously with the clock. The state diagram also shows the count sequence if a state not in the normal BCD sequence is loaded into the counter by the parallel inputs.

Mode selection is accomplished as shown in the table below. However, several restrictions are placed on the manner of selection. First, the transition of CE from high to low or of \overrightarrow{PE} from low to high may only be done when CP is high. Second, if CE is high, any change of \overrightarrow{CD} must be done only when CP is high.

The multi-input count enable inputs and terminal count logic allow high speed multi-decade (7 stages) up/down counting, without extra logic. Terminal counts from less significant stages are applied to the count enable inputs of more significant stages. Then when all less significant stages are either in a borrow or carry condition the counter stage will change state according to its mode.




PIN NAMES

LOADING

Po, P1, P2, P3	Parallel Inputs	2/3 UL
PE	Parallel Enable (Active Low) Input	2 UL
CE ₀ to CE ₅	Count Enable AND Inputs	1 UL
CP	Clock Active High Going Edge Input	2 UL
C _D	Count Down Enable (Active Low) Input	1 UL
Q ₀ , Q ₁ , Q ₂ , Q ₃	Parallel Outputs	6 UL
тс	Terminal Count Output	6 UL

TYPICAL SPEED	18 MHz Counting Frequency
TYPICAL DELAY	CP to Q 20 ns
PACKAGE	24 Pin Dip (6N) or Flat Pack (4M)
TYPICAL POWER DISSIPATION	350 mW
DISSIPATION	350 mW



9310 UP DECADE COUNTER

DESCRIPTION The 9310 is a synchronous up decade counter. It has synchronous parallel load facility, overriding asynchronous master reset, terminal count and carry lookahead logic for high speed multidecade operation.

The counter is synchronous, with the counter outputs changing state after the low to high transition of the clock. When conditions are satisfied for counting, a clock pulse will change the counter to the next state of the count sequence shown below. Whenever the parallel enable input is low the parallel inputs determine the next state of the counter synchronously with the clock.

Mode selection is accomplished as shown below. However, a restriction is placed on the manner of selection. The transition of CEP or CET from high to low or of $\overrightarrow{\mathsf{PE}}$ from low to high may only be done when CP is high.

By utilizing the two count enable inputs and terminal count outputs multi-stage synchronous counting is obtained, with operating speed equivalent to that of a single stage.

When the asynchronous master reset is active outputs Q_{0-3} will be forced low regardless of all other input conditions.

MODE SELECTION

PE	CE (Count Enable)	MODE
н	Н	Count Up
Н	L	No Change
L	Х `	Presetting

Where CE (Count Enable) = CEP \cdot CET H = High Voltage Level L = Low Voltage Level X = Don't Care Condition

LOGIC EQUATION FOR TERMINAL COUNT

 $TC \equiv CET \cdot Q_0 \cdot \overline{Q_1} \cdot \overline{Q_2} \cdot Q_3$


LOADING


PIN NAMES

PE	Parallel Enable (Active Low) Inp	out 2 UL
Po, P1, P2, P3	Parallel Inputs	2/3 UL
CEP	Count Enable Parallel Input	1 UL
CET	Count Enable Trickle Input	2 UL
CP	Clock Active High Going Edge I	nput 2UL
MR	Master Reset (Active Low) Input	1 UL
Q0, Q1, Q2, Q3	Parallel Outputs	6 UL
тс	Terminal Count Output	6 UL
CHARACTERISTIC	S .	
TYPICAL SPEED	25 MHz Counting Frequency	

	zo witz obuitting i requeitey
TYPICAL DELAY	CPto Q 18 ns
PACKAGE	16 Pin Dip (7B) or Flat Pack (4L)
TYPICAL POWER	
DISSIPATION	300 mW

STATE DIAGRAM





9316 4-BIT UP BINARY COUNTER

DESCRIPTION The 9316 is a 4-bit synchronous binary up counter. It has synchronous parallel load facility, overriding asynchronous master reset, and carry lookahead logic for high speed multistage operation.

The counter is synchronous, with the counter outputs changing state after the low to high transition of the clock. When conditions are satisfied for counting, a clock pulse will change the counter to the next state of a binary sequence. When the parallel enable is low the parallel inputs determine the next state of the counter synchronously with the clock.

Mode selection is accomplished as shown below. However a restriction is placed on the manner of selection. The transition of CEP or CET from high to low or of $\overrightarrow{\text{PE}}$ from low to high may only be done when CP is high.

By utilizing the two count enable inputs and terminal count output, multi-stage synchronous counting is obtained, with operating speeds equivalent to that of a single stage.

When the asynchronous master reset is active outputs Q_{0-3} will be forced low regardless of all other input conditions.

MODE SELECTION


PE	CE (Count Enable)	MODE
Н	Н	Count Up
H	L	No Change
L	Х	Presetting

Where CE (Count Enable) = CEP \cdot CET

H = High Voltage LevelL = Low Voltage Level X = Don't Care Condition

LOGIC EQUATION FOR TERMINAL COUNT

 $TC = CET \cdot Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3$




PIN NAMES

LOADING

PE	Parallel Enable (Active Low) Input	2 UL
Po, P1, P2, P3	Parallel Inputs	2/3 UL
CEP	Count Enable Parallel Input	1 UL
CET	Count Enable Trickle Input	2 UL
CP	Clock Active High Going Edge Input	2 UL
MR	Master Reset (Active Low) Input	1 UL
Q0, Q1, Q2, Q3	Parallel Outputs	6 UL
тс	Terminal Count Output	6 UL


TYPICAL SPEED	25 MHz Counting Frequency
TYPICAL DELAY	CPto Q 18 ns
PACKAGE	16 Pin Dip (7B) or Flat Pack (4L)
TYPICAL POWER DISSIPATION	300 mW



9350 DECADE COUNTER

DESCRIPTION The 9350 is an up decade counter. It consists of four dual-rank, master-slave flip-flops internally interconnected to provide a divide-by-two counter and a divide-by-five counter. A gated "AND" master reset and "AND" master set are provided to inhibit count inputs and return all outputs to the low state and to a binary coded terminal count of nine, respectively. Since the output from the first flip-flop is not internally connected to the succeeding stages, the device may be operated in three independent count modes:


- A. BCD Decade Counter The \overline{CP}_1 input must be externally connected to the Q_0 output. The \overline{CP}_0 input receives the incoming count and a BCD count sequence is produced.
- B. Symmetrical Divide-By-Ten Counter The Q_3 output must be externally connected to the \overline{CP}_0 input. The input count is then applied to the \overline{CP}_1 input and a divide-by-ten square wave is obtained at output Q_0 .
- C. Divide-By-Two & Divide-By-Five Counter No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function. (\overline{CP}_0 as the input and Q_0 as the output.) The \overline{CP}_1 input is used to obtain binary divide-by-five operation at the Q_1 , Q_2 and Q_3 outputs.



PIN NAMES	1	OADING
CP ₀	Clock First Stage Negative Going Edge	е
·	Input	2 UL
CP	Clock Second, Third, and Fourth	
	Stage Negative Edge Input	4 UL
MR	"AND" Master Reset to Binary	
	Zero (Asynchronous) Input	1 UL
MS	"AND" Master Set to Binary Nine	
	(Asynchronous) Input	1 UL
Q ₀ , Q ₁ , Q ₂ , Q ₃	Counter Outputs	10 UL

CHARACTERISTICS


TYPICAL SPEED	18 MHz Counting Frequency
TYPICAL DELAY	\overline{CP}_0 to Q_2 60 ns
PACKAGE	14 Pin DIP (7A) Flat Pak (3B)
TYPICAL POWER DISSIPATION	160 mW



9356 BINARY COUNTER

DESCRIPTION The MSI 9356 is an up 4-bit binary counter. It consists of four master-slave flip-flops which are internally interconnected to provide a divide-by-two counter and a divide-byeight counter. A gated "AND" master reset is provided to inhibit the counting and return all outputs to a low state. Since the output from the first flop is not internally connected to the succeeding flip-flops, the device may be operated in two independent modes:

- A. Four-Bit Ripple-Through Counter The output Q_0 must be externally connected to input \overline{CP}_1 . The input count pulses are applied to input \overline{CP}_0 . Simultaneous divisions of 2, 4, 8, and 16 are performed at the Q_0 , Q_1 , Q_2 , and Q_3 outputs as shown in the truth table.
- B. Three-Bit Ripple-Through Counter The input count pulses are applied to input \overline{CP}_1 . Simultaneous frequency divisions of 2, 4, and 8 are available at the Q_1 , Q_2 , and Q_3 outputs. Independent use of the first flip-flop is available if the reset function coincides with reset of the 3-bit ripple-through counter.



PIN NAMES


LOADING

	Clock First Stage Negative Going Edge	
0	Input	2 UL
CP,	Clock Second, Third, and Fourth	
	Stage Negative Edge Input	4 UL
MR	"AND"Master Reset to Binary	
	Zero (Asynchronous) Input	1 UL
Q ₀ , Q ₁ , Q ₂ , Q ₃	Counter Outputs	10 UL

CHARACTERISTICS

TYPICAL SPEED TYPICAL DELAY PACKAGE TYPICAL POWER DISSIPATION

 $\begin{array}{l} 18 \text{ MHz Counting Frequency} \\ \overline{CP}_0 \text{ to } \mathbf{Q}_2 \quad 60 \text{ ns} \\ 14 \text{ Pin DIP (7A) Flat Pak (3B)} \\ 160 \text{ mW} \end{array}$




9360/54192, 74192 **UP/DOWN DECADE COUNTER (DUAL CLOCK)**

DESCRIPTION The MSI 9360/54192, 74192 is a synchronous up/down decade counter with separate up/down clocks, parallel load (asynchronous) facility, two terminal count outputs for multidecade operation, and an asynchronous overriding master reset.

Counting is synchronous, with the outputs changing state after the low to high transition of either the count-up clock (CP₁₁) or count-down clock (CP_D). The direction of counting is determined by which clock input is pulsed while the other clock input is high. (Incorrect counting will occur if both the count-up clock and count-down clock inputs are pulsed simultaneously.) The counter will respond to a clock pulse on either input by changing to the next state of the count sequence

The 9360 has a parallel load (asynchronous) facility which permits the counter to be preset. Whenever the parallel load (\overline{PL}) input is low, the information present on the parallel data inputs (P_A, P_B, P_C, P_D) will be loaded into the counter and appear on the outputs independent of the conditions of the clock inputs. When the parallel load input goes high this information is stored in the counter and when the counter is clocked it changes to the next appropriate state in the count sequence. The data inputs are inhibited when the parallel load is high and have no effect on the counter.

The terminal count-up (\overline{TC}_U) and terminal count-down (\overline{TC}_D) outputs (carry and borrow respectively) allow multidecade counter operations without additional logic. The counters are cascaded by feeding the terminal count-up output to the count-up clock input and terminal count-down output to the count-down clock input of the following counter.



PIN NAMES

PL

CPU

 \mathbf{CP}_{D}

MR

ΤĊυ

TC

LOADING Parallel Load (Active Low) Input 1 UL $\mathbf{P}_{\mathrm{A}},\,\mathbf{P}_{\mathrm{B}},\,\mathbf{P}_{\mathrm{C}},\,\mathbf{P}_{\mathrm{D}}$ 1 UL Parallel Data Inputs Count Up Clock Pulse Input 1 UL Count Down Clock Pulse Input 1 UL Master Reset (Clear) Input (Asynchronous) 1 UL **Counter Outputs** 10 UL $\mathbf{Q}_{A}, \mathbf{Q}_{B}, \mathbf{Q}_{C}, \mathbf{Q}_{D}$ Terminal Count Up (Carry) Output 10 UL Terminal Count Down (Borrow)

CHARACTERISTICS


TYPICAL SPEED TYPICAL DELAY CP to Q 30 ns PACKAGE

Output

TYPICAL POWER DISSIPATION

30 MHz Counting Frequency 16 Pin DIP (7B) and Flat Pack (4L) 300 mW

10 UL




9366/54193, 74193 **UP/DOWN 4-BIT BINARY COUNTER (DUAL CLOCK)**

DESCRIPTION The 9366/54193, 74193 is a synchronous up/ down 4-bit binary counter with separate up/down clocks, parallel load (asynchronous) facility, terminal count outputs for multidecade operation, and an asynchronous overriding master reset.

Counting is synchronous, with the outputs changing state after the low to high transition of either the count-up clock (CP₁₁) or count-down clock (CP_D). The direction of counting is determined by which clock input is pulsed while the other clock input is high. (Incorrect counting will occur if both the count-up clock and count-down clock inputs are pulsed simultaneously.) The counter will respond to a clock pulse on either input by changing to the next appropriate state of a binary sequence.

The 9366 has a parallel load (asynchronous) facility which permits the counter to be preset. Whenever the parallel load (PL) input is low, the information present on the parallel data inputs (P_A, P_B, P_C, P_D) will be loaded into the counter and appear on the outputs independent of the conditions of the clock inputs. When the parallel load input goes high, this information is stored in the counter and when the counter is clocked it changes to the next appropriate state in the count sequence. The data inputs are inhibited when the parallel load is high and have no effect on the counter.

The terminal count-up (\overline{TC}_U) and terminal count-down (\overline{TC}_D) outputs (Carry and Borrow respectively) allow multistage binary counter operations without additional logic. The counters are cascaded by feeding the terminal count-up output to the countup clock input and the terminal count-down output to the countdown clock input of the following counter.



PIN NAMES


PL	Parallel Load (Active Low) Input	1 UL
$\mathbf{P}_{A}, \mathbf{P}_{B}, \mathbf{P}_{C}, \mathbf{P}_{D}$	Parallel Data Inputs	1 UL
CP _{II}	Count Up Clock Pulse Input	1 UL
CPn	Count Down Clock Pulse Input	1 UL
MR	Master Reset (Clear) Input	
	(Asynchronous)	1 UL
Q_A, Q_B, Q_C, Q_D	Counter Outputs	10 UL
	Terminal Count-Up (Carry) Output	10 UL
$\mathbf{Q}_{A}, \mathbf{Q}_{B}, \mathbf{Q}_{C}, \mathbf{Q}_{D}$ \overline{TC}_{U} \overline{TC}_{D}	Terminal Count-Down (Borrow)	
2	Output	10 UL

CHARACTERISTICS

TYPICAL SPEED TYPICAL DELAY PACKAGE

TYPICAL POWER DISSIPATION

30 MHz Counting Frequency CP to Q 30 ns 16 Pin DIP (7B) or Flat Pak (4L) 300 mW



9390/5490, 7490 DECADE COUNTER

DESCRIPTION The 9390/5490, 7490 is a high speed, monolithic decade counter which consists of four dual rank, masterslave flip-flops internally interconnected to provide a divide-bytwo counter and a divide-by-five counter. Count inputs are inhibited, and all outputs are returned to logical zero or a binary coded decimal (BCD) count of 9 through gated direct reset lines. The output from flip-flop A is not internally connected to the succeeding stages, therefore, the count may be separated in these independent count modes:

- A. If used as a binary coded decimal decade counter, the \overline{CP}_{B-D} input must be externally connected to the A output. The A input receives the incoming count, and a count sequence is obtained in accordance with the BCD count for nine's complement decimal applications.
- B. If a symmetrical divide-by-ten count is desired for frequency synthesizers or other applications requiring division of a binary count by a power of ten, the D output must be externally connected to the A input. The input count is then applied at the \overline{CP}_{B-D} input and a divide-by-ten square wave is obtained at output A.
- C. For operation as a divide-by-two counter and a divide-by-five counter, no external interconnections are required. Flip-flop A is used as a binary element for the divide-by-two function. The \overline{CP}_{B-D} input is used to obtain binary divide-by-five operation at the B, C, and D outputs. In this mode, the two counters operate independently; however, all four flip-flops are reset simultaneously.


TRUTH TABLES

BCD COUNT SEQUENCE (See Note 1)

		Ou	tput	
Count	D	С	В	А
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1

Reset Inputs			Output	
R ₀₍₁₎	R ₀₍₂₎	R ₉₍₁₎	R ₉₍₂₎	DCBA
1	1	0	∼X	0000
1	1	Х	Ò	0000
Х	Х	1	1	1001
х	0	Х	0	Count
0	Х	0	Х	Count
0	Х	Х	0	Count
Х	0	0	Х	Count

NOTES: 1. Output A connected to input $\overline{CP}_{B,D}$ for BCD count. 2. X indicates that either a logical 1 or a logical 0 may be present.



PIN NAMES



Reset-Zero Inputs Reset-Nine Inputs Clock Input Clock Input Outputs LOADING

1 UL

1 UL


2 UL

4 UL

10 UL

CHARACTERISTICS


CLOCK FREQUENCY POWER DISSIPATION PACKAGE 18 MHz 160 mW 14 Pin DIP (6A) or Flat Pak (3B)



9392/5492,7492 **DIVIDE BY TWELVE COUNTER**

DESCRIPTION The 9392/5492, 7492 is a high-speed, monolithic 4-bit binary counter consisting of four master-slave flip-flops which are internally interconnected to provide a divide-by-two counter and a divide-by-six counter. A gated direct reset line is provided which inhibits the count inputs and simultaneously returns the four flip-flop outputs to a logical 0. As the output from flip-flop A is not internally connected to the succeeding flip-flops, the counter may be operated in two independent modes:


- A. When used as a divide-by-twelve counter, output Q_A must be externally connected to input \overline{CP}_{BC} . The input count pulses are applied to input CP_A. Simultaneous divisions of 2, 6, and 12 are performed at the $\mathbf{Q}_{A},\mathbf{Q}_{C},\text{and}\,\mathbf{Q}_{D}$ outputs as shown in the truth table above.
- B. When used as a divide-by-six counter, the input count pulses are applied to input \overline{CP}_{BC} . Simultaneously, frequency divisions of 3 and 6 are available at the Q_C and Q_D outputs. Independent use of flip-flop A is available if the reset function coincides with reset of the divide-by-six counter.



PIN NAMES		LOADING
R ₀	Reset-Zero Inputs	1 UL
R ₀ CP _A CP _{BC}	Clock Input	2 UL
CP _{BC}	Clock Input	4 UL
$\mathbf{Q}_{A}, \mathbf{Q}_{B}, \mathbf{Q}_{C}, \mathbf{Q}_{D}$	Count Outputs	10 UL
CHARACTERISTICS		

ARACTERISTIC


CLOCK FREQUENCY	18 MHz
POWER DISSIPATION	160 mW
PACKAGE	14 Pin DIP (6A) or Flat Pak (3B)



9393/5493.7493 **BINARY COUNTER**

DESCRIPTION The 9390/5493, 7493 is a high speed, monolithic 4-bit binary counter, consisting of four master-slave flip-flops interconnected internally to provide a divide-by-two counter and a divide-by-eight counter. Count inputs may be inhibited through the use of a gated direct reset line which simultaneously returns the four flip-flop outputs to a logical zero. The output from flipflop A is not internally connected to the succeeding flip-flops, therefore it may be operated in two independent modes:

- A. When used as a 4-bit ripple-through counter, output Q_A must be externally connected to input CP_B. Input count pulses are applied to input CP_A. Simultaneous divisions by 2, 4, 8, and 16 are performed at the $\mathbf{Q}_{A},\,\mathbf{Q}_{B},\,\mathbf{Q}_{C},\,\text{and}\,\,\mathbf{Q}_{D}$ outputs.
- B. When used as a 3-bit ripple-through counter, the input count pulses are applied to input CP_B. Simultaneous frequency divisions of 2, 4, and 8 are available at the Q_B , Q_C , and Q_D outputs. Flip-flop A may be used independently if the reset function coincides with the reset of the 3-bit ripple-through counter.





Reset-Zero Input Clock Input Clock Input Output


1 UL

2 UL

2 UL

10 UL

CLOCK FREQUENCY	18 MHz	
POWER DISSIPATION	160 mW	
PACKAGE	14 Pin DIP (6A) or	
	Flat Pak (3B)	



93L00 4-BIT UNIVERSAL SHIFT REGISTER

DESCRIPTION The 93L00 is a synchronous 4 bit shift register designed to perform functions such as storage, shifting, counting and serial code conversion. It has assertion outputs on each stage and a negation output on the last stage, an overriding asynchronous master reset, J \vec{K} input configuration, and a synchronous parallel load facility.


Data entry is synchronous with the registers changing state after each low to high transition of the clock. With the parallel enable low the parallel inputs determine the next condition of the shift register. When the parallel enable input is high the shift register performs a one bit shift to the right, with data entering the first stage flip-flop through $J\bar{K}$ inputs. By tying the two inputs together D type entry is obtained.

The asynchronous active low master reset when activated overrides all other input conditions and clears the register.

TRUTH TABLE FOR SERIAL ENTRY

J	ĸ	Q_0 at t_{n+1}
L	L	L
L	Н	Q_0 at t_n (no change)
Н	L	\overline{Q}_{0} at t _n (toggles)
Н	H:	н

 $\overline{PE} = HIGH$, $\overline{MR} = HIGH$, (n + 1) indicates state after next clock




PIN NAMES

LOADING

PE	Parallel Enable (Active Low) Input	.57	UL
Po, P1, P2, P3	Parallel Inputs	.25	UL
J	First Stage J (Active High) Input	.25	UL
ĸ	First Stage K (Active Low) Input	.25	UL
CP	Clock Active High Going Edge Input	.5	UL
MR	Master Reset (Active Low) Input	.25	UL
Q0, Q1, Q2, Q3	Parallel Outputs	2.0	UL
$\overline{Q_3}$	Complementary Last Stage Output	2.0	UL

CHA	RA(CTE	RIS	TICS
V 11/1		~		

TYPICAL SPEED	10 MHz Shifting Frequency
TYPICAL DELAY	CPtoQ 60 ns
PACKAGE	16 Pin Dip (7B) or Flat Pack (4L)
TYPICAL POWER DISSIPATION	75 mW



93L28 DUAL 8-BIT SHIFT REGISTER

DESCRIPTION The 93L28 is a Dual 8-bit synchronous shift register which can be used in high speed serial storage applications. Each register has a true and complemented output from the last stage, 2-input multiplexer with data select control at the input, and a two input clock OR gate input. A common clock, obtained by internally tying one input of each clock OR gate together, and overriding asynchronous master reset are common to both registers.


Data entry is synchronous with the registers changing state after each low to high transition of the clock. Serial data enters through D_0 when the data select line is low and through D_1 , when the data select line is high. The clocking scheme employed allows the three clock inputs to be used in the following ways: one clock common with two separate clocks; one clock common with a separate active low clock enable input for each 8 bit shift register, and two separate clocks and one common active low clock enable input.

The asynchronous active low master reset when activated overrides all other input conditions and clears the register.


LOGIC EQUATION FOR DATA ENTRY

$$S_D \equiv \overline{D}_S \cdot D_0 + D_S \cdot D_1$$

TYPICAL DELAY	CP to Q	56 ns
TYPICAL SPEED	10 MHz	Shifting Frequency
PACKAGE	16 Pin Di	ip (7B) or Flat Pack (4L)
TYPICAL POWER DISSIPATION	75 mW	



PIN NAMES		LOADING
, Ds	Data Select Input	.50 UL
Do, D1	Data Inputs	.25 UL
CP	OR Clock Active High Going Edge In	puts
	Commo	on.75 UL
		^{te} .37 UL
MR	Master Reset (Active Low) Input	.25 UL
$\frac{Q_7}{Q_7}$	Last Stage Output	2.0 UL
Q7	Complementary Output	2.0 UL



LOW POWER TTL/MSI • ENCODERS


93L18 8-INPUT PRIORITY ENCODER


DESCRIPTION The 93L18 is a multipurpose encoder designed to accept 8 active low inputs and produce a binary weighted output code of the highest order input. A priority is assigned to each active low input so that when two or more inputs are simultaneously active, the input with the highest priority is represented on the output, with input $\overline{7}$ having the highest priority.

An active low enable input (\overline{EI}) and active low enable output (\overline{EO}) are provided to expand priority encoding to more inputs. This is accomplished by connecting the more significant encoders enable output (\overline{EO}) to the next less significant encoder enable input (\overline{EI}). In addition a group signal is provided which is active if any input is active and \overline{EI} is low.

PIN NAMES		LOADING
ō	Priority (Active Low) Input	.25 UL
1 to 7 EI	Priority (Active Low) Inputs	.5 UL
ĒĪ	Enable (Active Low) Input	.5 UL
EO	Enable (Active Low) Output	1.25 UL
GS	Group Select (Active Low) Output	1.5 UL
$\overline{A}_0, \overline{A}_1, \overline{A}_2$	Address (Active Low) Outputs	2.5 UL








TYPICAL DELAY	ītoĀ 55 ns
PACKAGE	16 Pin Dip (7B) or Flat Pack (4L)
TYPICAL POWER DISSIPATION	70 mW
DISSIPATION	70 mw

93L24 5-BIT COMPARATOR

DESCRIPTION The 93L24 is a low power expandable comparator which provides comparison between two 5-bit words and gives three outputs, "less than," "greater than," and "equal io." A high level on the active low enable input forces all three outputs low.


Words of more than 5 bits may be compared by either connecting 93L24 comparators in series;this is done by connecting the A>B and A<B outputs to the A₀, B₀ inputs respectively of the next stage, or by connecting comparators in parallel, and comparing the outputs with another 93L24.

PIN NAMES		LOADING
Ē	Enable (Active Low) Input	.5 UL
A0, A1, A2, A3, A4	Word A Parallel Inputs	.5 UL
Bo, B1, B2, B3, B4	Word B Parallel Inputs	.5 UL
A < B	A Less than B Output	2.25 UL
A > B	A Greater Than B Output	2.25 UL
A = B	A Equal to B Output	2.5 UL



...!.

TYPICAL DELAY	Data to A > B 55 ns
PACKAGE	16 Pin Dip (7B) or Flat Pack (4L)
TYPICAL POWER	
DISSIPATION	55 mW



93L40 4-BIT **ARITHMETIC LOGIC UNIT**

DESCRIPTION The 93L40 is a low power arithmetic logic unit which can perform the arithmetic operations add and subtract on two 4-bit parallel binary words which are represented in 1's, 2's complement or sign magnitude notation. The unit can also perform two logic functions, the actual functions depending upon the polarity of the input operands. These functions, which are controlled by two select inputs, S₀, S₁, are shown for active low input operands below.

The 93L40 incorporates full carry lookahead internally for the 4 bits and provision for external lookahead by using the carry lookahead functions CP (carry propagate) and CG/CO (carry generate/carry out). The input carry network enables full external carry lookahead over 16 bits and provides for rippling between additional blocks of 12 bits, without additional gates or special carry lookahead IC's. This ripple block method is operated under control of a COE (carry out enable) input which changes the carry generate into a carry out signal. The delay for various word lengths using the built-in carry lookahead circuitry is given below.


The CP (carry propagate) and CG (carry generate) functions can also be used with appropriate gating to give all 0's and all 1's detection, and generate functions A > B, A \ge B, and overflow indication.

CHARACTERISTICS

TYPICAL DELAYS	Addition Over 4 Bits 85ns Addition Over 16 Bits 135ns
PACKAGE	24 Pin Dip (6N) or Flat Pack (4M)
TYPICAL POWER DISSIPATION	110 mW

FUNCTION TABLE ACTIVE LOW OPERANDS

S ₀	Sı		FUNCTION	
L	L	A	SUBTRACT	В
Н	L	Α	ADD	В
L	н	Α	EX OR	В
Н	Н	Α	AND	В




PIN NAMES

PIN NAMES		LOADING
\vec{A}_0 , to \vec{A}_3 , \vec{B}_0 to \vec{B}_3	Operand (Active Low) Inputs	.75 UL
S0, S1	Mode Select Inputs	.25 UL
CG-I	First Stage Carry Generate (Active Low) Input	.75 UL
CP-1	First Stage Carry Propagate (Active Low) Input	.25 UL
CG-2	Second Stage Carry Generate (Active Low) Input	.5 UL
Ĉ₽-2	Second Stage Carry Propagate (Active Low) Input	.25 UL
ĊĞ₋₃	Third Stage Carry Generate (Active Low) Input	.25 UL
COE	Carry Out Enable Input	.375 UL
\overline{F}_0 , \overline{F}_1 , \overline{F}_2 , \overline{F}_3	Function (Active Low) Outputs	.25 UL
CO/CG	Carry Out/Carry Generate (Active Low) Output	.25 UL
ĈP	Carry Propagate (Active Low) Output	.25 UL

DELAY TABLE

WORD LENGTH (in bits)	ADD (in ns)	SUBTRACT (in ns)
1–4	85	95
5–16	135	145
17–28	185	195
29 -40	235	245
41–52	285	295
53-64	335	345




- -

93L01 ONE OF TEN DECODER

DESCRIPTION The 93L01 accepts four binary weighted inputs and provides one of ten mutually exclusive active low outputs. When a binary code greater than nine is applied, all outputs are high. This facilitates BCD to decimal conversions and eight channel demultiplexing and decoding. The active low decoder outputs are compatible with the low enables of other MSI elements making the 93L01 useful in logic selection schemes.

The 93L01 can serve as a one of eight decoder with an active low enable, the A₃ input acting as the active low enable. Eight channel demultiplexing results when data is applied to the A₃ input and the desired output is addressed by A₀, A₁, A₂.




Outputs (Active Low)

A0, A1, A2, A3 ō to ⋽

CHARACTERISTICS


TYPICAL DELAY PACKAGE TYPICAL POWER DISSIPATION

A to Output 63 ns 16 Pin Dip (7B) and Flatpack (4L) 35 mW



93L11 **ONE OF SIXTEEN DECODER**

DESCRIPTION The 93L11 one of sixteen decoder accepts four binary weighted inputs and provides one low output corresponding to the input code.



PIN NAMES

2.5 UL

PIN NAMES		LOADING
A_0, A_1, A_2, A_3	Address Inputs	.25 UL
$\overline{E_0}, \overline{E_1}$	AND Enable (Active Low) Inputs	.25 UL
$\overline{0}$ to $\overline{15}$	(Active Low) Outputs	2.5 UL


CHARACTERISTICS

PACKAGE

TYPICAL DELAYS A to Output 70 ns E to Output 48 ns 24 Pin Dip (6N) or Flat Pack (4M)

TYPICAL POWER DISSIPATION


40 mW



93L21 DUAL ONE OF FOUR DECODERS

DESCRIPTION The 93L21 consists of two independent one of four decoders, each with an active low enable. Each decoder accepts two inputs and provides one of four mutually exclusive active low outputs. An active low enable is provided on each decoder which must be low for any output to be low.

Each decoder can be used as a 4 output demultiplexer by using the enable line as a data input.



PIN NAMES

LOADING

Decoder 1 and 2		
Ē	Enable (Active Low) Input	.25 UL
A ₀ , A ₁ 0, 1, 2, 3	Address Inputs	.25 UL
ō, ī, 2, 3	(Active Low) Outputs	2.5 UL

CHARACTERISTICS

TYPICAL DELAY	A to Output 49 ns E to Output 38 ns
PACKAGE	16 Pin Dip (7B) or Flat Pack (4L)
TYPICAL POWER DISSIPATION	40 mW


TRUTH TABLE

Ē	Ao	Aı	ō	ī	ī	3
н	Х	Х	Н	Н	Н	Н
L	L	L	L	Н	Н	Н
L	Н	L	Н	L	Н	Н
L	L	Н	н	Н	L	Н
L	H	Н	н	Н	Н	L

H = High Voltage Level

L = Low Voltage Level


X = Don't Care Condition



93L09 DUAL FOUR-INPUT MULTIPLEXER

DESCRIPTION The 93L09 consists of two 4-input multiplexers with common input select logic. It allows two bits of data to be switched in parallel to the appropriate outputs from two 4 bit data sources. Both polarities of outputs are available.

An obvious use of the 93L09 is the moving of data from a group of registers to a common output buss. The particular register from which the data comes is determined by the state of the select inputs. A less obvious use is as a function generator. The 93L09 can generate two functions of three variables. This is useful for implementing random gating functions.




PIN NAMES		LOADING
S₀, Sı Multiplexer A	Common Select Inputs	.25 UL
Ioa, Iia, Iza, Iza Za Za Multiplexer B	Multiplexer Inputs Multiplexer Output Complementary Multiplexer Output	.25 UL 2.5 UL 2.25 UL
I _{0b} , I _{1b} , I _{2b} , I _{3b} Z _b Z _b	Multiplexer Inputs Multiplexer Output Complementary Multiplexer Output	.25 UL 2.5 UL 2.25 UL

CHARACTERISTICS

TYPICAL DELAYS S to Z 48 ns

16 Pin Dip (6B) or Flat Pack (4L) PACKAGE TYPICAL POWER DISSIPATION

40 mW




LOADING

93L12 **8-INPUT MULTIPLEXER**

DESCRIPTION The 93L12 is an 8-input multiplexer which can select one bit of data from up to eight sources. It has complementary outputs, active low enable, and internal select decoding. With the enable inactive, the multiplexer output is low and the complementary multiplexer output high regardless of all input conditions. Data is routed from a particular multiplexer input to the outputs according to the three input binary code applied to the select inputs.

The 93L12 provides the ability, in one package, to select from eight sources of data or control information. By proper manipulation of the inputs, the 93L12 can provide any logic function of four variables and its negation.




PIN NAMES

So, S1, S2	Select Inputs	.25	UL
Ē	Enable (Active Low) Input	.25	UL
lo to I7	Multiplexer Inputs	.25	UL
Z	Multiplexer Output	2.5	UL
Z	Complementary Multiplexer Output	2.25	UL

CHARACTERISTICS


TYPICAL DELAYS S to Z 80 ns

PACKAGE 16 Pin Dip (7B) or Flat Pack (4L) TYPICAL POWER DISSIPATION 34 mW




93L22 QUAD **2-INPUT MULTIPLEXER**

DESCRIPTION The 93L22 consists of four 2-input multiplexers with common input select logic, common active low enable and active high outputs. It allows four bits of data to be switched in parallel to the appropriate outputs from four 2-bit data sources. When the enable is not active, all the outputs are held low.



PIN NAMES		LOADING
S	Common Select Input	.25 UL
Ē	Enable (Active Low) Input	.25 UL
Multiplexers A, B,	C, D	
lo, lu	Multiplexer Inputs	.25 UL
Z	Multiplexer Output	2.5 UL
CHARACTERISTIC	CS	
TYPICAL DELAYS		
	S to Z 44 ns	
PACKAGE	16 Pin Dip (7B) or Flat Pack (4L)	
TYPICAL POWER DISSIPATION	45 mW	



LOW POWER TTL/MSI . LATCHES

93L08 DUAL 4-BIT LATCH

DESCRIPTION The 93L08 consists of two separate 4-bit latch sections which provide high speed parallel gated data storage. Each 4-bit latch section has four assertion outputs, overriding master reset, and a two-input active low AND enable.


Data enters a latch when both enable inputs are low. As long as this logic condition exists, the output of the latch will follow the input. If either of the enable inputs go high, the data present in the latch at that time is held in the latch and is no longer affected by the data input. Active low master reset overrides all other input conditions and when activated forces the outputs of all the latches low.

E DOD1 D2D3	E D0 D1 D2 D3
93L08 4 BIT LATCH 1	93L08 4 BIT LATCH 2
MR Q0Q1Q2Q3	MR Q0Q1Q2Q3
9 1 1 1 1	9 1 1 1

PIN NAMES		LOADING
D₀, D₁, D₂, D₃ Ē₀, Ē₁ MR	Parallel Latch Inputs AND Enable (Active Low) Inputs Master Reset (Active Low) Input	.37 UL .25 UL .25 UL
Q_0, Q_1, Q_2, Q_3	Parallel Latch Outputs	2.25 UL

CHARACTERISTICS

TYPICAL DELAYS	Ē to Output 53 ns D to Output 45 ns
PACKAGE	24 Pin Dip (6N) or Flat Pack (4M)
TYPICAL POWER DISSIPATION	90 mW




93L14 4-BIT LATCH

DESCRIPTION The 93L14 is a 4 bit latch which can be used in applications where D type latches or set/reset latches are required. The latches have assertion outputs, a common active low enable and overriding active low master reset.

When the common enable goes high data present in the latches is stored and the state of the latches is no longer affected by the \overline{S} and D inputs. The master reset when activated overrides all other input conditions forcing all latch outputs low.

Each of the four latches can be operated either as an active low set/reset latch with reset override or, with \bar{S} low, a D type storage latch.



PIN NAMES

				Î
Ē	(Active Low) Enable Input	.25	UL	
Do, D1, D2, D3	Parallel Data Inputs	.37	UL	
50, 51, 52, 53	Set (Active Low) Inputs	.25	UL	
MR	Master Reset (Active Low) Input	.25	UL	
Q0, Q1, Q2, Q3	Parailel Outputs	2.25	UL	

68 ns 38 ns LOADING

CHARACTERISTICS

TYPICAL DELAYS E to Q

PACKAGE

E 16 Pin Dip (7B) or Flat Pack (4L)

TYPICAL POWER DISSIPATION 55 mW

93L10 DECADE COUNTER

DESCRIPTION The 93L10 is a synchronous decade counter It has synchronous parallel load facility, overriding asynchronous master reset, terminal count and carry lookahead logic for high speed multidecade operation.

The counter is synchronous, with the counter outputs changing state after the low to high transition of the clock. When conditions are satisfied for counting, a clock pulse will change the counter to the next state of the count sequence shown below. Whenever the parallel enable input is low the parallel inputs determine the next state of the counter synchronously with the clock.

Mode selection is accomplished as shown below. However, a restriction is placed on the manner of selection. The transition of CEP or CET from high to low or of $\overrightarrow{\text{PE}}$ from low to high may only be done when CP is high.

By utilizing the two count enable inputs and terminal count outputs multi-stage synchronous counting is obtained, with operating speed equivalent to that of a single stage.

When the asynchronous master reset is active outputs Q_{0-3} will be forced low regardless of all other input conditions.

MODE SELECTION


PE	CE (Count Enable)	MODE
Н	Н	Count Up
н	L	No Change
L	х	Presetting

Where CE (Count Enable) = CEP \cdot CET

H = High Voltage Level L = Low Voltage LevelX = Don't Care Condition

LOGIC EQUATION FOR TERMINAL COUNT

 $TC = CET \cdot Q_0 \cdot \overline{Q_1} \cdot \overline{Q_2} \cdot Q_3$



LOADING


PIN NAMES


PE	Parallel Enable (Active Low) Input	.5 UL
Po, P1, P2, P3	Parallel Inputs	.17 UL
CEP	Count Enable Parallel Input	.25 UL
CET	Count Enable Trickle Input	.5 UL
CP	Clock Active High Going Edge Input	.5 UL
MR	Master Reset (Active Low) Input	.25 UL
Q0, Q1, Q2, Q3	Parallel Outputs	1.5 UL
тс	Terminal Count Output	1.5 UL

CHARACTERISTICS

TYPICAL SPEED	10 MHz Counting Frequency
TYPICAL DELAY	CPtoQ 45 ns
PACKAGE	16 Pin Dip (7B) or Flat Pack (4L)
TYPICAL POWER DISSIPATION	75 mW

STATE DIAGRAM





93L16 4-BIT **BINARY COUNTER**

DESCRIPTION The 93L16 is a 4-bit synchronous binary counter. It has synchronous parallel load facility, overriding asynchronous master reset, and carry lookahead logic for high speed multistage operation.

The counter is synchronous, with the counter outputs changing state after the low to high transition of the clock. When conditions are satisfied for counting, a clock pulse will change the counter to the next state of a binary sequence. When the parallel enable is low the parallel inputs determine the next state of the counter synchronously with the clock.

Mode selection is accomplished as shown below. However a restriction is placed on the manner of selection. The transition of CEP or CET from high to low or of $\overline{\text{PE}}$ from low to high may only be done when CP is high.


By utilizing the two count enable inputs and terminal count output, multi-stage synchronous counting is obtained, with operating speeds equivalent to that of a single stage.

When the asynchronous master reset is active outputs Q0-3 will be forced low regardless of all other input conditions.


MODE SELECTION

PE	CE (Count Enable)	MODE
Н	н	Count Up
Н	L	No Change
L	Х	Presetting

Where CE (Count Enable) = $CEP \cdot CET$



X = Don't Care Condition



PIN NAMES

LOADING


PE	Parallel Enable (Active Low) Input	.5	UL
Po, P1, P2, P3	Parallel Inputs	.17	UL
CEP	Count Enable Parallel Input	.25	UL
CET	Count Enable Trickle Input	.5	UL
CP	Clock Active High Going Edge Input	.5	UL
MR	Master Reset (Active Low) Input	.25	UL
Q0, Q1, Q2, Q3	Parallel Outputs	1.5	UL
тс	Terminal Count Output	1.5	UL


CHARACTERISTICS

TYPICAL SPEED	10 MHz	Counting Frequency
TYPICAL DELAY	CP to Q	45 ns
PACKAGE	16 Pin Di	p (7B) or Flat Pack (4L)
TYPICAL POWER DISSIPATION	75 mW	

LOGIC EQUATION FOR TERMINAL COUNT

 $TC = CET \cdot Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3$






Photomicrograph of the TTL/MSI 9300 4-Bit Shift Register


93H00 HIGH SPEED 4-BIT SHIFT REGISTER

DESCRIPTION The 93H00 high speed Four Bit Shift Register is a multi-functional sequential logic block which is useful in a wide variety of register and counter applications. As a register it may be used in serial-serial, shift left, shift right, serial-parallel, parallel-serial, and parallel-parallel data transfers. The circuit uses $TT_{\mu}L$ circuitry for high speed and high fanout capability, and is compatible with all Fairchild TTL integrated circuits.

TRUTH TABLE FOR SERIAL ENTRY


 $(\overline{PE} = HIGH, \overline{MR} = HIGH, (n + 1) indicates state after next clock)$






PIN NAMES

Parallel Enable Parallel Data Inputs First Stage J Input First Stage K Input Master Reset Parallel Outputs Clock Input



93H72 HIGH SPEED 4-BIT SHIFT REGISTER WITH CLOCK ENABLE

DESCRIPTION The 93H72 high speed Four Bit Shift Register is a multi-functional sequential logic block which is useful in a wide variety of register and counter applications. As a register it may be used in serial-serial, shift left, shift right, serial-parallel, parallel-serial, and parallel-parallel data transfers. The circuit uses $TT_{\mu}L$ circuitry for high speed and high fanout capability, and is compatible with all Fairchild TTL integrated circuits.




MODE SELECT TRUTH TABLE

Ē	S	MODE	
 0	0	Parallel Load	
0	1	Shift Right	
1	0	Hold	
1	1	Hold	PIN NAMES
			=

CHARACTERISTICS

SHIFT RATE POWER DISSIPATION PACKAGE 40 MHz 400 mW 16 Pin DIP (7B) or 16 Pin Flat Pak (4L)

Parallel Load Enable Shift Enable Parallel Data Inputs Clock Input Master Reset Parallel Outputs Serial Data Input




93H70/74196 HIGH SPEED DECADE COUNTER

DESCRIPTION The 93H70/74196 Decade Counter is a high speed device providing a wide variety of courter storage register applications with a minimum number of packages

The 93H70 Decade Counter can be connected in the familiar BCD counting mode, in a divide-by-two and divide-by-five configuration or in the Bi-Quinary mode. The Bi-Quinary mode produces a square wave output which is particularly useful in frequency synthesizer applications.

This device has strobed parallel entry capability so that the counter may be set to any desired output state. A "1" or "0" at a data input will be transferred to the associated output when the strobe input is put at the "0" level. For additional flexibility, the unit is provided with a reset input which is common to all four bits. A "0" on the reset line produces "0" at all four outputs.

The counting operation is performed on the falling (negativegoing) edge of the input clock pulse.



PIN NAMES \overline{PL} P_0 to P_3 \overline{CP}_1 \overline{CP}_2 MR Q_{01}, Q_1, Q_2, Q_3

Parallel Load Input Parallel Inputs Clock Input First Stage Clock Input Master Reset Counter Outputs

CHARACTERISTICS

COUNTING FREQUENCY POWER DISSIPATION PACKAGE 50 MHz 200 mW 14 Pin DIP (6A) or 14 Pin Flat Pak (3I)

TRUTH TABLES

DECADE (BCD) (See Note 1)						
		Out	tput			
Count	Q ₃	Q_2	Q	Q_0		С
0	L	L	L	L	_	
1	L	L	L	Н	,	
2	L	L	Н	L		
3	L	L	Н	Н		
4	L	Н	L	L		
5	L	н	L	Н		
6	L	н	Н	L		
7	L	н	Н	Н		
8	н	L	L	L		
9	н	L	L	Н	•	

BI-QUINARY (5-2) (See Note 2) Output ount Qn Q_3 Q_2 Q, 0 1 L 1 1 1 L L L н 2 L L н L 3 L Н L н 4 L н L L 5 L L L Н 6 н L н L 7 Н L н L 8 н н L н 9 Н L I. Н

NOTES: 1. Output Q_0 connected to \overline{CP}_2 input. 2. Output Q_3 connected to \overline{CP}_1 input.


93H76/74197 HIGH SPEED BINARY COUNTER

DESCRIPTION The 93H76/74197 Binary Counter is a high speed device providing a wide variety of counter/storage register applications with a minimum number of packages

The 93H76/74197 Binary Counter may be connected as a divideby-two, four, eight, or sixteen counter.

This device has strobed parallel-entry capability so that the counter may be set to any desired output state. A "1" or "0" at a data input will be transferred to the associated output when the strobe input is put at the "0" level. For additional flexibility, the unit is provided with a reset input which is common to all four bits. A "0" on the reset line produces "0" at all four outputs.

The counting operation is performed on the falling (negativegoing) edge of the input clock pulse.



PIN NAMES



Parallel Load Input Parallel Inputs Clock Input First Stage Clock Input Second Stage Master Reset Counter Outputs


CHARACTERISTICS

COUNTING FREQUENCY POWER DISSIPATION PACKAGE 50 MHz 200 mW 14 Pin DIP (6A) or 14 Pin Flat Pak (3I)


TRUTH TABLE (See Note 1)

0011117	OUTPUT				
COUNT	Q ₃	Q ₂	Q	Q ₀	
0	L	L	L	L	
1	Ľ	L	L	Н	
2	L	L	Н	L	
3	L	L	Н	Н	
4	L	н	L	L	
5	Ĺ	Н	L	Н	
6	L	Н	H	L	
7	L	Н	Н	Н	
8	н	L	L	L	
9	Н	L	L	Н	
10	Н	L	Н	L	
11	н	L	Н	Н	
12	Н	Н	L	L	
13	Н	Н	L	Н	
14	Н	Н	Н	L	
15	Н	Н	Н	н	

NOTE 1: Output Q_0 connected to \overline{CP}_2 input.



Photomicrograph of the TTL/MSI 9305 Variable Modulo Counter



TTL/MEMORY

INTRODUCTION The Fairchild TTL/memory product line includes a variety of high speed memory devices suitable for use in all types of data processing equipment. Three general types of memory products are included in the TTL/memory product line. These are read only memories (ROM), random access read/write (RAM), and associative or content addressable memories (CAM). The following table summarizes the functions and products available in the TTL/memory product line.

RANDOM ACCESS READ/WRITE MEMORIES (RAM)


1024 BIT	1024 WORD X 1 BIT	FULL DECODE	80 ns	93415
256 BIT	256 WORD X 1 BIT	FULL DECODE	40 ns	93410
256 BIT	256 WORD X 1 BIT	3 OF 6 DECODE	70 ns	93400
64 BIT	16 WORD X 4 BIT	FULL DECODE	40 ns	93403
64 BIT	16 WORD X 4 BIT	LINEAR SELECT	22 ns	93435
16 BIT	16 WORD X 1 BIT	COINCIDENT SELECT	18 ns	93407
16 BIT	16 WORD X 1 BIT	COINCIDENT SELECT	18 ns	93433

READ ONLY MEMORIES (ROM)

256 BIT	32 WORD X 8 BIT	FIELD PROGRAMMABLE	30 ns	93412
256 BIT	32 WORD X 8 BIT	MASK PROGRAMMABLE	30 ns	93434
1024 BIT	256 WORD X 4 BIT	MASK PROGRAMMABLE	50 ns	93406

ASSOCIATIVE/CONTENT ADDRESSABLE MEMORIES (CAM) PROGRAMMABLE DECODERS

16 BIT	4 WORD X 4 BIT	LINEAR SELECT	25 ns	93402




Photomicrograph of the TTL/Memory 93410 256-Bit (256 Word x 1 Bit) fully decoded RAM

93407,93433 16-BIT RAM FULLY DECODED(FORMERLY 5033/9033)

DESCRIPTION The 93407 and 93433 are 16-bit random access read/write memories organized 16 word x 1-bit. The 93433 has standard corner power supply pins, while the 93407 uses pins 4 and 10 for power supply.


The memory is arranged in an addressable 4 x 4 matrix, a desired bit location being selected by raising the coincident X-Y lines to logic "1" while holding non-selected address lines at "0". As many as four locations may be addressed simultaneously without destroying stored information. The outputs are open collector and may be wire "OR-ed" for word expansion.



	0.45 V
† NOTE:	Two versions are available 20 mA and 40 mA I_{OL}
* NOTE:	1.67 UL in high state 1 UL in low state

CHARACTERISTICS


TYPICAL DELAYS	Access Time Cycle Time		ns ns		
PACKAGE	14 Pin Dip (6A)	or	Flat	Pack (3I)	
TYPICAL POWER DISSIPATION	250 mW				



93435 64-BIT RAM NON-DECODED(FORMERLY 9035)

DESCRIPTION The 93435 is a high speed 64-bit read/write memory designed for use in high speed scratch pad memories. It is a linear select 16 word by 4-bit array.

In addition to 16 address inputs, 4 data outputs, and 4 data inputs, the 93435 has a chip select and a write enable. When the chip select is high, a word may be addressed by a high on one of the address inputs. Data is written into the addressed word location only when the write enable is held low. While the address is present, the outputs continuously show the contents of the word selected.



PIN NAMES


X_0 to X_{15} Address (Active High) Inputs *1 UL To to T3 Data (Active Low) Inputs *2 UL cs Chip Select (Active High) Input †1 UL WE Write Enable (Active Low) Input *1 UL \overline{O}_0 to \overline{O}_3 Data (Active Low) Outputs 10 mA at 0.4 V

LOADING

* NOTE: 1.67 UL in high state 1 UL in low state

- † NOTE: Increases by 1 UL in low state for each address held in high state.
 - 1.6 mA in high state

TYPICAL DELAYS	Access Time 22 Cycle Time 30	
PACKAGE	36 Pin Dip (6P)	
TYPICAL POWER DISSIPATION	500 mW	




93403 64-BIT RAM (16 WORD × 4 BIT) FULLY DECODED(FORMERLY 4103)

DESCRIPTION The 93403 is a high speed 64-bit read/write memory cell organized in 16 words of 4-bits. Internal decoding is employed with the 16 words selected through four address lines. A chip select input, read/write control line, and active low OR-tieable outputs are also provided.

When the chip select input is low, a word can be selected according to the code applied to the address inputs. Data on the inputs is written into the addressed word location only when the write enable is held low. While the address is present, the outputs continuously show the contents of the word selected.

Uncommitted collector outputs are provided on the 93403 to allow maximum flexibility in output connections. In many applications such as memory expansion, the outputs of many 93403's can be tied together. An external resistor of value R within the range specified below may be used.

$$\begin{array}{c} \displaystyle \frac{5.1}{10-\text{F.O.}\;(1.6)} \leq \text{R} \leq \displaystyle \frac{2.1}{\text{N}(0.1)+\text{F.O.}\;(0.06)} \\ \text{R is in } \text{k}\Omega \\ \text{N} = \text{number of wired-OR outputs} \\ \text{F.O.} = \text{number of TT}\mu\text{L loads driven} \end{array}$$




PIN NAMES

LOADING

$X_{0 to} X_{3}$	Address Inputs	1 UL
D ₀ to D ₃	Data Inputs	1 UL
CS	Chip Select (Active Low) Input	1 UL
WE	Write Enable (Active Low) Input	1 UL
Ō₀ to Ō₃	(Active Low) Outputs	10 mA
		at 0.4 V

TYPICAL DELAYS	Access Time 40 ns Cycle Time 120 ns
PACKAGE	16 Pin Dip (7B)
TYPICAL POWER DISSIPATION	400 mW




TTL/MEMORY • RAM

93400/93400B 256-BIT RAM PARTIALLY DECODED 93401 MEMORY DECODER DRIVER (FORMERLY 4100/4101)

DESCRIPTION The 93400 is a medium speed 256 bit Read/ Write random access with partial decoding on chip. The memory is organized in 256 words by one bit. The memory is packaged in a 16 lead ceramic Dual In-Line package allowing high density printed circuit board packing. The outputs have uncommitted collectors which allow easy wire or memory expansion.

OPERATION The 93400 uses a 3 of 6 code on the X and Y address inputs to decode the 16 internal X and Y lines. The truth table is shown in the table below. A companion product, the 93401 binary to 3 of 6 decoder driver, is capable of converting a 4 bit binary address to the 3 of 6 code driving the X or Y lines. Thus, a large memory store can be made with very few packages needed for the address line decoding and driving.

The data input and output share a common Input/Output pin. An uncommitted collector gate with an external pullup resistor should be used for the data input gate. A typical connection is shown in the application. To read, the Read/Write line is held "Low"; to write the Read/Write line is brought "High". The collectors of several 93400 can be wired-OR tied to provide word expansion.



PIN NAMES

93400 X ₀ X ₅ Y ₀ Y ₅ R/W I/O	X Address Inputs Y Address Inputs Read/Write Control Input Input/Output Line
$\begin{array}{c} \textbf{93400} \\ \textbf{A}_0 \dots \textbf{A}_3 \\ \textbf{O}_0 \dots \textbf{O}_5 \\ \textbf{E}_0 \dots \textbf{E}_3 \end{array}$	BCD Data Input 6 Line Decoded Output Enable Inputs


CHARACTERISTICS


70 ns
500 mV
16 Pin
100 ns
500 mV
16 Pin
20 ns
400 mV
16 Pin

70 ns 500 mW 16 Pin DIP (7B)

100 ns 500 mW 16 Pin DIP (7B)

20 ns 400 mW 16 Pin DIP (7B)





93410 256-BIT RAM (256 WORD × 1 BIT) FULLY DECODED(FORMERLY 4110)

DESCRIPTION The 93410 is a high speed 256-bit read/write random access memory with full decoding on chip. The memory, organized 256 words x 1 bit, is designed for scratchpad, buffer and distributed main memory applications.

The device has three chip select lines. Two lines are active LOW and the third active HIGH for maximum logic flexibility. In a small system (up to 1K words), the chip selects can be used to decode two address bits, for "row selection" with only a single NAND gate required. In larger systems, the two active LOW chip selects can be drawn from two decoders in a coincident select scheme. The active HIGH chip select could be used as an output strobe.


The 93410 is designed with uncommitted collector outputs to permit "OR-ties" for ease of memory expansion.

PIN NAMES


- $\overline{CS}_1, \overline{CS}_2, CS_3 \qquad \mbox{Chip S} \\ X_0 X_3, Y_0 Y_3 \qquad \mbox{Address} \\ D_{1N} \qquad \qquad \mbox{Data Ir} \\ D_{OUT} \qquad \mbox{Data C} \\ WE \qquad \mbox{Write E}$
- Chip Select Address Inputs Data Input Data Output Write Enable

0.5 UL 0.5 UL 0.5 UL 10 UL 0.5 UL


LOADING



CHIP SELECT	Access Time	20 ns
ADDRESS	Access Time	40 ns
PACKAGE	16 Pin Dip (7B)	
TYPICAL POWER		
DISSIPATION	500 mW	



93415 1024-BIT RAM (1024 WORD × 1 BIT) FULLY DECODED



TTL/MEMORY . ROM

93412, 93434 256-BIT ROM (32 WORD × 8 BIT) FORMERLY 9034

DESCRIPTION The 93412 and 93434 are 256-bit read only memories organized 32 word x 8-bit. The words are selected through 5 address lines. The 8 outputs of the words are uncommitted collectors to allow wire-OR memory expansion. An Enable input is provided for additional decoding flexibility.


The 93412 is a field programmable device intended for rapid turnaround of prototype units. The 93434 requires a separate metal mask for each customer code but is more economical in high volume.

6	•
e x ₀ x ₁ x ₂ x ₃ x ₄	
93412/93434	
32W X 8B	
00 01 02 03 04 05 06 07	
<u> </u>	

PIN NAMES		LOADING
X _o toX₄ Ē	Address Inputs	*1 UL
$\overline{O_0}$ to $\overline{O_7}$	Enable (Active Low) Input (Active Low) Outputs	*1 UL 10 mA
001007		at 0.4 V
* NOTE:	1.67 UL in high state 1 UL in low state	

CHARACTERISTICS


TYPICAL DELAY	Access Time 50 ns
PACKAGE	16 Pin Dip (7B)
TYPICAL POWER DISSIPATION	400 mW



93406 1024-BIT ROM (256WORD×4BIT)FORMERLY4106

DESCRIPTION The 93406 is a 1024-bit, Read-Only-Memory. The Memory is organized as 256 words of 4 bits each. The words are selected through 8 address inputs. The 4 outputs have uncommitted collectors which may be wired-OR with outputs of other ROM's to expand the word size. Programmable enable inputs provide additional decoding flexibility.

The contents of the memory and the enable are permanently mask programmed on customer request.



X_0 to X_7 CS_0 , CS_1 \overline{O}_0 to \overline{O}_3

Address Inputs Chip Select Inputs Data Outputs


0.5 UL

0.5 UL

10 UL

CHARACTERISTICS

ADDRESS TO OUTPUT CHIP SELECT TO OUTPUT PACKAGE <50 ns <50 ns 16 Pin Dip (7B)



93402 16-BIT CAM (4 WORD × 4 BIT) CONTENT ADDRESSABLE/ASSOCIATIVE MEMORY(FORMERLY 4102)

DESCRIPTION The 93402 is a four word by four bit read/write associative memory. Word selection is accomplished by four active low linear select address lines. Individual bit enable lines are provided so that individual bits can be written into and matched.


When an address is present, the outputs will continuously show the contents of the word selected. If more than one word is selected, the output will be the "OR" combination of the stored information. Writing is accomplished by addressing the desired word or words and holding the write enable line low.

Each data input has a corresponding active low enable. Data on an input will be ignored while writing and matching, if the corresponding bit enable is not activated.

Data stored in the memory can be compared with the data on enabled inputs. If the word on the inputs matches a stored word, then the match output for that word will go high.

Uncommitted collecter outputs are provided on the 93402 to allow maximum flexibility in output connections. In many applications such as memory expansion, the outputs of many 93402's can be tied together. An external pullup resistor of value R within the range specified below may be used.


$$\label{eq:rescaled_response} \begin{split} \frac{5.1}{10-\text{F.O.}~(1.6)} \leq \text{R} \leq \frac{2.1}{\text{N}(0.1)+\text{F.O.}~(0.06)} \\ \text{R is in } \text{k}\Omega \\ \text{N} = \text{number of wired-OR outputs} \\ \text{F.O.} = \text{number of TT}\mu\text{L loads driven} \end{split}$$



PIN NAMES


PIN NAMES		LOADING
\overline{X}_0 to \overline{X}_3	Address (Active Low) Inputs	1 UL
D ₀ to D ₃	Data (Active Low) Inputs	1 UL
Ē₀ to Ē₃	Bit Enable (Active Low) Inputs	1.5 UL
WE	Write Enable (Active Low) Input	1.5 UL
Mo to M ₃	Match (Active High) Outputs	10 mA
Mo	First Match (Active Low) Output	at 0.4 V 10 mA
\overline{O}_0 to \overline{O}_3	Data (Active Low) Outputs	at 0.4 V 10 mA
		at 0.4 V

TYPICAL DELAYS	Access Time 25 ns Cycle Time 35 ns
	Match Time 25 ns
PACKAGE	24 Pin Dip (6N)
TYPICAL POWER DISSIPATION	500 mW



·

.



TTL/INTERFACE

INTRODUCTION The 9600 TTL/Interface family includes a wide range of special purpose circuits such as monostable multivibrators, line drivers and receivers, lamp drivers, relay drivers, TTL to MOS and MOS to TTL translators and core memory sense amplifiers. The following table summarizes the functions and circuits presently available in the 9600 series TTL/Interface product line.

PULSE SHAPERS

9600	Retriggerable, Resettable Monostable Multivibrator (One-Shot)
9601	Retriggerable Monostable Multivibrator (One-Shot)
9602	Dual Retriggerable, Resettable Multivibrator (One-Shot)

DRIVERS

9644	Dual High-Voltage, High Current Driver	

LINE DRIVERS/RECEIVERS

Dual Differential Line Driver
Dual Differential Line Receiver
Triple EIA Line Driver
Triple EIA Line Receiver
Dual Differential Line Receiver
Dual Line Driver
Dual Line Receiver

TRANSLATORS

9624	Dual TTL to MOS Interface Element	
9625	Dual MOS to TTL Interface Element	

SENSE AMPLIFIERS

9664/7524	Two Channel Core Memory Sense Amplifier
9665/7525	Two Channel Core Memory Sense Amplifier

TTL/INTERFACE • PULSE SHAPERS • DRIVERS

9600, 9601, 9602 MONOSTABLE MULTIVIBRATORS(1-SHOTS)

DESCRIPTION The 9600, 9601 and 9602 are DC level sensitive retriggerable monostable multivibrators which provide an output pulse whose duration and accuracy is a function of external timing components.

The inputs are D.C. coupled making triggering independent of input transition times. If the input signal is applied to an active high input, triggering will occur on the rising edge of the waveform. By applying the input signal to an active low input, triggering will occur on the falling edge of the waveform.

The input conditions to be satisfied for triggering are indicated by the external logic symbols.

Each time the input conditions for triggering are met, the external capacitor is discharged and a new cycle is started. Successive inputs with a period shorter than the delay time retrigger the monostable resulting in a continuous true output. Retriggering may be inhibited by tying the negation (\overline{Q}) output back to an active level low input.


The 9600 and 9602 have active low reset inputs (\overline{CD}) which allow the one shot to be reset.

NOTE: Refer to Data Sheet for Output Pulse width versus R_x and $\mathsf{C}_{x.}$

CHARACTERISTICS

PACKAGE	9600, 9601	14 Pin Dip (6 A) or Flat Pack (3I)	
	9602	16 Pin Dip (7B) or Flat Pack (4L)	
TYPICAL POWER DISSIPA-			
TION PER ONE SHOT	125 mW		
PULSE WIDTH RANGE	50 ns to ∞		
EXT. RESISTOR RANGE	5KΩ to 50KΩ		
EXT. CAPACITOR RANGE	0 to any practical value		
TYPICAL DELAYS	Trigger Inpu	it to Q 25 ns	
LOADING	Input 1 UL	Output 6 UL	
APPLICATIONS	See Applica	tion Note 173	

	<u></u>		




9644 DUAL HIGH-VOLTAGE, HIGH-CURRENT DRIVER

DESCRIPTION The 9644 is a Dual 4-Input NAND Gate whose output can sink 500 mA in the low state, and maintain 30 volts in the high state. The outputs are uncommitted collectors in a Darlington configuration which have typical saturation voltages of 0.8 volts at low currents and 1.2 volts at 500 mA. The inputs are TT μ L Compatible and feature input clamp diodes. The input fan-in requirement is typically ½ a normal DT μ L Unit Load. An input strobe common to both gates is provided, and an expander input node on each gate is available for input diode expansion. Separate ground pins are provided for each gate to minimize ground pin offset voltages at high current levels.

CHARACTERISTICS

PROPAGATION DELAY OUTPUT CURRENT OUTPUT VOLTAGE POWER DISSIPATION PACKAGE

50 ns 500 mA 30 V 30 mW/Gate 16 Pin DIP (7B)




9614 DUAL DIFFERENTIAL LINE DRIVER

DESCRIPTION The 9614 is a $TT_{\mu}L$ compatible Dual Differential Line Driver. It is designed to drive transmission lines either differentially or single-ended, back-matched or terminated. The outputs are similar to $TT_{\mu}L$, with the active pull-up and the pull-down split and brought out to adjacent pins. This allows multiplex operation (Wired-OR) at the driving site in either the single-ended mode via the uncommitted collector, or in the differential mode by use of the active pull-ups on one side and the uncommitted collectors on the other. The active pull-up is short circuit protected and offers a low output impedance to allow back - matching. The two pairs of outputs are complementary providing "NAND" and "AND" functions of the inputs adding greater flexibility. The input and output levels are $TT_{\mu}L$ compatible with clamp diodes provided at both input and output to handle line transients.

CHARACTERISTICS

PROPAGATION DELAY POWER DISSIPATION PACKAGE 16 ns 87 mW/Driver 16 Pin DIP (7B) or Flat Pak (4L)




9615 DUAL DIFFERENTIAL LINE RECEIVER

DESCRIPTION The 9615 is a dual differential line receiver designed to receive differential digital data from transmission lines and operate over the military and industrial temperature ranges using a single 5 volt supply. It can receive $\pm 500 \text{ mV}$ of differential data in the presence of high level ($\pm 15 \text{ V}$) common mode voltages and deliver undisturbed TT_µL logic to the output. The response time can be controlled by use of an external ca-

pacitor. A strobe is provided along with a 130 Ω terminating resistor (at the inputs). The output has an uncommitted collector with an active pull-up available on an adjacent pin.

CHARACTERISTICS

COMMON MODE VOLTAGE DIFFERENTIAL INPUT THRESHOLD POWER DISSIPATION PACKAGE ±17.5 V 80 mV 75 mW/Line Receiver 16 Pin DIP (7B) or Flat Pak (4L)



9616 TRIPLE EIA RS232C LINE DRIVER

DESCRIPTION The 9616 is a triple line driver which meets the requirements of EIA Specification RS232C. The three independent line drivers feature single ended inputs and outputs, a response control receiving only, a single capacitor, and output voltage protection up to ± 25 volts as defined by the EIA Spec. The 9616 operates from ± 12 V and ± 12 V power supplies and is designed for use in industrial and military data communications applications.

PIN NAMES


 IN_1 , IN_2 , IN_3 OUT₁, OUT₂, OUT₃ RC₁, RC₂, RC₃ Data Inputs Data Outputs Response Control Input

6 D V

CHARACTERISTICS


OUTPUT VOLTAGE PROPAGATION DELAY POWER DISSIPATION PACKAGE

200 ns 120 mW/Driver 14 Pin DIP and Flat Pak



9617 TRIPLE EIA RS232C LINE RECEIVER

DESCRIPTION The 9617 is a triple line receiver which meets the requirements of EIA Specification RS232C. The three independent line receivers feature single ended inputs and outputs, a frequency response control input and selection of a "Fail Safe" control which provides a predetermined output level for line disconnect, line short, or driver power off conditions. The 9617 operates from +12 V and -12 V power supplies and is designed for use in industrial data communications applications.



9620 DUAL DIFFERENTIAL LINE RECEIVER


DESCRIPTION The 9620 is a dual differential line receiver designed to receive differential digital data from transmission lines and operate over the military and industrial temperature ranges. It can receive ±500 mV of differential data in the presence of high level (±15 V) common mode voltages and deliver undisturbed TT_µL logic to the output. In addition to line reception the 9620 can perform many functions, a few of which are presented in the applications section. It can interface with nearly all input logic levels including CML, CTµL, HLLDTµL, RTµL and TTL. HLLDTµL logic can be provided by tying the output to V_{CC2}(+12 V) through a resistor. The outputs can also be wire-OR'ed. The 9620 offers the advantages of logic compatible voltages (+5 V, +12 V), TTL output characteristics, and a flexible input array with a high common mode range. The direct inputs are provided in addition to the attenuated inputs (normally used) to allow the input attenuation and response time to be changed by use of external components.

PIN NAMES

 $A^+, B^+, A^-, B^ A_D^+, B_D^+, A_D^-, B_D^ OUT_A, OUT_B$ Inputs Direct Inputs Data Outputs

CHARACTERISTICS

COMMON MODE VOLTAGE DIFFERENTIAL INPUT THRESHOLD POWER DISSIPATION PACKAGE ±17.5 V 120 mV 120 mW/Recover 14 Pin DIP (6A) or Flat Pak (3I)




9621 DUAL LINE DRIVER

DESCRIPTION The 9621 was designed to drive transmission lines in either a differential or a single-ended mode. Output clamp diodes and back-matching resistors for 130 Ω twisted pair are provided. The output has the capability of driving high capacitance loads. It can typically switch >200 mA during transients.

CHARACTERISTICS

CLAMPED OUTPUT VOLTAGE6.0 VPROPAGATION DELAY11 nsPOWER DISSIPATION95 mlPACKAGE14 Pi

6.0 V 11 ns 95 mW/Driver 14 Pin DIP (6A) or Flat Pak (3I)




9622 DUAL LINE RECEIVER

DESCRIPTION The 9622 is a dual line receiver designed to discriminate a worst case logic swing of 2 volts from a \pm 10 volt common mode noise signal or ground shift. A 1.5 volt threshold is built into the differential amplifier to offer a TTL compatible threshold voltage and maximum noise immunity. The offset is obtained by use of current sources and matched resistors and varies only \pm 5% (75 mV) over the military and industrial temperature ranges.

The 9622 allows the choice of output states with the inputs open without affecting circuit performance by use of S3. A 130 Ω terminating resistor is provided at the input of the each line receiver. An enable is also provided for each line receiver. The output is TTL compatible. The output high level can be increased to +12 V by tying it to a positive supply through a resistor. The outputs can be wire-OR'ed.

CHARACTERISTICS

COMMON MODE VOLTAGE DIFFERENTIAL INPUT THRESHOLD POWER DISSIPATION PACKAGE ±12 V 1.5 V 150 mW/Line Receiver 14 Lead DIP (6A) or Flat Pak (3I)




9624 DUAL TTL TO MOS INTERFACE ELEMENT

DESCRIPTION The 9624 is a dual two-input $TT\mu L$ compatible interface gate specifically designed to drive MOS. The output swing is adjustable and will allow it to be used as a data driver, clock driver or discrete MOS driver. It has an active output for driving medium capacitive loads.

CHARACTERISTICS

PROPAGATION DELAY POWER DISSIPATION PACKAGE 120 ns 30 mW/Gate 14 Pin DIP (6A) or Flat Pak (3I)




9625 DUAL MOS TO TTL INTERFACE ELEMENT

DESCRIPTION The 9625 is a dual MOS to $TT_{\mu}L$ level converter. It is designed to convert standard negative MOS logic levels to $TT_{\mu}L$ levels. The 9625 features a high input impedance which allows preservation of the driving MOS logic level.

CHARACTERISTICS

PROPAGATION DELAY POWER DISSIPATION PACKAGE 73 ns 25 mW/Gate 14 Pin DIP (6A) or Flat Pak (3I)




9664/7524 • 9665/7525 CORE MEMORY SENSE AMPLIFIERS

DESCRIPTION The 9664 and 9665 are two channel core memory sense amplifiers constructed on a silicon chip using the patented Fairchild Planar[®] epitaxial process. They can be used for small (1k to 8k words) memories as well as larger memory systems. These devices are suitable for small core sizes facilitating very fast memory cycle times. The 9664 and 9665 feature tight threshold accuracy, fast response time, independent strobe selection and are intended to be pin for pin replacements for the 7524 and 7525. Unit to unit variations are minimized so that individual adjustments of the threshold and strobe timing are unnecessary. The 9664 and 9665 are identical except for the guaranteed threshold accuracy ($\pm 4 \text{ mV}$ for the 9664 and $\pm 7 \text{ mV}$ for the 9665).


CHARACTERISTICS


THROUGH DELAY THRESHOLD UNCERTAINTY POWER DISSIPATION PACKAGE 30 ns ±2 mV 175 mW Total 16 Lead DIP (7B)



PACKAGING SECTION

TTL PACKAGE DRAWINGS





INTRODUCTION The optimum design of a data processing system should take into account the difference in speed requirements for various parts of the system. It may be advantageous to mix high-speed, standard, and low-power TTL devices in the same system in order to minimize cost and power consumption and increase performance. For this reason, all devices in the Fairchild TTL family are completely compatible in supply voltage, logic input and output voltages and noise margins.

Still, there are some variations in input and output loading characteristics of high-speed, standard and low-power TTL circuits. These differences must be considered when mixing circuits in a system. The following tables list the input and output loading factors for each device in the Fairchild TTL family.

These loading tables are normalized around the standard TTL family. The input and output loads of the standard TTL circuits are given a numerical value of 1, and all other devices are defined in relation to the standard circuits.

The devices within any particular family are generally designed to drive up to 10 similar circuits. For example, a 9N or 9300-series device can drive up to 10 similar devices; however, a 9N-series device will drive only eight 9H-series circuits. A 9L or 93L-series circuit will drive up to 10 9L or 93L circuits, but will drive only two 9N or 9H-series devices.

The table below shows the actual and normalized relationship between the three TTL families.

	SERIES 9000 9N/54, 74 9300/54, 74	SERIES 9H/54H, 74H 93H	SERIES 9L 93L
Max Input "O" Current	1.6 mA	2.0 mA	0.40 mA
Normalized Fan In	1	1.25	0.25
Max Output "O" Current	16 mA	20 mA	4.0 mA
Normalized Fan Out	10	12.5	2.5

TTI /COL 0000 CEDIEC

			111/5519	000 SERIES			
DEVICE TYPE	TERMINAL	NORMALIZED INPUT FACTOR	NORMALIZED OUTPUT FACTOR	DEVICE TYPE	TERMINAL	NORMALIZED INPUT FACTOR	NORMALIZED OUTPUT FACTOR
9000	J, K, C _P Inputs JK Input	1.0 2.0		9005	Any Input Any Output	1.5	10.0
	$\overline{S}_{D}, \overline{C}_{D}$ Outputs	2.7	10.0	9006	Any Input Any Output	1.5	N/A
9001	J, K, C _P Inputs JK Input S _D , C _D	1.0 2.0 2.7		9007	Any Input Any Output	1.0	10.0
	Outputs		10.0	9008	Any Input Any Output	1.5	10.0
9002	Any Input Any Output	1.0	10.0	9009	Any Input Any Output	2.0	30.0
9003	Any Input Any Output	1.0	10.0	9012	Any Input Any Output	1.0	0.C.
9004	Any Input Any Output	1.0	10.0	9014	Any Input Any Output	1.5	10.0

	TTL/SSI 9000 SERIES					
DEVICE	TERMINAL	NORMALIZED INPUT FACTOR	NORMALIZED OUTPUT FACTOR			
9015	Any Input Any Output	1.0	10.0			
9016	Any Input Any Output	1.0	10.0			
9017	Any Input Any Output	1.0	O.C.			
9020	J, K Inputs C _P Input C _D Inputs JK Input Outputs	1.0 2.0 2.7 4.0	10.0			
9022	J, \overline{K} Inputs C_P Input \overline{S}_D , \overline{C}_D Inputs JK Input Outputs	1.0 2.0 2.7 4.0	10.0			
9024	J, \overline{K} Inputs C_{p}, \overline{S}_{D} Inputs \overline{C}_{D} Input Outputs	1.0 2.0 3.0	10.0			

TTL/SSI 9N/54, 74 SERIES

DEVICE TYPE	TERMINAL	NORMALIZED INPUT FACTOR	NORMALIZED OUTPUT FACTOR
9N00/	Any Input	1.0	
7400, 5400	Any Output		10.0
9N01/ 7401,	Any Input	1.0	
5401	Any Output		0.C.
9N02/ 7402,	Any Input	1.0	
5402, 5402	Any Output		10.0
9N03/ 7403,	Any Input	1.0	ч.
5403	Any Output		O.C.
9N04/ 7404,	Any Input	1.0	
5404, 5404	Any Output		10.0
9N05/ 7405,	Any Input	1.0	
5405	Any Output		0.C.
9N08/ 7408,	Any Input	1.0	
5408, 5408	Any Output	and the second sec	10.0

	TTL/SSI 9N/54	4, 74 SERIES	
DEVICE TYPE	TERMINAL	NORMALIZED INPUT FACTOR	NORMALIZED OUTPUT FACTOR
9N10/	Any Input	1.0	
7410, 5410	Any Output		10.0
9N11/ 7411,	Any Input	1.0	
5411	Any Output		10.0
9N20/ 7420,	Any Input	1.0	
5420, 5420	Any Output		10.0
9N30/ 7430,	Any Input	1.0	
5430, 5430	Any Output		10.0
9N40/ 7440,	Any Input	1.0	
5440, 5440	Any Output		30.0
9N50/	A, B, C, or D Input	1.0	
7450, 5450	X and X Input Any Output	N/A	10.0
9N51/	Any Input	1.0	
7451, 5451	Any Output		10.0
9N53/ 7453,	A, B, C, D, E, F, G and H Input	1.0	
7453, 5453	X or X Input Output	N/A	10.0
9N54/ 7454,	Any Input	1.0	
7454, 5454	Any Output		10.0
9N60/	Any Input	1.0	
7460, 5460	X or \overline{X} Output		N/A
9N70/ 7470,	J ₁ , J ₂ , J*, K ₁ , K ₂ , K* Inputs	1.0	
5470	Clock Input	1.0	
	Preset or Clear Input Q or Q Output	2.0	10.0
9N72/	$J_1, J_2, J_3, K_1, K_2, K_3$	1.0	
7472, 5472	Inputs Clock Input	2.0	
	Preset or Clear Inputs Q or \overline{Q} Output	2.0	10.0
9N73/	J or K Input	1.0 2.0	
7473, 5473	Clock Input Clear Input Q or Q Output	2.0	10.0

DEVICE TYPE	TERMINAL	NORMALIZED INPUT FACTOR	NORMALIZED OUTPUT FACTOR
9N74/	D Input	1.0	
7474,	Clock Input	2.0	
5474	Preset Input	2.0	(
1	Clear Input	3.0	
	Q or \overline{Q} Output		10.0
9N76/	J or K Input	1.0	
7476,	Clock Input	2.0	
5476	Clear Input	2.0	
	Preset Input	2.0	
	Q or Q Output		10.0
9N86/ 7486,	Any Input	1.0	
5486	Any Output		10.0

TTL/SSI 9N/54, 74 SERIES

TTL/SSI 9L SERIES

DEVICE TYPE	TERMINAL	NORMALIZED INPUT FACTOR	NORMALIZED OUTPUT FACTOR
9L00	Any Input Any Output	0.25	2.5
9L04	Any Input Any Output	0.25	2.5
9L24	J, \overline{K} Inputs C_{p} , \overline{S}_{D} Inputs \overline{C}_{D} Input Outputs	0.25 0.50 0.75	2.5
9L54	Any Input Any Output	0.25	2.5

DEVICE TYPE	TERMINAL	NORMALIZED INPUT FACTOR	NORMALIZED OUTPUT FACTOR
9H00/	Any Input	1.25	
74H00, 54H00	Any Output		12.5
9H01/ 74H01,	Any Input	1.25	
54H01	Any Output		O.C.
9H04/ 74H04,	Any Input	1.25	
54H04	Any Output		12.5
9H05/ 74H05,	Any Input	1.25	
54H05	Any Output		0.C.
9H10/ 74H10,	Any Input	1.25	
54H10	Any Output		12.5
9H20/ 74H20,	Any Input	1.25	
54H20	Any Output		12.5
9H30/ 74H30,	Any Input	1.25	
54H30	Any Output		12.5
9H40/ 74H40,	Any Input	1.25	
54H40	Any Output		37.5
9H72/ 74H72,	J ₁ , J ₂ , J ₃ , K ₁ , K ₂ , K ₃ Inputs	1.25	
54H72	Preset or Clear Inputs	2.50	
	Clock Input Q or Q Output	1.25	12.5
9H73/	J, K, or Clock Input	1.25	
74H73,	Clear Input	2.50	10.5
54H73	Q or Q Output	1.05	12.5
9H76/ 74H76.	J, K, or Clock Input Clear or Preset Input	1.25 2.50	
54H76	$Q \text{ or } \overline{Q} \text{ Output}$	2.00	12.5

TTL/MSI 93/54, 74 SERIES

DEVICE TYPE	TERMINAL	NORMALIZED INPUT FACTOR	NORMALIZED OUTPUT FACTOR	DEVICE TYPE	TERMINAL	NORMALIZED INPUT FACTOR	NORMALIZED OUTPUT FACTOR
9300	PE Input P ₀ to P ₃ , J, K, MR Inputs C _P Input	2.3 1.0 2.0	6.0	9306	$\frac{P_0}{PE} \text{ to } P_3 \text{ Inputs}$ $\frac{PE}{PE}, CP \text{ Inputs}$ $CE_0 \text{ to } CE_5, \overline{C}_D \text{ Inputs}$ $All \text{ Outputs}$	0.67 2.0 1.0	6.0
9301	All Outputs All Inputs All Outputs	1.0	10.0	9307	A ₀ to A ₃ Inputs LT Input RBI Input RBO Output	1.0 4.0 0.5	1.5
9304	A, B, C, \overline{A}_2 , \overline{B}_2 , \overline{C}_2 Inputs C ₀ Output S Output S Output	4.0	7.0 10.0 9.0	9308	All Other Outputs D_0 to D_3 Inputs \overline{E}_0 , \overline{E}_1 , \overline{MR} Inputs Q_0 to Q_3 Outputs	1.5 1.0	9.0
9305	S _o , S ₁ Inputs All Other Inputs All Outputs	2.0 1.0	8.0	9309	All Inputs Z_a , Z_b Outputs \overline{Z}_a , \overline{Z}_b Outputs	1.0	10.0 9.0

TTL/SSI 9H SERIES

		TIL/MSI 9
TERMINAL	NORMALIZED INPUT FACTOR	NORMALIZED OUTPUT FACTOR
\overline{PE} , CET, C _P Inputs CEP, \overline{MR} Inputs P ₀ to P ₃ All Outputs	2.0 1.0 0.67	6.0
All Inputs All Outputs	1.0	10.0
All Inputs Z Output Z Output	1.0	10.0 9.0
\overline{E} , \overline{S}_0 to \overline{S}_3 , \overline{MR} Inputs D ₀ to D ₃ Inputs All Outputs	1.0 1.5	9.0
All Inputs All Outputs	1.0	N/A
\overline{PE} , CET, C _P Inputs CEP, MR Inputs P ₀ to P ₃ Inputs All Outputs	2.0 1.0 0.67	6.0
A ₀ , A ₁ , A ₂ , A ₃ Inputs LT Input RBI Input RBO Output All Other Outputs	1.0 4.0 0.5	1.5 N/A
	1.0 2.0	5.0 6.0 10.0
All Inputs All Outputs	1.0	10.0
All Inputs All Outputs	1.0	10.0
All Inputs A <b, a="">B Outputs A = B Output</b,>	2.0	9.0 10.0
All Inputs All Outputs	1.0	N/A
A ₀ , A ₁ , A ₂ , A ₃ Inputs LT Input RBI Input RBO Output All Other Outputs	1.0 4.0 0.5	1.5 N/A
	\overline{PE} , CET, C _P Inputs CEP, MR Inputs P ₀ to P ₃ All OutputsAll Inputs All OutputsAll Inputs Z Output Z Output \overline{E} , \overline{S}_0 to \overline{S}_3 , \overline{MR} Inputs D ₀ to D ₃ Inputs All OutputsAll Inputs All Outputs \overline{E} , \overline{S}_0 to \overline{S}_3 , \overline{MR} Inputs All Outputs \overline{PE} , CET, C _P Inputs CEP, MR Inputs P ₀ to P ₃ Inputs All Outputs \overline{PE} , CET, C _P Inputs CEP, MR Inputs P ₀ to P ₃ Inputs All Outputs \overline{PE} , Output \overline{CEP} , \overline{MR} Inputs P ₀ to P ₃ Inputs All Outputs \overline{PE} , Output \overline{RBO} Output All Outputs \overline{O} Input \overline{T} to $\overline{7}$, \overline{EI} Inputs \overline{EO} Output \overline{A}_{0} , \overline{A}_{1} , \overline{A}_{2} Outputs \overline{O} Input $\overline{1}$ to $\overline{7}$, \overline{EI} Inputs \overline{EO} Output \overline{A}_{0} , \overline{A}_{1} , \overline{A}_{2} Outputs \overline{A} \overline{O} Input \overline{A}_{1} , \overline{A}_{2} Output \overline{A}_{2} , \overline{A}_{1} , \overline{A}_{2} Output \overline{A}_{2} , \overline{A}_{1} , \overline{A}_{2} Output \overline{A} <td< td=""><td>TERMINALINPUT FACTOR\overline{PE}, CET, Cp Inputs CEP, MR Inputs2.0 1.0 P_0 to P_3 All Outputs2.0 1.0All Inputs1.0All Inputs1.0All Inputs1.0All Inputs1.0All Outputs1.0All Inputs1.0Z Output1.0Z Output1.0All Outputs1.0All Outputs1.0$P_{\overline{S}}$ to \overline{S}_3, \overline{MR} Inputs1.0All Outputs1.0$P_{\overline{S}}$ to \overline{S}_3, \overline{MR} Inputs1.0All Outputs1.0$P_{\overline{S}}$ CET, Cp Inputs2.0CEP, MR Inputs1.0P_{0} to P_3 Inputs1.0All Outputs1.0\overline{REO} Output4.0\overline{REO} Output2.0\overline{O} Input1.0All Other Outputs2.0\overline{O} Output2.0\overline{CO} Output2.0\overline{CO} Output1.0All Outputs1.0All Outputs1.0All Inputs1.0All Outputs1.0All Inputs1.0All Inputs1.0All Inputs1.0All Inputs1.0All Inputs1.0All Inputs1.0All Inputs1.0All Input0.5RBO Output4.0RBO Output0.5RBO Output0.5</td></td<>	TERMINALINPUT FACTOR \overline{PE} , CET, Cp Inputs CEP, MR Inputs2.0 1.0 P_0 to P_3 All Outputs2.0 1.0All Inputs1.0All Inputs1.0All Inputs1.0All Inputs1.0All Outputs1.0All Inputs1.0Z Output1.0Z Output1.0All Outputs1.0All Outputs1.0 $P_{\overline{S}}$ to \overline{S}_3 , \overline{MR} Inputs1.0All Outputs1.0 $P_{\overline{S}}$ to \overline{S}_3 , \overline{MR} Inputs1.0All Outputs1.0 $P_{\overline{S}}$ CET, Cp Inputs2.0CEP, MR Inputs1.0 P_{0} to P_3 Inputs1.0All Outputs1.0 \overline{REO} Output4.0 \overline{REO} Output2.0 \overline{O} Input1.0All Other Outputs2.0 \overline{O} Output2.0 \overline{CO} Output2.0 \overline{CO} Output1.0All Outputs1.0All Outputs1.0All Inputs1.0All Outputs1.0All Inputs1.0All Inputs1.0All Inputs1.0All Inputs1.0All Inputs1.0All Inputs1.0All Inputs1.0All Input0.5RBO Output4.0RBO Output0.5RBO Output0.5

,74 SERIES	\$	H	
DEVICE TYPE	TERMINAL	NORMALIZED INPUT FACTOR	NORMALIZED OUTPUT FACTOR
9328	D_{S} Input D_{0} , D_{1} , \overline{MR} Inputs C_{p} (Common) C_{p} (Separate) All Outputs	2.0 1.0 3.0 1.5	6.0
9334	$A_p, A_1, A_2, D, \overline{C}$ Inputs \overline{E} Input All Outputs	1.0 1.5	6.0
9337	A ₀ , A ₁ , A ₂ , A ₃ Inputs LT Input RBI Input RBO Output All Other Outputs	1.0 4.0 0.5	1.5 N/A
9338	$\begin{array}{l} A_0, A_1, A_2 \text{ Inputs} \\ B_0, B_1, B_2 \text{ Inputs} \\ C_0, C_1, C_2 \text{ Inputs} \\ D_A, C_p, \overline{SLE} \\ All \text{ Outputs} \end{array}$	0.67 0.67 0.67 0.67	10.0
9340	$ \begin{array}{c} \overline{A}_0 \ \text{to} \ \overline{A}_3, \ \overline{B}_0 \ \text{to} \ \overline{B}_3, \\ \overline{CG}_1 \ \text{Inputs} \\ S_0, \ S_1, \ \overline{CP}_1, \ \overline{CP}_2, \\ \overline{CG}_3 \ \text{Inputs} \\ \overline{CG}_2 \ \text{Inputs} \\ \overline{CG}_2 \ \text{Input} \\ \overline{COE} \ \text{Input} \\ All \ \text{Outputs} \end{array} $	3.0 1.0 2.0 1.5	10.0
9341/ 54181, 74181	$ \overrightarrow{A_0} \text{ to } \overrightarrow{A_3}, \overrightarrow{B_0} \text{ to } \overrightarrow{B_3}, $ Inputs $ S_0 \text{ to } S_3 \text{ Inputs} $ $ \overrightarrow{C_{IN}} \text{ Input} $ $ \overrightarrow{CE} \text{ Input} $ $ \overrightarrow{C_0}, \overrightarrow{CG}, A = B $ $ Outputs $ $ \overrightarrow{CP} \text{ Output} $ $ \overrightarrow{F_0} \text{ to } \overrightarrow{F_3} \text{ Outputs} $	3.0 4.0 5.0 1.0	8.0 7.0 10.0
9342/ 54182, 74182	$\begin{array}{c c} C_{1N} & \text{Input} \\ \hline CP_0 & \text{to} & \overline{CP}_3 & \text{Inputs} \\ \hline CG_0, & \overline{CG}_2 & \text{Inputs} \\ \hline CG_1 & \text{Input} \\ \hline CG_3 & \text{Input} \\ \hline All & \text{Outputs} \end{array}$	2.0 4.0 9.0 10.0 5.0	10.0
9348	All Inputs All Outputs	2.0	10.0
9350	MR, MS Inputs <u>CP</u> ₀ Input <u>CP</u> ₁ Input All Outputs	1.0 2.0 4.0	10.0
9352/ 5442, 7442	All Inputs All Outputs	1.0	10.0
9353/ 5443, 7443	All Inputs All Outputs	1.0	10.0
9354/ 5444, 7444	All Inputs All Outputs	1.0	10.0

TTL/MSI 93/54,74 SERIES

			TTL/MSI
DEVICE TYPE	TERMINAL	NORMALIZED INPUT FACTOR	NORMALIZED OUTPUT FACTOR
9356	MR Input CP ₀ , CP ₁ Inputs All Outputs	1.0 2.0	10.0
9357A/ 5446, 7446	A, B, C, D, RBI, LT Inputs BI/RBO Input a to g Outputs BI/RBO Output	1.0 2.6	12.5 5.0
9357B/ 5447, 7447	A, B, C, D, RBI, LT Inputs BI/RBO Input ā to g Outputs BI/RBO Output	1.0 2.6	12.5 5.0
9358 / 5448, 7448	A, B, C, D, RBI, <u>LT</u> Inputs BI/RBO Input a to g Outputs BI/RBO Output	1.0 2.6	6.0 5.0
9359 / 5449, 7449	All Inputs All Outputs	1.0	6.0
9360/ 54192, 74192	All Inputs All Outputs	1.0	10.0
9366/ 54193, 74193	All Inputs All Outputs	1.0	10.0
9375/ 5475, 7475 9377/ 5477, 7477	D ₁ , D ₂ , D ₃ , D ₄ Input CP ₁₋₂ , CP ₂₋₃ Input All Outputs	2.0 4.0	10.0
9380/ 5480, 7480	$\begin{array}{c} A_1, A_2, B_1, B_2, A_C, B_C\\ Input\\ A^* \text{ or } B^* \text{ Input}\\ C Input\\ \underline{\Sigma} \text{ or } \overline{\Sigma} \text{ Output}\\ \overline{C}_{n+1} \text{ Output}\\ A^* \text{ or } B^* \text{ Output} \end{array}$	1.0 1.65 5.0	10.0 5.0 3.0
9382/ 5482, 7482	$\begin{array}{c} A_1 \text{ or } B_1 \text{ Input} \\ A_2 \text{ or } B_2 \text{ Input} \\ C_{1N} \text{ Input} \\ C_2 \text{ Output} \\ \Sigma_1 \text{ or } \Sigma_2 \text{ Output} \end{array}$	4.0 1.0 4.0	5.0 10.0

TERMINAL	NORMALIZED INPUT FACTOR	NORMALIZED OUTPUT FACTOR
$\begin{array}{l} A_1, B_1, A_3, B_3 Inputs \\ A_2, B_2, A_4, B_4 Inputs \\ C_{IN} Input \\ C_4 Output \\ \mathfrak{D}_1, \mathfrak{D}_2, \\ \mathfrak{D}_3, \mathfrak{D}_4, Outputs \end{array}$	4.0 1.0 4.0	5.0 10.0
$\begin{array}{l} R_{01}, R_{02}, R_{91}, R_{92} \text{Input} \\ \hline CP_{B-D} \text{Input} \\ \hline CP_A \text{Input} \\ All \text{Outputs} \end{array}$	1.0 4.0 2.0	10.0
A or B Input CP Input Q or Q Output	1.0 1.0	10.0
$\frac{R_{01}}{CP_{B-C}} \text{ or } R_{02} \text{ Input} \\ \frac{CP_{B-C}}{CP_A} \text{ Input} \\ \text{All Outputs}$	1.0 4.0 2.0	10.0
$\begin{array}{c} R_{01} \text{ or } R_{02} \text{ Input} \\ \hline CP_{\beta} \text{ Input} \\ \hline CP_{A} \text{ Input} \\ All \text{ Outputs} \end{array}$	1.0 2.0 2.0	10.0
P_{1A} to P_{1D} , P_{2A} to P_{2D} Inputs D_{S} , CP, C _L Inputs PE ₁ , PE ₂ Inputs All Outputs	1.0 1.0 4.0	10.0
$ \begin{array}{c} M \ \text{Input} \\ P_A \ \text{to} \ P_D, \ \overline{CP}_1, \ \overline{CP}_2, \\ D_S \ \text{Inputs} \\ \text{All Outputs} \end{array} $	2.0 1.0	10.0
$\begin{array}{l} PE Input \\ P_{A} \text{ to } P_{E}, D_{S}, CP, \\ \widetilde{C}_{L} Inputs \\ All Outputs \end{array}$	5.0 1.0	10.0
	A1, B1, A3, B3 Inputs A2, B2, A4, B4 Inputs C1N Input C4 Output $\Sigma_1, \Sigma_2, \Sigma_3, \Sigma_4, Outputs$ R01, R02, R91, R92 Input CP8-D Input CP4 Input All OutputsA or B Input CP Input Q or Q OutputR01 or R02 Input CP8-C Input CP8-C Input All OutputsR01 or R02 Input CP8 Input All OutputsR01 or R02 Input CP8 Input All OutputsR01 or R02 Input CP8 Input All OutputsP1A to P1D, P2A to P2D Inputs D5, CP, CL Inputs All OutputsM Input PA to PD, CP1, CP2, D5 Inputs All OutputsM Input PE 1nput All OutputsPE Input PA to PE, D5, CP, GL InputsPE Input PA to PE, D5, CP, GL Inputs	TERMINALINPUT FACTOR A_1, B_1, A_3, B_3 Inputs A_2, B_2, A_4, B_4 Inputs C_1 Input4.0 A_2, B_2, A_4, B_4 Inputs C_4 Output1.0 C_1 Output4.0 $\Sigma_1, \Sigma_2, \Sigma_3, \Sigma_4, Outputs$ 1.0 $R_{01}, R_{02}, R_{91}, R_{92}$ Input CP_A Input1.0 CP_{B-D} Input CP_A Input2.0All Outputs1.0 R_{01} or R_{02} Input Q or \overline{Q} Output1.0 R_{01} or R_{02} Input Q or \overline{Q} Input Q or \overline{Q} Output1.0 R_{01} or R_{02} Input Q or \overline{Q} Output1.0 R_{01} or R_{02} Input Q or \overline{Q} Output1.0 R_{01} or R_{02} Input $\overline{CP_A}$ Input A II Outputs1.0 P_{1A} to P_{1D}, P_{2A} to P_{2D} Inputs A II Outputs1.0 P_{1A} to $P_{1D}, \overline{CP}_1, \overline{CP}_2,$ $D_5, CP, CL InputsA II Outputs2.0M InputP_A to P_D, \overline{CP}_1, \overline{CP}_2,D_5, CP,Q_1 Inputs2.0P_{1A} to P_{E}, D_{5}, CP,Q_1 Inputs5.0P_A to P_E, D_5, CP,Q_1 Inputs5.0P_A to P_E, D_5, CP,Q_1 Inputs5.0P_A to P_E, D_5, CP,Q_1 Input$

DEVICE TYPE	TERMINAL	NORMALIZED INPUT FACTOR	NORMALIZED OUTPUT FACTOR		DEVICE TYPE
93L00	$\overline{PE} \text{ Input} \\ P_0 \text{ to } P_3, \text{ J}, \overline{K}, \overline{MR} \\ \text{ Inputs} \\$	0.575 0.25			93L16
	C _P Input All Outputs	0.50	2.0	-	93L18
93L01	All Inputs All Outputs	0.25	2.5		93210
93L08	D_0 to D_3 Inputs	0.375			
	$\overline{E}_0, \overline{E}_1, \overline{MR}$ Inputs Q_0 to Q_3 Outputs	0.25	2.25		93L21
93L09	All Inputs $Z_a Z_b Outputs$ $\overline{Z}_a \overline{Z}_b Outputs$	0.25	2.50 2.25		93L22
93L10	PE, CET, C _P Inputs CEP, MR Inputs	0.5 0.25			93L24
	P ₀ to P ₃ Inputs All Outputs	0.17	1.5		93L28
93L11	All Inputs All Outputs	0.25	2.5		
93L12	All Inputs Z Output Z Output	0.25	2.5 2.25		93L40
93L14	$\overline{E}, \overline{S}_0$ to $\overline{S}_3, \overline{MR}$ Inputs D ₀ toD ₃ Inputs All Outputs	0.25 0.375	2.25		

DEVICE TYPE	TERMINAL	NORMALIZED INPUT FACTOR	NORMALIZED OUTPUT FACTOR
93L16	\overline{PE} , CET, C _P Inputs CEP, \overline{MR} Inputs P ₀ toP ₃ Inputs All Outputs	0.5 0.25 0.17	1.5
93L18	0 Input 1 to 7, El Inputs EO Output GS Output A₀, A₁, A₂ Outputs	0.25 0.5	1.25 1.5 2.5
93L21	All Inputs All Outputs	0.25	2.5
93L22	All Inputs All Outputs	0.25	2.5
93L24	All Inputs A $<$ B A $>$ B Output A = B Output	0.5	2.25 2.5
93L28	D_{S} Input D_{0} , D_{1} , \overline{MR} Inputs C_{P} (Common) C_{P} Separate All Outputs	0.5 0.25 0.75 0.375	2.0
93L40	$ \begin{array}{l} \overline{A}_0 \underbrace{\text{to}} \overline{A}_3, \overline{B}_0 \underbrace{\text{to}} \overline{B}_3, \\ \overline{CG}_{-1} \underbrace{\text{Inputs}} \\ S_0, S_1, \overline{CP}_1, \overline{CP}_2, \\ \overline{CG}_{-3} \underbrace{\text{Inputs}} \\ \overline{CG}_{-2} \underbrace{\text{Input}} \\ \overline{COE} \underbrace{\text{Input}} \\ \overline{COE} \underbrace{\text{Input}} \\ \overline{All} \underbrace{\text{Outputs}} \end{array} $	0.75 0.25 0.5 0.375	2.5

TTL/MEMORY

DEVICE TYPE	TERMINAL	NORMALIZED INPUT FACTOR	NORMALIZED OUTPUT FACTOR
93400	X_0 to X_5 Inputs Y_0 to Y_5 Inputs R/W Input Output	1.0 0.18 0.12	6.0
93401	E_1 to E_4 Inputs A_0 to A_3 Inputs X_0 to X_5 Outputs	0.25 0.25	8.0
93402	$ \begin{array}{l} \overline{A}_0 \text{ to } \overline{A}_3 \text{ Inputs} \\ \overline{D}_0 \text{ to } \overline{D}_3 \text{ Inputs} \\ \overline{E}_0 \text{ to } \overline{E}_3 \text{ Inputs} \\ \overline{WE} \text{ Inputs} \\ \overline{WE} \text{ Input} \\ \overline{M}_0 \text{ to } \overline{M}_3, \overline{M}_0 \text{ Outputs} \\ \overline{O}_0 \text{ to } \overline{O}_3 \text{ Outputs} \end{array} $	1.0 1.0 1.5 1.5	6.0 6.0
93403	A_0 to A_3 Inputs D_0 to D_3 Inputs \overline{WE} , \overline{CS} Inputs \overline{O}_0 to \overline{O}_3 Outputs	1.0 1.0 1.0	6.0


DEVICE TYPE	TERMINAL	NORMALIZED INPUT FACTOR	NORMALIZED OUTPUT FACTOR
93406	A_0 to A_7 inputs CS ₀ to CS ₁ inputs O ₀ to O ₃ Outputs	0.5 0.5	10.0
93433	X_0 to X_3 Inputs Y_0 to Y_3 Inputs W_0 , W_1 Inputs \overline{S}_0 , \overline{S}_1 Outputs	11 mA at 2.1 V 11 mA at 2.1 V 1.0	12.5/25
93434	A₀ to A₄ Inputs Ē Input Ō₀ to Ō ₇ Outputs	1.0 1.0	6.0
93435	$\begin{array}{c} \underline{A}_0 \text{ to } \underline{A}_{15} \text{ Inputs} \\ \overline{I}_0 \text{ to } \overline{I}_3 \text{ Inputs} \\ \underline{CS}, \overline{WE} \text{ Inputs} \\ \overline{O}_0 \text{ to } \overline{O}_3 \text{ Outputs} \end{array}$	1.0 2.0 1.0	6.0

DËVICE TYPE	TERMINAL	NORMALIZED INPUT FACTOR	NORMALIZED OUTPUT FACTOR
9600	Any Input Any Output	1.0	6.0
9601	Any Input Any Output	1.0	6.0
9602	Any Input Any Output	1.0	6.0
9614	Input Output	1.0	15 mA
9615	Input Output	N/A	10.0
9616	Input Output	1.0	15 mA
9617	Input Output	N/A	10.0
9620	Line Input Output	N/A	10.0


TTL/INTERFAC	E 9600 SERIE	S		
NORMALIZED OUTPUT FACTOR	DEVICE TYPE	TERMINAL	NORMALIZED INPUT FACTOR	NORMALIZED OUTPUT FACTOR
6.0	9621	Line Input Output	1.5	20 mA
6.0	9622	Line Input Strobe Input Output	N/A 1.0	8.0
6.0	9624	Input Output	1.0	N/A
15 mA	9625	Input Output	N/A	1.0
10.0	9644	Input Output	0.5	500 mA, 30 V
15 mA	9664/	Sense Input	N/A	
10.0	7524, 9665/ 7525	Strobe Input Output	1.0	10.0
10.0				


TTL/SSI

TOP VIEW





88






9L04	9L24	9L54
	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
9H00/54H00, 74H00	9H01/54H01, 74H01	9H04/54H04, 74H04
	*OPEN COLLECTOR	
9H05/54H05, 74H05	9H10/54H10, 74H10	9H20/54H20, 74H20
*OPEN COLLECTOR 9H22/54H22, 74H22	9H30/54H30, 74H30	9H40/54H40, 74H40
14 13 12 11 10 9 8 Vcc NC 9 NC 9 NC 9 NC 9 NC 9 NC 9 NC 9 NC 9	14 13 12 11 10 9 8 Vcc NC NC NC NC Vcc 1 2 3 4 5 6 7	
*OPEN COLLECTOR		
9H73/54H73, 74H73	9H76/54H76, 74H76	9H78/54H78, 74H78
		$ \begin{array}{c} 14 \\ 13 \\ 12 \\ 11 \\ 10 \\ 9 \\ 8 \\ 1 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 1 \\ 1 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 6 \\ 6 \\ 6 \\ 6 \\ 7 \\ 6 \\ 6 \\ 6 \\ 6 \\ 6 \\ 6 \\ 7 \\ 6 \\ 6 \\ 6 \\ 6 \\ 6 \\ 6 \\ 6 \\ 6 \\ 6 \\ 6$









9380/5	480, 7480 9382/5	5482, 7482
	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	11 10 9 8 GND NC NC C2 C1N VCC NC NC 4 5 6
9383/5483, 7483	9390/5490, 7490	9391/5491, 7491
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
9392/5492, 7492	9393/5493, 7493	9394/5494, 7494
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
9395/5495, 7495	9396/5496, 7496	93L00
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
93L01	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	93L09 16 15 14 13 12 11 10 9 v_{cc} z_{a} z_{a} s_{0} t_{0a} t_{1a} t_{2a} t_{3a} z_{b} z_{b} s_{1} t_{0b} t_{1b} t_{2b} t_{3b} 0 1 2 3 4 5 6 7 8







TTL/MEMORY



TTL/INTERFACE





PIN ARRANGEMENTS • FLAT PAKS




PIN ARRANGEMENTS • FLAT PAKS









TTL/SSI 9H04/54H04, 74H04 9H00/54H00, 74H00 9H01/54H01, 74H01 12 OPEN COLLECTOR 9H10/54H10, 74H10 9H05/54H05, 74H05 12 11 10 10 *OPEN COLLECTOR 9H20/54H20, 74H20 9H22/54H22, 74H22 12 11 10 12 11 10 OPEN COLLECTOR 9H30/54H30, 74H30 9H40/54H40, 74H40 11 GND Vcc NC 6 3 9H73/54H73, 74H73 9H78/54H78, 74H78





PIN ARRANGEMENTS • FLAT PAKS






TTL/MSI






TTL/MEMORY

TTL/INTERFACE





DEWIOE	INDUSTRIAL (0° to +70°C)	MILITARY (-55° to +125°C)	
DEVICE	DUAL IN LINE	FLAT PACK	DUAL IN LINE	FLAT PACK
93400B	A7B9340059B			
93400	A7B9340059X			
93401	A7B9340159X			
93402	A6N9340259X			
93403	A7B9340359X	A4L9340359X	A7B9340351X	A4L9340351X
93407 (40mA F.O.)	A6A93407591	A3I93407591	A6A93407511	A3I93407511
(20mA F.O.)	A6A93407592	A3I93407592	A6A93407512	A3I93407512
93412	A7B9341259X		A7B9341251X	
93433 (40mA F.O.)	A6A93433591	A3I93433591	A6A93433511	A3I93433511
(20mA F.O.)	A6A93433592	A3I93433592	A6A93433512	A3I93433512
93434	A7B9343459X		A7B9343451X	710100400012
93435	A6P9343559X		A6P9343551X	
5400 (9N00)			U6A540051X	U3I540051X
5401 (9N01)			U6A540151X	U3I540151X
5402 (9N02)			U6A540251X	U31540251X
5403 (9N03)			U6A540351X	0010402017
5404 (9N04)			U6A540451X	U3I540451X
5405 (9N05)			U6A540551X	U3I540551X
5408 (9N08)			U6A540851X	U3I540851X
5410 (9N10)			U6A541051X	U3I541051X
5411 (9N11)			U6A541151X	U3I541151X
5420 (9N20)			U6A542051X	U3I542051X
5430 (9N30)			U6A543051X	U3I543051X
5440 (9N40)			U6A544051X	U3I544051X
5442 (9352)			U7B544251X	031344031X
			U7B544351X	
5443 (9353)				
5444 (9354) 5446 (9357A)			U7B544451X	
5446 (9357A)			U7B544651X	
5447 (9357B)			U7B544751X	
5448 (9358)			U7B544851X	
5449 (9359)		× .		U3I544951X
5450 (9N50)			U6A545051X	U3I545051X
5451 (9N51)			U6A545151X	U3I545151X
5453 (9N53)			U6A545351X	U3I545351X
5454 (9N54)			U6A545451X	U3I545451X
5460 (9N60)			U6A546051X	U3I546051X
5470 (9N70)			U6A547051X	U3I547051X
5472 (9N72)			U6A547251X	U3I547251X
5473 (9N73)			U6A547351X	U3I547351X
5474 (9N74)			U6A547451X	U3I547451X
5475 (9375)			U6B547551X	
5476 (9N76)			U6B547651X	U4L547651X
5477 (9377)		}		U3I547751X
5480 (9380)			U6A548051X	U3I548051X
5482 (9382)			U6A548251X	U3I548251X
5483 (9383)			U6B548351X	U4L548351X

DEVICE	INDUSTRIAL	(0° to +70°C)	MILITARY (-	MILITARY (-55° to +125°C)	
DEVICE	DUAL IN LINE	FLAT PACK	DUAL IN LINE	FLAT PACK	
5486 (9N86)			U6A548651X	U3I548651X	
5490 (9390)			U6A549051X	U3I549051X	
5491 (9391)			U6A549151X	U3I549151X	
5492 (9392)			U6A549251X	U3I549251X	
5493 (9393)			U6A549351X	U3I549351X	
5494 (9394)			U7B549451X	U4L549451X	
5495 (9395)			U6A549551X	U3I549551X	
5496 (9396)			U7B549651X	U4L549651X	
54104 (9N104)			U6A5410451X	U3I5410451X	
54105 (9N105)			U6A5410551X	U3I5410551X	
54107 (9N107)			U6A5410751X	U3I5410751X	
54181 (9341)			U6N5418151X	U4M5418151X	
54182 (9342)			U7B5418251X	U4L5418251X	
54192 (9360)			U7B5419251X	U4L5419251X	
54193 (9366)			U7B5419351X	U4L5419351X	
54H00 (9H00)			U6A54H0051X	U3I54H0051X	
54H01 (9H01)			U6A54H0151X	U3I54H0151X	
54H04 (9H04)			U6A54H0451X	U3I54H0451X	
54H05 (9H05)			U6A54H0551X	U3I54H0551X	
54H10 (9H10)			U6A54H1051X	U3I54H1051X	
54H20 (9H20)			U6A54H2051X	U3I54H2051X	
54H30 (9H30)			U6A54H3051X	U3I54H3051X	
54H40 (9H40)			U6A54H4051X	U3I54H4051X	
54H73 (9H73)				U3I54H7351X	
54H76 (9H76)			U6A54H7351X	U3I54H7651X	
54H78 (9H78)			U6A54H7651X U6A54H7851X	U3I54H7851X	
			00734170317	031341170317	
7400 (9N00)	U6A740059X	U3I740059X			
7401 (9N01)	U6A740159X	U3I740159X			
7402 (9N02)	U6A740259X	U3I740259X			
7403 (9N03)	U6A740359X	U3I740359X			
7404 (9N04)	U6A740459X	U3I740459X			
7405 (9N05)	U6A740559X	U3I740559X			
7408 (9N08)	U6A740859X	U3I740859X			
7410 (9N10)	U6A741059X	U3I741059X			
7411 (9N11)	U6A741159X	U3I741159X			
7420 (9N20)	U6A742059X	U3I742059X			
7430 (9N30)	U6A743059X	U3I743059X			
7440 (9N40)	U6A744059X	U3I744059X			
7441 (9315)	U6B744159X				
7442 (9352)	U7B744259X				
7443 (9353)	U7B744359X				
7444 (9354)	U7B744459X				
7446 (9357A)	U7B744659X				
7447 (9357B)	U7B744759X				
7448 (9358)	U7B744859X				
7449 (9359)		U3I744959X			
7450 (9N50)	U6A745059X	U31745059X			
7451 (9N51)	U6A745159X	U3I745159X			
7453 (9N53)	U6A745359X	U3I745359X			
7454 (9N54)	U6A745459X	U3I745459X			
7460 (9N60)	U6A746059X	U3I746059X			
7470 (9N70)	U6A747059X	U31747059X			
7472 (9N72)	U6A747259X	U3I747259X			
7473 (9N73)	U6A747359X	U3I747359X			
7474 (9N74)	U6A747459X	U3I747459X			
7475 (9375)	U6B747559X	U3I747559X			
7476 (9N76)	U6B747659X				
7477 (9377)		U31747759X			
7480 (9380)	U6A748059X	U3I748059X			
7482 (9382)	U6A748259X	U31748259X			
7483 (9383)	U6B748359X				
7486 (9N86)	U6A748659X	U31748659X			
· ·					
		<u> </u>		1	

	INDUSTRIAL (0° to +70°C)		MILITARY (-55° to +125°C)	
DEVICE	DUAL IN LINE	FLAT PACK	DUAL IN LINE	FLAT PACK
7490 (9390)	U6A749059X	U31749059X		
7491 (9391)	U6A749159X	U3I749159X		
7492 (9392)	U6A749259X	U3I749259X	· ·	
7493 (9393)	U6A749359X	U31749359X		
7494 (9394)	U7B749459X			
7495 (9395)	U6A749559X	U3I749559X		
7496 (9396)	U7B749659X			
74104 (9N104)	U6A7410459X	U3I7410459X	1	
74105 (9N105)	U6A7410559X	U3I7410559X		
74107 (9N107)	U6A7410759X			
74141 (9325)	U6B7414159X			
74181 (9341)	U6N7418159X	U4M7418159X		
74182 (9342)	U7B7418259X	U4L7418259X		
74192 (9360)	U7B7419259X	U4L7419259X		
74193 (9366)	U7B7419359X	U4L7419359X		
74H00 (9H00)	U6A74H0059X	U3I74H0059X		
74H01 (9H01)	U6A74H0159X	U3I74H0159X]	
74H04 (9H04)	U6A74H0459X	U3I74H0459X		
74H05 (9H05)	U6A74H0559X	U3174H0559X		
74H10 (9H10)	U6A74H1059X	U3I74H1059X		
74H20 (9H20)	U6A74H2059X	U3I74H2059X		
74H30 (9H30)	U6A74H3059X	U3I74H3059X		
74H40 (9H40)	U6A74H4059X	U3I74H4059X		
74H73 (9H73)	U6A74H7359X	U3I74H7359X		
74H76 (9H76)	U6A74H7659X	U3I74H7659X		
74H78 (9H78)	U6A74H7859X	U3174H7859X]	
7524 (9664)	U7B7524392			· .
7525 (9665)	U7B7524393			
9000	U6A900059X	U31900059X	U6A900051X	U3I900051X
9001	U6A900159X	U31900159X	U6A900151X	U3I900151X
9002	U6A900259X	U3I900259X	U6A900251X	U3I900251X
9003	U6A900359X	U3I900359X	U6A900351X	U3I900351X
9004	U6A900459X	U3I900459X	U6A900451X	U3I900451X
9005	U6A900559X	U3I900559X	U6A900551X	U3I900551X
9006	U6A900659X	U3I900659X	U6A900651X	U3I900651X
9007	U6A900759X	U3I900759X	U6A900751X	U3I900751X
9008	U6A900859X	U3I900859X	U6A900851X	U3I900851X
9009 9012	U6A900959X U6A901259X	U3I900959X	U6A900951X	U3I900951X
	U6B901459X	U3I901259X	U6A901251X	U3I901251X
9014	U6B901559X	U4L901459X	U6B901451X	U4L901451X
9015	U6A901659X	U4L901559X U3I901659X	U6B901551X	U4L901551X
9016 9017	U6A901759X	U3I901759X	U6A901651X	U3I901651X
1	U7B902059X		U6A901751X U7B902051X	U3I901751X
9020 9022		U4L902059X		U4L902051X
9022	U7B902259X U7B902459X	U4L902259X U4L902459X	U7B902251X U7B902451X	U4L902251X U4L902451X
	0. 2002 100A			
9H00/54H00, 74H00	U6A9H0059X	U3I9H0059X	U6A9H0051X	U3I9H0051X
9H01/54H01, 74H01	U6A9H0159X	U3I9H0159X	U6A9H0151X	U3I9H0151X
9H04/54H04, 74H04	U6A9H0459X	U3I9H0459X	U6A9H0451X	U3I9H0451X
9H05/54H05, 74H05	U6A9H0559X	U3I9H0559X	U6A9H0551X	U3I9H0551X
9H10/54H10, 74H10	U6A9H1059X	U3I9H1059X	U6A9H1051X	U3I9H1051X
9H20/54H20, 74H20	U6A9H2059X	U319H2059X	U6A9H2051X	U3I9H2051X
9H30/54H30, 74H30	U6A9H3059X	U3I9H3059X	U6A9H3051X	U3I9H3051X
9H40/54H40, 74H40	U6A9H4059X	U3I9H4059X	U6A9H4051X	U3I9H4051X
9H73/54H73, 74H73	U6A9H7359X	U3I9H7359X	U6A9H7351X	U3I9H7351X
9H76/54H76, 74H76	U6A9H7659X	U3I9H7659X	U6A9H7651X	U3I9H7651X
9H78/54H78, 74H78	U6A9H7859X	U3I9H7859X	U6A9H7851X	U3I9H7851X
				<u> </u>

DEVIOE	INDUSTRIAL (0° to +70°C)		MILITARY (-55° to +125°C)	
DEVICE	DUAL IN LINE	FLAT PACK	DUAL IN LINE	FLAT PACK
9L00	U6A9L0059X	U319L0059X	U6A9L0051X	U3I9L0051X
9L04	U6A9L0459X	U3I9L0459X	U6A9L0451X	U3I9L0451X
9L24	U7B9L2459X	U4L9L2459X	U7B9L2451X	U4L9L2451X
9L54	U6A9L5459X	U3I9L5459X	U6A9L5451X	U3I9L5451X
9N00/5400, 7400	U6A9N0059X	U319N0059X	U6A9N0051X	U3I9N0051X
9N01/5401, 7401	U6A9N0159X	U3I9N0159X	U6A9N0151X	U3I9N0151X
9N02/5402, 7402	U6A9N0259X	U3I9N0259X	U6A9N0251X	U3I9N0251X
9N03/5403, 7403	U6A9N0359X		U6A9N0351X	
9N04/5404, 7404	U6A9N0459X	U3I9N0459X	U6A9N0451X	U3I9N0451X
9N05/5405, 7405	U6A9N0559X	U3I9N0559X	U6A9N0551X	U3I9N0551X
9N08/5408, 7408	U6A9N0859X	U3I9N0859X	U6A9N0851X	U3I9N0851X
9N10/5410, 7410	U6A9N1059X	U3I9N1059X	U6A9N1051X	U3I9N1051X
9N11/5411, 7411 9N20/5420, 7420	U6A9N1159X	U3I9N1159X	U6A9N1151X	U3I9N1151X
-	U6A9N2059X	U3I9N2059X	U6A9N2051X	U3I9N2051X
9N30/5430, 7430 9N40/5440, 7440	U6A9N3059X U6A9N4059X	U3I9N3059X U3I9N4059X	U6A9N3051X U6A9N4051X	U3I9N3051X
9N50/5450, 7450	U6A9N5059X	U3I9N5059X		U3I9N4051X
9N51/5451, 7451	U6A9N5159X	U319N5059X	U6A9N5051X U6A9N5151X	U3I9N5051X U3I9N5151X
9N53/5453, 7453	U6A9N5359X	U3I9N5359X	U6A9N5351X	U3I9N5351X
9N54/5454, 7454	U6A9N5459X	U319N5459X	U6A9N5451X	U3I9N5451X
9N60/5460, 7460	U6A9N6059X	U3I9N6059X	U6A9N6051X	U3I9N6051X
9N70/5470, 7470	U6A9N7059X	U3I9N7059X	U6A9N7051X	U3I9N7051X
9N72/5472, 7472	U6A9N7259X	U3I9N7259X	U6A9N7251X	U3I9N7251X
9N73/5473, 7473	U6A9N7359X	U3I9N7359X	U6A9N7251X	U3I9N7351X
9N74/5474, 7474	U6A9N7459X	U3I9N7459X	U6A9N7451X	U3I9N7451X
9N76/5476, 7476	U6A9N7659X	U3I9N7659X	U6A9N7651X	U3I9N7651X
9N86/5486, 7486	U6A9N8659X	U3I9N8659X	U6A9N8651X	U3I9N8651X
9N104/54104, 74104	U6A9N10459X	U3I9N10459X	U6A9N10451X	U3I9N10451X
9N105/54105, 74105	U6A9N10559X	U3I9N10559X	U6A9N10551X	U3I9N10551X
9N107/54107, 74107	U6A9N10759X		U6A9N10751X	
9300	1170000502			1141.0000517
9301	U7B930059X	U4L930059X	U7B930051X	U4L930051X
9304	U7B930159X U6B930459X	U4L930159X	U7B930151X	U4L930151X
9305		U4L930459X	U6B930451X	U4L930451X
9306	U7A930559X U6N930659X	U3B930559X U4M930659X	U7A930551X U6N930651X	U3B930551X U4M930651X
9307	U6B930759X	U4L930759X	U6B930751X	U4L930751X
9308	U6N930859X	U4M930859X	U6N930851X	U4M930851X
9309	U6B930959X	U4L930959X	U6B930951X	U4L930951X
9310	U7B931059X	U4L931059X	U7B931051X	U4L931051X
9311	U6N931159X	U4M931159X	U6N931151X	U4M931151X
9312	U7B931259X	U4L931259X	U7B931251X	U4L931251X
9313	U7B931359X	U4L931359X	U7B931351X	U4L931351X
9314	U7B931459X	U4L931459X	U7B931451X	U4L931451X
9315/7441	U6B931559X	U4L931559X	U6B931551X	U4L931551X
9316	U7B931659X	U4L931659X	U7B931651X	U4L931651X
9317A	U7B9317591	U4L9317591	U7B9317511	U4L9317511
9317B	U7B9317592	U4L9317592	U7B9317512	U4L9317512
9317C	U7B9317593	U4L9317593	U7B9317513	U4L9317513
9317D	U7B9317594	U4L9317594	U7B9317514	U4L9317514
9318	U7B931859X	U4L931859X	U7B931851X	U4L931851X
9321	U7B932159X	U4L932159X	U7B932151X	U4L932151X
9322	U7B932259X	U4L932259X	U7B832251X	U4L932251X
9324	U7B932459X	U4L932459X	U7B932451X	U4L932451X
9325754141, 74141	U6B932559X	U4L932559X	U6B932551X	U4L932551X
9327A	U7B9327591	U4L9327591	U7B9327511	U4L9327511
9327B	U7B9327592	U4L9327591 U4L9327592	U7B9327512	U4L9327512
03.28				
9328	U7B932859X	U4L932859X	U7B932851X	U4L932851X
9334	U7B933459X	U4L933459X	U7B933451X	U4L933451X
0227				
9337 9338	U7B933759X U7B933859X	U4L933859X	U7B933851X	U4L933851X

	INDUSTRIAL (0° to +70°C)		MILITARY (-55° to +125°C)	
DEVICE	DUAL IN LINE	FLAT PACK	DUAL IN LINE	FLAT PACK
9340	U6N934059X	U4M934059X	U6N934051X	U4M934051X
9341/54181, 74181	U6N934159X	U4M934159X	U6N934151X	U4M934151X
9342/54182, 74182	U7B934259X	U4L934259X	U7B934251X	U4L934251X
9348	U6B934859X	U4L934859X	U6B934851X	U4L934851X
9350	U7A935059X	U3B935059X	U7A935051X	U3B935051X
		0369350597	07A935051A	0369350517
9352/5442, 7442	U7B935259X			
9353/5443, 7443	U7B935359X			
9354/5444, 7444	U7B935459X			
9356	U7A935659X	U3B935659X	U7A935651X	U3B935651X
9357A/5446, 7446	U7B9357591			
9357B/5447, 7447	U7B9357592			
9358/5448, 7448	U6B935859X		U6B935851X	
9359/5449, 7449	CODUCCIÓN	U3B935959X	00000017	U3B935951X
•	LIZB026050X			
9360/54192, 74192	U7B936059X	U4L936059X	U7B936051X	U4L936051X
9366/54193, 74193	U7B936659X	U4L936659X	U7B936651X	U4L936651X
9375/5475, 7475	U6B937559X		U6B937551X	
9377/5477, 7477		U3I937759X		U3I937751X
9380/5480, 7480	U6A938059X	U3I938059X	U6A938051X	U3I938051X
9382/5482, 7482	U6A938259X	U31938259X	U6A938251X	U3I938251X
9383/5483, 7483	U6B938359X	U4L938359X	U6B938351X	U4L938351X
9390/5490, 7490	U6A939059X	U3B939059X	U6A939051X	U3B939051X
,				
9391/5491, 7491	U6A939159X	U3I939159X	U6A939151X	U3I939151X
9392/5492, 7492	U6A939259X	U3B939259X	U6A939251X	U3B939251X
9393/5493, 7493	U6A939459X	U3B939359X	U6A939351X	U3B939351X
9394/5494, 7494	U7B939459X		U7B939451X	
9395/5495, 7495	U6A939559X	U31939559X	U6A939551X	U3I939551X
9396/5496, 7496	U7B939659X		U7B939651X	
9390/ 3490, 7490	07090990		0789390317	
93H00 *	U7B93H0059X	U4L93H0059X	U7B93H0051X	U4L93H0051X
93H70/74196 *	U6A93H7059X	U3I93H7059X	U6A93H7051X	U3I93H7051X
93H72 *	U7B93H7259X	U4L93H7259X	U7B93H7251X	U4L93H7251X
93H76/74197 *	U6A93H7659X	U3I93H7659X	U6A93H7651X	U3I93H7651X
93L00	U7B93L0059X	U4L93L0059X	U7B93L0051X	U4L93L0051X
93L01	U7B93L0159X	U4L93L0159X	U7B93L0151X	U4L93L0151X
			-	
93L08	U6N93L0859X	U4M93L0859X	U6N93L0851X	U4M93L0851X
93L09	U6B93L0959X	U4L93L0959X	U6B93L0951X	U4L93L0951X
93L10	U7B93L1059X	U4L93L1059X	U7B93L1051X	U4L93L1051X
93L11	U6N93L1159X	U4M93L1159X	U6N93L1151X	U4L93L1151X
93L12	U7B93L1259X	U4L93L1259X	U7B93L1251X	U4L93L1251X
93L14	U7B93L1459X	U4L93L1459X	U7B93L1451X	U4L93L1451X
93L16	U7B93L1659X	U4L93L1659X	U7B93L1651X	U4L93L1651X
93L18	U7B93L1859X	U4L93L1859X	U7B93L1851X	U4L93L1851X
93L21	U7B93L2159X	U4L93L2159X	U7B93L2151X	U4L93L2151X
93L22	U7B93L2259X	U4L93L2259X	U7B93L2251X	U4L93L2251X
93L24	U7B93L2459X	U4L93L2459X	U7B93L2451X	U4L93L2451X
93L28	U7B93L2859X	U4L93L2859X	U7B93L2851X	U4L93L2851X
93L40	. U6N93L4059X	U4M93L4059X	U6N93L4051X	U4M93L4051X
9600	U6A960059X	U3I960059X	U6A960051X	U3I960051X
9601	U6A960159X	U3I960159X	U6A960151X	U3I960151X
9602	U7B960259X	U4L960259X	U7B960251X	U4L960251X
9614	U7B961459X	U4L961459X	U7B961451X	U4L961451X
				}
9615	U7B961559X	U4L961559X	U7B961551X	U4L961551X
9616 *	U6A961659X	1	U6A961651X	
9617 *	U6A961759X		U6A961751X	
9620	U6A962059X	U31962059X	U6A962051X	U3I962051X
	U6A962159X	U3I962159X	U6A962151X	U3I962151X
9621		U31962259X	U6A962251X	U319962251X
	Π6Δ960050¥	0010022007		U3I962451X
9621 9622 9624	U6A962259X	LIDIOCOAEON		
9622 9624	U6A962459X	U31962459X	U6A962451X	
9622 9624 9625	U6A962459X U6A962559X	U31962459X U31962559X	U6A962551X	U3I962551X
9622 9624 9625	U6A962459X			
9622 9624 9625 9644	U6A962459X U6A962559X		U6A962551X	
9622 9624 9625 9644 9664/7524	U6A962459X U6A962559X U7B964459X		U6A962551X	
9622 9624	U6A962459X U6A962559X U7B964459X U7B9664592		U6A962551X	

