

## 64K x 1 Static RAM

### Features

- **High speed**  
— 20 ns
- **CMOS for optimum speed/power**
- **Low active power**  
— 495 mW
- **Low standby power**  
— 220 mW
- **TTL-compatible inputs and outputs**
- **Automatic power-down when deselected**

### Functional Description

The CY7C187A is a high-performance CMOS static RAM organized as 65,536 words by 1 bit. Easy memory expansion is provided by an active LOW chip enable ( $\overline{CE}$ ) and three-state drivers. The CY7C187A has an automatic power-down feature, reducing the power consumption by 55% when deselected.

Writing to the device is accomplished when the chip enable ( $\overline{CE}$ ) and write enable ( $\overline{WE}$ ) inputs are both LOW. Data on the input pin (DI) is written into the memory


location specified on the address pins ( $A_0$  through  $A_{15}$ ).

Reading the device is accomplished by taking the chip enable ( $\overline{CE}$ ) LOW, while write enable ( $\overline{WE}$ ) remains HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the data output (DO) pin.



The output pin stays in high-impedance state when chip enable ( $\overline{CE}$ ) is HIGH or write enable ( $\overline{WE}$ ) is LOW.

The 7C187A utilizes a die coat to insure alpha immunity.

### Logic Block Diagram



### Pin Configurations



### Selection Guide<sup>[1]</sup>

		7C187A-15	7C187A-20	7C187A-25	7C187A-35
Maximum Access Time (ns)		15	20	25	35
Maximum Operating Current (mA)	Military	160	90	80	80
Maximum Standby Current (mA)	Military	40/20	40/20	40/20	30/20

Shaded area contains preliminary information.

#### Note:

1. For commercial specifications, see CY7C187 datasheet.



## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$   
 Ambient Temperature with  
 Power Applied .....  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$   
 Supply Voltage to Ground Potential  
 (Pin 22 to Pin 11) .....  $-0.5\text{V}$  to  $+7.0\text{V}$   
 DC Voltage Applied to Outputs  
 in High Z State<sup>[2]</sup> .....  $-0.5\text{V}$  to  $+7.0\text{V}$   
 DC Input Voltage<sup>[2]</sup> .....  $-0.5\text{V}$  to  $+7.0\text{V}$

Output Current into Outputs (LOW) ..... 20 mA  
 Static Discharge Voltage .....  $>2001\text{V}$   
 (per MIL-STD-883, Method 3015)  
 Latch-Up Current .....  $>200\text{ mA}$

## Operating Range

Range	Ambient Temperature	V <sub>CC</sub>
Military <sup>[3]</sup>	$-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$	$5\text{V} \pm 10\%$

## Electrical Characteristics Over the Operating Range<sup>[4]</sup>

Parameter	Description	Test Conditions	7C187A-15		7C187A-20		Unit
			Min.	Max.	Min.	Max.	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 mA	2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 12.0 mA		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub>	2.2	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage <sup>[2]</sup>		-0.5	0.8	-0.5	0.8	V
I <sub>IX</sub>	Input Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-5	+5	-5	+5	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , Output Disabled	-5	+5	-5	+5	μA
I <sub>OS</sub>	Output Short Circuit Current <sup>[5]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND		-350		-350	mA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA		160		90	mA
I <sub>SB1</sub>	Automatic $\overline{\text{CE}}$ Power-Down Current <sup>[6]</sup>	Max. V <sub>CC</sub> , $\overline{\text{CE}} \geq V_{\text{IH}}$		40		40	mA
I <sub>SB2</sub>	Automatic $\overline{\text{CE}}$ Power-Down Current <sup>[6]</sup>	Max. V <sub>CC</sub> , $\overline{\text{CE}} \geq V_{\text{CC}} - 0.3\text{V}$ , V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.3V or V <sub>IN</sub> ≤ 0.3V		20		20	mA

Shaded area contains preliminary information.

### Notes:

- V<sub>IL</sub> (min.) = -3.0V for pulse durations less than 30 ns.
- T<sub>A</sub> is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.
- Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- A pull-up resistor to V<sub>CC</sub> on the  $\overline{\text{CE}}$  input is required to keep the device deselected during V<sub>CC</sub> power-up, otherwise I<sub>SB</sub> will exceed values given.

**Electrical Characteristics** Over the Operating Range<sup>[4]</sup> (continued)



Parameter	Description	Test Conditions	7C187A-25		7C187A-35		Unit
			Min.	Max.	Min.	Max.	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 mA	2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub>	2.2	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage <sup>[2]</sup>		-3.0	0.8	-3.0	0.8	V
I <sub>IX</sub>	Input Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-5	+5	-5	+5	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , Output Disabled	-5	+5	-5	+5	μA
I <sub>OS</sub>	Output Short Circuit Current <sup>[5]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND		-350		-350	mA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA		80		80	mA
I <sub>SB1</sub>	Automatic $\overline{CE}$ Power-Down Current <sup>[6]</sup>	Max. V <sub>CC</sub> , $\overline{CE} \geq V_{IH}$		40		30	mA
I <sub>SB2</sub>	Automatic $\overline{CE}$ Power-Down Current <sup>[6]</sup>	Max. V <sub>CC</sub> , $\overline{CE} \geq V_{CC} - 0.3V$ , V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.3V or V <sub>IN</sub> ≤ 0.3V		20		20	mA

**Capacitance<sup>[7]</sup>**


Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 5.0V	10	pF
C <sub>OUT</sub>	Output Capacitance		10	pF

**Note:**

7. Tested initially and after any design or process changes that may affect these parameters.

**AC Test Loads and Waveforms**


Equivalent to: THÉVENIN EQUIVALENT



**Switching Characteristics** Over the Operating Range<sup>[4, 8]</sup>

Parameter	Description	7C187A–15		7C187A–20		7C187A–25		7C187A–35		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE										
t <sub>RC</sub>	Read Cycle Time	15		20		25		35		ns
t <sub>AA</sub>	Address to Data Valid		15		20		25		35	ns
t <sub>OHA</sub>	Output Hold from Address Change	3		3		3		3		ns
t <sub>ACE</sub>	$\overline{\text{CE}}$ LOW to Data Valid		15		20		25		35	ns
t <sub>LZCE</sub>	$\overline{\text{CE}}$ LOW to Low Z <sup>[9]</sup>	3		5		5		5		ns
t <sub>HZCE</sub>	$\overline{\text{CE}}$ HIGH to High Z <sup>[9, 10]</sup>		8		8		10		15	ns
t <sub>PU</sub>	$\overline{\text{CE}}$ LOW to Power-Up	0		0		0		0		ns
t <sub>PD</sub>	$\overline{\text{CE}}$ HIGH to Power-Down		15		20		20		20	ns
WRITE CYCLE <sup>[11]</sup>										
t <sub>WC</sub>	Write Cycle Time	15		20		20		25		ns
t <sub>SCE</sub>	$\overline{\text{CE}}$ LOW to Write End	10		15		20		25		ns
t <sub>AW</sub>	Address Set-Up to Write End	10		15		20		25		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		0		ns
t <sub>PWE</sub>	$\overline{\text{WE}}$ Pulse Width	10		15		15		20		ns
t <sub>SD</sub>	Data Set-Up to Write End	7		10		10		15		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		0		ns
t <sub>LZWE</sub>	$\overline{\text{WE}}$ HIGH to Low Z <sup>[9]</sup>	3		5		5		5		ns
t <sub>HZWE</sub>	$\overline{\text{WE}}$ LOW to High Z <sup>[9, 10]</sup>		7		7		7		10	ns


Shaded area contains preliminary information.

**Notes:**

8. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.
9. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub> for any given device.
10. t<sub>HZCE</sub> and t<sub>HZWE</sub> are specified with C<sub>L</sub> = 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
11. The internal write time of the memory is defined by the overlap of  $\overline{CE}$  LOW and  $\overline{WE}$  LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.


## Switching Waveforms

### Read Cycle No. 1<sup>[12, 13]</sup>




C187A-6

### Read Cycle No. 2<sup>[12, 14]</sup>



C187A-7

### Write Cycle No. 1 ( $\overline{WE}$ Controlled)<sup>[11]</sup>




C187A-8

#### Notes:

12.  $\overline{WE}$  is HIGH for read cycle.

13. Device is continuously selected,  $\overline{CE} = V_{IL}$ .







14. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.




**Switching Waveforms (continued)**
**Write Cycle No. 2 ( $\overline{CE}$  Controlled)<sup>[11, 15]</sup>**


C187A-9

**Note:**

15. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  HIGH, the output remains in a high-impedance state.

**Typical DC and AC Characteristics**
**NORMALIZED SUPPLY CURRENT vs. SUPPLY VOLTAGE**

**NORMALIZED SUPPLY CURRENT vs. AMBIENT TEMPERATURE**

**OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE**

**NORMALIZED ACCESS TIME vs. SUPPLY VOLTAGE**

**NORMALIZED ACCESS TIME vs. AMBIENT TEMPERATURE**

**OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE**


**Typical DC and AC Characteristics (continued)**

**Address Designators**

Address Name	Address Function	Pin Number
A0	X3	1
A1	X4	2
A2	X5	3
A3	X6	4
A4	X7	5
A5	Y7	6
A6	Y6	7
A7	Y2	8
A8	Y3	14
A9	Y1	15
A10	Y0	16
A11	Y4	17
A12	Y5	18
A13	X0	19
A14	X1	20
A15	X2	21

**Truth Table**

$\overline{CE}$	$\overline{WE}$	Input/Output	Mode
H	X	High Z	Deselect/Power-Down
L	H	Data Out	Read
L	L	Data In	Write

**Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C187A-15DMB	D14	24-Lead (300-Mil) CerDIP	Military
	CY7C187A-15LMB	L52	22-Pin Rectangular Leadless Chip Carrier	
20	CY7C187A-20DMB	D14	24-Lead (300-Mil) CerDIP	Military
	CY7C187A-20LMB	L52	22-Pin Rectangular Leadless Chip Carrier	
25	CY7C187A-25DMB	D14	24-Lead (300-Mil) CerDIP	Military
	CY7C187A-25LMB	L52	22-Pin Rectangular Leadless Chip Carrier	
35	CY7C187A-35DMB	D14	24-Lead (300-Mil) CerDIP	Military
	CY7C187A-35LMB	L52	22-Pin Rectangular Leadless Chip Carrier	

Shaded area contains preliminary information.

**MILITARY SPECIFICATIONS**
**Group A Subgroup Testing**
**DC Characteristics**

Parameter	Subgroups
$V_{OH}$	1, 2, 3
$V_{OL}$	1, 2, 3
$V_{IH}$	1, 2, 3
$V_{IL}$ Max.	1, 2, 3
$I_{IX}$	1, 2, 3
$I_{OZ}$	1, 2, 3
$I_{OS}$	1, 2, 3
$I_{CC}$	1, 2, 3
$I_{SB1}$	1, 2, 3
$I_{SB2}$	1, 2, 3

**Switching Characteristics**


Parameter	Subgroups
<b>READ CYCLE</b>	
$t_{RC}$	7, 8, 9, 10, 11
$t_{AA}$	7, 8, 9, 10, 11
$t_{OHA}$	7, 8, 9, 10, 11
$t_{ACE}$	7, 8, 9, 10, 11
<b>WRITE CYCLE</b>	
$t_{WC}$	7, 8, 9, 10, 11
$t_{SCE}$	7, 8, 9, 10, 11
$t_{AW}$	7, 8, 9, 10, 11
$t_{HA}$	7, 8, 9, 10, 11
$t_{SA}$	7, 8, 9, 10, 11
$t_{PWE}$	7, 8, 9, 10, 11
$t_{SD}$	7, 8, 9, 10, 11
$t_{HD}$	7, 8, 9, 10, 11

Document #: 38-00115-D



**Package Diagrams**

**24-Lead (300-Mil) CerDIP D14**  
MIL-STD-1835 D-9 Config. A



**22-Pin Rectangular Leadless Chip Carrier L52**

