



# CY7C164A CY7C166A

## 16K x 4 Static RAM

### Features

- **High speed**  
— 20 ns
- **Output enable ( $\overline{OE}$ ) feature (7C166A)**
- **CMOS for optimum speed/power**
- **Low active power**  
— 550 mW
- **Low standby power**  
— 220 mW
- **TTL-compatible inputs and outputs**
- **Automatic power-down when deselected**

### Functional Description

The CY7C164A and CY7C166A are high-performance CMOS static RAMs organized as 16,384 by 4 bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{CE}$ ) and three-state drivers. The CY7C166A has an active low output enable ( $\overline{OE}$ ) feature. Both devices have an automatic power-down feature, reducing the power consumption by 60% when deselected.

Writing to the device is accomplished when the chip enable ( $\overline{CE}$ ) and write enable ( $\overline{WE}$ ) inputs are both LOW (and the output enable ( $\overline{OE}$ ) is LOW for the 7C166A). Data on the four input/output pins ( $I/O_0$


through  $I/O_3$ ) is written into the memory location specified on the address pins ( $A_0$  through  $A_{13}$ ).

Reading the device is accomplished by taking chip enable ( $\overline{CE}$ ) LOW (and  $\overline{OE}$  LOW for 7C166A), while write enable ( $\overline{WE}$ ) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the four data I/O pins.


The I/O pins stay in high-impedance state when chip enable ( $\overline{CE}$ ) is HIGH, or output enable ( $\overline{OE}$ ) is HIGH for 7C166A).

A die coat is used to insure alpha immunity.


### Logic Block Diagram



### Pin Configurations



C164A-2



C164A-3

### Selection Guide<sup>[1]</sup>

		7C164A-15 7C166A-15	7C164A-20 7C166A-20	7C164A-25 7C166A-25	7C164A-35 7C166A-35
Maximum Access Time (ns)		15	20	25	35
Maximum Operating Current (mA)	Military	160	100	100	100
Maximum Standby Current (mA)	Military	40/20	40/20	40/20	30/20

Shaded area contains advanced information.

### Note:

1. For commercial specifications, see the CY7C164/CY7C166 datasheet.



## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$   
Ambient Temperature with  
Power Applied .....  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$   
Supply Voltage to Ground Potential .....  $-0.5\text{V}$  to  $+7.0\text{V}$   
DC Voltage Applied to Outputs  
in High Z State<sup>[2]</sup> .....  $-0.5\text{V}$  to  $+7.0\text{V}$   
DC Input Voltage<sup>[2]</sup> .....  $-0.5\text{V}$  to  $+7.0\text{V}$

### Notes:

2. Minimum voltage is equal to  $-3.0\text{V}$  for pulse durations less than 30 ns.

Output Current into Outputs (Low) ..... 20 mA  
Static Discharge Voltage .....  $>2001\text{V}$   
(per MIL-STD-883, Method 3015)  
Latch-up Current .....  $>200\text{ mA}$

## Operating Range

Range	Ambient Temperature	V <sub>CC</sub>
Military <sup>[3]</sup>	$-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$	$5\text{V} \pm 10\%$

3. T<sub>A</sub> is the “instant on” case temperature.

## Electrical Characteristics Over the Operating Range<sup>[4]</sup>

Parameter	Description	Test Conditions	7C164A–15 7C166A–15		7C164A–20 7C166A–20		Unit
			Min.	Max.	Min.	Max.	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = $-4.0\text{ mA}$	2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = $8.0\text{ mA}$		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub>	2.2	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage <sup>[2]</sup>		$-3.0$	0.8	$-3.0$	0.8	V
I <sub>IX</sub>	Input Load Current	$\text{GND} \leq V_I \leq V_{CC}$	$-5$	$+5$	$-5$	$+5$	$\mu\text{A}$
I <sub>OZ</sub>	Output Leakage Current	$\text{GND} \leq V_O \leq V_{CC}$ , Output Disabled	$-5$	$+5$	$-5$	$+5$	$\mu\text{A}$
I <sub>OS</sub>	Output Short Circuit Current <sup>[5]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND		$-350$		$-350$	mA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = $0\text{ mA}$		160		100	mA
I <sub>SB1</sub>	Automatic $\overline{\text{CE}}$ <sup>[6]</sup> Power Down Current	Max. V <sub>CC</sub> , $\overline{\text{CE}} \geq V_{IH}$ Min. Duty Cycle = 100%		40		40	mA
I <sub>SB2</sub>	Automatic $\overline{\text{CE}}$ <sup>[6]</sup> Power Down Current	Max. V <sub>CC</sub> , $\overline{\text{CE}} \geq V_{IH} - 0.3\text{V}$ V <sub>IN</sub> $\geq V_{CC} - 0.3\text{V}$ or V <sub>IN</sub> $\leq 0.3\text{V}$		20		20	mA

Shaded area contains advanced information.

**Electrical Characteristics** Over the Operating Range<sup>[4]</sup>(continued)



Parameter	Description	Test Conditions	7C164A–25 7C166A–25		7C164A–35 7C166A–35		Unit
			Min.	Max.	Min.	Max.	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = –4.0 mA	2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub>	2.2	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage <sup>[2]</sup>		–3.0	0.8	–3.0	0.8	V
I <sub>IX</sub>	Input Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	–10	+10	–10	+10	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , Output Disabled	–10	+10	–10	+10	μA
I <sub>OS</sub>	Output Short Circuit Current <sup>[5]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND		–350		–350	mA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA		100		100	mA
I <sub>SB1</sub>	Automatic $\overline{CE}$ <sup>[6]</sup> Power Down Current	Max. V <sub>CC</sub> , $\overline{CE} \geq V_{IH}$ Min. Duty Cycle = 100%		40		30	mA
I <sub>SB2</sub>	Automatic $\overline{CE}$ <sup>[6]</sup> Power Down Current	Max. V <sub>CC</sub> , $\overline{CE} \geq V_{IH} - 0.3V$ V <sub>IN</sub> ≥ V <sub>CC</sub> – 0.3V or V <sub>IN</sub> ≤ 0.3V		20		20	mA

**Capacitance<sup>[7]</sup>**

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 5.0V	10	pF
C <sub>OUT</sub>	Output Capacitance		10	pF


**Notes:**

- See the last page of this specification for Group A subgroup testing information.
- Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- A pull-up resistor to V<sub>CC</sub> on the  $\overline{CE}$  input is required to keep the device deselected during V<sub>CC</sub> power-up, otherwise I<sub>SB</sub> will exceed values given.
- Tested initially and after any design or process changes that may affect these parameters.

**AC Test Loads and Waveforms**


C164A–5

Equivalent to: THÉVENIN EQUIVALENT



**Switching Characteristics** Over the Operating Range<sup>[4, 8]</sup>

Parameter	Description	7C164A–15 7C166A–15		7C164A–20 7C166A–20		7C164A–25 7C166A–25		7C164A–35 7C166A–35		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE										
t <sub>RC</sub>	Read Cycle Time	15		20		25		35		ns
t <sub>AA</sub>	Address to Data Valid		15		20		25		35	ns
t <sub>OHA</sub>	Output Hold from Address Change	3		3		3		3		ns
t <sub>ACE</sub>	$\overline{\text{CE}}$ LOW to Data Valid		15		20		25		35	ns
t <sub>DOE</sub>	$\overline{\text{OE}}$ LOW to Data Valid (7C166A)		7		10		12		15	ns
t <sub>LZOE</sub>	$\overline{\text{OE}}$ LOW to Low Z (7C166A)	0		3		3		3		ns
t <sub>HZOE</sub>	$\overline{\text{OE}}$ HIGH to High Z (7C166A)		8		8		10		12	ns
t <sub>LZCE</sub>	$\overline{\text{CE}}$ LOW to Low Z <sup>[9]</sup>	3		5		5		5		ns
t <sub>HZCE</sub>	$\overline{\text{CE}}$ HIGH to High Z <sup>[9, 10]</sup>		8		8		10		15	ns
t <sub>PU</sub>	$\overline{\text{CE}}$ LOW to Power-Up	0		0		0		0		ns
t <sub>PD</sub>	$\overline{\text{CE}}$ HIGH to Power-Down		15		20		20		20	ns
WRITE CYCLE <sup>[11]</sup>										
t <sub>WC</sub>	Write Cycle Time	15		20		20		25		ns
t <sub>SCE</sub>	$\overline{\text{CE}}$ LOW to Write End	10		15		20		25		ns
t <sub>AW</sub>	Address Set-Up to Write End	10		15		20		25		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		0		ns
t <sub>PWE</sub>	$\overline{\text{WE}}$ Pulse Width	10		15		15		20		ns
t <sub>SD</sub>	Data Set-Up to Write End	7		10		10		15		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		0		ns
t <sub>LZWE</sub>	$\overline{\text{WE}}$ HIGH to Low Z <sup>[9]</sup>	3		5		5		5		ns
t <sub>HZWE</sub>	$\overline{\text{WE}}$ LOW to High Z <sup>[9, 10]</sup>		7		7		7		10	ns


Shaded area contains advanced information.

**Notes:**

8. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.
9. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub> for any given device. These parameters are guaranteed by design and not 100% tested.
10. t<sub>HZCE</sub> and t<sub>HZWE</sub> are specified with C<sub>L</sub> = 5 pF as in part (b) in AC Test Loads. Transition is measured  $\pm 500$  mV from steady-state voltage.
11. The internal write time of the memory is defined by the overlap of  $\overline{CE}$  LOW and  $\overline{WE}$  LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.


## Switching Waveforms

### Read Cycle No. 1<sup>[12, 13]</sup>




C164A-6

### Read Cycle No. 2<sup>[12, 14]</sup>



C164A-7

### Write Cycle No. 1 ( $\overline{WE}$ Controlled)<sup>[11, 15]</sup>




C164A-8

#### Notes:

12.  $\overline{WE}$  is HIGH for read cycle.
13. Device is continuously selected,  $\overline{CE} = V_{IL}$ . (7C166A  $\overline{OE} = V_{IL}$  also).
14. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.
15. 7C166A only: Data I/O will be high impedance if  $\overline{OE} = V_{IH}$ .

## Switching Waveforms (continued)

### Write Cycle No. 2 ( $\overline{\text{CE}}$ Controlled)<sup>[11, 15, 16]</sup>




C164A-9

#### Note:


16. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  HIGH, the output remains in a high-impedance state.

## Typical DC and AC Characteristics


**NORMALIZED SUPPLY CURRENT vs. SUPPLY VOLTAGE**




**NORMALIZED SUPPLY CURRENT vs. AMBIENT TEMPERATURE**




**OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE**




**NORMALIZED ACCESS TIME vs. SUPPLY VOLTAGE**






**NORMALIZED ACCESS TIME vs. AMBIENT TEMPERATURE**



**OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE**



**Typical DC and AC Characteristics (continued)**

**CY7C164A Truth Table**

$\overline{CE}$	$\overline{WE}$	Inputs/Outputs	Mode
H	X	High Z	Deselect/Power-Down
L	H	Data Out	Read
L	L	Data In	Write

**CY7C166A Truth Table**

$\overline{CE}$	$\overline{WE}$	$\overline{OE}$	Inputs/Outputs	Mode
H	X	X	High Z	Deselect/Power-Down
L	H	L	Data Out	Read
L	L	X	Data In	Write
L	H	H	High Z	Deselect

**Address Designators**

Address Name	Address Function	CY7C164A Pin Number	CY7C166A Pin Number
A5	X3	1	1
A6	X4	2	2
A7	X5	3	3
A8	X6	4	4
A9	X7	5	5
A10	Y5	6	6
A11	Y4	7	7
A12	Y0	8	8
A13	Y1	9	9
A0	Y2	17	19
A1	Y3	18	20
A2	X0	19	21
A3	X1	20	22
A4	X2	21	23

## Ordering Information

Speed (ns)	Ordering Code	Package Type	Package Type	Operating Range
15	CY7C164A-15DMB	D10	22-Lead (300-Mil) CerDIP	Military
20	CY7C164A-20DMB	D10	22-Lead (300-Mil) CerDIP	Military
25	CY7C164A-25DMB	D10	22-Lead (300-Mil) CerDIP	Military
35	CY7C164A-35DMB	D10	22-Lead (300-Mil) CerDIP	Military

Speed (ns)	Ordering Code	Package Type	Package Type	Operating Range
15	CY7C166A-15DMB	D14	24-Lead (300-Mil) CerDIP	Military
20	CY7C166A-20DMB	D14	24-Lead (300-Mil) CerDIP	Military
25	CY7C166A-25DMB	D14	24-Lead (300-Mil) CerDIP	Military
35	CY7C166A-35DMB	D14	24-Lead (300-Mil) CerDIP	Military

Shaded area contains advanced information.

## MILITARY SPECIFICATIONS

### Group A Subgroup Testing

#### DC Characteristics

Parameter	Subgroups
$V_{OH}$	1, 2, 3
$V_{OL}$	1, 2, 3
$V_{IH}$	1, 2, 3
$V_{IL}$ Max.	1, 2, 3
$I_{IX}$	1, 2, 3
$I_{OZ}$	1, 2, 3
$I_{OS}$	1, 2, 3
$I_{CC}$	1, 2, 3
$I_{SB1}$	1, 2, 3
$I_{SB1}$	1, 2, 3

Document #: 38-00113-D

#### Switching Characteristics

Parameter	Subgroups
<b>READ CYCLE</b>	
$t_{RC}$	7, 8, 9, 10, 11
$t_{AA}$	7, 8, 9, 10, 11
$t_{OHA}$	7, 8, 9, 10, 11
$t_{ACE}$	7, 8, 9, 10, 11
$t_{DOE}^{[17]}$	7, 8, 9, 10, 11
<b>WRITE CYCLE</b>	
$t_{WC}$	7, 8, 9, 10, 11
$t_{SCE}$	7, 8, 9, 10, 11
$t_{AW}$	7, 8, 9, 10, 11
$t_{HA}$	7, 8, 9, 10, 11
$t_{SA}$	7, 8, 9, 10, 11
$t_{PWE}$	7, 8, 9, 10, 11
$t_{SD}$	7, 8, 9, 10, 11
$t_{HD}$	7, 8, 9, 10, 11


**Note:**

17. 7C166A only.



## Package Diagrams

**22-Lead (300-Mil) CerDIP D10**



**24-Lead (300-Mil) CerDIP D14**  
MIL-STD-1835 D-9 Config. A

