

## 8K x 8 Static RAM

### Features

- 55, 70 ns access times
- CMOS for optimum speed/power
- Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{OE}$  features
- TTL-compatible inputs and outputs
- Automatic power-down when deselected

### Functional Description

The CY6264 is a high-performance CMOS static RAM organized as 8192 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{CE}_1$ ), an


active HIGH chip enable ( $CE_2$ ), and active LOW output enable ( $\overline{OE}$ ) and three-state drivers. Both devices have an automatic power-down feature ( $\overline{CE}_1$ ), reducing the power consumption by over 70% when deselected. The CY6264 is in a 330-mil-wide SOIC.

An active LOW write enable signal ( $\overline{WE}$ ) controls the writing/reading operation of the memory. When  $\overline{CE}_1$  and  $\overline{WE}$  inputs are both LOW and  $CE_2$  is HIGH, data on the eight data input/output pins ( $I/O_0$  through  $I/O_7$ ) is written into the memory location addressed by the address present

on the address pins ( $A_0$  through  $A_{12}$ ). Reading the device is accomplished by selecting the device and enabling the outputs,  $\overline{CE}_1$  and  $\overline{OE}$  active LOW,  $CE_2$  active HIGH, while  $\overline{WE}$  remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the eight data input/output pins.


The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable ( $\overline{WE}$ ) is HIGH. A die coat is used to insure alpha immunity.

### Logic Block Diagram



CY6264-1

### Pin Configuration



CY6264-2

### Selection Guide

	CY6264-55	CY6264-70
Maximum Access Time (ns)	55	70
Maximum Operating Current (mA)	100	100
Maximum Standby Current (mA)	20/15	20/15

Shaded area contains advanced information.



## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$   
 Ambient Temperature with  
 Power Applied .....  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$   
 Supply Voltage to Ground Potential .....  $-0.5\text{V}$  to  $+7.0\text{V}$   
 DC Voltage Applied to Outputs  
 in High Z State<sup>[1]</sup> .....  $-0.5\text{V}$  to  $+7.0\text{V}$   
 DC Input Voltage<sup>[1]</sup> .....  $-0.5\text{V}$  to  $+7.0\text{V}$

Output Current into Outputs (LOW) ..... 20 mA  
 Static Discharge Voltage .....  $>2001\text{V}$   
 (per MIL-STD-883, Method 3015)  
 Latch-Up Current .....  $>200\text{ mA}$

## Operating Range

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	$0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$	$5\text{V} \pm 10\%$

## Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	6264-55		6264-70		Unit
			Min.	Max.	Min.	Max.	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 mA	2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub>	2.2	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage <sup>[1]</sup>		-0.5	0.8	-0.5	0.8	V
I <sub>IX</sub>	Input Load Current	$\text{GND} \leq V_I \leq V_{CC}$	-5	+5	-5	+5	μA
I <sub>OZ</sub>	Output Leakage Current	$\text{GND} \leq V_I \leq V_{CC}$ , Output Disabled	-5	+5	-5	+5	μA
I <sub>OS</sub>	Output Short Circuit Current <sup>[2]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND		-300		-300	mA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA		100		100	mA
I <sub>SB1</sub>	Automatic $\overline{\text{CE}}_1$ Power-Down Current	Max. V <sub>CC</sub> , $\overline{\text{CE}}_1 \geq V_{IH}$ , Min. Duty Cycle = 100%		20		20	mA
I <sub>SB2</sub>	Automatic $\overline{\text{CE}}_1$ Power-Down Current	Max. V <sub>CC</sub> , $\overline{\text{CE}}_1 \geq V_{CC} - 0.3\text{V}$ , V <sub>IN</sub> $\geq V_{CC} - 0.3\text{V}$ or V <sub>IN</sub> $\leq 0.3\text{V}$		15		15	mA

Shaded area contains advanced information.



## Capacitance<sup>[3]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = $25^{\circ}\text{C}$ , f = 1 MHz, V <sub>CC</sub> = 5.0V	7	pF
C <sub>OUT</sub>	Output Capacitance		7	pF


### Notes:

- Minimum voltage is equal to  $-3.0\text{V}$  for pulse durations less than 30 ns.
- Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT





Switching Characteristics Over the Operating Range<sup>[4]</sup>

Parameter	Description	6264–55		6264–70		Unit
		Min.	Max.	Min.	Max.	
READ CYCLE						
t <sub>RC</sub>	Read Cycle Time	55		70		ns
t <sub>AA</sub>	Address to Data Valid		55		70	ns
t <sub>OHA</sub>	Data Hold from Address Change	5		5		ns
t <sub>ACE1</sub>	$\overline{CE}_1$ LOW to Data Valid		55		70	ns
t <sub>ACE2</sub>	CE <sub>2</sub> HIGH to Data Valid		40		70	ns
t <sub>DOE</sub>	$\overline{OE}$ LOW to Data Valid		25		35	ns
t <sub>LZOE</sub>	$\overline{OE}$ LOW to Low Z	3		5		ns
t <sub>HZOE</sub>	$\overline{OE}$ HIGH to High Z <sup>[5]</sup>		20		30	ns
t <sub>LZCE1</sub>	$\overline{CE}_1$ LOW to Low Z <sup>[6]</sup>	5		5		ns
t <sub>LZCE2</sub>	CE <sub>2</sub> HIGH to Low Z	3		5		ns
t <sub>HZCE</sub>	$\overline{CE}_1$ HIGH to High Z <sup>[5, 6]</sup> CE <sub>2</sub> LOW to High Z		20		30	ns
t <sub>PU</sub>	$\overline{CE}_1$ LOW to Power-Up	0		0		ns
t <sub>PD</sub>	$\overline{CE}_1$ HIGH to Power-Down		25		30	ns
WRITE CYCLE <sup>[7]</sup>						
t <sub>WC</sub>	Write Cycle Time	50		70		ns
t <sub>SCE1</sub>	$\overline{CE}_1$ LOW to Write End	40		60		ns
t <sub>SCE2</sub>	CE <sub>2</sub> HIGH to Write End	30		50		ns
t <sub>AW</sub>	Address Set-Up to Write End	40		55		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		ns
t <sub>PWE</sub>	$\overline{WE}$ Pulse Width	25		40		ns
t <sub>SD</sub>	Data Set-Up to Write End	25		35		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>HZWE</sub>	$\overline{WE}$ LOW to High Z <sup>[5]</sup>		20		30	ns
t <sub>LZWE</sub>	$\overline{WE}$ HIGH to Low Z	5		5		ns

Shaded area contains advanced information.


**Notes:**

- Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.
- t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with C<sub>L</sub> = 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
- At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub> for any given device.
- The internal write time of the memory is defined by the overlap of  $\overline{CE}_1$  LOW, CE<sub>2</sub> HIGH, and  $\overline{WE}$  LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.




## Switching Waveforms

### Read Cycle No. 1<sup>[8, 9]</sup>




CY6264-5

### Read Cycle No. 2<sup>[10, 11]</sup>



CY6264-6

### Write Cycle No. 1 ( $\overline{WE}$ Controlled)<sup>[9, 11]</sup>



CY6264-7

#### Notes:

8. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .  $CE_2 = V_{IH}$ .
9. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.


10.  $\overline{WE}$  is HIGH for read cycle.

11. Data I/O is High Z if  $\overline{OE} = V_{IH}$ ,  $\overline{CE}_1 = V_{IH}$ , or  $\overline{WE} = V_{IL}$ .



## Switching Waveforms (continued)

### Write Cycle No. 2 ( $\overline{CE}$ Controlled)<sup>[9, 11, 12]</sup>




CY6264-8

#### Note:


12. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  HIGH, the output remains in a high-impedance state.

## Typical DC and AC Characteristics


**NORMALIZED SUPPLY CURRENT vs. SUPPLY VOLTAGE**




**NORMALIZED SUPPLY CURRENT vs. AMBIENT TEMPERATURE**




**OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE**




**NORMALIZED ACCESS TIME vs. SUPPLY VOLTAGE**



**NORMALIZED ACCESS TIME vs. AMBIENT TEMPERATURE**






**OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE**





## Typical DC and AC Characteristics (continued)



## Truth Table

$\overline{CE}_1$	$CE_2$	$\overline{WE}$	$\overline{OE}$	Input/Output	Mode
H	X	X	X	High Z	Deselect/Power-Down
X	L	X	X	High Z	Deselect
L	H	H	L	Data Out	Read
L	H	L	X	Data In	Write
L	H	H	H	High Z	Deselect

## Address Designators

Address Name	Address Function	Pin Number
A4	X3	2
A5	X4	3
A6	X5	4
A7	X6	5
A8	X7	6
A9	Y1	7
A10	Y4	8
A11	Y3	9
A12	Y0	10
A0	Y2	21
A1	X0	23
A2	X1	24
A3	X2	25

## Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CY6264-55SC	S23	28-Lead 330-Mil SOIC	Commercial
70	CY6264-70SC	S23	28-Lead 330-Mil SOIC	Commercial

Shaded area contains advanced information.

Document #: 38-00425



## Package Diagrams

### 28-Lead (330-Mil) SOIC S23

