



PRELIMINARY

CYM7490
CYM7491
CYM7492

i486 Level II Cache Module Family

Features

- Cache sizes of 64 KB, 256 KB, or 1 MB
- Tag width of 8 bits
- Independent dirty bit
- Operates with 33-MHz Intel i486 processors
- Zero-wait-state operation
- Constructed using standard asynchronous SRAMs
- 64-position (128-signal) dual-readout SIMM
- Single 5V ($\pm 5\%$) power supply
- TTL-compatible inputs/outputs

Functional Description


The CYM7490 module series is a family of cache memory subsystems for Intel i486-based systems. Each module contains two banks of 32-bit-wide data SRAM, an 8-bit-wide tag SRAM, and a single-bit-wide, separate I/O dirty SRAM. Bank sizes of 8K x 32, 32K x 32, and 128K x 32 are supported, yielding cache sizes of 64 kilobytes, 256 kilobytes, and 1 megabyte. The address signals for the data and dirty SRAMs are latched.

The module is configured as a 128-pin dual-readout single-in-line memory module (SIMM). It is constructed using standard asynchronous SRAMs in SOJ pack-

ages mounted on an epoxy laminate substrate. The SIMM contacts are plated with five micro-inches of gold over 100 micro-inches of nickel. Module dimensions are 3.85 inches long by 1.15 inches high by 0.33 inches thick.

These modules are designed for zero-wait-state operation in 486-based systems operating at a bus speed of 33 MHz. They are designed for compatibility with off-the-shelf cache controllers and chipsets. The 15-ns device is built using data and tag SRAMs with an access time of 15 ns, while the 20-ns version is built with 15-ns tag SRAMs and 20-ns data SRAMs.

Logic Block Diagram



**Dual-Readout SIMM
Top View**

GND	65	1	GND
PD ₀	66	2	PD ₁
PD ₂	67	3	PD ₃
NC	68	4	NC
NC	69	5	NC
NC	70	6	NC
GND	71	7	GND
NC	72	8	NC
TAG ₇	73	9	TAG ₆
V _{CC}	74	10	V _{CC}
TAG ₅	75	11	TAG ₄
TAG ₃	76	12	TAG ₂
GND	77	13	GND
TAG ₁	78	14	TAG ₀
DIRTYWE	79	15	TAGWE
V _{CC}	80	16	V _{CC}
DIRTYIN	81	17	DIRTYOUT
HACALE	82	18	NC
GND	83	19	GND
HA ₄	84	20	HA ₅
HA ₆	85	21	HA ₇
V _{CC}	86	22	V _{CC}
HA ₈	87	23	HA ₉
HA ₁₀	88	24	HA ₁₁
GND	89	25	GND
HA ₁₂	90	26	HA ₁₃
HA ₁₄	91	27	HA ₁₅
V _{CC}	92	28	V _{CC}
HA ₁₆	93	29	HA ₁₇
HA ₁₈	94	30	HA ₁₉
GND	95	31	GND
CACS ₀	96	32	CACS ₁
NC	97	33	NC
HA3B ₀	98	34	HA3B ₁
GND	99	35	GND
CDOE ₀	100	36	CDOE ₁
GND	101	37	GND
CAWE ₀	102	38	CAWE ₁
CAWE ₂	103	39	CAWE ₃
GND	104	40	GND
HD ₀	105	41	HD ₁
HD ₂	106	42	HD ₃
V _{CC}	107	43	V _{CC}
HD ₄	108	44	HD ₅
HD ₆	109	45	HD ₇
GND	110	46	GND
HD ₈	111	47	HD ₉
HD ₁₀	112	48	HD ₁₁
V _{CC}	113	49	V _{CC}
HD ₁₂	114	50	HD ₁₃
HD ₁₄	115	51	HD ₁₅
GND	116	52	GND
HD ₁₆	117	53	HD ₁₇
HD ₁₈	118	54	HD ₁₉
V _{CC}	119	55	V _{CC}
HD ₂₀	120	56	HD ₂₁
HD ₂₂	121	57	HD ₂₃
GND	122	58	GND
HD ₂₄	123	59	HD ₂₅
HD ₂₆	124	60	HD ₂₇
V _{CC}	125	61	V _{CC}
HD ₂₈	126	62	HD ₂₉
HD ₃₀	127	63	HD ₃₁
GND	128	64	GND



Signal Descriptions

Signal	Type	Description
TAG ₇₋₀	I/O	Cache Tag Data Bus
TAGWE	I	Tag Write Enable
DIRTYWE	I	Dirty Bit Write Enable
DIRTYIN	I	Dirty Bit In
DIRTYOUT	O	Dirty Bit Out
HACALE	I	Host Address Bus Latch Enable
HA ₁₉₋₄	I	Host Address Bus.
CACS ₁₋₀	I	Cache Memory Chip Selects
HA3B ₁₋₀	I	Host Address A3 Bank Select
CDOE ₁₋₀	I	Cache Data Output Enable
CAWE ₃₋₀	I	Cache Write Enables
HD ₃₁₋₀	I/O	Host Data Bus
PD ₃₋₀	O	Presence Detect Pins (see below)
NC	—	Reserved for future use.

Presence Detect Scheme

Device	PD ₃	PD ₂	PD ₁	PD ₀
CYM7490	Open	Open	Open	GND
CYM7491	Open	Open	GND	Open
CYM7492	Open	Open	GND	GND

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Supply Voltage to Ground Potential
(Pin 28 to Pin 14) -0.5V to +7.0V

Storage Temperature -55°C to +150°C





Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	CYM7490–15, 20 CYM7491–15, 20 CYM7492–15, 20		Unit
			Min.	Max.	
V _{CC}	Supply Voltage		4.5	5.5	V
T _{AMB}	Ambient Temperature	Commercial	0	70	°C
V _{OH}	Output HIGH Voltage	V _{CC} = Min. I _{OH} = –4.0 mA	2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min. I _{OL} = 8.0 mA		0.4	V
V _{IH}	Input HIGH Voltage Level		2.2	V _{CC}	V
V _{IL}	Input LOW Voltage Level		–0.5	0.8	V
I _{IN}	Input Leakage Output	V _{CC} = Max., 0 ≤ V _{IN} ≤ V _{SS}		±20	μA
I _{OUT}	Operating Leakage Current	$\overline{CS} = V_{IH}$, V _{CC} = Max., V _{SS} ≤ V _{OUT} ≤ V _{CC}		±20	μA
I _{CC1}	Operating Current	$\overline{CACS_n} = V_{IL}$, Outputs Open, f = f _{MAX}		1300	mA
I _{SB1}	Standby Current – TTL Levels	$\overline{CACS_n} \geq V_{CC} - 0.2$, V _{CC} = Max., V _{CC} – 0.2 ≤ V _{IN} ≤ 0.2, Outputs Open		800	mA
I _{SB2}	Standby Current – CMOS Levels	$\overline{CACS_n} \geq V_{CC} - 0.2$, V _{CC} = Max., V _{CC} – 0.2 ≤ V _{IN} ≤ 0.2, Outputs Open		400	mA

Capacitance


Parameter	Description	Test Conditions	Max.	Unit
C _{ADDR}	Input Capacitance, HA _{19–4} , CAA _{31–0}	f = 1 MHz	50	pF
C _{WE}	Input Capacitance, $\overline{CAWE}_{1–0}$, TAG _{WE}	f = 1 MHz	30	pF
C _{WE2}	Input Capacitance, $\overline{DIRTYWE}$, HACA _{LE}	f = 1 MHz	20	pF
C _{CSOE}	Input Capacitance, $\overline{CACS}_{1–0}$, $\overline{CDOE}_{1–0}$	f = 1 MHz	50	pF
C _{DATA}	Input/Output Capacitance, HD _{31–0}	f = 1 MHz	90	pF
C _{TAG}	Input/Output Capacitance, TAG _{7–0} , DIRTY _{IN} , DIRTY _{OUT}	f = 1 MHz	30	pF

AC Test Loads and Waveforms



7490-4

Equivalent to: THÉVENIN EQUIVALENT





Switching Characteristics Over the Operating Range

Parameter	Description	7490–15 7491–15 7492–15		7490–20 7491–20 7492–20		Unit
		Min.	Max.	Min.	Max.	
ADDRESS LATCH						
t _{LPW}	Latch Pulse Width	5		5		ns
t _{LSD}	Data Set-Up to ALE Positive	2		2		ns
t _{LHD}	Data Hold from ALE Positive	1.5		1.5		ns
READ CYCLE – Data SRAM Read Timing						
t _{RC}	Read Cycle Time	20		25		ns
t _{AA}	Address Access Time (Latch Transparent)		20		25	ns
t _{OE}	Output Enable to Output Valid		10		10	ns
t _{CE}	Chip Enable to Data Valid		15		20	ns
t _{OHA}	Data Hold After Address Change	3		3		ns
t _{LZCE}	Chip Enable to Outputs in Low Z	3		3		ns
t _{HZCE}	Chip Disable to Outputs in High Z		8		10	ns
t _{OLZ}	Output Enable to Outputs in Low Z	0		0		ns
t _{OHZ}	Output Disable to Outputs in High Z		8		10	ns
READ CYCLE – Tag SRAM Read Timing						
t _{TDRC}	Read Cycle Time	15		20		ns
t _{TAA}	Address Access Time		15		20	ns
t _{TCE}	Chip Enable to Data Valid		15		20	ns
t _{TOHA}	Data Hold After Address Change	3		3		ns
t _{TLZCE}	Chip Enable to Outputs in Low Z	3		3		ns
t _{THZCE}	Chip Disable to Outputs in High Z		8		8	ns
READ CYCLE – Dirty SRAM Read Timing						
t _{DRC}	Read Cycle Time	20		25		ns
t _{DAA}	Address Time		20		25	ns
t _{DOHA}	Data Hold After Address Change	3		3		ns
WRITE CYCLE – Data SRAM Write Timing						
t _{WC}	Write Cycle Time	20		25		ns
t _{SCE}	Chip Enable to End of Write	10		15		ns
t _{AW}	Address Set-Up to End of Write	20		25		ns
t _{AH}	Address Hold from End of Write	0		0		ns
t _{SA}	Address Set-Up from Beginning of Write	5		5		ns
t _{PWE}	Write Pulse Width	10		15		ns
t _{SD}	Data Set-Up to End of Write	7		10		ns
t _{HD}	Data Hold from End of Write	0		0		ns
t _{LZWE}	Write HIGH to Outputs in Low Z	3		3		ns
t _{HZWE}	Write LOW to Outputs in High Z		7		10	ns



Switching Characteristics (continued)

Parameter	Description	7490–15 7491–15 7492–15		7490–20 7491–20 7492–20		Unit
		Min.	Max.	Min.	Max.	
WRITE CYCLE – Tag SRAM Write Timing						
t _{TWC}	Write Cycle Time	15		15		ns
t _{TSCE}	Chip Enable to End of Write	10		10		ns
t _{TAW}	Address Set-Up to End of Write	10		10		ns
t _{TAH}	Address Hold from End of Write	0		0		ns
t _{TSA}	Address Set-Up from Beginning of Write	0		0		ns
t _{TPWE}	Write Pulse Width	10		10		ns
t _{TSD}	Data Set-Up to End of Write	7		7		ns
t _{THD}	Data Hold from End of Write	0		0		ns
t _{TLZWE}	Write HIGH to Outputs in Low Z	3		3		ns
t _{THZWE}	Write LOW to Outputs in High Z		7		7	ns
WRITE CYCLE – Dirty SRAM Write Timing						
t _{DWC}	Write Cycle Time	20		20		ns
t _{DAW}	Address Set-Up to End of Write	17		17		ns
t _{DAH}	Address Hold from End of Write	0		0		ns
t _{DSA}	Address Set-Up from Beginning of Write	5		5		ns
t _{DPWE}	Write Pulse Width	12		12		ns
t _{DSD}	Data Set-Up to End of Write	10		10		ns
t _{DHD}	Data Hold from End of Write	0		0		ns
t _{DLZWE}	Write HIGH to Outputs in Low Z	5		5		ns
t _{DHZWE}	Write LOW to Outputs in High Z		7		7	ns

Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Cache Size
15 (Data and Tag/Dirty)	CYM7490PM–15	PM05	128-Pin Dual-Readout SIMM	64 Kbyte
20 (Data), 15 (Tag/Dirty)	CYM7490PM–20	PM05	128-Pin Dual-Readout SIMM	
Speed (ns)	Ordering Code	Package Name	Package Type	Cache Size
15 (Data and Tag/Dirty)	CYM7491PM–15	PM06	128-Pin Dual-Readout SIMM	256 Kbyte
20 (Data), 15 (Tag/Dirty)	CYM7491PM–20	PM06	128-Pin Dual-Readout SIMM	
Speed (ns)	Ordering Code	Package Name	Package Type	Cache Size
15 (Data and Tag/Dirty)	CYM7492PM–15	PM07	128-Pin Dual-Readout SIMM	1 Mbyte
20 (Data), 15 (Tag/Dirty)	CYM7492PM–20	PM07	128-Pin Dual-Readout SIMM	




PRELIMINARY


CYM7490
CYM7491
CYM7492

Package Diagrams

128-Pin Dual-Readout SIMM Module PM05



128-Pin Dual-Readout SIMM Module PM06



128-Pin Dual-Readout SIMM Module PM07

