

128K/256K Cache Module for the Intel™ 82420EX PCIsset

Features

- 128 Kbyte (CYM7424) or 256 Kbyte (CYM7425) secondary cache module organized as 32K by 32 or 64K by 32
- Ideal for Intel 486-based systems with the 82420EX PCIsset
- Supports 486 CPUs running at clock speeds up to 50 MHz
- Constructed using cost-effective CMOS asynchronous SRAMs
- On-board decoupling capacitors offer improved noise immunity
- 112-position Burndy connector, part # CELP2X56SC3Z48

- 5V ($\pm 5\%$) power supply
- TTL-compatible inputs/outputs


Functional Description

These modules are designed specially to function as the secondary cache in Intel 486-based systems with the 82420EX (Aries) PCIsset. Each module contains either one or two banks of 32-bit wide data SRAMs, a 9-bit wide tag, address latch, and byte write logic. Asynchronous CMOS SRAMs are used to provide a high-performance, low-cost, and low-power solution for CPU speeds up to 50 MHz. Multiple ground pins and on-board de-

coupling capacitors ensure maximum protection from noise.

Each module interfaces with the rest of the system via a 112-pin Burndy connector. All components on the cache module are surface mounted on a multi-layer epoxy laminate (FR-4) substrate. The package dimensions are 3.145" x 0.380" x 1.105". All inputs and outputs of the CYM7424 and CYM7425 cache modules are TTL compatible and operate from a single 5V power supply. The contact pins are plated with 100 micro-inches of nickel covered by 10 micro-inches of gold flash.

Logic Block Diagram CYM7424




CYM7424-1

Selection Guide

	CYM7424-20	CYM7425-20
Cache Size (KB)	128	256
Data SRAM (ns)	20	20
Tag/Valid SRAM (ns)	15	15

Intel 82420EX PCIsset is a trademark of Intel Corporation.

Logic Block Diagram CYM7425


CYM7424-2

Pin Configuration
**Dual Read-out SIMM
Top View**

GND	57	1	GND
D ₀	58	2	D ₁
D ₂	59	3	D ₃
D ₄	60	4	D ₅
D ₆	61	5	D ₇
V _{CC}	62	6	V _{CC}
NC	63	7	NC
D ₈	64	8	D ₉
D ₁₀	65	9	D ₁₁
D ₁₂	66	10	D ₁₃
GND	67	11	GND
D ₁₄	68	12	D ₁₅
D ₁₆	69	13	D ₁₇
D ₁₈	70	14	D ₁₉
D ₂₀	71	15	D ₂₁
V _{CC}	72	16	V _{CC}
D ₂₂	73	17	D ₂₃
NC	74	18	NC
D ₂₄	75	19	D ₂₅
D ₂₆	76	20	D ₂₇
GND	77	21	GND
D ₂₈	78	22	D ₂₉
D ₃₀	79	23	D ₃₁
NC	80	24	NC
CI3O2	81	25	CI3E
V _{CC}	82	26	V _{CC}
A ₄	83	27	A ₅
A ₆	84	28	A ₇
A ₈	85	29	A ₉
A ₁₀	86	30	A ₁₁
A ₁₂	87	31	A ₁₃
A ₁₄	88	32	A ₁₅
A ₁₆	89	33	A ₁₇
A ₁₈	90	34	NC
GND	91	35	GND
NC	92	36	NC
TAG ₀	93	37	TAG ₁
TAG ₂	94	38	TAG ₃
TAG ₄	95	39	TAG ₅
GND	96	40	GND
TAG ₆	97	41	TAG ₇
NC	98	42	TAG ₈
CWE ₀	99	43	CWE ₁ (CYM7425 only)
COE ₀	100	44	COE ₁ (CYM7425 only)
V _{CC}	101	45	V _{CC}
GND	102	46	GND
BE ₀	103	47	BE ₁
BE ₂	104	48	BE ₃
EADS	105	49	ADS
V _{CC}	106	50	V _{CC}
W/R	107	51	NC
TWE	108	52	TCS
PD ₀	109	53	PD ₁
PD ₂	110	54	NC
NC	111	55	NC
GND	112	56	GND

CYM7424-3

Pin Descriptions

Name	Description
A ₄ –A ₁₈	Cache Address Inputs
CI3O ₂ , CI3E	Cache Index Address Inputs
D ₀ –D ₃₁	Cache Data Input/Outputs
$\overline{\text{BE}}_0$ – $\overline{\text{BE}}_3$	Byte Enable Inputs
$\overline{\text{CWE}}_0$	Bank 0 Write Enable Input
$\overline{\text{CWE}}_1$	Bank 1 Write Enable Input
$\overline{\text{COE}}_0$	Bank 0 Output Enable
$\overline{\text{COE}}_1$	Bank 1 Output Enable
W/ $\overline{\text{R}}$	Write/Read Input
$\overline{\text{ADS}}$	CPU Address Strobe Input
$\overline{\text{EADS}}$	External Address Strobe Input
TAG ₀ –TAG ₈	Tag Data Input/Output
$\overline{\text{TWE}}$	Tag Write Input
$\overline{\text{TCE}}$	Tag Chip Enable Input
PD ₀ –PD ₂	Presence Detect Pins
NC	No Connection

Presence Detect Table

	PD ₂	PD ₁	PD ₀
CYM7424	NC	V _{CC}	NC
CYM7425	NC	NC	V _{CC}

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature –55°C to +125°C
 Ambient Temperature with
 Power Applied –0°C to +70°C
 Supply Voltage to Ground Potential –0.5V to +7.0V
 DC Voltage Applied to Outputs
 in High Z State –0.5V to +7.0V

DC Input Voltage –0.5V to +7.0V

Output Current into Outputs (LOW) 20 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ± 5%

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	CYM7424 CYM7425		Unit
			Min.	Max.	
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = 4 mA	2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8 mA		0.4	V
V _{IH}	Input HIGH Voltage		2.2	V _{CC} +0.3	V
V _{IL}	Input LOW Voltage		-0.5	0.8	V
I _{CC}	V _{CC} Operating Supply Current (CYM7424 only.)	V _{CC} = Max., I _{OUT} = 0 mA		1250	mA
I _{CC}	V _{CC} Operating Supply Current (CYM7425 only.)	V _{CC} = Max., I _{OUT} = 0 mA		1850	mA
I _{SB1}	Automatic \overline{CS} Power-Down Current (CYM7424)	Max. V _{CC} , CS \geq V _{IH} , f=fmax V _{IN} \geq V _{IH} or V _{IN} \leq V _{IL}		550	mA
I _{SB2}	Automatic \overline{CS} Power-Down Current (CYM7425)	Max. V _{CC} , CS \geq V _{IH} , f=0 V _{IN} \geq V _{CC} -0.3V or V _{IN} \leq 0.3V		360	mA
I _{SB1}	Automatic \overline{CS} Power-Down Current	Max. V _{CC} , CS \geq V _{IH} , f=fmax V _{IN} \geq V _{IH} or V _{IN} \leq V _{IL}		800	mA
I _{SB2}	Automatic \overline{CS} Power-Down Current	Max. V _{CC} , CS \geq V _{IH} , f=0 V _{IN} \geq V _{CC} -0.3V or V _{IN} \leq 0.3V		420	mA


Ordering Information

Cache Memory Size	Ordering Code	Package Name	Package Type	Operating Range
128 Kbyte	CYM7424PB-20C	PM11	112-Pin Dual-Readout SIMM	Commercial
256 Kbyte	CYM7425PB-20C	PM12	112-Pin Dual-Readout SIMM	Commercial

Document #: 38-M-00067

Package Diagram

112-Pin Dual-Readout SIMM PM11



112-Pin Dual-Readout SIMM PM12

