



## 16K/32K x 9 Synchronous FIFOs

### Features

- 16K x 9 (CY7C4261)
- 32K x 9 (CY7C4271)
- High-speed 100-MHz operation (10 ns read/write cycle time)
- Pin-compatible density upgrade to CY7C42X1 family
- Pin-compatible density upgrade to IDT72201/11/21/31/41/51
- Fully asynchronous and simultaneous read and write operation
- Four status flags: Empty, Full, and programmable Almost Empty/Almost Full
- Expandable in width
- Low operating power  
I<sub>CC1</sub> = 100 mA
- Output Enable ( $\overline{OE}$ ) pin
- 32-pin PLCC/TQFP

### Functional Description


The CY7C4261/71 are high-speed, low-power, first-in first-out (FIFO) memories with clocked read and write interfaces. All are 9 bits wide. The CY7C4261/71 are pin-compatible to the CY7C42X1 Synchronous FIFO family. The CY7C4261/71 can be cascaded to increase FIFO depth. Programmable features include Almost Full/Almost Empty flags. These FIFOs provide solutions for a wide variety of data buffering needs, including high-speed data acquisition, multiprocessor interfaces, and communications buffering.

These FIFOs have 9-bit input and output ports that are controlled by separate clock and enable signals. The input port is controlled by a free-running clock (WCLK) and two write-enable pins (WEN1, WEN2/ $\overline{LD}$ ).


When  $\overline{WEN1}$  is LOW and WEN2/ $\overline{LD}$  is HIGH, data is written into the FIFO on the rising edge of the WCLK signal. While  $\overline{WEN1}$ , WEN2/ $\overline{LD}$  is held active, data is continually written into the FIFO on each WCLK cycle. The output port is controlled in a similar manner by a free-running read clock (RCLK) and two read enable pins ( $\overline{REN1}$ ,  $\overline{REN2}$ ). In addition, the CY7C42X1 has an output enable pin ( $\overline{OE}$ ). The read (RCLK) and write (WCLK) clocks may be tied together for single-clock operation or the two clocks may be run independently for asynchronous read/write applications. Clock frequencies up to 100 MHz are achievable.

Depth expansion is possible using one enable input for system control, while the other enable is controlled by expansion logic to direct the flow of data.

### Logic Block Diagram



### Pin Configuration



**Functional Description** (continued)

The CY7C4261/71 provides four status pins: Empty, Full, Almost Empty, Almost Full. The Almost Empty/Almost Full flags are programmable to single word granularity. The programmable flags default to Empty-7 and Full-7.

The flags are synchronous, i.e., they change state relative to either the read clock (RCLK) or the write clock (WCLK). When entering

or exiting the Empty and Almost Empty states, the flags are updated exclusively by the RCLK. The flags denoting Almost Full, and Full states are updated exclusively by WCLK. The synchronous flag architecture guarantees that the flags maintain their status for at least one cycle

All configurations are fabricated using an advanced 0.65μ N-Well CMOS technology. Input ESD protection is greater than 4001V, and latch-up is prevented by the use of guard rings.

**Selection Guide**

		7C4261/71-10	7C4261/71-15	7C4261/71-25	7C4261/71-35
Maximum Frequency (MHz)		100	66.7	40	28.6
Maximum Access Time (ns)		8	10	15	20
Minimum Cycle Time (ns)		10	15	25	35
Minimum Data or Enable Set-Up (ns)		3	4	6	7
Minimum Data or Enable Hold (ns)		0.5	1	1	2
Maximum Flag Delay (ns)		8	10	15	20
Active Power Supply Current (I <sub>CC1</sub> ) (mA)	Commercial	50	50	50	50
	Industrial	70	70	70	70

	CY7C4261	CY7C4271
Density	16K x 9	32K x 9

**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... -65°C to +150°C

Ambient Temperature with

Power Applied ..... -55°C to +125°C

Supply Voltage to Ground Potential ..... -0.5V to +7.0V

DC Voltage Applied to Outputs

in High Z State ..... -0.5V to +7.0V

DC Input Voltage ..... -3.0V to +7.0V

Output Current into Outputs (LOW) ..... 20 mA

Static Discharge Voltage ..... >2001V  
(per MIL-STD-883, Method 3015)

Latch-Up Current ..... >200 mA

**Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	5V ± 10%
Industrial <sup>[1]</sup>	-40°C to +85°C	5V ± 10%

**Note:**

1. T<sub>A</sub> is the “instant on” case temperature.

**Pin Definitions**




Signal Name	Description	I/O	Description
D <sub>0</sub> – 8	Data Inputs	I	Data Inputs for 9-bit bus
Q <sub>0</sub> – 8	Data Outputs	O	Data Outputs for 9-bit bus
$\overline{WEN1}$	Write Enable 1	I	The only write enable when device is configured to have programmable flags. Data is written on a LOW-to-HIGH transition of WCLK when $\overline{WEN1}$ is asserted and $\overline{FF}$ is HIGH. If the FIFO is configured to have two write enables, data is written on a LOW-to-HIGH transition of WCLK when $\overline{WEN1}$ is LOW and $\overline{WEN2/LD}$ and $\overline{FF}$ are HIGH.
$\overline{WEN2/LD}$ Dual Mode Pin	Write Enable 2	I	If HIGH at reset, this pin operates as a second write enable. If LOW at reset, this pin operates as a control to write or read the programmable flag offsets. $\overline{WEN1}$ must be LOW and $\overline{WEN2}$ must be HIGH to write data into the FIFO. Data will not be written into the FIFO if the $\overline{FF}$ is LOW. If the FIFO is configured to have programmable flags, $\overline{WEN2/LD}$ is held LOW to write or lead the programmable flag offsets.
	Load		
$\overline{REN1}, \overline{REN2}$	Read Enable Inputs	I	Enables the device for Read operation.
WCLK	Write Clock	I	The rising edge clocks data into the FIFO when $\overline{WEN1}$ is LOW and $\overline{WEN2/LD}$ is HIGH and the FIFO is not Full. When $\overline{LD}$ is asserted, WCLK writes data into the programmable flag-offset register.
RCLK	Read Clock	I	The rising edge clocks data out of the FIFO when $\overline{REN1}$ and $\overline{REN2}$ are LOW and the FIFO is not Empty. When $\overline{WEN2/LD}$ is LOW, RCLK reads data out of the programmable flag-offset register.
$\overline{EF}$	Empty Flag	O	When $\overline{EF}$ is LOW, the FIFO is empty. $\overline{EF}$ is synchronized to RCLK.
$\overline{FF}$	Full Flag	O	When $\overline{FF}$ is LOW, the FIFO is full. $\overline{FF}$ is synchronized to WCLK.
$\overline{PAE}$	Programmable Almost Empty	O	When $\overline{PAE}$ is LOW, the FIFO is almost empty based on the almost empty offset value programmed into the FIFO.
$\overline{PAF}$	Programmable Almost Full	O	When $\overline{PAF}$ is LOW, the FIFO is almost full based on the almost full offset value programmed into the FIFO.
$\overline{RS}$	Reset	I	Resets device to empty condition. A reset is required before an initial read or write operation after power-up.
$\overline{OE}$	Output Enable	I	When $\overline{OE}$ is LOW, the FIFO's data outputs drive the bus to which they are connected. If $\overline{OE}$ is HIGH, the FIFO's outputs are in High Z (high-impedance) state.

**Electrical Characteristics** Over the Operating Range<sup>[2]</sup>

Parameter	Description	Test Conditions	7C42X1-10		7C42X1-15		7C42X1-25		7C42X1-35		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -2.0 mA	2.4		2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4		0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub>	2.2	V <sub>CC</sub>	2.2	V <sub>CC</sub>	2.2	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage		-3.0	0.8	-3.0	0.8	-3.0	0.8	-3.0	0.8	V
I <sub>IX</sub>	Input Leakage Current	V <sub>CC</sub> = Max.	-10	+10	-10	+10	-10	+10	-10	+10	μA
I <sub>OS</sub> <sup>[3]</sup>	Output Short Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND	-90		-90		-90		-90		mA
I <sub>OZL</sub> I <sub>OZH</sub>	Output OFF, High Z Current	$\overline{OE} \geq V_{IH}$ , V <sub>SS</sub> < V <sub>O</sub> < V <sub>CC</sub>	-10	+10	-10	+10	-10	+10	-10	+10	μA
I <sub>CC1</sub> <sup>[4]</sup>	Active Power Supply Current		Com'l	50		50		50		50	mA
			Ind	70		70		70		70	mA
I <sub>CCfMAX</sub> <sup>[5]</sup>	Operating Current at Maximum Frequency		Com'l	150		130		75		60	mA
			Ind	170		150		95		80	mA
I <sub>CC2</sub> <sup>[6]</sup>	Average Standby Current		Com'l	30		28		25		22	mA
			Ind	40		38		35		35	mA

**Capacitance**<sup>[7]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 5.0V	5	pF
C <sub>OUT</sub>	Output Capacitance		7	pF

**AC Test Loads and Waveforms**<sup>[8, 9]</sup>

**Notes:**

- See the last page of this specification for Group A subgroup testing information.
- Test no more than one output at a time for not more than one second.
- Outputs open. Tested at frequency = 20 MHz.
- Input signals switch from 0V to 3V with a rise/fall time of less than 3 ns, clocks and clock enables switch at maximum frequency (f<sub>MAX</sub>), while data inputs switch at f<sub>MAX</sub>/2. Outputs are unloaded.
- All inputs = V<sub>CC</sub> - 0.2V, except WCLK and RCLK (which are switching at frequency = 100 MHz). All outputs are unloaded.
- Tested initially and after any design or process changes that may affect these parameters.
- C<sub>L</sub> = 30 pF for all AC parameters except for t<sub>OHZ</sub>.
- C<sub>L</sub> = 5 pF for t<sub>OHZ</sub>.



**Switching Characteristics** Over the Operating Range

Parameter	Description	7C42X1–10		7C42X1–15		7C42X1–25		7C42X1–35		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>S</sub>	Clock Cycle Frequency		100		66.7		40		28.6	MHz
t <sub>A</sub>	Data Access Time	2	8	2	10	2	15	2	20	ns
t <sub>CLK</sub>	Clock Cycle Time	10		15		25		35		ns
t <sub>CLKH</sub>	Clock HIGH Time	4.5		6		10		14		ns
t <sub>CLKL</sub>	Clock LOW Time	4.5		6		10		14		ns
t <sub>DS</sub>	Data Set-Up Time	3		4		6		7		ns
t <sub>DH</sub>	Data Hold Time	0.5		1		1		2		ns
t <sub>ENS</sub>	Enable Set-Up Time	3		4		6		7		ns
t <sub>ENH</sub>	Enable Hold Time	0.5		1		1		2		ns
t <sub>RS</sub>	Reset Pulse Width <sup>[10]</sup>	10		15		25		35		ns
t <sub>RSS</sub>	Reset Set-Up Time	8		10		15		20		ns
t <sub>RSR</sub>	Reset Recovery Time	8		10		15		20		ns
t <sub>RSF</sub>	Reset to Flag and Output Time		10		15		25		35	ns
t <sub>OLZ</sub>	Output Enable to Output in Low Z <sup>[11]</sup>	0		0		0		0		ns
t <sub>OE</sub>	Output Enable to Output Valid	3	7	3	8	3	12	3	15	ns
t <sub>OHZ</sub>	Output Enable to Output in High Z <sup>[11]</sup>	3	7	3	8	3	12	3	15	ns
t <sub>WFF</sub>	Write Clock to Full Flag		8		10		15		20	ns
t <sub>REF</sub>	Read Clock to Empty Flag		8		10		15		20	ns
t <sub>PAF</sub>	Clock to Programmable Almost-Full Flag		8		10		15		20	ns
t <sub>PAE</sub>	Clock to Programmable Almost-Full Flag		8		10		15		20	ns
t <sub>SKEW1</sub>	Skew Time between Read Clock and Write Clock for Empty Flag and Full Flag	5		6		10		12		ns
t <sub>SKEW2</sub>	Skew Time between Read Clock and Write Clock for Almost-Empty Flag and Almost-Full Flag	10		15		18		20		ns


**Notes:**

10. Pulse widths less than minimum values are not allowed.


11. Values guaranteed by design, not currently tested.

## Switching Waveforms

### Write Cycle Timing




### Read Cycle Timing



#### Notes:


12.  $t_{SKEW1}$  is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that  $\overline{FF}$  will go HIGH during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than  $t_{SKEW1}$ , then  $\overline{FF}$  may not change state until the next WCLK rising edge.
13.  $t_{SKEW1}$  is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that  $\overline{EF}$  will go HIGH during the current clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than  $t_{SKEW2}$ , then  $\overline{EF}$  may not change state until the next RCLK rising edge.

**Switching Waveforms (continued)**
**Reset Timing<sup>[14]</sup>**

**Notes:**

14. The clocks (RCLK, WCLK) can be free-running during reset.

15. After reset, the outputs will be LOW if  $\overline{OE} = 0$  and three-state if  $\overline{OE} = 1$ .

16. Holding WEN2/ $\overline{LD}$  HIGH during reset will make the pin act as a second enable pin. Holding WEN2/ $\overline{LD}$  LOW during reset will make the pin act as a load enable for the programmable flag offset registers.

**Switching Waveforms (continued)**
**First Data Word Latency after Reset with Simultaneous Read and Write**



4261-9

**Notes:**


17. When  $t_{SKEW1} \geq$  minimum specification,  $t_{FRL}$  (maximum) =  $t_{CLK} + t_{SKEW2}$ . When  $t_{SKEW2} <$  minimum specification,  $t_{FRL}$  (maximum) = either  $2 \cdot t_{CLK} + t_{SKEW1}$  or  $t_{CLK} + t_{SKEW1}$ . The Latency Timing applies only at the Empty Boundary ( $\overline{EF} = \text{LOW}$ ).

18. The first word is available the cycle after  $\overline{EF}$  goes HIGH, always.




**Switching Waveforms (continued)**
**Empty Flag Timing**



4261-10

**Switching Waveforms (continued)**
**Full Flag Timing**


4261-11

**Switching Waveforms (continued)**
**Programmable Almost Empty Flag Timing**


4261-12

**Programmable Almost Full Flag Timing**



4261-13

**Notes:**

19.  $t_{SKEW2}$  is the minimum time between a rising WCLK and a rising RCLK edge for PAE to change state during that clock cycle. If the time between the edge of WCLK and the rising RCLK is less than  $t_{SKEW2}$ , then PAE may not change state until the next RCLK.
20. PAE offset = n.
21. If a read is performed on this rising edge of the read clock, there will be Empty + (n - 1) words in the FIFO when PAE goes LOW.
22. If a write is performed on this rising edge of the write clock, there will be Full - (m - 1) words of the FIFO when PAF goes LOW.
23. PAF offset = m.
24. 16,384 - m words for CY7C4261, 32,768 - m words for CY4271.
25.  $t_{SKEW2}$  is the minimum time between a rising RCLK edge and a rising WCLK edge for PAF to change during that clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than  $t_{SKEW2}$ , then PAF may not change state until the next WCLK.


## Switching Waveforms (continued)

### Write Programmable Registers



4261-14

### Read Programmable Registers



4261-15

## Architecture

The CY7C4261/71 consists of an array of 64 to 8K words of 9 bits each (implemented by a dual-port array of SRAM cells), a read pointer, a write pointer, control signals (RCLK, WCLK, REN1, REN2, WEN1, WEN2, RS), and flags (EF, PAE, PAF, FF).

### Resetting the FIFO

Upon power-up, the FIFO must be reset with a Reset ( $\overline{RS}$ ) cycle. This causes the FIFO to enter the Empty condition signified by  $\overline{EF}$  being LOW. All data outputs (Q<sub>0</sub> - 8) go LOW  $t_{RSF}$  after the rising edge of  $\overline{RS}$ . In order for the FIFO to reset to its default state, a falling edge must occur on  $\overline{RS}$  and the user must not read or write while  $\overline{RS}$  is LOW. All flags are guaranteed to be valid  $t_{RSF}$  after  $\overline{RS}$  is taken LOW.

### FIFO Operation

When the  $\overline{WEN1}$  signal is active LOW and WEN2 is active HIGH, data present on the D<sub>0</sub> - 8 pins is written into the FIFO on each rising edge of the WCLK signal. Similarly, when the  $\overline{REN1}$  and  $\overline{REN2}$  signals are active LOW, data in the FIFO memory will be presented on the Q<sub>0</sub> - 8 outputs. New data will be presented

on each rising edge of RCLK while  $\overline{REN1}$  and  $\overline{REN2}$  are active.  $\overline{REN1}$  and  $\overline{REN2}$  must set up  $t_{ENS}$  before RCLK for it to be a valid read function.  $\overline{WEN1}$  and WEN2 must occur  $t_{ENS}$  before WCLK for it to be a valid write function.

An output enable ( $\overline{OE}$ ) pin is provided to three-state the Q<sub>0</sub> - 8 outputs when  $\overline{OE}$  is asserted. When  $\overline{OE}$  is enabled (LOW), data in the output register will be available to the Q<sub>0</sub> - 8 outputs after  $t_{OE}$ . If devices are cascaded, the  $\overline{OE}$  function will only output data on the FIFO that is read enabled.

The FIFO contains overflow circuitry to disallow additional writes when the FIFO is full, and underflow circuitry to disallow additional reads when the FIFO is empty. An empty FIFO maintains the data of the last valid read on its Q<sub>0</sub> - 8 outputs even after additional reads occur.

**Write Enable 1 ( $\overline{WEN1}$ )** – If the FIFO is configured for programmable flags, Write Enable 1 ( $\overline{WEN1}$ ) is the only write enable control pin. In this configuration, when Write Enable 1 ( $\overline{WEN1}$ ) is LOW, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data

is stored is the RAM array sequentially and independently of any on-going read operation.


**Write Enable 2/Load (WEN2/ $\overline{\text{LD}}$ )** – This is a dual-purpose pin. The FIFO is configured at Reset to have programmable flags or to have two write enables, which allows for depth expansion. If Write Enable 2/Load (WEN2/ $\overline{\text{LD}}$ ) is set active HIGH at Reset ( $\overline{\text{RS}}=\text{LOW}$ ), this pin operates as a second write enable pin.

If the FIFO is configured to have two write enables, when Write Enable ( $\overline{\text{WEN1}}$ ) is LOW and Write Enable 2/Load (WEN2/ $\overline{\text{LD}}$ ) is HIGH, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

## Programming

When WEN2/ $\overline{\text{LD}}$  is held LOW during Reset, this pin is the load ( $\overline{\text{LD}}$ ) enable for flag offset programming. In this configuration, WEN2/ $\overline{\text{LD}}$  can be used to access the four 8-bit offset registers contained in the CY7C42X1 for writing or reading data to these registers.

When the device is configured for programmable flags and both WEN2/ $\overline{\text{LD}}$  and  $\overline{\text{WEN1}}$  are LOW, the first LOW-to-HIGH transition of WCLK writes data from the data inputs to the empty offset least significant bit (LSB) register. The second, third, and fourth LOW-to-HIGH transitions of WCLK store data in the empty offset most significant bit (MSB) register, full offset LSB register, and full offset MSB register, respectively, when WEN2/ $\overline{\text{LD}}$  and  $\overline{\text{WEN1}}$  are LOW. The fifth LOW-to-HIGH transition of WCLK while WEN2/ $\overline{\text{LD}}$  and  $\overline{\text{WEN1}}$  are LOW writes data to the empty LSB register again. Figure 1 shows the registers sizes and default values for the various device types.



4261-16

**Figure 1. Offset Register Location and Default Values**

### Note:

26. The same selection sequence applies to reading from the registers. REN1 and REN2 are enabled and a read is performed on the LOW-to-HIGH transition of RCLK.





It is not necessary to write to all the offset registers at one time. A subset of the offset registers can be written; then by bringing the WEN2/ $\overline{\text{LD}}$  input HIGH, the FIFO is returned to normal read and write operation. The next time WEN2/ $\overline{\text{LD}}$  is brought LOW, a write operation stores data in the next offset register in sequence.

The contents of the offset registers can be read to the data outputs when WEN2/ $\overline{\text{LD}}$  is LOW and both REN1 and REN2 are LOW. LOW-to-HIGH transitions of RCLK read register contents to the data outputs. Writes and reads should not be preformed simultaneously on the offset registers.

## Programmable Flag ( $\overline{\text{PAE}}$ , $\overline{\text{PAF}}$ ) Operation

Whether the flag offset registers are programmed as described in Table 1 or the default values are used, the programmable almost-empty flag ( $\overline{\text{PAE}}$ ) and programmable almost-full flag ( $\overline{\text{PAF}}$ ) states are determined by their corresponding offset registers and the difference between the read and write pointers.

**Table 1. Writing the Offset Registers**

LD	WEN	WCLK <sup>[26]</sup>	Selection
0	0		Empty Offset (LSB) ← Empty Offset (MSB) → Full Offset (LSB) Full Offset (MSB)
0	1		No Operation
1	0		Write Into FIFO
1	1		No Operation

The number formed by the empty offset least significant bit register and empty offset most significant register is referred to as  $n$  and determines the operation of  $\overline{\text{PAE}}$ .  $\overline{\text{PAE}}$  is synchronized to the LOW-to-HIGH transition of RCLK by one flip-flop and is LOW when the FIFO contains  $n$  or fewer unread words.  $\overline{\text{PAE}}$  is set HIGH by the LOW-to-HIGH transition of RCLK when the FIFO contains  $(n+1)$  or greater unread words.

The number formed by the full offset least significant bit register and full offset most significant bit register is referred to as  $m$  and determines the operation of  $\overline{\text{PAF}}$ .  $\overline{\text{PAF}}$  is synchronized to the LOW-to-HIGH transition of WCLK by one flip-flop and is set LOW when the number of unread words in the FIFO is greater than or equal to CY7C4261 ( $16K-m$ ) and CY7C4271 ( $32K-m$ ).  $\overline{\text{PAF}}$  is set HIGH by the LOW-to-HIGH transition of WCLK when the number of available memory locations is greater than  $m$ .

### Table 2. Status Flags

Number of Words in FIFO		$\overline{\text{FF}}$	$\overline{\text{PAF}}$	$\overline{\text{PAE}}$	$\overline{\text{EF}}$
CY7C4261	CY7C4271				
0	0	H	H	L	L
1 to $n^{[27]}$	1 to $n^{[27]}$	H	H	L	H
(n+1) to 8192	(n+1) to 16384	H	H	H	H
8193 to $(16384 - (m+1))$	16385 to $(32768 - (m+1))$	H	H	H	H
$(16384 - m)^{[28]}$ to 16383	$(32768 - m)^{[28]}$ to 32767	H	L	H	H
16384	32768	L	L	H	H

### Width Expansion Configuration

Word width may be increased simply by connecting the corresponding input controls signals of multiple devices. A composite flag should be created for each of the end-point status flags ( $\overline{\text{EF}}$  and  $\overline{\text{FF}}$ ). The partial status flags ( $\overline{\text{PAE}}$  and  $\overline{\text{PAF}}$ ) can be detected from any one device. *Figure 2* demonstrates a 18-bit word width by using two CY7C42X1s. Any word width can be attained by adding additional CY7C42X1s.

When the CY7C42X1 is in a Width Expansion Configuration, the Read Enable (REN2) control input can be grounded (See *Figure 2*). In this configuration, the Write Enable 2/Load (WEN2/LD) pin is set to LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets.

## Flag Operation


The CY7C4261/71 devices provide five flag pins to indicate the condition of the FIFO contents. Empty, Full,  $\overline{\text{PAE}}$ , and  $\overline{\text{PAF}}$  are synchronous.

## Full Flag

The Full Flag ( $\overline{\text{FF}}$ ) will go LOW when device is full. Write operations are inhibited whenever  $\overline{\text{FF}}$  is LOW regardless of the state of  $\overline{\text{WEN1}}$  and  $\text{WEN2}/\overline{\text{LD}}$ .  $\overline{\text{FF}}$  is synchronized to WCLK, i.e., it is exclusively updated by each rising edge of WCLK.

### Empty Flag

The Empty Flag ( $\overline{\text{EF}}$ ) will go LOW when the device is empty. Read operations are inhibited whenever  $\overline{\text{EF}}$  is LOW, regardless of the state of  $\overline{\text{REN1}}$  and  $\overline{\text{REN2}}$ .  $\overline{\text{EF}}$  is synchronized to RCLK, i.e., it is exclusively updated by each rising edge of RCLK.



**Figure 2. Block Diagram of 16K x 18/32K x 18 Synchronous FIFO Memory Used in a Width Expansion Configuration**

4261-17

**Notes:**

27. n = Empty Offset (n=7 default value).


28. m = Full Offset (m=7 default value).




### Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C4261-10AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4261-10JC	J65	32-Lead Plastic Leaded Chip Carrier	
	CY7C4261-10AI	A32	32-Lead Thin Quad Flatpack	Industrial
	CY7C4261-10JI	J65	32-Lead Plastic Leaded Chip Carrier	
15	CY7C4261-15AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4261-15JC	J65	32-Lead Plastic Leaded Chip Carrier	
	CY7C4261-15AI	A32	32-Lead Thin Quad Flatpack	Industrial
	CY7C4261-15JI	J65	32-Lead Plastic Leaded Chip Carrier	
25	CY7C4261-25AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4261-25JC	J65	32-Lead Plastic Leaded Chip Carrier	
	CY7C4261-25AI	A32	32-Lead Thin Quad Flatpack	Industrial
	CY7C4261-25JI	J65	32-Lead Plastic Leaded Chip Carrier	
35	CY7C4261-35AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4261-35JC	J65	32-Lead Plastic Leaded Chip Carrier	
	CY7C4261-35AI	A32	32-Lead Thin Quad Flatpack	Industrial
	CY7C4261-35JI	J65	32-Lead Plastic Leaded Chip Carrier	

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C4271-10AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4271-10JC	J65	32-Lead Plastic Leaded Chip Carrier	
	CY7C4271-10AI	A32	32-Lead Thin Quad Flatpack	Industrial
	CY7C4271-10JI	J65	32-Lead Plastic Leaded Chip Carrier	
15	CY7C4271-15AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4271-15JC	J65	32-Lead Plastic Leaded Chip Carrier	
	CY7C4271-15AI	A32	32-Lead Thin Quad Flatpack	Industrial
	CY7C4271-15JI	J65	32-Lead Plastic Leaded Chip Carrier	
25	CY7C4271-25AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4271-25JC	J65	32-Lead Plastic Leaded Chip Carrier	
	CY7C4271-25AI	A32	32-Lead Thin Quad Flatpack	Industrial
	CY7C4271-25JI	J65	32-Lead Plastic Leaded Chip Carrier	
35	CY7C4271-35AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4271-35JC	J65	32-Lead Plastic Leaded Chip Carrier	
	CY7C4271-35AI	A32	32-Lead Thin Quad Flatpack	Industrial
	CY7C4271-35JI	J65	32-Lead Plastic Leaded Chip Carrier	

**Package Diagrams**
**32-Lead Thin Plastic Quad Flat Pack A32**


DIMENSIONS IN MILLIMETERS  
LEAD COPLANARITY 0.080 MAX.



DIM. A	DIM. A1
1.60 MAX.	1.40±0.05 PKG. THICK
1.20 MAX.	1.00±0.05 PKG. THICK

**32-Lead Plastic Leaded Chip Carrier J65**

DIMENSIONS IN INCHES  $\frac{\text{MIN.}}{\text{MAX.}}$

