



## 8-Bit Transceiver

### Features

- Function and pinout compatible with FCT and F logic
- 25Ω output series resistors to reduce transmission line reflection noise
- FCT-C speed at 4.1 ns max. (Com'l)  
FCT-A speed at 4.6 ns max. (Com'l)
- Edge-rate control circuitry for significantly improved noise characteristics
- Power-off disable feature
- Fully compatible with TTL input and output logic levels
- ESD > 2000V

- Sink current 12 mA (Com'l),  
12 mA (Mil)
- Source current 15 mA (Com'l),  
12 mA (Mil)

### Three-state outputs

### Functional Description


The FCT2245T contains eight non-inverting, bidirectional buffers with three-state outputs intended for bus oriented applications. On-chip termination resistors have been added to the outputs to reduce system noise caused by reflections. For this reason, the FCT2245T can be used in an existing design to replace the FCT245T. The FCT2245T current sink-

ing capability is 12 mA at the A and B ports.

The Transmit/Receive (T/R) input determines the direction of data flow through the bidirectional transceiver. Transmit (Active HIGH) enables data from A ports to B ports; receive (Active LOW) enables data from B ports to A ports. The output enable ( $\overline{OE}$ ) input, when HIGH, disables both the A and B ports by putting them in a High Z condition.

The outputs are designed with a power-off disable feature to allow for live insertion of boards.


### Logic Block Diagram



FCT2245T-1


### Pin Configurations

#### LCC Top View



FCT2245T-2

#### DIP/SOIC/QSOP Top View



FCT2245T-3

### Function Table [1]

Inputs		Output
$\overline{OE}$	T/R	
L	L	Bus B Data to Bus A
L	H	Bus A Data to Bus B
H	X	High Z State

#### Note:

1. H = HIGH Voltage Level. L = LOW Voltage Level. X = Don't Care.

**Maximum Ratings**<sup>[2, 3]</sup>

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$   
 Ambient Temperature with  
 Power Applied .....  $-65^{\circ}\text{C}$  to  $+135^{\circ}\text{C}$   
 Supply Voltage to Ground Potential .....  $-0.5\text{V}$  to  $+7.0\text{V}$   
 DC Input Voltage .....  $-0.5\text{V}$  to  $+7.0\text{V}$   
 DC Output Voltage .....  $-0.5\text{V}$  to  $+7.0\text{V}$   
 DC Output Current (Maximum Sink Current/Pin) .... 120 mA  
 Power Dissipation ..... 0.5W

Static Discharge Voltage .....  $>2001\text{V}$   
 (per MIL-STD-883, Method 3015)

**Operating Range**

Range	Range	Ambient Temperature	V <sub>CC</sub>
Commercial	CT, DT	$0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$	$5\text{V} \pm 5\%$
Commercial	T, AT	$-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	$5\text{V} \pm 5\%$
Military <sup>[4]</sup>	All	$-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$	$5\text{V} \pm 10\%$

**Electrical Characteristics** Over the Operating Range

Parameter	Description	Test Conditions		Min.	Typ. <sup>[5]</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> =Min., I <sub>OH</sub> =-15 mA	Com'l	2.4	3.3		V
		V <sub>CC</sub> =Min., I <sub>OH</sub> =-12 mA	Mil	2.4	3.3		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> =Min., I <sub>OL</sub> =12 mA	Com'l		0.3	0.55	V
		V <sub>CC</sub> =Min., I <sub>OL</sub> =12 mA	Mil		0.3	0.55	V
R <sub>OUT</sub>	Output Resistance	V <sub>CC</sub> =Min., I <sub>OL</sub> =12 mA	Com'l	20	25	40	$\Omega$
		V <sub>CC</sub> =Min., I <sub>OL</sub> =12 mA	Mil		25		$\Omega$
V <sub>IH</sub>	Input HIGH Voltage			2.0			V
V <sub>IL</sub>	Input LOW Voltage					0.8	V
V <sub>H</sub>	Hysteresis <sup>[6]</sup>	All inputs			0.2		V
V <sub>IK</sub>	Input Clamp Diode Voltage	V <sub>CC</sub> =Min., I <sub>IN</sub> =-18 mA			-0.7	-1.2	V
I <sub>I</sub>	Input HIGH Current	V <sub>CC</sub> =Max., V <sub>IN</sub> =V <sub>CC</sub>				5	$\mu\text{A}$
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> =Max., V <sub>IN</sub> =2.7V				$\pm 1$	$\mu\text{A}$
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> =Max., V <sub>IN</sub> =0.5V				$\pm 1$	$\mu\text{A}$
I <sub>OS</sub>	Output Short Circuit Current <sup>[7]</sup>	V <sub>CC</sub> =Max., V <sub>OUT</sub> =0.0V		-60	-120	-225	mA
I <sub>OFF</sub>	Power-Off Disable	V <sub>CC</sub> =0V, V <sub>OUT</sub> =4.5V				$\pm 1$	$\mu\text{A}$

**Capacitance**<sup>[6]</sup>

Parameter	Description	Test Conditions	Typ. <sup>[5]</sup>	Max.	Unit
C <sub>IN</sub>	Input Capacitance		5	10	pF
C <sub>OUT</sub>	Output Capacitance		9	12	pF

**Notes:**

- Unless otherwise noted, these limits are over the operating free-air temperature range.
- Unused inputs must always be connected to an appropriate logic voltage level, preferably either V<sub>CC</sub> or ground.
- T<sub>A</sub> is the "instant on" case temperature.
- Typical values are at V<sub>CC</sub>=5.0V, T<sub>A</sub>=+25°C ambient.
- This parameter is guaranteed but not tested.
- Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.



## Power Supply Characteristics

Parameter	Description	Test Conditions	Typ. <sup>[5]</sup>	Max.	Unit
$I_{CC}$	Quiescent Power Supply Current	$V_{CC} = \text{Max.}, V_{IN} \leq 0.2V,$ $V_{IN} \geq V_{CC} - 0.2V$	0.1	0.2	mA
$\Delta I_{CC}$	Quiescent Power Supply Current (TTL inputs)	$V_{CC} = \text{Max.}, V_{IN} = 3.4V^{[8]}$ $f_1 = 0, \text{Outputs Open}$	0.5	2.0	mA
$I_{CCD}$	Dynamic Power Supply Current <sup>[9]</sup>	$V_{CC} = \text{Max.}, \text{One Input Toggling},$ 50% Duty Cycle, Outputs Open, $T/\bar{R} = \overline{OE} = \text{GND},$ $V_{IN} \leq 0.2V \text{ or } V_{IN} \geq V_{CC} - 0.2V$	0.06	0.12	mA/ MHz
$I_C$	Total Power Supply Current <sup>[10]</sup>	$V_{CC} = \text{Max.}, 50\% \text{ Duty Cycle},$ Outputs Open, One Bit Toggling at $f_1 = 10 \text{ MHz},$ $T/\bar{R} = \overline{OE} = \text{GND},$ $V_{IN} \leq 0.2V \text{ or } V_{IN} \geq V_{CC} - 0.2V$	0.7	1.4	mA
		$V_{CC} = \text{Max.},$ 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_1 = 10 \text{ MHz},$ $T/\bar{R} = \overline{OE} = \text{GND},$ $V_{IN} = 3.4V \text{ or } V_{IN} = \text{GND}$	1.0	2.4	mA
		$V_{CC} = \text{Max.},$ 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_1 = 2.5 \text{ MHz},$ $T/\bar{R} = \overline{OE} = \text{GND},$ $V_{IN} \leq 0.2V \text{ or } V_{IN} \geq V_{CC} - 0.2V$	1.3	2.6 <sup>[11]</sup>	mA
		$V_{CC} = \text{Max.},$ 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_1 = 2.5 \text{ MHz},$ $T/\bar{R} = \overline{OE} = \text{GND},$ $V_{IN} = 3.4V \text{ or } V_{IN} = \text{GND}$	3.3	10.6 <sup>[11]</sup>	mA

### Notes:

8. Per TTL driven input ( $V_{IN} = 3.4V$ ); all other inputs at  $V_{CC}$  or GND.
9. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
10.  $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$   
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_0/2 + f_1 N_1)$   
 $I_{CC} = \text{Quiescent Current with CMOS input levels}$   
 $\Delta I_{CC} = \text{Power Supply Current for a TTL HIGH input}$   
 $(V_{IN} = 3.4V)$   
 $D_H = \text{Duty Cycle for TTL inputs HIGH}$   
 $N_T = \text{Number of TTL inputs at } D_H$   
 $I_{CCD} = \text{Dynamic Current caused by an input transition pair}$   
 $(\text{HLH or LHL})$   
 $f_0 = \text{Clock frequency for registered devices, otherwise zero}$   
 $f_1 = \text{Input signal frequency}$   
 $N_1 = \text{Number of inputs changing at } f_1$   
 All currents are in milliamps and all frequencies are in megahertz.
11. Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.



**Switching Characteristics** Over the Operating Range<sup>[12]</sup>

Parameter	Description	FCT2245T				FCT2245AT				Unit	Fig. No. <sup>[3]</sup>
		Military		Commercial		Military		Commercial			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay A <sub>n</sub> to B <sub>n</sub> or B <sub>n</sub> to A <sub>n</sub>	1.5	7.5	1.5	7.0	1.5	4.9	1.5	4.6	ns	1, 3
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time	1.5	10.0	1.5	9.5	1.5	6.5	1.5	6.2	ns	1, 7, 8
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time	1.5	10.0	1.5	7.5	1.5	6.0	1.5	5.0	ns	1, 7, 8

Parameter	Description	FCT2245CT		FCT2245DT		Unit	Fig. No. <sup>[13]</sup>
		Commercial		Commercial			
		Min.	Max.	Min.	Max.		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay A <sub>n</sub> to B <sub>n</sub> or B <sub>n</sub> to A <sub>n</sub>	1.5	4.1	1.5	3.8	ns	1, 3
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time	1.5	5.8	1.5	5.0	ns	1, 7, 8
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time	1.5	4.5	1.5	4.3	ns	1, 7, 8

**Ordering Information—FCT2245T**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
3.8	CY74FCT2245DTQC	Q5	20-Lead (150-Mil) QSOP	Commercial
	CY74FCT2245DTSOC	S5	20-Lead (300-Mil) Molded SOIC	
4.1	CY74FCT2245CTPC	P5	20-Lead (300-Mil) Molded DIP	Commercial
	CY74FCT2245CTQC	Q5	20-Lead (150-Mil) QSOP	
	CY74FCT2245CTSOC	S5	20-Lead (300-Mil) Molded SOIC	
4.6	CY74FCT2245ATPC	P5	20-Lead (300-Mil) Molded DIP	Commercial
	CY74FCT2245ATQC	Q5	20-Lead (150-Mil) QSOP	
	CY74FCT2245ATSOC	S5	20-Lead (300-Mil) Molded SOIC	
4.9	CY54FCT2245ATDMB	D6	20-Lead (300-Mil) CerDIP	Military
	CY54FCT2245ATLMB	L61	20-Pin Square Leadless Chip Carrier	
7.0	CY54FCT2245TDMB	D6	20-Lead (300-Mil) CerDIP	Military
	CY54FCT2245TLMB	L61	20-Pin Square Leadless Chip Carrier	
7.5	CY74FCT2245TPC	P5	20-Lead (300-Mil) Molded DIP	Commercial
	CY74FCT2245TQC	Q5	20-Lead (150-Mil) QSOP	
	CY74FCT2245TSOC	S5	20-Lead (300-Mil) Molded SOIC	

Shaded areas contain preliminary information.

**Notes:**


12. Minimum limits are guaranteed but not tested on Propagation Delays.  
13. See "Parameter Measurement Information" in the General Information section.

Document #: 38-00349




## Package Diagrams


**20-Lead (300-Mil) CerDIP D6**  
MIL-STD-1835 D-8 Config. A



**20-Pin Square Leadless Chip Carrier L61**  
MIL-STD-1835 C-2A




**20-Lead (300-Mil) Molded DIP P5**





**Package Diagrams (continued)**

**20-Lead Quarter Size Outline Q5**



**20-Lead (300-Mil) Molded SOIC S5**

