



CY74FCT16646T CY74FCT162646T

16-Bit Registered Transceiver

Features

- Low power, pin-compatible replacement for ABT functions
- FCT-C speed at 5.4 ns
- Power-off disable outputs permits live insertion
- Edge-rate control circuitry for significantly improved noise characteristics
- Typical output skew < 250 ps
- ESD > 2000V
- TSSOP (19.6-mil pitch) and SSOP (25-mil pitch) packages
- Extended commercial range of -40°C to $+85^{\circ}\text{C}$
- $V_{CC} = 5V \pm 10\%$

CY74FCT16646T Features:

- 64 mA sink current (Com'l), 32 mA source current (Com'l)
- Typical V_{OLP} (ground bounce) < 1.0V at $V_{CC} = 5V$, $T_A = 25^{\circ}\text{C}$

CY74FCT162646T Features:

- Balanced output drivers: 24 mA
- Reduced system switching noise
- Typical V_{OLP} (ground bounce) < 0.6V at $V_{CC} = 5V$, $T_A = 25^{\circ}\text{C}$

Functional Description


The CY74FCT16646T and CY74FCT162646T 16-bit transceivers are three-state, D-type registers, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to a HIGH logic level. Output Enable (\overline{OE}) and direction pins (DIR) are provided to control the transceiver function. In the transceiver mode, data present at the high impedance port may be stored in either the A or B register, or in both. The select controls can multiplex stored and

real-time (transparent mode) data. The direction control determines which bus will receive data when the Output Enable (\overline{OE}) is Active LOW. In the isolation mode (Output Enable (\overline{OE}) HIGH), A data may be stored in the B register and/or B data may be stored in the A register. The output buffers are designed with a power-off disable feature that allows live insertion of boards.


The CY74FCT16646T is ideally suited for driving high-capacitance loads and low-impedance backplanes.

The CY74FCT162646T has 24-mA balanced output drivers with current limiting resistors in the outputs. This reduces the need for external terminating resistors and provides for minimal undershoot and reduced ground bounce. The CY74FCT162646T is ideal for driving transmission lines.

Logic Block Diagrams



Pin Configuration



Pin Description


Pin Names	Description
A	Data Register A Inputs Data Register B Outputs
B	Data Register B Inputs Data Register A Outputs
CLKAB, CLKBA	Clock Pulse Inputs
SAB, SBA	Output Data Source Select Inputs
DIR	Direction
\overline{OE}	Output Enable (Active LOW)

Function Table^[1]

Inputs						Data I/O ^[2]		Function
\overline{OE}	DIR	CLKAB	CLKBA	SAB	SBA	A	B	
H	X	H or L	H or L	X	X	Input	Input	Isolation
H	X	⏚	⏚	X	X			Store A and B Data
L	L	X	X	X	L	Output	Input	Real Time B Data to A Bus
L	L	X	H or L	X	H			Stored B Data to A Bus
L	H	X	X	L	X	Input	Output	Real Time A Data to Bus
L	H	H or L	X	H	X			Stored A Data to B Bus


Notes:

1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
 ⏚ = LOW-to-HIGH Transition
2. The data output functions may be enabled or disabled by various signals at the \overline{OE} or DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.




DIR L \overline{OE} L CLKAB X CLKBA X SAB X SBA L

Real-Time Transfer
Bus B to Bus A




DIR H \overline{OE} L CLKAB X CLKBA X SAB L SBA X

Real-Time Transfer
Bus A to Bus B



DIR H \overline{OE} L CLKAB X CLKBA X SAB X SBA X
L L X X X X
X H X X X X

Storage from
A and/or B



DIR^[3] L \overline{OE} L CLKAB X CLKBA H or L SAB X SBA H
L L H or L X H X

Transfer Stored Data
to A and/or B

Maximum Ratings^[4]

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature Com'l -55°C to +125°C
Ambient Temperature with
Power Applied Com'l -55°C to +125°C
DC Input Voltage -0.5V to +7.0V

DC Output Voltage -0.5V to +7.0V
DC Output Current
(Maximum Sink Current/Pin) -60 to +120 mA
Power Dissipation 1.0W
Static Discharge Voltage >2001V
(per MIL-STD-883, Method 3015)

Notes:

3. Cannot transfer data to A-bus and B-bus simultaneously.
4. Stresses greater than those listed under Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above

those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min.	Typ. ^[5]	Max.	Unit
V _{IH}	Input HIGH Voltage		2.0			V
V _{IL}	Input LOW Voltage				0.8	V
V _H	Input Hysteresis ^[6]			100		mV
V _{IK}	Input Clamp Diode Voltage	V _{CC} =Min., I _{IN} =−18 mA		−0.7	−1.2	V
I _{IH}	Input HIGH Current	V _{CC} =Max., V _I =V _{CC}			±1	μA
I _{IL}	Input LOW Current	V _{CC} =Max., V _I =GND			±1	μA
I _{OZH}	High Impedance Output Current (Three-State Output pins)	V _{CC} =Max., V _{OUT} =2.7V			±1	μA
I _{OZL}	High Impedance Output Current (Three-State Output pins)	V _{CC} =Max., V _{OUT} =0.5V			±1	μA
I _{OS}	Short Circuit Current ^[7]	V _{CC} =Max., V _{OUT} =GND	−80	−140	−200	mA
I _O	Output Drive Current ^[7]	V _{CC} =Max., V _{OUT} =2.5V	−50		−180	mA
I _{OFF}	Power-Off Disable	V _{CC} =0V, V _{OUT} ≤4.5V			±1	μA

Output Drive Characteristics for CY74FCT16646T

Parameter	Description	Test Conditions	Min.	Typ. ^[5]	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} =Min., I _{OH} =−3 mA	2.5	3.5		V
		V _{CC} =Min., I _{OH} =−15 mA	2.4	3.5		V
		V _{CC} =Min., I _{OH} =−32 mA	2.0	3.0		V
V _{OL}	Output LOW Voltage	V _{CC} =Min., I _{OL} =64 mA		0.2	0.55	V

Output Drive Characteristics for CY74FCT162646T

Parameter	Description	Test Conditions	Min.	Typ. ^[5]	Max.	Unit
I _{ODL}	Output LOW Current ^[7]	V _{CC} =5V, V _{IN} =V _{IH} or V _{IL} , V _{OUT} =1.5V	60	115	150	mA
I _{ODH}	Output HIGH Current ^[7]	V _{CC} =5V, V _{IN} =V _{IH} or V _{IL} , V _{OUT} =1.5V	−60	−115	−150	mA
V _{OH}	Output HIGH Voltage	V _{CC} =Min., I _{OH} =−24 mA	2.4	3.3		V
V _{OL}	Output LOW Voltage	V _{CC} =Min., I _{OL} =24 mA		0.3	0.55	V

Capacitance (T_A = +25°C, f = 1.0 MHz)

Symbol	Description ^[8]	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	4.5	6.0	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	5.5	8.0	pF

Notes:

- Typical values are at V_{CC}=5.0V, T_A=+25°C ambient.
- This parameter is guaranteed but not tested.
- Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametrics tests. In any sequence of parameter tests, I_{OS} tests should be performed last.
- This parameter is measured at characterization but not tested.

Power Supply Characteristics

Parameter	Description	Test Conditions ^[9]		Min.	Typ. ^[5]	Max.	Unit
I _{CC}	Quiescent Power Supply Current	V _{CC} =Max.	V _{IN} ≤0.2V V _{IN} ≥V _{CC} -0.2V	—	5	500	μA
ΔI _{CC}	Quiescent Power Supply Current TTL Inputs HIGH	V _{CC} = Max. V _{IN} =3.4V ^[10]		—	0.5	1.5	mA
I _{CCD}	Dynamic Power Supply Current ^[11]	V _{CC} =Max. Outputs Open DIR=OE=GND One-Bit Toggling 50% Duty Cycle	V _{IN} =V _{CC} or V _{IN} =GND	—	75	120	μA/ MHz
I _C	Total Power Supply Current ^[12]	V _{CC} =Max. Outputs Open f ₀ =10 MHz (CLKBA) 50% Duty Cycle DIR=OE=GND One-Bit Toggling f ₁ =5 MHz 50% Duty Cycle	V _{IN} =V _{CC} or V _{IN} =GND	—	0.8	1.7	mA
			V _{IN} =3.4V or V _{IN} =GND	—	1.3	3.2	
		V _{CC} =Max. Outputs Open f ₀ =10 MHz (CLKBA) 50% Duty Cycle DIR=OE=GND Sixteen-Bits Toggling f ₁ =2.5 MHz 50% Duty Cycle	V _{IN} =V _{CC} or V _{IN} =GND	—	3.8	6.5 ^[13]	
			V _{IN} =3.4V or V _{IN} =GND	—	8.3	20.0 ^[13]	

Notes:

9. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
10. Per TTL driven input (V_{IN}=3.4V); all other inputs at V_{CC} or GND.
11. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
12. I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}
I_C = I_{CC} + ΔI_{CC}D_HN_T + I_{CCD}(f₀/2 + f₁N₁)
I_{CC} = Quiescent Current with CMOS input levels
ΔI_{CC} = Power Supply Current for a TTL HIGH input (V_{IN}=3.4V)
- D_H = Duty Cycle for TTL inputs HIGH
N_T = Number of TTL inputs at D_H
I_{CCD} = Dynamic Current caused by an input transition pair (HLH or LHL)
f₀ = Clock frequency for registered devices, otherwise zero
f₁ = Input signal frequency
N₁ = Number of inputs changing at f₁
All currents are in milliamps and all frequencies are in megahertz.
13. Values for these conditions are examples of the ICC formula. These limits are guaranteed but not tested.



Switching Characteristics Over the Operating Range^[14]

Parameter	Description	Cond.	74FCT16646T 74FCT162646T		74FCT16646AT 74FCT162646AT		74FCT16646CT 74FCT162646CT		Unit	Fig. No. ^[15]
			Min.	Max.	Min.	Max.	Min.	Max.		
t _{PLH} t _{PHL}	Propagation Delay Bus to Bus	C _L =50 pF R _L =500Ω	1.5	9.0	1.5	6.3	1.5	5.4	ns	1, 2
t _{PZH} t _{PZL}	Output Enable Time DIR or OE to Bus		1.5	14.0	1.5	9.8	1.5	7.8	ns	1, 7, 8
t _{PHZ} t _{PLZ}	Output Disable Time DIR or OE to Bus		1.5	9.0	1.5	6.3	1.5	6.3	ns	1, 7, 8
t _{PLH} t _{PHL}	Propagation Delay Clock to Bus		1.5	9.0	1.5	6.3	1.5	5.7	ns	1, 5
t _{PLH} t _{PHL}	Propagation Delay SBA or SAB to Bus		1.5	11.0	1.5	7.7	1.5	6.2	ns	1, 5
t _{SU}	Set-Up Time HIGH or LOW Bus to Clock		2.0	—	2.0	—	2.0	—	ns	4
t _H	Hold Time HIGH or LOW Bus to Clock		1.5	—	1.5	—	1.5	—	ns	4
t _W	Clock Pulse Width HIGH or LOW		5.0	—	5.0	—	5.0	—	ns	6
t _{SK(O)}	Output Skew ^[16]		—	0.5	—	0.5	—	0.5	ns	—

Ordering Information CY74FCT16646

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
5.4	CY74FCT16646CTPAC	Z56	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT16646CTPVC	O56	48-Lead (300-Mil) SSOP	
6.3	CY74FCT16646ATPAC	Z56	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT16646ATPVC	O56	48-Lead (300-Mil) SSOP	
9.0	CY74FCT16646TPAC	Z56	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT16646TPVC	O56	48-Lead (300-Mil) SSOP	

Ordering Information CY74FCT162646

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
5.4	CY74FCT162646CTPAC	Z56	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT162646CTPVC	O56	48-Lead (300-Mil) SSOP	
6.3	CY74FCT162646ATPAC	Z56	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT162646ATPVC	O56	48-Lead (300-Mil) SSOP	
9.0	CY74FCT162646TPAC	Z56	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT162646TPVC	O56	48-Lead (300-Mil) SSOP	


Notes:

14. Minimum limits are guaranteed but not tested on Propagation Delays.
15. See "Parameter Measurement Information" in the General Information section.

16. Skew any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

Package Diagrams

56-Lead Shrunk Small Outline Package O56



56-Lead Thin Shrunk Small Outline Package Z56

