

## 2K x 16 Dual-Port Static RAM

### Features

- 0.8-micron CMOS for optimum speed/power
- High speed access: 25 ns
- Low operating power:  
 $I_{CC} = 170 \text{ mA (typ.)}$
- Automatic power-down
- TTL compatible
- Fully asynchronous operation
- Master CY7C133 easily expands data bus width to 32 or more bits using slave CY7C143
- **BUSY** output flag on CY7C133; **BUSY** input on CY7C143

- Available in 68-pin PLCC
- Pin compatible and functionally equivalent to IDT7133 and IDT7143

### Functional Description


The CY7C133 and CY7C143 are high-speed CMOS 2K by 16 dual-port static RAMs. Two ports are provided permitting independent access to any location in memory. The CY7C133 can be utilized as either a standalone 16-bit dual-port static RAM or as a master dual-port RAM in conjunction with the CY7C143 slave dual-port device in systems requiring 16-bit or

greater word widths. It is the solution to applications requiring shared or buffered data, such as cache memory for DSP, bit-slice, or multiprocessor designs.

Each port has independent control pins; chip enable ( $\overline{CE}$ ), write enable ( $R/\overline{W}_{UB}$ ,  $R/\overline{W}_{LB}$ ), and output enable ( $\overline{OE}$ ). **BUSY** signals that the port is trying to access the same location currently being accessed by the other port. An automatic power-down feature is controlled independently on each port by the chip enable ( $\overline{CE}$ ) pins.

The CY7C133 and CY7C143 are available in 68-pin PLCC.

### Logic Block Diagram




### Notes:

1. CY7C133 (Master): **BUSY** is open drain output and requires pull-up resistor. CY7C143 (Slave): **BUSY** is input.

## Pin Configuration

**68-Pin LCC/PLCC**  
**Top View**



C133-2

## Selection Guide

	<b>7C133-25</b> <b>7C143-25</b>	<b>7C133-35</b> <b>7C143-35</b>	<b>7C133-55</b> <b>7C143-55</b>
Maximum Access Time (ns)	25	35	55
Typical Operating Current $I_{CC}$ (mA)	170	160	150
Typical Standby Current for $I_{SB1}$ (mA)	40	30	20

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$

Ambient Temperature with

Power Applied .....  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$

Supply Voltage to Ground Potential

(Pin 48 to Pin 24) .....  $-0.5\text{V}$  to  $+7.0\text{V}$

DC Voltage Applied to Outputs

in High Z State .....  $-0.5\text{V}$  to  $+7.0\text{V}$

DC Input Voltage .....  $-3.5\text{V}$  to  $+7.0\text{V}$

Output Current into Outputs (LOW) ..... 20 mA

Static Discharge Voltage .....  $>2001\text{V}$   
(per MIL-STD-883, Method 3015)

Latch-Up Current .....  $>200\text{ mA}$

## Operating Range

Range	Ambient Temperature	$V_{CC}$
Commercial	$0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$	$5\text{V} \pm 10\%$
Industrial	$-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	$5\text{V} \pm 10\%$

**Electrical Characteristics** Over the Operating Range<sup>[2]</sup>

Parameter	Description	Test Conditions		7C133–25 7C143–25			7C133–35 7C143–35			7C133–55 7C143–55			Unit
				Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = –4.0 mA		2.4			2.4			2.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 4.0 mA				0.4			0.4			0.4	V
		I <sub>OL</sub> = 16.0 mA <sup>[3]</sup>				0.5			0.5			0.5	
V <sub>IH</sub>	Input HIGH Voltage			2.2			2.2			2.2			V
V <sub>IL</sub>	Input LOW Voltage					0.8			0.8			0.8	V
I <sub>IX</sub>	Input Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>		–5		+5	–5		+5	–5		+5	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , Output Disabled		–5		+5	–5		+5	–5		–5	μA
I <sub>OS</sub>	Output Short Circuit Current <sup>[4, 5]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND				–200			–200			–200	mA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$\overline{CE} = V_{IL}$ , Outputs Open, f = f <sub>MAX</sub> <sup>[6]</sup>	Com'l		170	250		160	230		150	220	mA
			Ind		170	290		160	260		150	250	
I <sub>SB1</sub>	Standby Current Both Ports, TTL Inputs	$\overline{CE}_L$ and $\overline{CE}_R \geq V_{IH}$ , f = f <sub>MAX</sub> <sup>[6]</sup>	Com'l		40	60		30	50		20	40	mA
			Ind		40	75		30	65		20	55	
I <sub>SB2</sub>	Standby Current One Port, TTL Inputs	$\overline{CE}_L$ or $\overline{CE}_R \geq V_{IH}$ , Active Port Outputs Open, f = f <sub>MAX</sub> <sup>[6]</sup>	Com'l		100	140		85	125		75	110	mA
			Ind		100	160		85	140		75	125	
I <sub>SB3</sub>	Standby Current Both Ports, CMOS Inputs	Both Ports $\overline{CE}_L$ and $\overline{CE}_R \geq V_{CC} - 0.2V$ , V <sub>IN</sub> ≥ V <sub>CC</sub> – 0.2V or V <sub>IN</sub> ≤ 0.2V, f = 0	Com'l		3	15		3	15		3	15	mA
			Ind		3	15		3	15		3	15	
I <sub>SB4</sub>	Standby Current One Port, CMOS Inputs	One Port $\overline{CE}_L$ or $\overline{CE}_R \geq V_{CC} - 0.2V$ , V <sub>IN</sub> ≥ V <sub>CC</sub> – 0.2V or V <sub>IN</sub> ≤ 0.2V, Active Port Outputs Open, f = f <sub>MAX</sub> <sup>[6]</sup>	Com'l		90	120		80	105		70	90	mA
			Ind		90	140		80	120		70	105	



**Capacitance<sup>[5]</sup>**

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 5.0V	10	pF
C <sub>OUT</sub>	Output Capacitance		10	pF


**Notes:**

- See the last page of this specification for Group A subgroup testing information.
- Tested initially and after any design or process changes that may affect these parameters.
- BUSY pin only.
- At f = f<sub>MAX</sub>, address and data inputs are cycling at the maximum frequency of read cycle of 1/t<sub>RC</sub> and using AC Test Waveforms input levels of GND to 3V.
- Duration of the short circuit should not exceed 30 seconds.

## AC Test Loads and Waveforms




C133-3



**BUSY Output Load**  
(CY7C133 ONLY)

C133-4

Equivalent to: THÉVENIN EQUIVALENT  
 OUTPUT — 250Ω — 1.40V



## Switching Characteristics Over the Operating Range<sup>[7]</sup>


Parameter	Description	7C133–25 7C143–25		7C133–35 7C143–35		7C133–55 7C143–55		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE								
t <sub>RC</sub>	Read Cycle Time	25		35		55		ns
t <sub>AA</sub>	Address to Data Valid <sup>[8]</sup>		25		35		55	ns
t <sub>OHA</sub>	Data Hold from Address Change	0		0		0		ns
t <sub>ACE</sub>	$\overline{\text{CE}}$ LOW to Data Valid <sup>[8]</sup>		25		35		55	ns
t <sub>DOE</sub>	$\overline{\text{OE}}$ LOW to Data Valid <sup>[8]</sup>		20		25		30	ns
t <sub>LZOE</sub>	$\overline{\text{OE}}$ LOW to Low Z <sup>[9, 10]</sup>	3		3		3		ns
t <sub>HZOE</sub>	$\overline{\text{OE}}$ HIGH to High Z <sup>[9, 10]</sup>		15		20		25	ns
t <sub>LZCE</sub>	$\overline{\text{CE}}$ LOW to Low Z <sup>[9, 10]</sup>	3		5		5		ns
t <sub>HZCE</sub>	$\overline{\text{CE}}$ HIGH to High Z <sup>[9, 10]</sup>		15		20		20	ns
t <sub>PU</sub>	$\overline{\text{CE}}$ LOW to Power-Up	0		0		0		ns
t <sub>PD</sub>	$\overline{\text{CE}}$ HIGH to Power-Down		25		25		25	ns
WRITE CYCLE <sup>[11]</sup>								
t <sub>WC</sub>	Write Cycle Time	25		35		55		ns
t <sub>SCE</sub>	$\overline{\text{CE}}$ LOW to Write End	20		25		40		ns
t <sub>AW</sub>	Address Set-Up to Write End	20		25		40		ns
t <sub>HA</sub>	Address Hold from Write End	2		2		2		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		ns
t <sub>PWE</sub>	R/ $\overline{\text{W}}$ Pulse Width	20		25		35		ns
t <sub>SD</sub>	Data Set-Up to Write End	15		20		20		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		ns
t <sub>HZWE</sub>	R/ $\overline{\text{W}}$ LOW to High Z <sup>[10]</sup>		15		20		20	ns
t <sub>LZWE</sub>	R/ $\overline{\text{W}}$ HIGH to Low Z <sup>[10]</sup>	0		0		0		ns

### Notes:

- Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub>, and 30-pF load capacitance.
- AC Test Conditions use V<sub>OH</sub> = 1.6V and V<sub>OL</sub> = 1.4V.
- At any given temperature and voltage condition for any given device, t<sub>LZCE</sub> is less than t<sub>HZCE</sub> and t<sub>LZOE</sub> is less than t<sub>HZOE</sub>.
- t<sub>LZCE</sub>, t<sub>LZWE</sub>, t<sub>HZOE</sub>, t<sub>LZOE</sub>, t<sub>HZCE</sub> and t<sub>HZWE</sub> are tested with C<sub>L</sub> = 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady state voltage.
- The internal write time of the memory is defined by the overlap of  $\overline{CS}$  LOW and R/ $\overline{W}$  LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

**Switching Characteristics** Over the Operating Range<sup>[2,7]</sup> (continued)

Parameter	Description	7C133–25 7C143–25		7C133–35 7C143–35		7C133–55 7C143–55		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
BUSY/INTERRUPT TIMING (For Master CY7C133)								
tBLA	$\overline{\text{BUSY}}$ Low from Address Match		25		35		50	ns
tBHA	$\overline{\text{BUSY}}$ High from Address Mismatch		20		30		40	ns
tBLC	$\overline{\text{BUSY}}$ Low from $\overline{\text{CE}}$ Low		20		25		35	ns
tBHC	$\overline{\text{BUSY}}$ High from $\overline{\text{CE}}$ High		20		20		30	ns
tWDD	Write Pulse to Data Delay <sup>[12]</sup>		50		60		80	ns
tDDD	Write Data Valid to Read Data Valid <sup>[12]</sup>		35		45		55	ns
tBDD	$\overline{\text{BUSY}}$ High to Valid Data <sup>[13]</sup>		Note 13		Note 13		Note 13	ns
tPS	Arbitration Priority Set Up Time <sup>[14]</sup>	5		5		5		ns
BUSY TIMING (For Slave CY7C143)								
tWB	Write to $\overline{\text{BUSY}}$ <sup>[15]</sup>	0		0		0		ns
tWH	Write Hold After $\overline{\text{BUSY}}$ <sup>[16]</sup>	20		25		30		ns
tWDD	Write Pulse to Data Delay <sup>[17]</sup>		50		60		80	ns
tDDD	Write Data Valid to Read Data Valid <sup>[17]</sup>		35		45		55	ns

**Switching Waveforms**
**Read Cycle No. 1<sup>[18, 19]</sup>**


C133–5

**Notes:**

12. Port-to-port delay through RAM cells from writing port to reading port. Refer to timing waveform of “Read with  $\overline{\text{BUSY}}$ , Master: CY7C133.”
13. t<sub>BDD</sub> is calculated parameter and is greater of 0, t<sub>WDD</sub> – t<sub>wp</sub> (actual) or t<sub>DDD</sub> – t<sub>DW</sub> (actual).
14. To ensure that the earlier of the two ports wins.
15. To ensure that write cycle is inhibited during contention.
16. To ensure that a write cycle is completed after contention.
17. Port-to-port delay through RAM cells from writing port to reading port. Refer to timing waveform of “Read with Port-to-port Delay.”
18. R/ $\overline{\text{W}}$  is HIGH for read cycle
19. Device is continuously selected,  $\overline{\text{CE}} = V_{\text{IL}}$  and  $\overline{\text{OE}} = V_{\text{IL}}$ .

**Read Cycle No. 2**<sup>[18, 20]</sup>


Read with BUSY, Master: CY7C133




20. Address valid prior to or coincident with  $\overline{\text{CE}}$  transition LOW.

## Switching Waveforms (continued)

**Timing Waveform of Read with Port-to-port Delay No. 4 (For Slave CY7C143)**<sup>[21,22,23]</sup>




**Write Cycle No.1 ( $\overline{OE}$  Three-States Data I/Os – Either Port)**<sup>[11, 24]</sup>





C133-8

### Notes:

21. Assume  $\overline{BUSY}$  input at  $V_{IH}$  for the writing port and at  $V_{IL}$  for the reading port.
22. Write cycle parameters should be adhered to in order to ensure proper writing.
23. Device is continuously enabled for both ports.
24. If  $\overline{OE}$  is LOW during a  $R/\overline{W}$  controlled write cycle, the write pulse width must be the larger of  $t_{PWE}$  or  $t_{HZWE} + t_{SD}$  to allow the data I/O pins to enter high impedance and for data to be placed on the bus for the required  $t_{SD}$ .

**Switching Waveforms (continued)**
**Write Cycle No. 2 (R/W Three-States Data I/Os – Either Port)<sup>[20,25]</sup>**


C133-10

**Busy Timing Diagram No. 1 ( $\overline{CE}$  Arbitration)**
 **$\overline{CE}_L$  Valid First:**

 **$\overline{CE}_R$  Valid First:**


C133-9

**Note:**


25. If the  $\overline{CE}$  LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state.




## Switching Waveforms (continued)

### Busy Timing Diagram No. 2 (Address Arbitration)

#### Left Address Valid First:




#### Right Address Valid First:



C133-11


### Busy Timing Diagram No. 3

#### Write with $\overline{\text{BUSY}}$ (Slave: CY7C143)



C133-12

### 32-Bit Master/Slave Dual-Port Memory Systems



### Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
25	CY7C133-25JC	J81	68-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C133-25JI	J81	68-Lead Plastic Leaded Chip Carrier	Industrial
35	CY7C133-35JC	J81	68-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C133-35JI	J81	68-Lead Plastic Leaded Chip Carrier	Industrial
55	CY7C133-55JC	J81	68-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C133-55JI	J81	68-Lead Plastic Leaded Chip Carrier	Industrial

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
25	CY7C143-25JC	J81	68-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C143-25JI	J81	68-Lead Plastic Leaded Chip Carrier	Industrial
35	CY7C143-35JC	J81	68-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C143-35JI	J81	68-Lead Plastic Leaded Chip Carrier	Industrial
55	CY7C143-55JC	J81	68-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C143-55JI	J81	68-Lead Plastic Leaded Chip Carrier	Industrial

**MILITARY SPECIFICATIONS**
**Group A Subgroup Testing**
**DC Characteristics**

Parameter	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub> Max.	1, 2, 3
I <sub>IX</sub>	1, 2, 3
I <sub>OZ</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>SB1</sub>	1, 2, 3
I <sub>SB2</sub>	1, 2, 3
I <sub>SB3</sub>	1, 2, 3
I <sub>SB4</sub>	1, 2, 3

**Switching Characteristics**

Parameter	Subgroups
<b>READ CYCLE</b>	
t <sub>RC</sub>	7, 8, 9, 10, 11
t <sub>AA</sub>	7, 8, 9, 10, 11
t <sub>ACE</sub>	7, 8, 9, 10, 11
t <sub>DOE</sub>	7, 8, 9, 10, 11
<b>WRITE CYCLE</b>	
t <sub>WC</sub>	7, 8, 9, 10, 11
t <sub>SCE</sub>	7, 8, 9, 10, 11
t <sub>AW</sub>	7, 8, 9, 10, 11
t <sub>HA</sub>	7, 8, 9, 10, 11
t <sub>SA</sub>	7, 8, 9, 10, 11
t <sub>PWE</sub>	7, 8, 9, 10, 11
t <sub>SD</sub>	7, 8, 9, 10, 11
t <sub>HD</sub>	7, 8, 9, 10, 11

Parameter	Subgroups
<b>BUSY/INTERRUPT TIMING</b>	
t <sub>BLA</sub>	7, 8, 9, 10, 11
t <sub>BHA</sub>	7, 8, 9, 10, 11
t <sub>BLC</sub>	7, 8, 9, 10, 11
t <sub>BHC</sub>	7, 8, 9, 10, 11
t <sub>PS</sub>	7, 8, 9, 10, 11
t <sub>WINS</sub>	7, 8, 9, 10, 11
t <sub>EINS</sub>	7, 8, 9, 10, 11
t <sub>INS</sub>	7, 8, 9, 10, 11
t <sub>OINR</sub>	7, 8, 9, 10, 11
t <sub>EINR</sub>	7, 8, 9, 10, 11
t <sub>INR</sub>	7, 8, 9, 10, 11
<b>BUSY TIMING</b>	
t <sub>WB</sub> <sup>[26]</sup>	7, 8, 9, 10, 11
t <sub>WH</sub>	7, 8, 9, 10, 11
t <sub>BDD</sub>	7, 8, 9, 10, 11

**Note:**

26. CY7C143 only.

Document #: 38-00414

**Package Diagrams**
**68-Lead Plastic Leaded Chip Carrier J81**
