

$$
\dot{:}
$$

$\square$

## 1

## Advanced Micro Devices

# Schottky <br> and <br> Low-power Schottky <br> Data Book Including Digital Signal Processing Handbook 

## Second Edition

First printing - November 1977
Second printing - July 1978

Copyright © 1978 by Advanced Micro Devices, Inc.
Advanced Micro Devices cannot assume responsibility for use of any circuitry described other than circuitry entirely embodied in an Advanced Micro Devices' product.

## TABLE OF CONTENTS

## INDEX SECTION

## INTRODUCTION TO LOW-POWER SCHOTTKY

Comparison Between Am25LS and 54LS/74LS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-2
Am25LS-54LS/74LS Low-Power Schottky Cross Reference . . . . . . . . . . . . . . . . . . . . . . . . 2-4
Designers Guide to High Performance Low-Power Schottky . . . . . . . . . . . . . . . . . . . . . . . . 2-6
Reliability Report . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-20

LOW-POWER SCHOTTKY DATA SHEETS
Definition of Standard Low-Power Schottky Terms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-2
Am25LS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-3
Am25LS-54LS/74LS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-30
Am26LS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-268
Am29 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-295

## HIGH SPEED SCHOTTKY DATA SHEETS

Definition of Standard Schottky Terms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-2
Am25S . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Am26S . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-51
Am54S/74S . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-65
Am8XXX . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-123
Am93S . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-148

DIGITAL SIGNAL PROCESSING HANDBOOK . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-1

## GENERAL INFORMATION

Package Outlines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-2
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-10
Product Assurance Document 15-010 Rev D . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-12
Sales Office Listing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-18

# Index Section 

- Application Note Index ..... 1-1
- Alpha Numeric Device Index ..... 1-2
- Functional Selector Guide ..... 1-8


## APPLICATION NOTE INDEX

Page
Designers Guide to High Performance Low-Power Schottky ..... 2-6
Reliability Report Schottky and Low-Power Schottky TTL Devices ..... $2-20$
Understanding the Am25LS2517 and the Am25LS381 Arithmetic Logic Units ..... 3-181
The Am25LS2516 Eight-by-Eight LSI
Multiplier/Accumulator ..... 3-211
Use of the Am26LS29, 30, 31 and 32 Quad Driver/Receiver Family in RS-422/423 Applications ..... 3-283
Schottky TTL MSI Registers ..... 4-13
Am25S10 Four-Bit Shifter ..... 4-37
Digital Signal Processing Handbook
Basic Digital Filter Theory ..... 5-3
Digital Filter Design ..... 5-12
Airborne MTI Radar - A Digital
Filter Application Example ..... 5-19
Understanding Booth's Algorithm in Two's Complement Digital Multiplication ..... 5-23
A High-Speed Serial/Parallel
Multiplier - The Am25LS14 ..... 5-28
Mechanization of the Am25LS14 ..... 5-37
How to Multiply and Divide in Two's Complement Hardware ..... 5-41
The Am25S05 Two's Complement Digital Multiplier ..... 5-49

Product
Am25LS07
Am25LS08
Am25LS09
Am25LS14
Am25LS15
Am25LS22
Am25LS23
Am25LS138
Am25LS139
Am25LS148
Am25LS151

* Am25LS153

Am25LS157
Am25LS158
Am25LS160A
Am25LS161A
Am25LS162A
Am25LS163A
Am25LS164
Am25LS168A
Am25LS169A
Am25LS174
Am25LS175
Am25LS181
Am25LS190
Am25LS191
Am25LS192
Am25LS193
Am25LS194A
Am25LS195A
Am25LS240
Am25LS241
Am25LS242
Am25LS243
Am25LS244
Am25LS251
Am25LS253
Am25LS257
Am25LS258
Am25LS273B
Am25LS281
Am25LS299
Am25LS322
Am25LS323
Am25LS373
Am25LS374
Am25LS377B
Am25LS378
Am25LS379
Am25LS381
Am25LS384
Am25LS385
Description Page
Six-Bit Register; Common Enable ..... 3-3
Four-Bit Register; Common Enable ..... 3-3
Four-Bit Register; Multiplexer Inputs ..... 3-7
Eight-Bit Serial/Parallel Two's Complement Multiplier ..... 3-11
Four-Bit Serial/Parallel Adder Subtracter ..... 3-16
Eight-Bit Serial/Parallel Register; Sign Extend ..... 3-20
Eight-Bit Universal Shift Register; Synchronous Clear ..... 3-26
One-of-Eight Decoder/Demultiplexer ..... 3-30
Dual One-of-Four Decoder/Demultiplexer ..... 3-34
Priority Encoder; Eight-Line to Three-Line ..... 3-39
Eight-Input Multiplexer ..... 3-44
Dual-Four-Input Multiplexer ..... 3-50
Quad Two-Input Multiplexer; Non-Inverting ..... 3-55
Quad Two-Input Multiplexer; Inverting ..... 3-55
Synchronous BCD Decade Counter; Asynchronous Clear ..... 3-59
Synchronous Four-Bit Binary Counter; Asynchronous Clear ..... 3-59
Synchronous BCD Decade Counter; Synchronous Clear ..... 3-59
Synchronous Four-Bit Binary Counter; Synchronous Clear ..... 3-59
Eight-Bit Serial-In, Parallel-Out Shift Register ..... 3-64
Synchronous BCD Decade Up-Down Counter; Programmable ..... 3-69
Synchronous Four-Bit Binary Up-Down Counter; Programmable ..... 3-69
Six-Bit Register; Common Clear ..... 3-81
Quad Register; Common Clear ..... 3-81
Four-Bit ALU/Function Generator ..... 3-85
BCD Decade Up-Down Counter; Down-Up Mode Control ..... 3-93
Four-Bit Binary Up-Down Counter; Down-Up Mode Control ..... 3-93
BCD Decade Up-Down Counter; Dual Clocks ..... 3-99
Four-Bit Binary Up-Down Counter; Dual Clocks ..... 3-99
Four-Bit Register; Shift Right, Left or Parallel Load ..... 3-105
Four-Bit Register; Shift Right or Parallel Load ..... 3-105
Octal Bus Driver; Inverting, Three-State Outputs ..... 3-110
Octal Bus Driver; Non-Inverting, Three-State Outputs ..... 3-114
Octal Three-State Bus Transceiver ..... 3-118
Octal Three-State Bus Transceiver ..... 3-118
Octal Three-State Buffer ..... 3-114
Eight-Input Multiplexer; Three-State Outputs ..... 3-44, 3-124
Dual Four-Input Multiplexer; Three-State Outputs ..... 3-50, 3-125
Quad Two-Input Multiplexer; Non-Inverting, Three-State Outputs ..... 3-126
Quad Two-Input Multiplexer; Inverting, Three-State Outputs ..... 3-126
Octal D-Register; Common Clear (Buffered Outputs) ..... 3-131
Four-Bit Parallel Accumulator ..... 3-136
Eight-Bit Universal Shift Register; Asynchronous Clear ..... 3-145
See Am25LS22 ..... 3-20
See Am25LS23 ..... 3-26
Octal Transparent Latch; Three-State Outputs ..... 3-154
Octal D-Register; Three-State Outputs ..... 3-158
Octal D-Register; Common Enable (Buffered Outputs) ..... 3-163
Six-Bit Register, Common Enable ..... 3-168
Four-Bit Register, Common Enable ..... 3-168
Four-Bit ALU/Function Generator (20 pir 25LS181) ..... 3-173
See Am25LS14 ..... 3-11
See Am25LS15 ..... 3-16

## ALPHA-NUMERIC INDEX (Cont.)

LOW-POWER SCHOTTKY MSI/LSI AND INTERFACE PRODUCTS
Product Description Page

Am25LS388
Am25LS399
Am25LS533
Am25LS534
Am25LS668
Am25LS669
Am25LS2513
Am25LS2516
Am25LS2517
Am25LS2518
Am25LS2519
Am25LS2520
Am25LS2521
Am25LS2524
Am25LS2525
Am25LS2535
Am25LS2536
Am25LS2537
Am25LS2538
Am25LS2539
Am25LS2568
Am25LS2569
Am26LS29
Am26LS30
Am26LS31
Am26LS32
Am26LS33
Am2905
Am2906
Am2907
Am2915A
Am2916A
Am2917A
Am54LS138
Am54LS139
Am54LS148
Am54LS151
Am54LS153
Am54LS157
Am54LS158
Am54LS160A
Am54LS161A
Am54LS162A
Am54LS163A
Am54LS164
Am54LS168A
Am54LS169A
Am54LS174
Am54LS175

## Am54LS181

Am54LS190
Am54LS191
See Am25LS2518 ..... 3-217
Four-Bit Register, Multiplexed Inputs ..... 3-190
Octal Transparent Latch; Three-State Outputs (Inv.) ..... 3-154
Octal D-Register;Three-State Outputs (Inv.) ..... 3-158
See Am25LS168A ..... 3-69
See Am25LS169A ..... 3-69
Priority Encoder; Three-State Outputs, Eight-Line to Three-Line ..... 3-199
Eight-Bit by Eight-Bit Multiplier Accumulator ..... 3-205
Four-Bit ALU/Function Generator; Overflow Detection ..... 3-173, 3-216
Quad Register with Standard and Three-State Outputs ..... 3-217
Quad Register with Dual Three-State Outputs ..... 3-222
Octal D-Register; Common Clear and Enable, Three-State Outputs ..... 3-227
Eight-Bit Comparator ..... 3-232
Registered Comparator ..... 3-236
System Clock Generator and Driver ..... 3-237
Eight-Bit Multiplexer, Control Storage ..... 3-238
Eight-Bit Decoder; Control Storage ..... 3-243
One-of-Ten Decoder; Three-State Outputs ..... 3-247
One-of-Eight Decoder; Three-State Outputs ..... 3-252
Dual One-of-Four Decoder; Three-State Outputs ..... 3-257
BCD Decade Up-Down Counter; Three-State Outputs ..... 3-262
Four-Bit Binary Up-Down Counter; Three-State Outputs ..... 3-262
Quad Driver RS-423, Three State ..... 3-268
Quad Driver RS-422/423 ..... 3-268
Quad Driver RS-422, High-Speed ..... 3-274
Quad Differential Line Receiver RS-422/423 ..... 3-278
Quad Differential Line Receiver, High Common Mode ..... 3-278
Quad Two-Input OC Bus Transceiver with Three-State Receiver ..... 3-295
Quad Two-Input OC Bus Transceiver with Parity ..... 3-301
Quad Bus Transceiver with Three-State Receiver and Parity ..... 3-307
Quad Three-State Bus Transceiver with Interface Logic ..... 3-313
Quad Three-State Bus Transceiver with Interface Logic ..... 3-319
Quad Three-State Bus Transceiver with Interface Logic ..... 3-325
One-of-Eight Decoder/Demultiplexer ..... 3-20
Dual One-of-Four Decoder/Demultiplexer ..... 3-34
Priority Encoder; Eight-Line to Three-Line ..... 3-39
Eight-Input Multiplexer ..... 3-44
Dual-Four-Input Multiplexer ..... 3-50
Quad Two-Input Multiplexer; Non-Inverting ..... 3-55
Quad Two-Input Multiplexer; Inverting ..... 3-55
Synchronous BCD Decade Counter; Asynchronous Clear ..... 3-59
Synchronous Four-Bit Binary Counter; Asynchronous Clear ..... 3-59
Synchronous BCD Decade Counter; Synchronous Clear ..... 3-59
Synchronous Four-Bit Binary Counter; Synchronous Clear ..... 3-59
Eight-Bit Serial-In, Parallel-Out Shift Register ..... 3-64
Synchronous BCD Decade Up-Down Counter; Programmable ..... 3-69
Synchronous Four-Bit Binary Up-Down Counter; Programmable ..... 3-69
Six-Bit Register; Common Clear ..... 3-81
Quad Register; Common Clear ..... 3-81
Four-Bit ALU/Function Generator ..... 3-85
BCD Decade Up-Down Counter; Down-Up Mode Control ..... 3-93
Four-Bit Binary Up-Down Counter; Down-Up Mode Control ..... 3-93

## ALPHA-NUMERIC INDEX (Cont.)

LOW-POWER SCHOTTKY MSI/LSI AND INTERFACE PRODUCTS

Am54LS192
Am54LS193
Am54LS194A
Am54LS195A
Am54LS240
Am54LS241
Am54LS242
Am54LS243
Am54LS244
Am54LS245
Am54LS251
Am54LS253
Am54LS257
Am54LS258
Am54LS273B
Am54LS281
Am54LS299
Am54LS322
Am54LS323
Am54LS348
Am54LS373
Am54LS374
Am54LS377B
Am54LS378
Am54LS379
Am54LS381
Am54LS382
Am54LS384
Am54LS385
Am54LS388
Am54LS399
Am54LS424
Am54LS533
Am54LS534
Am54LS568
Am54LS569
Am54LS668
Am54LS669
Am74LS138
Am74LS139
Am74LS148
Am74LS151
Am74LS153
Am74LS157
Am74LS158
Am74LS160A
Am74LS161A
Am74LS162A
Am74LS163A
Am74LS164
Am74LS168A
Am74LS169A
Product

Description Page

BCD Decade Up-Down Counter; Dual Clocks . . . . . . . . . . . . . . . . . . . . . . . . . 3-99
Four-Bit Binary Up-Down Counter; Dual Clocks . . . . . . . . . . . . . . . . . . . . . . . . 3-99
Four-Bit Register; Shift Right, Left or Parallel Load . . . . . . . . . . . . . . . . . . . . . 3-105
Four-Bit Register; Shift Right or Parallel Load . . . . . . . . . . . . . . . . . . . . . . . . . 3-105
Octal Bus Driver; Inverting, Three-State Outputs . . . . . . . . . . . . . . . . . . . . . . . 3-110
Octal Bus Driver; Non-Inverting, Three-State Outputs . . . . . . . . . . . . . . . . . . . 3-114
Octal Three State Bus Transceiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-118
Octal Three-State Bus Transceiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-118
Octal Three-State Buffer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-114
Octal Bus Transceiver (Alternate recommendation) . . . . . . . . . . . . . . . . . . . . 3-123
Eight-Input Multiplexer; Three-State Outputs . . . . . . . . . . . . . . . . . . . . . 3-44, 3-124
Dual Four-Input Multiplexer; Three-State Outputs . . . . . . . . . . . . . . . . 3-50, 3-125
Quad Two-Input Multiplexer; Non-Inverting, Three State Outputs . . . . . . . . . 3-126
Quad Two-Input Multiplexer; Inverting, Three-State Outputs . . . . . . . . . . . . . 3-126
Octal D-Register; Common Clear (Buffered Outputs) . . . . . . . . . . . . . . . . . . . 3-131
Four-Bit Parallel Accumulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-126
Eight-Bit Universal Shift Register; Asynchronous Clear . . . . . . . . . . . . . . . . 3-145
See Am25LS22 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-20
See Am25LS23 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-26
Three-State Priority Encoder (Alternate Recommendation) . . . . . . . . . . . . . 3-153
Octal Transparent Latch; Three-State Outputs . . . . . . . . . . . . . . . . . . . . . . . . . 3-154
Octal D-Register; Three-State Outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-158
Octal D-Register; Common Enable (Buffered Outputs) . . . . . . . . . . . . . . . . . . 3-163
Six-Bit Register, Common Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-168
Four-Bit Register, Common Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-168
Four-Bit ALU/Function Generator (20 pin 25LS181 . . . . . . . . . . . . . . . . . . . . . 3-173
Four-Bit ALU/Function Generator (See Am25LS2517) . . . . . . . . . . . . . . . . . . 3-173
See Am25LS14 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-11
See Am25LS15 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-16
See Am25LS2518 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-217
Four-Bit Register, Multiplexed Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-190
See Am8224 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-195
Octal Transparent Latch; Three-State Outputs (Inv.) . . . . . . . . . . . . . . . . . . . . 3-154
Octal D-Register; Three-State Outputs (Inv.) . . . . . . . . . . . . . . . . . . . . . . . . . . 3-158
See Am25LS2568 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-262
See Am25LS2569 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-262
Synchronous BCD Decade Up-Down Counter; Programmable . . . . . . . . . . . 3-197
Synchronous Four-Bit Binary Up-Down Counter; Programmable ......... . 3-197
One-of-Eight Decoder/Demultiplexer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-30
Dual One-of-Four Decoder/Demultiplexer ................................... . . . . 3-34
Priority Encoder; Eight-Line to Three-Line . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-39
Eight-Input Multiplexer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-44
Dual-Four-Input Multiplexer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-50
Quad Two-Input Multiplexer; Non-Inverting . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-55
Quad Two-Input Multiplexer; Inverting . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-55
Synchronous BCD Decade Counter; Asynchronous Clear . . . . . . . . . . . . . . . 3-59
Synchronous Four-Bit Binary Counter; Asynchronous Clear .............. . 3-59
Synchronous BCD Decade Counter; Synchronous Clear .................. . 3-59
Synchronous Four-Bit Binary Counter; Synchronous Clear ............... . . 3-59
Eight-Bit Serial-In, Parallel-Out Shift Register . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-64
Synchronous BCD Decade Up-Down Counter; Programmable . . . . . . . . . . . 3-69
Synchronous Four-Bit Binary Up-Down Counter; Programmable ......... 3-69

## ALPHA-NUMERIC INDEX (Cont.)

## LOW-POWER SCHOTTKY MSI/LSI AND INTERFACE PRODUCTS

Product Description Page

Am74LS174
Am74LS175
Am74LS181
Am74LS190
Am74LS191
Am74LS192
Am74LS193
Am74LS194A
Am74LS195A
Am74LS240
Am74LS241
Am74LS242
Am74LS243
Am74LS244
Am74LS245
Am74LS251
Am74LS253
Am74LS257
Am74LS258
Am74LS273B
Am74LS281
Am74LS299
Am74LS322
Am74LS323
Am74LS348
Am74LS373
Am74LS374
Am74LS377B
Am74LS378
Am74LS379
Am74LS381
Am74LS382
Am74LS384
Am74LS385
Am74LS388
Am74LS399
Am74LS424
Am74LS533
Am74LS534
Am74LS568
Am74LS569
Am74LS668
Am74LS669
Six-Bit Register; Common Clear ..... 3-81
Quad Register; Common Clear ..... 3-81
Four-Bit ALU/Function Generator ..... 3-85
BCD Decade Up-Down Counter; Down-Up Mode Control ..... 3-93
Four-Bit Binary Up-Down Counter, Down-Up Mode Control ..... 3-93
BCD Decade Up-Down Counter; Dual Clocks ..... 3-99
Four-Bit Binary Up-Down Counter; Dual Clocks ..... 3-99
Four-Bit Register; Shift Right, Left or Parallel Load ..... 3-105
Four-Bit Register; Shift Right or Parallel Load ..... 3-105
Octal Bus Driver; Inverting, Three-State Outputs ..... 3-110
Octal Bus Driver; Non-Inverting, Three-State Outputs ..... 3-114
Octal Three-State Bus Transceiver ..... 3-118
Octal Three-State Bus Transceiver ..... 3-118
Octal Three-State Buffer ..... 3-114
Octal Bus Transceiver (Alternate Recommendation) ..... 3-123
Eight-Input Multiplexer; Three-State Outputs ..... 3-124
Dual Four-Input Multiplexer; Three-State Outputs ..... 3-125
Quad Two-Input Multiplexer; Non-Inverting, Three-State Outputs ..... 3-126
Quad Two-Input Multiplexer; Inverting, Three-State Outputs ..... 3-126
Octal D-Register; Common Clear (Buffered Outputs) ..... 3-131
Four-Bit Parallel Accumulator ..... 3-136
Eight-Bit Universal Shift Register, Asynchronous Clear ..... 3-145
See Am25LS22 ..... 3-20
See Am25LS23 ..... 3-26
Three-State Priority Encoder ..... 3-153
Octal Transparent Latch; Three-State Outputs ..... 3-154
Octal D-Register; Three-State Outputs ..... 3-158
Octal D-Register; Common Enable (Buffered Outputs) ..... 3-163
Six-Bit Register, Common Enable ..... 3-168
Four-Bit Register, Common Enable ..... 3-168
Four-Bit ALU/Function Generator (20 pin 25LS181) ..... 3-173
Four-Bit ALU/Function Generator (See Am25LS2517) ..... 3-173
See Am25LS14 ..... 3-11
See Am25LS15 ..... 3-16
See Am25LS2518 ..... 3-217
Four-Bit Register, Multiplexed Inputs ..... 3-190
See Am8224 ..... 3-195
Octal Transparent Latch; Three-State Outputs (Inv.) ..... 3-154
Octal D-Register; Three-State Outputs (Inv.) ..... 3-158
See Am25LS2568 ..... 3-196
See Am25LS2569 ..... 3-196
Synchronous BCD Decade Up-Down Counter; Programmable ..... 3-197
Synchronous Four-Bit Binary Up-Down Counter; Programmable ..... 3-197

## ALPHA-NUMERIC INDEX (Cont.)

## LOW-POWER SCHOTTKY MSI/LSI AND INTERFACE PRODUCTS

# HIGH SPEED SCHOTTKY MSI AND INTERFACE CIRCUITS 

ProductDescription
Page
Am25S05
Four-Bit by Two-Bit 2's Complement Muliplier ..... 4-3
Am25S07Am25S08Am25S09Am25S10Am25S18Am26S02Am26S10Am26S11Am26S12Am26S12AAm54S138Am54S139Am54S151
Am54S153
Am54S157
Am54S158
Am54S160Am54S161Am54S174
Am54S175
Am54S181
Am54S194
Am54S195
Am54S240
Am54S241
Am54S242
Am54S243Am54S244Am54S251Am54S253Am54S257Am54S258Am54S350Am54S373Am54S374Am54S378Am54S379
Am54S388
Am54S399
Am54S412
Am54S533
Am54S534
Am74S138
Am74S139
Am74S151
Am74S153
Am74S157Am74S158
Hex/Quad Parallel D Register with Register Enable ..... 4-9
Hex/Quad Parallel D Register with Register Enable ..... 4-9
Quad Two-Input, High-Speed Register ..... 4-29
Four-Bit Shifter with Three-State Outputs ..... 4-33
Quad D Register with Standard and Three-State Outputs ..... 4-47
Schottky Dual Retriggerable, Resettable Monostable Multivibrator ..... 4-51
Quad Bus Transceiver ..... 4-55
Quad Bus Transceiver ..... 4-55
Quad Bus Transceiver ..... 4-60
Quad Bus Transceiver ..... 4-60
3-Line to 8-Line Decoder/Demultiplexer ..... 4-65
Dual 2-Line to 4-Line Decoder/Multiplexer ..... 4-69
Eight-Input Multiplexer ..... 4-73
Dual 4-Line to 1-Line Data Selectors/Multiplexer ..... 4-77
Quadruple 2-Line to 1-Line Data Selector/Multiplexer ..... 4-81
Quadruple 2-Line to 1-Line Data Selector/Multiplexer ..... 4-81
BCD Decade/Four-Bit Binary Counter ..... 4-85
BCD Decade/Four-Bit Binary Counter ..... 4-85
Hex Quadruple D-Type Flip-Flop with Clear ..... 4-89
Hex Quadruple D-Type Flip-Flop with Clear ..... 4-89
Four-Bit Arithmetic Logic Unit/Function Generator ..... 4-93
Four-Bit High-Speed Shift Register ..... 4-99
Four-Bit High-Speed Shift Register ..... 4-99
Octal Buffer/Line Driver/Line Receiver with Three-State Outputs ..... 4-103
Octal Buffer/Line Driver/Line Receiver with Three-State Outputs ..... 4-103
Octal Buffer/Line Driver/Line Receiver with Three-State Outputs ..... 4-103
Octal Buffer/Line Driver/Line Receiver with Three-State Outputs ..... 4-103
Octal Buffer/Line Driver/Line Receiver with Three-State Outputs ..... 4-103
Eight-Input Multiplexers ..... 4-73
Dual 4-Line to 1-Line Data Selector/Multiplexer ..... 4-77
Quadruple 2-Line to 1-Line Data ..... 4-108
Quadruple 2-Line to 1-Line Data ..... 4-108
Four-Bit Shifter with Three-State Outputs ..... 4-112
Octal Latch with Three-State Outputs ..... 4-114
8 -Bit Register with Three-State Outputs ..... 4-115
Hex/Quad Parallel D Registers with Register Enable ..... 4-116
Hex/Quad Parallel D Registers with Register Enable ..... 4-116
Quad D Register with Standard and Three-State Outputs ..... 4-118
Quad Two-Input, High-Speed Register ..... 4-120
See Am8212 ..... 4-122
Octal Latch with Three-State Outputs (Inv.) ..... 4-114
Octal Register with Three-State Outputs (Inv.) ..... 4-115
3-Line to 8 -Line Decoder/Demultiplexer ..... 4-65
Dual 2-Line to 4-Line Decoder/Demultiplexer ..... 4-69
Eight-Input Multiplexers ..... 4-73
Dual 4-Line to 1 -Line Data Selector/Multiplexer ..... 4-77
Quadruple 2-Line to 1-Line Data Selector/Multiplexer ..... 4-81
Quadruple 2-Line to 1-Line Data Selector/Multiplexer ..... 4-81

## ALPHA-NUMERIC INDEX (Cont.)

## LOW-POWER SCHOTTKY MSI/LSI AND INTERFACE PRODUCTS

ProductAm74S160Am74S161Am74S174Am74S175Am74S181Am74S194
Am74S195
Am74S240
Am74S241
Am74S242
Am74S243
Am74S244
Am74S251
Am74S253
Am74S257
Am74S258
Am74S350
Am74S373
Am74S374
Am74S378
Am74S379
Am74S388
Am74S399Am74S412Am74S533
Am74S534
Am3212Am8T26Am8T26A
Am8T28
Am8212
Am82S62
Am8304B
Am93S10
Am93S16
Am93S21
Am93S22
Am93S48
Description Page
BCD Decade/Four-Bit Binary Counter ..... 4-85
BCD Decade/Four-Bit Binary Counter ..... 4-85
Hex/Quadruple D-Type Flip-Flop with Clear ..... 4-89
Hex/Quadruple D-Type Flip-Flop with Clear ..... 4-89
Four-Bit Arithmetic Logic Unit/Function Generator ..... 4-93
Four-Bit High-Speed Shift Register ..... 4-99
Four-Bit High-Speed Shift Register ..... 4-99
Octal Buffer/Line Driver/Line Receiver with Three-State Outputs ..... 4-103
Octal Buffer/Line Driver/Line Receiver with Three-State Outputs ..... 4-103
Octal Buffer/Line Driver/Line Receiver with Three-State Outputs ..... 4-103
Octal Buffer/Line Driver/Line Receiver with Three-State Outputs ..... 4-103
Octal Buffer/Line Driver/Line Receiver with Three-State Outputs ..... 4-103
Eight-Input Multiplexers ..... 4-73
Dual 4-Line to 1-Line Data Selector/Multiplexer ..... 4-77
Quadruple 2-Line to 1-Line Data ..... 4-108
Quadruple 2-Line to 1-Line Data ..... 4-108
Four-Bit Shifter with Three-State Output ..... 4-112
Octal Latch with Three-State Outputs ..... 4-114
8-Bit Register with Three-State Outputs ..... 4-115
Hex/Quad Parallel D Registers with Register Enable ..... 4-116
Hex/Quad Parallel D Registers with Register Enable ..... 4-116
Quad D Register with Standard and Three-State Outputs ..... 4-118
Quad Two-Input, High-Speed Register ..... 4-120
See Am8212 ..... 4-122
Octal Latch with Three-State Outputs (Inv.) ..... 4-114
Octal Register with Three-State Outputs (Inv.) ..... 4-115
Eight-Bit Input/Output Port ..... 4-123
Schottky Three-State Quad Bus Driver/Receiver ..... 4-130
Schottky Three-State Quad Bus Driver/Receiver ..... 4-135
Schottky Three-State Quad Bus Driver/Receiver ..... 4-135
Eight-Bit Input/Output Port ..... 4-123
Nine-Input Parity Checker/Generator ..... 4-140
Octal Bidirectional Transceiver ..... 4-144
BCD Decade/Four-Bit Binary Counter ..... 4-148
BCD Decade/Four-Bit Binary Counter ..... 4-148
Dual 2-Line to 4-Line Decoder/Demultiplexer ..... 4-69
Quadruple 2-Line to 1-Line Data Selector/Multiplexer ..... 4-81
Twelve-Input Parity Checker/Generator ..... 4-152

## SCHOTTKY AND LOW-POWER SCHOTTKY FUNCTIONAL SELECTOR GUIDE

This guide divides the AMD Low-Power Schottky and Schottky TTL Product Line by function into three basic performance categories indicated by the examples below.

1. High-Performance, Low-Power Schottky Ex. 25LS174 Six Bit Register. $f_{\text {max }}=40 \mathrm{MHz}$ (Min.)
2. Standard Low-Power Schottky
Ex. 74 LS 174 Six Bit Register. $\mathrm{f}_{\text {max }}=30 \mathrm{MHz}$ (Min.)
3. High-Speed Schottky

Ex. 74 S 174 Six Bit Register. $\mathrm{f}_{\text {max }}=75 \mathrm{MHz}$ (Min.)

| DESCRIPTION | HIGH-PERFORMANCE LOW-POWER SCHOTTKY | STANDARD LOW-POWER SCHOTTKY | HIGH-SPEED SCHOTTKY |
| :---: | :---: | :---: | :---: |
| DECADE (BCD) COUNTERS |  |  |  |
| Asynchronous Clear, Synchronous Preset | 25LS160A | 54/74LS160A | 54/74S160/93S10 |
| Synchronous Clear, Synchronous Preset | 25LS162A | 54/74LS162A |  |
| Up-Down, Synchronous Preset | 25LS168A | 54/74LS168A |  |
| Up-Down, Asynchronous Preset, Single Clock | 25LS190 | 54/74LS190 |  |
| Up-Down, Asynchronous Preset, Dual Clock | 25LS192 | 54/74LS192 |  |
| Up-Down, Synchronous Preset, Three-State | 25LS2568 |  |  |
| BINARY HEXADECIMAL COUNTERS |  |  |  |
| Asynchronous Clear, Synchronous Preset | 25LS161A | 54/74LS161A | 54/74S161/93S16 |
| Synchronous Clear, Synchronous Preset | 25LS163A | 54/74LS163A |  |
| Up-Down, Synchronous Preset | 25LS169A | 54/74LS169A |  |
| Up-Down, Asynchronous Preset, Single Clock | 25LS191 | 54/74LS191 |  |
| Up-Down, Asynchronous Preset, Dual Clock | 25LS193 | 54/74LS193 |  |
| Up-Down, Synchronous Preset, Three-State | 25LS2569 |  |  |
| DECODER/DEMULTIPLEXERS |  |  |  |
| One-of-Ten Decoder/Demultiplexer, Polarity Control | 25LS2537 |  |  |
| One-of-Eight Decoder/Demultiplexer | 25LS138 | 54/74LS138 | 54/74S138 |
| One-of-Eight Decoder/Demultiplexer with Control Storage | 25LS2536 |  |  |
| Dual One-of-Four Decoder/Demultiplexer | 25LS139 | 54/74LS139 | 54/74S139/93S21 |
| One-of-Eight Decoder/Demultiplexer, Polarity Control | 25LS2538 |  |  |
| Dual One-of-Four Decoder/Demultiplexer, Polarity Control | 25LS2539 |  |  |
| MULTIPLEXERS |  |  |  |
| Eight-Input Multiplexer | 25LS151 | 54/74LS151 | 54/74S151 |
| Eight-Input Multiplexer with Control Storage | 25LS2535 |  |  |
| Three-State Eight-Input Multiplexer | 25LS251 | 54/74LS251 | 54/74S251 |
| Dual Four-Input Multiplexer | 25LS153 | 54/74LS153 | 54/74S153 |
| Three-State Dual Four-Input Multiplexer | 25LS253 | 54/74LS253 | 54/74S253 |
| Quad Two-Input Multiplexer; Non-Inverting | 25LS157 | 54/74LS157 | 54/74S157/93S22 |
| Three-State Quad Two-Input Multiplexer; Non-Inverting | 25LS257 | 54/74LS257 | 54/74S257 |
| Quad Two-Input Multiplexer; Inverting | 25LS158 | 54/74LS158 | 54/74S158 |
| Three-State Quad Two-Input Multiplexer; Inverting | 25LS258 | 54/74LS258 | 54/74S258 |

## MONOSTABLE (ONE-SHOT)

Dual Retriggerable, Resettable Monostable Multivibrator

## OPERATORS (ALU, MULTIPLIER, PRIORITY ENCODER, etc.)

| Four by Two Two's Complement Multiplier |  |  |
| :--- | :--- | :--- |
| Four-Bit, Four-Way Shifter |  |  |
| Four-Bit ALU/Function Generator | 25 LS 181 | $54 \mathrm{~S} 10 / 54 / 74 \mathrm{~S} 350$ |
| Four-Bit ALU/Function Generator | 25 LS 2517 | $54 / 74 \mathrm{~S} 181$ |
| Four-Bit ALU/Function Generator | 25 LS 381 | $54 / 74 \mathrm{LS} 381$ |
| Four-Bit Parallel Accumulator | 25 LS 281 | $54 / 74 \mathrm{LS} 281$ |
| Priority Encoder, Eight Line to Three Line | 25 LS 148 | $54 / 74 \mathrm{LS} 148$ |
| Four-Bit Serial Adder/Subtractor | 25 LS 15 |  |
| Priority Encoder, Three State | 25 LS 2513 |  |
| Eight by One Serial/Parallel Two's Complement Multiplier | 25 LS 14 |  |
| Eight-Bit by Eight-Bit Multiplier/Accumulator | 25 LS 2516 |  |
| Eight-Bit Comparator | 25 LS 2521 |  |
| Eight-Bit Registered Comparator | 25 LS 2524 | 25 LS 2525 |

## FUNCTIONAL SELECTOR GUIDE (Cont.)

| DESCRIPTION | HIGH-PERFORMANCE LOW-POWER SCHOTTKY | STANDARD LOW-POWER SCHOTTKY | HIGH-SPEED SCHOTTKY |
| :---: | :---: | :---: | :---: |
| PARITY CHECKER/GENERATORS |  |  |  |
| Nine-Input Parity Checker/Generator |  |  | 82S62 |
| Twelve-Input Parity Checker/Generator |  |  | 93548 |
| REGISTERS |  |  |  |
| Four-Bit Register with Common Clock Enable | 25LS08 | 54/74LS379 | 25S08/54/74S379 |
| Four-Bit Register with Two-Input Multiplexers on Inputs | 25LS09 | 54/74LS399 | 25S09/54/74S388 |
| Four-Bit Register with Standard and Three-State Outputs | 25LS2518 |  | 25S18/54/74S388 |
| Four-Bit, Two-Output Three-State Register | 25LS2519 |  |  |
| Four-Bit Register with Common Clear | 25LS175 | 54/74LS175 | 54/74S175 |
| Four-Bit Register; Shift Right, Left or Parallel Load | 25LS194A | 54/74LS194A | 54/74S194 |
| Four-Bit Register; Shift Right or Parallel Load | 25LS195A | 54/74LS195A | 54/74S195 |
| Six-Bit Register with Common Clock Enable | 25LS07 | 54/74LS378 | 25S07/54/74S378 |
| Six-Bit Register with Common Clear | 25LS174 | 54/74LS174 | 54/74S174 |
| Eight-Bit, Serial-In, Parallel-Out Register | 25LS164 | 54/74LS164 |  |
| Eight-Bit Shift/Storage Register; Synchronous Clear | 25LS23 |  |  |
| Eight-Bit Shift/Storage Register; Asynchronous Clear | 25LS299 | 54/74LS299 |  |
| Eight-Bit Shift-Storage Register with Sign Extend | 25LS22 |  |  |
| Octal D-Type Register, Common Clear | 25LS273B | 54/74LS273B |  |
| Octal Transparent Latch (Three State, non-inverting) | 25LS373 | 54/74LS373 | *54/74S373 |
| Octal Transparent Latch (Three-state, inverting) | *25LS533 | *54/74LS533 | *54/74S533 |
| Octal D-Type Register (Three State, non-inverting) | 25LS374 | 54/74LS374 | *54/74S374 |
| Octal D-Type Register (Three-state, inverting) | *25LS534 | *54/74LS534 | *54/74S534 |
| Octal D-Type Register, Common Enable | 25LS377B | 54/74LS377B |  |
| Octal D-Type Register, Common Enable and Clear, Three-State | 25LS2520 |  |  |

## BUS INTERFACE

| Quad Bus Transceiver, Inverting (100mA) |  |  | $26 S 10$ |
| :---: | :---: | :---: | :---: |
| Quad Bus Transceiver, Non-Inverting (100mA) |  |  | 26S11 |
| Quad Bus Transceiver, Inverting | 25LS242 | 54/74LS242 | 54/74S242 |
| Quad Bus Transceiver, Non-Inverting | 25LS243 | 54/74LS243 | 54/74S243 |
| Quad Open-Collector Bus Transceiver |  |  | 26S12/12A |
| Quad Three-State Bus Transceiver (Inverting) |  |  | 8TS12/12A |
| Quad Three-State Bus Transceiver (Non-Inverting) |  |  | 8T28 |
| Quad Two I/P Transceiver with Three-State Receiver (O.C.) | 2905 |  |  |
| Quad Two I/P Transceiver with Parity (O.C.) | 2906 |  |  |
| Quad Two I/P Transceiver with Parity (O.C.) | 2907 |  |  |
| Quad Two I/P Transceiver with Three-State Receiver (Three-State) | 2915A |  |  |
| Quad Two I/P Transceiver with Parity (Three-State) | 2916A |  |  |
| Quad Two I/P Transceiver with Parity (Three-State) | 2917A |  |  |
| Octal Bus Driver, Inverting | 25LS240 | 54/74LS240 | 54/74S240 |
| Octal Bus Driver, Non-Inverting (Complementary G, G inputs) | 25LS241 | 54/74LS241 | 54/74S241 |
| Octal Bus Driver, Non-Inverting | 25LS244 | 54/74LS244 | 54/74S244 |
| Octal Bus Driver, Low-Power. | 71/81LS95 |  |  |
| Octal Bus Driver, Low-Power, Inv. | 71/81LS96 |  |  |
| Octal Bus Driver, Low-Power. | 71/81LS97 |  |  |
| Octal Bus Driver, Low-Power, Inv. | 71/81LS98 |  |  |
| Octal Bidirectional Bus Transceiver | 8304 |  |  |

[^0]
## Introduction to Low-Power Schottky

- Comparison between Am25LS and 54LS/74LS ..... 2-2
- Am25LS-54LS74LS Low-Power Schottky Cross Reference ..... 2-4
- Designers Guide to High Performance Low-Power Schottky ..... 2-6
- Reliability Report ..... 2-20


## ADVANCED MICRO DEVICES SCHOTTKY AND LOW-POWER SCHOTTKY MSI

Advanced Micro Devices offers a complete line of Schottky and Low-Power Schottky MSI products. On the following pages are a selector guide for these products and brief data on several of the most useful parts. For complete data refer to our Schottky and Low-Power Schottky Data Book.

Advanced Micro Devices offers two LS Logic families.

- Am25LS - High Performance
- Am54/74LS - Standard Performance

Similar elements of both families are described on the same data sheet. Kevmameters are compared below.

All Advanced Micro Devices' products are manufactred to the quality assurance requirements of MIL-STD-883, Level C. According to Yandbook 217B published by the Rome Air Development Center, the Airforce's principatauthority on component reliability, Level C integrated circuits are up to ten times more reliablethan normal industry commercial parts.
Even if you don't need the perform 54/74LS devices with the assurance that they are manufactured to the stringent quality standards of MIL-STD-883.

## Am25LS IMPROVED PERFORMANCE

- Noise Margin

At $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$, Am25LS guarantees $\mathrm{V}_{\mathrm{O}}=0.45 \mathrm{~V}$ mpared to 0.50 V for $54 / 74 \mathrm{LS}$.

- Fan Out

Over the military temperature range, Am25LS is specified $\mathrm{II}_{\mathrm{OL}}=8 \mathrm{~mA}$, , a F.O. of 22
$(8 \mathrm{~mA} / 0.36 \mathrm{~mA}) .54 \mathrm{LS}$ is guaranteed at $\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ only, for $\mathrm{F} .0=\Pi(4 \mathrm{~mA} / 0.36 \mathrm{~mA})$.

- ISC (Max.)

REDUCED SUPPLY
Am 25 LS has $\mathrm{I}_{\mathrm{SC}}$ upper limit controlled 85 mA (Iax.).

- Speed

In this example, Am25LS164 has worst case clock to output delay specified up to 45\% faster and fMAX at more than $40 \%$ faster than 54/74LS164: Most Am25LS devices offer similar improvements.

FASTER

## SWITCHING SPEED SPECIFIED AT TEMPERATURE AND POWER SUPPLY EXTREMES

The switching speeds of all new Am25LS devices are now being specified at:

- Full 50 pF load
- Over the operating temperature range
- Military $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- Commercial $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
- Over the operating power supply range
- Military $5.0 \mathrm{~V} \pm 10 \%$
- Commercial $5.0 \mathrm{~V} \pm 5 \%$



## PRICE

Most Am25LS device list prices are the same or less than the equivalent 54/74LS standard performance device.

## Am25LS164 • Am54LS/74LS164 8-Bit Serial-In, Parallel-Out Shift Register



## Am25LS•Am54LS/74LS CROSS REFERENCE GUIDE

Advanced Micro Devices offers both Am25LS, High Performance, and 54LS/74LS Standard Performance, low-power Schottky families. Am25LS devices may be substituted for 54LS/74LS devices as shown in the table below.

Products with different numbers corresponding to the similar Am25LS and 54LS/74LS functions are Texas Instruments second source part numbers to Advanced Micro Devices products.

| Am25LS <br> HIGH PERFORMANCE <br> LS | Am54/74LS STANDARD LS | DESCRIPTION | PACKAGE PINS |
| :---: | :---: | :---: | :---: |
| AM25LS07 | AM54/74LS378 | Six-Bit Register; Common Enable | 16 |
| AM25LS08 | AM54/74LS379 | Four-Bit Register; Common Enable | 16 |
| AM25LS09 | AM54/74LS399 | Four-Bit Register; Multiplexed Inputs | 16 |
| AM25LS14 | AM54/74LS384 | Eight-Bit Serial/Parallel Two's Complement Multiplier | 16 |
| AM25LS15 | AM54/74LS385 | Four-Bit Serial/Parallel Adder Subtracter | 20 |
| AM25LS22 | AM54/74LS322 | Eight-Bit Serial/Parallel Register; Sign Extend | 20 |
| AM25LS23 | AM54/74LS323 | Eight-Bit Universal Shift Register; Synchronous Clear | 20 |
| AM25LS138 | AM54/74LS138 | One-of-Eight Decoder/Demultiplexer | 16 |
| AM25LS139 | AM54/74LS139 | Dual One-of-Four Decoder/Demultiplexer | 16 |
| AM25LS148 | AM54/74LS148 | Priority Encoder; Eight-Line to Three-Line | 16 |
| AM25LS151 | AM54/74LS151 | Eight-Input Multiplexer | 16 |
| AM25LS153 | AM54/74LS153 | Dual-Four-Input Multiplexer | 16 |
| AM25LS157 | AM54/74LS157 | Quad Two-Input Multiplexer; Non-Inverting | 16 |
| AM25LS158 | AM54/74LS158 | Quad Two-Input Multiplexer; Inverting | 16 |
| AM25LS160A | AM54/74LS160A | Synchronous BCD Decade Counter; Asynchronous Clear | 16 |
| AM25LS161A | AM54/74LS161A | Synchronous Four-Bit Binary Counter; Asynchronous Clear | 16 |
| AM25LS162A | AM54/74LS162A | Synchronous BCD Decade Counter; Synchronous Clear | 16 |
| AM25LS163A | AM54/74LS163A | Synchronous Four-Bit Binary Counter; Synchronous Clear | 16 |
| AM25LS164 | AM54/74LS164 | Eight-Bit Serial-In, Parallel-Out Shift Register | 14 |
| AM25LS168A | AM54/74LS168A | Synchronous BCD Decade Up-Down Counter; Programmable | 16 |
| AM25LS169A | AM54/74LS169A | Synchronous Four-Bit Binary Up-Down Counter; Programmable | 16 |
| AM25LS174 | AM54/74LS174 | Six-Bit Register; Common Clear | 16 |
| AM25LS175 | AM54/74LS 175 | Quad Register; Common Clear | 16 |
| AM25LS181 | AM54/74LS181 | Four-Bit ALU/Function Generator | 24 |
| AM25LS190 | AM54/74LS190 | BCD Decade Up-Down Counter; Down-Up Mode Control | 16 |
| AM25LS191 | AM54/74LS191 | Four-Bit Binary Up-Down Counter; Down-Up Mode Control | 16 |
| AM25LS192 | AM54/74LS 192 | BCD Decade Up-Down Counter; Dual Clocks | 16 |
| AM25LS193 | AM54/74LS193 | Four-Bit Binary Up-Down Counter; Dual Clocks | 16 |
| AM25LS194A | AM54/74LS194A | Four-Bit Register; Shift Right, Left or Parallel Load | 16 |
| AM25LS195A | AM54/74LS195A | Four-Bit Register; Shift Right or Parallel Load | 16 |
| AM25LS240 | AM54/74LS240 | Octal Bus Driver; Inverting, Three State Outputs | 20 |
| AM25LS241 | AM54/74LS241 | Octal Bus Driver; Non-Inverting, Three State Outputs (G, G inputs) | 20 |
| AM25LS242 | AM54/74LS242 | Quad Bus Transceiver; Inverting | 14 |
| AM25LS243 | AM54/74LS243 | Quad Bus Transceiver; Non-Inverting | 14 |
| AM25LS244 | AM54/74LS244 | Octal Bus Driver; Non-Inverting, Three State Outputs | 20 |
| AM25LS251 | AM54/74LS251 | Eight-Input Multiplexer; Three State Outputs | 16 |
| AM25LS253 | AM54/74LS253 | Dual Four-Input Multiplexer; Three State Outputs | 16 |
| AM25LS257 | AM54/74LS257 | Quad Two-Input Multiplexer; Non-Inverting, Three State Outputs | 16 |
| AM25LS258 | AM54/74LS258 | Quad Two-Input Multiplexer; Inverting, Three State Outputs | 16 |
| AM25LS273 | AM54/74LS273 | Octal D-Register; Common Clear | 20 |
| *AM25LS281 | *AM54/74LS281 | Four-Bit Parallel Accumulator | 24 |
| AM25LS299 | AM54/74LS299 | Eight-Bit Universal Shift Register, Asynchronous Clear | 20 |
| - | AM54/74LS322 | See Am25LS22 | 20 |
| - | AM54/74LS323 | See Am25LS23 | 20 |
| AM25LS373 | AM54/74LS373 | Octal Transparent Latch; Three State Outputs | 20 |
| AM25LS374 | AM54/74LS374 | Octal D-Register; Three State Outputs | 20 |
| AM25LS377 | AM54/74LS377 | Octal D-Register; Common Enable | 20 |
| AM25LS378 | AM54/74LS378 | Six-Bit Register, Common Enable (25LS07) | 16 |
| AM25LS379 | AM54/74LS379 | Four-Bit Register, Common Enable (25LS08) | 16 |
| AM25LS381 | AM54/74LS381 | Four-Bit ALU/Function Generator (20 pin 25LS181) | 20 |

[^1]
## Am25LS•Am54LS/74LS CROSS REFERENCE GUIDE (Cont.)

\(\left.$$
\begin{array}{ccl}\begin{array}{c}\text { Am25LS } \\
\text { HIGH } \\
\text { PERFORMANCE } \\
\text { LS }\end{array} & \begin{array}{c}\text { Am54/74LS } \\
\text { STANDARD } \\
\text { LS }\end{array}
$$ \& <br>

\hline- \& AM54/74LS382 \& See Am25LS2517\end{array}\right]\)| PACKAGE |
| :---: |
| PINS |

*In development.

# DESIGNER'S GUIDE <br> TO HIGH PERFORMANCE LOW-POWER SCHOTTKY LOGIC 

By David A. Laws and Roy J. Levy.

## 1.

## THE NEW STANDARD LOGIC

Low-power Schottky TTL integrated circuits are now firmly established as the standard logic configuration for new high performance system designs. They have essentially entirely replaced standard "gold-doped" TTL devices in all applications. In addition, they have relegated the other logic families to specialized needs where the ultimate in high speed (ECL) or low power for battery operated operation (CMOS) is mandatory.
This wide acceptance has been achieved because LS offered all of the important features of the earlier TTL families with two significant advantages:

- LS circuits provide performance equal to that of standard TTL at between $20 \%$ and $50 \%$ of the power requirements. As a result, considerable system cost savings have been made in bulky power supplies and fans.
- LS technology allows more complex designs to be fabricated on a given die size. A far wider selection of systems oriented MSI and LSI functions have therefore been developed in the LS family.
Additional factors in their popularity is that the devices are implemented with the same technology, and are therefore totally compatible with the LSI bit-slice processors and supporting memories which today form the heart of most new high speed designs. Users of LS devices have been able to exploit these features to improve the performance and enhance the functional capability of their systems. In many cases this has been achieved at a lower total cost.
Advanced Micro Devices is a leading supplier of low-power Schottky MSI and LSI devices. Two basic families of product are offered:

AM54/74LS Series

- Typical tpd $10 \mathrm{~ns} /$ gate at 2 mW
- Typical Register $\mathrm{fmax}=40 \mathrm{MHz}$

Pin for pin and electrical alternate source devices to the standard performance LS logic family.

## AM25LS Series

- Typical tpd $5 \mathrm{~ns} /$ gate at 2 mW
- Typical Register fmax $=65 \mathrm{MHz}$

Advanced Micro Devices' proprietary high performance LS logic family. This includes both original designs and enhanced specification versions of the AM54/74LS devices. Improvements include twice the fan-out over the military temperature range, higher noise margin and faster switching speeds.

The AM25LS improved performance devices are offered by Raytheon Semiconductor and identified by 25LS part numbers. Equivalent Fairchild and Motorola 9LS functions will come close to meeting AM25LS switching speeds on certain products.
The AM25LS proprietary designs have been carefully chosen to improve operation and reduce the cost of building high performance digital systems. A good example is the set of AM25LS14, 15 and 22 digital signal processing elements. Fairchild, Motorola and Texas Instruments have announced plans to alternate source many of the new Advanced Micro Devices' designs.
Both the Am25LS and the Am54LS/74LS families can be freely intermixed. Together with the Am 2900 series of bipolar microprocessor functions they will satisfy most of the design requirements of today's advanced systems.

## THE SCHOTTKY DIODE STRUCTURE

The major components of switching delays in digital integrated circuits are listed in Figure 1. One of the most significant of these is the storage time constant of a transistor driven into saturation Ts. Standard TTL circuits minimize this parameter with a process technique known as gold doping. This increases the rate of recombination of charge stored in the base region.


Figure 1. Major Causes of Propagation Delay.

The desired result of improved speed is achieved. Unfortunately it also reduces available design $\beta$ at low temperatures and is marginally effective when hot. This results in lowered performance over the full military temperature range.
The development of the Schottky diode provides a more effective solution. A feature of the Schottky diode is its lower forward voltage at a given current level compared to a diffused (P-N) diode of the same area, Figure 2. Connecting a Schottky diode between the base and collector of a transistor, Figure 3, will shunt excess base current drive from the base to the collector, once the collector drops to a low enough voltage to forward bias the Schottky. This prevents the build up of stored charge and eliminates the Ts component of the delay.


Figure 2. Comparison of $V_{F}$ for Schottky and Diffused Diodes.


Figure 3. Schottky Clamped Transistor and its Conventional Circuit Symbol.

A Schottky diode is formed at a metal to semiconductor junction when the semiconductor doping is at the level normally found in the collector region of TTL devices. A Schottkyclamped transistor is constructed by extending the metal contact for the base region over the collector as shown in Figure 4. The same metallization structure forms a simple ohmic contact at the base, collector and emitter contact windows because of the higher doping levels in the silicon at these locations.
The selection of the forward voltage drop across the Schottky diode, $\mathrm{V}_{\mathrm{SBD}}$, is a compromise between a high value to insure a minimum $V_{O L}$ but low enough to prevent charge storage in the base. Platinum silicide Schottky diodes provide this optimum voltage drop. Platinum is deposited and platinumsilicide is formed by sintering and annealing. As aluminum has a high affinity for silicon, in order to prevent the aluminum interconnect metallization from diffusing through the platinum material, with resulting lower VSBD, a barrier of tungstentitanium is evaporated after the platinum and before the aluminum metallization. This structure has been extensively evaluated and proven to have excellent reliability characteristics. It is now widely employed in the manufacture of Schottky devices. Reliability data is available from Advanced Micro Devices on request.

## CHARACTERISTICS OF SCHOTTKY DEVICES

The primary reason for the development of Schottky devices was to improve AC (switching) performance and the first integrated circuits to employ this technique offered propagation delays as fast as $3 n s$. However, their fast rise and fall times and high power requirements have restricted their application to highest performance systems. More recently it was realized that the technique could be used to decrease the charging current required to achieve the 10 ns speed specification of standard TTL gates. This insures considerably lower operating power requirements. The resulting family of devices are known as Low-Power Schottky (LS) circuits.
While the low current characteristics of LS devices are extremely important, other features of Schottky devices have contributed significantly to improved overall performance;

- Improved yield can be obtained to higher $\beta$ specifications which reduces the variation of a.c. performance at low temperatures.
- Elimination of the marginal effect of gold doping at high temperature improves switching speed at the upper end.
- PNP transistors with useful $\beta$ can now be fabricated. Since they reduce input load current requirements, they can be employed on inputs where loading is critical.
- The shallow epitaxial layers employed (around $3.5 \mu \mathrm{~m}$ ) considerably reduce on chip capacitance and series resistance. This is a significant contributor to improved speed performance at low-power.
- Other improvements in general circuit design flexibility include improved control over internal waveform amplitudes, lower junction leakage currents and location of parasitic capacitances at low impedance nodes.


## LOW-POWER SCHOTTKY FAMILIES

The first application of the low power technology to a commercially available product was to redesign the most popular elements of the standard, gold-doped 54/74 TTL family in LS. This provided a set of functions pin-for-pin and speed compatible with the earlier TTL parts, but requiring as little as $20 \%$ of the power. The basic gate design for a $54 \mathrm{LS} / 74 \mathrm{LS}$ element is shown in Figure 5. This offers a typical propagation delay of 10 ns at 2 mW power dissipation. Similar improvements have been made in power requirements for flip-flops and MSI functions.


Figure 5. Low-Power Schottky "74LS" TTL Gate.

This LS family offers many advantages to the system designers over the older standard TTL functions.

- Lower supply currents permit the use of smaller, lower cost power supplies.
- Reduced power dissipation generates less heat and simplifies cooling needs and allows increased board packing density.
- Lower on-chip operating temperatures decrease IC failure rates, thus improving system reliability.
- Lower operating currents reduce output spiking, leading to a decrease in noise generation and associated system problems.
- As the input load current requirements of Low-Power Schottky are only $25 \%$ of standard TTL, the new circuits are easier to interface with MOS elements, such as memories and microprocessors.
- Provided input and output loading rules are obeyed, as the functions and pin-outs are identical to those of the earlier TTL families, it is easy to upgrade existing systems.

In addition, no retraining of personnel is necessary before proceeding with a new design using these improved circuits as most engineers are already familiar with the logic functions and capabilities of TTL.
Later improvements in process technology and design techniques have led to what is essentially a second generation of LS devices. Generally described as high-performance LS, these products maintain the same power requirements as $54 \mathrm{LS} /$ 74 LS but offer such improvements as:

- Up to $50 \%$ faster speed
- Improved DC noise margin ( 50 mV at full drive)
- Twice the fan-out over the military temperature range

The Advanced Micro Devices' Am25LS Family combines all these high-performance features into products which are direct replacements for the equivalent Am54LS/74LS MSI functions.

## INCREASED FUNCTIONAL COMPLEXITY

As devices are operating at lower current levels, smaller area geometries can be employed. Thus, an LS design can often be produced on a smaller die than the equivalent standard TTL function. Further, the recent development of composite and self-aligning masking techniques allows even further reductions in device geometry sizes. These in turn result in faster speeds and the ability to manufacture more complex die.
Lower power dissipation also allows considerably more components to be incorporated onto a single chip without exceeding the recommended chip operating temperature.
The ability to produce large die at economical prices has improved the functional capability and variety of elements available in the LS family compared to standard TTL. Thus, LS technology is being used to implement many high-performance LSI functions in memory, interface and microprocessor, as well as logic families.
An important feature of all LS families is the new 20-pin Dual In-Line Package. This configuration fills the need for a package having the number of terminals necessary to accommodate the more complex products possible with LS, without the physical and cost disadvantages of the older 24-pin outline.

The 20 -pin DIP has the same $300-\mathrm{mil}$ center to center spacing between rows of pins as the popular 16 -pin package. It therefore occupies about one third the board space of the 24 -pin DIP with only a minor trade-off in functional capability. For both user and manufacturer this package is also considerably easier and lower cost to handle and test.
The 20-pin DIP is supplied in molded epoxy and hermetic ceramic versions. An hermetic ceramic flat pack is also available for military temperature range devices.
Functionally the 20 -pin configuration is optimum for building octal functions. Eight input lines, eight output lines, power
supply and ground, leaves two pins available for control signals. Eight-bit devices are ideal for interfacing with popular eight-bit fixed instruction set MOS microprocessors. They are also useful in micro-programmable machines using bit slice processors implemented in multiples of eight-bits. An octal register device in a 20 -pin package can reduce count by $50 \%$ over the two quad, or even more wasteful, two hex elements frequently used today.

A significant proportion of new Advanced Micro Devices' LS products introduced recently are in the 20-pin package.

PHYSICAL DIMENSIONS
20-Pin Package
Molded Dual-In-Line


Ceramic Dual-In-Line


Ceramic Flat Package


## 2. D.C. Circuit Characteristics

## CIRCUIT CONFIGURATIONS

The basic circuit design configuration of a Low-Power Schottky gate is similar to that of the original standard TTL elements. However, certain refinements have been made to optimize device performance when fabricated with the LS process.
In order to analyze the circuit configuration, Table 1 shows terms used in describing Advanced Micro Devices' LS circuits:

## TABLE 1

D.C. CIRCUIT PARAMETER DEFINITIONS

IIL The current out of an input at a specified LOW voltage.
$\mathrm{I}_{\mathrm{IH}}$ The current into an input at a specified HIGH voltage.
IOL The current into an output when in the LOW state.
$\mathrm{I}_{\mathrm{OH}}$ The current out of an output when in the HIGH state (pull-up circuit only).
ISC The current out of an output in the HIGH state when shorted to ground. (Also called IOS)
$\mathrm{V}_{\mathrm{CC}}$ The range of supply voltage over which the device is guaranteed to operate.
$\mathrm{V}_{\text {IL }}$ The guaranteed maximum input voltage that will be recognized by the device as a logic LOW.
$\mathrm{V}_{\text {IH }}$ The guaranteed minimum input voltage that will be recognized by the device as a logic HIGH.
$\mathrm{V}_{\mathrm{OL}}$ The maximum guaranteed logic LOW voltage at the output terminal while sinking the specified load current IOL.
$\mathrm{V}_{\mathrm{OH}}$ The minimum guaranteed logic HIGH voltage at the output terminal when sourcing the specified source current ${ }^{\mathrm{I} O H}$.

Both the input and output structures of the LS devices themselves have evolved through a number of configurations as designers have attempted to optimize circuit performance.

Depending on the function of the device any one of four commonly used inputs may be employed. The significant characteristics of each of these configurations are summarized in Figure 6.

The first LS designs used the familiar multi-emitter TTL input of Figure 6a. However because of low breakdown voltage and slow speed it is now used only where the geometry offers a significant advantage in circuit mask layout.

The second and still most widely used structure is the simple DTL style input of Figure 6b. This is the fastest version and it has good input breakdown voltage. In output functions having only a single gate delay between input and output, such as a three-state enable input, the low threshold of the DTL configuration causes the output node to be at a sufficiently low voltage to risk leakage problems at high temperature. The input of Figure 6 c raises the threshold by one diode to overcome this problem (Figure 7). However because it is slower and uses more silicon area, its use is limited to special situations. A PNP input, Figure 6d, insures low d.c. loảding for devices with common input/output pins such as the Am25LS23. However it is slow and has low breakdown voltage, comparable to the multi-emitter TTL structure.



|  | DTL | HIGH $V_{\text {th }}$ | TTL | PNP |
| :--- | :---: | :---: | :---: | :---: |
| Threshold @ $25^{\circ} \mathrm{C}$ | 1.0 V | 1.4 V | 1.3 V | 1.5 V |
| $\mathrm{C}_{\text {in }}$ | 5.5 pF | 4.5 pF | 3.5 pF | 4.0 pF |
| $\mathrm{I}_{\mathrm{IL}}$ | $\alpha \mathrm{R}_{\text {IN }}$ | $\alpha \mathrm{R}_{\mathrm{IN}}$ | $\alpha \mathrm{R}_{\text {IN }}$ | $\alpha \mathrm{BPNP}$ |
| Input BV | $>15$ | $>15$ | $\approx 8$ | $\approx 8$ |
| Gate Delay, ns | $5+, 5-$ | $5+, 6.5-$ | $5.5+, 7.5-$ | $5+, 6.5-$ |

Figure 6. Low-Power Schottky Input Configurations.


Figure 7. LS Input Characteristics for DTL and High Threshold Inputs.

Figure 8 compares the early LS output configuration with the design most frequently used today. The change was made to provide clamping of positive ringing and to allow the higher ISC currents now specified (see section 3). The typical $\mathrm{VOH}_{\mathrm{OH}}$ versus IOH curves of Figure 9 are similar for both versions.
 configuration (obsolete).


Figure 8. Low-Power Schottky Output Configurations.


Figure 9. Typical $\mathrm{V}_{\mathrm{OH}}$ Versus $\mathrm{I}_{\mathrm{OH}}$ for Low-Power Schottky.

This example displays an ISC of approximately 35 mA . Note that both of these designs include the "squaring" network ( $\mathrm{R}_{3}, \mathrm{R}_{4}$ and $\mathrm{O}_{5}$ ) at the base of the output pulldown transistor, Q4, which was not included on standard TTL families. The result of this is a sharp transition of VOUT with VIIJ shown in Figure 10 for a simple gate function.

The typical $\mathrm{V}_{\mathrm{OL}}$ versus IOL output characteristics of LS devices are shown in Figure 11. Most 74LS functions are specified at $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ at $\mathrm{IOL}=4 \mathrm{~mA}$ and 0.5 V at 8 mA . Am25LS are specified at 0.45 V for $\mathrm{IOL}=8 \mathrm{~mA}$. Some newer designs are being guaranteed at IOL of 12 mA and 24 mA . This curve indicates that lack of $\beta$ at low temperature will not permit existing designs to be guaranteed to these higher values without severe yield loss.


Figure 11. Typical LS VOL Versus $\mathrm{I}_{\mathrm{OL}}$ Characteristics.


Figure 10. Typical Output Versus Input Voltage Characteristic.

## Designer's Guide

TABLE 2
COMPARISON OF TTL DC PARAMETERS
54LS/74LS LOW-POWER SCHOTTKY
25LS LOW-POWER SCHOTTKY

| Parameters | Conditions |  | Min. | Typ. | Max. | Conditions |  | Min. | Typ. | $\frac{\text { Max. }}{0.4}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{v}_{\mathrm{OL}}$ | $\mathrm{IOL}=4.0 \mathrm{~mA}$ |  |  |  | 0.4 | $1 \mathrm{OL}=4.0 \mathrm{~mA}$ |  |  |  |  | V |
|  | $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ (COM'L Only) |  |  |  | 0.5 | $\mathrm{IOL}=8.0 \mathrm{~mA}\left(\mathrm{MIL}, \mathrm{COM}^{\prime} \mathrm{L}\right)$ |  |  |  | 0.45 |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}^{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | MIL | 2.5 | 3.4 |  | ${ }^{\prime} \mathrm{OH}=-440 \mu \mathrm{~A}$ | MIL | 2.5 | 3.4 |  | V |
|  |  | COM ${ }^{\text {L }}$ | 2.7 | 3.4 |  |  | COM'L | 2.7 | 3.4 |  |  |
| $V_{\text {IL }}$ | Logic LOW | MIL |  |  | 0.7 | Logic LOW | MIL |  |  | 0.7 | V |
|  |  | COM'L |  |  | 0.8 |  | COM'L |  |  | 0.8 |  |
| $\mathrm{V}_{\text {IH }}$ | Logic HIGH |  | 2.0 |  |  | Logic HIGH |  | 2.0 |  |  | V |
| $\mathrm{I}_{\text {IL }}$ | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  | -0.36 | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  | -0.36 | mA |
| 1 IH | $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  | 20 | $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  | 20 | $\mu \mathrm{A}$ |


| Parameter | 54S/74S AND 25S SCHOTTKY TTL |  |  |  |  | STANDARD TTL |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Condition |  | Min. | Typ. | Max. | Condition | Min. | Typ. | Max. |  |
| $\mathrm{v}_{\text {OL }}$ | $\mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA}$ |  |  | 0.3 | 0.5 | $\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.2 | 0.4 | Volts |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ | MIL COM'L | $\begin{aligned} & 2.5 \\ & 2.7 \end{aligned}$ | $\begin{aligned} & 3.4 \\ & 3.4 \end{aligned}$ |  | $\mathrm{IOH}=-300 \mu \mathrm{~A}$ | 2.4 | 3.4 |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Logic LOW |  |  |  | 0.8 | Logic LOW |  |  | 0.8 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic HIGH |  | 2.0 |  |  | Logic HIGH | 2.0 |  |  | Volts |
| $\mathrm{I}_{\text {IL }}$ | $\mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ |  |  |  | -2.0 | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -1.6 | mA |
| $\mathrm{IIH}^{\text {H }}$ | $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  | 50 | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |

## INPUT/OUTPUT LEVELS

The input thresholds and output logic levels of LS circuits have been designed as far as possible to be compatible with those of standard TTL. Table 2 shows the guaranteed d.c. parameters of the Am54/74LS and second generation Am25LS families. Input current requirements ( $I_{\mathrm{I}}, I_{\mathrm{IL}}$ ) and therefore output drive needs ( $I_{\mathrm{OH}}, \mathrm{I}_{\mathrm{OL}}$ ) are significantly reduced over standard TTL.
A one unit load input current at logic HIGH, IIH, for Am54LS/ 74 LS is $20 \mu \mathrm{~A}$, compared with $40 \mu \mathrm{~A}$ for Am54/74 standard TTL. Similarly at logic LOW, IIL is reduced to -0.36 mA from -1.6 mA .

Corresponding reductions in the output drive requirements are $\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ vs. 16 mA at $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ and $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ compared to $800 \mu \mathrm{~A}$.

## FAN-OUT CAPABILITY

The fan-out capability of a logic family indicates the number of inputs which can be driven by a single output. It is defined as the maximum output drive current divided by the input current available.
Logic HIGH Fan-out $=1 \mathrm{OH} / \mathrm{I}_{\mathrm{IH}}$
Logic LOW fan-out $=I_{O L} / / / L$

Table 3 shows the fan-out capabilities of typical functions from the three families. The lower current operating levels of LS devices allow them to be specified at a logic LOW fan-out over the commercial range of more than twice that of standard TTL (22 vs. 10). The Am25LS family allows this advantage to be extended to the military range.

## D.C. NOISE MARGIN

The D.C. noise margins of a digital system are defined from Figure 12 as follows:

$$
\begin{aligned}
& \text { Logic HIGH Noise Margin }=V_{O H 1}-V_{I H 2} \\
& \text { Logic LOW Noise Margin }=V_{I L 2}-V_{O L 1}
\end{aligned}
$$

These parameters for LS devices are shown in Table 2. LS has a minimum logic HIGH output voltage of $\mathrm{VOH}=2.5 \mathrm{~V}$ for military and 2.7 V for the commercial temperature range. For standard TTL, $\mathrm{V}_{\mathrm{OH}}$ is $2.4 \mathrm{~V} . \mathrm{V}_{\mathrm{IH}}$ is 2.0 V for both families.
Table 3 compares the guaranteed noise margin values for the standard TTL and LS devices. LS devices offer improved margin over standard TTL in the logic HIGH state, which is the most critical with regard to noise generation. At a similar fanout, 10 for standard TTL and 11 for LS, noise margins in the LOW state are the same over the commercial range.

TABLE 3
FAN-OUT AND NOISE MARGIN COMPARISON OF TTL AND LS FAMILIES.
a) LOGIC "HIGH" STATE

| FAMILY | INPUTCURRENTIIH $^{4}$ | OUTPUT CURRENT IOH | FAN-OUT |  | NOISE MARGIN |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MILITARY | COMMERCIAL | MILITARY | COMMERCIAL |
| 54/74 | $40 \mu \mathrm{~A}$ | $-800 \mu \mathrm{~A}$ | 20 | 20 | 400 mV | 400 mV |
| 54LS/74LS | $20 \mu \mathrm{~A}$ | $-400 \mu \mathrm{~A}$ | 20 | 20 | 500 mV | 700 mV |
| 25LS | $20 \mu \mathrm{~A}$ | $-440 \mu \mathrm{~A}$ | 22 | 22 | 500 mV | 700 mV |

b) LOGIC "LOW"' STATE

| FAMILY | INPUT CURRENT IIL | OUTPUT CURRENT IOL | FAN-OUT |  | NOISE MARGIN |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MILITARY | COMMERCIAL | MILITARY | COMMERCIAL |
| 54/74 | $-1.6 \mathrm{~mA}$ | 16 mA | 10 | 10 | 400 mV | 400 mV |
| 54LS/74LS | $-0.36 \mathrm{~mA}$ | 4 mA | 11 | 11 | 300 mV | 400 mV |
|  |  | 8 mA | No Spec. | 22 | No Spec. | 300 mV |
| 25LS | -0.36mA | 4 mA | 11 | 11 | 300 mV | 400 mV |
|  |  | 8 mA | 22 | 22 | 250 mV | 350 mV |

Military LS devices have a 100 mV lower noise margin in the LOW state than standard TTL. In most systems, this does not present a problem as the lower power supply currents being switched with LS generally result in lower system noise generation.
The logic levels guaranteed over the operating temperature ranges are of course worst case. Figures 13 and 14 show the typical values to be considerably better than these.

## Am25LS D.C. FEATURES

The D.C. advantages offered by second generation Am25LS over $54 / 74$ LS devices can be seen from Table 3 as:

1. In the logic LOW state at a fan-out of 22 ( 8 mA ), Am25LS has 50 mV greater noise margin ( 350 mV vs. 300 mV ).
2. Am 25 LS products are guaranteed at a fan-out of 22 ( 8 mA ) over the military range. Am54LS is specified at fan-out of $10(4 \mathrm{~mA})$ only.
3. Am25LS offers a symmetrical fan-out of 22 in both logic HIGH and logic LOW states, allowing full use of the logic LOW drive capability.


Figure 13. LS Logic " 0 " Noise Margin.


Figure 12. Input/Output Voltage Interface Conditions.


Figure 14. LS Logic " 1 " Noise Margin.

## 3. A.C. Characteristics

## INTRODUCTION

Many Low-Power Schottky functions have been designed specifically to replace standard TTL elements in existing system designs. Their A.C. performance characteristics usually meet or exceed the limits of the earlier devices. The switching terms which are used on data sheets to describe the A.C. performance of these designs are summarized in Table 4. The more important parameters are discussed in detail in this section.

TABLE 4 DEFINITION OF SWITCHING TERMS
(All switching times are measured at the 1.3 V logic level unless otherwise noted.)
$\mathbf{f}_{\mathrm{MAX}}$ The highest operating clock frequency.
tPLH The propagation delay time from an input change to an output LOW-to-HIGH transition.
tPHL The propagation delay time from an input change to an output HIGH-to-LOW transition.
tPW Pulse width. The time between the leading and trailing edges of a pulse, measured at the $50 \%$ points.
$t_{r} \quad$ Rise time. The time required for a signal to change from $10 \%$ to $90 \%$ of its measured values.
$t_{f} \quad$ Fall time. The time required for a signal to change from $90 \%$ to $10 \%$ of its measured values.
$t_{s} \quad$ Set-up time. The time interval for which a signal must be applied and maintained at one input terminal before an active transition occurs at another input terminal.
th Hold time. The time interval for which a signal must be retained at one input after an active transition occurs at another input terminal.
tr Release time. The time interval for which a signal may be indeterminant at one input terminal before an active transition occurs at another input terminal. (The release time falls within the set-up time interval and is specified by some manufacturers as a negative hold time).
thZ HIGH to disable. The delay time from a control input also change to the three-state output HIGH-level to high-
tPHZ impedance transition (measured at 0.5 V change).
tLZ LOW to disable. The delay time from a control input also change to the three-state output LOW-level to hightPLZ impedance transition (measured at 0.5 V change).
tZH Enable HIGH. The delay time from a control input also change to the three-state output high-impedance to $t_{P Z H}$ HIGH-level transition.
tZL Enable LOW. The delay time from a control input also change to the three-state output high-impedance to tPZL LOW-level transition.

## PROPAGATION DELAYS

The standard designations for delays through combinatorial logic networks are tPHL and tpl.H. A delay from an input change to an output going LOW is called tPHL, while tPLH is the delay from an input change to an output going HIGH.

Figure 15 shows a typical waveform with the output changing during the interval indicated by the diagonal, sloping line. Note that all switching times shown are measured at the 1.3 volt logic level.


Figure 15. Propagation Delay.

Typical values for a single gate propagation delay tPHL in LowPower Schottky functions are 8-10ns into a 15 pF load. Higher performance LS families, such as Am25LS, exhibit delays in the $4-6 n s$ range. These propagation delays will increase by, $2-4 \mathrm{~ns}$ at an output loading of 50 pF or approximately 0.1 ns per pF. See Figure 16.


Figure 16. Am25LS138 Typical Propagation Delays Address to Output (3 Levels).

Table 5 shows the worst case delays through typical two and three deep gate MSI functions such as multiplexers and decoders. Speed improvements attainable with the Am25LS higher performance LS devices at this level of complexity are shown to be in the range of 20 to $40 \%$. Guaranteed delays into 50 pF loads are being specified on all new Am25LS data sheets. See Table 8.

TABLE 5
COMPARISON OF AC PARAMETERS ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )

## LS138 3-Line to 8-Line Decoder/Demultiplexer

Am25LS138
Am54LS138
Am74LS138

| Parameters | Description | Test Conditions | Min. | Max. | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Two Level Delay | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 15 |  | 20 | ns |
| tPHL | Select to Output |  |  | 21 |  | 41 |  |
| tPLH | Three Level Delay |  |  | 23 |  | 27 | ns |
| tPHL | Select to Output |  |  | 27 |  | 39 |  |
| tpLH | A or G2B to Output |  |  | 15 |  | 18 | ns |
| tPHL | or G2B to Output |  |  | 23 |  | 32 |  |
| tPLH | G1 to Output |  |  | 18 |  | 26 | ns |
| tPHL |  |  |  | 27 |  | 38 |  |

## LS158 Quadruple 2-Line to 1-Line Data Selectors/Multiplexers

Am54LS158
Am74LS158

| Parameters | Description | Test Conditions | Min. | Max. | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Data to Output | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 9 |  | 12 | ns |
| tPHL |  |  |  | 11 |  | 12 |  |
| tPLH | Strobe to Output |  |  | 12 |  | 17 | ns |
| tPHL |  |  |  | 17 |  | 18 |  |
| ${ }_{\text {tPLH }}$ | Select to Output |  |  | 20 |  | 20 | ns |
| tPHL |  |  |  | 21 |  | 24 |  |

## EDGE RATES

The rise and fall times of Low-Power Schottky devices are similar to those of standard TTL. Into a 50 pF load fall time, $\mathrm{t}_{\mathrm{f}}$, is typically $6-8 \mathrm{~ns}$, while rise time, $\mathrm{t}_{\mathrm{r}}$, is in the $9-12 \mathrm{~ns}$ range. A.C. parameters are measured at $t_{f} \leqslant 6 \mathrm{~ns}$ and $\mathrm{t}_{\mathrm{r}} \leqslant 15 \mathrm{~ns}$.
As with standard TTL, careful P.C. board layout rules should be employed to avoid problems which can occur at these relatively fast edge rates. In particular, precautions should be taken to insure that transmission line effects do not cause false switching or ringing and oscillation problems on lines longer than 18 inches. See Section 4 for more information.

## SEQUENTIAL DEVICES

Set-up time, $\mathrm{t}_{\mathrm{s}}$, hold time, $\mathrm{t}_{\mathrm{h}}$, and release time, $\mathrm{t}_{\mathrm{R}}$, are the most important parameters for specifying sequential elements such as latches, flip-flops and registers.
For these synchronous devices, inputs must be stable for a certain period of time before the clock or enable pulse. This interval is the region in time during which devices are "sampling" their inputs. As an example, consider a latch with a D input and an active LOW clock. The latch will store the information present on its input just before the clock goes HIGH. The question is, how long does the input level have to be present and stable before the clock goes HIGH? A particular device will "sample" its input at some exact instant, but in a group of devices some are slower than others. The result is an interval of some time called set-up time during which all devices, fast or slow, will "sample" their inputs.
All devices exhibit a hold time. That is a period of time after the clock or enable pulse transition during which the data cannot be changed without loss of input intelligence. This hold time occurs after the clock goes HIGH. Figure 17 shows the input requirements and definitions for data entry. Release time is negative hold time or the time period prior to the clock input after which the data can be released. Typical examples of LS characteristics and the improvements attainable with high performance Am25LS sequential devices are shown in Table 6.


Figure 17. Set-up, Hold, and Release Time Definitions.

## $f_{M A X}$.

A frequently misunderstood parameter on data sheets is maximum clock frequency $f_{M A X}$. This was defined by the early TTL manufacturers as the maximum toggle frequency which can be attained by the device under ideal conditions with no constraints on $t_{r}$, $t_{f}$, pulse width, or duty cycle. Although $\mathrm{f}_{\mathrm{MAX}}$ as specified cannot usually be attained in an operating system, it is a relatively easy parameter to test and provides a convenient measure of comparative performance between different devices. For instance, Table 6 shows the Am54/74LS174 at $\mathrm{f}_{\mathrm{MAX}}=30 \mathrm{MHz}$ (min.) while the high-performance Am25LS is specified at 40 MHz (min.). Actual toggle frequency in a system must be determined from the specific signal conditions presented to the device.

TABLE 6
SWITCHING CHARACTERISTICS (TA $=25^{\circ} \mathrm{C}$ )

| LS174/LS | 75 Hex/Qu | ple D-Type Flip | lops with Clear |  | $174$ | Am5 Am5 Am Am A | $\begin{aligned} & 174 \\ & 175 \\ & 174 \\ & 174 \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters |  | ription | Test Conditions | Min. | Max. | Min. | Max. | Units |
| tPLH | Clock to Output |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 23 |  | 30 | ns |
| tphL |  |  |  | 22 |  | 35 |  |
| ${ }^{\text {P PLH }}$ | Clear to $\overline{\mathrm{O}}$ Output, LS175 only |  |  |  | 25 |  | 25 | ns |
| tPHL | Clear to Output |  |  |  | 35 |  | 35 |  |
| ${ }^{t}{ }_{\text {pw }}$ | Pulse Width | Clock |  | 17 |  | 20 |  | ns |
|  |  | Clear |  | 20 |  | 20 |  |  |
| $t_{s}$ | Data Set-up Time |  |  | 20 |  | 20 |  | ns |
| $t_{\text {s }}$ | Set-up Time Clear Recovery (in-active) to Clock |  |  | 20 |  | 25 |  | ns |
| $\mathrm{th}^{\text {}}$ | Data Hold Time |  |  | 5 |  | 5 |  | ns |
| $\mathrm{f}_{\mathrm{MAX}}$. | Maximum Clock Frequency |  |  | 40 |  | 30 |  | MHz |

## EFFECTS OF TEMPERATURE AND POWER SUPPLY VARIATIONS

Standard TTL devices exhibit severe degradation in A.C. performance towards the recommended limits of the operating temperature and power supply voltage ranges.
At elevated temperature and/or high $\mathrm{V}_{\mathrm{CC}}$ levels, charge storage begins to slow down A.C. response. At the other extreme, low temperature and/or low $\mathrm{V}_{\mathrm{CC}}$, the loss of $\beta$ causes a similar problem. These combined effects can cause more than $50 \%$ degradation in performance over the full military temperature and power supply extremes.

As noted in Section 1, Low-Power Schottky technology reduces the impact of both of these effects on performance. $\beta$ degradation at cold temperatures is far less severe and Schottky clamping largely eliminates the effects of charge storage at high temperature.
General guidelines for variation in the $A C$ response over temperature and power supply variations are not easy to specify. Typical measured variations for a combinatorial and a sequential device are shown in Figures 16 and 18.
The system's designer would like a factor which will allow his system to meet specification with minimum design overkill. However, the component engineer often requires maximum delays to be guaranteed. For system design guidelines, the AC derating factors of Table 7 may be useful.
It must be emphasized that the values of Table 7 are typical. However as it is unlikely that any given system will contain all worst case devices they will usually yield a fairly safe prediction of the system performance which can be achieved.
Individual components will of course be slower than these typical numbers. These must be reflected on procurement specifications. A general rule of thumb would be to double the system design guidelines of Table 7. New Am25LS specifications are now being published with worst case parameters guaranteed over the operating power supply and temperature ranges, as well as at a realistic system load condition of 50 pF . A typical example of this format is shown in Table 8.

## SHORT CIRCUIT OUTPUT CURRENT

To improve performance, in 1975 Tl lowered the short-circuit current limiting resistor value. This increased the ISC (IOS) range from -6 to -42 mA up to -30 to -130 mA . The overall


Figure 18. Typical A.C. Variations with Temperature and Power Supply for Am25LS193 Counter.

TABLE 7
GUIDELINES FOR TYPICAL VARIATION OF A.C. PARAMETERS WITH COMBINED TEMPERATURE AND VCC VARIATION

| Temperature Range | VCC <br> Variation <br> (Nominal 5V) | AC Derating Factor |  |
| :---: | :---: | :---: | :---: |
|  | System | Component |  |
| COM ${ }^{\prime}, 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | None | $5 \%$ | $10 \%$ |
| $\mathrm{COM}^{\prime} \mathrm{L}, 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 0.25 \mathrm{~V}$ | $15 \%$ | $30 \%$ |
| MIL, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | None | $15 \%$ | $30 \%$ |
| MIL, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 0.5 \mathrm{~V}$ | $25 \%$ | $50 \%$ |

delay when driving very large capacitive loads ( $>150 \mathrm{pF}$ ) was reduced somewhat as a result. However, the inherent circuit performance still dominates in normal applications such that the Am25LS and other high performance families remain faster even when driving large capacitive loads.
As an attempt to offer standardized specifications, most manufacturers, including Advanced Micro Devices, Fairchild, Motorola, Raytheon, and Signetics, also lowered their shortcircuit current limiting resistor values on new designs to pro-
vide a typical ISC of -60 mA . Most manufacturers now specify -15 to -100 mA to accommodate both old and new circuits. The maximum value of -100 mA was chosen, as -130 mA was felt to be too high for a noise sensitive system design. The Am25LS high performance family is specified even tighter, with the maximum ISC limited to -85 mA .
Early in 1977 TI changed their data sheets yet again to specify ISC from -20 mA to -100 mA on regular outputs and -30 mA to -130 mA on three-state outputs.

TABLE 8
Am25LS2513 THREE-STATE PRIORITY ENCODER A.C. SPECIFICATION FORMAT FOR VCC AND TEMPERATURE EXTREMES AND 50pF LOAD CONDITION
SWITCHING CHARACTERISTICS
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ )

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {t }}$ L ${ }_{\text {LH }}$ | $T_{i}$ to An (In-phase) | $\begin{aligned} C_{L} & =15 \mathrm{pF} \\ R_{L} & =2.0 \mathrm{k} \Omega \end{aligned}$ |  | 17 | 25 | ns |
| ${ }^{\text {tPHL}}$ |  |  |  | 17 | 25 |  |
| ${ }^{\text {P PLH }}$ | $\bar{T}_{i}$ to An (Out-phase) |  |  | 11 | 17 | ns |
| ${ }_{\text {tPHL }}$ |  |  |  | 12 | 18 |  |
| ${ }^{\text {P PLH }}$ | $\bar{T}_{i}$ to $\overline{E O}$ |  |  | 7.0 | 11 | ns |
| ${ }^{\text {tPHL}}$ |  |  |  | 24 | 36 |  |
| ${ }_{\text {tPLH }}$ | $\overline{\text { EI }}$ to $\overline{E O}$ |  |  | 11 | 17 | ns |
| ${ }_{\text {t PHL }}$ |  |  |  | 23 | 34 |  |
| ${ }^{\text {tPLH }}$ | EI to An |  |  | 12 | 18 | .ns |
| ${ }_{\text {t PHL }}$ |  |  |  | 14 | 21 |  |
| ${ }^{\text {t }} \mathrm{ZH}$ | $\mathrm{G}_{1}$ or $\mathrm{G}_{2}$ to An |  |  | 23 | 40 | ns |
| ${ }^{\mathbf{t}} \mathrm{ZL}$ |  |  |  | 20 | 37 |  |
| ${ }^{\text {t }} \mathrm{ZH}$ | $\overline{\mathrm{G}}_{3}, \overline{\mathrm{G}}_{4}, \overline{\mathrm{G}}_{5}$ to An |  |  | 20 | 30 | ns |
| ${ }^{\text {Z }} \mathrm{LL}$ |  |  |  | 18 | 27 |  |
| ${ }^{\text {t }} \mathrm{HZ}$ | $\mathrm{G}_{1}$ or $\mathrm{G}_{2}$ to An | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =5.0 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |  | 17 | 27 | ns |
| ${ }^{\text {t }}$ LZ |  |  |  | 19 | 28 |  |
| ${ }^{\text {t }} \mathrm{HZ}$ | $\overline{\mathrm{G}}_{3}, \overline{\mathrm{G}}_{4}, \overline{\mathrm{G}}_{5}$ to An |  |  | 16 | 24 | ns |
| ${ }^{t} \mathrm{LZ}$ |  |  |  | 18 | 27 |  |

## SWITCHING CHARACTERISTICS

 OVER OPERATING RANGE| Parameters | Description | Test Conditions | Min. | Max. | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {P PLH }}$ | $\bar{T}_{i}$ to An (In-phase) | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \\ R_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |  | 31 |  | 37 | ns |
| ${ }_{\text {t }}^{\text {PHL }}$ |  |  |  | 30 |  | 34 |  |
| tPLH | $T_{i}$ to An (Out-phase) |  |  | 22 |  | 27 | ns |
| ${ }_{\text {t PHL }}$ |  |  |  | 22 |  | 25 |  |
| tPLH | $T_{i}$ to $\overline{E O}$ |  |  | 15 |  | 18 | ns |
| ${ }^{\text {tPHL}}$ |  |  |  | 48 |  | 60 |  |
| $t_{\text {PLH }}$ | $\overline{\mathrm{EI}}$ to $\overline{\mathrm{EO}}$ |  |  | 19 |  | 21 | ns |
| ${ }_{\text {t PHL }}$ |  |  |  | 46 |  | 57 |  |
| ${ }_{\text {t PLH }}$ | EI to An |  |  | 22 |  | 25 | ns |
| ${ }^{\text {t PHL }}$ |  |  |  | 27 |  | 32 |  |
| ${ }^{\text {Z }} \mathrm{H}$ | $\mathrm{G}_{1}$ or $\mathrm{G}_{2}$ to An |  |  | 42 |  | 49 | ns |
| ${ }^{\text {Z }} \mathrm{L}$ |  |  |  | 43 |  | 49 |  |
| ${ }^{\text {Z }} \mathrm{ZH}$ | $\overline{\mathrm{G}}_{3}, \overline{\mathrm{G}}_{4}, \overline{\mathrm{G}}_{5}$ to An |  |  | 36 |  | 43 | ns |
| ${ }^{\text {t }} \mathrm{LL}$ |  |  |  | 35 |  | 43 |  |
| ${ }^{\text {t }} \mathrm{HZ}$ | $\mathrm{G}_{1}$ or $\mathrm{G}_{2}$ to An | $\begin{aligned} C_{\mathrm{L}} & =5.0 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |  | 34 |  | 40 | ns |
| ${ }_{\text {t }} \mathrm{L}$ |  |  |  | 34 |  | 40 |  |
| ${ }^{\text {t }} \mathrm{HZ}$ | $\overline{\mathrm{G}}_{3}, \overline{\mathrm{G}}_{4}, \overline{\mathrm{G}}_{5}$ to An |  |  | 30 |  | 35 | ns |
| ${ }^{\text {L }}$ Z |  |  |  | 31 |  | 35 |  |

## 4. Design Guidelines

## POWER SUPPLY CONSIDERATIONS

The recommended power supply voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) for all TTL circuits, including LS, is +5 V . Commercial temperature range devices, designated 74LS or in the case of Am25LS with the suffix C, are specified with a $\pm 5 \%$ supply tolerance ( $\pm 250 \mathrm{mV}$ ) over the ambient range $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. Military range parts, designated 54 LS or in the case of Am25LS with the suffix M, are guaranteed with a $\pm 10 \%$ supply tolerance ( $\pm 500 \mathrm{mV}$ ) over an ambient temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. The power supply should be well regulated with a ripple less than $5 \%$ and with regulation better than $5 \%$. Even though LS devices generate significantly smaller power supply spikes when switching than standard TTL, on-board regulation is still preferable to isolate this noise to one board.

A low-inductance transmission line power distribution bus with good RF decoupling is necessary for large systems. On all boards, ceramic decoupling capacitors of $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ should be used at least one for every five packages, and one for every one-shot (monostable), line driver and line receiver package. In addition, a larger tantalum capacitor of $20 \mu \mathrm{~F}$ to $100 \mu \mathrm{~F}$ should be included on each card. On boards containing a large number of packages, a low impedance ground system is essential. The ground can either be a bus or a ground which is incorporated with the $V_{\mathrm{CC}}$ supply to form a transmission line power system. Separate power transmission systems can be attached to the board to provide this same feature without the cost of a multi-layer PC card.

## UNUSED INPUTS

An unused input to an AND or NAND gate should not be left floating as it can act as an antenna for noise. On devices with storage, such as latches, registers and counters, it is particularly important to terminate unused inputs (MR, PE, PL, CP) properly since a noise spike on these inputs might change the contents of the memory. This technique optimizes switching speed as the distributed capacitance associated with the floating input, bond wire and package leads is eliminated. To terminate, the input should be held between 2.4 V and the maximum input voltage. One method of achieving this is to connect the unused input to $V_{C C}$. Most LS inputs have a breakdown voltage $>7 \mathrm{~V}$ and require no series resistor. Devices specified with a maximum 5.5 volt breakdown should use a $1 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$ current limiting series resistor to protect against $\mathrm{V}_{\mathrm{CC}}$ transients. Another method is to connect the unused input to the output of an unused gate that is forced HIGH. Do not connect an unused input to another input of the same NAND or AND function. Although recommended for standard TTL, with LS this increases the input coupling capacitance and reduces A.C. noise immunity.

## TRANSMISSION LINE EFFECTS

The relatively fast rise and fall times of Low-Power Schottky TTL ( 5 to 15 ns ) can cause transmission line effects with interconnections as short as 18 inches. With one TTL device driving another and the driver switching from LOW to HIGH, if the propagation delay of the interconnection is long compared to the signal rise time, the arrangement can behave like a transmission line driven by a generator with a non-linear output.

The initial voltage step at the output, just after the driver has switched, propagates down the line and reflects at the end. In the typical case where the line is open ended or terminated in an impedance greater than its characteristics impedance ( $\mathrm{Z}_{\mathrm{OL}}$ ), the reflected wave arrives back at the source and increases VOUT. If the total round-trip delay is longer than the rise time of the driving signal, a staircase response results at the driver output and along the line. If one of the driven devices is connected close to the driver, the initial output voltage (VOUT) seen by it might not exceed $\mathrm{V}_{1 \mathrm{H}}$. The state of the input is undetermined until after the round trip of the transmission line, thus slowing down the response of the system.
The longest interconnection that should be used with LS devices without incurring problems due to line effects is in the 10-12 inch range.

With longer interconnections, transmission line techniques should be used for maximum speed. Good system operation can be obtained by designing around 100 ohm lines. A 0.026 inch $(0.65 \mathrm{~mm})$ trace on a 0.062 inch epoxy-glass board ( $E_{r}=4.7$ ) with a grcund plane on the other side represents a $100 \Omega$ line. 28 to 30 gauge wire ( 0.25 to 0.30 mm ) twisted pair line has a characteristic impedance of 100 to $115 \Omega$.

## LINE DRIVING AND RECEIVING

For lines longer than 2 feet, twisted pairs of coaxial cable should be used. The characteristic impedance or the transmission media should be approximately $120 \Omega$ such as twisted pairs of \#26 wire or $100 \Omega$ coax. A possible choice is cables with a characteristic impedance $R_{\mathrm{O}}$ of $100 \Omega$ such as ribbon cable or flat cable with controlled impedance. Resistive pull-ups at the receiving end can be used to increase noise margin. Where reflection effects are unacceptable, the line must be terminated in its characteristic impedance. A method shown in Figure 19


Figure 19. LS Driving Twisted Pair.
has the output of the line tied to $V_{C C}$ through a resistor equivalent to the characteristic impedance of the line. As the output impedance of the LS driver is low and must sink the current through it, in addition to the current from the inputs being driven, a useful technique is to terminate the line in a voltage divider with two resistors, each twice the line impedance. This reduces the extra sink current by $50 \%$. Where the line exceeds five feet in length it is preferable to dedicate gates solely to line driving.
For additional noise immunity when driving long lines, a differential line driver and line receiver may be used. These dedicated line interface circuits drive a twisted pair of wires differentially, permit easy termination of lines and provide excellent common mode noise rejection.

The Am26LS31 driver and Am26LS32 and Am26LS33 are quad differential line drivers and receivers satisfying the interface requirements of EIA RS-422 and 423 as well as military applications, Figure 20. They are designed to operate off the standard 5V power supplies of the LS logic devices. More applications information on line termination techniques is provided on the above mentioned device data sheets.
input threshold region ( $0.8-2.0 \mathrm{~V}$ ) following a HIGH-to-LOW level change. When a driver switches from a HIGH-to-LOW state the output voltage should fall below the threshold value. However, a line having a very low characteristic impedance does not allow transistor O5 in the NAND gate example to saturate, and the resulting output voltage may not be low enough to switch an adjacent device until two or more line delay times. The low current levels at which LS devices operate, coupled with the low output impedance in both HIGH and LOW Logic states, minimize crosstalk effects. Input clamp diodes provided on all LS devices are extremely effective in reducing ringing phenomenon.

Care should be taken to insure that signals with falling edges faster than $2.5-3 n s / v o l t$ are not coupled into the input of an LS function. Even though the signal may not pass into the threshold region, if the pulse edge is fast enough, sufficient energy may be capacitively coupled into a sequential device to cause it to change state: High speed Schottky elements in a test setup can exceed this limit. However in an active system, the edges will generally be slowed sufficiently to eliminate any

## CROSS-TALK AND RINGING

These two problems may be experienced with all forms of high speed digital logic. Crosstalk is the coupling of energy from one circuit to another via real or parasitic capacitance and inductance. Ringing is the possible rebound of the signal into the


Figure 20. Differential Line Driving and Receiving with the Am26LS31 and Am26LS32.

# RELIABILITY REPORT SCHOTTKY AND LOW-POWER SCHOTTKY TTL DEVICES 

By Lawrence Drake and Jeff Kersey

## RELIABILITY TESTING OF SCHOTTKY DEVICES

Reliability testing of AMD TTL devices using gold-doped and Schottky (S and LS) processes shows both technologies to be extremely stable. Life test data (MIL-STD-883, Method 1005 for Group C, subgroup 5 testing 1000 hours, $125^{\circ} \mathrm{C}$ Operating Life) for 3610 parts yielded two failures - one slightly out of specification at $25^{\circ} \mathrm{C}$ only, the other suspected to have been damaged by handling. Even considering the two failures, the failure rate is only $0.05 \%$ per thousand hours at $125^{\circ} \mathrm{C}$ or $0.0005 \%$ per thousand equivalent at $70^{\circ} \mathrm{C}(1 \mathrm{e} \mathrm{v}$ acceleration activation energy). Three lots ( 231 parts) were Schottky TTL devices.
The basic design reliability of Schottky technology has been demonstrated in an extended life test on special circuit patterns devised so that individual circuit elements could be measured. Two groups of 22 of these special test patterns were stressed as indicated in Table 1 at $125^{\circ} \mathrm{C}$. Change in the parameters were recorded at 11,000 hours for Group I and 10,000 hours for Group II and are presented in Tables II and III. No device failures occured during these tests and no significant drifts or trends are evident. Several leakage parameters (IIH, ICEO, ILK) have high percentage changes but the absolute values are in the nanoamp range and approach the measurement systems resolution limit. Decreases as well as increases in these currents occurred so trends are not indicated.

Several devices (74LS174, 74LS175 and 25LS161) were checked for parameter drift during 1000 hour Life Tests at $125^{\circ} \mathrm{C}$ using a MIL-STD-883, Method 1005, Condition C (Steady-State, Power and Reverse Bias) circuit. As can be seen from Tables IV, V and VI, no significant change occurred; again no device failures in any of these tests. The tests for the 74LS174's and 74LS175 contained 4 reference or control units, not subjected to the test, but included in the pre and post-test measurements. In most instances the test parts parameter shift was within measurement spread for the control units.

Several Group C tests as previously mentioned have been run on Schottky devices. These tests as well as the ones previously discussed are presented in Table VII.

## FAILURE MECHANISM OF TTL MSI/LSI CIRCUITS

Standard TTL circuits: AMD's experience as well as that of the Military as reported in RADC Reports and other sources indicate that bond lead wire and package defects account for more than half of device failures. Diffusion and other bulk defect, oxide faults, metallization damage and other die fabrication anomalies cause 10 to $15 \%$ of failures. Surface problems contribute 20 to $40 \%$. Die fabrication problems do cause some yield loss but are not time-stress dependent failure mechanisms. Thus assembly anomalies and surface effects are the usual life limiting items.

Schottky/LS Circuits: Schottky diodes made by a simple metal-semiconductor contact have a reverse characteristic that is predominantly edge leakage, Figure 1a. Most Schottky diodes have superimposed on them an annular diffused junction diode of a higher breakdown than that expected of the Schottky diode. This "guard ring" allows the Schottky diode to avalanche breakdown as expected by theory, Figure 1b. In addition non-guard ring Schottky diodes suffer degradation of the reverse leakage characteristics if biased into breakdown repeatly; for this reason our devices are designed so that no user accessible non-guard ring Schottky diodes exist. Other than this anticipated potential problem corrected by design there appear to be no distinct Schottky failure mechanisms in non-aluminum contact Schottky devices.

## SCHOTTKY PROCESSING DETAILS

Processing of Schottky devices is identical to that of TTL devices, with the exception of the gold doping steps, to the point where contact openings have been etched. Following the contact etch, platinum is sputtered to form a uniform deposition across the surface of the wafer. This is followed by a hightemperature sinter to form platinum silicide in each contact window. All unreacted platinum is stripped with an etchant not active on the platinum silicide. Platinum silicide remains in the contact windows and no photomasking was involved, just a selective etch.
The next step is the deposition of the titanium tungsten barrier material followed by the aluminum layer. Both layers are then etched to delineate the circuit intra-connect pattern using standard photomasking techniques.

The entire process seems complicated at first glance because of the three-layer structure that results, but each layer serves a definite purpose.
Platinum silicide forms the actual Schottky barrier junction and produces a reliable diode with stable and predictable characteristics. Platinum could conceivably be used as the current carrying intra-connect metallization but there is no platinum etch compatible with current photomasking materials.
Tungsten is required to prevent the diffusion of aluminum into the platinum silicide junction; however, tungsten alone has a tendency to peel because of poor adherence to the $\mathrm{SiO}_{2}$. The addition of titanium solves the adhesion problem and the resulting composite material has etch characteristics similar to aluminum so that only one photomasking and etch operation is necessary to define the intra-connects, rather than separate operations for Ti-W and A1.
Surface passivation and scratch protection is applied and etched in exactly the same manner as those devices using aluminum metallization only.
Extensive life test data on this structure proves that it is a repeatable, stable, and reliable process.

## COMMENTS

Data has been presented from an ongoing reliability program for Schottky devices. No device failures have occurred in nearly one-half million unit hours of life testing at $125^{\circ} \mathrm{C}$. Current data from various sources indicate that Iev is a conservative value for activation energy in calculating acceleration factors.

Using this value and a Poisson distribution an equivalent $70^{\circ} \mathrm{C}$ failure rate of no worse than $0.001 \%$ per thousand hours is estimated at a $90 \%$ confidence.

Schottky and LS integrated circuits provide improved performance over standard gold-doped TTL devices at the same high reliability experienced with these non-Schottky parts.
a) Discrete Schottky Diode.

b) Discrete Schottky
"Guard-Ring" Diode.

c) Schottky Clamped Transistor.


Figure 1. Schottky Device Construction.

TABLE I
LIFE TEST BIAS CONDITIONS

| Standard Gate <br> Schottky-clamped 2-input TTL <br> NAND gate | Gate ON <br> Output open <br> $V_{C C}=5.0 \mathrm{~V}$ |
| :--- | :--- |
| Phase-Splitter Geometry <br> 1.0 mil emitter, non-guard ring <br> Schottky clamp diode | $\mathrm{I}_{\mathrm{B}}=1 \mathrm{~mA}$ <br> $\mathrm{I}_{\mathrm{C}}=5 \mathrm{~mA}$ <br> $\mathrm{Emitter}=\mathrm{GND}$ |
| Output Geometry <br> 4.5 mil emitter, guard-ring Schottky <br> clamp diode | $\mathrm{I}_{\mathrm{B}}=4 \mathrm{~mA}$ <br> $\mathrm{I}_{\mathrm{C}}=20 \mathrm{~mA}$ <br> $\mathrm{Emitter}=\mathrm{GND}$ |
| Resistors <br> $600 \Omega$ base resistor in series with a <br> $40 \Omega$ emitter resistor. | $\mathrm{I}_{\mathrm{R}}=7.8 \mathrm{~mA}$ |
| Schottky Diode <br> 0.5 mil $\times 3.0$ mil, non-guard ring <br> structure | $\mathrm{I}_{\mathrm{D}}=10 \mathrm{~mA}$ |
| Metallization Run <br> 0.2 mil by approximately 60 mil | $\mathrm{I}=10 \mathrm{~mA}$ |
| Ambient Temperature | $125^{\circ} \mathrm{C}$ |

TABLE II
TEST PATTERN GROUP I 11,000 HR DATA SUMMARY

| Structure | Parameter | Average <br> Initial <br> Value | Average \|Delta| | \% <br> Average Delta |
| :---: | :---: | :---: | :---: | :---: |
| Standard <br> Gate | $\mathrm{V}_{\text {OS }}$ | .179V | $(-) 1.1 \mathrm{mV}$ | . 61 |
|  | $\mathrm{V}_{\mathrm{OL}}$ | . 398 V | $(-) 8.3 \mathrm{mV}$ | 2.1 |
|  | $\mathrm{V}_{\mathrm{OH}}$ | 2.954 V | (+) 6.3 mV | . 21 |
|  | 1 IH | . $317 \mu \mathrm{~A}$ | (+) $\quad .34 \mu \mathrm{~A}$ | 107.0 |
| Phase- <br> Splitter <br> Geometry | $V_{B C}$ | . 626 V | (+) 5.0 mV | . 8 |
|  | $V_{\text {BE }}$ | .827V | (+) 1.4 mV | . 17 |
|  | $V_{\text {SAT }}$ | . 518 V | (+) 1.7 mV | . 33 |
|  | $h_{\text {FE }}$ | 58.00 | (-) 3.2 | 5.5 |
|  | ICEO | . $04 \mu \mathrm{~A}$ | . $03 \mu \mathrm{~A}$ | 83.0 |
| Oútput Geometry | $V_{B C}$ | . 621 V | $(+) 2.1 \mathrm{mV}$ | . 34 |
|  | $V_{B E}$ | .848V | (+) 2.0 mV | . 24 |
|  | $V_{\text {SAT }}$ | . 345 V | 3.4 mV | . 99 |
|  | hFE | 66.00 | (-) 1.3 | 1.97 |
|  | ICEO | . $025 \mu \mathrm{~A}$ | (-) $.023 \mu \mathrm{~A}$ | 92.0 |
| Resistors | $\checkmark$ | .527V | $(+) 4.7 \mathrm{mV}$ | . 89 |
| Schottky <br> Diode | $V_{\text {SBD }} @ 100 \mu \mathrm{~A}$ | . 398 V | (+) 8.0 V | 2.0 |
|  | $\mathrm{V}_{\text {SBD }}$ @ 10 mA | .630V | $(+) 3.0 \mathrm{mV}$ | . 48 |
|  | ILK | . $08 \mu \mathrm{~A}$ | $(-) .06 \mu \mathrm{~A}$ | 79.0 |
|  | $V_{B R}$ | 24.5 V | (+) 1.56 V | 6.4 |
| Metal Run | V | 117.0 mV | $(+) 42 \mathrm{mV}$ | 35.9 |

TABLE III
TEST PATTERN GROUP II 10,000 HR DATA SUMMARY

| Structure | Parameter | Average Initial Value | Average \|Delta| | \% <br> Average Delta |
| :---: | :---: | :---: | :---: | :---: |
| Standard <br> Gate | $\mathrm{V}_{\text {OS }}$ | . 249 V | (+) 2.3 mV | . 92 |
|  | $\mathrm{V}_{\mathrm{OL}}$ | . 489 V | 1.7 mV | . 35 |
|  | $\mathrm{VOH}^{\text {O }}$ | 2.958 V | 3.6 mV | . 12 |
|  | $\mathrm{IIH}^{\text {H }}$ | . $114 \mu \mathrm{~A}$ | (+) $\quad .09 \mu \mathrm{~A}$ | 81.0 |
| Phase- <br> Splitter <br> Geometry | $V_{B C}$ | . 563 V | $(-) 2.0 \mathrm{mV}$ | . 36 |
|  | $V_{B E}$ | . 841 V | (+) 2.5 mV | . 3 |
|  | $V_{\text {SAT }}$ | .718V | 1.4 mV | . 19 |
|  | $h_{\text {FE }}$ | 28.4 | . 2 | . 7 |
|  | ICEO | . $298 \mu \mathrm{~A}$ | (-) $3.3 \mu \mathrm{~A}$ | 101.0 |
| Output Geometry | $V_{B C}$ | . 551 V | $(+) 4.5 \mathrm{mV}$ | . 82 |
|  | $V_{B E}$ | . 849 V | (+) 1.9 mV | . 22 |
|  | $V_{\text {SAT }}$ | . 432 V | 1.1 mV | . 25 |
|  | hFE | 62.0 | . 5 | . 8 |
|  | ICEO | $2.03 \mu \mathrm{~A}$ | (-) $.32 \mu \mathrm{~A}$ | 15.8 |
| Resistors | V | . 562 V | $(-) 2.4 \mathrm{mV}$ | . 46 |
| Schottky <br> Diode | $\checkmark^{\text {SBD }}$ @ $100 \mu \mathrm{~A}$ | . 328 V | $(+) 2.1 \mathrm{mV}$ | . 64 |
|  | $\mathrm{V}_{\text {SBD }}$ @ 10 mA | . 566 V | $(+) 3.0 \mathrm{mV}$ | . 53 |
|  | ILK | . $09 \mu \mathrm{~A}$ | . $09 \mu \mathrm{~V}$ | 100.0 |
|  | $V_{\text {BR }}$ | 24.9 V | 97 mV | . 39 |
| Metal Run | V | 124.0 mV | 6.4 mV | 5.2 |

TABLE IV
1000 HOUR LIFE TEST DATA
FOR Am25LS161

| Test <br> No. | Parameter | Limit |  | Initial Value |  |  | Delta @ 1000 Hrs. |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| 101 | Input Clamp Voltage |  | -1.5 | -. 822 | -. 839 | -. 921 | $-.019$ | -. 027 | $-.113$ | Volts |
| 141 | Input LOW Current |  | -800 | -493 | -576 | -656 | +1.0 | -1.0 | -2.3 | $\mu \mathrm{A}$ |
| 143 | Input HIGH Current @ 2.7V |  | 40 | 0 | 0 | 0 | 0 | 0 | 0 | $\mu \mathrm{A}$ |
| 144 | Input HIGH Current @ 7.0V |  | 200 | 0 | 0 | 0.9 | 0 | 0 | 1.4 | $\mu \mathrm{A}$ |
| 200 | Output HIGH Voltage | 2.5 |  | 3.04 | 3.07 | 3.11 | -. 01 | 0 | +. 03 | Volts |
| 202 | Output Short-Circuit Current | -15 | -85 | -32.0 | -35.9 | -42.5 | -. 8 | -1.4 | -4.2 | mA |
| 204 | Output Leakage Current | - | - | 0 | 0 | 1.0 | 0 | 0 | -1.0 | $\mu \mathrm{A}$ |
| 205 | Output LOW Voltage at $1 \mathrm{OL}=3 \mathrm{~mA}$ |  | 0.4 | . 271 | . 295 | . 328 | -. 007 | 0 | . 005 | Volts |
| 206 | Output LOW Voltage at $\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ |  | 0.45 | . 223 | . 242 | . 265 | -. 008 | 0 | . 005 | Volts |
| 300 | Power-Supply Current, all Outputs HIGH |  | 31 | 18.0 | 21.2 | 24.2 | $-.20$ | 0 | . 60 | mA |
| 302 | Power-Supply Current, all Outputs LOW |  | 32 | 19.5 | 22.9 | 25.7 | $-.20$ | 0 | . 80 | mA |

TABLE V
1000 HOUR LIFE TEST DATA
FOR Am74LS174

| Parameter | Typical Initial Value | Average Percent Change |
| :---: | :---: | :---: |
| Substrate Leakage | $0 \mu \mathrm{~A}$ | 0 |
| Min $\mathrm{V}_{\mathrm{CC}}$ to Function | 2.19 V | 0 |
| Schottky Voltage @ $100 \mu \mathrm{~A}$ | . 484 V | 0 |
| $\mathrm{V}_{\mathrm{OH}}$, Output High Voltage | 2.92 V | -. 11 |
| ISC, Short-Circuit Output Current | 26.38 mA | 0.3 |
| ${ }^{\text {I }}$ CEX, Output Leakage | $7.85 \mu \mathrm{~A}$ | 0 |
| V ${ }_{\text {OL1 }}$, Output Low Voltage @ 4mA | . 270 V | 0.05 |
| VOL2, Output Low Voltage @ 8mA | . 328 V | 0 |
| IIL, Input Low Current | $171 \mu \mathrm{~A}$ | -0.9 |
| $\mathrm{V}_{\text {th }}$, Input Threshold Voltage | 1.015 V | 0.2 |
| $\mathrm{I}_{\mathrm{IH}}$, Input Leakage | . $04 \mu \mathrm{~A}$ | -12 |
| IIB, Input Breakdown Current | $0 \mu \mathrm{~A}$ | 0 |
| $V_{\text {IC }}$, Input Clamp Diode | . 894 V | 0.6 |
| ICC, Supply Current @ 5.5V | 13.54 mA | 0.3 |
| ICM, Supply Current @ 7V | 18.46 mA | 0 |
| ${ }^{\text {p }} \mathrm{pd}+, \mathrm{CP}$ to $\mathrm{Q}_{0}$ | 11.99ns | 0 |
| $\mathrm{t}_{\mathrm{pd} \text {-, }} \mathrm{CP}$ to $\mathrm{Q}_{0}$ | 11.44 ns | 0.1 |

TABLE VI
1000 HOUR LIFE TEST DATA FOR Am74LS157

| Parameter | Typical Initial Value | Average Percent Change |
| :---: | :---: | :---: |
| Substrate Leakage | . $7 \mu \mathrm{~A}$ | 0 |
| Min $\mathrm{V}_{\mathrm{CC}}$ to Function | 2.84 V | 0.09 |
| Schottky Voltage @ $100 \mu \mathrm{~A}$ | . 452 V | 0.2 |
| $\mathrm{V}_{\mathrm{OH}}$, Output HIGH Voltage 2.92 V | 2.92 V | 0 |
| ISC, Short-Circuit Output Current | 26.4 mA | 0.3 |
| ICEX, Output Leakage | $0 \mu \mathrm{~A}$ | 0 |
| VOL1, Output Low Voltage @ 4mA | .277V | 0 |
| V ${ }_{\text {OL2 }}$, Output Low Voltage @ 8mA | . 331 V | 0 |
| IIL, Input Low Current | $313 \mu \mathrm{~A}$ | 0.3 |
| $\mathrm{V}_{\text {th }}$, Input Threshold Voltage | 1.08 V | 0 |
| $\mathrm{I}_{\text {IH }}$, Input Leakage | $0.5 \mu \mathrm{~A}$ | 0 |
| IIB, Input Breakdown Current | $0 \mu \mathrm{~A}$ | 0 |
| $V_{\text {IC }}$, Input Clamp Diode | . 837 V | 0 |
| ICC, Supply Current @ 5.5V | 10.1 mA | 0 |
| ICM, Supply Current @ 7V | 13.48 mA | 0 |
| ${ }^{\text {p }}$ d+, 1 A to 1 Y | 5.1 ns | 0.3 |
| $\mathrm{t}_{\mathrm{pd}-, 1 \mathrm{~A}}$ to 1 Y | 5.4 ns | 0 |

## TABLE VII

$125^{\circ} \mathrm{C}$ LIFE TEST DATA

| Device | Test Type | No. Parts | Hours on Test | Thousand Unit Hours | Failures | $70^{\circ} \mathrm{C}$ Equivalent Failure Rate* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Test Pattern I | Design | 22 | $11,000 \mathrm{Hr}$. | 242 | 0 | 0.008\% per thousand hours |
| Test Pattern II | Design | 22 | $10,000 \mathrm{Hr}$. | 220 | 0 | 0.009 |
| 74LS174 | Param. Drift | 20 | $2,000 \mathrm{Hr}$. | 80 | 0 | 0.02 |
| 74LS175 | Param. Drift | 20 | 2,000 Hr. | 80 | 0 | 0.02 |
| 25LS161 | Param. Drift | 100 | $1,000 \mathrm{Hr}$. | 100 | 0 | 0.02 |
| 74LS157 | Group C Life | 77 | $1,000 \mathrm{Hr}$. | 77 | 0 | 0.02 |
| 74LS161 | Group C Life | 77 | $1,000 \mathrm{Hr}$. | 77 | 0 | 0.02 |
| 74LS193 | Group C Life | 77 | $1,000 \mathrm{Hr}$. | 77 | 0 | 0.02 |
| TOTAL DEVICE - 371 |  |  |  | 491 | 0 | 0.001 |

*Equivalent failure rate at $70^{\circ} \mathrm{C}$ calculated from Poisson distribution of a zero defect sample and activation energy or 1.0 ev for acceleration factor. Equivalent failure is not greater than the quoted value at $90 \%$ confidence.

## LOW-POWER SCHOTTKY LS-MSI/LSI DATA SHEETS

Definition of Standard
Low-Power Schottky Terms ..... 3-2
Am25LS07/08 ..... 3-3
Am25LS09 ..... 3-7
Am25LS14 ..... 3-11
Am25LS15 ..... 3-16
Am25LS22 ..... 3-20
Am25LS23 ..... 3-26
Am25LS/54LS/74LS138 ..... 3-30
Am25LS/54LS/74LS139 ..... 3-34
Am25LS/54LS/74LS148 ..... 3-39
Am25LS/54LS/74LS151/251 ..... 3-44
Am25LS/54LS/74LS153/253 ..... 3-50
Am25LS/54LS/74LS157/158 ..... 3-55
Am25LS/54LS/74LS160A/161A/162A/163A ..... 3-59
Am25LS/54LS/74LS164 ..... 3-64
Am25LS/54LS/74LS168A/169A ..... 3-69
Am25LS/54LS/74LS174/175 ..... 3-81
Am25LS/54LS/74LS181 ..... 3-85
Am25LS/54LS/74LS190/191 ..... 3-93
Am25LS/54LS/74LS192/193 ..... 3-99
Am25LS/54LS/74LS194A/195A ..... 3-105
Am25LS/54LS/74LS240 ..... 3-110
Am25LS/54LS/74LS241/244 ..... 3-114
Am25LS/54LS/74LS242/243 ..... 3-118
Am54LS/74LS245 ..... 3-123
Am25LS/54LS/74LS251 ..... 3-124
Am25LS/54LS/74LS253 ..... 3-125
Am25LS/54LS/74LS257/258 ..... 3-126
Am25LS/54LS/74LS273B ..... 3-131
Am25LS/54LS/74LS281 ..... 3-136
Am25LS/54LS/74LS299 ..... 3-145
Am25LS/54LS/74LS322 ..... 3-151
Am25LS/54LS/74LS323 ..... 3-152
Am54LS/74LS348 ..... 3-153
Am25LS/54LS/74LS373/533 ..... 3-154
Am25LS/54LS/74LS374/534 ..... 3-158
Am25LS/54LS/74LS377B ..... 3-163
Am25LS/54LS/74LS378/379 ..... 3-168
Am25LS/54LS/74LS381/Am25LS2517 ..... 3-173
Am25LS/54LS/74LS384 ..... 3-187
Am25LS/54LS/74LS385 ..... 3-188
Am25LS/54LS/74LS388 ..... 3-189
Am25LS/54LS/74LS399 ..... 3-190
Am54LS/74LS424 ..... 3-195
Am54LS/74LS568/569 ..... 3-196
Am54LS/74LS670 ..... 3-198
Am25LS2513 ..... 3-199
Am25LS2516 ..... 3-205
Am25LS2517 ..... 3-216
Am25LS2518 ..... 3-217
Am25LS2519 ..... 3-222
Am25LS2520 ..... 3-227
Am25LS2521 ..... 3-232
Am25LS2524 ..... 3-236
Am25LS2525 ..... 3-237
Am25LS2535 ..... 3-238
Am25LS2536 ..... 3-239
Am25LS2537 ..... 3-247
Am25LS2538 ..... 3-252
Am25LS2539 ..... 3-257
Am25LS2568/69 ..... 3-262
Am26LS29/30 ..... 3-268
Am26LS31 ..... 3-274
Am26LS32/33 ..... 3-278
Am2905 ..... 3-295
Am2906 ..... 3-301
Am2907 ..... 3-307
Am2915A ..... 3-313
Am2916A ..... 3-319
Am2917A ..... 3-325
APPLICATION NOTES
Understanding the Am25LS2517 and the Am25LS381 ..... 3-181
The Am25LS2516 LSI
Multiplier/Accumulator ..... 3-211
Use of the Am26LS29, 30, 31 and 32 Quad Driver/Receiver Family in EIAR5-422 and 423 Applications ..... 3-283

## DEFINITION OF A.C. SWITCHING TERMS

(All switching times are measured at the 1.3 V logic level unless otherwise noted.)
$f_{\text {MAX }}$ The highest operating clock frequency.
${ }^{\mathbf{t}} \mathrm{PLH}$ The propagation delay time from an input change to an output LOW-to-HIGH transition.
$t_{\text {PHL }}$ The propagation delay time from an input change to an output HIGH-to-LOW transition.
tPW Pulse width. The time between the leading and trailing edges of a pulse.
$t_{r}$ Rise time. The time required for a signal to change from $10 \%$ to $90 \%$ of its measured values.
$\boldsymbol{t}_{\boldsymbol{f}}$ Fall time. The time required for a signal to change from $90 \%$ to $10 \%$ of its measured values.
$t_{s}$ Set-up time. The time interval for which a signal must be applied and maintained at one input terminal before an active transition occurs at another input terminal.
$t_{h}$ Hold time. The time interval for which a signal must be retained at one input after an active transition occurs at another input terminal.
$\mathbf{t}_{\mathrm{R}}$ Release time. The time interval for which a signal may be indeterminant at one input terminal before an active transition occurs at another input terminal. (The release time falls within the set-up time interval and is specified by some manufacturers as a negative hold time).
$\mathbf{t}_{\mathrm{HZ}} \mathrm{HIGH}$ to disable. The delay time from a control input change to the three-state output HIGH-level to high-impedance transition (measured at 0.5 V change).
$\mathbf{t}$ LZ LOW to disable. The delay time from a control input change to the three-state output LOW-level to high-impedance transition (measured at 0.5 V change).
t ZH Enable HIGH. The delay time from a control input change to the three-state output high-impedance to HIGH -level transition.
tZL Enable LOW. The delay time from a control input change to the three-state output high-impedance to LOW-level transition.

## DEFINITION OF D.C. TERMS

H HIGH, applying to a HIGH voltage level.
L LOW, applying to a LOW voltage level.
1 Input.
O Output.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
$I_{\text {IL }}$ LOW-level input current with a specified LOW-level voltage applied.
$I_{I H} \quad$ HIGH-level input current with a specified HIGH-level voltage applied.
IOL LOW-level output current.
$\mathrm{I}_{\mathrm{OH}}$ HIGH-level output current.
$I_{\text {SC }}$ Output short-circuit source current.
$I_{C C}$ The supply current drawn by the device from the $V_{C C}$ power supply.
$V_{\text {IL }}$ Logic LOW input voltage.
$\mathrm{V}_{\mathrm{IH}}$ Logic HIGH input voltage.
$V_{O L}$ LOW-level output voltage with $I_{\mathrm{OL}}$ applied.
$\mathrm{V}_{\mathrm{OH}}$ HIGH-level output voltage with $\mathrm{I}_{\mathrm{OH}}$ applied.

## LOW-POWER SCHOTTKY PARAMETER MEASUREMENTS

LOAD TEST CIRCUIT FOR THREE-STATE OUTPUTS


Note: For standard totem - pole outputs, remove $R_{1} ; S_{1}$ and $S_{2}$ closed.
SET-UP, HOLD, AND RELEASE TIMES


Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.
2. Cross hatched area is don't care condition.

PROPAGATION DELAY


PULSE WIDTH


## ENABLE AND DISABLE TIMES



Notes: 1. Diagram shown for Input Control Enable-LOW and Input Control Disable-HIGH.
2. $S_{1}$ and $S_{2}$ of Load Circuit are closed except where shown.

Note: 1. Pulse Generator for All Pulses: Rate $\leqslant 1.0 \mathrm{MHz} ; Z_{0}=50 \Omega$; $\mathrm{t}_{\mathrm{r}} \leqslant 15 \mathrm{~ns} ; \mathrm{t}_{\mathrm{f}} \leqslant 6 \mathrm{~ns}$.

## Am25LS07•Am25LS08

## Hex/Quad Parallel D Registers With Register Enable

## DISTINCTIVE CHARACTERISTICS

- 4-bit and 6-bit parallel registers
- Common Clock and Common Enable
- Positive edge triggered D flip flops
- Am25LS d.c. parameters including: $\mathrm{V}_{\mathrm{OL}}=0.45 \mathrm{~V}$ at $\mathrm{I} \mathrm{OL}=8 \mathrm{~mA}$
Fan-out over military range $=22$
$440 \mu \mathrm{~A}$ source current
- Second sourced by TI as 54LS/74LS378 and 379
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am25LS07 is a 6 -bit Low Power Schottky register with a buffered common register enable. The Am25LS08 is a 4 -bit register with a buffered common register enable. The devices are similar to the Am54LS/74LS174 and Am54LS/ 74LS175 but feature the common register enable rather than common clear.

Both registers will find application in digital systems where information is associated with a logic gating signal. When the enable is LOW, data on the $D$ inputs is stored in the register on the positive going edge of the clock pulse. When the enable is HIGH, the register will not change state regardless of the clock or data input transitions.

## LOGIC DIAGRAMS

Am25LS07


Am25LS08


CONNECTION DIAGRAMS
Top Views

Am25LS07


Am25LS08


Note: Pin 1 is marked for orientation

## LOGIC SYMBOLS

Am25LS07

$V_{C C}=\operatorname{Pin} 16$
GND $=\operatorname{Pin} 8$

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

| $C^{\prime} M^{\prime} \mathrm{L}$ | $\mathrm{T}_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\mathrm{V}_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | (MIN. $=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V})$ |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ | (MIN. $=4.50 \mathrm{~V}$ | MAX. $=5.50 \mathrm{~V})$ |

DC CHARACTERISTICS OVER OPERATING RANGE
Typ.

| Parameters | Description | Test Conditions (Note 1) |  | Min. | (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{IOH}_{\mathrm{OH}}=-440 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | COM'L | 2.7 | 3.4 |  | Volts |
|  |  |  | MIL | 2.5 | 3.4 |  |  |
| $\mathrm{v}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}^{\mathrm{OL}}=4 \mathrm{~mA}$ |  |  | 0.4 | Volts |
|  |  |  | $\mathrm{I} \mathrm{OL}=8 \mathrm{~mA}$ |  |  | 0.45 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input Low Level | Guaranteed input logical LOW voltage for all inputs | COM'L |  |  | 0.8 | Volts |
|  |  |  | MIL |  |  | 0.7 |  |
| $V_{1}$ | Input Clamp Voltage | $V_{C C}=$ MIN., IIN $=-18 \mathrm{~mA}$ |  |  |  | -1.5 | Volts |
| ILL | Input LOW Current | $V_{C C}=M A X ., V_{1 N}=0.4 V$ | Clock, E |  |  | -0.36 | mA |
|  |  |  | Others |  |  | -0.24 |  |
| 1 H | Input HIGH Current | $V_{C C}=M A X ., V_{\text {IN }}=2.7 \mathrm{~V}$ | Clock, E |  |  | 20 | $\mu \mathrm{A}$ |
|  |  |  | Others |  |  | 14 |  |
| 1 | Input HIGH Current | $V_{C C}=$ MAX., $V_{\text {IN }}=7.0 \mathrm{~V}$ |  |  |  | 0.1 | mA |
| ${ }^{\text {ISC }}$ | Output Short Circuit Current (Note 3) | $V_{C C}=$ MAX . |  | -15 |  | -85 | mA |
| ${ }^{\prime} \mathrm{CC}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ MAX. (Note 4) | LS07 |  | 16 | 22 | mA |
|  |  |  | LS08 |  | 11 | 18 |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
4. Outputs open; enable grounded; data inputs at 4.5 V , measured after a momentary ground, then 4.5 V applied to the clock input.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

## SWITCHING CHARACTERISTICS

$\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{C}}=5.0 \mathrm{~V}\right.$ )

| Parameters | Description | Min. | Typ. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Clock to Output |  | 13 | 20 | ns | $\begin{aligned} & C_{L}=15 \mathrm{pF} \\ & R_{L}=2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }_{\text {tPHL}}$ | Clock to Output |  | 13 | 20 | ns |  |
| ${ }^{\text {tpw }}$ | Clock Pulse Width | 17 |  |  | ns |  |
| $\mathrm{t}_{\text {s }}$ | Data | 20 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{s}}$ | Enable | 30 |  |  | ns |  |
| $t_{\text {h }}$ | Data | 5.0 |  |  | ns |  |
| $t_{h}$ | Enable | 5.0 |  |  | ns |  |
| $f_{\text {max }}$ (Note 1) | Maximum Clock Frequency | 40 | 65 |  | MHz |  |

Note 1. Per industry convention, $f_{\max }$ is the worst case value of the maximum device operating frequency with no constraints on $t_{r}, t_{f}$, pulse width or duty cycle.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE*

| Parameters | Description | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$ |  | $\mathrm{V}_{\text {CC }}=5.0 \mathrm{~V} \pm 10 \%$ |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |  |
| $t_{\text {PLH }}$ | Clock to Output |  | 30 |  | 35 | ns | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| $t_{\text {PHL }}$ | Clock to Output |  | 30 |  | 35 | ns |  |
| $t_{\text {pw }}$ | Clock Pulse Width | 26 |  | 30 |  | ns |  |
| $\mathrm{t}_{\text {s }}$ | Data | 30 |  | 35 |  | ns |  |
| $t_{s}$ | Enable | 43 |  | 50 |  | ns |  |
| $t_{\text {h }}$ | Data | 11 |  | 12 |  | ns |  |
| $t_{\text {h }}$ | Enable | 11 |  | 12 |  | ns |  |
| $f_{\text {max }}($ Note 1) | Maximum Clock Frequency | 30 |  | 25 |  | MHz |  |

*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

## DEFINITION OF FUNCTIONAL TERMS

$\mathbf{D}_{\mathbf{i}}$ The D flip-flop data inputs.
$\bar{E}$ Enable. When the enable is LOW, data on the $D_{i}$ inputs is transferred to the $\mathrm{Q}_{\mathrm{i}}$ outputs on the LOW-to-HIGH clock transition. When the enable is HIGH , the $\mathrm{O}_{\mathrm{i}}$ outputs do not change regardless of the data or clock input transitions.
CP Clock Pulse for the register. Enters data on the LOW-toHIGH transition.
$\mathbf{Q}_{\mathbf{i}}$ The TRUE register outputs.
$\overline{\mathbf{Q}}_{\mathbf{i}}$ The complement register outputs

## FUNCTION TABLE

| Inputs |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathbf{E}}$ | $\mathbf{D}_{\mathbf{i}}$ | $\mathbf{C P}$ | $\mathbf{Q}_{\mathbf{i}}$ | $\overline{\mathbf{Q}}_{\mathbf{i}}$ |  |
| $\mathbf{H}$ | X | X | NC | NC |  |
| L | X | H | NC | NC |  |
| L | X | L | NC | NC |  |
| L | L | $\uparrow$ | L | H |  |
| L | H | $\uparrow$ | H | L |  |

$\mathrm{H}=\mathrm{HIGH}$
NC = No Change
L = LOW $X=$ Don't Care
$\uparrow=$ LOW-to-HIGH Transition
$\overline{\mathrm{O}}_{\mathrm{i}}$ on Am25LS08 Only

## LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



## APPLICATION



Selective Register Loading of Data on Synchronous Clock.

Metallization and Pad Layout

Am25LS07


Am25LS08


## Am25LS09

## Quad Two-Input, High-Speed Register

## DISTINCTIVE CHARACTERISTICS

- 4-bit register accepts data from one-of-two 4-bit input fields
- Edge triggered clock action
- Second sourced by T.I. as 54LS/74LS399
- Am25LS d.c. parameters including:
$-V_{O L}=0.45 \mathrm{~V}$ at $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$
- Fan-out over military range $=22$
$-440 \mu \mathrm{~A}$ source current
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am25LS09 is a dual port four-bit register using advanced Low Power Schottky technology to reduce the effect of transistor storage time. The register consists of four D flip-flops with a buffered common clock, and a twoinput multiplexer at the input of each flip-flop. A common select line, S, controls the four multiplexers. Data on the four inputs selected by the $S$ line is stored in the four flipflops at the clock LOW-to-HIGH transition. When the S input is LOW, the $D_{i A}$ input data will be stored in the register. When the $S$ input is HIGH , the $\mathrm{D}_{\mathrm{iB}}$ input data will be stored in the register.


CONNECTION DIAGRAM
Top View


Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL


$V_{C C}=P$ in 16
$G N D=P$ in 8

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:
COM'L $\quad T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
MIL
$T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 V \pm 5 \%$
$(\mathrm{MIN} .=4.75 \mathrm{~V} \quad \mathrm{MAX} .=5.25 \mathrm{~V})$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
$(\mathrm{MIN} .=4.50 \mathrm{~V}$ MAX. $=5.50 \mathrm{~V})$
.
DC CHARACTERISTICS OVER OPERATING RANGE

| Parameters | Description | Test Conditions (Note 1) |  | Min. | Typ. (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{IOH}=-440 \mu \mathrm{~A}$ | COM'L | 2.7 | 3.4 |  | Volts |
|  |  | $V_{\text {IN }}=V_{\text {IH }}$ or $V_{\text {IL }}$ | MIL | 2.5 | 3.4 |  |  |
| $\mathrm{v}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} . \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}^{\mathrm{OL}}=4 \mathrm{~mA}$ |  |  | 0.4 | Volts |
|  |  |  | $\mathrm{I}^{\text {OL }}=8 \mathrm{~mA}$ |  |  | 0.45 |  |
| $\mathrm{V}_{\mathbf{I H}}$ | Input HIGH Level | Guaranteed input.logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
|  | Input LOW Level | Guaranteed input logical LOW voltage for all inputs | MIL |  |  | 0.7 | Volts |
| $\mathrm{V}_{\mathrm{IL}}$. |  |  | COM'L |  |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input Clamp Voltage | $V_{C C}=$ MIN., $I_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  | -1.5 | Volts |
|  | Input Low Current | $V_{C C}=$ MAX., $V_{\text {IN }}=0.4 \mathrm{~V}$ | Clock, S |  |  | -0.36 | mA |
| IIL |  |  | Others |  |  | -0.24 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ | Clock, S |  |  | 20 | $\mu \mathrm{A}$ |
| IIH | Input HIGH Current |  | Others |  |  | 14 |  |
| 1 | Input HIGH Current | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |  |  |  | 0.1 | mA |
| Isc | Output Short Circuit Current (Note 3) | $\mathrm{V}_{C C}=\mathrm{MAX}$. |  | -15 |  | -85 | mA |
| ${ }^{\text {ICC }}$ | Power Supply Current | $\mathrm{V}_{\text {CC }}=$ MAX. ( Note 4) |  |  | 11 | 18 | mA |

Notes: 1. For conditions shown as MIN. or MAX. use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. Measured with Select and Clock inputs at 4.5 V ; all data inputs at 0 V ; all outputs open.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for High Oütput State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

## SWITCHING CHARACTERISTICS

$\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5.0 \mathrm{~V}\right.$ )

| Parameters | Description | Min. | Typ. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Clock to Q HIGH |  | . 13 | 20 | ns | $\begin{aligned} & C_{L}=15 \mathrm{pF} \\ & R_{\mathrm{L}}=2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }_{\text {tPHL }}$ | Clock to Q LOW |  | 13 | 20 | ns |  |
| $t_{\text {pw }}$ | Clock Pulse Width | 17 |  |  | ns |  |
| $\mathrm{t}_{\text {s }}$ | Data Set-up Time | 20 |  |  | ns |  |
| $\mathrm{t}_{\text {s }}$ | Select Input Set-up Time | 30 |  |  | ns |  |
| $t_{\text {h }}$ | Data Hold Time | 5 |  |  | ns |  |
| $t_{\text {h }}$ | Select Input Hold Time | 0 |  |  | ns |  |
| $f_{\text {max }}$ (Note 1) | Maximum Clock Frequency | 40 |  |  | MHz |  |

[^2]Am25LS09
SWITCHING CHARACTERISTICS OVER OPERATING RANGE*

| Parameters | Description | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \end{aligned}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \end{gathered}$ |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |  |
| $\mathbf{t}_{\text {PLH }}$ | Clock to Q HIGH |  | 30 |  | 35 | ns | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega \end{gathered}$ |
| $t_{\text {PHL }}$ | Clock to Q LOW |  | 30 |  | 35 | ns |  |
| $\mathrm{t}_{\mathrm{pw}}$ | Clock Pulse Width | 26 |  | 30 |  | ns |  |
| $t_{\text {s }}$ | Data Set-up Time | 30 |  | 35 |  | ns |  |
| $\mathrm{t}_{\text {s }}$ | Select Input Set-up Time | 43 |  | 50 |  | ns |  |
| $t_{\text {h }}$ | Data Hold Time | 11 |  | 12 |  | ns |  |
| $t_{\text {h }}$ | Select Input Hold Time | 4 |  | 5 |  | ns |  |
| $\mathrm{f}_{\text {max }}$ (Note 1) | Maximum Clock Frequency | 30 |  | 25 |  | MHz |  |

*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

## DEFINITION OF FUNCTIONAL TERMS

$D_{0 A}, D_{1 A}, D_{2 A}, D_{3 A}$ The " $A$ " word into the two-input multiplexer of the $D$ flip-flops.
$\mathrm{D}_{0 \mathrm{~B}}, \mathrm{D}_{1 \mathrm{~B}}, \mathrm{D}_{2 \mathrm{~B}}, \mathrm{D}_{3 \mathrm{~B}}$ The "B" word into the two-input multiplexer of the $D$ flip-flops.
$\mathrm{Q}_{\mathbf{0}}, \mathbf{Q}_{1}, \mathbf{Q}_{2}, \mathrm{Q}_{3}$ The outputs of the four D-type flip-flops of the register.
S Select. When the select is LOW, the A word is applied to the $D$ inputs of the flip-flops. When the select is HIGH the B word is applied to the D inputs of the flip-flops.
CP Clock Pulse. Clock pulse for the register. Enters data on the LOW-to-HIGH transition of the clock line.

## FUNCTION TABLE

| SELECT <br> S | CLOCK <br> CP | DATA <br> $\mathrm{D}_{\mathrm{iA}}$ | INPUTS <br> $\mathrm{D}_{\mathrm{iB}}$ | OUTPUT <br> $\mathbf{o}_{\mathrm{i}}$ |
| :---: | :---: | :---: | :---: | :---: |
| L | $\uparrow$ | L | X | L |
| L | $\uparrow$ | H | X | H |
| $H$ | $\uparrow$ | X | L | L |
| $H$ | $\uparrow$ | X | H | H |

$H=H I G H$ Voltage Level
L. $=$ LOW Voltage Level
$X=$ Don't Care $\quad i=0,1,2$, or 3
$\uparrow=$ LOW-to-HIGH Transition

Am25LS • Am54LS/74LS
LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS


Note: Actual current flow direction shown

APPLICATIONS


Am25LS09 used in $258 \times 4$ memory system with load/recirculate control, and $1 \times 4$ static test capability for the system. MOS interface is one load at each end. This circuit is especially useful in digital filtering where special algorithms require a static single step operation for testing purposes.


Am25LS09 used to store a word from either data bus A or data bus B.


## Am25LS14

## 8-Bit Serial/Parallel Two's Complement Multiplier

## DISTINCTIVE CHARACTERISTICS

- Two's complement multiplication without correction
- Magnitude only multiplication
- Cascadable for any number of bits
- 8-bit parallel multiplicand data input
- 25 MHz minimum clock frequency
- Second sourced by T.I. as the SN54LS/74LS384
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am25LS14 is an 8 -bit by 1 -bit sequential logic element that performs digital multiplication of two numbers represented in two's complement form to produce a two's complement product without correction by using Booth's algorithm internally. The device accepts an 8 -bit multiplicand ( $X$ input) and stores this data in eight internal latches. The $X$ latches are controlled via the clear input. When the clear input is LOW, all internal flip-flops are cleared and the $X$ latches are opened to accept new multiplicand data. When the clear input is HIGH, the latches are closed and are insensitive to $X$ input changes.
The multiplier word data is passed by the Y input in a serial bit stream - least significant bit first. The product is clocked out the S output least significant bit first.

The multiplication of an m-bit multiplicand by an $n$-bit multiplier results in an $m+n$ bit product. The Am25LS14 must be clocked for $m+n$ clock cycles to produce this two's complement product. Likewise, the n-bit multiplier ( $Y$-input) sign bit data must be extended for the remaining m -bits to complete the multiplication cycle.
The device also contains a $K$ input so that devices can be cascaded for longer length $X$ words. The sum (S) output of one device is connected to the $K$ input of the succeeding device when cascading. Likewise, a mode input ( $M$ ) is used to indicate which device contains the most significant bit. The mode input is wired HIGH or LOW depending on the position of the 8 -bit slice in the total X word length.

LOGIC DIAGRAM


CONNECTION DIAGRAM
Top View


Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL


$V_{C C}=P$ in 16
$G N D=P$ in 8

## ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

Am25LS14×C Am25LS14×M
$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%\left(C O M^{\prime} L\right)$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%(\mathrm{MIL})$

MIN. $=4.75 \mathrm{~V}$
MIN. $=4.5 \mathrm{~V}$
MAX. $=5.25 \mathrm{~V}$
MAX. $=5.5 \mathrm{~V}$

| Parameters | Description | Test Conditions(Note 1) |  | Min. | Typ. (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O H}=-1.0 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | MIL | 2.5 | 3.4 |  | Volts |
|  |  |  | COM ${ }^{\text {L }}$ | 2.7 | 3.4 |  |  |
| $\mathrm{v}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | ${ }^{1} \mathrm{OL}=8.0 \mathrm{~mA}$ |  |  | 0.4 | Volts |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ |  |  | 0.45 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| $v_{\text {IL }}$ | Input Low Level | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| $v_{1}$ | Input Clamp Voltage | $V_{C C}=M I N ., I_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | Volts |
| IIL | Input LOW Current | $V_{C C}=M A X ., V_{1 N}=0.4 \mathrm{~V}$ | X, M |  |  | -0.48 | mA |
|  |  |  | K, ट्टLR |  |  | -1.2 |  |
|  |  |  | CP |  |  | -1.6 |  |
|  |  |  | Y |  |  | -3.2 |  |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{1 \mathrm{~N}}=2.7 \mathrm{~V}$ | X, M |  |  | 20 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{K}, \overline{\mathrm{CLR}}$ |  |  | 30 |  |
|  |  |  | CP |  |  | 40 |  |
|  |  |  | $Y$ |  |  | 80 |  |
| 1 | Input HIGH Current | $\mathrm{V}_{C C}=$ MAX., $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| ${ }^{\text {ISC }}$ | Output Short Circuit Current (Note 3) | $v_{C C}=$ MAX. |  | -15 |  | -85 | mA |
| ICC | Power Supply Current | $\mathrm{V}_{\text {cc }}=\mathrm{MAX}$. |  |  | 91 | 155 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Duration of the short circuit test should not exceed one second.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

Am25LS14

## SWITCHING CHARACTERISTICS

$\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\right.$ )

| Parameters | Description | Min. | Typ. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Clock to Output |  | 13 | 20 | ns | $\begin{aligned} C_{L} & =15 \mathrm{pF} \\ R_{L} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }_{\text {tPHL }}$ |  |  | 13 | 20 |  |  |
| $t_{\text {P }}$ | Clear to Output |  | 17 | 25 | ns |  |
| $\mathrm{t}_{5}$ | Y to Clock | 32 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{h}}$ |  | 0 |  |  |  |  |
| $t_{s}$ | K to Clock | 18 |  |  | ns |  |
| $t_{\text {h }}$ |  | 0 |  |  |  |  |
| $\mathrm{t}_{\text {s }}$ | $X_{i}$ to Clear | 13 |  |  | ns |  |
| $t_{\text {h }}$ |  | 0 |  |  |  |  |
| $t_{\text {pw }}$ | Clock (HIGH) | 15 |  |  | ns |  |
|  | Clock (LOW) | 15 |  |  |  |  |
| $\mathrm{t}_{\text {pw }}$ | Clear Pulse Width | 20 |  |  | ns |  |
| $\mathrm{t}_{5}$ | Clear Recovery Time (Inactive State) | 18 |  |  | ns |  |
| $f_{\text {max }}$ (Note 1) | Maximum Clock Frequency | 25 | 30 |  | MHz |  |

Note 1. Per industry convention, $f_{m a x}$ is the worst case value of the maximum device operating frequency with no constraints on $t_{r}, t_{f}$, pulse width or duty cycle.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE*

|  |  | $\begin{aligned} & \mathrm{T}_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \end{aligned}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \end{gathered}$ |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description | Min. | Max. | Min. | Max. |  |  |
| tPLH | Clock to Output |  | 24 |  | 27 | ns | $\begin{aligned} C_{L} & =50 \mathrm{pF} \\ R_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }_{\text {tPHL }}$ |  |  | 27 |  | 30 |  |  |
| ${ }_{\text {tPHL }}$ | Clear to Output |  | 33 |  | 37 | ns |  |
| $\mathrm{t}_{5}$ | Y to Clock | 38 |  | 45 |  | ns |  |
| $t_{\text {h }}$ |  | 0 |  | 0 |  |  |  |
| $\mathrm{t}_{5}$ | K to Clock | 24 |  | 30 |  | ns |  |
| $t_{\text {h }}$ |  | 0 |  | 0 |  |  |  |
| $\mathrm{t}_{5}$ | $\mathrm{X}_{\mathrm{i}}$ to Clear | 19 |  | 23 |  | ns |  |
| $t_{\text {h }}$ |  | 0 |  | 0 |  |  |  |
| $t_{\text {pw }}$ | Clock (HIGH) | 18 |  | 22 |  | ns |  |
|  | Clock (LOW) | 18 |  | 22 |  |  |  |
| ${ }_{\text {tpw }}$ | Clear Pulse Width | 33 |  | 38 |  | ns |  |
| $\mathrm{t}_{\mathrm{s}}$ | Clear Recovery Time (Inactive State) | 20 |  | 30 |  | ns |  |
| $\mathrm{f}_{\text {max }}($ Note 1) | Maximum Clock Frequency | 20 |  | 15 |  | MHz |  |

[^3]
## DEFINITION OF FUNCTIONAL TERMS

$\mathbf{X}_{0}, \mathbf{X}_{1}, \mathbf{X}_{2}, \mathbf{X}_{3}, \mathbf{X}_{4}, \mathbf{X}_{5}, \mathbf{X}_{6}, X_{7}$ The eight data inputs for the multiplicand ( $X$ ) data.
$Y$ The serial input for the multiplier $(Y)$ data-least significant bit first.
$S$ The serial output for the product of $X \bullet Y$-least significant bit first.
CP Clock. The buffered common clock input for the serial/ parallel multiplier. All functions occur on the LOW-to-HIGH transition of the clock.
CLR Clear. The buffered common clear for all flip-flops within the device. When the clear is LOW all flip-flops are cleared. Also the buffered X -input latch enable. When the clear input is LOW, the $X$ latches will accept new $X$-input data.
K The sum expansion input to the serial/parallel multiplier. Allows for cascading devices.
$M$ The mode control input for the most significant bit of the multiplier. It is used in conjunction with cascading to determine the most significant bit.

## INPUT/OUTPUT CURRENT

 INTERFACE CONDITIONS

Note: Actual current flow direction shown.

FUNCTION TABLE

| INPUTS |  |  |  |  | INTERNAL | OUTPUT |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| CLR | CP | K | M | $\mathbf{X}_{\mathbf{i}}$ | Y | Y-1 |  |  |
| - | - | L | L | - | - | - | - | Most Significant Multiplier Device |
| - | - | CS | H | - | - | - | - | Devices Cascaded in Multiplier String |
| L | - | - | - | OP | - | L | L | Load New Multiplicand and Clear Internal Sum and Carry Registers |
| H | - | - | - | - | - | - | - | Device Enabled |
| H | $\uparrow$ | - | - | - | L | L | AR | Shift Sum Register |
| H | $\uparrow$ | - | - | - | L | H | AR | Add Multiplicand to Sum Register and Shift |
| H | $\uparrow$ | - | - | - | H | L | AR | Subtract Multiplicand from Sum Register and Shift |
| H | $\uparrow$ | - | - | - | H | H | AR | Shift Sum Register |

$H=H I G H$
$L=$ LOW
$\uparrow=$ LOW-to-HIGH transition
$C S=$ Connected to $S$ output of higher order device
$O P=X_{i}$ latches open for new data $(i=0,7)$
$A R=$ Output as required per Booth's algorithm

## Metallization and Pad Layout



## ORDERING INFORMATION

| Package <br> Type | Temperature <br> Range | Order <br> Number |
| :---: | :---: | :---: |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25LS14PC |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25LS14DC |
| Dice | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25LS14XC |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25LS14DM |
| Hermetic Flat Pak | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25LS14FM |
| Dice | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25LS14XM |

## APPLICATIONS

See also Digital Signal Processing Applications Section for more information.


Basic 24-Bit Serial/Parallel Connection


8-Bit by 8-Bit Multiplier, Bus Organized, with 8-Bit Truncated Product

# Am25LS15 <br> Quad Serial Adder/Subtractor 

## DISTINCTIVE CHARACTERISTICS

- Four independent adder/subtractors
- Use with two's complement arithmetic
- Magnitude only addition/subtraction
- Second sourced by T.I. as Am54LS/74LS385
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am25LS15 is a serial two's complement adder/subtractor designed for use in association with the Am25LS14 serial/ parallel two's complement multiplier. This device can also be used for magnitude only or one's complement addition or subtraction.
Four independent adder/subtractors are provided with common clock and clear inputs. The add function is A plus B and the subtract function is $A$ minus $B$. The clear function sets the internal carry function to logic zero in the add mode and to logic one in subtract mode. This least significant carry is self propagating in the subtract mode as long as zeroes are applied to the A and B inputs at the LSB's. All internal flip-flops change state on the LOW-to-HIGH clock transition.
The Am25LS15 is particularly useful for recursive or nonrecursive digital filtering or butterfly networks in Fast Fourier Transforms.

LOGIC DIAGRAM
(One of Four Similar Functions)


Am25LS15

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

| COM'L | $\mathrm{T}_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$ | $(\mathrm{MIN} .=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V})$ |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $\mathrm{T}_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ | $(\mathrm{MIN} .=4.50 \mathrm{~V}$ | MAX. $=5.50 \mathrm{~V})$ |

DC CHARACTERISTICS OVER OPERATING RANGE

| Parameters | Description | Test Conditions (Note 1) |  | Min. | (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-440 \mu \mathrm{~A}$ | MIL | 2.5 |  |  | Volts |
|  |  | $V_{\text {IN }}=V_{\text {IH }}$ or $V_{\text {IL }}$ | COM'L | 2.7 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $V_{C C}=$ MIN . | ${ }^{1} \mathrm{OL}=4.0 \mathrm{~mA}$ |  |  | 0.4 | Volts |
|  |  | $V_{\text {IN }}=V_{\text {IH }}$ or $V_{\text {IL }}$ | ${ }^{1} \mathrm{OL}=8.0 \mathrm{~mA}$ |  |  | 0.45 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs | MIL |  |  | 0.7 | Volts |
|  |  |  | COM'L |  |  | 0.8 |  |
| $v_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ MAX., $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  | -0.36 | $m A$ |
| ${ }^{1} \mathrm{IH}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  | 20 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |  |  |  | 0.1 | mA |
| Isc | Output Short Circuit Current (Note 3) | $V_{C C}=M A X$. |  | -15 |  | -85 | mA |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current (Note 4) | $V_{C C}=M A X$. |  |  | 48 | 75 | mA |

Notes: 1. For conditions shown as Min. or Max., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. All inputs HIGH, measured after a LOW-to-HIGH clock transition.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

## SWITCHING CHARACTERISTICS

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ )

| Parameters | Description |  | Min. | Typ. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}$ | Clock to Output |  |  | 14 | 22 | ns | $\begin{aligned} C_{L} & =15 p F \\ R_{L} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }_{\text {tPHL }}$ |  |  |  | 14 | 22 |  |  |
| ${ }_{\text {tPHL }}$ | Clear to Output |  |  | 20 | 30 | ns |  |
| $\mathrm{t}_{\mathrm{s}}$ | A, B, S |  | 10 |  |  | ns |  |
| $t_{\text {h }}$ |  |  | 0 |  |  |  |  |
| $\mathrm{t}_{\mathrm{s}}$ | Clear R |  | 25 |  |  | ns |  |
| $\mathrm{th}_{\mathrm{h}}$ | Clear H |  | 0 |  |  | ns |  |
|  | Clock | HIGH | 17 |  |  |  |  |
| ${ }_{\text {tpw }}$ | Clock | LOW | 17 |  |  | ns |  |
| ${ }^{\text {tpw }}$ | Clear L |  | 20 |  |  | ns |  |
| $f_{\text {max }}$ (Note 1) | Maxim | ck Frequency | 30 | 40 |  | MHz |  |

Note 1. Per industry convention, $f_{m a x}$ is the worst case value of the maximum device operating frequency with no constraints on the $t_{r}, t_{f}$, pulse width or duty cycle.

| SWITCHING CHARACTERISTICS OVER OPERATING RANGE* |  |  | Am25LS COM'L |  | Am25LS MIL |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters Description |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \end{gathered}$ |  |  |  |
|  |  |  | Min. | Max. | Min. | Max. |  |  |
| $t_{\text {PLH }}$ | Clock to Output |  |  | 33 |  | 38 | ns | $\begin{aligned} C_{L} & =50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }_{\text {t }}$ |  |  |  | 33 |  | 38 |  |  |
| $t_{\text {PHL }}$ | Clear to |  |  | 43 |  | 50 | ns |  |
| $\mathrm{t}_{\text {s }}$ | A, B, S |  | 17 |  | 20 |  | ns |  |
| $t_{h}$ |  |  | 4 |  | 5 |  |  |  |
| $t_{\text {s }}$ | Clear Recovery |  | 37 |  | 42 |  | ns |  |
| $t_{\text {h }}$ | Clear Hold Time |  | 4 |  | 5 |  | ns |  |
| $\mathrm{t}_{\mathrm{pw}}$ | Clock | HIGH | 26 |  | 30 |  | ns |  |
|  |  | LOW | 26 |  | 30 |  |  |  |
| $t_{\text {pw }}$ | Clear LOW |  | 30 |  | 35 |  | ns |  |
| $f_{\text {max }}$ (Note 1) | Maximum Clock Frequency |  | 23 |  | 20 |  | MHz |  |

*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

## DEFINITION OF FUNCTIONAL TERMS

| $A_{1}, A_{2}, A_{3}, A_{4}$ | The " A " input into each adder/subtractor |
| :---: | :---: |
| $B_{1}, B_{2}, B_{3}, B_{4}$ | The " B " input into each adder/subtractor |
| $S_{1}, S_{2}, S_{3}, S_{4}$ | The add subtract control for each adder/ subtractor. When $S$ is LOW, the $F$ function is $A+B$. When $S$ is HIGH, the $F$ function is $A-B$. |

$F_{1}, F_{2}, F_{3}, F_{4}$ The four independent serial outputs of the adder/subtractor.

CP Clock

CLR Clear

The clock input for the device. All internal flip-flops change state on the LOW-to-HIGH transition.
When the clear input is LOW, the four independent adder/subtractors are asynchronously reset. The sum flip-flop is always set to logic " 0 ". The carry flip-flop is set to logic " 0 " in the add mode and logic " 1 " in the subtract mode.

## Am25LS • Am54LS/74LS

 LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS
c = Data In the Carry Flip-Flop Before the Clock Transition
$\mathrm{C}_{1}=$ Data In the Carry Flip-Flop After the Clock
$\mathrm{X}=$ Don't Care
$\mathrm{NC}=$ No Change
$\mathrm{H}=\mathrm{HIGH}$
L = LOW
$\uparrow=$ LOW-to-HIGH Transition

## APPLICATIONS

The normal butterfly network associated with the CooleyTukey Fast Fourier Transform (FFT) algorithm is shown below. Here we assume $A, B, C, D$ and $W$ are all complex numbers such that:
$A=A_{R}+j A_{1}$
$B=B_{R}+j B_{I}$
$W=W_{R}+j W_{1}$
The outputs C and D are also complex numbers and are evaluated as:
$C=C_{R}+j C_{1}=\left(A_{R}+B_{R} W_{R}-B_{1} W_{1}\right)+j\left(A_{1}+B_{R} W_{1}+B_{1} W_{R}\right)$
$D=C_{R}+j D_{1}=\left(A_{R}-B_{R} W_{R}+B_{1} W_{1}\right)+j\left(A_{1}-B_{R} W_{1}-B_{1} W_{R}\right)$

FAST FOURIER TRANSFORM (FFT) BUTTERFLY

An FFT butterfly connection for complex arithmetic inputs and outputs.

## Functional Diagram <br> for FFT Butterfly Connection



The four multiplications can be implemented using four Am25LS14 serial-parallel multipliers (the appropriate number of bits must, of course, be used). The additions and the subtractions are implemented using the Am25LS15 quad serial adder/subtractors. This diagram depicts only the basic data flow; binary weighting of the numbers, rounding, truncation, etc. must be handled as required by the individual design parameters.
Also see Digital Signal Processing Applications section for more information.


Metallization and Pad Layout


DIE SIZE 0.095" $\times 0.095^{\prime \prime}$

# Am25LS22 <br> 8-Bit Serial/Parallel Register With Sign Extend 

## DISTINCTIVE CHARACTERISTICS

- Three-state outputs with multiplexed input
- Multiplexed serial data input
- Sign extend function
- Second sourced by T.I. as Am54LS/74LS322
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am25LS22 is an eight-bit serial/parallel register built using advanced Low-Power Schottky processing. The device features an eightbit parallel multiplexed input/output port to provide improved bit density in a 20 -pin package. Data may also be loaded into the device in a serial manner from either input $\mathrm{D}_{\mathrm{A}}$ or $\mathrm{D}_{\mathrm{B}}$. A serial output, $\mathrm{Q}_{\mathrm{O}}$, is also provided.
The Am25LS22 is specifically designed for operation with the Am25LS14 serial/parallel two's complement multiplier and provides the sign extend function required for this device.
When the Register Enable ( $\overline{R E}$ ) input is HIGH, the register will retain its current contents. Synchronous parallel loading is accomplished by applying a LOW to $\overline{R E}$ and applying a LOW to the Serial/Parallel (S/P) input. This places the three-state outputs in the high-impedance state independent of $\overline{\mathrm{OE}}$ and allows data that is applied on the input/output lines ( $\mathrm{DY}_{\mathrm{j}}$ ) to be clocked into the register. When the S/P input is HIGH, the device will shift right. The Sign Extend ( $\overline{\mathrm{SE}}$ ) input is used to repeat the sign in the $O_{7}$ flip-flop. This occurs whenever $\overline{S E}$ is LOW when the SHIFT mode is selected. When $\overline{\mathrm{SE}}$ is high, the serial two-input multiplexer is enabled. Thus, either $\mathrm{D}_{\mathrm{A}}$ or $\mathrm{D}_{\mathrm{B}}$ can be selected to load data serially. The register changes state on the LOW-to-HIGH transition of the clock. A clear input (CLR) is used to asynchronously reset all flipflops when a LOW is applied.

LOGIC DIAGRAM


Note: Pin 1 is marked for orientation.

$$
\begin{aligned}
V_{C C} & =\operatorname{Pin} 20 \\
G N D & =\operatorname{Pin} 10
\end{aligned}
$$

## Am25LS22

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

| COM'L | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$ | (MIN. $=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V}$ ) |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ | (MIN. $=4.50 \mathrm{~V}$ | MAX. $=5.50 \mathrm{~V}$ ) |

## DC CHARACTERISTICS OVER OPERATING RANGE

| Parameters | Description | Test Conditions (Note 1) |  |  |  | Min. | (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V \end{aligned}$ | $\mathrm{Q}_{0}, \mathrm{IOH}=-440 \mu \mathrm{~A}$ |  | MIL | 2.5 |  |  | Volts |
|  |  |  |  |  | COM'L | 2.7 |  |  |  |
|  |  |  | $\mathrm{DY}_{\mathrm{i}}, 1 \mathrm{OH}=-1.0 \mathrm{~mA}$ |  | MIL | 2.4 |  |  |  |
|  |  |  | $D Y_{i}, \mathrm{IOH}=-2.6 \mathrm{~mA}$ |  | COM'L | 2.4 |  |  |  |
| $\mathrm{v}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  | $\mathrm{I}^{\mathrm{OL}}=4.0 \mathrm{~mA}$ |  |  |  | 0.4 | Volts |
|  |  |  |  | IOL | $=8.0 \mathrm{~mA}$ |  |  | 0.45 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  | MIL |  |  | 0.7 | Volts |
|  |  |  |  |  | COM'L |  |  | 0.8 |  |
| $\mathrm{v}_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\text {CC }}=$ MIN., $\mathrm{I}^{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  |  | -1.5 | Volts |
| ILL | Input LOW Current | $V_{C C}=M A X ., V_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | $\overline{\text { SE }}$ |  |  | -1.08 | mA |
|  |  |  |  |  | s |  |  | -0.72 |  |
|  |  |  |  | Other |  |  |  | -0.36 |  |
| Ith | Input HIGH Current | $\begin{aligned} & V_{C C}=M A X ., V_{I N}=2.7 \mathrm{~V} \\ & \left(\text { Except } D Y_{i}\right) \end{aligned}$ |  | $\overline{\text { SE }}$ |  |  |  | 60 | $\mu \mathrm{A}$ |
|  |  |  |  |  | S |  |  | 40 |  |
|  |  |  |  |  | Others |  |  | 20 |  |
| 1 | Input HIGH Current | $\begin{aligned} & V_{C C}=M A X ., \\ & \left(\text { Except } D Y_{i}\right) \end{aligned}$ | $\mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ | $\overline{O E}, \mathrm{~S} / \mathrm{P}, \mathrm{RE}, \mathrm{CP}, \mathrm{CLR}$ |  |  |  | 0.1 | mA |
|  |  |  | $\mathrm{V}_{1 \mathrm{~N}}=5.5 \mathrm{~V}$ | $\overline{\text { SE }}$ |  |  |  | 0.3 |  |
|  |  |  |  | S |  |  |  | 0.2 |  |
|  |  |  |  | Others |  |  |  | 0.1 |  |
|  | Off State (High Impedance) Output Current ( $D Y_{i}$ ) | $\mathrm{V}_{C C}=\mathrm{MAX}$. |  |  | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
| 10 |  |  |  | $\mathrm{V}_{\mathrm{O}}=$ | 0.4 V |  |  | -100 |  |
| Isc | Output Short Circuit Current (Note 3) | $V_{C C}=$ MAX. |  |  |  | -15 |  | -85 | mA |
| ICC | Power Supply Current | $\mathrm{V}_{C C}=\mathrm{MAX}$. |  |  |  |  | 40 | 65 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to +V CC max |
| DC Input Voltage ( $\overline{\mathrm{OE}, \mathrm{S} / \mathrm{P}, ~ R E, ~ C P, ~ C L R) ~}$ | -0.5 V to +7.0 V |
| DC Input Voltage (Others) | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

SWITCHING CHARACTERISTICS $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\right)$

| Parameters |  | cription | Min. | Typ. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tpLH | Clock to DYi |  |  | 16.5 | 24 | ns | $\begin{aligned} R_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \\ \mathrm{C}_{\mathrm{L}} & =15 \mathrm{pF} \end{aligned}$ |
| tPHL |  |  |  | 18 | 26 |  |  |
| ${ }_{\text {tPHL }}$ | Clear to DY $i_{i}$ |  |  | 23 | 30 | ns |  |
| ${ }^{\text {tpLH }}$ | Clock to $\mathrm{Q}_{0}$ |  |  | 16.5 | 24 |  |  |
| ${ }^{\text {t }}$ PHL |  |  |  | 18 | 26 | ns |  |
| tPHL | Clear to $Q_{0}$ |  |  | 23 | 30 |  |  |
| ${ }^{\mathrm{t}} \mathrm{ZH}$ | $\overline{O E}$ to $D Y_{i}$ |  |  | 13 | 21 |  |  |
| ${ }^{2} \mathrm{ZL}$ |  |  |  | 18 | 26 | ns |  |
| ${ }_{t} \mathrm{HZ}$ |  |  |  | 13 | 21 |  | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega \\ \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} \end{gathered}$ |
| ${ }^{1} \mathrm{LZ}$ |  |  |  | 18 | 26 |  |  |
| ${ }^{\text {t }} \mathrm{ZH}$ | SER/PAR to DY ${ }_{i}$ |  |  | 18 | 26 | ns | $\begin{gathered} R_{\mathrm{L}}=2.0 \mathrm{k} \Omega \\ C_{\mathrm{L}}=15 \mathrm{pF} \end{gathered}$ |
| ${ }^{\text {t }} \mathrm{LL}$ |  |  |  | 23 | 32 |  |  |
| ${ }^{\text {t }} \mathrm{HZ}$ |  |  |  | 18 | 26 |  | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega, \\ \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} \end{gathered}$ |
| ${ }_{t}$ |  |  |  | 23 | 32 |  |  |
| $\mathrm{t}_{\text {s }}$ | RE to Clock |  | 20 |  |  | ns | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega \\ \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{gathered}$ |
| $\mathrm{t}_{5}$ | SE to Clock |  | 10 |  |  |  |  |
| $t_{s}$ | $S$ to Clock |  | 15 |  |  |  |  |
| $\mathrm{t}_{5}$ | $\mathrm{D}_{\mathrm{A}}$ and $\mathrm{D}_{\mathrm{B}}$ to Clock |  | 15 |  |  |  |  |
| $t_{s}$ | $\text { DY }{ }_{i} \text { (Load) to Clock }$ |  | 15 |  |  |  |  |
| $t_{s}$ | Clear Recovery to Clock |  | 8.0 |  |  |  |  |
| $\mathrm{t}_{5}$ | S/P to Clock |  | 15 |  |  | ns |  |
| $t_{h}$ | Any In |  | 0 |  |  |  |  |
| $t_{h}$ | Clear Hold |  | 0 |  |  | ns |  |
| $t_{\text {pw }}$ | Clock | HIGH | 8.0 |  |  | ns |  |
|  |  | LOW | 8.0 |  |  |  |  |
| ${ }_{\text {t }}^{\text {pw }}$ | Clear |  | 20 |  |  | ns |  |
| $f_{\text {max }}$ (Note 1) | Maximum Clock Frequency |  | 35 | 50 |  | MHz |  |

Note 1. Per industry convention, $f_{\text {max }}$ is the worst case value of the maximum device operating frequency with no constraints on $t_{r}, t_{f}$, pulse width or duty cycle.

FUNCTION TABLE

| Mode | INPUTS |  |  |  |  |  |  | OUTPUTS |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Clear | Register Enable | Serial/ <br> Parallel | Sign Extend | Mux Select | OE* | Clock | DY7 | DY6 | DY5 | DY4 | DY3 | Dr 2 | DY1 | DY0 | $\mathrm{a}_{0}$ |
|  | L | X | X | X | X | L | X | L | L | L | L | L | L | L | L | L |
|  | L | X | X | X | X | H | X | z | z | z | z | z | z | z | z | L |
| Parallel Load | H | L | L | X | X | X | $\uparrow$ | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{0}$ |
| Shift Right | H |  | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ |  | L H | L | $\uparrow$ | $\begin{aligned} & \mathrm{D}_{\mathrm{A}} \\ & \mathrm{D}_{\mathrm{B}} \end{aligned}$ | $\begin{aligned} & Y_{7 n} \\ & Y_{7 n} \end{aligned}$ | $\begin{aligned} & Y_{6 n} \\ & Y_{6 n} \end{aligned}$ | $\begin{aligned} & Y_{5 n} \\ & Y_{5 n} \end{aligned}$ | $\begin{aligned} & Y_{4 n} \\ & Y_{4 n} \end{aligned}$ | $\begin{aligned} & Y_{3 n} \\ & Y_{3 n} \end{aligned}$ | $\begin{aligned} & Y_{2 n} \\ & Y_{2 n} \end{aligned}$ | $\begin{aligned} & Y_{1 n} \\ & Y_{1 n} \end{aligned}$ | $\begin{aligned} & Y_{1 n} \\ & Y_{1 n} \end{aligned}$ |
| Sign Extend | H | L | H | L | X | L | $\uparrow$ | $Y_{7 n}$ | $\mathrm{Y}_{7 n}$ | $Y_{6 n}$ | $\mathrm{Y}_{5 n}$ | $\mathrm{Y}_{4 \mathrm{n}}$ | $Y_{3 n}$ | $\mathrm{Y}_{2 n}$ | $Y_{1 n}$ | $Y_{1 n}$ |
| Hold | H | H | X | X | X | L | $\uparrow$ | NC | NC | NC | NC | NC | NC | NC | NC | NC |

$\mathrm{L}=$ LOW
$\uparrow=$ Clock LOW-to-HIGH Transition
$H=H I G H$
$X=$ Don't Care
$N C=$ No Change
$\mathbf{Z}=$ High-Impedance Output State
*When the OE input is HIGH, all input/output terminals are at the high-impedance state; sequential operation or clearing of the register is not affected.
$D_{7}, D_{6} \ldots D_{0}=$ the level of the steady-state input at the respective $D Y_{n}$ terminal is loaded into the flip-flop while the flip-flop outputs lexcept $\left.Q_{0}\right)$ are isolated from the $D Y_{n}$ terminal.
$D_{A}, D_{B}=$ the level of the steady-state inputs to the serial multiplexer input.
$Y_{7 n}, Y_{6 n} \ldots Y_{0 n}=$ the level of the respective $Q_{n}$ flip-flop prior to the last Clock LOW-to-HIGH transition.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE*

Parameters


* $A C$ performance over the operating temperature range is guaranteed by testing defined in Group $A$, Subgroup 9.


## DEFINITION OF FUNCTIONAL TERMS

DYi The multiplexed parallel input/output port to the device. Data may be parallel loaded into the register or data can be read in parallel from the register on these pins. These outputs can be forced to the high-impedance state, $\mathrm{i}=0$ through 7 .
$\mathbf{Q}_{0} \quad$ The continuous output from the $\mathrm{Q}_{0}$ flip-flop of the register. This output is used for serial shifting.
$\overline{\mathbf{R E}} \quad$ Register Enable. When $\overline{\mathrm{RE}}$ is LOW, the register functions are enabled. When $\overline{\mathrm{RE}}$ is HIGH, the register functions (parallel load, shift right and sign extend) are inhibited.
S/P Serial/Parallel. When S/P is LOW, the register can be synchronously parallel loaded. This input forces the register output buffers to the high-impedance state independent of the $\overline{\mathrm{OE}}$ input. When $\mathrm{S} / \mathrm{P}$ is HIGH, the register contents are shifted right on the clock LOW-to-HIGH transition.
$\overline{\mathbf{S E}} \quad$ Sign Extend. When the $\overline{\mathrm{SE}}$ input is LOW, the contents of the $\mathrm{Q}_{7}$ flip-flop will be repeated in the $\mathrm{O}_{7}$ flip-flop as the register is shifted right. When $\overline{\mathrm{SE}}$ is HIGH, the two-input multiplexer ( $D_{A}$ and $D_{B}$ ) is enabled to enter data during the serial shift right. The $\mathrm{O}_{7}$ flip-flop ( $\mathrm{DY}_{7}$ ) is normally considered the MSB of the register for arithmetic definitions.
$\mathrm{D}_{\mathbf{A}}, \mathrm{D}_{\mathbf{B}}$ The serial inputs to the device.

S Multiplexer Select. When S is LOW, the DA serial input is selected. When $S$ is HIGH, the $D_{B}$ serial input is selected.

CLR Clear. The asynchronous clear to the register. When the clear is LOW, the outputs of the flipflops are set LOW independent of all other inputs. When the clear is HIGH, the register will perform the selected function.

CP Clock. The clock pulse for the register. Register operations occur on the LOW-to-HIGH transition of the clock pulse.
$\overline{\mathrm{OE}} \quad$ Output Control. When the $\overline{\mathrm{OE}}$ input is HIGH, the eight $D Y_{i}$ outputs are in the high-impedance state. When $\overline{O E}$ is LOW, data in the eight flip-flops will be present at the register parallel outputs unless $S / P$ is LOW.

## CURRENT INTERFACE CONDITIONS

INPUT/OUTPUT

## APPLICATION



| SYSTEM OPERATION | $\begin{aligned} & \text { Am25LS22 } \\ & \text { UPPER BYTE } \end{aligned}$ |  |  |  | $\begin{gathered} \text { Am25LS22 } \\ \text { LOWER BYTE } \end{gathered}$ |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{SE}}$ | S/P | $\overline{\mathrm{RE}}$ | $\overline{O E}$ | $\overline{\text { SE }}$ | S/P | $\overline{\mathrm{RE}}$ | $\overline{O E}$ | Description |
| Load lower byte and extend lower byte sign to upper byte | H | H | L | X | X | L | L | X | Load from Bus |
|  | L | H | L | H | X | X | H | H | 7 clock cycles to extend sign |
| Load upper byte and extend upper byte sign while shifting value to lower byte position | X | L | L | X | X | X | X | X | Load from Bus |
|  | H | H | L | H | H | H | L | H | 8 clock cycles to extend upper byte sign and shift upper byte into lower byte position |
| Read 16-bit word to Bus | $x$ | X | X | L | X | $x$ | X | L | Unload |

Two Am25LS22 8-bit registers can be used to perform the sign extend associated with two's complement 8-bit bytes for arithmetic operations in a 16 -bit machine. If the upper byte value is to be used, it is shifted to the lower bit positions and its sign is extended. If the lower byte value is to be used, it is held in place while the sign is extended downward from the MSB position of the upper byte.

Metallization and Pad Layout


DIE SIZE $0.096^{\prime \prime} \times 0.112^{\prime \prime}$

## Am25LS23

## 8-Bit Shift/Storage Register with Synchronous Clear

## DISTINCTIVE CHARACTERISTICS

- Synchronous clear
- Three-state outputs
- Common input/output pins
- Cascadable shifting
- Second sourced by T.I. as 54LS/74LS323
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am25LS23 is an 8-bit universal shift/storage register with 3 -state outputs. The function is similar to the Am25LS299 with the exception of a synchronous clear function. Parallel load inputs and register outputs are multiplexed to allow the use of a 20 -pin package. Separate continuous outputs are also provided for flip-flops $\mathrm{Q}_{0}$ and $\mathrm{Q}_{7}$.
Four modes of operation are possible - Hold (store), Shiftleft, Shift-right and Load Data. The Am25LS23 has a typical shift frequency of 50 MHz . The Am25LS23 is packaged in a standard 20 -pin package.

## LOGIC DIAGRAM



CONNECTION DIAGRAM Top View


Note: Pin 1 is marked for orientation.

## Am25LS23

ELECTRICAL CHARACTERISTICS The following conditions apply unless otherwise specified:

| COM'L | $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | (MIN. $=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V})$ |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ | (MIN. $=4.50 \mathrm{~V}$ | MAX. $=5.50 \mathrm{~V}$ ) |

DC CHARACTERISTICS OVER OPERATING RANGE

| Parameters | Description |  | est Conditions | ote 1) |  | Min. | (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{gathered} \mathrm{V}_{C C}=M I N . \\ v_{I N}= \\ V_{I H} \text { or } \\ V_{O L} \end{gathered}$ | $\mathrm{a}_{0}, \mathrm{O}_{7} \quad 10$ | $\mathrm{I}^{\mathrm{OH}}=-440 \mu \mathrm{~A}$ | MIL | 2.5 |  |  | Volts |
|  |  |  |  |  | СОМ'L | 2.7 |  |  |  |
|  |  |  | $\mathrm{DY}_{0}-\mathrm{DY}_{7}$ | $\mathrm{MIL}, \mathrm{IOH}=-1.0 \mathrm{~mA}$ |  | 2.4 |  |  |  |
|  |  |  |  | COM $\mathrm{L}^{\prime}$, $\mathrm{OH}^{\prime}=-2.6 \mathrm{~mA}$ |  | 2.4 |  |  |  |
| $\mathrm{v}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  | $\mathrm{I}^{\mathrm{OL}}=$ | 4.0 mA |  | 0.25 | 0.4 | Volts |
|  |  |  |  | $\mathrm{IOL}=$ | 8.0 mA |  | 0.35 | 0.45 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | MIL |  |  |  | 0.7 | Volts |
|  |  |  |  | COM'L |  |  |  | 0.8 |  |
| $\mathrm{v}_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\text {CC }}=$ MIN., $\mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  |  | -1.5 | Volts |
| IIL | Input Low Current | $V_{C C}=$ MAX., $V_{I N}=0.4 \mathrm{~V}$ |  | $\mathrm{s}_{0}, \mathrm{~S}_{1}$ |  |  |  | -0.8 | mA |
|  |  |  |  | All others |  |  |  | -0.4 |  |
| ${ }_{1 / H}$ | Input HIGH Current | $V_{C C}=M A X ., V_{I N}=2.7 V$$\text { (Except } D Y_{i} \text { ) }$ |  | $\mathrm{S}_{0}, \mathrm{~S}_{1}$ |  |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  |  | All ot | hers |  |  | 20 |  |
| 1 | Input HIGH Current | $\begin{aligned} & V_{C C}=M A X ., \\ & \left(\text { Except } D Y_{i}\right) \end{aligned}$ | $\mathrm{V}_{1 \mathrm{~N}}=7 \mathrm{~V}$ | $\mathrm{s}_{0}, \mathrm{~s}_{1}$ |  |  |  | 0.2 | mA |
|  |  |  |  | $\overline{\mathrm{G}}_{1}, \overline{\mathrm{G}}_{2}, \mathrm{CLR}$Others |  |  |  | 0.1 |  |
|  |  |  | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  |  | 0.1 |  |
| Ioz | Off-State (High Impedance) Output Current | $v_{C C}=$ MAX . |  | $\mathrm{V}_{\mathrm{O}}=$ | 0.4 V |  |  | -100 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{v}_{\mathrm{O}}=$ | 2.4 V |  |  | 40 |  |
| Isc | Output Short Circuit Current (Note 3) | $V_{C C}=$ MAX |  |  |  | -15 |  | -85 | mA |
| ICC | Power Supply Current | $\mathrm{V}_{\text {CC }}=$ MAX. ( Note 4) |  |  |  |  | 38 | 60 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading
3. Not more than one output should be shorted at a time.
4. ICC - measured with clock input HIGH and output controls HIGH.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage $\left(\mathrm{S}_{0}, \mathrm{~S}_{1}, \overline{\mathrm{G}}_{1}, \overline{\mathrm{G}}_{2}, \mathrm{CLR}, \mathrm{CP}\right)$ | -0.5 V to +7.0 V |
| DC Input Voltage (Others) | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | -30 mA |
| DC Input Current | to +5.0 mA |

SWITCHING CHARACTERISTICS ( $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ )

| Parameters | Description | Min. | Typ. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Clock to $\mathrm{Q}_{0}$ or $\mathrm{Q}_{7}$ |  | 18 | 26 | ns | $\begin{aligned} C_{L} & =15 \mathrm{pF} \\ R_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }_{\text {tPHL }}$ |  |  | 23 | 28 |  |  |
| tPLH | Clock to DYi |  | 18 | 26 | ns |  |
| ${ }_{\text {tPHL }}$ |  |  | 21 | 28 |  |  |
| $\mathrm{t}_{\text {s }}$ | $\mathrm{S}_{1}, \mathrm{~S}_{0}$ Set-up Prior to Clock | 12 |  |  | ns |  |
| $t_{s}$ | DY ${ }_{\text {i }}$ or $\mathrm{S}_{\mathrm{R}}, \mathrm{S}_{\mathrm{L}}$ Set-up Prior to Clock | 12 |  |  | ns |  |
| ${ }_{\text {t }}$ PW | Pulse Width (Clock) | 15 |  |  | ns |  |
| $t_{s}$ | Clear to Clock | 15 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{ZH}}$ | $\mathrm{S}_{1}, \mathrm{~S}_{0}, \overline{\mathrm{G}}_{1}, \overline{\mathrm{G}}_{2}$ to DY |  | 18 | 30 | ns |  |
| ${ }_{\text {t }}^{\text {ZL }}$ |  |  | 20 | 30 | ns |  |
| ${ }_{\text {t }}$ L | $\mathrm{S}_{1}, \mathrm{~S}_{0}, \overline{\mathrm{G}}_{1}, \overline{\mathrm{G}}_{2}$, to $\mathrm{DY}_{i}$ |  | 22 | 33 | ns | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$ |
| ${ }^{\text {t }} \mathrm{HZ}$ |  |  | 16 | 23 | ns | $R_{L}=2.0 \mathrm{k} \Omega$ |
| $f_{\text {max }}$ | Maximum Clock Frequency (Note 1) | 35 | 50 |  | MHz |  |

Note 1. Per industry convention, $f_{\max }$ is the worst case value of the maximum device operating frequency with no constraints on $t_{r}, t_{f}$, pulse width or duty cycle.

Am25LS23
SWITCHING CHARACTERISTICS OVER OPERATING RANGE*

| Parameters | Description | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} \pm 5 \% \\ & \text { Min. } \quad \text { Max. } \end{aligned}$ |  | $\begin{array}{ll} \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} & \pm 10 \% \\ \text { Min. } & \text { Max. } \end{array}$ |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}$ | Clock to $\mathrm{Q}_{0}$ or $\mathrm{O}_{7}$ |  | 38 |  | 44 | ns | $\begin{aligned} C_{L} & =50 \mathrm{pF} \\ R_{L} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| $t_{\text {PHL }}$ |  |  | 40 |  | 47 |  |  |
| ${ }^{\text {P PLH }}$ | Clock to DY ${ }_{\text {i }}$ |  | 38 |  | 44 | ns |  |
| ${ }_{\text {t }}{ }_{\text {PHL }}$ |  |  | 40 |  | 47 |  |  |
| $t_{s}$ | $\mathrm{S}_{1}, \mathrm{~S}_{0}$ Set-up Prior to Clock | 20 |  | 23 |  | ns |  |
| $t_{\text {s }}$ | DY ${ }_{\text {i }}$ or $\mathrm{S}_{\mathrm{R}}, \mathrm{S}_{\mathrm{L}}$ Set-up Prior to Clock | 20 |  | 23 |  | ns |  |
| $t_{\text {pw }}$ | Pulse Width (Clock) | 24 |  | 27 |  | ns |  |
| $t_{\text {s }}$ | Clear to Clock | 24 |  | 27 |  | ns |  |
| $t_{\text {ZH }}$ | $\mathrm{S}_{1}, \mathrm{~S}_{0}, \overline{\mathrm{G}}_{1}, \overline{\mathrm{G}}_{2}$ to DY ${ }_{i}$ |  | 43 |  | 50 | ns |  |
| $\mathrm{t}_{\mathrm{ZL}}$ | $S_{1}, S_{0}, G_{1}, G_{2}$,o DV ${ }_{1}$ |  | 43 |  | 50 | ns |  |
| t LZ | $S_{1}, S_{0}, \bar{G}_{1}, \bar{G}_{2}$ to DY ${ }_{i}$ |  | 43 |  | 50 | ns | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$ |
| $\mathbf{t}_{\mathrm{HZ}}$ |  |  | 30 |  | 35 | ns | $\mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega$ |
| $f_{\text {max }}$ | Maximum Clock Frequency (Note 1) | 26 |  | 23 |  | MHz |  |

*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

## DEFINITION OF FUNCTIONAL TERMS

$\mathbf{S R}_{\mathbf{R}} \quad$ Shift right data input to $\mathrm{Q}_{7}$
$\mathbf{S}_{\mathrm{L}} \quad$ Shift left data input to $\mathrm{Q}_{0}$
Clear Active LOW synchronous input forcing the $\mathrm{O}_{0}$ through $\mathrm{Q}_{7}$ register to see LOW conditions, visable only if outputs are enabled

Clock A LOW-to-HIGH transition will result in the register changing state to next state as described by mode and input data condition
$\mathbf{S}_{\mathbf{0}}, \mathbf{S}_{\mathbf{1}} \quad$ Mode selection control lines used to control input (output during load) conditions
$\overline{\mathbf{G}}_{\mathbf{1}}, \overline{\mathbf{G}}_{\mathbf{2}} \quad$ Active LOW input to control three-state output in active LOW AND configuration
$\mathrm{O}_{\mathbf{0}}, \mathbf{O}_{\mathbf{7}} \quad$ The only two direct outputs; used to cascade shift operations
DY 0 - DY 7 Input/Output line dependent on mode and output control. Input only with mode select LOAD. Output in all other modes but subject to output select ( $\overline{\mathrm{G}}_{1}, \overline{\mathrm{G}}_{2}$ ).

## TRUTH TABLE

| FUNCTION |  | INPUTS |  |  |  |  |  | OUTPUTS |  | INPUTS/OUTPUTS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $S_{R}$ | $\mathrm{S}_{\mathrm{L}}$ | CLEAR | CLOCK | $\begin{array}{ll}S_{0} & S_{1}\end{array}$ | $\overline{\mathrm{G}}_{1} \overline{\mathrm{G}}_{2}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{7}$ | DY0 | DY 1 | DY 2 | $\mathrm{DY}_{3}$ | DY4 | DY5 | DY6 | $\mathrm{DY}_{7}$ |
| Clear |  | X | X | L | $\uparrow$ | (Note 1) | L L | L | L | L | L | L | L | L | L | L | L |
| Output Control |  | $x$ | $x$ | $x$ | $x$ | $x \quad x$ | H L | NC | NC | Z | z | Z | Z | Z | Z | Z | 2 |
|  |  | $x$ | $x$ | $x$ | $x$ | $x \quad x$ | L H | NC | NC | z | Z | Z | Z | Z | z | Z | Z |
|  |  | X | X | X | X | $\times \quad \times$ | H H | NC | NC | Z | z | z | z | $z$ | z | Z | z |
| M <br> 0 <br> D <br> E | Hold | $x$ | $x$ | H | X | L L | L L | NC | NC | NC | NC | NC | NC | NC | NC | NC | NC |
|  | Load (Note 2) | $x$ | $x$ | H | $\uparrow$ | H H | L L | A | H | A | B | C | D | E | $F$ | G | H |
|  | Shift Right | L | X | H | $\uparrow$ | H L | L L | L | $\mathrm{DY}_{6}$ | L | DY0 | DY1 | DY2 | $\mathrm{DY}_{3}$ | $\mathrm{DY}_{4}$ | $\mathrm{DY}_{5}$ | $\mathrm{DY}_{6}$ |
|  | Shift Right | H | x | H | $\uparrow$ | H L | L L |  | DY6 | H | DY0 | DY1 | $\mathrm{DY}_{2}$ | $\mathrm{DY}_{3}$ | $\mathrm{DY}_{4}$ | DY5 | $\mathrm{DY}_{6}$ |
|  | Shift Left | x | L | H | $\uparrow$ | L H | $L \quad L$ | DY ${ }_{1}$ | L | DY 1 | $\mathrm{DY}_{2}$ | $\mathrm{DY}_{3}$ | $\mathrm{DY}_{4}$ | $\mathrm{DY}_{5}$ | $\mathrm{DY}_{6}$ | $\mathrm{DY}_{7}$ | L |
|  | Shift Left | x | H | H | $\uparrow$ | L H |  | DY 1 | H | $\mathrm{DY}_{1}$ | $\mathrm{DY}_{2}$ | $\mathrm{DY}_{3}$ | $\mathrm{DY}_{4}$ | DY5 | $\mathrm{DY}_{6}$ | $\mathrm{DY}_{7}$ | H |


| $L=$ LOW | $Z=$ High Impedance | $\uparrow=$ Transition LOW-to-HIGH |
| :--- | :--- | :--- |
| $H=H$ HGH | $X=$ Don't Care | $N C=$ No Change |

Notes: 1. Either LOW to observe outputs.
$H=H$ IGH $\quad X=$ Don't Care $\quad N C=$ No Change $\quad$ In this mode $D Y_{i}$ are inputs.


Note: Actual current flow direction shown.

## APPLICATION



16-Bit Cascaded Parallel Load/Unload Shift Right/Left Register.


## Am25LS138•Am54LS/74LS138

## 3-Line To 8-Line Decoder/Demultiplexer

## DISTINCTIVE CHARACTERISTICS

- Inverting and non-inverting enable inputs
- Am25LS devices offer the following improvements over Am54/74LS
- Higher speed
- 50 mV lower $\mathrm{V}_{\mathrm{OL}}$
- Twice the fan-out over military range
$-440 \mu \mathrm{~A}$ source current
- 100\% product assurance screening to MIL-STD-883 requirements



## FUNCTIONAL DESCRIPTION

The Am25LS138 is a 3 -line to 8 -line decoder/demultiplexer fabricated using advanced Low-Power Schottky technology. The decoder has three buffered select inputs $A, B$ and $C$ that are decoded to one of eight Y outputs.
One active-HIGH and two active-LOW enables can be used for gating the decoder or can be used with incoming data for demultiplexing applications. When the enable input function is in the disable state, all eight $Y$ outputs are HIGH regardless of the $A, B$ and $C$ select inputs.

The Am54LS/74LS138 is a standard performance version of the Am25LS138. See appropriate electrical characteristic tables for detailed Am25LS improvements.

LOGIC SYMBOL

$V_{C C}=\operatorname{Pin} 16$
$G N D=\operatorname{Pin} 8$

## Am25LS/54LS/74LS138

## ELECTRICAL CHARACTERISTICS Am25LS138

The Following Conditions Apply Unless Otherwise Specified:

| COM'L | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$ | (MIN. $=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V}$ ) |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ | (MIN. $=4.50 \mathrm{~V}$ | MAX. $=5.50 \mathrm{~V}$ ) |

DC CHARACTERISTICS OVER OPERATING RANGE

| Parameters | Description | Test Conditions (Note 1) |  | Min. | (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{VOH}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-440 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | MIL | 2.5 | 3.4 |  | Volts |
|  |  |  | COM'L | 2.7 | 3.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $V_{C C}=M I N$. $I_{\mathrm{OL}}=4 \mathrm{~mA}$ <br> $\mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}$ or $V_{\mathrm{IL}}$ $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  |  | 0.4 | Volts |
|  |  |  |  |  |  | 0.45 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
|  |  | Guaranteed input logical LOW voltage for all inputs | MIL |  |  | 0.7 | Volts |
| $V_{\text {IL }}$ | Input LOW Level |  | COM'L |  |  | 0.8 | S |
| $V_{1}$ | Input Clamp Voltage | $V_{C C}=$ MIN., $I_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $V_{C C}=M A X ., V_{1 N}=0.4 V$ |  |  |  | -0.36 | mA |
| $\mathrm{I}_{1 \mathrm{H}}$ | Input HIGH Current | $V_{C C}=M A X ., V_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  | 20 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $V_{C C}=$ MAX., $V_{\text {IN }}=7.0 \mathrm{~V}$ |  |  |  | 0.1 | $\dot{m A}$ |
| ${ }^{\prime} \mathrm{SC}$ | Output Short Circuit Current (Note 3) | $V_{C C}=M A X$. |  | -15 |  | -85 | mA |
| ICC | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ MAX. ( Note 4) |  |  | 6.3 | 10 | mA |

## ELECTRICAL CHARACTERISTICS Am54LS/74LS138

The Following Conditions Apply Unless Otherwise Specified:
COM'L $\quad T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=5.0 V \pm 5 \%$
(MIN. $=4.75 \mathrm{~V}$ MAX. $=5.25 \mathrm{~V}$ )
MIL $\quad \mathrm{T}_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad V_{C C}=5.0 \mathrm{~V} \pm 10 \% \quad$ (MIN. $=4.50 \mathrm{~V} \quad \mathrm{MAX} .=5.50 \mathrm{~V}$ )

## DC CHARACTERISTICS OVER OPERATING RANGE

| Parameters | Description | Test Conditions (Note 1) |  | Min. | (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\text {IH }} \text { or } V_{\text {IL }} \end{aligned}$ | MIL | 2.5 | 3.4 |  | Volts |
|  |  |  | COM'L | 2.7 | 3.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{array}{l\|l\|} \hline V_{C C}=\text { MIN. } & \text { AII, IOL }=4 \mathrm{~mA} \\ \cline { 2 - 3 } V_{I N}=V_{I H} \text { or } V_{I L} & 74 \mathrm{LS} \text { only, } \mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA} \\ \hline \end{array}$ |  |  |  | 0.4 | Volts |
|  |  |  |  |  |  | 0.5 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
|  |  | Guaranteed input logical LOW voltage for all inputs | MIL |  |  | 0.7 | Volts |
| $V_{\text {IL }}$ | Input LOW Level |  | COM'L |  |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\text {CC }}=$ MIN., IIN $=-18 \mathrm{~mA}$ |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $V_{C C}=M A X ., V_{\text {IN }}=0.4 V$ |  |  |  | -0.36 | mA |
| $I_{\text {IH }}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  | 20 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{1 \mathrm{~N}}=7.0 \mathrm{~V}$ |  |  |  | 0.1 | mA |
| ISC | Output Short Circuit Current (Note 3) | $V_{C C}=M A X$. |  | -15 |  | -85 | mA |
| ICC | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ MAX. (Note 4) |  |  | 6.3 | 10 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.

- 3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

4. Outputs enabled and open.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to +VCC max |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |


| Parameters | Description | Am25LS |  |  | Am54LS/74LS |  |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |  |
| tPLH | Two Level Delay Select to Output |  | 10 | 15 |  | 13 | 20 |  | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =15 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }^{\text {tPHL }}$ |  |  | 14 | 21 |  | 27 | 41 | ns |  |
| ${ }^{\text {tPLH }}$ | Three Level Delay Select to Output |  | 15 | 23 |  | 18 | 27 | ns |  |
| tpHL |  |  | 18 | 27 |  | 26 | 39 |  |  |
| tPLH | G2A or G2B to Output |  | 10 | 15 |  | 12 | 18 | ns |  |
| ${ }_{\text {tPHL }}$ |  |  | 15 | 23 |  | 21 | 32 |  |  |
| tPLH | G1 to Output |  | 12 | 18 |  | 17 | 26 | ns |  |
| tPHL |  |  | 18 | 27 |  | 25 | 38 |  |  |

Am25LS ONLY
SWITCHING CHARACTERISTICS OVER OPERATING RANGE*

| Parameters | Description | $\begin{aligned} & \mathbf{v}_{\mathrm{CC}}= \\ & \text { Min. } \end{aligned}$ | $\begin{aligned} & V \pm 5 \% \\ & \text { Max. } \end{aligned}$ | $\begin{aligned} & \mathbf{V}_{\mathrm{CC}}= \\ & \text { Min. } \end{aligned}$ | $\begin{aligned} & \pm 10 \% \\ & \text { Max. } \end{aligned}$ | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{t}_{\text {PLH }}$ | Two Level Delay Select to Output |  | 24 |  | 27 | ns | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }^{\text {tPHL }}$ |  |  | 31 |  | 36 |  |  |
| ${ }^{\text {t }}$ PLH | Three Level Delay Select to Output |  | 34 |  | 39 | ns |  |
| ${ }^{\text {t }}$ PHL |  |  | 39 |  | 45 |  |  |
| $t_{\text {PLH }}$ | G2A or G2B to Output |  | 24 |  | 27 | ns |  |
| $t_{\text {PHL }}$ |  |  | 34 |  | 39 |  |  |
| ${ }_{\text {tPLH }}$ | G1 to Output |  | 27 |  | 32 | ns |  |
| $t_{\text {PHL }}$ |  |  | 39 |  | 45 |  |  |

*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

## DEFINITION OF FUNCTIONAL TERMS

A, B, C Select. The three select inputs to the decoder.
G1 The active-HIGH enable input. A LOW on the G1 input forces all Y outputs HIGH regardless of any other inputs.

G2A, G2B The active-LOW enable input. A HIGH on either the G2A or G2B input forces all Y outputs HIGH regardless of any other inputs.
$\mathbf{Y}_{0}, \mathbf{Y}_{1}, \mathbf{Y}_{2}, \mathbf{Y}_{3}, \mathbf{Y}_{4}, \mathbf{Y}_{5}, \mathbf{Y}_{6}, \mathbf{Y}_{7}$ The eight decoder outputs.

Am25LS • Am54LS/74LS LOW POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS


Note: Actual current flow direction shown.

## FUNCTION TABLE

| Inputs |  |  |  | Outputs |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Enable |  |  | Select |  |  |  |  |  |  |  |  |
| G1 | G2A | G2B | C B A | $\mathrm{Y}_{0}$ | $Y_{1}$ | $\mathrm{Y}_{2}$ | $\mathrm{Y}_{3}$ | $\mathrm{Y}_{4}$ | $Y_{5}$ | $\mathrm{Y}_{6}$ | $Y_{7}$ |
| L | X | $x$ | $x \times \times$ | H | H | H | H | H | H | H | H |
| X | H | X | $x \times x$ | H | H | H | H | H | H | H | H |
| X | X | H | $\times \times \times$ | H | H | H | H | H | H | H | H |
| H | L | L | L L L | L | H | H | H | H | H | H | H |
| H | L | L | L L H | H | L | H | H | H | H | H | H |
| H | L | L | L HL | H | H | L | H | H | H | H | H |
| H | L | L | LHH | H | H | H | L | H | H | H | H |
| H | L | L | H L L | H | H | H | H | L | H | H | H |
| H | L | L | H L H | H | H | H | H | H | L | H | H |
| H | L | L | HHL | H | H | H | H | H | H | L | H |
| H | L | L | HHH | H | H | H | H | H | H | H | L |

## APPLICATION



ONE-OF-SIXTEEN DEMULTIPLEXER

Metallization and Pad Layout


## Am25LS139•Am54LS/74LS139

Dual 2-Line To 4-Line Decoder/Demultiplexer

## DISTINCTIVE CHARACTERISTICS

- Two independent decoders/demultiplexers
- Am25LS devices offer the following improvements over Am54/74LS
- Higher speed
- 50 mV lower $\mathrm{VOL}_{\mathrm{OL}}$
- Twice the fan-out over military range
$-440 \mu \mathrm{~A}$ source current
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am25LS139 is a dual 2 -line to 4 -line decoder/demultiplexer unit fabricated using advanced Low-Power Schottky technology. Each decoder has two buffered select inputs $A$ and $B$ which are decoded to one of four $Y$ outputs.
An active LOW enable can be used for gating or can be used as a data input for demultiplexing applications. When the enable is HIGH, all four Y outputs are HIGH, regardless of the $A$ and $B$ inputs.

The Am54LS74LS139 is a standard performance version of the Am25LS139. See appropriate electrical characteristic tables for detailed Am25LS improvements.

LOGIC DIAGRAM
(One Decoder Shown)


CONNECTION DIAGRAM
LOGIC SYMBOL
Top View


Note: Pin 1 is marked for orientation.
$V_{C C}=\operatorname{Pin} 16$
GND $=\operatorname{Pin} 8$

Am25LS/54LS/74LS139

## Am25LS139

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:
COM'L $\quad \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \quad(\mathrm{MIN} .=4.75 \mathrm{~V} \quad \mathrm{MAX}=5.25 \mathrm{~V})$
MIL $\quad \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \quad$ (MIN. $=4.50 \mathrm{~V} \quad$ MAX. $=5.50 \mathrm{~V}$ )

DC CHARACTERISTICS OVER OPERATING RANGE
Typ.

| Parameters | Description | Test Conditions (Note 1) |  |  | Min. | (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-440 \mu \mathrm{~A} \\ & V_{\text {IN }}=V_{\text {IH }} \text { or } V_{\text {IL }} \end{aligned}$ |  | MIL | 2.5 | 3.4 |  | Volts |
|  |  |  |  | COM'L | 2.7 | 3.4 |  |  |
| $\mathrm{v}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=\text { MIN., } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ |  |  |  | 0.4 | Volts |
|  |  |  | $\mathrm{I}^{\mathrm{OL}}=8$ |  |  |  | 0.45 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| VIL | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | MIL |  |  | 0.7 | Volts |
|  |  |  |  | COM'L |  |  | 0.8 |  |
| $v_{1}$ | Input Clamp Voltage | $V_{C C}=$ MIN., $1 / 1 \mathrm{~N}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $V_{C C}=M A X ., V_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  |  | $-0.36$ | mA |
| ${ }^{1} \mathrm{IH}$ | Input HIGH Current | $V_{C C}=M A X ., V_{\text {IN }}=2.7 V$ |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $V_{C C}=M A X ., V_{1 N}=7.0 \mathrm{~V}$ |  |  |  |  | 0.1 | mA |
| ISC | Output Short Circuit Current (Note 3) | $V_{C C}=M A X$. |  |  | -15 |  | -85 | mA |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current | $\mathrm{V}_{\text {CC }}=$ MAX. (Note 4) |  |  |  | 6.8 | 11 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type,
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. ${ }^{1} \mathrm{CC}$ is measured with all outputs enabled and open.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | $-30 \mathrm{~mA} \mathrm{to}+5.0 \mathrm{~mA}$ |

## Am54LS/74LS139

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

| COM'L | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$ | (MIN. $=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V}$ ) |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ | (MIN. $=4.50 \mathrm{~V}$ | MAX. $=5.50 \mathrm{~V}$ ) |

DC CHARACTERISTICS OVER OPERATING RANGE

| Parameters | Description | Test Conditions (Note 1) |  |  |  | (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O H}=-400 \mu \mathrm{~A} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  | MIL | 2.5 | 3.4 |  | Volts |
|  |  |  |  | COM'L | 2.7 | 3.4 |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N ., \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | All, $1 \mathrm{OL}=4 \mathrm{~mA}$ |  |  |  | 0.4 | Volts |
|  |  |  | 74LS | $\mathrm{OL}=8 \mathrm{~mA}$ |  |  | 0.5 |  |
| $\mathrm{V}_{1} \mathrm{H}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | MIL |  |  | 0.7 | Volts |
|  |  |  |  | COM'L |  |  | 0.8 |  |
| $v_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\text {CC }}=$ MIN., IIN $=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=M A X ., \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  |  | -0.36 | mA |
| ${ }_{1} \mathrm{H}$ | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| 1 | Input HIGH Current | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |  |  |  |  | 0.1 | mA |
| Isc | Output Short Circuit Current (Note 3) | $V_{C C}=$ MAX. |  |  | -15 |  | $-100$ | mA |
| ICC | Power Supply Current | $\mathrm{V}_{C C}=$ MAX. (Note 4) |  |  |  | 6.8 | 11 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. TVpical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. ICC is measured with all outputs enabled and open.

## SWITCHING CHARACTERISTICS

$\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\right.$ )

|  |  | Am25LS |  |  | Am54LS/74LS |  |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description | Min. | Typ. | Max. | Min. | Typ. | Max. |  |  |
| ${ }^{\text {tPLH }}$ | Select to Output, 2 Levels of Delay |  | 8 | 12 |  | 13 | 20 | ns | $\begin{aligned} C_{L} & =15 \mathrm{pF} \\ R_{L} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| tPHL |  |  | 12 | 18 |  | 22 | 33 |  |  |
| ${ }^{\text {PPLH }}$ | Select to Output, 3 Levels of Delay |  | 13 | 20 |  | 18 | 29 | ns |  |
| tPHL |  |  | 14 | 21 |  | 25 | 38 |  |  |
| tPLH | Enable to Output, 2 Levels of Delay |  | 8 | 12 |  | 16 | 24 | ns |  |
| ${ }_{\text {tPHL }}$ |  |  | 12 | 18 |  | 21 | 32 |  |  |


| Am25LS ONLY <br> SWITCHING CHARACTERISTICS OVER OPERATING RANGE* |  | Am25LS COM'L |  | Am25LS MIL |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \end{aligned}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ V_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \end{gathered}$ |  |  |  |
| Parameters | Description | Min. | Max. | Min. | Max. |  |  |
| $\mathrm{t}_{\mathrm{PLH}}$ | Select to Output2 Levels of Delay |  | 20 |  | 23 | ns | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| $t_{\text {PHL }}$ |  |  | 27 |  | 32 |  |  |
| $\mathrm{t}_{\text {PLH }}$ | Select to Output <br> 3 Levels of Delay |  | 30 |  | 35 | ns |  |
| $t_{\text {PHL }}$ |  |  | 31 |  | 36 |  |  |
| $t_{\text {PLH }}$ | Enable to Output 2 Levels of Delay |  | 20 |  | 23 | ns |  |
| $\mathrm{t}_{\mathrm{PHL}}$ |  |  | 27 |  | 32 |  |  |

[^4]
## DEFINITION OF FUNCTIONAL TERMS

A, B Select. The two select inputs to the decoder.
G Enable. The enable input to the decoder. A HIGH input forces all four $Y$ outputs HIGH regardless of the $A$ and B inputs.
$\mathbf{Y}_{0}, \mathbf{Y}_{1}, \mathbf{Y}_{2}, \mathbf{Y}_{3}$ The four decoder outputs.

FUNCTION TABLE

| INPUTS |  |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { ENABLE } \\ \mathbf{G} \end{gathered}$ | B | A | $\mathrm{Y}_{0}$ | $\mathrm{Y}_{1}$ | $\mathrm{Y}_{2}$ | $\mathrm{Y}_{3}$ |
| H | $\times$ | X | H | H | H | H |
| L | L | L | L | H | H | H |
| L | L | H | H | L | H | H |
| L | H | L | H | H | L | H |
| L | H | H | H | H | H | L |

$$
H=H I G H \quad L=L O W \quad X=\text { Don't care }
$$

Am25LS • Am54LS/74LS LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS


Note: Actual current flow direction shown.

## APPLICATIONS


data routing using one Am25LS139 AS A DEMULTIPLEXER FOR TWO BITS


## Am25LS148•Am54LS/74LS148

Eight-Line To Three-Line Priority Encoder

## DISTINCTIVE CHARACTERISTICS

- Encodes eight inputs in priority
- Provides a 3-bit binary vector
- Indicates data present for all inputs
- Cascadable using available signals
- See Am25LS2513 for three-state output version of the Am25LS148
- Am25LS devices offer the following improvements over Am54/74LS
- Higher speed
-50 mV lower $\mathrm{V}_{\mathrm{OL}}$ at $\mathrm{IOL}=8 \mathrm{~mA}$
- Twice the fan-out over military range
$-440 \mu \mathrm{~A}$ source curreht at high output
- $100 \%$ product assurance screening to MIL-STD-883 requirements

LOGIC DIAGRAM


## FUNCTIONAL DESCRIPTION

These TTL Encoders perform priority decoding from 8 inputs and provide a binary weighted code of the priority order of the inputs on three active LOW outputs ( $\overline{\mathrm{A}}_{2}, \overline{\mathrm{~A}}_{1}, \overline{\mathrm{~A}}_{0}$ ). An active LOW enable input ( $\overline{\mathrm{EI}}$ ) and enable output ( $\overline{\mathrm{EO}}$ ) allows cascading without the need for external circuitry. Enable input EI HIGH will force all outputs HIGH. The enable output is LOW when all inputs ( $\overline{I_{0}}$ to $\overline{\bar{I}_{7}}$ ) are HIGH and the enable input is LOW. A LOW group signal ( $\overline{\mathrm{GS}}$ ) indicates that one of the 8 inputs is LOW. When the enable input is LOW, the enable output is the logic inverse of the group signal.

The Am54LS/74LS148 is a standard performance version of the Am25LS148. See appropriate electrical characteristic tables for detailed Am25LS improvements.

Note: The Advanced Micro Devices' LS148 products were designed prior to publication of data sheets by T.I. Review specifications for possible differences.

## LOGIC SYMBOL


$V_{C C}=\operatorname{Pin} 16$
GND $=\operatorname{Pin} 8$

CONNECTION DIAGRAM
Top View


## Am25LS148

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:
COM'L TA $=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \quad$ MIN. $=4.75 \mathrm{~V} \quad \mathrm{MAX} .=5.25 \mathrm{~V}$

MIL $\quad \mathrm{T}_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad V_{C C}=5.0 \mathrm{~V} \pm 10 \% \quad$ MIN. $=4.50 \mathrm{~V} \quad \mathrm{MAX} .=5.50 \mathrm{~V}$
DC CHARACTERISTICS OVER OPERATING RANGE
Typ.

| Parameters | Description | Test Conditions ( | e 1) | Min. | ( Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{\mathrm{CC}}=\text { MIN., } \mathrm{I}_{\mathrm{OH}}=-440 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{I L} \end{aligned}$ | MIL | 2.5 | 3.4 |  | Volts |
|  |  |  | COM'L | 2.7 | 3.4 |  |  |
| $\mathrm{v}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | ${ }^{\prime} \mathrm{OL}=4.0 \mathrm{~mA}$ |  |  | 0.4 | Volts |
|  |  |  | ${ }^{1} \mathrm{OL}=8.0 \mathrm{~mA}$ |  |  | 0.45 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs | MIL |  |  | 0.7 | Volts |
|  |  |  | COM'L |  |  | 0.8 |  |
| $v_{1}$ | Input Clamp Voltage | $\mathrm{V}_{C C}=$ MIN., $\mathrm{I}^{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ | EI, $T_{0}$ |  |  | -0.4 | mA |
|  |  |  | All others |  |  | -0.8 |  |
| $\mathrm{IH}_{1}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ | Eİ, $\mathrm{T}_{0}$ |  |  | 20 | $\mu \mathrm{A}$ |
|  |  |  | All others |  |  | 40 |  |
| 1 | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ | EI, $\mathrm{T}_{0}$ |  |  | 0.1 | mA |
|  |  |  | All others |  |  | 0.2 |  |
| Isc | Output Short Circuit Current (Note 3) | $V_{C C}=$ MAX |  | -15 |  | -85 | mA |
| ${ }^{\text {I C C }}$ | Power Supply Current (Note 4) | $V_{C C}=$ MAX | Condition a |  | 11 | 19 | mA |
|  |  |  | Condition b |  | 10 | 16 |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second
4. a. $T_{7}, \overline{E l}$ Gnd all others open.
b. $T_{0} \rightarrow T_{7}, E$ open,

## Am25LS • Am54LS/74LS

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to +V CC max |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

## Am25LS/54LS/74LS148

## Am54LS/74LS148

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:
COM'L $\quad T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad V_{C C}=5.0 \mathrm{~V} \pm 5 \% \quad$ MIN. $=4.75 \mathrm{~V} \quad \mathrm{MAX} .=5.25 \mathrm{~V}$
MIL $\quad T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \quad$ MIN. $=4.50 \mathrm{~V} \quad \mathrm{MAX} .=5.50 \mathrm{~V}$

## DC CHARACTERISTICS OVER OPERATING RANGE

Parameters Description Test Conditions (Note 1)

| 兂 | Description | Test | tions (N |  | Min | (Note 2) | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{\text {CC }}=\text { MIN., } I_{O H}=-400 \mu \mathrm{~A}, \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  | MIL | 2.5 | 3.4 |  | Volts |
|  |  |  |  | $\mathrm{COM}^{\prime} \mathrm{L}$ | 2.7 | 3.4 |  |  |
| $\mathrm{v}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{All}, \mathrm{IOL}=4.0 \mathrm{~mA}$ |  |  |  | 0.4 | Volts |
|  |  |  | $74 \mathrm{LS} \mathrm{only} 1 \mathrm{OL}=,8.0 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | MIL |  |  | 0.7 | Volts |
|  |  |  |  | COM'L |  |  | 0.8 |  |
| $v_{1}$ | Input Clamp Voltage | $V_{C C}=$ MIN., $I_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| I/L | Input LOW Current | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{1 \mathrm{~N}}=0.4 \mathrm{~V}$ |  | $E I, T_{0}$ |  |  | -0.4 | mA |
|  |  |  |  | All others |  |  | -0.8 |  |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{C C}=M A X ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  | EI, $T_{0}$ |  |  | 20 | $\mu \mathrm{A}$ |
|  |  |  |  | All others |  |  | 40 |  |
| 1 | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |  | EI, $\mathrm{T}_{0}$ |  |  | 0.1 | mA |
|  |  |  |  | All others |  |  | 0.2 |  |
| Isc | Output Short Circuit Current (Note 3) | $V_{C C}=$ MAX. |  |  | -15 |  | -100 | mA |
| ${ }^{\text {I C }}$ | Power Supply Current (Note 4) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. |  | Condition a |  | 12 | 20 | mA |
|  |  |  |  | Condition b |  | 10 | 17 |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. a. $T_{7}, \overline{E l}$ Gnd all others open.
b. $T_{0} \rightarrow T_{7}$, El open.

## TRUTH TABLE

| ENABLE <br> IN | INPUTS |  |  |  |  |  |  |  | GROUP SELECT | OUTPUTS |  |  | $\begin{gathered} \text { ENABLE } \\ \text { OUT } \\ \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{El}}$ | $\bar{T}_{0}$ | $\overline{1}$ | $\overline{1}$ | $\overline{I_{3}}$ | $\overline{1} 4$ | $\overline{5}$ | $\overline{1}_{6}$ | $\overline{7}$ | $\overline{\mathrm{GS}}$ | $\overline{\mathrm{A}_{0}}$ | $\overline{\mathrm{A}_{1}}$ | $\overline{\mathrm{A}_{2}}$ | EO |
| H | $\times$ | $\times$ | $\times$ | $\times$ | x | X | X | $\times$ | H | H | H | H | H |
| L | H | H | H | H | H | H | H | H | H | H | H | H | L |
| L | $\times$ | X | X | X | x | x | x | L | L | L | L | L | H |
| L | X | X | X | X | x | X | L | H | L | H | L | L | H |
| L | X | X | X | $\times$ | X | L | H | H | L | L | H | L | H |
| L | x | x | x | $\times$ | L | H | H | H | L | H | H | L | H |
| L | x | x | $\times$ | L. | H | H | H | H | L | L | L | H | H |
| L | X | X | L | H | H | H | H | H | L | H | L | H | H |
| L | x | L | H | H | H | H | H | H | L | L | H | H | H |
| L | L | H | H | H | H | H | H | H | L | H | H | H | H |

$H=$ HIGH Voltage Level
$L=$ LOW Voltage Level
$x=$ Don't Care

## SWITCHING CHARACTERISTICS

| $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}\right)$ |  | Am25LS |  |  | Am54LS/74LS |  |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description | Min. | Typ. | Max. | Min. | Typ. | Max. |  |  |
| tPLH | $\overline{\Gamma_{i}}$ to $\overline{A_{n}}$ (In Phase Output) |  | 12 | 18 |  | 12 | 18 | ns | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =15 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| tPHL |  |  | 9 | 14 |  | 17 | 25 |  |  |
| tpLH | $\overline{I_{i}}$ to $\bar{A}_{n}$ (Out-of-Phase Output) |  | 16 | 24 |  | 24 | 36 | ns |  |
| tpHL |  |  | 12 | 18 |  | 19 | 29 |  |  |
| tPLH | $\bar{T}$ to $\overline{\mathrm{EO}}$ |  | 7 | 11 |  | 12 | 18 | ns |  |
| ${ }_{\text {t }}^{\text {PHL }}$ |  |  | 23 | 35 |  | 23 | 40 |  |  |
| ${ }_{\text {tPLH }}$ | $T_{i}$ to $\overline{G S}$ |  | 32 | 48 |  | 32 | 55 | ns |  |
| tpHL |  |  | 12 | 18 |  | 14 | 21 |  |  |
| tpLH | El to $\overline{A_{i}}$ |  | 13 | 20 |  | 13 | 25 | ns |  |
| ${ }^{\text {t }}$ PHL |  |  | 8 | 12 |  | 17 | 25 |  |  |
| ${ }^{\text {tPLH }}$ | $\overline{\mathrm{El}}$ to $\overline{\mathrm{GS}}$ |  | 12 | 17 |  | 12 | 17 | ns |  |
| ${ }^{\text {tPHL }}$ |  |  | 9 | 14 |  | 24 | 36 |  |  |
| tple | $\overline{\mathrm{El}}$ to EO |  | 9 | 14 |  | 14 | 21 | ns |  |
| tPHL |  |  | 25 | 35 |  | 25 | 35 |  |  |


| Am25LS ONLY <br> SWITCHING CHARACTERISTICS OVER OPERATING RANGE* |  | Am25LS COM'L |  | Am25LS MiL |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \end{gathered}$ |  |  |  |
| Parameters | Description | Min. | Max. | Min. | Max. |  |  |
| tPLH | $\overline{\bar{T}_{i}}$ to $\overline{A_{n}}$ (In Phase Output) |  | 23 |  | 27 | ns | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| $t_{\text {PHL }}$ |  |  | 21 |  | 27 |  |  |
| tPLH | $\overline{T_{i}}$ to $\overline{A_{n}}$ (Out-of-Phase Output) |  | 33 |  | 39 | ns |  |
| tPHL |  |  | 30 |  | 34 |  |  |
| tpLH | $\overline{T_{i}}$ to $\overline{E O}$ |  | 15 |  | 16 | ns |  |
| tpHL |  |  | 50 |  | 60 |  |  |
| tPLH | $\overline{\Gamma_{i}}$ to $\overline{\mathrm{GS}}$ |  | 75 |  | 90 | ns |  |
| tpHL |  |  | 30 |  | 33 |  |  |
| tPLH | $\overline{E l}$ to $\overline{A_{i}}$ |  | 28 |  | 33 | ns |  |
| tPHL |  |  | 21 |  | 25 |  |  |
| ${ }_{\text {tPLH }}$ | El to $\overline{G S}$ |  | 26 |  | 30 | ns |  |
| ${ }_{\text {tPHL }}$ |  |  | 26 |  | 30 |  |  |
| ${ }^{\text {tPLH }}$ | $\overline{\mathrm{El}}$ to $\overline{\mathrm{EO}}$ |  | 19 |  | 22 | ns |  |
| $t_{\text {t }}^{\text {HL }}$ |  |  | 60 |  | 75 |  |  |

[^5]

Priority interrupt encoding expanded to 16.


# Am25LS151 • Am54LS/74LS151 Am25LS251 • Am54LS/74LS251 

## Eight-Input Multiplexers

## distinctive characteristics

- Switches one-of-eight inputs to two complementary outputs
- Standard, 'LS151 and three-state, 'LS251 output versions
- Am25LS devices offer the following improvements over Am54/74LS
- Higher speed
- 50 mV lower $\mathrm{V}_{\mathrm{OL}}$
- Twice the fan-out over military range
$-440 \mu \mathrm{~A}$ source current
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am25LS151 and the Am25LS251 are eight-input multiplexers that switch one of eight inputs onto the inverting and non-inverting outputs under the control of a three-bit select code. The inverting output $W$ is one gate delay faster than the non-inverting output Y .
The Am25LS151 provides an active-LOW strobe. When the strobe is HIGH, the inverting output (W) is HIGH and the non-inverting output ( Y ) is LOW.
The Am25LS251 features a three-state output for data bus organization. The active-LOW strobe, or "output control" applies to both the inverting and non-inverting output. When the output control is HIGH, the outputs are in the high-impedance state. When the output control is LOW, the active pull-up output is enabled.
The Am54LS/74LS151 is a standard performance version of the Am25LS151. See appropriate electrical characteristic tables for detailed Am25LS improvements.

## LOGIC DIAGRAM




Note: Pin 1 is marked for orientation.

LOGIC SYMBOL

$V C C=\operatorname{Pin} 16$
$G N D=P$ in 8

Am25LS/54LS/74LS151/251
Am25LS151 • Am25LS251
ELECTRICAL CHARACTERISTICS The Following Conditions Apply Unless Otherwise Specified:
$\begin{array}{lllll}\text { COM'L } & \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% & \text { (MIN. }=4.75 \mathrm{~V} & \text { MAX. }=5.25 \mathrm{~V} \text { ) } \\ \text { MIL } & \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% & \text { (MIN. }=4.50 \mathrm{~V} & \text { MAX }=5.50 \mathrm{~V} \text { ) }\end{array}$
DC CHARACTERISTICS OVER OPERATING RANGE
Test Conditions Typ

| Parameters | Description |  | Test Con | n (Not |  |  | Min. | (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | LS151 XM | $\begin{aligned} & V_{C C}=M I N ., \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | ${ }^{1} \mathrm{OH}=-440 \mu \mathrm{~A}$ |  |  | 2.5 | 3.4 |  | Volts |
|  |  | LS151XC |  |  |  |  | 2.7 | 3.4 |  |  |
|  |  | LS251 XM |  | $1 \mathrm{OH}=$ | 1 mA |  | 2.4 | 3.4 |  |  |
|  |  | LS251 XC |  | $\mathrm{IOH}^{\prime}=$ | 2.6 mA |  | 2.4 | 3.2 |  |  |
| $\mathrm{v}_{\mathrm{OL}}$ | Output LOW Voltage |  |  | $\mathrm{I}_{\mathrm{OL}}=$ |  |  |  |  | 0.4 | Volts |
|  |  |  | $\mathrm{IOL}^{\prime}=$ | mA |  |  |  | 0.45 |  |
| $\mathbf{V I H}_{\text {I }}$ | Input HIGH Level |  |  | Guaranteed input logical HIGH voltage for all inputs |  |  |  | 2 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level |  | Guaranteed input logical LOW voltage for all inputs |  | MIL |  |  |  | 0.7 | Volts |
|  |  |  | COM |  |  |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input Clamp Voltage |  |  |  | $\mathrm{V}_{\text {CC }}=$ MIN., $\mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current |  | $V_{C C}=M A X ., V_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  |  |  | -0.4 | mA |
| $\mathrm{I}_{1} \mathrm{H}$ | Input HIGH Current |  | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| $1 /$ | Input HIGH Current |  | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |  |  |  |  |  | 0.1 | mA |
| ${ }^{\prime} \mathrm{OZ}$ | Off-State (High-Impedance) Output Current (LS251 only) |  | $\begin{aligned} & V_{C C}=M A X \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{V}_{\mathrm{O}}=2$. |  |  |  |  | 20 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=0.4$ |  |  |  |  | -20 |  |  |
| ISC | Output Short Circuit Current (Note 3) |  |  | $V_{C C}=M A X$. |  |  |  | -15 |  | -85 | mA |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current |  | $V_{C C}=M A X$. | LS151 (Note 4) |  |  |  | 6.0 | 10 | mA |
|  |  |  | LS251 (Note 5) |  | A |  | 6.1 | 10 |  |
|  |  |  | B |  | 7.1 | 12 |  |

## Am54LS/74LS151 • Am54LS/74LS251

ELECTRICAL CHARACTERISTICS The Following Conditions Apply Unless Otherwise Specified:
COM'L $\quad \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \quad$ (MIN. $=4.75 \mathrm{~V} \quad$ MAX. $=5.25 \mathrm{~V}$ )
MIL $\quad \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \quad$ (MIN. $=4.50 \mathrm{~V} \quad \mathrm{MAX} .=5.50 \mathrm{~V}$ )


[^6]MAXIMUM RATINGS (Above which the useful life may be impaired).

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$. |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current, Into Output | -30 mA to +5.0 mA |
| DC Input Current | -30 |

Am25LS151 • Am54LS/74LS151 SWITCHING CHARACTERISTICS ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ )

| Parameters | Description | Min. | Typ. | Max. | Min. | Typ. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | A, B, or C to Y; 4 Levels of Delay |  | 27 | 41 |  | 27 | 43 | ns | $\begin{aligned} C_{L} & =15 \mathrm{pF} \\ R_{L} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }_{\text {t }}$ PHL |  |  | 20 | 30 |  | 18 | 30 |  |  |
| ${ }_{\text {tPLH }}$ | A, B, or C to W; 3 Levels of Delay |  | 16 | 23 |  | 14 | 23 | ns |  |
| ${ }_{\text {tPHL }}$ |  |  | 22 | 32 |  | 20 | 32 |  |  |
| ${ }_{\text {tPLH }}$ | Any D to Y |  | 16 | 24 |  | 20 | 32 | ns |  |
| ${ }^{\text {PPHL}}$ |  |  | 11 | 17 |  | 16 | 26 |  |  |
| ${ }^{\text {P PLH }}$ | Any D to W |  | 7 | 12 |  | 13 | 21 | ns |  |
| ${ }_{\text {tPHL }}$ |  |  | 10 | 15 |  | 12. | 20 |  |  |
| ${ }^{\text {t }}$ PLH | Strobe to $Y$ |  | 22 | 33 |  | 26 | 42 | ns |  |
| ${ }_{\text {tPHL }}$ |  |  | 15 | 23 |  | 20 | 32 |  |  |
| tPLH | Strobe to W |  | 11 | 17 |  | 15 | 24 | ns |  |
| tPHL |  |  | 16 | 24 |  | 18 | 30 |  |  |

## Am25LS151 ONLY SWITCHING CHARACTERISTICS OVER OPERATING RANGE*

| Parameters | Description | Min. | Max. | Min. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}$ | A, B or C to Y; 4 Levels of Delay |  | 57 |  | 66 | ns | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| $\mathrm{t}_{\text {PHL }}$ |  |  | 43 |  | 50 |  |  |
| ${ }_{\text {tPLH }}$ | A, B or C to W; 3 Levels of Delay |  | 34 |  | 39 | ns |  |
| ${ }_{\text {t }}{ }_{\text {PHL }}$ |  |  | 46 |  | 53 |  |  |
| $t_{\text {PLH }}$ | Any D to Y |  | 35 |  | 41 | ns |  |
| ${ }_{\text {tPHL }}$ |  |  | 26 |  | 30 |  |  |
| $t_{\text {PLH }}$ | Any D to W |  | 20 |  | 23 | ns |  |
| $\mathrm{t}_{\text {PHL }}$ |  |  | 24 |  | 27 |  |  |
| $t_{\text {PLH }}$ | Strobe to $Y$ |  | 47 |  | 54 | ns |  |
| $t_{\text {PHL }}$ |  |  | 34 |  | 39 |  |  |
| $t_{\text {PLH }}$ | Strobe to W |  | 26 |  | 30 | ns |  |
| ${ }_{\text {t }}{ }_{\text {PHL }}$ |  |  | 35 |  | 41 |  |  |

[^7]Am25LS/54LS/74LS151/251
Am25LS251 • Am54LS/74LS251
SWITCHING CHARACTERISTICS
( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ )

| Parameters | Description | Min. | Typ. | Max. | Min. | Typ. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | A, B, or C to Y; 4 Levels of Delay |  | 29 | 44 |  | 29 | 45 | ns | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =15 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }_{\text {tPHL }}$ |  |  | 20 | 30 |  | 28 | 45 |  |  |
| tPLH | A, B, or C to W; 3 Levels of Delay |  | 16 | 24 |  | 20 | 33 | ns |  |
| tPHL |  |  | 21 | 32 |  | 21 | 33 |  |  |
| tpl | Any D to Y |  | 16 | 24 |  | 17 | 28 | ns |  |
| ${ }^{\text {tPHL }}$ |  |  | 11 | 17 |  | 18 | 28 |  |  |
| tPLH | Any D to W |  | 8 | 12 |  | 10 | 15 | ns |  |
| tPHL |  |  | 9 | 14 |  | 9 | 15 |  |  |
| ${ }^{\text {t }} \mathrm{ZH}$ | Output Enable to Y |  | 8 | 12 |  | 17 | 45 | ns |  |
| t ZL |  |  | 13 | 19 |  | 26 | 40 |  |  |
| ${ }^{\text {t }} \mathrm{ZH}$ | Output Enable to W |  | 10 | 15 |  | 17 | 27 | ns |  |
| ${ }^{\text {Z }} \mathrm{L}$ |  |  | 11 | 18 |  | 24 | 40 |  |  |
| ${ }_{\text {t }} \mathrm{HZ}$ | Output Enable to Y |  | 18 | 27 |  | 30 | 45 | ns | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =5.0 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }^{\text {t }} \mathrm{L}$ Z |  |  | 12 | 18 |  | 15 | 25 |  |  |
| ${ }^{\text {t }} \mathrm{HZ}$ | Output Enable to W |  | 19 | 29 |  | 30 | 55 | ns |  |
| ${ }_{t} \mathrm{~L}$ Z |  |  | 12 | 18 |  | 15 | 25 |  |  |

Am25LS251 ONLY
SWITCHING CHARACTERISTICS OVER OPERATING RANGE*

| Parameters | Description | $V_{C C}$ <br> Min. | $\begin{aligned} & V \pm 5 \% \\ & \text { Max. } \end{aligned}$ | $\mathbf{v}_{\mathrm{CC}}=$ <br> Min. | $\begin{aligned} & \pm 10 \% \\ & \text { Max. } \end{aligned}$ | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {tPLH }}$ | A, B or C to Y. 4 Levels of Delay |  | 61 |  | 71 |  | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| $t_{\text {PHL }}$ | A, B or C to Y, 4 Levels of |  | 43 |  | 50 | ns |  |
| $t_{\text {PLH }}$ | A, B or C to W; 3 Levels of Delay |  | 35 |  | 41 | ns |  |
| $t_{\text {PHL }}$ |  |  | 46 |  | 53 |  |  |
| $t_{\text {PLH }}$ | Any D to Y |  | 35 |  | 41 | ns |  |
| $t_{\text {PHL }}$ |  |  | 26 |  | 30 |  |  |
| $t_{\text {PLH }}$ | Any D to W |  | 20 |  | 23 | ns |  |
| $t_{\text {PHL }}$ |  |  | 22 |  | 26 |  |  |
| $\mathrm{t}_{\mathrm{ZH}}$ | Output Enable to Y |  | 20 |  | 23 | ns |  |
| $\mathrm{t}_{\mathrm{ZL}}$ |  |  | 29 |  | 33 |  |  |
| $\mathrm{t}_{\mathrm{ZH}}$ | Output Enable to W |  | 24 |  | 27 | ns |  |
| $\mathrm{t}_{\mathrm{ZL}}$ |  |  | 27 |  | 32 |  |  |
| $\mathrm{t}_{\mathrm{HZ}}$ | Output Enable to Y |  | 35 |  | 41 | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega \end{aligned}$ |
| $t_{\text {LZ }}$ |  |  | 24 |  | 27 |  |  |
| $\mathrm{t}_{\mathrm{HZ}}$ | Output Enable to W |  | 38 |  | 44 | ns |  |
| $\mathrm{t}_{\mathrm{LZ}}$ |  |  | 24 |  | 27 |  |  |

*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

## FUNCTION TABLE

| INPUTS |  |  |  |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SELECT |  |  | LS151 Strobe S | LS251 <br> Output <br> Control S | $\begin{aligned} & \text { LS151 } \\ & \text { Output } \end{aligned}$ |  | $\begin{aligned} & \text { LS251 } \\ & \text { Output } \end{aligned}$ |  |
| X | x | x | H | H | L | H | z | z |
| L | L | L | L | L | $\mathrm{D}_{0}$ | $\overline{\mathrm{D}}_{0}$ | $\mathrm{D}_{0}$ | $\overline{\mathrm{D}}_{0}$ |
| L | L | H | L | L | $\mathrm{D}_{1}$ | $\overline{\mathrm{D}}_{1}$ | $\mathrm{D}_{1}$ | $\overline{\mathrm{D}}_{1}$ |
| L | H | L | L | L | $\mathrm{D}_{2}$ | $\overline{\mathrm{D}}_{2}$ | $\mathrm{D}_{2}$ | $\overline{\mathrm{D}}_{2}$ |
| L | H | H | L | L | $\mathrm{D}_{3}$ | $\overline{\mathrm{D}}_{3}$ | $\mathrm{D}_{3}$ | $\overline{\mathrm{D}}_{3}$ |
| H | L | L | L | L | $\mathrm{D}_{4}$ | $\overline{\mathrm{D}}_{4}$ | $\mathrm{D}_{4}$ | $\overline{\mathrm{D}}_{4}$ |
| H | L | H | L | L | $\mathrm{D}_{5}$ | $\overline{\mathrm{D}}_{5}$ | $\mathrm{D}_{5}$ | $\overline{\mathrm{D}}_{5}$ |
| H | H | L | L | L | $\mathrm{D}_{6}$ | $\overline{\mathrm{D}}_{6}$ | $\mathrm{D}_{6}$ | $\overline{\mathrm{D}}_{6}$ |
| H | H | H | L | L | $\mathrm{D}_{7}$ | $\overline{\mathrm{D}}_{7}$ | D7 | $\overline{\mathrm{D}}_{7}$ |

$$
\begin{array}{ll}
H=H \text { HIGH } & X=\text { Don't Care } \\
L=\text { LOW } & Z=\text { High Impedance }
\end{array}
$$

$\mathrm{D}_{0}-\mathrm{D}_{7}=$ The output will follow the HIGH-level or LOW-level of the selected input.
$\bar{D}_{0}-\bar{D}_{7}=$ The output will follow the complement of the HIGH. level or LOW-level of the selected input.

## DEFINITION OF FUNCTIONAL TERMS

A, B, C The three select inpus of the multiplexer.
$\mathrm{D}_{0}, \mathrm{D}_{1}, \mathrm{D}_{2}, \mathrm{D}_{3}$,
$\mathbf{D}_{4}, \mathbf{D}_{5}, \mathrm{D}_{6}, \mathrm{D}_{7}$ The eight data inputs of the multiplexer.
Y The true multiplexer output.
W The complement multiplexer output.
S Strobe. On the Am25LS151, a HIGH on the strobe forces the Y output LOW and the W output HIGH.
S Output Control. On the Am25LS251, a HIGH on the output control (or strobe) forces both the W and Y outputs to the high-impedance (off) state.

Am25LS • Am54LS/74LS LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS
'LS251 THREE-STATE OUTPUT

'LS151 STANDARD OUTPUT



## Am25LS153•Am54LS/74LS153 Am25LS253•Am54LS/74LS253

Dual 4-Line To 1-Line Data Selectors/Multiplexers

## DISTINCTIVE CHARACTERISTICS

- Performs serial to parallel conversion
- Standard, 'LS153, and three-state, 'LS253, output versions
- Am25LS devices offer the following improvements over Am54/74LS
- Higher speed
-50 mV lower $\mathrm{V}_{\mathrm{OL}}$
- Twice the fan-out over military range
$-440 \mu \mathrm{~A}$ source current
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

These dual four-input multiplexers provide the digital equivalent of a two-pole, four position switch with the position of both switches set by the logic levels supplied to the select inputs A and B. Each section of the Am25LS153 has a separate active-LOW enable (strobe) input that forces the output of that section LOW when a HIGH level is applied regardless of the other inputs.
The Am25LS253 features a three-state output to interface with bus-organized systems. Each section of the Am25LS253 has a separate active-LOW output control that disables the output driver (high-impedance state) of that section when a HIGH logic level is applied regardless of the other inputs.
The Am54LS/74LS153 and 253 are standard performance versions of the Am25LS153 and 253. See appropriate electrical characteristic tables for detailed Am25LS improvements.


## Am25LS/54LS/74LS153/253

Am25LS153 - Am25LS253

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

| COM | $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | (MIN. $=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V}$ ) |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ | (MIN. $=4.50 \mathrm{~V}$ | MAX. $=5.50 \mathrm{~V}$ ) |

## DC CHARACTERISTICS OVER OPERATING RANGE

| Parameters | Description |  | Test Co | diti | (Note |  | Min. | Typ.(Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | LS153XM | $\begin{aligned} & V_{C C}=M I N ., \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  | $\mathrm{I}_{\mathrm{OH}}=-440 \mu \mathrm{~A}$ |  | 2.5 | 3.4 |  | Volts |
|  |  | LS153XC |  |  | 2.7 | 3.4 |  |  |
|  |  | LS253XM |  |  | ${ }^{1} \mathrm{OH}=-1$ | mA | 2.4 | 3.4 |  |  |
|  |  | LS253XC |  |  | $\mathrm{I}_{\mathrm{OH}}=-2$ | 6mA | 2.4 | 3.2 |  |  |
| $\mathrm{v}_{\mathrm{OL}}$ | Output LOW Voltage |  |  |  | $\mathrm{IOL}=4 \mathrm{~m}$ |  |  |  | 0.4 | Volts |
|  |  |  | $\mathrm{IOL}=8 \mathrm{~m}$ |  |  |  |  |  | 0.45 |  |
| $\mathrm{V}_{1 H}$ | Input HIGH Level |  |  |  | Guaranteed input logical HIGH voltage for all inputs |  |  |  | 2 |  |  | Volts |
| $V_{1}$ | Input LOW Level |  | Guaranteed input logical LOW voltage for all inputs |  |  | MIL |  |  | 0.7 | Volts |
| VIL |  |  | COM'L |  |  | 0.8 |  |  |
| $v_{1}$ | Input Clamp Voltage |  |  |  |  | $V_{C C}=$ MIN., $I_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current |  | $V_{C C}=M A X ., V_{\text {IN }}=0.4 V$ |  |  |  |  |  | -0.36 | mA |
| ${ }^{1 / H}$ | Input HIGH Current |  | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |  |  |  |  |  | 0.1 | mA |
| ${ }^{\prime} \mathrm{OZ}$ | Off-State (HIGH Impedance) <br> Output Current Am25LS253 Only |  | $V_{C C}=M A X$. |  | $\mathrm{V}_{\mathrm{O}}=2$. |  |  |  | 20 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -20 |  |
| ${ }^{\prime} \mathrm{SC}$ | Output Short Circuit Current (Note 3) |  |  |  | $V_{C C}=M A X$. |  |  |  | -15 |  | -85 | mA |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current |  | $\begin{aligned} & V_{C C}=\text { MAX. } \\ & \text { (Note 4) } \end{aligned}$ |  | 53 |  |  | 6.2 | 10 |  |
|  |  |  |  | 53 |  |  | 7 | 12 |  |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. ' CC is measured with all outputs open and all inputs grounded.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

## DEFINITION OF FUNCTIONAL TERMS

$\mathbf{1 C}_{\mathbf{i}}, \mathbf{2} \mathbf{C}_{\mathbf{i}}$ Data Inputs. The four data inputs to each multiplexer ; $i=0,1,2$, and 3.
1Y, 2Y Multiplexer Outputs. The output of each four-input multiplexer.
A, B Select Inputs. The inputs used to determine which of the four data inputs are selected for the output.
G (Ami25LS153) Strobe. An active-LOW strobe used to enable the output. A HIGH level input forces the output LOW regardless of the other inputs.
G (Am25LS253) Output Control. An active-LOW three-state control used to enable the output. A HIGH level input forces the output to the high-impedance (off) state.

FUNCTION TABLE

| INPUTS |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Select | Data |  |  |  | LS153 <br> Strobe | LS253 <br> Output <br> Control | LS153 <br> Output | LS253 <br> Output |
| B | A | C O $_{0}$ | C $_{1}$ | C $_{2}$ | C $_{3}$ | G | G | Y |
| X | X | X | X | X | X | H | H | L |
| L | L | L | X | X | X | L | L | L |
| L | L | H | X | X | X | L | L | H |
| L | H | X | L | X | X | L | L | L |
| L | H | X | H | X | X | L | L | H |
| H | L | X | X | L | X | L | L | L |
| H | L | X | X | H | X | L | L | H |
| H | H | X | X | X | L | L | L | L |
| H | H | X | X | X | H | L | L | H |

$H=H I G H \quad L=L O W \quad X=$ Don't Care $\quad Z=$ High Impedance Note: A \& B are common to both 4 input multiplexers.

Am54LS/74LS153•Am54LS/74LS253

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

| COM'L | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\mathrm{V}_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | $(\mathrm{MIN} .=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V})$ |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ | (MIN. $=4.50 \mathrm{~V}$ | MAX. $=5.50 \mathrm{~V})$ |

## DC CHARACTERISTICS OVER OPERATING RANGE

| Parameters | Description |  | Test Conditions (Note 1) |  |  | Min. | Typ.(Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54LS153 | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}^{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |  | 2.5 | 3.4 |  | Volts |
|  |  | 74LS153 |  |  |  | 2.7 | 3.4 |  |  |
|  |  | 54LS253 |  | $1 \mathrm{OH}=-1 \mathrm{~mA}$ |  | 2.4 | 3.4 |  |  |
|  |  | 74LS253 |  | $\mathrm{IOH}=-2.6 \mathrm{mf}$ |  | 2.4 | 3.2 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage |  |  | $\mathrm{AlI}, \mathrm{IOL}=4 \mathrm{mf}$. |  |  |  | 0.4 | Volts |
|  |  |  | 74 LS only, $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  | 0.5 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level |  |  | Guaranteed input logical HIGH voltage for all inputs |  |  | 2 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level |  | Guaranteed input logical LOW N voltage for all inputs |  | 54LS |  |  | 0.7 | olts |
|  |  |  | 74LS |  |  | 0.8 | Volts |  |
| $V_{1}$ | Input Clamp Voltage |  |  |  | $\mathrm{V}_{\text {CC }}=$ MIN., $\mathrm{V}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current |  | $V_{C C}=M A X ., V_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  |  | -0.36 | mA |
| IIH | Input HIGH Current |  | $V_{C C}=M A X ., V_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |  |  |  |  | 0.1 | mA |
| $\mathrm{I}_{\mathrm{OZ}}$ | Off-State (HIGH Impedance) <br> Output Current Am54LS/74LS253 Only |  | $V_{C C}=\mathrm{MAX}$. | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  |  | 20 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -20 |  |
| ${ }^{\text {I SC }}$ | Output Short Circuit Current (Note 3) |  |  | $V_{C C}=M A X$. |  |  | -15 |  | -100 | mA |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} . \\ & \text { (Note 4) } \end{aligned}$ | LS153 |  |  | 6.2 | 10 | mA |
|  |  |  | LS253 |  | 7 | 12 |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second
4. ${ }^{1} \mathrm{CC}$ is measured with all outputs open and all inputs grounded.

Am25LS153/54LS153
SWITCHING CHARACTERISTICS

|  |  | Am25LS |  |  | Am54LS/74LS |  |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description | Min. | Typ. | Max. | Min. | Typ. | Max. |  |  |
| tPLH | Data to Output |  | 10 | 15 |  | 10 | 15 | ns | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =15 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }^{\text {tPHL }}$ |  |  | 10 | 16 |  | 17 | 26 |  |  |
| tPLH | Select to Output |  | 19 | 29 |  | 19 | 29 | ns |  |
| tPHL |  |  | 15 | 23 |  | 25 | 38 |  |  |
| tPLH | Strobe to Output |  | 16 | 24 |  | 16 | 24 | ns |  |
| tPHL |  |  | 12 | 18 |  | 21 | 32 |  |  |

Am25LS153 ONLY SWITCHING CHARACTERISTICS OVER OPERATING RANGE*

| Parameters | Description | Min. | Max. |
| :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}$ | Data to Output |  | 24 |
| $t_{\text {PHL }}$ |  |  | 25 |
| ${ }_{\text {tPLH }}$ | Select to Output |  | 42 |
| ${ }_{\text {tPHL }}$ |  |  | 34 |
| ${ }_{\text {tPLH }}$ | Strobe to Output |  | 35 |
| $t_{\text {PHL }}$ |  |  | 28 |


| Am25LS MIL |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ V_{C C}=5.0 \mathrm{~V} \pm 10 \% \\ \text { Min. } \quad \text { Max. } \end{gathered}$ |  |  |  |
|  |  |  |  |
|  | 27 | ns | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
|  | 29 |  |  |
|  | 48 | ns |  |
|  | 39 |  |  |
|  | 41 | ns |  |
|  | 32 |  |  |

[^8]Am25LS/54LS/74LS153/253
Am25LS253/54LS253
SWITCHING CHARACTERISTICS
$\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\right)$

Parameters
Description

| tPLH | Data to Output | 10 | 15 | 17 | 25 | ns | $\begin{aligned} C_{L} & =15 \mathrm{pF} \\ R_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPHL |  | 7 | 12 | 13 | 20 | , |  |
| tpLH | Select to Output | 20 | 30 | 30 | 45 | ns |  |
| ${ }_{\text {t PHL }}$ |  | 15 | 23 | 21 | 32 |  |  |
| ${ }^{\text {t }} \mathrm{ZH}$ | Output Control to Output | 17 | 25 | 15 | 28 | ns |  |
| ${ }^{\text {t }} \mathrm{ZL}$ |  | 12 | 18 | 15 | 23 |  |  |
| $\mathrm{t}_{\mathrm{Hz}}$ | Output Control to Output | 12 | 18 | 27 | 42 | ns | $C_{L}=5.0 \mathrm{pF}$ |
| ${ }_{t} \mathrm{~L} Z$ |  | 13 | 18 | 18 | 27 |  | $\mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega$ |

Am25LS253 ONLY
SWITCHING CHARACTERISTICS OVER OPERATING RANGE*

| Parameters | Description | $\begin{aligned} & \mathbf{v}_{\mathrm{CC}}= \\ & \text { Min. } \end{aligned}$ | $\begin{aligned} & V \pm 5 \% \\ & \text { Max. } \end{aligned}$ | $\begin{aligned} & \mathbf{V}_{\mathrm{CC}} \\ & \mathrm{Min} . \end{aligned}$ | $\begin{aligned} & \pm \mathbf{1 0 \%} \\ & \text { Max. } \end{aligned}$ | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}$ | Data to Output |  | 24 |  | 27 | ns | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| $t_{\text {PHL }}$ |  |  | 20 |  | 23 |  |  |
| $t_{\text {PLH }}$ | Select to Output |  | 43 |  | 50 | ns |  |
| $t_{\text {PHL }}$ |  |  | 34 |  | 39 |  |  |
| ${ }_{\text {t }}$ | Output Control to Output |  | 37 |  | 42 | ns |  |
| $\mathrm{t}_{\mathrm{ZL}}$ |  |  | 28 |  | 32 |  |  |
| $t_{\mathrm{Hz}}$ | Output Control to Output |  | 28 |  | 32 | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega \end{aligned}$ |
| $t_{\text {LZ }}$ |  |  | 28 |  | 32 |  |  |

*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

Am25LS - 54LS/74LS
LOW-POWER SCHOTTKY INPUT/OUTPUT
CURRENT INTERFACE CONDITIONS
'LS153
STANDARD OUTPUT

'LS253
THREE-STATE OUTPUT


Note: Actual current flow direction shown.

## APPLICATIONS



3
'LS253 DUAL 4-INPUT MULTIPLEXER IN A BUS-ORGANIZED SYSTEM

Metallization and Pad Layout
'LS153


# Am25LS157•Am54LS/74LS157 Am25LS158•Am54LS/74LS158 <br> <br> Quadruple 2-Line To 1-Line Data Selectors/Multiplexers 

 <br> <br> Quadruple 2-Line To 1-Line Data Selectors/Multiplexers}

## DISTINCTIVE CHARACTERISTICS

- Selects four of eight data inputs with single select line and overriding strobe
- Inverting 'LS158 and Non-inverting 'LS157 configurations
- Standard TTL outputs
- Am25LS devices offer the following improvements over Am54/74LS
- Higher speed
-50 mV lower $\mathrm{V}_{\mathrm{OL}}$
- Twice the fan-out over military range
$-440 \mu \mathrm{~A}$ source current at HIGH output
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

These data selectors/multiplexers are used to select a 4-bit word from one of two sources. The four outputs at the Am25LS157 present true data with respect to the input data. The four outputs of the Am25LS158 present inverted data with respect to the inputs and also minimize propagation delay. A common active-HIGH strobe (active-LOW enable) is provided on all devices.

A single select line, $S$, is used to select one of the two multiplexer input words. When the select is LOW, the A input word is present at the output. When the select is HIGH, the B input word is present at the output.
The Am54LS/74LS157 and 158 are standard performance versions of the Am25LS157 and 158. See appropriate electrical characteristic tables for detailed Am25LS improvements.

## LOGIC DIAGRAMS



## CONNECTION DIAGRAMS

Top Views


Note: Pin 1 is marked for orientation

LOGIC SYMBOL


## Am25LS157 • Am25LS158

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:
$\begin{array}{lllll}\text { COM'L } & \mathrm{T}_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} & V_{C C}=5.0 \mathrm{~V} \pm 5 \% & (\mathrm{MIN} .=4.75 \mathrm{~V} & \text { MAX. }=5.25 \mathrm{~V}) \\ \text { MIL } & \mathrm{T}_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} & V_{C C}=5.0 \mathrm{~V} \pm 10 \% & (\mathrm{MIN} .=4.50 \mathrm{~V} & \text { MAX. }=5.50 \mathrm{~V})\end{array}$
DC CHARACTERISTICS OVER OPERATING RANGE

| Parameters | Description | Test | onditions (Not |  | Min. | Typ.(Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{\mathrm{CC}}=\text { MIN. }, I_{\mathrm{OH}}=-440 \mu \mathrm{~A} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  | MIL | 2.5 | 3.4 |  | Volts |
|  |  |  |  | COM'L | 2.7 | 3.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M_{I N} . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ |  |  |  | 0.4 | Volts |
|  |  |  | $\mathrm{IOL}=8 \mathrm{~mA}$ |  |  |  | 0.45 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | MIL |  |  | 0.7 | Volts |
|  |  |  |  | COM'L |  |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input Clamp Voltage | $V_{C C}=$ MIN., $I_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| $1 / \mathrm{L}$ | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  | S or G |  |  | -0.36 | mA |
|  |  |  |  | A or B |  |  | -0.4 |  |
| ${ }^{1 / H}$ | Input HIGH Current | $V_{C C}=M A X ., V_{\text {IN }}=2.7 \mathrm{~V}$ |  | S or G |  |  | 20 | $\mu \mathrm{A}$ |
|  |  |  |  | A or B |  |  | 20 |  |
| 11 | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |  | S or G |  |  | 0.1 | mA |
|  |  |  |  | A or B |  |  | 0.1 |  |
| ISC | Output Short Circuit Current (Note 3) | $V_{C C}=\mathrm{MAX}$. |  |  | -15 |  | -85 | mA |
| ${ }^{\prime} \mathrm{CC}$ | Power Supply Current | $\begin{aligned} & V_{C C}=\text { MAX. } \\ & \text { (Note 4) } \end{aligned}$ | LS157 |  |  | 9.7 | 16 | mA |
|  |  |  | LS158 |  |  | 4.8 | 8 |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. ' CC is measured with all outputs open and 4.5 V applied to all inputs.

## Am54LS/74LS157 • Am54LS/74LS158

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

| COM'L | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | (MIN. $=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V}$ ) |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $\mathrm{T}_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ | (MIN. $=4.50 \mathrm{~V}$ | MAX. $=5.50 \mathrm{~V}$ ) |

## DC CHARACTERISTICS OVER OPERATING RANGE

| Parameters | Description | Test Conditions (Note 1) |  |  | Min. | Typ.(Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O H}=-400 \mu \mathrm{~A} \\ & V_{\text {IN }}=V_{\text {IH }} \text { or } V_{\text {IL }} . \end{aligned}$ |  | Am54LS | 2.5 | 3.4 |  | Volts |
|  |  |  |  | Am74LS | 2.7 | 3.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{AlI}, \mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ |  |  |  | 0.4 | Volts |
|  |  |  | 74 LS only, $\mathrm{IOL}=8 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | Am54LS |  |  | 0.7 | Volts |
|  |  |  |  | Am74LS |  |  | 0.8 |  |
| $V_{1}$ | Input Clamp Voltage | $V_{C C}=$ MIN., $I_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  | S or G |  |  | -0.8 | mA |
|  |  |  |  | A or B |  |  | -0.4 |  |
| $\mathrm{I}_{1 \mathrm{H}}$ | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  | S or G |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  |  | A or B |  |  | 20 |  |
| 11 | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |  | S or G |  |  | 0.2 | mA |
|  |  |  |  | A or B |  |  | 0.1 |  |
| ISC | Output Short Circuit Current (Note 3) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. |  |  | -15 |  | -100 | mA |
| ${ }^{\prime} \mathrm{CC}$ | Power Supply Current | $\begin{aligned} & V_{C C}=M A X . \\ & \text { (Note 4) } \end{aligned}$ | LS157 |  |  | 9.7 | 16 | mA |
|  |  |  | LS158 |  |  | 4.8 | 8 |  |

[^9]Am25LS/54LS/74LS157/158
MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

Am25LS157•Am54LS/74LS157
Am25LS158 • Am54LS/74LS158
SWITCHING CHARACTERISTICS
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ )

|  | C |  |  | , |  |  | TS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Paramete | Descriptio |  | Min. | Typ | Max. | Min. | Typ | Max. | Units | Test Conditions |
|  |  | LS157 |  | 8 | 12 |  | 9 | 14 |  |  |
| ${ }^{\text {tPLH}}$ | Data to Output | LS158 |  | 5 | 9 |  | 7 | 12 | ns |  |
|  | Data to Output | LS157 |  | 8 | 12 |  | 9 | 14 |  |  |
| ${ }^{\text {PPHL }}$ | Data to Output | LS158 |  | 7 | 11 |  | 7 | 12 | ns |  |
|  | Strobe to Output | LS157 |  | 12 | 18 |  | 13 | 20 |  |  |
| tPLH | Strobe to Output | LS158 |  | 8 | 12 |  | 11 | 17 | ns | $C_{L}=15 \mathrm{pF}$ |
|  | Strobe to Output | LS157 |  | 10 | 16 |  | 14 | 21 |  | $\mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega$ |
| ${ }^{\text {tPHL }}$ | Strobe to Output | LS158 |  | 11 | 17 |  | 12 | 18 | ns |  |
|  | Select to Out | LS157 |  | 15 | 23 |  | 15 | 23 |  |  |
| tPLH | Select to Output | LS158 |  | 13 | 20 |  | 13 | 20 | ns |  |
|  | Select to Output | LS157 |  | 14 | 21 |  | 18 | 27 |  |  |
| ${ }^{\text {P }}$ HL | Select to Output | LS158 |  | 14 | 21 |  | 16 | 24 | ns |  |

Am25LS ONLY
SWITCHING CHARACTERISTICS OVER OPERATING RANGE*

| Parameters | Description |  | $V_{C C}$ <br> Min. | $\begin{aligned} & V \pm 5 \% \\ & \text { Max. } \end{aligned}$ | $\begin{aligned} & \mathbf{v}_{\mathrm{CC}}= \\ & \mathbf{M i n} . \end{aligned}$ | $\begin{aligned} & \pm 10 \% \\ & \text { Max. } \end{aligned}$ | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {tPLH }}$ | Data to Output | LS157 |  | 20 |  | 23 | ns | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
|  |  | LS158 |  | 16 |  | 18 |  |  |
| $t_{\text {PHL }}$ | Data to Output | LS157 |  | 20 |  | 23 | ns |  |
|  |  | LS158 |  | 18 |  | 21 |  |  |
| $t_{\text {PLH }}$ | Strobe to Output | LS157 |  | 28 |  | 32 | ns |  |
|  |  | LS158 |  | 20 |  | 23 |  |  |
| $t_{\text {PHL }}$ | $\cdots$ Strobe to Output | LS157 |  | 25 |  | 29 | ns |  |
|  |  | LS158 |  | 26 |  | 30 |  |  |
| ${ }_{\text {tPLH }}$ | Select to Output | LS157 |  | 34 |  | 39 | ns |  |
|  |  | LS158 |  | 30 |  | 35 |  |  |
| $t_{\text {PHL }}$ | Select to Output | LS157 |  | 31 |  | 36 | ns |  |
|  |  | LS158 |  | 31 |  | 36 |  |  |

*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

## DEFINITION OF FUNCTIONAL TERMS

1A, 2A, 3A, 4A The data inputs for the 4 -bits of the $A$ word. $1 \mathrm{~B}, 2 \mathrm{~B}, 3 \mathrm{~B}, 4 \mathrm{~B}$ The data inputs for the 4 -bits of the B word. 1Y, 2Y, 3Y, 4Y The four outputs of the multiplexer. The input data is inverted at the output.on the Am25LS158 and non-inverted at the output for the Am25LS157.
G Strobe. When the strobe is HIGH, the four outputs of the Am25LS157 are LOW and the outputs of the Am25LS158 are HIGH. When the strobe is LOW, the devices are enabled to pass data.
S Select. When the select input is LOW, the A word is present at the output. When the select input is HIGH, the B word is present at the output.

## FUNCTION TABLE

| INPUTS |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Strobe <br> G | Select <br> S | Data <br> A | Data <br> B | LS157 <br> Y | LS158 <br> Y |
| H | X | X | X | L | H |
| L | L | L | X | L | H |
| L | L | H | X | H | L |
| L | H | X | L | L | H |
| L | H | X | H | H | L |

## APPLICATION



FUNCTION TABLE

| State Number | Select |  |  |  |  | Output |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{S}_{4}$ | $\mathrm{S}_{3}$ | $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | W | X | Y | z |
| 0 | 0 | 0 | 0 | 0 | 0 | A | C | B | D |
| 1 | 0 | 0 | 0 | 0 | 1 | D | B | A | C |
| 2 | 0 | 0 | 0 | 1 | 0 | C | A | D | B |
| 3 | 0 | 0 | 0 | 1 | 1 | B | D | C | A |
| 4 | 0 | 0 | 1 | 0 | 0 | D | A | C | B |
| 5 | 0 | 0 | 1 | 0 | 1 | C | D | B | A |
| 6 | 0 | 0 | 1 | 1 | 0 | B | C | A | D |
| 7 | 0 | 0 | 1 | 1 | 1 | A | B | D | C |
| 8 | 0 | 1 | 0 | 0 | 0 | B | D | A | C |
| 9 | 0 | 1 | 0 | 0 | 1 | A | C | D | B |
| 10 | 0 | 1 | 0 | 1 | 0 | D | B | C | A |
| 11 | 0 | 1 | 0 | 1 | 1 | C | A | B | D |
| 12 | 0 | 1 | 1 | 0 | 0 | C | B | D | A |
| 13 | 0 | 1 | 1 | 0 | 1 | B | A | C | D |
| 14 | 0 | 1 | 1 | 1 | 0 | A | D | B | C |
| 15 | 0 | 1 | 1 | 1 | 1 | D | C | A | B |
| 16 | 1 | 0 | 0 | 0 | 0 |  | Stat |  |  |
| 17 | 1 | 0 | 0 | 0 | 1 |  | Stat |  |  |
| 18 | 1 | 0 | 0 | 1 | 0 |  | Stat |  |  |
| 19 | 1 | 0 | 0 | 1 | 1 |  | Stat |  |  |
| 20 | 1 | 0 | 1 | 0 | 0 | D | A | B | C |
| 21 | 1 | 0 | 1 | 0 | 1 | C | D | A | B |
| 22 | 1 | 0 | 1 | 1 | 0 | B | C | D | A |
| 23 | 1 | 0 | 1 | 1 | 1 | A | B | C | D |
| 24 | 1 | 1 | 0 | 0 | 0 |  | Stat |  |  |
| 25 | 1 | 1 | 0 | 0 | 1 |  | Stat |  |  |
| 26 | 1 | 1 | 0 | 1 | 0 |  | Stat |  |  |
| 27 | 1 | 1 | 0 | 1 | 1 |  | Stat |  |  |
| 28 | 1 | 1 | 1 | 0 | 0 | C | B | A | D |
| 29 | 1 | 1 | 1 | 0 | 1 | B | A | D | C |
| 30 | 1 | 1 | 1 | 1 | 0 | A | D | C | B |
| 31 | 1 | 1 | 1 | 1 | 1 | D | C | B | A |

Two Am25S10 four-bit shifters are used in conjunction with an Am25LS157 multiplexer to perform all possible permutations on four inputs. The number of combinations possible on $n$ items is given as $n$ !. Thus, for $n$ equal to 4,24 combinations are possible. The Function Table shows all 32 combinations of the 5 -bit select code including the 8 redundant states. This connection can be particularly useful in security systems and certain random number generation schemes. The eight redundant states can be placed at other select field locations through proper design.


# Am25LS160A/161A/162A/163A Am54LS/74LS160A/161A/162A/163A 

## Synchronous Four-Bit Counters

## DISTINCTIVE CHARACTERISTICS

- Synchronous presettable counters
- Decade ('LS160A and 'LS162A) and binary ('LS161A and 'LS163A) counters
- Asynchronous ('LS160A and 'LS161A) and synchronous ('LS162A and 'LS163A) clear inputs
- Am25LS devices offer the following improvements over Am54/74LS
- Higher speed
-50 mV lower $\mathrm{V}_{\mathrm{OL}}$
- Twice the fan-out over military range
$-440 \mu \mathrm{~A}$ source current
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am25LS160A, Am25LS161A, Am25LS162A and Am25LS163A synchronous, presettable counters have internal look-ahead carry and ripple carry output for high-speed counting applications. The Am25LS160A and Am25LS162A are decade counters and the Am25LS161A and Am25LS163A are 4 -bit binary counters. Counting or loading occurs on the positive transition of the clock pulse. A LOW level on the load input causes the data on the $A, B, C$ and $D$ inputs to be shifted to the appropriate Q outputs on the next positive clock transition. The load need meet only the set-up and hold time requirements with respect to the clock.
The Am25LS160A and the Am25LS161A feature an asynchronous clear. A LOW level at the clear input sets the Q outputs LOW regardless of the other inputs. The Am25LS 162A and Am25LS163A have a synchronous clear. A LOW level at the clear input sets the Q outputs LOW after the next positive clock transition regardless of the enable inputs.
Both count-enable inputs $P$ and $T$ must be HIGH to count. Count enable T is included in the ripple carry output gate for cascading connection. The enable P or T inputs need meet only the set-up and hold time requirements with respect to the clock.
The Am54LS/74LS160A series are standard performance versions of the Am25LS160A series counters. See appropriate electrical characteristic tables for detailed Am25LS improvements.

## LOGIC DIAGRAMS

Am25LS160A Synchronous Decade Counter


Am25LS162A synchronous decade counters are similar; however, the clear is synchronous as shown for the Am25LS163A binary counters.

Am25LS163A Synchronous Binary Counter


Am25LS161A synchronous binary counters are similar; however, the clear is asynchronous as shown for the Am25LS160A decade counters.

CONNECTION DIAGRAM
Top View


Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL



Am25LS160A, 161A, 162A and 163A
ELECTRICAL CHARACTERISTICS
The Following Conditions Apply Unless Otherwise Specified:

| COM'L | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$ | $(\mathrm{MIN} .=4.75 \mathrm{~V}$ | $\mathrm{MAX}=5.25 \mathrm{~V})$ |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ | (MIN. $=4.50 \mathrm{~V}$ | MAX. $=5.50 \mathrm{~V})$ |

DC CHARACTERISTICS OVER OPERATING RANGE

| Parameters | Description | Test Conditions (Note 1) |  | Min. | Typ. (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ MIN., $\mathrm{IOH}^{=}=-440 \mu \mathrm{~A}$ | MIL | 2.5 | 3.4 |  | Volts |
|  |  | $V_{\text {IN }}=V_{\text {IH }}$ or $V_{\text {IL }}$ | COM'L | 2.7 | 3.4 |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $V_{C C}=$ MIN. | $1 \mathrm{OL}=4.0 \mathrm{~mA}$ |  | 0.25 | 0.4 | Volts |
|  |  | $V_{\text {IN }}=V_{\text {IH }}$ or $V_{\text {IL }}$ | $1 \mathrm{OL}=8.0 \mathrm{~mA}$ |  | 0.35 | 0.45 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs | MIL |  |  | 0.7 | Volts |
|  |  |  | COM'L |  |  | 0.8 |  |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ | A, B, C, D, EN P, CP |  |  | -0.4 | mA |
|  |  |  | Load, EN T |  |  | -0.8 |  |
|  |  |  | Clear '160A, '161A |  |  | -0.4 |  |
|  |  |  | Clear '162A, '163A |  |  | -0.4 |  |
| $I_{1 H}$ | Input HIGH Current | $V_{C C}=M A X ., V_{\text {IN }}=2.7 \mathrm{~V}$ | A, B, C, D, EN P, CP |  |  | 20 | $\mu \mathrm{A}$ |
|  |  |  | Load, EN T |  |  | 40 |  |
|  |  |  | Clear '160A, '161A |  |  | 20 |  |
|  |  |  | Clear '162A, '163A |  |  | 20 |  |
| 11 | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ | A, B, C, D, EN P, CP |  |  | 0.1 | mA |
|  |  |  | Load, EN T |  |  | 0.2 |  |
|  |  |  | Clear '160A, '161A |  |  | 0.1 |  |
|  |  |  | Clear '162A, '163A |  |  | 0.1 |  |
| ${ }^{\text {I }} \mathrm{SC}$ | Output Short Circuit Current (Note 3) | $V_{C C}=$ MAX |  | -15 |  | -85 | mA |
| ${ }^{1} \mathrm{CCH}$ | Power Supply Current All Outputs HIGH | $V_{C C}=$ MAX. (Note 4) |  |  | 18 | 31 | mA |
| ${ }^{1} \mathrm{CCL}$ | Power Supply Current All Outputs LOW | $\mathrm{V}_{\mathrm{CC}}=$ MAX. (Note 5) |  |  | 19 | 32 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. ${ }^{1} \mathrm{CCH}$ is measured with the load input HIGH, then again with the load input LOW, with all other inputs HIGH and all outputs open.
5. ${ }^{\text {CCCL }}$ is measured with the clock input HIGH, then again with the clock input LOW, with all other inputs LOW and all outputs open

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to +V CC max |
| DC Input Voltage | $-0.5 \mathrm{~V} \mathrm{to}+7.0 \mathrm{~V}$ |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

Am25LS/54LS/74LS160A/161A/162A/163A
Am54LS/74LS160A, 161A, 162A and 163A

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:
COM'L
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
$(\mathrm{MIN} .=4.75 \mathrm{~V}$
MAX. $=5.25 \mathrm{~V}$ )
MIL
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 V \pm 10 \%$
$(\mathrm{MIN} .=4.50 \mathrm{~V}$
MAX. $=5.50 \mathrm{~V}$ )

## DC CHARACTERISTICS OVER OPERATING RANGE

| Parameters |  | Test Conditions (Note 1) |  | Min. | Typ. (Note 2) | Max. |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\ & \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IH }} \text { or } V_{\text {IL }} \end{aligned}$ | MIL | 2.5 | 3.4 |  | Volts |
|  |  |  | COM'L | 2.7 | 3.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | All, $\mathrm{IOL}=4 \mathrm{~mA}$ |  | 0.25 | 0.4 | Volts |
|  |  |  | 74 LS only, $\mathrm{IOL}=8 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs | MIL |  |  | 0.7 | Volts |
|  |  |  | COM'L |  |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\text {CC }}=$ MIN., $\mathrm{I}^{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $V_{C C}=$ MAX., $V_{\text {IN }}=0.4 \mathrm{~V}$ | A, B, C, D, EN P |  |  | -0.4 | mA |
|  |  |  | Load, EN T, CP |  |  | -0.8 |  |
|  |  |  | Clear '160A, '161A |  |  | -0.4 |  |
|  |  |  | Clear '162A, '163A |  |  | -0.8 |  |
| ${ }^{1 / H}$ | Input HIGH Current | $V_{C C}=M A X ., V_{\text {IN }}=2.7 \mathrm{~V}$ | A, B, C, D, EN P |  |  | 20 | $\mu \mathrm{A}$ |
|  |  |  | Load, CP, EN T |  |  | 40 |  |
|  |  |  | Clear '160A, '161A |  |  | 20 |  |
|  |  |  | Clear '162A, '163A |  |  | 40 |  |
| 11 | Input HIGH Current | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ | A, B, C, D, EN P |  |  | 0.1 | mA |
|  |  |  | Load, CP, EN T |  |  | 0.2 |  |
|  |  |  | Clear '160A, '161A |  |  | 0.1 |  |
|  |  |  | Clear '162A, '163A |  |  | 0.2 |  |
| ISC | Output Short Circuit Current (Note 3) | $V_{C C}=M A X$. |  | -15 |  | -100 | mA |
| ${ }^{1} \mathrm{CCH}$ | Power Supply Current All Outputs HIGH | $\mathrm{V}_{\mathrm{CC}}=$ MAX. (Note 4) |  |  | 18 | 31 | mA |
| ${ }^{1} \mathrm{CCL}$ | Power Supply Current All Outputs LOW | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} .($ Note 5$)$ |  |  | 19 | 32 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{C}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. ${ }^{1} \mathrm{CCH}$ is measured with the load input HIGH, then again with the load input LOW, with all other inputs HIGH and all outputs open.
5. ICCL is measured with the clock input HIGH, then again with the clock input LOW, with all other inputs LOW and all outputs open.

## SWITCHING CHARACTERISTICS

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ )


Notes: 1. Measured from clear input on 'LS160A and 'LS161A. Measured from clock input on 'LS162A and 'LS163A.
2. Applies to 'LS162A and 'LS163A only.
3. Per industry convention, $f_{\max }$ is the worst case value of the maximum device operating frequency with no constraints on $t_{r}, t_{f}$, pulse width or duty cycle.

Am25LS ONLY
SWITCHING CHARACTERISTICS
OVER OPERATING RANGE*

| Parameters |  | scription | $V_{C C}$ <br> Min. | $\begin{aligned} & \mathrm{V} \pm \mathbf{5 \%} \\ & \text { Max. } \end{aligned}$ | $V_{\text {CC }}$ <br> Min. | $\begin{aligned} & \pm 10 \% \\ & \text { Max. } \end{aligned}$ | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PLH }}$ | Clock to Carry Output |  |  | 43 |  | 50 | ns | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }^{\text {t }}$ PHL |  |  |  | 40 |  | 47 |  |  |
| $t_{\text {PLH }}$ | Clock to Q Output with Load Input HIGH |  |  | 28 |  | 32 | ns |  |
| $t_{\text {PHL }}$ |  |  |  | 30 |  | 35 |  |  |
| ${ }_{\text {tPLH }}$ | Enable T to Carry Output |  |  | 18 |  | 21 | ns |  |
| $t_{\text {PHL }}$ |  |  |  | 18 |  | 21 |  |  |
| $\mathrm{t}_{\text {PLH }}$ | Clock to Q Output with Load Input LOW |  |  | 28 |  | 32 | ns |  |
| ${ }_{\text {t }}$ |  |  |  | 30 |  | 35 |  |  |
| $t_{\text {PHL }}$ | Clear to Q Output (Note 1) |  |  | 41 |  | 47 | ns |  |
| $\mathrm{t}_{\mathrm{pw}}$ | Pulse Width | Clock | 37 |  | 42 |  | ns |  |
|  |  | Clear | 30 |  | 35 |  |  |  |
| $\mathrm{t}_{\text {s }}$ | Set-up Time | Data - A, B, C, D | 30 |  | 35 |  | ns |  |
|  |  | Enable P | 30 |  | 35 |  |  |  |
|  |  | Load, Enable T | 30 |  | 35 |  |  |  |
|  |  | Clear (Note 2) | 30 |  | 35 |  |  |  |
| $t^{\prime}$ | Hold Time - Any Input |  | 8 |  | 9 |  | ns |  |
| $\mathbf{f}_{\text {max }}$ (Note3) | Maximum Clock Frequency |  | 26 |  | 23 |  | MHz |  |

[^10]
## DEFINITION OF FUNCTIONAL TERMS

CP Clock pulse. Enters data or counts on the positive-going edge.
CLR Clear. On the Am25LS160A and Am25LS161A, the clear is asynchronous. A LOW on the clear sets all four flip-flops LOW. On the Am25LS162A and Am25LS163A the clear is synchronous. A LOW on the clear sets all four flip-flops LOW after the next positive-going clock edge.
Load Load. When the load is LOW, data on the A, B, C and D inputs is transferred to the output on the positive-going clock edge. When the load is HIGH, the counter is enabled.
EN P Enable P. Parallel count enable. Must be HIGH to count.
EN T Enable T. Serial trickle count enable. Must be HIGH to count.
A, B, C, D The four counter parallel inputs.
$\mathbf{Q}_{A}, \mathbf{Q}_{B}, \mathbf{Q}_{C}, \mathbf{Q}_{D}$ The four counter outputs.
Carry Output Carry look-ahead circuitry for cascading. Will be HIGH when the four-bit counter is maximum (1001 for BCD and 1111 for binary).

Am25LS • Am54LS/74LS LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS


Note: Actual current flow direction shown

## APPLICATIONS



High-speed, look-ahead carry counter for BCD (Am25LS160A or Am25LS162A) or binary (Am25LS161A or Am25LS163A). Can count modulo $\mathrm{N}, \mathrm{N}_{1}$-to- $\mathrm{N}_{2}$, or $\mathrm{N}_{1}$-to- N maximum.

Metallization and Pad Layout


DIE SIZE 0.072' X 0.082'

## Am25LS164•Am54LS/74LS164

8-Bit Serial-In, Parallel-Out Shift Register

## DISTINCTIVE CHARACTERISTICS

- Gated serial inputs
- Asynchronous clear
- Am25LS devices offer the following improvements over Am54/74LS
- Higher speed
-50 mV lower $\mathrm{V}_{\mathrm{OL}}$ at $\mathrm{IOL}=8 \mathrm{~mA}$
- Twice the fan-out over military range
$-440 \mu \mathrm{~A}$ source current at HIGH output
- 100\% product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am25LS164 and Am54LS/74LS164 are eight-bit, serial in/parallel out shift registers built using advanced Low-Power Schottky processing. A gated input provides enable/disable control over incoming data such that the data can be entered or logic zeros can be entered into the register.
An asynchronous clear input can be used to simultaneously clear the eight flip-flops in the device. When the clear input is LOW, all internal flip-flops are forced LOW independent of the clock input. An incoming data bit is entered into the $\mathrm{O}_{\mathrm{a}}$ flip-flop and the data in all internal flip-flops is shifted right on the LOW-to-HIGH transition of the clock input.

The Am54LS/74LS164 is a standard performance version of the Am25LS164. See appropriate electrical characteristic tables for detailed Am25LS improvements.

## LOGIC DIAGRAM



CONNECTION DIAGRAM
Top View


$V_{C C}=\operatorname{Pin} 14$
GND $=\operatorname{Pin} 7$

The Following Conditions Apply Unless Otherwise Specified:

| COM'L | $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | MIN. $=4.75 \mathrm{~V}$ | $\mathrm{MAX}=5.25 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $\mathrm{T}_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ | MIN. $=4.50 \mathrm{~V}$ | $\mathrm{MAX}=5.50 \mathrm{~V}$ |

DC CHARACTERISTICS OVER OPERATING RANGE Typ.

| Parameters | Description | Test Conditions ( Note 1) |  | Min. | (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O H}=-440 \mu \mathrm{~A} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | MIL | 2.5 | 3.4 |  | Volts |
|  |  |  | COM'L | 2.7 | 3.4 |  |  |
| $\mathrm{v}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | ${ }^{\prime} \mathrm{OL}=4.0 \mathrm{~mA}$ |  | 0.25 | 0.4 | Volts |
|  |  |  | $\mathrm{I}^{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.35 | 0.45 |  |
| $V_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| $v_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs | MIL |  |  | 0.7 | Volts |
|  |  |  | COM'L |  |  | 0.8 |  |
| $v_{1}$ | Input Clamp Voltage | $V_{C C}=$ MIN., $\mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $V_{C C}=M A X ., V_{I N}=0.4 V$ | Clock, Clear |  |  | -0.36 | mA |
|  |  |  | A, B |  |  | -0.4 |  |
| IIH | Input HIGH Current | $V_{C C}=$ MAX., $V_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  | 20 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $V_{C C}=$ MAX., $V_{\text {IN }}=7.0 \mathrm{~V}$ |  |  |  | 0.1 | mA |
| ${ }^{\text {ISC }}$ | Output Short Circuit Current (Note 3) | $V_{C C}=$ MAX. |  | -15 |  | -85 | mA |
| Icc | Power Supply Current (Note 4) | $\mathrm{V}_{C C}=\mathrm{MAX}$. |  |  | 16 | 27 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. Measured with outputs open, serial inputs grounded, and a momentary ground, then 4.5 V applied to the clear input.

## Am25LS•Am54LS/74LS

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

## DEFINITION OF FUNCTIONAL TERMS

A, B The serial inputs to the device. If either the $A$ input is LOW or the B input is LOW, the $\mathrm{Q}_{A}$ flip-flop will be set LOW on the LOW-to-HIGH transition of the clock.

Clear An asynchronous master reset for the eight flip-flops in the device. When the clear input is LOW, all internal flip-flops are set LOW independent of the clock.
$\mathbf{O}_{\mathbf{A}}-\mathbf{O}_{\mathbf{H}}$ The eight true outputs of the eight-bit register.
Clock The clock input to the register. Data is entered into the register on the LOW-to-HIGH transition of the clock input.

Metallization and Pad Layout


## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:
COM'L $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \% \quad$ MIN. $=4.75 \mathrm{~V}$
$\mathrm{MAX}=5.25 \mathrm{~V}$
MIL $\quad T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \% \quad \mathrm{MIN} .=4.50 \mathrm{~V}$
$\mathrm{MAX} .=5.50 \mathrm{~V}$

DC CHARACTERISTICS OVER OPERATING RANGE
Typ.

| Parameters | Description | Test Conditions (Note 1) |  |  | Min. | (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M_{I N} ., I_{O H}=-400 \mu \mathrm{~A} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  | MIL | 2.5 | 3.4 |  | Volts |
|  |  |  |  | COM'L | 2.7 | 3.4 |  |  |
|  | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | All, $\mathrm{IOL}^{(1)} 4.0 \mathrm{~mA}$ |  |  | 0.25 | 0.4 | Volts |
|  |  |  | 74 LS only, $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.35 | 0.5 |  |
| $V_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | MIL |  |  | 0.7 | Volts |
|  |  |  |  | COM ${ }^{\text {L }}$ |  |  | 0.8 |  |
| $v_{1}$ | Input Clamp Voltage | $V_{C C}=$ MIN., $I_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $V_{C C}=$ MAX., $V_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  |  | $-0.4$ | mA |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $V_{C C}=M A X ., V_{1 N}=2.7 \mathrm{~V}$ |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX},. \mathrm{~V}_{\text {IN }}=7.0 \mathrm{~V}$ |  |  |  |  | 0.1 | mA |
| ISC | Output Short Circuit Current (Note 3) | $V_{C C}=M A X$. |  |  | -15 |  | -100 | mA |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current (Note 4) | $V_{C C}=M A X$. |  |  |  | 16 | 27 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. Measured with outputs open, serial inputs grounded, and a momentary ground, then 4.5 V applied to the clear input.

## Am25LS • Am54LS/74LS LOW POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Am25LS/54LS/74LS164
SWITCHING CHARACTERISTICS
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ )
Parameters
Description
Am25LS

| ${ }^{\text {t PLH }}$ | Clock to Output |  | 14 | 20 |  | 17 | 27 | ns | $\begin{aligned} C_{L} & =15 p \mathrm{~F} \\ R_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {tPHL }}$ |  |  | 15 | 22 |  | 21 | 32 |  |  |
| ${ }^{\text {tPHL }}$ | Clear to Output |  | 19 | 29 |  | 24 | 36 | ns |  |
| ${ }_{\text {tpw }}$ | Clock or Clear | 17 |  |  | 20 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{s}}$ | Data | 10 |  |  | 15 |  |  | ns |  |
| $t_{h}$ | Data | 5.0 |  |  | 5.0 |  |  | ns |  |
| $\mathrm{t}_{5}$ | Clear Recovery Time | 20 |  |  | - | - |  | ns |  |
| $f_{\text {max }}($ Note 1) | Maximum Clock Frequency | 35 | 42 |  | 25 | 36 |  | MHz |  |

Note 1. Per industry convention, $f_{\max }$ is the worst case value of the maximum device operating frequency with no constraints on $t_{r}, t_{f}$, pulse width or duty cycle.

Am25LS ONLY SWITCHING CHARACTERISTICS OVER OPERATING RANGE*

| OVER OPER | ( |  | $\pm 5 \%$ | $\mathrm{V}_{\mathrm{cc}}$ | $\pm 10 \%$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description | Min. | Max. | Min. | Max. | Units | Test Conditions |
| tPLH | Clock to Output |  | 26 |  | 30 | ns |  |
| $t_{\text {P }}$ HL | Clock to Output |  | 30 |  | 35 |  |  |
| $t_{\text {t }}^{\text {PHL }}$ | Clear to Output |  | 37 |  | 42 | ns |  |
| ${ }_{\text {tpw }}$ | Clock or Clear | 22 |  | 25 |  | ns | $C_{L}=50 \mathrm{pF}$ |
| $t_{s}$ | Data | 13 |  | 15 |  | ns | $\mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega$ |
| $t^{\text {h }}$ | Data | 5 |  | 5 |  | ns |  |
| $\mathrm{t}_{\mathrm{s}}$ | Clear Recovery Time | 25 |  | 30 |  | ns |  |
| $\mathrm{f}_{\text {max }}$ (Note 1) | Maximum Clock Frequency | 25 |  | 20 |  | MHz |  |

[^11]
## TRUTH TABLE

| Function | Clear | Clock |  |  | $\mathbf{O}_{\text {A }}$ | $\mathrm{O}_{\mathrm{B}}$ | ${ }^{\text {O }}$ | $\mathrm{O}_{\text {D }}$ | $\mathrm{O}_{\mathrm{E}}$ | $\mathrm{O}_{\mathrm{F}}$ | $\mathbf{Q}_{\mathbf{G}}$ | $\mathrm{O}_{\mathrm{H}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clear | L | x | $\times$ | x | L | L | L | L | L | L | L | L |
| Shift <br> Right | H | $\uparrow$ | L | L | L | $\mathrm{a}_{\text {A }}$ | $\mathrm{O}_{\mathrm{B}}$ | $\mathrm{O}_{\mathrm{C}}$ | $\mathrm{O}_{\mathrm{D}}$ | $\mathrm{Q}_{\mathrm{E}}$ | $\mathrm{Q}_{\mathrm{F}}$ | $\mathrm{O}_{\mathrm{G}}$ |
|  | H | $\uparrow$ | L | H | L | $\mathrm{a}_{\text {A }}$ | $\mathrm{O}_{\mathrm{B}}$ | $\mathrm{O}_{\mathrm{C}}$ | $\mathrm{O}_{\mathrm{D}}$ | $\mathrm{Q}_{\mathrm{E}}$ | $\mathrm{Q}_{\mathrm{F}}$ | $\mathrm{Q}_{\mathrm{G}}$ |
|  | H | $\uparrow$ | H | L | L | $\mathrm{a}_{\text {A }}$ | $\mathrm{O}_{\mathrm{B}}$ | $\mathrm{Q}_{\mathrm{C}}$ | $Q_{D}$ | $\mathrm{Q}_{\mathrm{E}}$ | $\mathrm{Q}_{\mathrm{F}}$ | $\mathrm{O}_{\mathrm{G}}$ |
|  | H | $\uparrow$ | H | H | H | $\mathrm{a}_{\text {A }}$ | $\mathrm{O}_{\mathrm{B}}$ | ${ }^{\circ} \mathrm{C}$ | $\alpha_{D}$ | $\mathrm{O}_{\mathrm{E}}$ | $\mathrm{O}_{\mathrm{F}}$ | $\mathrm{O}_{\mathrm{G}}$ |


| L $=$ LOW | $\uparrow=$ LOW-to-HIGH transition |
| :--- | :--- |
| $H=$ HIGH | $X=$ Don't |

$H=$ HIGH $X=$ Don't care

## ORDERING INFORMATION

\(\left.$$
\begin{array}{cccc}\text { Package } & \text { Temperature } \\
\text { Range }\end{array}
$$ \quad \begin{array}{c}Am25LS164 <br>
Order <br>

Number\end{array}\right) ~\)| SN54/74LS164 |
| :---: |
| Order |
| Number |

## APPLICATION



16-Bit Serial In Parallel Out Register.

# Am25LS168A•Am25LS169A Am54LS/74LS168A • Am54LS/74LS169A 

## Synchronous Four-Bit Programmable Up-Down Counter

## DISTINCTIVE CHARACTERISTICS

- All operations are synchronous
- Internal look-ahead carry logic for high-speed counting
- Ripple carry output provided for cascading
- One line up/down control
- Changes state on LOW-to-HIGH transition of clock
- Am25LS devices offer the following improvements over Am54/74LS
- Higher speed
-50 mV lower $\mathrm{V}_{\mathrm{OL}}$ at $\mathrm{IOL}=8 \mathrm{~mA}$
- Twice the fan-out over military range
$-440 \mu \mathrm{~A}$ source current at HIGH output
- $100 \%$ product assurance screening to MIL-STD- 883 requirements


## FUNCTIONAL DESCRIPTION

The 'LS168A and 'LS169A are fully synchronous programmable up/down counters. All operations occur on the positive edge of the clock input. Proper operation only requires the user to meet the set-up and hold times. With the LOAD input LOW the outputs will be programmed by the parallel data inputs on the LOW-to-HIGH transition of the clock. Counting is enabled only when $\overline{E N T}$ and $\overline{E N P}$ are LOW. The up/down inputs ( $U / \bar{D}$ ) control of the direction of the count. HIGH counts up and LOW counts down. Internal Look-Ahead Carry logic and active LOW ripple carry output ( $\overline{\mathrm{RCO}}$ ) allows for high-speed counting and cascading. During up count, the $\overline{\mathrm{RCO}}$ is LOW at binary 9 for the 'LS168A (binary 15 for the 'LS169A) and upon down count, it is LOW at binary 0 (same for the 'LS169A). Cascaded operation requires only the $\overline{\mathrm{RCO}}$ to be connected to the succeeding block at $\overline{\mathrm{EN} T}$.
The Am54LS/74LS168A and 169A are standard performance versions of the Am25LS168A and 169A. See appropriate electrical characteristic tables for detailed Am25LS improvements.


## Am25LS168A • Am25LS169A

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

| COM'L | $\top_{A}=0^{\circ} \mathrm{C}+0+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | MIN. $=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $\mathrm{T}_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ | MIN. $=4.50 \mathrm{~V}$ | MAX. $=5.50 \mathrm{~V}$ |

## DC CHARACTERISTICS OVER OPERATING RANGE



Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. All inputs grounded; outputs open; measured after a ground then 4.5 V on the clock input.

Am25LS • Am54LS/74LS
MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$. |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

## Am25LS/54LS/74LS168A/169A

Am54LS/74LS168A • Am54LS/74LS169A

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:
$\begin{array}{lllll}\text { COM'L } & \top_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} & \mathrm{V}_{C C}=5.0 \mathrm{~V} \pm 5 \% & \text { MIN. }=4.75 \mathrm{~V} & \text { MAX. }=5.25 \mathrm{~V} \\ \text { MIL } & \top_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} & \mathrm{V}_{C C}=5.0 \mathrm{~V} \pm 10 \% & \text { MIN. }=4.50 \mathrm{~V} & \text { MAX. }=5.50 \mathrm{~V}\end{array}$

## DC CHARACTERISTICS OVER OPERATING RANGE

| Parameters | Description | Test Conditions (Note 1) |  |  | Min. | (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O H}=-400 \mu A, \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  | MIL | 2.5 | 3.4 |  | Volts |
|  |  |  |  | COM'L | 2.7 | 3.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{AlI}, \mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ |  |  |  | 0.4 | Volts |
|  |  |  | 74 LS only, $\mathrm{IOL}=8.0 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | MIL |  |  | 0.7 | Volts |
|  |  |  |  | COM'L |  |  | 0.8 |  |
| $v_{1}$ | Input Clamp Voltage | $V_{C C}=$ MIN., $I_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  | ENT |  |  | -0.6 | mA |
|  |  |  |  | All others |  |  | -0.4 |  |
| $\mathrm{I}_{1 \mathrm{H}}$ | Input HIGH Current | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  | EN $\bar{T}$ |  |  | 30 | $\mu \mathrm{A}$ |
|  |  |  |  | All others |  |  | 20 |  |
| 11 | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |  | EN T |  |  | 0.15 | mA |
|  |  |  |  | All others |  |  | 0.1 |  |
| ISC | Output Short Circuit Current (Note 3) | $V_{C C}=M A X$. |  |  | -15 |  | -100 | mA |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current (Note 4) | $V_{C C}=M A X$. |  |  |  | 20 | 34 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. All inputs grounded; outputs open; measured after a ground then 4.5 V on the clock input.

## FUNCTION TABLE

| INPUTS |  |  |  |  |  |  |  |  | OUTPUTS |  |  |  |  | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CP | A | $B$ | C | D | $\overline{\text { LOAD }}$ | EN T | EN $\overline{\mathbf{P}}$ | U/D | $\overline{\mathbf{R C O}}$ | $\mathbf{O}_{\mathbf{A}}$ | $\mathrm{a}_{\mathrm{B}}$ | $\mathrm{a}_{\mathbf{C}}$ | $\mathrm{O}_{\mathrm{D}}$ |  |
| $\uparrow$ | X | X | X | X | H | L | L | H | A/R(1) | $\left(\mathrm{Q}_{\text {T-CK }}\right)+1$ |  |  |  | Count Up |
| $\uparrow$ | X | X | X | $x$ | H | L | L | L | A/R(2) | ( $\mathrm{O}_{\text {T-CK} \text { ) }-11}$ |  |  |  | Count Down |
| $\begin{aligned} & \uparrow \\ & \uparrow \end{aligned}$ | X X P | X <br> $\times$ <br>  | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{gathered} \mathrm{H} \\ \mathrm{X} \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \text { NC } \\ & \text { NC } \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \\ & \hline \end{aligned}$ |  |  |  | Count Inhibit |
| NC | X | X | x | $x$ | H | L | x | H | L | H | H | H | H | Overflow ('LS169A) <br> ('LS168A) <br> Overflow Inhibit ('LS169A) <br> ('LS168A) <br> Underflow <br> Underflow Inhibit |
|  | X | x | x | $\times$ | H | L | x | H | L | ( H | X | X | H) |  |
| NC | X | x | x | x | H | H | X | H | H | H | H | H | H |  |
|  | X | X | $x$ | x | H | H | X | H | H | (H) | X | X | H) |  |
| NC | $x$ | X | X | x | H | L | X | L | L | L | L | L | L |  |
| NC | X | X | X | X | H | H | X | L | H | L | L | L | L |  |
| $\uparrow$ | L | H | L | H | L | L | L | X | H | L | H | L | H | Load Example |

Notes: 1. LOW for one clock cycle when maximum count is reached; otherwise HIGH.
2. LOW for one clock cycle when minimum count is reached; otherwise HIGH.
$\mathrm{H}=\mathrm{HIGH}$
L= LOW
$x=$ Don't Care
$\left(Q_{T-C K}\right)=$ Output State Prior to Clock Edge.
$A / R=$ Assumes Required State at Output.
$N C=$ No Change.

| SWITCHING CHARACTERISTICS$\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}\right)$ |  |  | Am25LS |  |  | Am54LS/74LS |  |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |  |
| tPLH | Clock to Ripple Carry |  |  | 23 | 35 |  | 23 | 35 | ns | $\begin{array}{r} C_{L}=15 \mathrm{pF} \\ R_{\mathrm{L}}=2.0 \mathrm{k} \Omega \end{array}$ |
| ${ }^{\text {tPHL }}$ |  |  |  | 19 | 35 |  | 23 | 35 |  |  |
| tplH | Clock to Any Q |  |  | 13 | 20 |  | 13 | 20 | ns |  |
| tPHL |  |  |  | 15 | 23 |  | 15 | 23 |  |  |
| tPLH | Enable $\bar{\top}$ to Ripple Carry |  |  | 10 | 14 |  | 10 | 14 | ns |  |
| ${ }_{\text {tPHL }}$ |  |  |  | 9 | 14 |  | 10 | 14 |  |  |
| ${ }^{\text {P PLH }}$ | Up/Down to Ripple Carry |  |  | 17 | 25 |  | 17 | 25 | ns |  |
| tPHL |  |  |  | 17 | 29 |  | 19 | 29 |  |  |
| ${ }^{\text {t }}$ pw | Clock Pulse Width |  | 25 |  |  | 25 |  |  | ns |  |
| $\mathrm{t}_{\text {s }}$ | Set-up | A, B, C, D | 20 |  |  | 20 |  |  | ns |  |
|  |  | ENP, ENT | 20 |  |  | 20 |  |  |  |  |
|  |  | Load | 25 |  |  | 25 |  |  | ns |  |
|  |  | Up/Down | 30 |  |  | 30 |  |  |  |  |
| $\mathrm{t}_{\mathrm{h}}$ | Hold, any Input |  | 0 |  |  | 0 |  |  | ns |  |
| $f_{\text {max }}($ Note 1) | Maximum Clock Frequency |  | 25 | 2 |  | 25 | 32 |  | MHz |  |



## Am25LS ONLY <br> SWITCHING CHARACTERISTICS OVER OPERATING RANGE*

[^12]

Metallization and Pad Layouts
'LS168A


DIE SIZE 0.084" $\times 0.099^{\prime \prime}$
'LS169A


DIE SIZE 0.084" $\times$ 0.099"

## ORDERING INFORMATION

| Package | Temperature |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Range |  |$\quad$| Am25LS168A |
| :---: |
| Order |
| Number |$\quad$| Am25LS169A |
| :---: |
| Order |
| Number |

## APPLICATIONS



Synchronous 4-Bit BCD Programmable Up/Down Counter with Hold on Underflow and Overflow, enabled by $\overline{\text { LOAD, Single count sequence per load cycle. }}$


Programmable Divide By N.
Example: Divide By 127, Load (N-1) or $126=01111110$.

## Am25LS170•Am25LS670 Am54LS/74LS170•Am54LS/74LS670

## 4-BY- 4 Register File with 3-State or Open Collector Outputs

## DISTINCTIVE CHARACTERISTICS

- Separate read/write addressing
- Simultaneous read and write
- 4-word by 4-bit organization
- Am25LS170 has open collector outputs
- Am25LS670 has three-state outputs
- Cascadable to $m$ words of $n$ bits (Mod 4)
- Used as
- Scratchpad memory
- Buffer storage with timing synchronizing
- Storage for fast multiply (signal processing)
- Am25LS devices offer the following improvements over Am54/74LS
- Higher speed
-50 mV lower $\mathrm{V}_{\mathrm{OL}}$ at $\mathrm{IOL}=8 \mathrm{~mA}$
- Twice the fan-out over military range
$-440 \mu \mathrm{~A}$ source current at HIGH output
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am25LS170 and 670 are 16 -bit low-power Schottky register files. The file is organized as 4 words of 4 -bits each with separate on-chip address decoding for read and write. This permits simultaneous read and write operations either to the same or different addresses.
Four data inputs are used to supply the 4-bit data word to be stored. The $W_{A}$ and $W_{B}$ inputs supply the write address while the $\mathrm{G}_{\mathrm{W}}$ supplies the write enable. Four data outputs $\left(\mathrm{O}_{0}\right.$ to $\mathrm{O}_{3}$ ) are selected from data word cells by the $\mathrm{R}_{\mathrm{A}}$ and $\mathrm{R}_{B}$ address. The output is available if the read enable $\mathrm{G}_{\mathrm{R}}$ is LOW. The register file performs a non-destructive readout. The Am25LS170 has open collector qutput for convenience of collector ORing while the Am25LS670 provides three-state outputs for bus selection.
The Am54LS/74LS170 and 670 are standard performance versions of the Am25LS160 and 670. See appropriate electrical characteristic tables for detailed Am25LS improvements.


## CONNECTION DIAGRAM

Top View


Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL


$V_{C C}=16$
GND $=8$

## Am25LS170 • Am25LS670

## ELECTRICAL CHARACTERISTICS

The following conditions apply unless otherwise specified:
COM'L $\quad \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \quad(\mathrm{MIN} .=4.75 \mathrm{~V}, \mathrm{MAX} .=5.25 \mathrm{~V})$
MIL $\quad \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \quad(\mathrm{MIN} .=4.50 \mathrm{~V}, \mathrm{MAX} .=5.50 \mathrm{~V})$
DC CHARACTERISTICS OVER OPERATING RANGE

| Parameters | Description | Test Conditions (Note 1) |  | Min. | $\begin{aligned} & \text { Typ. } \\ & \text { (Note 2) } \end{aligned}$ | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage ('LS670 Only) | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | MIL, $\mathrm{IOH}=-1.0 \mathrm{~mA}$ | 2.4 |  |  | Volts |
|  |  |  | COM'L, $\mathrm{I}^{\prime} \mathrm{OH}=-2.6 \mathrm{~mA}$ | 2.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N ., \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | ${ }^{\prime} \mathrm{OL}=4.0 \mathrm{~mA}$ |  | 0.25 | 0.4 | Volts |
|  |  |  | ${ }^{1} \mathrm{OL}=8.0 \mathrm{~mA}$ |  | 0.35 | 0.45 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Voits |
| $\mathrm{V}_{\text {IL }}$ | Input Low Level | Guaranteed input logical LOW voltage for all inputs | MIL |  |  | 0.7 | Volts |
|  |  |  | COM'L |  |  | 0.8 |  |
| $\mathrm{v}_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=$ MIN., IIN $=-18 \mathrm{~mA}$ |  |  |  | -1.5 | Volts |
| ILI | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{1 \mathrm{IN}}=0.4 \mathrm{~V}$ | Any D, R, or W |  |  | -0.36 | mA |
|  |  |  | GR (LS170) or GW |  |  | -0.72 |  |
|  |  |  | GR (LS670) |  |  | -1.08 |  |
| I/H | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ | Any D, R, or W |  |  | 20 | $\mu \mathrm{A}$ |
|  |  |  | GR (LS170) or GW |  |  | 40 |  |
|  |  |  | GR (LS670) |  |  | 60 |  |
| 1 | Input HIGH Current | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{1 \mathrm{IN}}=7.0 \mathrm{~V}$ | Any D, R, or W |  |  | 0.1 | mA |
|  |  |  | GR (LS170) or GW |  |  | 0.2 |  |
|  |  |  | GR (LS670) |  |  | 0.3 |  |
| $\mathrm{IOH}^{\text {I }}$ | Output Leakge ('LS170 Only) | $\begin{aligned} & V_{\mathrm{CC}}=\text { MIN., } V_{\mathrm{OH}}=5.5 \mathrm{~V}, \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  | 20 | $\mu \mathrm{A}$ |
| Ioz | Off-State (High-Impedance) Output Current ('LS670 Only) | $V_{C C}=$ MAX | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -20 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ |  |  | 20 |  |
| $\mathrm{I}_{\mathrm{SC}}$ | Output Short Circuit Current (Note 3) | $V_{C C}=$ MAX . |  | -15 |  | -85 | mA |
| ${ }^{\text {I Cc }}$ | Power Supply Current (Note 4) | $\mathrm{V}_{\mathrm{CC}}=$ MAX. | 170 |  | 25 | 40 | mA |
|  |  |  | 670 |  | 30 | 50 |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. Measured with 4.5 V applied to all data inputs and both enable inputs, all address inputs grounded and all outputs open.

## Am25LS • Am54LS/74LS

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to +V CC max. |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

## Am25LS/54LS/74LS170/670

Am54LS/74LS170•Am54LS/74LS670
ELECTRICAL CHARACTERISTICS
The following conditions apply unless otherwise specified:
COM'L $\quad T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$v_{C C}=5.0 \mathrm{~V} \pm 5 \%$
(MIN. $=4.75 \mathrm{~V}, \mathrm{MAX} .=5.25 \mathrm{~V}$ )
MIL $\quad T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \quad(\mathrm{MIN} .=4.50 \mathrm{~V}, \mathrm{MAX} .=5.50 \mathrm{~V})$

## DC CHARACTERISTICS OVER OPERATING RANGE

Parameters
Description
Test Conditions (Note 1)
Typ.


Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. Measured with 4.5 V applied to all data inputs and both enable inputs, all address inputs grounded and all outputs open.

## DEFINITION OF FUNCTIONAL TERMS

$D_{1}-D_{4}$
Data Input. Input data bit 1 through bit 4 representing one word to be entered into the device.
$R_{A} R_{B}$ Read Word Select. Selects word 0 through word 3 to be read out.
$G_{R} \quad$ Read Enable. Gates output of LS170 and enables three-state output on LS670.;
$W_{A} W_{B}$ Write Word Select. Selects which word is to be written.
Gw Write Enable. The selected word will be written when the GW goes LOW.
$\mathbf{Q}_{\mathbf{1}} \mathbf{-} \mathbf{O}_{\mathbf{4}}$ Output data bits 1 through 4 available during read select ( $G_{R}$ ) otherwise HIGH for LS170 (open collector) or high impedance for LS670 (three-state).

## TRUTH TABLE

| WRITE INPUTS |  |  | WORD |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{W}_{\mathbf{B}}$ | $\mathbf{W}_{\mathbf{A}}$ | $\mathbf{G}_{\mathbf{W}}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ |
| L | L | L | $\mathrm{Q}=\mathrm{D}$ | NC | NC | NC |
| L | H | L | NC | $\mathrm{Q}=\mathrm{D}$ | NC | NC |
| H | L | L | NC | NC | $\mathrm{Q}=\mathrm{D}$ | NC |
| H | H | L | NC | NC | NC | Q=D |
| X | X | H | NC | NC | NC | NC |


| READ INPUTS |  |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{B}}$ | $\mathrm{R}_{\mathbf{A}}$ | $\mathrm{G}_{\mathrm{R}}$ | Q1 | $\mathrm{O}_{2}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{4}$ |
| L | L | L | $\mathrm{W}_{0} \mathrm{~B}_{0}$ | $\mathrm{W}_{0} \mathrm{~B}_{1}$ | $\mathrm{W}_{0} \mathrm{~B}_{2}$ | $\mathrm{w}_{0} \mathrm{~B}_{3}$ |
| L | H | L | $\mathrm{W}_{1} \mathrm{~B}_{0}$ | $\mathrm{W}_{1} \mathrm{~B}_{1}$ | $\mathrm{W}_{1} \mathrm{~B}_{2}$ | $\mathrm{w}_{1} \mathrm{~B}_{3}$ |
| H | L | L | $\mathrm{W}_{2} \mathrm{~B}_{0}$ | $\mathrm{W}_{2} \mathrm{~B}_{1}$ | $\mathrm{W}_{2} \mathrm{~B}_{2}$ | $\mathrm{W}_{2} \mathrm{~B}_{3}$ |
| H | H | L | $W_{3} B_{0}$ | $W_{3} \mathrm{~B}_{1}$ | $\mathrm{W}_{2} \mathrm{~B}_{2}$ | $\mathrm{W}_{3} \mathrm{~B}_{3}$ |
| ${ }_{\text {LS17 }} \times$ | $\underset{\text { Only: }}{\text { x }}$ | H | H | H | H | H |
| $\begin{gathered} \mathrm{LS67} \\ x \end{gathered}$ | Dnly: | H | z | z | z | $z$ |

Notes: 1. $\mathrm{H}=\mathrm{HIGH}$ level, $\mathrm{L}=$ LOW level, $\mathrm{X}=$ Don't Care, $\mathrm{Z}=\mathrm{HIGH}$ impedance.
2. $(Q=D)$ the selected $F / F$ will assume the state of $D_{i n}$.
3. $N C=$ the level of Q previously established (no change)
4. $W_{i} B_{j}=i=$ the word read
$i=$ the bit read

SWITCHING CHARACTERISTICS
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ )

| Am25LS170 ONLY <br> SWITCHING CHARACTERISTICS OVER OPERATING RANGE* |  | $\begin{gathered} \text { Am25LS COM'L } \\ \hline \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \end{gathered}$ |  | Am25LS MIL |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \end{gathered}$ |  |  |
| Parameters | Description |  |  | Min. | Max. |  |  | Min. |  |
| tpLH | $\mathrm{R}_{\mathrm{A}}, \mathrm{R}_{\mathrm{B}}$, to $\mathrm{Q}_{\mathrm{i}}$ |  |  |  |  | ns | $\begin{aligned} C_{L} & =50 \mathrm{pF} \\ R_{L} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| tPLH | $\mathrm{G}_{\mathrm{w}}$ to $\mathrm{Q}_{\mathrm{i}}$ |  |  |  |  |  |  |
| tpHL |  |  |  |  |  | ns |  |
| tPLH | $\mathrm{D}_{\mathrm{i}}$ to $\mathrm{Q}_{\mathrm{i}}$ |  |  |  |  | ns |  |
| ${ }^{\text {tPHL }}$ |  |  |  |  |  | ns |  |
| tpLH | $\mathrm{G}_{\mathrm{R}}$ to $\mathrm{Q}_{\mathrm{i}}$ |  |  |  |  | ns |  |
| ${ }^{\text {tPHL }}$ |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {s }}$ | $\mathrm{D}_{\mathrm{i}}$ to $\mathrm{G}_{\mathrm{w}}$ |  |  |  |  | ns |  |
| $\mathrm{t}_{5}$ | $W_{A}, W_{B}$ to $\mathrm{G}_{\mathrm{W}}$ |  |  |  |  | ns |  |
| ${ }_{\text {t }}^{\text {H }}$ | $\mathrm{D}_{\mathrm{i}}$ to $\mathrm{G}_{\mathrm{w}}$ |  |  |  |  | ns |  |
| ${ }^{\text {t }}$ | $W_{A}, W_{B}$ to $\mathrm{G}_{\mathrm{W}}$ |  |  |  |  | ns |  |
| $\mathrm{t}_{\mathrm{p} w}$ | $\mathrm{G}_{\mathrm{W}}$ or $\mathrm{G}_{\mathrm{R}}$ |  |  |  |  | ns |  |
| Tlatch | Latch Time for New Data |  |  |  |  | ns |  |

*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.


Am25LS/54LS/74LS170/670
Am25LS670 • Am54LS/74LS670
SWTCHING CHARACTERISTICS
$\left(T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\right)$

| Parameters | Description | Min. | Typ. | Max. | Min. | Typ. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Read Select $\mathrm{R}_{\mathrm{A}}, \mathrm{R}_{\mathrm{B}}$ to $\mathrm{Q}_{\mathrm{i}}$ |  |  |  |  |  |  | ns | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =15 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| tpHL |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {tPLH }}$ | Write Enable $\mathrm{G}_{\mathrm{W}}$ to $\mathrm{Q}_{\mathrm{i}}$ |  |  |  |  |  |  | ns |  |
| tPHL |  |  |  |  |  |  |  |  |  |
| tPLH | Data $\mathrm{D}_{\mathrm{i}}$ to $\mathrm{Q}_{\mathrm{i}}$ |  |  |  |  |  |  | ns |  |
| tPHL |  |  |  |  |  |  |  |  |  |
| t ZH | Read Enable $\mathrm{G}_{\mathrm{R}}$ to $\mathrm{Q}_{\mathrm{i}}$ |  |  |  |  |  |  | ns |  |
| $\mathrm{t}_{\mathrm{Z}} \mathrm{L}$ |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{H}} \mathrm{z}$ |  |  |  |  |  |  |  | ns | $C_{L}=5.0 \mathrm{pF}$ |
| ${ }_{\text {t }}^{\text {L }}$ |  |  |  |  |  |  |  |  | $\mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega$ |
| $\mathrm{t}_{\text {s }}$ | $D_{i}$ to $\mathrm{G}_{\mathrm{W}}$ |  |  |  |  |  |  | ns | $\begin{aligned} C_{L} & =15 \mathrm{pF} \\ R_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| $\mathrm{t}_{5}$ | $W_{A}, W_{B}$ to $\mathrm{G}_{W}$ |  |  |  |  |  |  | ns |  |
| ${ }_{\text {t }}$ | $\mathrm{D}_{\mathrm{i}}$ to $\mathrm{G}_{\mathrm{W}}$ |  |  |  |  |  |  | ns |  |
| ${ }_{\text {t }}$ | $\mathrm{W}_{\mathrm{A}}, \mathrm{W}_{\mathrm{B}}$ to $\mathrm{G}_{\mathrm{W}}$ |  |  |  |  |  |  | ns |  |
| $t_{\text {pw }}$ | $\mathrm{G}_{\mathrm{W}}$ or $\mathrm{G}_{\mathrm{R}}$ |  |  |  |  |  |  | ns |  |
| $\mathrm{T}_{\text {LATCH }}$ | Latch Time for New Data |  |  |  |  |  |  | ns |  |

Am25LS670 ONLY
SWITCHING CHARACTERISTICS OVER OPERATING RANGE*

Parameters
Description

| Am25LS COM'L | Am25LS MIL |
| :---: | :---: |
| $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$ | $\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ |
| Min. $\quad$ Max. | Min. $\quad$ Max. |



[^13]
## ORDERING INFORMATION

| Package Type | Temperature Range | $\begin{gathered} \text { Am25LS170 } \\ \text { Order } \\ \text { Number } \end{gathered}$ | $\begin{gathered} \text { Am25LS670 } \\ \text { Order } \\ \text { Number } \\ \hline \end{gathered}$ | $\begin{aligned} & \text { Am54LS/ } \\ & \text { 74LS170 } \\ & \text { Order } \\ & \text { Number } \end{aligned}$ | $\begin{gathered} \text { Am54LS/ } \\ \text { 74LS670 } \\ \text { Order } \\ \text { Number } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25LS170PC | AM25LS670PC | SN74LS170N | SN74LS670N |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25LS170DC | AM25LS670DC | SN74LS170J | SN74LS670J |
| Dice | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25LS170XC | AM25LS670XC | SN74LS170X | SN74LS670X |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25LS170DM | AM25LS670DM | SN54LS170J | SN54LS670J |
| Hermetic Flat Pak | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25LS170FM | AM25LS670FM | SN54LS170W | SN54LS670W |
| Dice | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25LS170XM | AM25LS670XM | SN54LS170X | SN54LS670X |

APPLICATION


Delay variable by clock times offset $0,1,2,3$. System is expandable in width and length and is the basis of a digital auto correlator.

Variable Digital Delay Buffer
(Auto Correlator)

# Am25LS174•Am54LS/74LS174 Am25LS175 • Am54LS/74LS175 

## Hex/Quadruple D-Type Flip Flops With Clear

## DISTINCTIVE CHARACTERISTICS

- 4-bit and 6-bit parallel registers
- Common clock and common clear
- Positive edge-triggered D flip-flops
- Am25LS devices offer the following improvements over Am54/74LS
- Higher speed
-50 mV lower $\mathrm{VOL}_{\mathrm{OL}}$
- Twice the fan-out over military range
$-440 \mu \mathrm{~A}$ source current
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am25LS174 is a six-bit register and the Am25LS175 is a four-bit register built using advanced Low Power Schottky technology. The registers consist of D-type flipflops with a buffered common clock and an asynchronous active LOW buffered clear.
When the clear is LOW, the Q outputs are LOW independent of the other inputs. Information meeting the set-up requirements of the D inputs is transferred to the Q outputs on the positive-going edge of the clock pulse.

For versions of these devices having a common enable rather than clear see Am25LS07 and Am25LS08.

The Am54LS/74LS174 and 175 are standard performance versions of the Am25LS174 and 175. See appropriate electrical characteristic tables for detailed Am25LS improvements.

## LOGIC DIAGRAMS

'LS174

'LS175


CONNECTION DIAGRAMS
Top Views
'LS174


Note: Pin 1 is marked for orientation.

LOGIC SYMBOLS
'LS174
'LS175

'LS175

$V_{C C}=\operatorname{Pin} 16$
GND $=\operatorname{Pin} 8$

ELECTRICAL CHARACTERISTICS The following conditions apply unless otherwise specified:
$\begin{array}{lllll}\text { COM'L } & \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% & \text { (MIN. }=4.75 \mathrm{~V} & \text { MAX. }=5.25 \mathrm{~V}) \\ \text { MIL } & \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% & \text { (MIN. }=4.50 \mathrm{~V} & \text { MAX. }=5.50 \mathrm{~V} \text { ) }\end{array}$
DC CHARACTERISTICS OVER OPERATING RANGE

| Parameters | Description | Test Conditions (Note 1) |  |  | Min. | Typ. <br> (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-440 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | MIL | 2.5 | 3.4 |  | Volts |
|  |  |  |  | COM'L | 2.7 | 3.4 |  |  |
| $\mathrm{v}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{MIN} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ |  |  |  | 0.4 | Volts |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=$ |  |  |  | 0.45 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | MIL |  |  | 0.7 | Volts |
|  |  |  |  | COM'L |  |  | 0.8 |  |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\text {CC }}=$ MIN., $\mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| $1 / \mathrm{L}$ | Input LOW Current | $V_{C C}=$ MAX., $V_{\text {IN }}=0.4 \mathrm{~V}$ |  | Clock, $\overline{\mathrm{CL}}$ |  |  | -0.36 | mA |
|  |  |  |  | Others |  |  | -0.24 |  |
| 1/H | Input HIGH Current | $V_{C C}=M A X ., V_{\text {IN }}=2.7 V$ |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |  |  |  |  | 0.1 | mA |
| ISC | Output Short Circuit Current (Note 3) | $V_{C C}=M A X$. |  |  | -15 |  | -85 | mA |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current (Note 4) | $V_{C C}=M A X$. |  | LS174 |  | 16 | 26 | mA |
|  |  |  |  | LS175 |  | 11 | 18 |  |

Am54LS/74LS174/175
三LECTRICAL CHARACTERISTICS The Following Conditions Apply Unless Otherwise Specified:
2OM'L $\quad \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \quad$ (MIN. $=4.75 \mathrm{~V} \quad \mathrm{MAX}=5.25 \mathrm{~V}$ )
IIL $\quad T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad V_{C C}=5.0 \mathrm{~V} \pm 10 \% \quad(\mathrm{MIN} .=4.50 \mathrm{~V} \quad \mathrm{MAX} .=5.50 \mathrm{~V})$

| )C CHARACTERISTICS OVER OPERATING RANGE |  |  |  |  | Typ. <br> (Note 2) <br> Max. |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{V O H}^{\text {O }}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O H}=-400 \mu \mathrm{~A} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | Am74LS | 2.7 | 3.4 |  | Volts |
|  |  |  | Am54LS | 2.5 | 3.4 |  | Ots |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} \quad$ All, $\mathrm{IOL}=4 \mathrm{~mA}$ |  |  |  | 0.4 | Volts |
|  |  | $V_{\text {IN }}=V_{\text {IH }}$ or $V_{\text {IL }} \quad 74 \mathrm{LS}$ | 74 LS only, $\mathrm{IOL}^{\prime}=8 \mathrm{~mA}$ |  |  | 0.5 |  |
| $\mathbf{V I H}^{\text {I }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs | Am54LS |  |  | 0.7 | Volts |
|  |  |  | Am74LS |  |  | 0.8 | Volts |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=$ MIN., $\mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  | -0.40 | mA |
| $\mathrm{I}_{1} \mathrm{H}$ | Input HIGH Current | $V_{C C}=M A X ., V_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  | 20 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |  |  |  | 0.1 | mA |
| ISC | Output Short Circuit Current (Note 3) | $\mathrm{V}_{C C}=$ MAX . |  | -15 |  | -100 | mA |
| ICC | Power Supply Current (Note 4) | $\mathrm{V}_{\text {CC }}=$ MAX. | LS174 |  | 16 | 26 | mA |
|  |  |  | LS175 |  | 11 | 18 |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. All outputs open and 4.5 V applied to the data and clear inputs. Measured after a momentary ground, then 4.5 V applied to the clock input.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

## SWITCHING CHARACTERISTICS

( $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ )

| Parameters | Description |  | Am25LS |  |  | Am54LS/74LS |  |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |  |
| tPLH | Clock to Output |  |  | 15 | 23 |  | 20 | 30 | ns | $\begin{aligned} C_{L} & =15 \mathrm{pF} \\ R_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }^{\text {PPHL}}$ |  |  |  | 13 | 20 |  | 23 | 35 |  |  |
| ${ }^{\text {tPLH}}$ | Clear to Q O | only |  | 16 | 25 |  | 16 | 25 | ns |  |
| ${ }_{\text {t }}$ HHL | Clear to Out |  |  | 23 | 35 |  | 23 | 35 | , |  |
| $t_{\text {pw }}$ | Pulse Width | Clock | 17 |  |  | 20 |  |  | ns |  |
|  |  | Crear | 20 |  |  | 20 |  |  |  |  |
| $t_{s}$ | Data Set-up Time |  | 20 |  |  | 20 |  |  | ns |  |
| $t_{s}$ | Set-up Time Clear Recovery (in-active) to Clock |  | 20 |  |  | 25 |  |  | ns |  |
| $t_{h}$ | Data Hold Time |  | 5 |  |  | 5 |  |  | ns |  |
| $f_{\text {max }}$ | Maximum Clock Frequency (Note 1) |  | 40 | 65 |  | 30 | 40 |  | MHz |  |

Note 1. Per industry convention, $f_{\text {max }}$ is the worst case value of the maximum device operating frequency with no constraints on $t_{r}, t_{f}$, pulse width or duty cycle.
Am25LS ONLY
SWITCHING CHARACTERISTICS
OVER OPERATING RANGE*

| Parameters | Description |  | Min. | Max. | Min. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{t P L H}$ | Clock to Output |  |  | 34 |  | 39 | ns | $\begin{aligned} C_{L} & =50 \mathrm{pF} \\ R_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }_{\text {tPHL }}$ |  |  |  | 30 |  | 35 |  |  |
| ${ }_{\text {tPLH }}$ | Clear to Q O | tput, LS175 only |  | 37 |  | 42 | ns |  |
| $t_{\text {PHL }}$ | Clear to Outp |  |  | 50 |  | 57 | ns |  |
|  |  | Clock | 26 |  | 30 |  | ns |  |
| $t_{\text {pw }}$ | Pulse Width | Clear | 30 |  | 35 |  |  |  |
| $t_{s}$ | Data Set-up | ime | 30 |  | 35 |  | ns |  |
| $t_{s}$ | Set-up Time (In-active) to | Clear Recovery lock | 30 |  | 35 |  | ns |  |
| $t_{\text {h }}$ | Data Hold Tim |  | 11 |  | 12 |  | ns |  |
| $f_{\text {max }}$ | Maximum Cl | ck Frequency (Note 1) | 30 |  | 26 |  | MHz |  |

*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

## DEFINITION OF FUNCTIONAL TERMS

$D_{i}$ The D flip-flop data inputs.
$\overline{\mathrm{CL}}$ Clear. When the clear is LOW, the $\mathrm{Q}_{i}$ outputs are LOW, regardless of the other inputs. When the clear is HIGH, data can be entered in the register.

CP Clock pulse for the register. Enters data on the positive transition.
$\mathbf{Q}_{\mathbf{i}}$ The TRUE register outputs.
$\overline{\mathbf{a}}_{\mathbf{i}}$ The complement register outputs.

Am25LS - Am54LS/74LS
LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS


Note: Actual current flow direction shown.

FUNCTION TABLE

| INPUTS |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: |
| Clear | Clock | $\mathbf{D}_{\mathbf{i}}$ | $\mathbf{O}_{\mathbf{i}}$ | $\overline{\mathbf{Q}}_{\mathbf{i}}$ |
| L | X | X | L | H |
| H | L | X | NC | NC |
| H | H | X | NC | NC |
| H | $\uparrow$ | L | L | H |
| H | $\uparrow$ | $H$ | H | L |

$\mathrm{H}=\mathrm{HIGH}$
X = Don't Care
$\mathrm{L}=\mathrm{LOW} \quad \mathrm{NC}=$ No Change
$\uparrow=$ LOW-to-HIGH Transition
Note: $\overline{\bar{Q}}_{i}$ on Am25LS175 only.
$\overline{\mathrm{Q}}_{\mathrm{i}}$ on Am54LS/74LS175 only.

## APPLICATION



Low-Power Schottky registers interface directly with many MOS shift registers.

Metallization and Pad Layouts
'LS174


DIE SIZE 0.075" $\times$ 0.084"
'LS175


DIE SIZE $0.075^{\prime \prime} \times 0.061^{\prime \prime}$

# Am25LS181•Am54LS/74LS181 

Four-Bit Arithmetic Logic Unit/Function Generator

## DISTINCTIVE CHARACTERISTICS

- Performs 16 arithmetic operations including add, subtract, double and compare
- Full look-ahead capability for high speed arithmetic operation on long words
- Am25LS devices offer the following improvements over Am54/74LS
- Higher speed
-50 mV lower $\mathrm{V}_{\mathrm{OL}}$
- Twice the fan-out over military range
$-440 \mu \mathrm{~A}$ source current
- 100\% product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am25LS181 is a 4-bit, high-speed parallel Arithmetic Logic Unit (ALU)/Digital Function Generator. When the mode control (M) is LOW the 16 arithmetic operations are performed under the control of the four select inputs. When the mode control is HIGH the sixteen logic operations are performed on an individual bit basis between the two 4 -bit parallel words under the control of the four select inputs.
An internal full look-ahead carry scheme is used for high-speed arithmetic operations and provision is made for further lookahead by including both carry propagate $(\mathrm{P})$ and carry generate (G) outputs.

An open collector output $A=B$ is used to signal the equivalence of the two parallel words. The open collector feature allows for the equivalence function to be expanded as a wired-AND connection for larger word lengths.
In many systems, the carry output $\mathrm{C}_{\mathrm{n}}+4$ is connected to the next higher $C_{n}$ to provide ripple block arithmetic. The ALU can be used with either active HIGH or active LOW inputs and can be ripple expanded or full look-ahead expanded in either mode. The connection pattern is identical for either logic representation.

The Am54LS/74LS181 is a standard performance version of the Am25LS181. See appropriate electrical characteristic tables for detailed Am25LS improvements.


## LOGIC DIAGRAM




## Am25LS181

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

| COM'L | $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | (MIN. $=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V}$ ) |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ | (MIN. $=4.50 \mathrm{~V}$ | MAX. $=5.50 \mathrm{~V}$ ) |

## DC CHARACTERISTICS OVER OPERATING RANGE

Typ.


Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. I CC is measured under two conditions - typ. and max. apply to both.
A. $S_{i}, M, A_{i}$ at 4.5 V ; all other inputs grounded; outputs open.
B. $S_{i}, M$ at 4.5 V ; all other inputs grounded; outputs open.

Am25LS • Am54LS/74LS
MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 24 to Pin 12) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

## Am25LS/54LS/74LS181

## Am54LS/74LS181

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:
COM'L $\quad T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
( $\mathrm{MIN} .=4.75 \mathrm{~V}$ MAX. $=5.25 \mathrm{~V}$ )
MIL $\quad T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ}$
$V_{C C}=5.0 V \pm 10 \%$
(MIN. $=4.50 \mathrm{~V}$ MAX. $=5.50 \mathrm{~V}$ )

## DC CHARACTERISTICS OVER OPERATING RANGE

Typ.

| Parameters | Description | Test Conditions (Note 1) |  |  | Min. | (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Except A = B Output) | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | MIL |  | 2.5 | 3.4 |  | Volts |
|  |  |  | COM'L |  | 2.7 | 3.4 |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | All outputs, $\mathrm{IOL}=4 \mathrm{~mA}$ |  |  | 0.25 | 0.4 | Volts |
|  |  |  | Am74LS only <br> All outputs, $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  | 0.35 | 0.5 |  |
|  |  |  | $\overline{\mathrm{G}}, \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  |  | 0.47 | 0.7 |  |
|  |  |  | $\overline{\mathrm{P}}, \mathrm{I} \mathrm{OL}=8 \mathrm{~mA}$ |  |  | 0.35 | 0.6 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | MIL |  |  | 0.7 | Volts |
|  |  |  |  | COM'L |  |  | 0.8 |  |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=$ MIN., $\mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| ${ }^{1} \mathrm{OH}$ | Output HIGH Current for $A=B$ Output | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{V}_{\mathrm{OH}}=5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  |  |  | 100 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | $V_{C C}=$ MAX., $V_{\text {IN }}=0.4 \mathrm{~V}$ |  | M |  |  | -0.36 | mA |
|  |  |  |  | $\bar{A}_{i}$ or $\bar{B}_{i}$ |  |  | -1.08 |  |
|  |  |  |  | $\mathrm{S}_{\mathrm{i}}$ |  |  | -1.44 |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{n}}$ |  |  | -2.0 |  |
| ${ }^{1} \mathrm{IH}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  | M |  |  | 20 | $\mu \mathrm{A}$ |
|  |  |  |  | $\bar{A}_{i}$ or $\bar{B}_{i}$ |  |  | 60 |  |
|  |  |  |  | $\mathrm{S}_{\mathrm{i}}$ |  |  | 80 |  |
|  |  |  |  | $C_{n}$ |  |  | 100 |  |
| 1 | Input HIGH Current | $V_{C C}=$ MAX., $V_{\text {IN }}=5.5 \mathrm{~V}$ |  | M |  |  | 0.1 | mA |
|  |  |  |  | $\bar{A}_{i}$ or $\bar{B}_{i}$ |  |  | 0.3 |  |
|  |  |  |  | $\mathrm{S}_{\mathrm{i}}$ |  |  | 0.4 |  |
|  |  |  |  | $\mathrm{C}_{n}$ |  |  | 0.5 |  |
| ISC | Output Short Circuit Current (Note 3) (Except A = B Output) | $V_{C C}=\mathrm{MAX}$. |  |  | -15 |  | -100 | mA |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current (Note 4) | $V_{C C}=M A X$. | A | MIL |  | 20 | 32 | mA |
|  |  |  |  | COM'L |  | 20 | 34 |  |
|  |  |  | B | MIL |  | 21 | 35 |  |
|  |  |  | B | COM'L |  | 21 | 37 |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. ICC is measured under two conditions - typ. and max. apply to both
A. $S_{i}, M, A_{i}$ àt 4.5 V ; all other inputs grounded; outputs open.
B. $S_{i}, M$ at 4.5 V ; all other inputs grounded; outputs open.

Am25LS181 • Am54LS/74LS181
SWITCHING CHARACTERISTICS
$\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\right)$
( $C_{L}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega$ )

| Parameter | From (Input) | To (Output) | Min. | Typ. | Max. | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | $\mathrm{C}_{n}$ | $\mathrm{C}_{\mathrm{n}+4}$ |  |  | 25 |  | 18 | 27 |
| tPHL |  |  |  |  | 14 |  | 13 | 20 |
| tPLH | $\mathrm{C}_{n}$ | $\bar{F}_{i}$ |  |  | 19 |  | 17 | 26 |
| tPHL |  |  |  |  | 18 |  | 13 | 20 |
| tPLH | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\overline{\mathrm{G}}$ |  |  | 25 |  | 19 | 29 |
| tPHL |  |  |  |  | 23 |  | 15 | 23 |
| tple | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\overline{\mathrm{G}}$ |  |  | 25 |  | 21 | 32 |
| ${ }_{\text {tPHL }}$ |  |  |  |  | 25 |  | 17 | 26 |
| tPLH | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\overline{\text { p }}$ |  |  | 26 |  | 20 | 30 |
| tPHL |  |  |  |  | 26 |  | 20 | 30 |
| tPLH | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\overline{\text { P }}$ |  |  | 26 |  | 20 | 30 |
| ${ }^{\text {tPHL }}$ |  |  |  |  | 26 |  | 22 | 33 |
| tple | $\overline{\mathrm{A}}_{i}$ or $\overline{\mathrm{B}}_{i}$ | $\bar{F}_{i}(\mathrm{j} \geqslant \mathrm{i})$ |  |  | 28 |  | 21 | 32 |
| tPHL |  |  |  |  | 19 |  | 13 | 20 |
| tPLH | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\bar{F}_{i}(\mathrm{j} \geqslant \mathrm{i})$ |  |  | 30 |  | 21 | 32 |
| ${ }^{\text {tPHL }}$ |  |  |  |  | 19 |  | 15 | 23 |
| tPLH | $\overline{\mathrm{A}}_{i}$ or $\overline{\mathrm{B}}_{i}$ | $\bar{F}_{i}$ |  |  | 31 |  | 22 | 33 |
| tPHL |  |  |  |  | 25 |  | 19 | 29 |
| tple | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $C_{n+4}$ |  |  | 33 |  | 25 | 38 |
| tpHL |  |  |  |  | 31 |  | 25 | 38 |
| tple | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\mathrm{C}_{\mathrm{n}+4}$ |  |  | 35 |  | 27 | 41 |
| ${ }^{\text {tPHL }}$ |  |  |  |  | 35 |  | 27 | 41 |
| ${ }^{\text {tPLH }}$ | $\overline{\mathrm{A}}_{i}$ or $\overline{\mathrm{B}}_{\mathrm{i}}$ | $A=B$ |  |  | 50 |  | 33 | 50 |
| ${ }^{\text {tPHI }}$ |  |  |  |  | 45 |  | 41 | 62 |
| ${ }_{\text {tPLH }}$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\bar{F}_{i+1}$ |  |  | 36 |  |  |  |
| tPHL |  |  |  |  | 53 |  |  |  |
| $t_{\text {PLL }}$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\bar{F}_{i+1}$ |  |  | 36 |  |  |  |
| tphL |  |  |  |  | 53 |  |  |  |

Am54LS/74LS181

| Units | Test Conditions |
| :---: | :---: |
| ns |  |
| ns | $\mathrm{M}=0 \mathrm{~V}$ <br> (SUM or DIFF mode) |
| ns | $\begin{aligned} & M=0 V, S_{0}=S_{3}=4.5 \mathrm{~V} \\ & S_{1}=S_{2}=0 \mathrm{~V}(S U M \text { mode }) \end{aligned}$ |
| ns | $\begin{aligned} & M=0 V, S_{0}=S_{3}=0 V \\ & S_{1}=S_{2}=4.5 V(D I F F \text { mode }) \end{aligned}$ |
| ns | $\begin{aligned} & M=0 V, S_{0}=S_{3}=4.5 \mathrm{~V} \\ & S_{1}=S_{2}=0 V(S U M \text { mode }) \end{aligned}$ |
| ns | $\begin{aligned} & M=0 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=0 \mathrm{~V}, \\ & \mathrm{~S}_{1}=\mathrm{S}_{2}=4.5 \mathrm{~V} \text { (DIFF mode) } \end{aligned}$ |
| ns | $\begin{aligned} & M=0 V, S_{0}=S_{3}=4.5 \mathrm{~V} \\ & S_{1}=S_{2}=0 V(S U M \text { mode }) \end{aligned}$ |
| ns | $\begin{aligned} & \mathrm{M}=0 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=0 \mathrm{~V}, \\ & \left.\mathrm{~S}_{1}=\mathrm{S}_{2}=4.5 \mathrm{~V} \text { (DIFF mode }\right) \end{aligned}$ |
| ns | $\mathrm{M}=4.5 \mathrm{~V}$ (LOGIC mode) |
| ns | $\begin{aligned} & M=0 \mathrm{~V}, S_{0}=S_{3}=4.5 \mathrm{~V} \\ & S_{1}=S_{2}=0 V(S U M \text { mode }) \end{aligned}$ |
| ns | $\begin{aligned} & M=0 V, S_{0}=S_{3}=0 V, \\ & S_{1}=S_{2}=4.5 V(D I F F \text { mode }) \end{aligned}$ |
| ns | $\begin{aligned} & M=O V, S_{0}=S_{3}=0 V \\ & S_{1}=S_{2}=4.5 V(D I F F \text { mode }) \end{aligned}$ |
| ns | $\begin{aligned} & S_{1}=S_{2}=M=0 V \\ & S_{0}=S_{3}=4.5 \mathrm{~V}(S U M \text { mode }) \end{aligned}$ |
| ns | $\begin{aligned} & S_{0}=S_{3}=M=0 V \\ & S_{1}=S_{2}=4.5 V(\text { DIFF mode }) \end{aligned}$ |

## OPERATION TABLE

| SELECTION |  |  |  | ACTIVE-HIGH DATA |  |  | ACTIVE-LOW DATA |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $M=H$ <br> Logic Functions | $M=L$; Arithmetic Operations |  | $M=H$ <br> Logic Functions | $M=L$; Arithmetic Operations |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | (No Carry) | (With Carry) |  | (No Carry) | (With Carry) |
| L |  | L | L |  | $F=\bar{A}$ | $F=\bar{A}$ | $F=A$ Plus 1 | $F=\overline{\mathrm{A}}$ | $\mathrm{F}=\mathrm{A}$ Minus 1 | $F=A$ |
| L |  | L | H | $F=\overline{A+B}$ | $F=A+B$ | $F=(A+B)$ Plus 1 | $F=\overline{A B}$ | $F=A B$ Minus 1 | $F=A B$ |
| L | L | H | L | $F=\bar{A} B$ | $F=A+\bar{B}$ | $F=(A+\bar{B})$ Plus 1 | $F=\bar{A}+B$ | $F=A \bar{B}$ Minus 1 | $F=A \bar{B}$ |
|  |  | H | H | $F=0$ | $F=$ Minus 1 (2's Compl.) | $F=$ Zero | $F=1$ | $F=$ Minus 1 (2's Compl.) | F = Zero |
|  |  | L | L | $F=\overline{\mathrm{AB}}$ | $F=A$ Plus $A \bar{B}$ | $F=A$ Plus $A \bar{B}$ Plus 1 | $F=\overline{A+B}$ | $F=A$ Plus $(A+\bar{B})$ | $F=A$ Plus $(A+\bar{B})$ Plus 1 |
|  |  | L | H | $F=\bar{B}$ | $F=(A+B)$ Plus $A \bar{B}$ | $F=(A+B)$ Plus $A \bar{B}$ Plus 1 | $F=\bar{B}$ | $F=A B$ Plus $(A+\bar{B})$ | $F=A B$ Plus $(A+\bar{B})$ Plus 1 |
| L | H | H | L | $F=A \oplus B$ | $F=A$ Minus $B$ Minus 1 | $F=A$ Minus $B$ | $F=\overline{A \oplus B}$ | $F=A$ Minus $B$ Minus 1 | $F=A$ Minus $B$ |
| L |  | H | H | $F=A \bar{B}$ | $F=A \bar{B}$ Minus 1 | $F=A \bar{B}$ | $F=A+\bar{B}$ | $F=A+\bar{B}$ | $F=(A+\bar{B})$ Plus 1 |
| H |  | L | L | $F=\bar{A}+B$ | $F=A$ Plus $A B$ | $F=A$ Plus $A B$ Plus 1 | $F=\bar{A} B$ | $F=A \operatorname{Plus}(A+B)$ | $F=A$ Plus $(A+B)$ Plus 1 |
| H |  | L | H | $F=\overline{A \oplus B}$ | $F=A$ Plus $B$ | $F=A$ Plus B Plus 1 | $F=A \oplus B$ | $F=A$ Plus $B$ | $F=A$ Plus $B$ Plus 1 |
| H | L | H | L | $F=B$ | $F=(A+\bar{B})$ Plus $A B$ | $F=(A+\bar{B})$ Plus $A B$ Plus 1 | $F=B$ | $F=A \vec{B}$ Plus ( $A+B$ ) | $F=A \bar{B}$ Plus $(A+B)$ Plus 1 |
|  | L | H | H | $F=A B$ | $F=A B$ Minus 1 | $F=A B$ | $F=A+B$ | $F=A+B$ | $F=(A+B)$ Plus 1 |
| H | H | L | L | $F=1$ | $F=A$ Plus $A^{*}$ | $F=A$ Plus A Plus 1 | $F=0$ | $F=A$ Plus $A^{*}$ | $F=A$ Plus A Plus 1 |
| H | H | L | H | $F=A+\bar{B}$ | $F=(A+B)$ Plus $A$ | $F=(A+B)$ Plus $A$ Plus 1 | $F=A \bar{B}$ | $F=A B$ Plus $A$ | $F=A B$ Plus $A$ Plus 1 |
|  |  | H | L | $F=A+B$ | $F=(A+\bar{B})$ Plus $A$ | $F=(A+\bar{B})$ Plus $A$ Plus 1 | $F=A B$ | $F=A \bar{B}$ Plus $A$ | $F=A \bar{B}$ Plus $A$ Plus 1 |
|  | H | H | H | $F=A$ | $\mathrm{F}=\mathrm{A}$ Minus 1 | $F=A$ | $F=A$ | $F=A$ | $F=A$ Plus 1 |

[^14]Am25LS ONLY
SWITCHING CHARACTERISTICS OVER OPERATING RANGE*
( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega$ )
Parameters From (Input) To (Output)


[^15]
## DEFINITION OF FUNCTIONAL TERMS

$\overline{\mathrm{A}}_{\mathbf{0}}, \overline{\mathrm{A}}_{\mathbf{1}}, \overline{\mathrm{A}}_{\mathbf{2}}, \overline{\mathrm{A}}_{\mathbf{3}}$ The A data inputs.
$\overline{\mathrm{B}}_{0}, \overline{\mathrm{~B}}_{1}, \overline{\mathrm{~B}}_{2}, \overline{\mathrm{~B}}_{3}$ The B data inputs.
$\mathbf{S}_{\mathbf{0}}, \mathbf{S}_{\mathbf{1}}, \mathbf{S}_{\mathbf{2}}, \mathbf{S}_{\mathbf{3}}$ The control inputs used to determine the arithmetic or logic function performed.
$\bar{F}_{\mathbf{0}}, \overline{\boldsymbol{F}}_{\mathbf{1}}, \overline{\boldsymbol{F}}_{\mathbf{2}}, \overline{\boldsymbol{F}}_{\mathbf{3}}$ The data outputs of the ALU.
M The mode control inputs used to select either the arithmetic or logic operations.
$\mathbf{C}_{\boldsymbol{n}}$ The carry-in input of the ALU.
$C_{n+4}$ The carry-look-ahead output of the four-bit input field. $\overline{\mathbf{G}}$ The carry-generate output for use in multi-level lookahead schemes.
$\overline{\mathbf{P}}$ The carry-propagate output for use in multi-level lookahead schemes.
$\mathbf{A}=\mathbf{B}$ The open collector comparator output that can be used to determine equivalence. This output is HIGH whenever the four $\bar{F}$ outputs are HIGH.

## USER NOTES

1. Throughout this data sheet, the active LOW input and output terminology has been used. For the active HIGH definition, the nomenclautre shown under the active HIGH logic symbol should be substituted.
2. Arithmetic operations are performed on a word basis.
3. Logic operations are performed on a bit basis.
4. Arithmetic in 1's complement notation requires an end around carry.
5. Subtraction in 2's complement notation requires a carry in ( $\mathrm{C}_{\mathrm{n}}=$ HIGH) for the active LOW case and ( $\overline{\mathrm{C}}_{\mathrm{n}}=$ LOW) for the active HIGH case.
6. The $A=B$ output only indicates that the four $\bar{F}$ outputs are all HIGH.

## LOW POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



DIFF MODE TEST TABLE
FUNCTION INPUTS: $\mathrm{S}_{1}=\mathrm{S}_{2}=4.5 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=\mathrm{M}=0 \mathrm{~V}$

| Parameter | Under Test | Other Input Same Bit |  | Other Data Inputs |  | Output Under Test | Output Waveform |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Apply 4.5V | Apply 0V | Apply 4.5V | Apply 0V |  |  |
| ${ }^{\text {t PLH }}$ | $\bar{A}_{i}$ | None | $\bar{B}_{i}$ | Remaining $\bar{A}$ | Remaining $\overline{\mathrm{B}}, \mathrm{C}_{\mathrm{n}}$ | $\bar{F}_{i}$ | In- <br> Phase |
| ${ }_{\text {tPLH }}$ | $\bar{B}_{i}$ | $\bar{A}_{i}$ | None | Remaining $\bar{A}$ | Remaining $\bar{B}, \mathrm{C}_{\mathrm{n}}$ | $\bar{F}_{i}$ | Out-of- <br> Phase |
| ${ }_{\text {tPLH }}$ | $\bar{A}_{i}$ | None | $\bar{B}_{i}$ | None | Remaining $\overline{\mathrm{A}}$ and $\overline{\mathrm{B}}, \mathrm{C}_{\mathrm{n}}$ | $\overline{\mathrm{P}}$ | InPhase |
| ${ }_{\text {t PLH }}$ | $\bar{B}_{i}$ | $\bar{A}_{i}$ | None | None | Remaining $\bar{A}$ and $\bar{B}, \mathrm{C}_{\mathrm{n}}$ | $\overline{\mathrm{P}}$ | Out-ofPhase |
| ${ }_{\text {t }}^{\text {t } \mathrm{PLH}}$ | $\bar{A}_{\boldsymbol{i}}$ | $\bar{B}_{i}$ | None | None | Remaining $\bar{A}$ and $\bar{B}, C_{n}$ | $\overline{\mathrm{G}}$ | InPhase |
| ${ }_{\text {t } \mathrm{PLH}}{ }_{\text {PHL }}$ | $\bar{B}_{i}$ | None | $\bar{A}_{i}$ | None | Remaining $\bar{A}$ and $\bar{B}, C_{n}$ | $\overline{\mathrm{G}}$ | Out-ofPhase |
| ${ }_{\text {tPLH }}$ | $\bar{A}_{i}$ | None | $\bar{B}_{i}$ | Remaining $\bar{A}$ | Remaining $\overline{\mathrm{B}}, \mathrm{C}_{\mathrm{n}}$ | $A=B$ | $\begin{aligned} & \text { In- } \\ & \text { Phase } \end{aligned}$ |
| ${ }_{\text {t }{ }_{\text {PLH }} \text { PHL }}$ | $\bar{B}_{\mathbf{i}}$ | $\bar{A}_{i}$ | None | Remaining $\bar{A}$ | Remaining $\bar{B}, \mathrm{C}_{\mathrm{n}}$ | $A=B$ | Out-of- <br> Phase |
| ${ }_{\text {tPLH }}$ | $\bar{A}_{i}$ | $\bar{B}_{i}$ | None | None | Remaining $\bar{A}$ and $\bar{B}, C_{n}$ | $C_{n+4}$ | Out-ofPhase |
| ${ }_{\text {tPLH }}$ | $\bar{B}_{i}$ | None | $\bar{A}_{i}$ | None | Remaining $\bar{A}$ and $\bar{B}, \mathrm{C}_{\mathrm{n}}$ | $\mathrm{C}_{\mathrm{n}+4}$ | InPhase |
| ${ }^{\text {tPLH }}$ | $C_{n}$ | None | None | All $\bar{A}$ and $\bar{B}$ | None | $\begin{gathered} \text { Any } \bar{F} \\ \text { or } C_{n+4} \end{gathered}$ | $\begin{aligned} & \text { In- } \\ & \text { Phase } \end{aligned}$ |

SUM MODE TEST TABLE
FUNCTION INPUTS: $\mathrm{S}_{0}=\mathrm{S}_{3}=4.5 \mathrm{~V}, \mathrm{~S}_{1}=\mathrm{S}_{2}=\mathrm{M}=0 \mathrm{~V}$

| Parameter | Input Under Test | Other Input Same Bit |  | Other Data Inputs |  | Output Under Test | Output <br> Waveform |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Apply 4.5V | Apply 0V | Apply 4.5V | Apply 0V |  |  |
| ${ }^{\text {tPLH }}$ | $\bar{A}_{i}$ | $\bar{B}_{\boldsymbol{i}}$ | None | Remaining $\overline{\mathrm{A}}$ and $\overline{\mathrm{B}}$ | $C_{n}$ | $\bar{F}_{i}$ | InPhase |
| ${ }_{\text {tPLH }}$ | $\bar{B}_{\boldsymbol{i}}$ | $\bar{A}_{i}$ | None | Remaining $\bar{A}$ and $\bar{B}$ | $\mathrm{C}_{\mathrm{n}}$ | $\overline{F_{i}}$ | In- Phase |
| tPLH | $\bar{A}_{i}$ | $\bar{B}_{i}$ | None | None | Remaining $\bar{A}$ and $\bar{B}, C_{n}$ | $\overline{\mathrm{P}}$ | InPhase |
| tPLH | $\bar{B}_{\mathbf{i}}$ | $\bar{A}_{i}$ | None | None | Remaining $\bar{A}$ and $\bar{B}, \mathrm{C}_{n}$ | $\bar{p}$ | In- <br> Phase |
| tPLH <br> t $^{\text {PHL }}$ | $\bar{A}_{i}$ | None | $\bar{B}_{i}$ | Remaining $\bar{B}$ | Remaining $\bar{A}, C_{n}$ | $\overline{\mathrm{G}}$ | InPhase |
| tPLH | $\bar{B}_{i}$ | None | $\bar{A}_{i}$ | Remaining $\bar{B}$ | Remaining $\bar{A}, C_{n}$ | $\overline{\mathrm{G}}$ | In- <br> Phase |
| tPLH | $\bar{A}_{i}$ | None | $\bar{B}_{i}$ | Remaining $\bar{B}$ | Remaining $\bar{A}, C_{n}$ | $C_{n+4}$ | Out-of- <br> Phase |
| ${ }^{\text {t PLH }}$ | $\bar{B}_{\boldsymbol{i}}$ | None | $\bar{A}_{i}$ | Remaining $\bar{B}$ | Remaining $\bar{A}, C_{n}$ | $C_{n+4}$ | Out-of- <br> Phase |
| ${ }_{\text {tPLH }}$ | $\mathrm{C}_{n}$ | None | None | All $\bar{A}$ | All $\bar{B}$ | Any $\bar{F}$ or $C_{n+4}$ | In- <br> Phase |

LOGIC MODE TEST TABLE
FUNCTION INPUTS: $S_{1}=S_{2}=M=4.5 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=0 \mathrm{~V}$

| Parameter | Input <br> Under Test | Other Input Same Bit |  | Other Data Inputs |  | Output Under Test | Output Waveform |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Apply 4.5V | Apply 0V | Apply 4.5V | Apply 0V |  |  |
| ${ }_{\text {tPLH }}$ | $\bar{A}_{i}$ | $\bar{B}_{i}$ | None | None | Remaining $\bar{A}$ and $\bar{B}, \mathrm{C}_{\boldsymbol{n}}$ | $\bar{F}_{i}$ | Out-ofPhase |
| ${ }_{\text {tPLH }}$ | $\bar{B}_{i}$ | $\bar{A}_{i}$ | None | None | Remaining $\bar{A}$ and $\bar{B}, C_{n}$ | $\bar{F}_{i}$ | Out-ofPhase |

12-BIT ADDER/SUBTRACTOR (2's COMPLEMENT)
$\qquad$

FUNCTION TABLE
A = Active HIGH B = Active LOW

| $\mathrm{S}_{0}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{2}$ | $\mathrm{S}_{3}$ | Arithmetic ( $\mathrm{M}=\mathrm{L}, \overline{\mathbf{C}}_{\mathrm{n}}=\mathrm{H}$ ) | Logic ( $\mathrm{M}=\mathrm{H}$ ) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | L | L | A | $\overline{\mathrm{A}}$ |
| H | L | L | L | $A+\bar{B}$ | $\bar{A} B$ |
| L | H | L | L | $A+B$ | $\bar{A} \bar{B}$ |
| H | H | L | L | minus 1 (2's comp.) | Logic '0' |
| L | L | H | L | A plus $A B$ | AB |
| H | L | H | L | $A B$ plus $[A+\bar{B}]$ | B |
| L | H | H | L | A plus B | $\overline{A \oplus B}$ |
| H | H | H | L | $A B$ minus 1 | $A B$ |
| L | L | L | H | A plus $A \bar{B}$ | $\overline{\mathrm{A}}+\overline{\mathrm{B}}$ |
| H | L | L | H | A minus B minus 1 | $\mathrm{A} \oplus \mathrm{B}$ |
| L | H | L | H | $A \bar{B}$ plus $[A+B]$ | $\overline{\mathrm{B}}$ |
| H | H | L | H | $A \bar{B}$ minus 1 | $A \bar{B}$ |
| L | L | H | H | A plus $\mathrm{A}(2 \times \mathrm{A})$ | Logic ' 1 ' |
| H | L | H | H | A plus $[\mathrm{A}+\overline{\mathrm{B}}]$ | $A+B$ |
| L | H | H | H | A plus $[A+B]$ | $A+\bar{B}$ |
| H | H | H | H | A minus 1 | A |

$\mathrm{L}=$ Low Voltage Level
$H=$ High Voltage Level


Metallization and Pad Layout


DIE SIZE: 0.078" $\times 0.092^{\prime \prime}$

# Am25LS190•Am54LS/74LS190 Am25LS191•Am54LS/74LS191 

 Synchronous Counters With Up/Down Mode Control
## DISTINCTIVE CHARACTERISTICS

- Single up/down countline
- Parallel load inputs and parallel count outputs
- Ripple clock output for cascading
- Am25LS devices offer the following improvements over Am54/74LS
- Higher speed
- 50 mV lower $\mathrm{V}_{\mathrm{OL}}$
- Twice the fan-out aver military range
$-440 \mu \mathrm{~A}$ source current
- $100 \%$ product assurance screening to MIL-STD-883
requirements


## FUNCTIONAL DESCRIPTION

The Am25LS190 and Am25LS191 are BCD and binary synchronous up/down counters. The counter flip-flops are triggered on the LOW-to-HIGH transition of the clock input if the enable input is LOW. If the enable input is HIGH, counting is inhibited.
The direction of the count sequence is controlled by the up/down input. When the up/down input is LOW, the counter will count up. When the up/down input is HIGH, the counter will count down.
The load input is used to asynchronously jam new data into the counter via the parallel data inputs. When the load input is LOW, the counter flip-flop outputs will follow the parallel data inputs regardless of the clock input.
The max./min. count output is HIGH for a complete clock cycle when the counter overflows (binary 9 or binary 15) or underflows (binary 0 ). The ripple clock output is LOW for the LOW part of the clock cycle when the overflow or underflow condition exists. The counters are cascaded by connecting the ripple clock output to the enable input of the succeeding counter when parallel counting, or connecting the ripple clock output to the clock input when the parallel enable connection is used. The min./max. count output is used in high-speed look-ahead connection schemes.
The Am54LS/74LS190 and 191 are standard performance versions of the Am25LS190 and 191. See appropriate electrical characteristic tables for detailed Am25LS improvements.


LOGIC SYMBOL

$V_{C C}=\operatorname{Pin} 16$ GND $=\operatorname{Pin} 8$

## ELECTRICAL CHARACTERISTICS Am25LS190•Am25LS191

The Following Conditions Apply Unless Otherwise Specified:
COM'L $\quad T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$
$(\mathrm{MIN} .=4.75 \mathrm{~V} \quad \mathrm{MA} \cdot \mathrm{X} .=5.25 \mathrm{~V})$
MIL $\quad T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
$(\mathrm{MIN} .=4.50 \mathrm{~V}$ MAX. $=5.50 \mathrm{~V})$

DC CHARACTERISTICS OVER OPERATING RANGE

| Parameters | Description | Test Conditions ( N | 1) | Min. | Typ. (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{IOH}_{\mathrm{OH}}=-440 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | MIL | 2.5 | 3.4 |  | Volts |
|  |  |  | COM'L | 2.7 | 3.4 |  |  |
| $\mathrm{v}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ |  | 0.2 | 0.4 | Volts |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  | 0.45 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs | MIL |  |  | 0.7 | Volts |
|  |  |  | COM'L |  |  | 0.8 |  |
| $v_{1}$ | Input Clamp Voltage | $V_{C C}=$ MIN., $I_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ | Enable G |  |  | -1.08 | mA |
|  |  |  | Others |  |  | -0.36 |  |
| $\mathbf{I I H}^{\text {H }}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ | Enable G |  |  | 60 | $\mu \mathrm{A}$ |
|  |  |  | Others |  |  | 20 |  |
| 1 | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{1 \mathrm{~N}}=7.0 \mathrm{~V}$ | Enable G |  |  | 0.3 | mA |
|  |  |  | Others |  |  | 0.1 |  |
| Isc | Output Short Circuit Current (Note 3) | $V_{C C}=$ MAX. |  | -15 |  | -85 | mA |
| ${ }^{\text {I C C }}$ | Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} . \\ & (\text { Note 4) } \end{aligned}$ |  |  | 20 | 35 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second
4. All inputs grounded and all outputs open

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to +V CC max. |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current, Into to Outputs | 30 mA |
| DC Input Current | -30 mA to 5.0 mA |

## Am25LS/54LS/74LS190/191

## ELECTRICAL CHARACTERISTICS Am54LS/74LS190•Am54LS/74LS191

The Following Conditions Apply Unless Otherwise Specified:
COM'L $\quad \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \quad(\mathrm{MIN} .=4.75 \mathrm{~V} \quad \mathrm{MAX} .=5.25 \mathrm{~V})$
MIL $\quad T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad V_{C C}=5.0 \mathrm{~V} \pm 10 \% \quad(\mathrm{MIN} .=4.50 \mathrm{~V} \quad \mathrm{MAX} .=5.50 \mathrm{~V})$

## DC CHARACTERISTICS OVER OPERATING RANGE

| Parameters | Description | Test Conditions (Note 1) |  | Min. | Typ. <br> (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | MIL | 2.5 | 3.4 |  | Volts |
|  |  |  | COM'L | 2.7 | 3.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | All $\mathrm{IOL}=4.0 \mathrm{~mA}$ |  | 0.25 | 0.4 | Volts |
|  |  |  | $1 \mathrm{OL}=8.0 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs | MIL |  |  | 0.7 | Volts |
|  |  |  | COM'L |  |  | 0.8 |  |
| $v_{1}$ | Input Clamp Voltage | $V_{C C}=$ MIN., $I_{I N}=-18 \mathrm{~mA}$ |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $V_{C C}=$ MAX., $V_{\text {IN }}=0.4 \mathrm{~V}$ | Enable G |  |  | -1.08 | mA |
|  |  |  | Others |  |  | -0.4 |  |
| ${ }^{1} \mathrm{H}$ | Input HIGH Current | $V_{C C}=M A X ., V_{\text {IN }}=2.7 \mathrm{~V}$ | Enable G |  |  | 60 | $\mu \mathrm{A}$ |
|  |  |  | Others |  |  | 20 |  |
| 11 | Input HIGH Current | $V_{C C}=$ MAX., $V_{\text {IN }}=7.0 \mathrm{~V}$ | Enable G |  |  | 0.3 | mA |
|  |  |  | Others |  |  | 0.1 |  |
| ISC | Output Short Circuit Current (Note 3) | $V_{C C}=$ MAX . |  | -15 |  | -100 | mA |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current | $\begin{aligned} & V_{C C}=\text { MAX. } \\ & \text { (Note } 4 \text { ) } \end{aligned}$ |  |  | 20 | 35 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. All inputs grounded and all outputs open.

SWITCHING CHARACTERISTICS
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ )

| Parameters | Description |
| :---: | :---: |
| tPLH | Load to Q |
| ${ }^{\text {tPHL }}$ |  |
| tPLH | $A, B, C, D \text { to } Q_{A}, Q_{B},$ QC, $\mathrm{Q}_{\mathrm{D}}$ Respectively |
| tPHL |  |
| tPLH | Clock to Ripple Clock |
| ${ }_{\text {t PHL }}$ |  |
| tPLH | Clock to Q |
| ${ }_{\text {tPHL}}$ |  |
| tPLH | Clock to Min./Max. |
| tPHL |  |
| ${ }_{\text {tPLH }}$ | Up/Down to Ripple Clock |
| ${ }_{\text {t PHL }}$ |  |
| ${ }^{\text {P PLH }}$ | Up/Down to Min./Max. |
| ${ }_{\text {tPHL }}$ |  |
| $t_{\text {PLH }}$ | Enable to Ripple Clock |
| ${ }_{\text {t }}$ PHL |  |
| $f_{\text {max }}$ | Max. Clock Frequency (Note 1) |
| ${ }_{\text {t }}^{\text {pw }}$ | Clock Pulse Width |
| ${ }^{\text {tpw }}$ | Load Pulse Width |
| $\mathrm{t}_{\text {s }}$ | Data Set-up Time |
| $\mathrm{t}_{\text {s }}$ | Count Enable |
| $t_{h}$ | Data Hold Time |
| $t_{r}$ | MR - CP |


| Am25LS |  |  | Am54LS/74LS |  |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Min. | Typ. | Max. | Min. | Typ. | Max. |  |  |
|  | 22 | 33 |  | 22 | 33 |  |  |
|  | 26 | 39 |  | 33 | 50 | ns |  |
|  | 14 | 22 |  | 20 | 32 |  |  |
|  | 24 | 39 |  | 27 | 40 | , |  |
|  | 11 | 18 |  | 13 | 20 |  |  |
|  | 15 | 21 |  | 16 | 24 | ns |  |
|  | 14 | 21 |  | 16 | 24 | ns |  |
|  | 21 | 30 |  | 24 | 36 | ns |  |
|  | 26 | 39 |  | 28 | 42 |  |  |
|  | 27 | 39 |  | 37 | 52 | ns | $C_{L}=15 \mathrm{pF}$ |
|  | 30 | 45 |  | 30 | 45 |  | $\mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega$ |
|  | 30 | 45 |  | 30 | 45 | ns |  |
|  | 21 | 33 |  | 21 | 33 |  |  |
|  | 22 | 33 |  | 22 | 33 | ns |  |
|  | 12 | 19 |  | 21 | 33 |  |  |
|  | 17 | 27 |  | 21 | 33 | ns |  |
| 25 | 30 |  | 20 | 25 |  | MHz |  |
| 25 |  |  | 25 |  |  | ns |  |
| 25 |  |  | 35 |  |  | ns |  |
| 12 |  |  | 20 |  |  | ns |  |
| 30 |  |  | 40 |  |  | ns |  |
| 0 |  |  | 0 |  |  | ns |  |
| 20 |  | . |  |  |  | ns |  |

Note 1. Per industry convention, $f_{m a x}$ is the worst case value of the maximum device operating frequency with no constraints on $t_{r}, t_{f}$, pulse width or duty cycle

Am25LS ONLY
SWITCHING CHARACTERISTICS OVER OPERATING RANGE*

| Parameters | Description | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \\ & \text { Min. } \quad \text { Max. } \end{aligned}$ |  | $\begin{array}{cc} V_{C C}=5.0 V & \mathbf{1 0 \%} \\ \text { Min. } & \text { Max. } \end{array}$ |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{t}_{\text {PLH }}$ | Load to Q |  | 47 |  | 54 | ns | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |
| $t_{\text {PHL }}$ |  |  | 55 |  | 63 |  |  |
| $t_{\text {PLH }}$ | $A, B, C, D$ to $Q_{A}, Q_{B}$ $\mathrm{Q}_{\mathrm{C}}, \mathrm{Q}_{\mathrm{D}}$ Respectively |  | 33 |  | 38 | ns |  |
| ${ }^{\text {t }}$ PHL |  |  | 55 |  | 63 |  |  |
| $t_{\text {PLH }}$ | Clock to Ripple Clock |  | 28 |  | 32 | ns |  |
| ${ }_{\text {t }}$ |  |  | 31 |  | 36 |  |  |
| $t_{\text {PLH }}$ | Clock to Q |  | 31 |  | 36 | ns |  |
| $\mathrm{t}_{\mathrm{PHL}}$ |  |  | 43 |  | 50 |  |  |
| $t_{\text {PLH }}$ | Clock to Min./Max. |  | 55 |  | 63 | ns |  |
| $t_{\text {PHL }}$ |  |  | 55 |  | 63 |  |  |
| $t_{\text {PLH }}$ | Up/Down to Ripple Clock |  | 63 |  | 72 | ns |  |
| ${ }_{\text {t }}$ |  |  | 63 |  | 72 |  |  |
| $t_{\text {PLH }}$ | Up/Down to Min./Max. |  | 47 |  | 54 | ns |  |
| $t_{\text {PHL }}$ |  |  | 47 |  | 54 |  |  |
| $\mathrm{t}_{\text {PLH }}$ | Enable to Ripple Clock |  | 29 |  | 33 | ns |  |
| ${ }_{\text {tPHL }}$ |  |  | 39 |  | 45 |  |  |
| $f_{\text {max }}$ | Maximum Clock Frequency (Note 1) | 19 |  | 16 |  | ns |  |
| $\mathrm{t}_{\mathrm{pw}}$ | Clock Pulse Width | 37 |  | 42 |  | ns |  |
| $\mathrm{t}_{\mathrm{pw}}$ | Load Pulse Width | 37 |  | 42 |  | ns |  |
| $t_{\text {s }}$ | Data Set-up Time | 20 |  | 23 |  | ns |  |
| $t_{\text {s }}$ | Count Enable | 39 |  | 45 |  | ns |  |
| $t_{\text {n }}$ | Data Hold Time | 4 |  | 5 |  | ns |  |
| $t_{r}$ | MR - CP | 30 |  | 35 |  | ns |  |

*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

## DEFINITION OF FUNCTIONAL TERMS

A, B, C, D The four parallel data inputs to the counter flip-flops.
$\mathbf{Q}_{A}, \mathbf{Q}_{B}, \mathbf{Q}_{C}, \mathbf{Q}_{D}$ The four outputs of the counter.
Clock The clock input causes the counter to change state in the count mode. The counter flip-flops trigger on the LOW-to-HIGH transition of the clock.
Enable The enable input can be used to enable or inhibit counting. When the enable input is HIGH, counting is inhibited.
Up/Down The up/down input controls the direction of the
count sequence. When the up/down input is LOW, the counter will count up (positive logic definitions).
Load The load input is used to parallel enter new data via the $A, B, C$ and $D$ inputs. When the load input is LOW, the counter will follow the parallel inputs regardless of the clock input.
Min./Max. The min./max. output is HIGH when the counter is in either the overflow or underflow state.
Ripple Clock The ripple clock output is LOW when the counter is in either the overflow or underflow state and the clock is LOW.

## FUNCTION TABLE

| INPUTS |  |  |  |  |  |  |  | OUTPUTS |  |  |  |  |  | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock | Up/Dn | Enable G | A | B | C | D | Load | $\mathrm{O}_{\mathrm{A}}$ | $\mathrm{O}_{\mathrm{B}}$ | $\mathrm{O}_{\mathrm{c}}$ | $\mathrm{O}_{\mathrm{D}}$ | $\begin{aligned} & \text { Min./ } \\ & \text { Max. } \end{aligned}$ | Ripple Clock |  |
| X | X | H | x | x | $\times$ | x | H | NC | NC | NC | NC | NC | NC | Inhibit |
| X | X | X | L | L | L | L | L | L | L | L | L | H | CK | Underflow |
| $x$ | x | x | H | H | H | H | L | H | H | H | H | H | CK | 191 Overflow |
| X | X | X | H | L | L | H | L | H | L | L | H | H | CK | 190 Overflow |
| X | X | X | L | H | L | H | L | L | H | L | H | L | H | Examples of no Overflow |
| x | x | X | H | L | H | L | L | H | L | H | L | L | H | or Underflow |
| 1 | L | L | X | X | X | X | H | Cou | Up |  |  | A/R | A/R \& CK | Count Up |
| 1 | H | L | X | X | X | X | H |  | $t$ Dow |  |  | A/R | A/R \& CK | Count Down |

$$
\begin{aligned}
& H=\text { HIGH } \\
& L=\text { LOW } \\
& X=\text { Don't Care } \\
& 1=\text { LOW-to-HIGH Transition }
\end{aligned}
$$

NC = No Change
CK = LOW if Clock is LOW, HIGH if Clock is HIGH
A/R = Assumes State Required by Counter Output

## Am25LS • Am54LS/74LS <br> LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.

Metallization and Pad Layout


DIE SIZE 0.069' $\times 0.105^{\prime \prime}$

## APPLICATIONS



PARALLEL ENABLE WITH RIPPLE CLOCK


SYNCHRONOUS PARALLEL COUNTING WITH RIPPLE ENABLE


SYNCHRONOUS COUNTING WITH FULL LOOK-AHEAD

# Am25LS192 • Am25LS193 Am54LS/74LS192•Am54LS/74LS193 

## Decimal and Hexadecimal Up/Down Counters

## distinctive characteristics

- Separate up and down clocks
- Asynchronous parallel load
- Am25LS devices offer the following improvements over Am54/74LS
- Higher speed
-50 mV lower $\mathrm{V}_{\mathrm{OL}}$ at $\mathrm{IOL}=8 \mathrm{~mA}$
- Twice the fan-out over military range
$-440 \mu \mathrm{~A}$ source current at HIGH output
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The 'LS192 and 'LS193 are four-bit up/down counters using advanced Low-Power Schottky processing. The 'LS192 counts in the BCD mode and the 'LS193 counts in the binary mode. These counters have separate count-up and count-down clock inputs ( $C P_{U}$ and $C P_{D}$, respectively). The $\mathrm{Q}_{\mathbf{i}}$ outputs change state synchronously on the LOW-to-HIGH transition on either the up clock input or the down clock input. Only one clock input can be LOW at a time or erroneous counting will result.
Each of the four flip-flops can be preset to a logic HIGH or a logic LOW by means of four parallel inputs (A, B, C, and D). When the parallel load input ( $\overline{\mathrm{PL}}$ ) goes LOW, all four flip-flops set to the state of the direct inputs ( $A, B, C$, and $D$ ) independent of the clock inputs. An active HIGH master reset (MR) is provided which overrides both the clock and parallel load inputs forcing all $Q_{i}$ outputs LOW.
Two terminal count outputs are gated with the clock inputs to provide clock signal to other counters. The $\mathrm{TC}_{\mathrm{D}}$ output goes LOW when the counter is in state 0000 and the count down clock goes LOW. The TC $C_{U}$ goes LOW when the count up goes LOW and the counter is in state 1001 ('LS192) or state 1111 ('LS193). The TC $C_{U}$ and TC $C_{D}$ outputs can drive the count up and count down clocks on the next counter in a series. The $\mathrm{Q}_{\mathrm{i}}$ outputs of such a connection scheme are not synchronous on cascaded counters in this series.


## ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| Am25LS192XC/Am25LS193XC | $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%\left(C O M^{\prime} \mathrm{L}\right)$ | $\mathrm{MIN} .=4.75 \mathrm{~V}$ | $\mathrm{MAX} .=5.25 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- | :--- |
| Am25LS192XM/Am25LS193XM | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%(\mathrm{MIL})$ | $\mathrm{MIN} .=4.50 \mathrm{~V}$ | $\mathrm{MAX} .=5.50 \mathrm{~V}$ |

Am25LS192XM/Am25LS193XM
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ (MIL)
Typ.

| Parameters | Description | Test Co | ns ${ }^{\text {N }}$ |  | Min. | (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | O | $\mathrm{V}_{\mathrm{CC}}=$ MIN., IOH |  | MIL | 2.5 | 3.4 |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | O | $V_{\text {IN }}=V_{\text {IH }}$ or $V_{\text {IL }}$ |  | COM'L | 2.7 | 3.4 |  | Volts |
|  | Output LOW Voltage | $V_{C C}=$ MIN., | ${ }^{\text {IOL}}$ | OmA |  | 0.25 | 0.40 |  |
| voL | Output LOW Voltage | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ or $\mathrm{V}_{\text {IL }}$ | ${ }^{1} \mathrm{OL}$ | OmA |  | 0.35 | 0.45 | oits |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input voltage for all inpu |  |  | 2.0 |  |  | Volts |
|  | Input LOW | Guaranteed input | ow | MIL |  |  | 0.7 | Volts |
|  | Input LOW Lever | voltage for all inpu |  | COM'L |  |  | 0.8 |  |
| $\mathrm{v}_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\text {CC }}=$ MIN., IIN $=$ |  |  |  |  | -1.5 | Volts |
|  | Input LOW Current | $V_{C C}=$ MAX., $V_{\text {IN }}$ |  |  |  |  | -0.4 | mA |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $V_{C C}=$ MAX.,$V_{\text {IN }}$ |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| 1 | Input HIGH Current | $V_{C C}=$ MAX., $V_{\text {IN }}$ |  |  |  |  | 0.1 | mA |
| Isc | Output Short Circuit Current (Note 3) | $V_{C C}=$ MAX . |  |  | -15 |  | -85 | mA |
| ICC | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. (Not |  |  |  | 19 | 34 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. ICC is measured with all outputs open; clear and load inputs grounded; and all other inputs at 4.5 V

## Am25LS • Am54LS/74LS

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to +V cC max |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

Am25LS/54LS/74LS192/193
Am54LS/74LS192 • Am54LS/74LS193
ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

Am74LS192X/74LS193X
Am54LS192X/54LS193X
$V_{C C}=5.0 V \pm 5 \%(C O M ' L)$
$V_{C C}=5.0 V \pm 10 \%(M I L)$
$T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

MIN. $=4.75 \mathrm{~V}$
$\mathrm{MIN} .=4.50 \mathrm{~V}$
MAX $=5.25 \mathrm{~V}$
MAX. $=5.50 \mathrm{~V}$
Typ.

| Test Conditions (Note 1) | Min. | $\begin{array}{c}\text { Typ. } \\ \text { (Note 2) }\end{array}$ | Max. | Units |
| :--- | :--- | :--- | :--- | :--- |


| Parameters Descript |  | Test Conditions (Note 1) |  |  | Min | (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=\text { MIN., } I_{O H}=-400 \mu \mathrm{~A} \\ & V_{\text {IN }}=V_{\text {IH }} \text { or } V_{I L} \end{aligned}$ |  | MIL | 2.5 | 3.4 |  | Volts |
|  |  |  |  | COM'L | 2.7 | 3.4 |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N ., \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{AlI}, \mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ |  |  | 0.25 | 0.40 | Volts |
|  |  |  | 74LS o | $\mathrm{I}^{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.35 | 0.50 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | MIL |  |  | 0.7 | Volts |
|  |  |  |  | COM'L |  |  | 0.8 |  |
| $v_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  |  | -0.4 | mA |
| $\mathrm{I}_{1 \mathrm{H}}$ | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| $1 /$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX},. \mathrm{~V}_{\text {IN }}=7.0 \mathrm{~V}$ |  |  |  |  | 0.1 | mA |
| ISC | Output Short Circuit Current (Note 3) | $V_{C C}=$ MAX. |  |  | -15 |  | -100 | mA |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current | $\mathrm{V}_{C C}=$ MAX. (Note 4) |  |  |  | 19 | 34 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limites are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. ' CC is measured with all outputs open; clear and load inputs grounded; and all other inputs at 4.5 V

## Am25LS•54LS/74LS LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.

SWITCHING CHARACTERISTICS
$\left(T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\right.$ )
Parameters Description


Note 1. Per industry convention, $f_{m a x}$ is the worst case value of the maximum device operating frequency with no constraints on $t_{r}, t_{f}$, pulse width or duty cycle.

Am25LS/54LS/74LS192/193
Am25LS192, Am25LS193 ONLY SWITCHING CHARACTERISTICS OVER OPERATING RANGE*

*AC performance over the operating temperature range is guaranteed by testing defined in Group $A$, Subgroup 9.


## FUNCTION TABLE

| INPUTS |  |  |  |  |  |  |  | OUTPUTS |  |  |  |  |  | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |
| Up | Down | Clear | Load | A | B | C | D | $\mathbf{Q}_{\mathbf{A}}$ | $\mathrm{O}_{\mathrm{B}}$ | $\mathrm{O}_{\mathrm{c}}$ | $\mathrm{O}_{\mathrm{D}}$ | Borrow | Carry |  |
| $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & x \\ & x \\ & \hline \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | X | $\begin{aligned} & x \\ & x \\ & \hline \end{aligned}$ | L | L | L | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | Clear |
| x | $\times$ | L | L | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | x | X | Load |
| H | $\uparrow$ | L | H | $x$ | $x$ | x | $\times$ |  | ount | Down |  | H | H | Except at borrow |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & L \\ & L \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | X | X x | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | L | L | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | Borrow |
| $\uparrow$ | H | L | H | x | x | x | x |  | Cou | tup |  | H | H | Except at carry |
| $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & L \\ & L \end{aligned}$ | $\begin{aligned} & H \\ & H \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | X <br> x | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & H \\ & H \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | Carry (193 only) |
| L | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | L | H H | x | x x | x | x x | H H | L | L | H H | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | Carry (192 only) |

$\begin{array}{ll}H=\text { HIGH } & X=\text { Don't care } \\ L=\text { LOW } & \uparrow=\text { LOW }- \text { to-HIGH transition }\end{array}$
$D=A$ LOW or a HIGH and the respective output
will assume the same state.

## DEFINITION OF FUNCTIONAL TERMS

Clear. The clear input to the counter overrides all other inputs. When the clear input is HIGH, the Q outputs are set LOW independent of the other inputs.
$\overline{\mathrm{PL}} \quad$ Load. The load input performs asynchronous parallel load of the data on the A, B, C, and D inputs. When the load input is LOW, the $Q_{i}$ outputs will follow the parallel inputs regardless of the clock inputs.

A, B, C, D The four parallel inputs to the counter flip-flops.
$\mathrm{CP} \quad$ Count up. A clock input causing the counter to change state in an increasing binary number direction. Counting occurs on the LOW-to-HIGH transition of the clock.

CPD Count down. A clock input causing the counter to change state in a decreasing binary number direction. The state change occurs on the LOW-toHIGH transition.
$\mathbf{Q}_{\mathbf{A}}, \mathbf{Q}_{\mathbf{B}}$, The four outputs of the counter representing the $\mathbf{Q}_{\mathbf{C}}, \mathbf{Q}_{\mathbf{D}} \quad$ LSB to MSB, respectively.
$\overline{\mathrm{TC}_{U}}$
Carry output. A clock output that indicates the maximum upper binary number has been reached. For the 'LS192, TCU indicates that the " 9 " state has been reached and the up clock is LOW. For the 'LS193, TCU indicates that the " 15 " state has been reached and the up clock is LOW.
$\overline{T C}_{\mathrm{D}} \quad$ Borrow output. A clock output indicating that the " 0 " state has been reached and the down clock is LOW.


# Am25LS194A • Am54LS/74LS194A Am25LS195A • Am54LS/74LS195A 

Four-Bit High-Speed Shift Registers

## distinctive characteristics

- Shift right or parallel load with JK inputs on Am25LS195A
- Shift left, right, parallel load or do nothing on Am25LS194A
- Fully synchronous shifting and parallel loading
- Am25LS devices offer the following improvements over Am54/74LS
- Higher speed
-50 mV lower $\mathrm{V}_{\mathrm{OL}}$
- Twice the fan-out over military range
$-440 \mu \mathrm{~A}$ source current
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am25LS194A and Am25LS195A are 4-bit registers that exhibit fully synchronous operation in all operating modes. The Am25LS195A can either parallel load all four register bits via the parallel inputs (A, B, C, D) or shift each of the four register bits right one place. The shifting or parallel loading is under control of the shift/load input (S/L). When the shift/ load input is LOW, data is loaded from the parallel data inputs; when the shift/load input is HIGH, data is loaded from the register bits on the left. The first bit, $\mathrm{Q}_{\mathrm{A}}$, is loaded via the $J$ and $\bar{K}$ inputs in the shift mode.
The Am25LS194A operates in four modes under control of the two select inputs, $\mathrm{S}_{0}$ and $\mathrm{S}_{1}$. The four modes are parallel load (data comes from the parallel inputs), shift right (data comes from the flip-flop to the left, with the $\mathrm{O}_{\mathrm{A}}$ bit input from R), shift left (data comes from the flip-flop to the right, with the $Q_{D}$ input from $L$ ), and hold or do nothing (each flip-flop receives data from its own output).
For both devices the outputs change state synchronously following a LOW-to-HIGH transition on the clock input, CP. Both devices have an active-LOW synchronous clear (CLR) which forces all outputs to the LOW state ( $\overline{\mathrm{Q}}_{\mathrm{D}} \mathrm{HIGH}$ ) independent of any other inputs.
Because all the flip-flops are D-type they do not catch 0's or 1 's, and the only requirements on any inputs is that they meet the short set-up and hold time intervals with respect to the clock LOW-to HIGH transition.
The Am54LS/74LS194A and 195A are standard performance versions of the Am25LS194A and 195A. See appropriate electrical characteristic tables for detailed Am25LS improvements.

## CONNECTION DIAGRAMS <br> Top Views

'LS194A


## LOGIC DIAGRAMS


'LS195A


## Am25LS194A • Am25LS195A

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

| COM'L | $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\mathrm{V}_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | $(\mathrm{MIN} .=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V})$ |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $\mathrm{T}_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{V}_{C C}=5.0 \mathrm{~V} \pm 10 \%$ | (MIN. $=4.50 \mathrm{~V}$ | MAX. $=5.50 \mathrm{~V}$ ) |

DC CHARACTERISTICS OVER OPERATING RANGE
Typ.
Parameters Description Test Conditions (Note 1)


Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second
4. Outputs open. Inputs $\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}$ grounded. Inputs $\mathrm{S}_{\mathrm{O}}, \mathrm{S}_{1}$, Clear, L, R, at 4.5 V . Measured after a momentary ground, then 4.5 V applied to clock.
5. Outputs open. $S / L$ grounded. $A, B, C, D, J, \bar{K}$ at 4.5 V . Measured after applying a momentary ground then 4.5 V to the clear followed by ground then 4.5 V to clock.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

Am25LS/54LS/74LS194A/195A

## Am54LS/74LS194A • Am54LS/74LS195A ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

| $\mathrm{COM}^{\prime} \mathrm{L}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\mathrm{V}_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | (MIN. $=4.75 \mathrm{~V}$ | $\mathrm{MAX} .=5.25 \mathrm{~V}$ ) |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{MIL}_{-}^{\prime}$ | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ | (MIN. $=4.50 \mathrm{~V}$ | MAX. $=5.50 \mathrm{~V}$ ) |

DC CHARACTERISTICS OVER OPERATING RANGE


Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second
4. Outputs open. Inputs A, B, C, D grounded. Inputs $S_{0}, S_{1}$, Clear, $\mathrm{L}, \mathrm{R}$, at 4.5 V . Measured after a momentary ground, then 4.5 V applied to clock Outputs open. $\mathrm{S} / \mathrm{L}$ grounded. $\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}, \mathrm{J}, \overline{\mathrm{K}}$ at 4.5 V . Measured after applying a momentary ground then 4.5 V to the clear followed by ground
then 4.5 V to clock.
Am25LS194A • Am54LS/74LS194A

## SWITCHING CHARACTERISTICS



Note 1. Per industry convention, $f_{\text {max }}$ is the worst case value of the maximum device operating frequency with no constraints on $t_{r}, t_{f}$, pulse width or duty cycle.

## Am25LS194A ONLY SWITCHING CHARACTERISTICS OVER OPERATING RANGE*

## Parameters

| Pameters | Description | Min. | Max. | Min. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{t}_{\text {PLH }}$ | Clock to Output |  | 31 |  | 36 | ns |  |
| $t_{\text {PHL }}$ | Clock to Output |  | 28 |  | 32 | ns |  |
| ${ }^{\text {P }}$ PHL | Clear to Output |  | 38 |  | 44 | ns |  |
| $t_{\text {pw }}$ | Clock Pulse Width | 26 |  | 30 |  | ns |  |
| $t_{\text {pw }}$ | Clear Pulse Width | 26 |  | 30 |  | ns |  |
| $\mathrm{t}_{\text {S }}$ | Mode Control Set-up Time | 37 |  | 42 |  | ns | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R_{L}=2.0 \mathrm{k} \Omega \end{aligned}$ |
| $\mathrm{t}_{\text {s }}$ | Data Input Set-up Time | 25 |  | 29 |  | ns |  |
| $\mathrm{t}_{\mathbf{s}}$ | Clear Recovery to Clock | 30 |  | 35 |  | ns |  |
| $t_{\text {h }}$ | Data Hold Time | 4 |  | 5 |  | ns |  |
| $f_{\text {max }}$ (Note 1) | Maximum Clock Frequency | 26 |  | 23 |  | MHz |  |

[^16]$\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\right)$
Parameters Description

| ers | Description | Min. | Typ. | Max. | Min. | Typ. | Max. | Units | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tplH | Clock to Output |  | 13 | 21 |  | 14 | 22 | ns |  |
| tPLH | Clock to Output |  | 12 | 18 |  | 17 | 26 | ns |  |
| tPHL | Clear to Output |  | 17 | 26 |  | 19 | 30 | ns |  |
| $t_{\mathrm{pw}}$ | Clock Pulse Width | 16 |  |  | 16 |  |  | ns |  |
| $t_{\text {pw }}$ | Clear Pulse Width | 12 |  |  | 12 |  |  | ns |  |
| $\mathrm{t}_{\text {s }}$ | Mode Control Set-up Time | 25 |  |  | 25 |  |  | ns | $R_{\mathrm{L}}=2.0 \mathrm{k} \Omega$ |
| $\mathrm{t}_{5}$ | Data Input Set-up Time | 15 |  |  | 15 |  |  | ns |  |
| $t_{\text {s }}$ | Clear Recovery to Clock | 20 |  |  | 25 |  |  | ns |  |
| $t_{\text {h }}$ | Data Hold Time | 0 |  |  | 0 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{R}}$ | Shift/Load Release Time Am54LS/74LS195A Only |  |  | 0 |  |  | 0 | ns |  |

Note 1. Per industry convention, $f_{\text {max }}$ is the worst case value of the maximum device operating frequency with no constraints on $t_{r}$, $t_{f}$, pulse width or duty cycle.

Am25LS195A ONLY SWITCHING CHARACTERISTICS OVER OPERATING RANGE*

| OVER OPERA | ATIG RANGE | $\mathbf{v}_{\mathrm{CC}}$ | $V \pm 5 \%$ | $\mathbf{v}_{\mathrm{Cc}}$ | $\pm 10 \%$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description | Min. | Max. | Min. | Max. | Units | Test Conditions |
| $\mathbf{t P L H}$ | Clock to Output |  | 31 |  | 36 | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega \end{aligned}$ |
| $t_{\text {PHL }}$ | Clock to Output |  | 27 |  | 32 | ns |  |
| $t_{\text {PHL }}$ | Clear to Output |  | 38 |  | 44 | ns |  |
| $\mathrm{t}_{\mathrm{pw}}$ | Clock Pulse Width | 25 |  | 29 |  | ns |  |
| $\mathrm{t}_{\mathrm{pw}}$ | Clear Pulse Width | 20 |  | 23 |  | ns |  |
| $t_{\text {s }}$ | Mode Control Set-up Time | 37 |  | 42 |  | ns |  |
| $t_{s}$ | Data Input Set-up Time | 24 |  | 27 |  | ns |  |
| $t_{\text {s }}$ | Clear Recovery to Clock | 30 |  | 35 |  | ns |  |
| $t_{n}$ | Data Hold Time | 4 |  | 5 |  | ns |  |
| $t_{\text {R }}$ | Shift/Load Release Time Am54LST4LS195A Only |  | 4 |  | 5 | ns |  |
| $f_{\text {max }}($ Note 1$)$ | Maximum Clock Frequency | 26 |  | 23 |  | MHz |  |

*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.


## DEFINITION OF FUNCTIONAL TERMS

J, $\overline{\mathbf{K}}$ The logic inputs used for controlling the $\mathrm{Q}_{\mathrm{A}}$ flip-flop of the Am25LS195A register when S/L is HIGH.
CLR Clear. The asynchronous master reset input.
CP Clock pulse for the register. Enters data on the LOW-toHIGH transition.
S/L Shift/Load. The input for selection of parallel or serial shifting for the Am25LS195A register. S/L LOW selects parallel entry.
$\mathbf{S}_{0}, \mathbf{S}_{1}$ The mode select inputs of the Am25LS194A.
A, B, C, D The four parallel data inputs for the register.
$R$ The serial input to the $\mathrm{Q}_{\mathrm{A}}$ flip-flop of the Am25LS194A in the right shift mode.
$L$ The serial input to the $Q_{D}$ flip-flop of the Am25LS194A in the left shift mode.
$\mathrm{a}_{A}, \mathrm{a}_{\mathrm{B}}, \mathrm{a}_{\mathrm{C}}, \mathrm{a}_{\mathrm{D}}$ The four true outputs of the register.
$\overline{\mathbf{O}}_{D}$ The complement output of the $\mathrm{O}_{\mathrm{D}}$ flip-flop. (Am25LS 195A only).

Am25LS • Am54LS/74LS LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS


Note: Actual current flow direction shown.

## APPLICATION

## 12-BIT SHIFT-LEFT, SHIFT-RIGHT, PARALLEL LOAD REGISTER



## Metallization and Pad Layouts

'LS194A


## Am25LS240•Am54LS/74LS240 <br> Octal Three-State Inverting Drivers

## DISTINCTIVE CHARACTERISTICS

- Three-state outputs drive bus lines directly
- Hysteresis at inputs improve noise margin
- PNP inputs reduce D.C. loading on bus lines
- Data-to-output propagation delay times - 18ns MAX.
- Enable-to-output - 30ns MAX.
- Am25LS240 specified at 48 mA output current
- 20 pin hermetic and molded DIP packages
- $100 \%$ product assurance testing to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The 'LS240 is an octal inverting line driver fabricated using advanced low-power Schottky technology. The 20-pin package provides improved printed circuit board density for use in memory address and clock driver applications.
Three-state outputs are provided to drive bus lines directly. The Am25LS240 is specified at 48 mA and 24 mA output sink current, while the Am54/74LS240 is guaranteed at 12 mA over the military range and 24 mA over the commercial range. Four buffers are enabled from one common line and the other four from a second enable line.
Improved noise rejection and high fan-out are provided by input hysteresis and low current PNP inputs.

## LOGIC DIAGRAM







$-1 \mathrm{Y} 4$





| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\overline{\mathbf{G}}$ | A | $\mathbf{Y}$ |
| H | X | Z |
| L | H | L |
| L | L | H |

Note: All devices have input hysteresis.


Am25LS240

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:
COM'L $\quad T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \pm 5 \%$
$(\mathrm{MIN} .=4.75 \mathrm{~V}$ MAX. $=5.25 \mathrm{~V})$
MIL $\quad T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
$(\mathrm{MIN} .=4.50 \mathrm{~V}$
MAX. $=5.50 \mathrm{~V}$ )

## DC CHARACTERISTICS OVER OPERATING RANGE

| Parameters |  | Description |  | Test Conditions (Note 1) |  | Min. | Typ. (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | High-Level Output Voltage |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{V}_{\mathrm{IH}}=2.0 \mathrm{~V} \\ & \mathrm{l}_{\mathrm{OH}}=-3.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{IL}} \mathrm{MAX} . \end{aligned}$ |  | 2.4 | 3.4 |  | Volts |
|  |  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \\ & \mathrm{V}_{1 \mathrm{~L}}=0.5 \mathrm{~V} \end{aligned}$ | MIL, $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}$ | 2.0 |  |  |  |
|  |  |  |  | COM'L, $\mathrm{IOH}^{\text {¢ }}=-15 \mathrm{~mA}$ | 2.0 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-Level Output Voltage |  |  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$. | $\mathrm{All} \mathrm{OLL}=12 \mathrm{~mA}$ |  | 0.25 | 0.4 | Volts |
|  |  |  |  | All $\mathrm{IOL}=24 \mathrm{~mA}$ |  |  | 0.35 | 0.5 |  |  |
|  |  |  |  | COM'L $\mathrm{lOL}^{\text {a }}$ 48mA |  |  |  | 0.55 |  |  |
| $\mathbf{V}_{\mathbf{I H}}$ | High-Level Input Voltage |  |  | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |  |
| $V_{\text {IL }}$ | Low-Level Input Voltage |  | COM'L |  |  |  |  | 0.8 | Volts |  |
|  |  |  | MIL |  |  |  |  | 0.7 |  |  |
| $\mathrm{V}_{\mathbf{I K}}$ | Input Clamp Voltage |  |  | $\mathrm{V}_{\text {CC }}=$ MIN., $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  |  | -1.5 | Volts |  |
|  | Hysteresis ( $\mathrm{V}_{\mathrm{T}+}-\mathrm{V}_{\mathrm{T}-}$ ) |  |  | $\mathrm{V}_{\mathrm{CC}}=$ MIN. |  | 0.2 | 0.4 |  | Volts |  |
| Iozh | Off-State Output Current, High Level Voltage Applied |  |  | $\begin{aligned} & V_{C C}=\text { MAX. } \\ & V_{I H}=2.0 \mathrm{~V} \\ & V_{I L}=V_{I L} M A X . \end{aligned}$ | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ |  |  | 20 |  |  |
| lozl | Off-State Output Current, Low-Level Voltage Applied |  |  |  | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -20 | $\mu \mathrm{A}$ |  |
| 1 | Input Current at Maximum Input Voltage |  |  | $\mathrm{V}_{\text {cc }}=\mathrm{MAX} ., \mathrm{V}_{1}=7.0 \mathrm{~V}$ |  |  |  | 0.1 | mA |  |
| $\mathrm{IIH}^{\text {H }}$ | High-Level Input Current, Any Input |  |  | $\mathrm{V}_{\text {CC }}$ MAX., $\mathrm{V}_{\text {IH }}=2.7 \mathrm{~V}$ |  |  |  | 20 | $\mu \mathrm{A}$ |  |
| IIL | Low-Level Input Current |  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{~V}$ |  |  |  | -200 | $\mu \mathrm{A}$ |  |
| ISC | Short Circuit Output Current (Note 3) |  |  | $\mathrm{V}_{\text {CC }}=$ MAX . |  | -50 |  | -225 | mA |  |
| Icc | Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} .$ <br> Outputs open |  | All Outputs HIGH |  |  | 13 | 23 |  |  |
|  |  |  |  | All Outputs LOW |  |  | 26 | 44 | mA |  |
|  |  |  |  | Outputs at Mi-Z |  |  | 29 | 50 |  |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under recommended operating conditions.
2. All typical values are $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

MAXIMUM RATINGS above which the useful life may be impaired

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C} \mathrm{to}+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current | 150 mA |
| DC Input Current | -30 mA to +5.0 mA |

## Am54LS/74LS240

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:
COM'L $\quad \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \quad(\mathrm{MIN} .=4.75 \mathrm{~V} \quad \mathrm{MAX} .=5.25 \mathrm{~V})$
MIL $\quad \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \quad(\mathrm{MIN} .=4.50 \mathrm{~V} \quad \mathrm{MAX} .=5.50 \mathrm{~V})$

## DC CHARACTERISTICS OVER OPERATING RANGE

| Parame | Description |  |  | Test Conditions (Note 1) |  | Min. | Typ. (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | High-Level Output Voltage |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{V}_{\mathrm{IH}}=2.0 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OH}}=-3.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{IL}} \mathrm{MAX} . \end{aligned}$ |  | 2.4 | 3.4 |  | Volts |
|  |  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \\ & \mathrm{V}_{\mathrm{IL}}=0.5 \mathrm{~V} \end{aligned}$ | MIL, $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}$ | 2.0 |  |  |  |
|  |  |  |  | COM'L, ${ }^{\text {OH }}=-15 \mathrm{~mA}$ | 2.0 |  |  |  |
| $\mathbf{V O L}^{\text {O }}$ | Low-Level Output Voltage |  |  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$. | All, $\mathrm{IOL}^{\text {a }} 12 \mathrm{~mA}$ |  | 0.25 | 0.4 | Volts |
|  |  |  |  | COM'L, $\mathrm{IOL}=24 \mathrm{~mA}$ |  |  | 0.35 | 0.5 |  |  |
| $\mathbf{V}_{\mathbf{I H}}$ | High-Level Input Voltage |  |  | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |  |
| $V_{\text {IL }}$ | Low-Level Input Voltage |  | COM'L |  |  |  |  | 0.8 | Volts |  |
|  |  |  | MIL |  |  |  |  | 0.7 |  |  |
| $\mathrm{V}_{\text {IK }}$ | Input Clamp Voltage |  |  | $\mathrm{V}_{\mathrm{CC}}=$ MIN., $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  |  | -1.5 | Volts |  |
|  | Hysteresis ( $\mathrm{V}_{\mathrm{T}+}-\mathrm{V}_{\mathrm{T}-}$ ) |  |  | $\mathrm{V}_{\text {CC }}=$ MIN. |  | 0.2 | 0.4 |  | Volts |  |
| Iozh | Off-State Output Current, High Level Voltage Applied |  |  | $\begin{aligned} & V_{C C}=M A X . \\ & V_{I H}=2.0 V \\ & V_{I L}=V_{I L} M A X . \end{aligned}$ | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |  |
| lozt | Off-State Output Current, Low-Level Voltage Applied |  |  |  | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -20 |  |  |
| 1 | Input Current at Maximum Input Voltage |  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{1}=7.0 \mathrm{~V}$ |  |  |  | 0.1 | mA |  |
| $\mathrm{I}_{\mathrm{IH}}$ | High-Level Input Current, Any Input |  |  | $\mathrm{V}_{\text {CC }}$ MAX., $\mathrm{V}_{\text {IH }}=2.7 \mathrm{~V}$ |  |  |  | 20 | $\mu \mathrm{A}$ |  |
| ILL | Low-Level Input Current |  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{~V}$ |  |  |  | -200 | $\mu \mathrm{A}$ |  |
| ISC | Short Circuit Output Current (Note 3) |  |  | $\mathrm{V}_{\text {CC }}=$ MAX. |  | -50 |  | -225 | mA |  |
| Icc | Supply Current | $V_{C C}=M A X .$ <br> Outputs open |  | All Outputs HIGH |  |  | 13 | 23 | mA |  |
|  |  |  |  |  | 26 | 44 |  |  |
|  |  |  |  | Outputs at $\mathrm{Hi}-\mathrm{Z}$ |  | 29 | 50 |  |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under recommended operating conditions
2. All typical values are $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

## Metallization and Pad Layout



Am25LS/54LS/74LS240
SWITCHING CHARACTERISTICS
$\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\right.$ )

| 5.0V) |  | Am25LS240 |  |  | Am54LS/74LS240 |  |  | Units | Test Conditions (Notes 1-5) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param | Description | Min. | Typ. | Max. | Min. | Typ. | Max. |  |  |
| ${ }^{\text {t }}$ PLH | Propagation Delay Time, Low-to-High-Level Output |  | 8.0 | 12 |  | 9.0 | 14 | ns | $\begin{aligned} & C_{L}=45 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=667 \Omega \end{aligned}$ |
| $t_{\text {PHL }}$ | Propagation Delay Time, High-to-Low-Level Output |  | 12 | 16 |  | 12 | 18 | ns |  |
| $\mathbf{t}_{\text {PZL }}$ | Output Enable Time to Low Level |  | 19 | 27 |  | 20 | 30 | ns |  |
| $\mathbf{t}_{\text {PZH }}$ | Output Enable Time to High Level |  | 14 | 20 |  | 15 | 23 | ns |  |
| $t_{\text {PLZ }}$ | Output Disable Time from Low Level |  | 14 | 23 |  | 15 | 25 | ns | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$ |
| $t_{\text {PHZ }}$ | Output Disable Time from High Level |  | 10 | 18 |  | 10 | 18 | ns | $\mathrm{R}_{\mathrm{L}}=667 \Omega$ |

Am25LS ONLY SWITCHING CHARACTERISTICS OVER OPERATING RANGE*

| Param | Description | $\begin{aligned} & \mathbf{v}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \\ & \text { Min. } \quad \text { Max. } \end{aligned}$ |  | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {tPLH }}$ | Propagation Delay Time, Low-to-High-Level Output |  | 16 |  | 19 | ns | $\begin{aligned} & C_{\mathrm{L}}=45 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=667 \Omega \end{aligned}$ |
| ${ }_{\text {t }}^{\text {PHL }}$ | Propagation Delay Time, High-to-Low-Level Output |  | 22 |  | 25 | ns |  |
| $t_{\text {PZL }}$ | Output Enable Time to Low Level |  | 37 |  | 42 | ns |  |
| ${ }_{\text {tPZH }}$ | Output Enable Time to High Level |  | 27 |  | 31 | ns |  |
| ${ }_{\text {t }}$ | Output Disable Time from Low Level |  | 31 |  | 36 | ns | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$ |
| $t_{\text {PHZ }}$ | Output Disable Time from High Level |  | 25 |  | 28 | ns | $\mathrm{R}_{\mathrm{L}}=667 \Omega$ |

* AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.


## LOAD CIRCUIT FOR

THREE-STATE OUTPUTS


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS


Notes: 1. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
2. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control
3. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily. PRR $\leqslant 1.0 M H z, Z O U T \approx 50 \Omega$ and $t_{r} \leqslant 2.5 n s, t_{f} \leqslant 2.5 n s$.

# Am25LS241•Am54LS/74LS241 Am25LS244•Am54LS/74LS244 Octal Three-State Buffers 

## DISTINCTIVE CHARACTERISTICS

- Three-state outputs drive bus lines directly
- Hysteresis at inputs improve noise margin
- PNP inputs reduce D.C. loading on bus lines
- Data-to-output propagation delay times - 18ns MAX.
- Enable-to-output - 30ns MAX.
- Am25LS241 and 244 specified at 48 mA output current
- 20 pin hermetic and molded DIP packages
- $100 \%$ product assurance testing to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The 'LS241 and 'LS244 are octal buffers fabricated using advanced low-power Schottky technology. The 20-pin package provides improved printed circuit board density for use in memory address and clock driver applications.
Three-state outputs are provided to drive bus lines directly. The Am25LS241 and Am25LS244 are specified at 48 mA and 24 mA output sink current, while the Am54LS/74LS241 and Am54LS/74LS244 are guaranteed at 12 mA over the military range and 24 mA over the commercial range. Four buffers are enabled from one common line and the other four from a second enable line.
The 'LS241 has enable inputs of opposite polarity to allow use as a transceiver without overlap. The 'LS244 enables are of similar polarity for use as a unidirectional buffer in which both halves are enabled simultaneously.
Improved noise rejection and high fan-out are provided by input hysteresis and low current PNP inputs.








Note: All devices have input hysteresis.

CONNECTION DIAGRAMS
Top Views


Note: Pin 1 is marked for orientation.
'LS244





19
'LS244

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\overline{\mathbf{G}}$ | A |  |
| H | X | Z |
| L | H | H |
| L | L | L |

## LOGIC SYMBOLS



Am25LS/54LS/74LS241/244
Am25LS241•Am25LS244

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:
$\mathrm{COM}^{\prime} \mathrm{L} \quad \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \quad$ (MIN. $=4.75 \mathrm{~V} \quad \mathrm{MAX} .=5.25 \mathrm{~V}$ )
MIL $\quad \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \quad$ (MIN. $=4.50 \mathrm{~V} \quad \mathrm{MAX} .=5.50 \mathrm{~V}$ )

## DC CHARACTERISTICS OVER OPERATING RANGE

| Parame | Description |  |  | Test Conditions (Note 1) |  | Min. | Typ. (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | High-Level Output Voltage |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=M I N ., V_{I H}=2.0 \mathrm{~V} \\ & \mathrm{IOH}=-3.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{IL}} M A X . \end{aligned}$ |  | 2.4 | 3.4 |  | Volts |
|  |  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \\ & \mathrm{V}_{\mathrm{IL}}=0.5 \mathrm{~V} \end{aligned}$ | MIL, $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}$ | 2.0 |  |  |  |
|  |  |  |  | COM'L, $^{\prime} \mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA}$ | 2.0 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-Level Output Voltage |  |  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$. | All $\mathrm{IOL}=12 \mathrm{~mA}$ |  | 0.25 | 0.4 | Volts |
|  |  |  |  | All $\mathrm{lOL}=24 \mathrm{~mA}$ |  |  | 0.35 | 0.5 |  |  |
|  |  |  |  | COM'L, $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA}$ |  |  |  | 0.55 |  |  |
| $\mathbf{V}_{\mathbf{I H}}$ | High-Level Input Voltage |  |  | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |  |
| $V_{\text {IL }}$ | Low-Level Input Voltage |  | COM'L |  |  |  |  | 0.8 | Volts |  |
|  |  |  | MIL |  |  |  |  | 0.7 |  |  |
| $\mathbf{V}_{\mathbf{I K}}$ | Input Clamp Voltage |  |  | $\mathrm{V}_{\mathrm{CC}}=$ MIN., $\mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA}$ |  |  |  | -1.5 | Volts |  |
|  | Hysteresis ( $\mathrm{V}_{\mathrm{T}+}-\mathrm{V}_{\mathbf{T -}}$ ) |  |  | $\mathrm{V}_{C C}=\mathrm{MIN}$. |  | 0.2 | 0.4 |  | Volts |  |
| Iozh | Off-State Output Current, High Level Voltage Applied |  |  | $\begin{aligned} & V_{C C}=M A X . \\ & V_{I H}=2.0 V \\ & V_{I L}=V_{I L} M A X . \end{aligned}$ | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |  |
| lozl | Off-State Output Current, Low-Level Voltage Applied |  |  |  | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -20 |  |  |
| 1 | Input Current at Maximum Input Voltage |  |  | $\mathrm{V}_{C C}=M A X ., V_{1}=7.0 \mathrm{~V}$ |  |  |  | 0.1 | mA |  |
| IH | High-Level Input Current, Any Input |  |  | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{1 H}=2.7 \mathrm{~V}$ |  |  |  | 20 | $\mu \mathrm{A}$ |  |
| IL | Low-Level Input Current |  |  | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {IL }}=0.4 \mathrm{~V}$ |  |  |  | -200 | $\mu \mathrm{A}$ |  |
| Isc | Short Circuit Output Current (Note 3) |  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. |  | -50 |  | -225 | mA |  |
| $I_{\text {cc }}$ | Supply Current | $V_{C C}=M A X .$ <br> Outputs open |  | All Outputs HIGH |  |  | 13 | 23 | mA |  |
|  |  |  |  | All Outputs LOW |  |  | 27 | 46 |  |  |
|  |  |  |  | Outputs at Hi-Z |  |  | 32 | 54 |  |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under recommended operating conditions.
2. All typical values are $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

MAXIMUM RATINGS above which the useful life may be impaired

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current | 150 mA |
| DC Input Current | $-30 \mathrm{~mA} \mathrm{to}+5.0 \mathrm{~mA}$ |

Am54LS/74LS241•Am54LS/74LS244
ELECTRICAL CHARACTERISTICS
The Following Conditions Apply Unless Otherwise Specified:

| COM'L | $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$ | (MIN. $=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V})$ |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ | (MIN. $=4.50 \mathrm{~V}$ | MAX. $=5.50 \mathrm{~V})$ |  |

## DC CHARACTERISTICS OVER OPERATING RANGE

| Parameters Description |  |  |  | Test Conditions (Note 1) |  | $\frac{\text { Min. }}{2.4}$ | Typ. (Note 2 ) <br> 3.4 | Max. | Units <br> Volts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | High-Level Output Voltage |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{V}_{\mathrm{IH}}=2.0 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OH}}=-3.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IL}}=\mathrm{V}_{1 \mathrm{~L}} \mathrm{MAX} . \end{aligned}$ |  |  |  |  |  |
|  |  |  |  | $\mathrm{V}_{\mathrm{CC}}=$ MIN., | MIL, $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}$ | 2.0 |  |  |  |
|  |  |  |  | $\mathrm{V}_{\mathrm{IL}}=0.5 \mathrm{~V}$ | COM'L, $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA}$ | 2.0 |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | Low-Level Output Voltage |  |  |  | $\mathrm{AlI}, \mathrm{IOL}=12 \mathrm{~mA}$ |  | 0.25 | 0.4 | Volts |
|  |  |  |  |  | COM'L, $\mathrm{IOL}=24 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
| $\mathbf{V}_{\text {IH }}$ | High-Level Input Voltage |  |  | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Low-Level Input Voltage |  | COM'L |  |  |  |  | 0.8 | Volts |
|  |  |  | MIL |  |  |  |  | 0.7 |  |
| $\mathbf{V}_{\text {IK }}$ | Input Clamp Voltage |  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA}$ |  |  |  | -1.5 | Volts |
|  | Hysteresis ( $\mathrm{V}_{\mathrm{T}+}-\mathrm{V}_{\mathrm{T}-}$ ) |  |  | $\mathrm{V}_{\text {CC }}=$ MIN . |  | 0.2 | 0.4 |  | Volts |
| $\mathrm{I}_{\text {OzH }}$ | Off-State Output Current, High Level Voltage Applied |  |  | $\begin{aligned} & V_{C C}=M A X . \\ & V_{I H}=2.0 \mathrm{~V} \\ & V_{I L}=V_{I L} M A X . \end{aligned}$ | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| Iozl | Off-State Output Current, Low-Level Voltage Applied |  |  |  | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -20 |  |
| 1 | Input Current at Maximum Input Voltage |  |  | $\mathrm{V}_{\text {cc }}=\mathrm{MAX} ., \mathrm{V}_{1}=7.0 \mathrm{~V}$ |  |  |  | 0.1 | mA |
| $\mathrm{IIH}^{\text {H }}$ | High-Level Input Current, Any Input |  |  | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {IH }}=2.7 \mathrm{~V}$ |  |  |  | 20 | $\mu \mathrm{A}$ |
| IL | Low-Level Input Current |  |  | $\mathrm{V}_{\mathrm{CC}}=$ MAX., $\mathrm{V}_{1 \mathrm{~L}}=0.4 \mathrm{~V}$ |  |  |  | -200 | $\mu \mathrm{A}$ |
| ISC | Short Circuit Output Current (Note 3) |  |  | $\mathrm{V}_{\text {CC }}=$ MAX . |  | -50 |  | -225 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current | $V_{C C}=M A X .$ <br> Outputs open |  | All Outputs HIGH |  |  | 13 | 23 | mA |
|  |  |  |  | All Outputs LOW |  |  | 27 | 46 |  |
|  |  |  |  | Outputs at Hi-Z |  |  | 32 | 54 |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under recommended operating conditions.
2. All typical values are $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

Metallization and Pad Layouts
'LS241
'LS244


Am25LS/54LS/74LS241/244
SWITCHING CHARACTERISTICS
$\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\right.$ )


Am25LS ONLY
SWITCHING CHARACTERISTICS OVER OPERATING RANGE*

*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

LOAD CIRCUIT FOR
THREE-STATE OUTPUTS


## VOLTAGE WAVEFORMS

ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS


Notes: 1. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
2. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
3. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
4. Pulse generator characteristics: $P R R \leqslant 1.0 \mathrm{MHz}, Z_{O U T} \approx 50 \Omega, t_{r} \leqslant 15 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leqslant 6 \mathrm{~ns}$.
5. When measuring $t_{P L H}$ and $t_{P H L}$, switches $S_{1}$ and $S_{2}$ are closed.

# Am25LS242•Am54LS/74LS242 Am25LS243•Am54LS/74LS243 <br> Quad Bus Transceivers with Three-State Outputs 

## DISTINCTIVE CHARACTERISTICS

- Three-state outputs drive bus lines directly
- Hysteresis at inputs improve noise margin
- PNP inputs reduce D.C. loading on bus lines
- Data to output propagation delay times - 18ns MAX.
- Enable to output - 30ns MAX.
- Am25LS242 and Am25LS243 are specified at 48 mA output current
- $100 \%$ product assurance testing to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The 'LS242 and 'LS243 are quad bus transceivers designed for asynchronous two-way communications between data buses.
The 'LS242 and 'LS243 have the two 4 -line data paths connected input-to-output on both sides to form an asynchronous transceiver/buffer with complementing enable inputs. The 'LS242 is inverting, while the 'LS243 presents noninverting data at the outputs.
Three-state outputs are provided to drive bus lines directly. The Am25LS242 and Am25LS243 are specified at 48 mA and 24 mA output sink current, while the Am54/74LS242 and 243 are guaranteed at 12 mA over the military range and 24 mA over the commercial range.
Improved noise rejection and high fan-out are provided by input hysteresis and low current PNP inputs.


## Am25LS242•Am25LS243 <br> ELECTRICAL CHARACTERISTICS

The Following Conditions Apply unless Otherwise Specified:
COMㄴ
$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
$(\mathrm{MIN} .=4.75 \mathrm{~V} \quad \mathrm{MAX} .=5.25 \mathrm{~V})$
MIL $\quad \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \quad$ (MIN. $=4.50 \mathrm{~V} \quad \mathrm{MAX} .=5.50 \mathrm{~V}$ )

## DC CHARACTERISTICS OVER OPERATING RANGE

| Parame | Description |  |  | Test Conditions (Note 1) |  | Min. | Typ. (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | High-Level Output Voltage |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{V}_{\mathrm{IH}}=2.0 \mathrm{~V} \\ & \mathrm{IOH}_{\mathrm{OH}}=-3.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{IL}} \mathrm{MAX} . \end{aligned}$ |  | 2.4 | 3.4 |  | Volts |
|  |  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \\ & \mathrm{V}_{\mathrm{IL}}=0.5 \mathrm{~V} \end{aligned}$ | MIL, $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}$ | 2.0 |  |  |  |
|  |  |  |  | $\mathrm{COM}^{\prime} \mathrm{L}, \mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA}$ | 2.0 |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | Low-Level Output Voltage |  |  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$. | All $\mathrm{IOL}=12 \mathrm{~mA}$ |  | 0.25 | 0.4 | Volts |
|  |  |  |  | All $\mathrm{IOL}^{2}=24 \mathrm{~mA}$ |  |  | 0.35 | 0.5 |  |  |
|  |  |  |  | COM ${ }^{\prime}$, $\mathrm{l}_{\mathrm{OL}}=48 \mathrm{~mA}$ |  |  |  | 0.55 |  |  |
| $\mathbf{V}_{\mathbf{I H}}$ | High-Level Input Voltage |  |  | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |  |
| $\mathrm{V}_{\text {IL }}$ | Low-Level Input Voltage |  | COM'L |  |  |  |  | 0.8 | Volts |  |
|  |  |  | MIL |  |  |  |  | 0.7 |  |  |
| $\mathbf{V}_{\text {IK }}$ | Input Clamp Voltage |  |  | $\mathrm{V}_{\text {CC }}=$ MIN., $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  |  | -1.5 | Volts |  |
|  | Hysteresis ( $\mathrm{V}_{\mathrm{T}+}-\mathrm{V}_{\mathrm{T}-}$ ) |  |  | $\mathrm{V}_{\text {CC }}=$ MIN . |  | 0.2 | 0.4 |  | Volts |  |
| IOZH | Off-State Output Current, High Level Voltage Applied |  |  | $\begin{aligned} & V_{C C}=M A X . \\ & V_{I H}=2.0 \mathrm{~V} . \\ & V_{I L}=V_{I L} M A X . \end{aligned}$ | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |  |
| Iozi | Off-State Output Current, Low-Level Voltage Applied |  |  |  | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -20 |  |  |
| 1 | Input Current at Maximum Input Voltage |  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{1}=7.0 \mathrm{~V}$ |  |  |  | 0.1 | mA |  |
| $\mathrm{I}_{\mathrm{IH}}$ | High-Level Input Current, Any Input |  |  | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {IH }}=2.7 \mathrm{~V}$ |  |  |  | 20 | $\mu \mathrm{A}$ |  |
| ILL | Low-Level Input Current |  |  | $\mathrm{V}_{\mathrm{CC}}=$ MAX., $\mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{~V}$ |  |  |  | -200 | $\mu \mathrm{A}$ |  |
| ISC | Short Circuit Output Current (Note 3) |  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. |  | -50 |  | -225 | mA |  |
| $I_{\text {cc }}$ | Supply Current | $V_{C C}=M A X .$ <br> Outputs open <br> (Note 4) |  | All Outputs HIGH | 'LS242, 'LS243 |  | 22 | 38 | mA |  |
|  |  |  |  | All Outputs LOW | 'LS242, 'LS243 |  | 29 | 50 |  |  |
|  |  |  |  | Outputs at $\mathrm{Hi}-\mathrm{Z}$ | 'LS242 |  | 29 | 50 |  |  |
|  |  |  |  | 'LS243 |  | 32 | 54 |  |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under recommended operating conditions.
2. All typical values are $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.
4. For 'LS242 and 'LS243 ICC is measured with transceivers enabled in one direction only, or with all transceivers disabled.

MAXIMUM RATINGS above which the useful life may be impaired

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current | 150 mA |
| DC Input Current | -30 mA to +5.0 mA |

Am54LS/74LS242•Am54LS/74LS243

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply unless Otherwise Specified:
$\begin{array}{lllll}\text { COM'L } & T_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% & (\mathrm{MIN} .=4.75 \mathrm{~V} & \text { MAX. }=5.25 \mathrm{~V}) \\ \text { MIL } & \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% & \text { (MIN. }=4.50 \mathrm{~V} & \text { MAX. }=5.50 \mathrm{~V})\end{array}$
DC CHARACTERISTICS OVER OPERATING RANGE


Notes: 1. For conditions shown as MIN' or MAX., use the appropriate value specified under recommended operating conditions.
2. All typical values are $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.
4. For 'LS242 and 'LS243 ICC is measured with transceivers enabled in one direction only, or with all transceivers disabled.

Metallization and Pad Layouts


Am25LS/54LS/74LS242/243
Am25LS242•Am54LS/74LS242 SWITCHING CHARACTERISTICS
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ )
Parameters
Description

| Am25LS242 |  |  | Am54LS/74LS242 |  |  | Units | Test Conditions (Notes 1-5) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Min. | Typ. | Max. | Min. | Typ. | Max. |  |  |
|  | 8.0 | 12 |  | 9.0 | 14 | ns | $\begin{aligned} & C_{L}=45 \mathrm{pF} \\ & R_{\mathrm{L}}=667 \Omega \end{aligned}$ |
|  | 12 | 16 |  | 12 | 18 | ns |  |
|  | 20 | 30 |  | 20 | 30 | ns |  |
|  | 15 | 23 |  | 15 | 23 | ns |  |
|  | 15 | 25 |  | 15 | 25 | ns | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$ |
|  | 10 | 18 |  | 10 | 18 | ns | $\mathrm{R}_{\mathrm{L}}=667 \Omega$ |

## Am25LS242 ONLY

 SWITCHING CHARACTERISTICS OVER OPERATION RANGE*| Parameters | Description | $\hat{v}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$ <br> Min. <br> Max. |  | $\mathbf{v}_{\mathrm{cc}}$ <br> Min. | $\begin{aligned} & \pm 10 \% \\ & \text { Max. } \end{aligned}$ | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {P }}$ PLH | Propagation Delay Time, Low-to-High-Level Output |  | 16 |  | 19 | ns | $\begin{aligned} & C_{\mathrm{L}}=45 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=667 \Omega \end{aligned}$ |
| ${ }^{\text {t }}$ PHL | Propagation Delay Time, High-to-Low-Level Output |  | 22 |  | 25 | ns |  |
| ${ }^{\text {tPZL }}$ | Output Enable Time to Low Level |  | 37 |  | 42 | ns |  |
| $\mathrm{t}_{\text {PZH }}$ | Output Enable Time to High Level |  | 29 |  | 33 | ns |  |
| $t_{\text {tPLZ }}$ | Output Disable Time from Low Level |  | 33 |  | 38 | ns | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$ |
| $t_{\text {PHZ }}$ | Output Disable Time from High Level |  | 25 |  | 28 | ns | $\mathrm{R}_{\mathrm{L}}=667 \Omega$ |

## Am25LS243•Am54LS/74LS243

 SWITCHING CHARACTERISTICS ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ )Parameters Description

| Parame | Description | Min. | Typ. | Max. | Min. | Typ. | Max. | Units | (Notes 1-5) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{t}_{\text {PLH }}$ | Propagation Delay Time, Low-to-High-Level Output |  | 10 | 15 |  | 12 | 18 | ns | $\begin{aligned} & C_{\mathrm{L}}=45 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=667 \Omega \end{aligned}$ |
| $\mathbf{t P H L}$ | Propagation Delay Time, High-to-Low-Level Output |  | 12 | 18 |  | 12 | 18 | ns |  |
| $\mathbf{t}_{\text {PZL }}$ | Output Enable Time to Low Level |  | 20 | 30 |  | 20 | 30 | ns |  |
| $\mathbf{t}_{\text {PZH }}$ | Output Enable Time to High Level |  | 15 | 23 |  | 15 | 23 | ns |  |
| $t_{\text {PLZ }}$ | Output Disable Time from Low Level |  | 15 | 25 |  | 15 | 25 | ns | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$ |
| $t_{\text {PHZ }}$ | Output Disable Time from High Level |  | 10 | 18 |  | 10 | 18 | ns | $R_{L}=667 \Omega$ |

## Am25LS243 ONLY

SWITCHING CHARACTERISTICS OVER OPERATION RANGE*

| Parameters | Description |
| :--- | :--- |
| $\mathbf{t}_{\text {PLH }}$ | Propagation Delay Time, <br> Low-to-High-Level Output |
| $\mathbf{t}_{\text {PHL }}$ | Propagation Delay Time, <br> High-to-Low-Level Output |
| $\mathbf{t}_{\text {PZL }}$ | Output Enable Time to Low Level |
| $\mathbf{t}_{\text {PZH }}$ | Output Enable Time to High Level |
| $\mathbf{t}_{\text {PLZ }}$ | Output Disable Time from Low Level |
| $\mathbf{t}_{\text {PHZ }}$ | Output Disable Time from High Level |


| Am25LS COM'L |  | Am25LS MIL |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \\ & \text { Min. } \quad \text { Max. } \end{aligned}$ |  | $\begin{array}{cc} \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \\ \text { Min. } \quad \text { Max. } \\ \hline \end{array}$ |  |  |  |
|  | 21 |  | 24 | ns |  |
|  | 25 |  | 28 | ns | $\begin{aligned} & C_{\mathrm{L}}=45 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=667 \Omega \end{aligned}$ |
|  | 41 |  | 47 | ns |  |
|  | 33 |  | 49 | ns |  |
|  | 36 |  | 38 | ns | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$ |
|  | 25 |  | 28 | ns | $\mathrm{R}_{\mathrm{L}}=667 \Omega$ |

## SWITCHING CHARACTERISTICS TEST CONDITIONS

LOAD CIRCUIT FOR THREE-STATE OUTPUTS


VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS


Notes: 1. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
2. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
3. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
4. Pulse generator characteristics: $P R R \leqslant 1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{OUT}} \approx 50 \Omega, \mathrm{t}_{\mathrm{r}} \leqslant 15 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leqslant 6 \mathrm{~ns}$.
5. When measuring tPLH and tPHL, switches $S_{1}$ and $S_{2}$ are closed.

FUNCTION TABLES

Am54LS/74LS242

| CONTROL INPUTS |  | DATA OUTPUTS |  |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{G}} \mathbf{A B}$ | GBA | A | B |
| H | H | $\bar{\square}$ | 1 |
| L | H | * | * |
| H | L | ISOL | ED |
| L | L | 1 | $\overline{0}$ |

$\mathrm{I}=$ Input
$\mathrm{H}=\mathrm{HIGH}$
$\mathrm{O}=$ Output
L = LOW
$\overline{\mathrm{O}}=$ Inverting Output

[^17]
## Am54LS/74LS245

Octal Bus Transceiver

Advanced Micro Devices has no current plans to manufacture this product. See the Am8304 for a recommended improved Octal Bus Transceiver.

## Am25LS251 • Am54LS/74LS251

## Eight-Input Multiplexers

## Am25LS251•Am54LS/74LS251 data is combined with the Am25LS151.

## See Am25LS151 data sheet for full information.

## FUNCTIONAL DESCRIPTION

The Am25LS151 and the Am25LS251 are eight-input multiplexers that switch one of eight inputs onto the inverting and non-inverting outputs under the control of a three-bit select code. The inverting output W is one gate delay faster than the non-inverting output Y .
The Am25LS251 provides an active-LOW strobe. When the strobe is HIGH, the inverting output (W) is HIGH and the non-inverting output ( Y ) is LOW.
The Am25LS251 features a three-state output for data bus organization. The active-LOW strobe, or "output control" applies to both the inverting and non-inverting output. When the output control is HIGH, the outputs are in the high-impedance state. When the output control is LOW, the active pull-up output is enabled.
The Am54LS/74LS251 is a standard performance version of the Am25LS251. See appropriate electrical characteristics tables for detailed Am25LS improvements.


## Am25LS253 • Am54LS/74LS253

Dual 4-Line to 1-Line Data Selectors/Multiplexers

## Am25LS253•Am54LS/74LS253 data is combined with the Am25LS153.

## See Am25LS153 data sheet for full information

## FUNCTIONAL DESCRIPTION

These dual four-input multiplexers provide the digital equivalent of a two-pole, four position switch with the position of both switches set by the logic levels supplied to the select inputs A and B. Each section of the Am25LS153 has a separate active-LOW enable (strobe) input that forces the output of that section LOW when a HIGH level is applied regardless of the other inputs.
The Am25LS253 features a three-state output to interface with bus-organized systems. Each section of the Am25LS253 has a separate active-LOW output control that disables the output driver (high-impedance state) of that section when a HIGH logic level is applied regardless of the other inputs.

The Am54LS/74LS153 and 253 are standard performance versions of the Am25LS153 and 253. See appropriate electrical characteristic tables for detailed Am25LS improvements.


# Am25LS257 • Am54LS/74LS257 Am25LS258 • Am54LS/74LS258 <br> Quadruple 2-Line To 1-Line Data Selectors/Multiplexers With 3-State Outputs 

## DISTINCTIVE CHARACTERISTICS

- Three-state outputs
- Pin-outs identical to standard TTL 'LS157 and 'LS158 devices
- Am25LS devices offer the following improvements over Am54/74LS
- Higher speed
- 50 mV lower VOL
- Twice the fan-out over military range
$-440 \mu \mathrm{~A}$ source current
- $100 \%$ product assurance screening to MIL-STD- 883 requirements


## FUNCTIONAL DESCRIPTION

The 2-line to 1 -line data selector multiplexer can be used to transfer data to a common data bus directly by using the three-state capability of the device. With the output control ( $\overline{\mathrm{OE}}) \mathrm{HIGH}$, the four outputs of the data selector are in the high impedance state. With the output control LOW, the selected four bits ( $A$ or B inputs) are bussed onto the four data lines.

The Am54LS/74LS257 and 258 are standard performance versions of the Am25LS257 and 258. See appropriate electrical characteristic tables for detailed Am25LS improvements.


Am25LS/54LS/74LS257/258
Am25LS257 • Am25LS258

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

| COM'L | $\mathrm{T}_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | $(\mathrm{MIN} .=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V})$ |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $\mathrm{T}_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ | $(\mathrm{MIN} .=4.50 \mathrm{~V}$ | MAX. $=5.50 \mathrm{~V})$ |

## DC CHARACTERISTICS OVER OPERATING RANGE

| Parameters | Des | ption | Test | nditions (Note |  | Min. | Typ. <br> (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage |  | $\begin{aligned} & V_{C C}=M I N ., \\ & V_{I N}=V_{I H} \\ & \text { or } V_{I L} \end{aligned}$ | MIL, $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ |  | 2.4 | 3.4 |  | Volts |
|  |  |  | COM'L, $\mathrm{I}^{\prime} \mathrm{OH}=-2.6 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |
| $\mathrm{v}_{\text {OL }}$ | Output LOW Voltage |  |  | $\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ |  |  |  | 0.4 | Volts |
|  |  |  | ${ }^{1} \mathrm{OL}=8 \mathrm{~mA}$ |  |  | 0.45 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level |  |  | Guaranteed input logical HIGH voltage for all inputs |  |  | 2 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level |  |  | Guaranteed input logical LOW voltage for all inputs |  | MIL |  |  | 0.7 | Volts |
|  |  |  | COM'L |  |  |  |  | 0.8 |  |  |
| $V_{1}$ | Input Clamp Voltage |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |  |
| IIL | Input LOW Current |  | $V_{C C}=M A X ., V_{\text {IN }}=0.4 V$ |  | S, $\overline{\mathrm{OE}}$ |  |  | -0.36 | mA |  |
|  |  |  | Others |  |  | -0.4 |  |  |
| I/H | Input HIGH Current |  |  |  | $V_{C C}=M A X ., V_{\text {IN }}=2.7 \mathrm{~V}$ |  | S, $\overline{O E}$ |  |  | 20 | $\mu \mathrm{A}$ |
|  |  |  | Others |  |  |  |  | 20 |  |  |  |
| 11 | Input HIGH Current |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |  | $\mathrm{S}, \overline{\mathrm{OE}}$ |  |  | 0.1 | mA |  |  |
|  |  |  | Others |  |  | 0.1 |  |  |  |
| ${ }^{1} \mathrm{OZ}$ | Off-State (HIGH Impedance) Output Current |  |  |  | $V_{C C}=$ MAX. | $\mathrm{V}_{0}=2.4 \mathrm{~V}$ |  |  |  | 20 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{0}=0.4 \mathrm{~V}$ |  |  |  |  | -20 |  |  |  |
| ISC | Output Short Circuit Current (Note 3) |  | $V_{C C}=$ MAX . |  |  | -15 |  | -85 | mA |  |  |
| ${ }^{1} \mathrm{CC}$ | Power Supply <br> Current | All Outputs HIGH | $\begin{gathered} V_{C C}=\text { MAX } . \\ (\text { Note 4) } \end{gathered}$ | LS257 |  |  | 6.3 | 10.0 | mA |  |  |
|  |  |  |  | LS258 |  |  | 4.3 | 8.0 |  |  |  |
|  |  | All Outputs LOW |  | LS257 |  |  | 8.2 | 13.5 | mA |  |  |
|  |  |  |  | LS258 |  |  | 6.1 | 11.0 |  |  |  |
|  |  | All Outputs OFF |  | LS257 |  |  | 9.7 | 15.3 | mA |  |  |
|  |  |  |  | LS258 |  |  | 7.2 | 11.2 |  |  |  |

Notes: 1. For conditions shown as MIN. or MAX. use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
4. Not more than one output should be shorted at a time and duration of the short circuit test should not exceed one second
4. ICC is measured with all outputs open and all possible inputs grounded while achieving the stated output conditions.

## Am25LS • Am54LS/74LS

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | $-30 \mathrm{~mA} \mathrm{to}+5.0 \mathrm{~mA}$ |

The Following Conditions Apply Unless Otherwise Specified:
COM'L $\quad T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \quad(\mathrm{MIN} .=4.75 \mathrm{~V} \quad \mathrm{MAX}=5.25 \mathrm{~V})$
MIL $\quad \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \quad(\mathrm{MIN} .=4.50 \mathrm{~V} \quad \mathrm{MAX} .=5.50 \mathrm{~V})$

## DC CHARACTERISTICS OVER OPERATING RANGE



Notes: 1. For conditions shown as MIN. or MAX. use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time and duration of the short circuit test should not exceed one second.
4. ICC is measured with all outputs open and all possible inputs grounded while achieving the stated output conditions.

Am25LS/54LS/74LS257/258

## SWITCHING CHARACTERISTICS

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ )

|  | Description |  | Am25LS |  |  | Am54LS/74LS |  |  |  | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Units |  |
| ${ }^{\text {tPLH }}$ | Data to Output | LS257 |  | 8 | 12 |  | 12 | 18 | ns | $\begin{aligned} C_{L} & =15 \mathrm{pF} \\ R_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
|  |  | LS258 |  | 6 | 12 |  | 12 | 18 |  |  |
| tPHL | Data to Output | LS257 |  | 8 | 12 |  | 12 | 18 |  |  |
| triL | Data to Output | LS258 |  | 7 | 12 |  | 12 | 18 | ns |  |
| tPLH | Select to Output | LS257 |  | 14 | 21 |  | 14 | 21 |  |  |
|  |  | LS258 |  | 14 | 21 |  | 14 | 21 | ns |  |
| ${ }^{\text {P PHL }}$ | Select to Output | LS257 |  | 14 | 21 |  | 14 | 21 | ns |  |
|  |  | LS258 |  | 14 | 21 |  | 14 | 21 |  |  |
| ${ }^{\text {t }} \mathrm{ZH}$ | Control to Output |  |  | 13 | 20 |  | 20 | 30 |  |  |
| t ZL |  |  |  | 13 | 20 |  | 20 | 30 | ns |  |
| ${ }^{\text {t }} \mathrm{HZ}$ | Control to Outpu |  |  | 12 | 20 |  | 14 | 21 |  | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$ |
| ${ }^{\text {t }} \mathrm{L}$ Z | Control to Outpu |  |  | 13 | 20 |  | 14 | 21 | ns | $R_{L}=2.0 \mathrm{k} \Omega$ |

Am25LS ONLY
SWITCHING CHARACTERISTICS
OVER OPERATING RANGE*

| Parameters | Description |  | $V_{C C}$ <br> Min. | Max. | $\begin{aligned} & \mathbf{V}_{\mathrm{CC}}= \\ & \text { Min. } \end{aligned}$ | $\begin{aligned} & \pm 10 \\ & \text { Max } \end{aligned}$ | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}$ | Data to Output | LS257 |  | 20 |  | 23 | ns | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
|  |  | LS258 |  | 20 |  | 23 |  |  |
| $t_{\text {PHL }}$ | Data to Output | LS257 |  | 20 |  | 23 | ns |  |
|  |  | LS258 |  | 20 |  | 23 |  |  |
| $t_{\text {PLH }}$ | Select to Output | LS257 |  | 31 |  | 36 | ns |  |
|  |  | LS258 |  | 31 |  | 36 |  |  |
| $\mathbf{t}_{\text {PHL }}$ | Select to Output | LS257 |  | 31 |  | 36 | ns |  |
|  |  | LS258 |  | 31 |  | 36 |  |  |
| ${ }^{\text {Z }}$ H | Control to Output |  |  | 30 |  | 35 | ns |  |
| $\mathrm{t}_{\mathrm{ZL}}$ |  |  |  | 30 |  | 35 |  |  |
| $t_{\mathrm{HZ}}$ | Control to Output |  |  | 26 |  | 30 | ns | $\mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega$ |
| $t_{L Z}$ |  |  |  | 26 |  | 30 |  | $C_{L}=5.0 \mathrm{pF}$ |

*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

## DEFINITION OF FUNCTIONAL TERMS

1A, 2A, 3A, 4A The data inputs for the 4 -bits of the $A$ word.
1B, 2B, 3B , 4B The data inputs for the 4 -bits of the $B$ word.
$\mathbf{1 Y}, \mathbf{2 Y}, \mathbf{3 Y}, 4 \mathrm{Y}$ The four outputs of the multiplexer.
$\overline{\mathbf{O E}}$ Output Control When the output control is HIGH, the four outputs are in the high impedance state. When the output control is LOW, the selected A or B input is present at the output.
S Select When the select input is LOW, the A word is present at the output. When the select input is HIGH, the B word is present at the output.

FUNCTION TABLE

| INPUTS |  |  |  | OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output <br> Control | Select | A | B | 'LS257 | 'LS258 |  |
| H | X | X | X | Z | Z |  |
| L | L | L | X | L | H |  |
| L | L | H | X | H | L |  |
| L | H | X | L | L | H |  |
| L | H | X | H | H | L |  |

$H=H I G H \quad L=L O W \quad X=$ Don't Care $\quad Z=$ High Impedance

## Am25LS • Am54LS/74LS

LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS


Note: Actual current flow direction shown.

## APPLICATION



8-Word, 4-Bit Multiplexer

Metallization and Pad Layout

## 'LS257



DIE SIZE $0.057^{\prime \prime} \times 0.057^{\prime \prime}$
'LS258


DIE SIZE 0.057" $\times 0.057^{\prime \prime}$

## Am25LS273B • Am54LS/74LS273B <br> 8-Bit Register with Clear

## DISTINCTIVE CHARACTERISTICS

- Eight-bit, high-speed parallel registers
- Buffered outputs to eliminate output commutation
- Positive edge-triggered D-type flip-flops
- Common clock and common clear
- Am25LS devices offer the following improvements over Am54/74LS
-50 mV lower $\mathrm{V}_{\mathrm{OL}}$ at $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$
- Twice the fan-out over military range
$-440 \mu \mathrm{~A}$ source current at HIGH output
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am25LS273B and the Am54LS/74LS273B are eight-bit registers built using Advanced Low-Power Schottky Technology. These registers consist of D-type flip-flops with a buffer common clock and an asynchronous active LOW buffered common clear.
When the clear input is LOW, the Q outputs are LOW, independent of the other inputs. Information meeting the; set-up and hold time requirements of the D inputs is transferred to the Q outputs on the LOW-to-HIGH transition of the clock input. These devices are supplied in the 20 -pin space saving package featuring 0.3 -inch centers between rows of leads.

Note: The B designation identifies buffered output versions provided to eliminate output commutation.

## LOGIC DIAGRAM



## CONNECTION DIAGRAM <br> Top View



Note: Pin 1 is marked for orientation.

$$
\begin{aligned}
V_{C C} & =\operatorname{Pin} 20 \\
\text { GND } & =\operatorname{Pin} 10
\end{aligned}
$$

## Am25LS273B

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:
COM'L $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \quad$ MIN. $=4.75 \mathrm{~V} \quad \mathrm{MAX} .=5.25 \mathrm{~V}$
MIL $\quad T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \quad$ MIN. $=4.50 \mathrm{~V} \quad \mathrm{MAX} .=5.50 \mathrm{~V}$
DC CHARACTERISTICS OVER OPERATING RANGE Typ.


3
Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second
4. All outputs open and 4.5 V applied to the data and clear input. Measured after a momentary ground, then 4.5 V applied to the clock input.

Am25LS • Am54LS/74LS
MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to +V CC max |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

Am25LS/54LS/74LS273B
Am54LS/74LS273B

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:
COM ${ }^{\prime}$ L $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad \mathrm{V}_{C C}=5.0 \mathrm{~V} \pm 5 \% \quad$ MIN. $=4.75 \mathrm{~V} \quad \mathrm{MAX} .=5.25 \mathrm{~V}$
MIL $\quad T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad V_{C C}=5.0 \mathrm{~V} \pm 10 \% \quad$ MIN. $=4.50 \mathrm{~V} \quad \mathrm{MAX}=5.50 \mathrm{~V}$

## DC CHARACTERISTICS OVER OPERATING RANGE

| Paramete | Description | Test Conditions (Note 1) |  |  | Min. | Typ. (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N ., I O H=-400 \mu \mathrm{~A} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  | MIL | 2.5 | 3.4 |  | Volts |
|  |  |  |  | COM'L | 2.7 | 3.4 |  |  |
| $\mathrm{v}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | All, $\mathrm{IOL}=4.0 \mathrm{~mA}$ |  |  |  | 0.4 | Volts |
|  |  |  | 74LS | $=8.0 \mathrm{~mA}$ |  |  | 0.5 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | MIL |  |  | 0.7 | Volts |
|  |  |  |  | COM'L |  |  | 0.8 |  |
| $v_{1}$ | Input Clamp Voltage | $\mathrm{V}_{C C}=$ MIN., $\mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{1 \mathrm{~N}}=0.4 \mathrm{~V}$ |  |  |  |  | -0.4 | mA |
| Ith | Input HIGH Current | $V_{C C}=M A X ., V_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| 1 | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |  |  |  |  | 0.1 | mA |
| ISC | Output Short Circuit Current (Note 3) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. |  |  | -15 |  | -100 | mA |
| Icc | Power Supply Current (Note 4) | $V_{C C}=M A X$. |  |  |  | 17 | 27 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. All outputs open and 4.5 V applied to the data and clear input. Measured after a momentary ground, then 4.5 V applied to the clock input.

## DEFINITION OF FUNCTIONAL TERMS

$D_{\mathbf{i}} \quad$ The D flip-flop data inputs.
$\overline{\mathrm{CL}}$ Clear. When the clear is LOW, the $\mathrm{Q}_{\mathrm{i}}$ outputs are LOW, regardless of the other inputs. When the clear is HIGH, data can be entered in the register.
CP Clock pulse for the register. Enters data on the positive transition.
$\mathbf{O}_{\mathbf{i}} \quad$ The TRUE register outputs.

## FUNCTION TABLE

| INPUTS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: |
| Clear | Clock | $\mathrm{D}_{\mathbf{i}}$ | $\mathbf{Q}_{\mathbf{i}}$ |
| L | $\times$ | X | L |
| H | L | X | NC |
| H | H | X | NC |
| H | $\uparrow$ | L | L |
| $H$ | $\uparrow$ | $H$ | $H$ |

$\mathrm{H}=\mathrm{HIGH}$
$x=$ Don't Care $N C=$ No Change
L = LOW

| SWITCHING CHARACTERISTICS$\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}\right)$ |  |  | Am25LS |  |  | Am54LS/74LS |  |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |  |
| tpLH | Clock to Output |  |  | 21 | 32 |  | 21 | 32 | ns | $\begin{aligned} C_{L} & =15 \mathrm{pF} \\ R_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| tPHL |  |  |  | 26 | 38 |  | 26 | 38 |  |  |
| tPHL | Clear to Output |  |  | 28 | 39 |  | 28 | 39 | ns |  |
| ${ }^{\text {tpw }}$ | Clock Pulse Width | HIGH | 20 |  |  | 20 |  |  | ns |  |
|  |  | LOW | 25 |  |  | 25 |  |  |  |  |
| $t_{\text {pw }}$ | Clear Pulse Width |  | 25 |  |  | 25 |  |  | ns |  |
| $t_{s}$ | Data Set-up |  | 20 |  |  | 20 |  |  | ns |  |
| $t^{\text {h }}$ | Data Hold |  | 10 |  |  | 10 |  |  | ns |  |
| $\mathrm{t}_{\text {s }}$ | Set-up, Clear Recovery (In-Active) to Clock |  | 25 |  |  | 25 |  |  | ns |  |
| $\mathrm{f}_{\text {max }}$ (Note 1) | Maximum Clock Frequency |  | 30 | 40 |  | 30 |  |  | MHz |  |

Note 1. Per industry convention, $f_{\max }$ is the worst case value of the maximum device operating frequency with no constaints on $t_{r}, t_{f}$, pulse width or duty cycle.

## Am25LS ONLY <br> SWITCHING CHARACTERISTICS OVER OPERATING RANGE*

| OVER OPER | ING RANGE |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=1 \\ & \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & +70^{\circ} \mathrm{C} \\ & \pm 5 \% \end{aligned}$ | $\begin{aligned} & A_{C}=- \\ & V_{C} \end{aligned}$ | $\begin{aligned} & +125 \\ & \pm 10 \% \end{aligned}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Descriptio |  | Min. | Max. | Min. | Max. | Units | Test Conditions |
| tPLH |  |  |  | 36 |  | 40 | ns |  |
| ${ }_{\text {tPHL }}$ | Clock to Output |  |  | 49 |  | 60 |  |  |
| tPHL | Clear to Output |  |  | 50 |  | 60 | ns |  |
|  | Clock Pulse Width | HIGH | 25 |  | 30 |  | ns |  |
| tpw | Clock Pulse Width | LOW | 30 |  | 35 |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| ${ }^{\text {t }}$ pw | Clear Pulse Width |  | 25 |  | 25 |  | ns | $R_{L}=2.0 \mathrm{k} \Omega$ |
| $\mathrm{t}_{\text {s }}$ | Data Set-up |  | 20 |  | 20 |  | ns |  |
| $t^{\text {h }}$ | Data Hold |  | 12 |  | 15 |  | ns |  |
| $\mathrm{t}_{\text {s }}$ | Set-up, Clear Recov (In-Active) to Cloc |  | 25 |  | 25 |  | ns |  |
| $f_{\text {max }}($ Note 1) | Maximum Clock Fr | ency | 25 |  | 20 |  | MHz |  |

*AC performance over the operating temperature range is guaranteed by testing defined in Group $A$, Subgroup 9

## ORDERING INFORMATION

| Package <br> Type | Temperature <br> Range | Am25LS273B <br> Order Number | Am54LS <br> O4LS273B |
| :---: | :---: | :---: | :---: |
| Order Number |  |  |  |

## APPLICATION



Am25LS273 8-bit registers are shown used as device data input registers on a common 8-bit data bus.

# Am25LS281•Am54LS/74LS281 

## DISTINCTIVE CHARACTERISTICS

- Four-bit binary accumulator
- Fifteen-function ALU 8 arithmetic functions 7 logic functions
- Edge-triggered register
- Full shifting capability

Logical shift up
Logical shift down
Arithmetic shift up
Arithmetic shift down
Parallel load
Hold

- Expandable

Ripple expansion with $\mathrm{C}_{\mathrm{n}}, \mathrm{C}_{\mathrm{n}}+4$
Look-ahead carry expansion with $\overline{\mathrm{P}}, \overline{\mathrm{G}}, \mathrm{C}_{\mathrm{n}}$ and Am2902 high-speed look-ahead carry generator

- No dynamic hazard

The Am25LS281 and Am54LS/74LS281 do not have the dynamic hazard found on the $A$ inputs of the SN54S/74S281.

Note: The Advanced Micro Devices: LS281 products were designed prior to publication of data sheets by T.I. Review specifications for possible differences.


CONNECTION DIAGRAM
Top View


Note: Pin 1 is marked for orientation.

## FUNCTIONAL DESCRIPTION

The Am25LS281 - Am54LS/74LS281 is a four-bit parallel binary accumulator. As shown in the block diagram, it consists of an ALU, a shift multiplexer, an edge-triggered B register, and the necessary instruction decoding logic.
The ALU performs 15 functions, 8 arithmetic and 7 logical, as defined by Tables 1 and 2. All ALU operations are performed on the $A_{0}-A_{3}$ inputs and/or the internal $B$ register. The 7 logical functions are performed on an individual bit basis between the $A_{0}-A_{3}$ inputs and the internal $B$ register. The result of the ALU operation is available at the $F_{0}-F_{3}$ outputs.
An internal full look-ahead carry scheme is used for highspeed arithmetic operations and provision is made for further look-ahead by including both carry propagate ( $\overline{\mathrm{P}}$ ) and carry generate $(\bar{G})$ outputs. In slower systems, the carry output $C_{n+4}$ can be connected to the next higher $C_{n}$ to provide ripple block arithmetic.
The $F_{0}-F_{3}$ outputs are also used as inputs to the shift multiplexer which either performs one of four shift functions on the data or passes the data unaltered. The outputs of the shift multiplexer are loaded into the internal B register on the LOW to-HIGH transition of the clock input unless both register select inputs $\left(R S_{0}, R S_{1}\right)$ are high. As shown in Table 3, the shift multiplexer and clock enable for the B register are controlled by the register select $\left(\mathrm{RS}_{0}, \mathrm{RS}_{1}\right)$ and register control ( RC ) inputs. The shift multiplexer is expanded by connecting the $\mathrm{SIO}_{3}$ input/output to the $\mathrm{SIO}_{0}$ of the next most significant device.
The arithmetic shift functions allow the shifting of a number without effecting the sign bit, the most significant bit of the most significant device. When cascading devices, the RC input of all the devices except the most significant device should be connected to ground. The RC input of the most significant device then determines whether an arithmetic shift or a logical shift is performed on the entire word.
The ALU section of the device has been redesigned to eliminate the dynamic hazard present at the $A$ inputs on the SN54S/74S (T.I.) device. On the AMD device, any time a function is performed using only the B register as an input, the $A$ input is inhibited at the ALU input.

Am25LS/54LS/74LS281
Am25LS281

## ELECTRICAL CHARACTERISTICS

The following conditions apply unless otherwise specified:
COM'L $\quad \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \quad(\mathrm{MIN} .=4.75 \mathrm{~V} \quad \mathrm{MAX} .=5.25 \mathrm{~V})$
MIL $\quad T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad V_{C C}=5.0 \mathrm{~V} \pm 10 \% \quad(\mathrm{MIN} .=4.50 \mathrm{~V} \quad \mathrm{MAX} .=5.50 \mathrm{~V})$

## DC CHARACTERISTICS OVER OPERATING RANGE

Typ.

| Paramet | Description | Test Conditions (Note 1) |  |  |  | Min. | (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M_{I N}, I_{O H}=-440 \mu \mathrm{~A}, \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  | MIL | 2.5 | 3.4 |  | Volts |
|  |  |  |  |  | COM'L | 2.7 | 3.4 |  |  |
|  |  |  |  | $\mathrm{lOL}=4.0 \mathrm{~mA}$ |  |  |  | 0.4 |  |
| $\mathrm{v}_{\mathrm{OL}}$ | Output LOW Voltage |  |  | $1 \mathrm{OL}=8.0 \mathrm{~mA}$ |  |  |  | 0.45 | Volts |
|  |  |  |  | $\mathrm{I}^{\mathrm{OL}}=16 \mathrm{~mA}$ ( $\overline{\mathrm{G}}$ only) |  |  |  | 0.55 |  |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Level | Guaranteed in voltage for all | ut logical HIG puts |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed in | t logical LOW |  | MIL |  |  | 0.7 | Volts |
|  |  | voltage for all | uts |  | COM'L |  |  | 0.8 | Volts |
| $v_{1}$ | Input Clamp Voltage | $\mathrm{V}_{C C}=$ MIN., 1 | $\mathrm{N}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
|  |  |  |  | $\mathrm{A}_{0}-\mathrm{A}_{3}, \mathrm{RS}_{0}, \mathrm{RS}_{1}, \mathrm{RC}, \mathrm{SIO}_{0}$ |  |  |  | -0.36 |  |
| IIL | Input LOW Current | $\mathrm{V}_{C C}=\mathrm{MAX} .$, | $1 \mathrm{~N}=0.4 \mathrm{~V}$ | $\mathrm{CP}, \mathrm{SIO}_{3}$ |  |  |  | -0.72 | mA |
|  |  |  |  | $\mathrm{AS}_{0}-\mathrm{AS}_{2}, \mathrm{M}, \mathrm{C}_{\mathrm{n}}$ |  |  |  | -0.24 |  |
| $\mathrm{I}_{1 \mathrm{H}}$ | Input HIGH Current | $V_{C C}=M A X .$, | IN $=2.7 \mathrm{~V}$ | $A_{0}-A_{3}, R S_{0}, R S_{1}, R C, S I O_{0},$ $A S_{0}-A S_{2}, M, C_{n}$ |  |  |  | 20 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{CP}, \mathrm{SIO}_{3}$ |  |  |  | 40 |  |
| 1 | Input HIGH Current | $V_{C C}=$ MAX | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ | Clock, $\mathrm{SIO}_{0}, \mathrm{SIO}_{3}$ |  |  |  | 1.0 |  |
|  |  | $V_{C C}=$ MAX., | $\mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ | Others |  |  |  | 1.0 | mA |
| ${ }^{\prime} \mathrm{Sc}$ | Output Short Circuit Current (Note 3) | $V_{C C}=$ MAX . |  |  |  | -15 |  | -85 | mA |
| ${ }^{1} \mathrm{Cc}$ | Power Supply Current (Note 5) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. |  |  |  |  | 43 | 71 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. These are three-state outputs internally connected to TTL inputs. Input characteristics are measured with $\mathrm{RS}_{0}, \mathrm{RS}_{1}$ in a state such that the threestate output is OFF.
5. Test Conditions: $A S_{0}, A S_{1}, A S_{2}=H I G H . R S_{0}, R S_{1}, R C, C_{n}, M, C P, A 0, A_{1}, A_{2}, A_{3}=G N D$.

Am25LS • Am54LS/74LS
MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage (Clock, $\mathrm{SIO}_{0}, \mathrm{SIO}_{3}$ ) | -0.5 V to +5.5 V |
| DC Input Voltage (Others) | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | -30 mA to +5.0 mA |
| DC Input Current |  |

## Am54LS/74LS281 <br> ELECTRICAL CHARACTERISTICS

The following conditions apply unless otherwise specified:

| COM'L | ${ }^{\top} A=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | (MIN. $=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V}$ ) |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $T_{A}{ }^{\top}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$ | (MIN. $=4.50 \mathrm{~V}$ | MAX. $=5.50 \mathrm{~V}$ ) |

## MIL CHARACTERISTICS OVER OPERATING RANGE

Typ.


Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$, ambient and maximum loading.

Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second
4. These are three-state outputs internaliy connected to TTL inputs. Input characteristics are measured with $\mathrm{RS}_{0}, \mathrm{RS}_{1}$ in a state such that the threestate output is OFF.
5. Test Conditions: $\mathrm{AS}_{0}, \mathrm{AS}_{1}, A S_{2}=\mathrm{HIGH}, \mathrm{RS}_{0}, R S_{1}, R S, C_{n}, \mathrm{M}, \mathrm{CP}, \mathrm{A}_{0}, A_{1}, A_{2}, A_{3}=G N D$.

## DEFINITION OF FUNCTIONAL TERMS

$\mathbf{A}_{\mathbf{0}}, \mathbf{A}_{1}, \mathbf{A}_{2}, \mathbf{A}_{3}$ The A data inputs to the ALU.
$\mathrm{AS}_{\mathbf{0}}, A \mathbf{S}_{1}, \mathrm{AS}_{\mathbf{2}}$ The control inputs used to determine the arithmetic or logic function performed by the ALU.
$F_{0}, F_{1}, F_{2}, F_{3}$ The data outputs of the ALU.
M
$C_{n+4}$
$\overline{\mathbf{G}}$
$C_{n} \quad$ The carry-in input of the ALU.
The mode control input used to select either the arithmetic or logic operations of the ALU.

The carry-look-ahead output of the fourbit field.
The carry-generate output for use in multilevel look-ahead schemes.

The carry-propagate output for use in multilevel look-ahead schemes.
The control inputs used to determine the shift function performed by the shift multiplexer and generate the clock enable signal for the B register.
The low order serial input/output used to expand the shift multiplexer.
The high order serial input/output used to expand the shift multiplexer.
The clock input. The internal B register is loaded on the low-to-high transition of the clock input.

Am25LS/54LS/74LS281
SWITCHING CHARACTERISTICS
$\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{C}}=5.0 \mathrm{~V}\right.$ )
Parameters
Description

| Pameters | es |  | Min | Typ | Max. | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | $C_{n}$ to $C_{n+4}$ |  |  | 16 |  |  |  |  | ns |
| ${ }_{\text {tPHL }}$ |  |  |  | 15 |  |  |  |  |  |
| ${ }^{\text {tPLH }}$ | $\mathrm{A}_{0}-\mathrm{A}_{3}$ to $\mathrm{C}_{\mathrm{n}+4}$ |  |  | 25 |  |  |  |  | ns |
| tpHL |  |  |  | 23 |  |  |  |  |  |
| tPLH | $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{F}_{0}-\mathrm{F}_{3}$ |  |  | 34 |  |  |  |  | ns |
| tphL |  |  |  | 28 |  |  |  |  |  |
| tPLH | $\mathrm{A}_{0}-\mathrm{A}_{3}$ to $\overline{\mathrm{G}}$ |  |  | 18 |  |  |  |  | ns |
| tPHL |  |  |  | 17 |  |  |  |  |  |
| tPLH | $\mathrm{A}_{0}-\mathrm{A}_{3}$ to $\overline{\mathrm{P}}$ |  |  | 21 |  |  |  |  | ns |
| tPHL |  |  |  | 23 |  |  |  |  |  |
| tPLH | $A_{n}$ to $F_{n}$ |  |  | 29 |  |  |  |  | ns |
| $t_{\text {PHL }}$ |  |  |  | 23 |  |  |  |  |  |
| tPLH | $\mathrm{A}_{0}$ to $\mathrm{SIO}_{0}$ |  |  | 38 |  |  |  |  | ns |
| ${ }_{\text {tPHL }}$ |  |  |  | 36 |  |  |  |  |  |
| ${ }^{\text {tPLH }}$ | $\mathrm{A}_{2}, \mathrm{~A}_{3}$ to $\mathrm{SIO}_{3}$ |  |  | 39 |  |  |  |  | ns |
| ${ }^{\text {tPHL }}$ |  |  |  | 36 |  |  |  |  |  |
| ${ }^{\text {tPLH }}$ | $\mathrm{F}_{0}$ to $\mathrm{SIO}_{0}$ |  |  |  |  |  |  |  | ns |
| tPHL |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {tPLH }}$ | $\mathrm{F}_{2}, \mathrm{~F}_{3}$ to $\mathrm{SIO}_{3}$ |  |  |  |  |  |  |  | ns |
| tPHL |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {tPLH }}$ | RC to $\mathrm{SIO}_{3}$ |  |  |  |  |  |  |  | ns |
| tPHL |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {tPLH }}$ | $\mathrm{AS}_{0}-\mathrm{AS}_{2}, \mathrm{M}$ to $\mathrm{F}_{0}-\mathrm{F}_{3}$ |  |  | 40 |  |  |  |  | ns |
| $t_{\text {PHL }}$ |  |  |  | 33 |  |  |  |  |  |
| ${ }^{\text {tPLH }}$ | $A S_{0}-\mathrm{AS}_{2}, \mathrm{M}$ to $\mathrm{C}_{n+4}$ |  |  | 41 |  |  |  |  | ns |
| ${ }_{\text {tPHL }}$ |  |  |  | 40 |  |  |  |  |  |
| $\mathrm{t}_{\text {s }}$ | $\mathrm{A}_{0}-\mathrm{A}_{3}$ to CP |  |  |  |  |  |  |  | ns |
| $t_{\text {t }}$ |  |  |  |  |  |  |  |  |  |
| ${ }_{\text {t }}$ | $\mathrm{C}_{\mathrm{n}}$ to CP |  |  |  |  |  |  |  | ns |
| $t_{\text {h }}$ |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{s}}$ | $\mathrm{AS}_{0}-\mathrm{AS}_{2}, \mathrm{M}$ to CP |  |  |  |  |  |  |  | ns |
| ${ }_{\text {th }}$ |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {s }}$ | $\mathrm{SIO}_{0}$ to CP |  |  |  |  |  |  |  | ns |
| th |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {s }}$ | $\mathrm{SIO}_{3}$ to CP |  |  |  |  |  |  |  | ns |
| $t_{\text {h }}$ |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {s }}$ | $\mathrm{RS}_{0}, \mathrm{RS}_{1}, \mathrm{RC}$ to CP |  |  |  |  |  |  |  | ns |
| $t_{\text {h }}$ |  |  |  |  |  |  |  |  |  |
| $t_{p w}$ | CP Pulse Width | HIGH |  |  |  |  |  |  | ns |
| ${ }_{\text {pw }}$ |  | LOW |  |  |  |  |  |  |  |
| $f_{\text {max }}($ Note 1) | Clock Frequency (Shift Mode) |  |  |  |  |  |  |  | MHz |

$C_{L}=15 \mathrm{pF}$
$R_{L}=2.0 \mathrm{k} \Omega$

Note 1. Per industry convention, $f_{\text {max }}$ is the worst case value of the maximum device operating frequency with no constraints on $t_{r}, t_{f}$, pulse width or duty cycle.

## SWITCHING CHARACTERISTICS

| Parameters | Description | Am25LS |  |  | Am54LS/74LS |  |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. Typ. Max. |  |  |  |  |
| ${ }^{\text {t }} \mathrm{ZH}$ | $\mathrm{RS}_{0}, \mathrm{RS}_{1}$ to $\mathrm{SIO}_{0}$ |  | 9 |  |  |  |  | ns | $\begin{aligned} C_{L} & =15 \mathrm{pF} \\ R_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| $\mathrm{t}_{\mathrm{ZL}}$ |  |  | 8 |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{Hz}}$ |  |  | 29 |  |  |  |  | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega \end{aligned}$ |
| $t_{L Z}$ |  |  | 18 |  |  |  |  |  |  |
| ${ }^{\text {t }} \mathrm{ZH}$ | $\mathrm{RS}_{0}, \mathrm{RS}_{1}$ to $\mathrm{SIO}_{3}$ |  | 9 |  |  |  |  | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |
| L |  |  | 8 |  |  |  |  |  | $\mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega$ |
| ${ }_{\text {t }}^{\text {Z }}$ L |  |  | 25 |  |  |  |  |  | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$ |
| ${ }_{\mathbf{t}_{\mathrm{L}} \mathrm{HZ}}$ |  |  | 17 |  |  |  |  | ns | $R_{L}=2.0 \mathrm{k} \Omega$ |
| ${ }^{\text {t }} \mathrm{L}$ Z |  |  | 37 |  |  |  |  |  |  |
| tPLH | $A S_{0}-A S_{2}, M$ to $\bar{P}$ |  | 32 |  |  |  |  | ns |  |
| tPHL |  |  | 30 |  |  |  |  |  |  |
| ${ }_{\text {tPLH }}$ | $0-A S_{2}, M$ to $\bar{G}$ |  | 33 |  |  |  |  | ns |  |
| ${ }_{\text {tPHL }}$ | $\mathrm{O}^{-\mathrm{AS}_{2}}$, M to |  | 32 |  |  |  |  |  |  |
| ${ }^{\text {tPLH }}$ | CP to $\mathrm{F}_{0}-\mathrm{F}_{3}$ |  |  |  |  |  |  | ns |  |
| ${ }_{\text {tPHL }}$ |  |  |  |  |  |  |  |  |  |
| tPLH | $C P$ to $\mathrm{C}_{\mathrm{n}}+4$ |  |  |  |  |  |  | ns |  |
| tPHL | CP ${ }^{\text {c }}$ +4 |  |  |  |  |  |  |  | $C_{L}=15 \mathrm{pF}$ |
| ${ }_{\text {t PLH }}$ | CP to $\overline{\mathrm{P}}$ |  |  |  |  |  |  | ns |  |
| tPHL |  |  |  |  |  |  |  |  |  |
| tPLH | CP to $\overline{\mathrm{G}}$ |  |  |  |  |  |  | ns |  |
| ${ }_{\text {t PHL }}$ |  |  |  |  |  |  |  |  |  |
| tPLH | CP to $\mathrm{SIO}_{0}$ |  |  |  |  |  |  | ns |  |
| ${ }_{\text {tPHL }}$ |  |  |  |  |  |  |  |  |  |
| ${ }_{\text {tPLH }}$ | CP to $\mathrm{SIO}_{3}$ |  |  |  |  |  |  | ns |  |
| tPHL |  |  |  |  |  |  |  |  |  |

FUNCTION TABLES
TABLE1
ARITHMETIC FUNCTIONS
Mode Control (M) = Low

| ALU SELECTION |  |  | ACTIVE-HIGH DATA |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{C}_{\mathrm{n}}=\mathrm{H}$ | $\mathrm{C}_{\mathrm{n}}=\mathrm{L}$ |
| $\mathrm{AS}_{2}$ | $\mathrm{AS}_{1}$ | $\mathrm{AS}_{0}$ | (with carry) | (no carry) |
| L | L | L | $F_{0}=L, F_{1}=F_{2}=F_{3}=H$ | $F_{n}=\mathrm{H}$ |
| L | L | H | $F=B$ Minus $A$ | $F=B$ Minus $A$ Minus 1 |
| L | H | L | $F=A$ Minus $B$ | $F=A$ Minus $B$ Minus 1 |
| L | H | H | $F=A$ Plus B Plus 1 | $F=A$ Plus $B$ |
| H | L | L | $F=B$ Plus 1 | $F_{n}=B_{n}$ |
| H | L | H | $\mathrm{F}=\overline{\mathrm{B}}$ Plus 1 | $F_{n}=\bar{B}_{n}$ |
| H | H | L | $F=$ A Plus 1 | $F_{n}=A_{n}$ |
| H | H | H | $F=\bar{A}$ Plus 1 | $F_{n}=\bar{A}_{n}$ |

TABLE 2
LOGIC FUNCTIONS Mode Control $(\mathrm{M})=\mathrm{High}$ Carry Input $\left(\mathrm{C}_{\boldsymbol{n}}\right)=\mathrm{X}$ (Irrelevant)

| ALU SELECTION |  |  | ACTIVE-HIGH DATA FUNCTION |
| :---: | :---: | :---: | :---: |
| $\mathrm{AS}_{2}$ | $\mathrm{AS}_{1}$ | $\mathrm{AS}_{0}$ |  |
| L | L | L | $F_{\mathrm{n}}=\mathrm{L}$ |
| L | X | H | $F_{n}=A_{n} \oplus B_{n}$ |
| L | H | L | $F_{n}=\overline{A_{n} \oplus B_{n}}$ |
| H | L | L | $F_{n}=A_{n} B_{n}$ |
| H | L | H | $F_{n}=\overline{A_{n}+B_{n}}$ |
| H | H | L | $F_{n}=A_{n} B_{n}$ |
| H | H | H | $F_{n} .=A_{n}+B_{n}$ |

TABLE 3
SHIFT MODE FUNCTIONS

| REG. SEL. INPUTS |  |  | OPERATION | B REGISTER AFTER <br> $L \rightarrow H$ CLOCK TRANSITION |  |  |  | SERIAL INPUTS/OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RS1 | $\mathrm{RS}_{0}$ | RC |  | $\mathrm{O}_{\mathrm{BO}}$ | $\mathbf{O}_{\mathbf{B 1}}$ | $\mathrm{O}_{\mathrm{B} 2}$ | $\mathrm{O}_{\mathrm{B} 3}$ | $\mathrm{SIO}_{0}$ | $\mathrm{SIO}_{3}$ |
| L | L | X | Load B Reg. ( $F \rightarrow B$ ) | ${ }_{5}$ | $\mathrm{f}_{1}$ | $\mathrm{f}_{2}$ | $\mathrm{f}_{3}$ | Z | Z |
| L | H | L | Shift Up ( $2 \mathrm{~F} \rightarrow \mathrm{~B}$ ) | $\mathrm{SIO}_{0}$ | ${ }^{\text {fo }}$ | $\mathrm{f}_{1}$ | $\mathrm{f}_{2}$ | Z | $\mathrm{F}_{3}$ |
| L | H | H | Arith. Shift Up | $\mathrm{SIO}_{0}$ | $\mathrm{f}_{0}$ | $\mathrm{f}_{1}$ | $\mathrm{B}_{3}$ | Z | $\mathrm{F}_{2}$ |
| H | L | L | Shift Down (F/2 $\rightarrow$ B) | $\mathrm{f}_{1}$ | $\mathrm{f}_{2}$ | $\mathrm{f}_{3}$ | $\mathrm{SIO}_{3}$ | F0 | Z |
| H | L | H | Arith. Shift Down | $\mathrm{f}_{1}$ | $\mathrm{f}_{2}$ | $\mathrm{SIO}_{3}$ | $\mathrm{B}_{3}$ | $\mathrm{F}_{0}$ | Z |
| H | H | $\times$ | Hold | $\mathrm{B}_{0}$ | $\mathrm{B}_{1}$ | $\mathrm{B}_{2}$ | B3 | Z | Z |

$\mathrm{O}_{\mathrm{Bn}}=$ Output of the B register (internal).
$f_{n}=$ Quiescent state of $F_{n}$ output prior to $L \rightarrow H C P$ transition.
$B_{n}=$ Quiescent state of $Q_{B n}$ output prior to $L \rightarrow H C P$ transition.
$Z=$ High impedance state (output OFF).

## Am25LS/54LS/74LS281

Am25LS ONLY
SWITCHING CHARACTERISTICS OVER OPERATING RANGE*

| Am25LS COM'L |
| :---: |
| $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$ |



[^18]| Am25LS ONLY <br> SWITCHING CHARACTERISTICS <br> OVER OPERATING RANGE* |  | Am25LS COM'L |  | Am25LS M ${ }^{\text {L }}$ |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \end{gathered}$ |  |  |  |
| Parameters | Description | Min. | Max. | Min. | Max. |  |  |
| ${ }^{\text {t }} \mathrm{t} \mathrm{H}$ | $\mathrm{RS}_{0}, \mathrm{RS}_{1}$ to $\mathrm{SIO}_{0}$ |  |  |  |  | ns | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =15 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| t ZL |  |  |  |  |  | ns | $\begin{aligned} & C_{\mathrm{L}}=5.0 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }_{t}{ }_{\text {Hz }}$ |  |  |  |  |  |  |  |
| ${ }^{\text {t } \mathrm{LZ}}$ |  |  |  |  |  |  | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =15 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }^{\text {t }} \mathrm{Z} \mathrm{Z} \mathrm{L}$ | $\mathrm{RS}_{0}, \mathrm{RS}_{1}$ to $\mathrm{SIO}_{3}$ |  |  |  |  | ns |  |
| ${ }^{\text {t }} \mathrm{t} \mathrm{L} \mathrm{L}$ |  |  |  |  |  | ns | $\begin{aligned} C_{L} & =5.0 \mathrm{pF} \\ R_{L} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }_{t}{ }_{\text {Hz }}$ |  |  |  |  |  |  |  |
| tPLH | $\mathrm{AS}_{0}-\mathrm{AS}_{2}, \mathrm{M}$ to $\overline{\mathrm{P}}$ |  |  |  |  | ns | $\begin{aligned} C_{L} & =50 \mathrm{pF} \\ R_{L} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }^{\text {tPHL}}$ |  |  |  |  |  |  |  |
| tPLH | $\mathrm{AS}_{0}-\mathrm{AS}_{2}, \mathrm{M}$ to $\overline{\mathrm{G}}$ |  |  |  |  | ns |  |
| tPHL |  |  |  |  |  |  |  |
| tPLH | CP to $\mathrm{F}_{0}-\mathrm{F}_{3}$ |  |  |  |  | ns |  |
| ${ }^{\text {tPHL }}$ |  |  |  |  |  |  |  |
| ${ }^{\text {tPLH }}$ | $C P$ to $\mathrm{C}_{\mathrm{n}+4}$ |  |  |  |  | ns |  |
| tPHL |  |  |  |  |  |  |  |
| tPLH | CP to $\bar{P}$ |  |  |  |  | ns |  |
| tPHL |  |  |  |  |  |  |  |
| tPLH | CP to $\overline{\mathrm{G}}$ |  |  |  |  | ns |  |
| tPHL |  |  |  |  |  |  |  |
| tPLH | CP to $\mathrm{SIO}_{0}$ |  |  |  |  | ns |  |
| tPHL |  |  |  |  |  |  |  |
| tple | CP to $\mathrm{SIO}_{3}$ |  |  |  |  | ns |  |
| tPHL |  |  |  |  |  |  |  |

[^19]TABLE 4. $\bar{G}, \bar{P}$ AND CARRY FUNCTIONS FOR OUTPUTS

| INPUTS |  |  |  | DEFINITION OF TERMS |  | OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M | AS 2 | $\mathrm{AS}_{1}$ | $\mathrm{AS}_{0}$ | $\mathrm{P}_{\mathrm{n}}$ | $\mathrm{G}_{\mathrm{n}}$ | $\bar{p}$ | $\overline{\mathrm{G}}$ | $\mathrm{C}_{\mathrm{n}+4}$ |
| L | L | L | L | N.A. | N.A. | L |  | $\mathrm{c}_{\mathrm{n}}$ |
| L | L | L | H | $\bar{A}_{n}+B_{n}$ | $\bar{A}_{n} \cdot B_{n}$ | $\overline{P_{3} P_{2} P_{1} P_{0}}$ | $\overline{G_{3}+P_{3} G_{2}+P_{3} P_{2} G_{1}+P_{3} P_{2} P_{1} G_{0}}$ | $\mathrm{G}+\mathrm{P} \cdot \mathrm{C}_{\mathrm{n}}$ |
| L | L | H | L | $A_{n}+\bar{B}_{n}$ | $A_{n} \cdot \bar{B}$ | $\overline{P_{3} P_{2} P_{1} P_{0}}$ | $\mathrm{G}_{3}+\mathrm{P}_{3} \mathrm{G}_{2}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{G}_{1}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{G}_{0}$ | $\mathrm{G}+\mathrm{P} \cdot \mathrm{C}_{\mathrm{n}}$ |
| L | L | H | H | $A_{n}+B_{n}$ | $A_{n} \cdot B_{n}$ | $\overline{\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}}$ | $\mathrm{G}_{3}+\mathrm{P}_{3} \mathrm{G}_{2}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{G}_{1}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{G}_{0}$ | $\mathrm{G}+\mathrm{P} \cdot \mathrm{C}_{\mathrm{n}}$ |
| L | H | L | L | $\mathrm{B}_{n}$ | N.A. | $\overline{\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}}$ | H | P. $\mathrm{C}_{\mathrm{n}}$ |
| L | H | L | H | $\bar{B}_{n}$ | N.A. | $\overline{\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}}$ | H | P. $\mathrm{C}_{\mathrm{n}}$ |
| L | H | H | L | $A_{n}$ | N.A. | $\overline{\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}}$ | H | $\mathrm{P} \cdot \mathrm{C}_{\mathrm{n}}$ |
| L | H | H | H | $\bar{A}_{n}$ | N.A. | $\overline{P_{3} P_{2} P_{1} P_{0}}$ | H | $\mathrm{P} \cdot \mathrm{C}_{\mathrm{n}}$ |
| H | L | L | L | N.A. | N.A. | L | H | $\mathrm{c}_{n}$ |
| H | L | L | H | $\bar{A}_{n}+B_{n}$ | $\bar{A}_{n} \cdot B_{n}$ | $\overline{P_{3} P_{2} P_{1} P_{0}}$ | $\overline{G_{3}+P_{3} G_{2}+P_{3} P_{2} G_{1}+P_{3} P_{2} P_{1} G_{0}}$ | $\mathrm{G}+\mathrm{P} \cdot \mathrm{C}_{\mathrm{n}}$ |
| H | L | H | L | $A_{n}+B_{n}$ | $A_{n} \cdot B_{n}$ | $\overline{\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}}$ | $\overline{G_{3}+P_{3} G_{2}+P_{3} P_{2} G_{1}+P_{3} P_{2} P_{1} G_{0}}$ | $\mathrm{G}+\mathrm{P} \cdot \mathrm{C}_{\mathrm{n}}$ |
| H | L | H | H | $\bar{A}_{n}+B_{n}$ | $\bar{A}_{n} \cdot B_{n}$ | $\overline{P_{3} P_{2} P_{1} P_{0}}$ | $\mathrm{G}_{3}+\mathrm{P}_{3} \mathrm{G}_{2}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{G}_{1}+\mathrm{P}_{3} P_{2} \mathrm{P}_{1} \mathrm{G}_{0}$ | $\mathrm{G}+\mathrm{P} \cdot \mathrm{C}_{\mathrm{n}}$ |
| H | H | L | L | N.A. | $A_{n} \cdot B_{n}$ | L | $\overline{G_{3}+G_{2}+G_{1}+G_{0}}$ | $\mathrm{G}+\mathrm{C}_{\mathrm{n}}$ |
| H | H | L | H | N.A. | $\bar{A}_{n} \cdot \bar{B}_{n}$ | L | $\overline{G_{3}+G_{2}+G_{1}+G_{0}}$ | $\mathrm{G}+\mathrm{C}_{\mathrm{n}}$ |
| H | H | H | L | N.A. | $\mathrm{A}_{\mathrm{n}} \cdot \mathrm{B}_{\mathrm{n}}$ | L | $\overline{G_{3}+G_{2}+G_{i}+G_{0}}$ | $\mathrm{G}+\mathrm{C}_{\mathrm{n}}$ |
| H | H | H | H | N.A. | $\bar{A}_{n} \cdot \bar{B}_{n}$ | L | $\overline{G_{3}+G_{2}+G_{1}+G_{0}}$ | $\mathrm{G}+\mathrm{C}_{\mathrm{n}}$ |



Metallization and Pad Layout


## ORDERING INFORMATION

|  |  |  | Am54LS/ |
| :---: | :---: | :---: | :---: |
| Package | Temperature | Am25LS281 | 74LS281 |
| Type | Range | Order | Order |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Number | Number |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25LS281PC | SN74LS281N |
| Dice | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25LS281DC | SN74LS281J |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25LS281XC | SN74LS281X |
| Hermetic Flat Pak | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25LS281DM | SN54LS281J |
| Dice | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25LS281FM | SN54LS281W |
|  |  | AM25LS281XM | SN55LS281X |

## APPLICATION



TABLE 4. $\bar{G}, \bar{P}$ AND CARRY FUNCTIONS FOR OUTPUTS

| INPUTS |  |  |  | DEFINITION OF TERMS |  | OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M | $\mathrm{AS}_{2}$ | $\mathrm{AS}_{1}$ | $\mathrm{AS}_{0}$ | $P_{n}$ | $\mathrm{G}_{\mathrm{n}}$ | $\bar{p}$ | $\overline{\mathrm{G}}$ | $\mathrm{C}_{\mathrm{n}+4}$ |
| L | L | L | L | N.A. | N.A. | L | H |  |
| L | L | L | H | $\bar{A}_{n}+B_{n}$ | $\bar{A}_{n} \cdot \mathrm{~B}_{\mathrm{n}}$ | $\overline{P_{3} P_{2} P_{1} P_{0}}$ | $\overline{G_{3}+P_{3} G_{2}+P_{3} P_{2} G_{1}+P_{3} P_{2} P_{1} G_{0}}$ | $\mathrm{G}+\mathrm{P} \cdot \mathrm{C}_{\mathrm{n}}$ |
| L | L | H | L | $A_{n}+\bar{B}_{n}$ | $A_{n} \cdot \bar{B}$ | $\frac{\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}}{\mathrm{P}_{3} \mathrm{P}^{2} \mathrm{P}^{\text {a }}}$ | $\mathrm{G}_{3}+\mathrm{P}_{3} \mathrm{G}_{2}+\mathrm{P}_{3} P_{2} \mathrm{G}_{1}+\mathrm{P}_{3} P_{2} \mathrm{P}_{1} \mathrm{G}_{0}$ | $\mathrm{G}+\mathrm{P} \cdot \mathrm{C}_{\mathrm{n}}$ |
| L | L | H | H | $A_{n}+B_{n}$ | $A_{n} \cdot B_{n}$ | $\frac{\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}}{}$ | $\mathrm{G}_{3}+\mathrm{P}_{3} \mathrm{G}_{2}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{G}_{1}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{G}_{0}$ | $\mathrm{G}+\mathrm{P} \cdot \mathrm{C}_{\mathrm{n}}$ |
| L | H | L | L | $\mathrm{B}_{\mathrm{n}}$ | N.A. | $\frac{\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}}{}$ | H | P. $\mathrm{C}_{\mathrm{n}}$ |
| L | H | L | H | $\bar{B}_{n}$ | N.A. | $\overline{\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}^{1} \mathrm{P}_{0}}$ | H | P. $\mathrm{C}_{\mathrm{n}}$ |
| L | H | H | L | $A_{n}$ | N.A. | $\overline{\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}}$ | H | P. $\mathrm{C}_{\mathrm{n}}$ |
| L | H | H | H | $\bar{A}_{n}$ | N.A. | $\overline{P_{3} P_{2} P_{1} P_{0}}$ | H | $\mathrm{P} \cdot \mathrm{C}_{\mathrm{n}}$ |
| H | L | L | L | N.A. | N.A. | L | H | $\mathrm{c}_{\mathrm{n}}$ |
| H | L | L | H | $\bar{A}_{n}+B_{n}$ | $\bar{A}_{n} \cdot B_{n}$ | $\overline{\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}}$ | $\overline{G_{3}+P_{3} G_{2}+P_{3} P_{2} G_{1}+P_{3} P_{2} P_{1} G_{0}}$ | $\mathrm{G}+\mathrm{P} \cdot \mathrm{C}_{\mathrm{n}}$ |
| H | L | H | L | $A_{n}+B_{n}$ | $A_{n} \cdot B_{n}$ | $\frac{\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}}{\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}^{\prime}}$ | $\mathrm{G}_{3}+P_{3} \mathrm{G}_{2}+P_{3} P_{2} \mathrm{G}_{1}+P_{3} P_{2} P_{1} G_{0}$ | $\mathrm{G}+\mathrm{P} \cdot \mathrm{C}_{\mathrm{n}}$ |
| H | L | H | H | $\bar{A}_{n}+B_{n}$ | $\bar{A}_{n} \cdot B_{n}$ | $\overline{\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}}$ | $\mathrm{G}_{3}+P_{3} \mathrm{G}_{2}+P_{3} P_{2} G_{1}+P_{3} P_{2} P_{1} G_{0}$ | $\mathrm{G}+\mathrm{P} \cdot \mathrm{C}_{\mathrm{n}}$ |
| H | H | L | L | N.A. | $A_{n} \cdot B_{n}$ | L | $\overline{G_{3}+G_{2}+G_{1}+G_{0}}$ | $\mathrm{G}+\mathrm{C}_{\mathrm{n}}$ |
| H | H | L | H | N.A. | $\bar{A}_{n} \cdot \bar{B}_{n}$ | L | $\overline{G_{3}+G_{2}+G_{1}+G_{0}}$ | $\mathrm{G}+\mathrm{C}_{\mathrm{n}}$ |
| H | H | H | L | N.A. | $A_{n} \cdot B_{n}$ | L | $\overline{\mathrm{G}_{3}+\mathrm{G}_{2}+\mathrm{G}_{1}+\mathrm{G}_{0}}$ | $G+C_{n}$ |
| H | H | H | H | N.A. | $\bar{A}_{n} \cdot \bar{B}_{n}$ | L | $\overline{G_{3}+G_{2}+G_{1}+G_{0}}$ | $\mathrm{G}+\mathrm{C}_{\mathrm{n}}$ |

N.A. $=$ Not Applicable.

## Am25LS299•Am54LS/74LS299

8-Bit Universal Shift/Storage Register

## DISTINCTIVE CHARACTERISTICS

- Four operational modes: shift left, shift right, parallel load, hold
- Common input/output pins
- Three-state outputs
- Buffered asynchronous master clear
- Separate shift right serial input and shift left serial input for easy cascadability
- Am25LS devices offer the following improvements over Am54/74LS
- Higher speed
-50 mV lower $\mathrm{V}_{\mathrm{OL}}$ at $\mathrm{IOL}=8 \mathrm{~mA}$
- Twice the fan-out over military range
$-440 \mu \mathrm{~A}$ source current at HIGH output
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am25LS299 and Am54LS/74LS299 are eight-bit universal shift/storage registers with three-state outputs. Four modes of operation are possible: hold (store), shift left, shift right, and load data.
Parallel load inputs and register outputs are multiplexed to reduce the total number of package pins. Separate continuous outputs are also provided for flip-flop $A$ and $H$. These devices can be cascaded to N -bit words easily.
A separate active low asynchronous clear input is used to reset the register. Whenever the clear input is LOW, all internal flip-flops are set LOW independent of all other inputs. See the Am25LS23 for the identical logic function to the Am25LS299 and Am54LS/74LS299, but with synchronous clear capability.

Note: The Advanced Micro Devices' LS299 products were designed prior to publication of data sheets by T.I. Review specifications for possible differences.


## Am25LS299

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

| COM'L | $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | MIN. $=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $\mathrm{T}_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ | MIN. $=4.50 \mathrm{~V}$ | MAX. $=5.50 \mathrm{~V}$ |

## DC CHARACTERISTICS OVER OPERATING RANGE

Parameters
Description
RANGE
Test Conditions (Note 1) Min. $\quad$ Typ.
(Note $)$

| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} V_{C C}= & M I N . \\ V_{I N}= & V_{I H} \text { or } \\ & V_{I L} \end{aligned}$ | $\mathrm{O}_{0} \mathrm{O}_{7}$ | $\begin{aligned} & \mathrm{IOH}= \\ & -440 \mu \mathrm{~A} \end{aligned}$ |  | MIL | 2.5 |  |  | Volts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{Q}_{0}, \mathrm{Q}_{7}$ |  |  | COM ${ }^{\prime}$ | 2.7 |  |  |  |
|  |  |  | $\mathrm{DY}_{0}-\mathrm{DY} 7$ | $\mathrm{MIL}, \mathrm{IOH}=-1.0 \mathrm{~mA}$ |  |  | 2.4 |  |  |  |
|  |  |  |  | COM'L, $\mathrm{I}^{\prime} \mathrm{OH}=-2.6 \mathrm{~mA}$ |  |  | 2.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  | 4.0 mA |  | 0.25 | 0.4 | Volts |
|  |  |  |  |  |  | 8.0 mA |  | 0.35 | 0.45 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  |  |  | 2.0 |  |  | Volts |
| VIL | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  | MI |  |  |  | 0.7 | Volts |
|  |  |  |  |  |  |  |  |  | 0.8 |  |
| $\mathbf{V}_{\mathbf{1}}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $V_{C C}=M A X ., V_{\text {IN }}=0.4 V$ |  |  |  |  |  |  | -0.8 | mA |
|  |  |  |  |  |  | thers |  |  | -0.4 |  |
| IH | Input HIGH Current (Except DY ${ }_{i}$ ) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | thers |  |  | 20 |  |
| 11 | Input HIGH Current (Except DY ${ }_{\mathrm{j}}$ ) | $V_{C C}=$ MAX. | $\mathrm{V}_{1 \mathrm{~N}}=7.0 \mathrm{~V}$ | $\mathrm{S}_{0}, \mathrm{~S}_{1}$ |  |  |  |  | 0.2 | $\mu \mathrm{A}$ |
|  |  |  |  | $\overline{\mathrm{G}}_{1}, \overline{\mathrm{G}}_{2}, \mathrm{CLR}, \mathrm{CP}$ |  |  |  |  | 0.1 |  |
|  |  |  | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ | All Others |  |  |  |  | 0.1 |  |
| IOZ | Off-State (High-Impedance) Output Current at DY ${ }_{i}$ | $V_{C C}=M A X$. |  |  |  | 0.4 V |  |  | -100 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | 2.4 V |  |  | 40 |  |
| ISC | Output Short Circuit Current (Note 3) | $V_{C C}=\mathrm{MAX}$. |  |  |  |  | -15 |  | -85 | mA |
| ICC | Power Supply Current (Note 4) | $V_{C C}=M A X$. |  |  |  |  |  | 38 | 60 | mA |

3

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. ICC measured with clock input HIGH and output controls HIGH.

## Am25LS • Am54LS/74LS

MAXIMUM RATINGS (Above which the useful life may be impaired)

|  | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :---: |
| Storage Temperature | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Temperature (Ambient) Under Bias | -0.5 V to +7.0 V |
| Supply Voltage to Ground Potential Continuous | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to +7.0 V |
| DC Input Voltage ( $\left.\overline{\mathrm{G}}, \overline{\mathrm{G}}_{2}, \mathrm{CLR}, \mathrm{CP}, \mathrm{S}_{0}, \mathrm{~S}_{1}\right)$ | -0.5 V to +5.5 V |
| DC Input Voltage (Others) | 30 mA |
| DC Output Current, Into Outputs | -30 mA to +5.0 mA |
| DC Input Current |  |

## Am25LS/54LS/74LS299

## Am54LS/74LS299

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

| COM | $\top_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | MIN. $=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $\mathrm{T}_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ | MIN. $=4.50 \mathrm{~V}$ | MAX. $=5.50 \mathrm{~V}$ |

## DC CHARACTERISTICS OVER OPERATING RANGE

| Paramete | Description | Test Conditions (Note 1) |  |  |  | Min. | Typ. (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage |  | $\mathrm{Q}_{0}, \mathrm{O}_{7}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}= \\ & -400 \mu \mathrm{~A} \end{aligned}$ | MIL | 2.5 |  |  |  |
|  |  |  |  |  | COM'L | 2.7 |  |  |  |
|  |  |  | $\mathrm{DY}_{0}-\mathrm{DY}_{7}$ | $\mathrm{MIL}, \mathrm{OH}=-1.0 \mathrm{~mA}$ |  | 2.4 |  |  | Volts |
|  |  |  |  | COM'L, ${ }^{\text {OHH }}=-2.6 \mathrm{~mA}$ |  | 2.4 |  |  |  |
| $\mathrm{v}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M_{I N} . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  | $=4.0 \mathrm{~mA}$ |  | 0.25 | 0.4 | Volts |
|  |  |  |  | $\begin{aligned} & 10 \mathrm{~L}=8.0 \mathrm{~mA} \\ & 74 \mathrm{LS} \text { only } \\ & \hline \end{aligned}$ |  |  | 0.35 | 0.5 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  |  | 2.0 |  |  | Volts |
| $v_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | MIL |  |  |  | 0.7 | Volts |
|  |  |  |  | COM'L |  |  |  | 0.8 |  |
| $v_{1}$ | Input Clamp Voltage | $V_{C C}=$ MIN., IIN $=-18 \mathrm{~mA}$ |  |  |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{1 \mathrm{~N}}=0.4 \mathrm{~J}$ |  | $\mathrm{S}_{0}, \mathrm{~s}_{1}$ |  |  |  | -0.8 | mA |
|  |  |  |  |  | thers |  |  | -0.4 |  |
| ${ }^{1 / H}$ | Input HIGH Current (Except DY ${ }_{j}$ ) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | $\mathrm{S}_{0}, \mathrm{~S}_{1}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  |  |  | thers |  |  | 20 |  |
| 1 | Input HIGH Current (Except DY ${ }_{\mathrm{j}}$ ) | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{1 N}=5.5 \mathrm{~V}$ |  | $\mathrm{S}_{0}, \mathrm{~S}_{1}$ |  |  |  | 0.2 | mA |
|  |  |  |  |  | thers |  |  | 0.1 |  |
| Ioz | Off-State (High-Impedance) Output Current at DY ${ }_{i}$ | $V_{C C}=$ MAX. |  |  | 0.4 V |  |  | -100 | $\mu \mathrm{A}$ |
|  |  |  |  |  | 2.4 V |  |  | 40 |  |
| Isc | Output Short Circuit Current (Note 3) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. |  |  |  | -15 |  | -100 | mA |
| ${ }^{\prime} \mathrm{CC}$ | Power Supply Current (Note 4) | $V_{C C}=$ MAX. |  |  |  |  | 35 | 60 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second,
4. ICC measured with clock input HIGH and output controls HIGH

## DEFINITION OF FUNCTIONAL TERMS

$\begin{array}{ll}\mathbf{S}_{\mathbf{R}} & \text { Shift right data input to } \mathrm{Q}_{0} \\ \mathbf{S}_{\mathbf{L}} & \text { Shift left data input to } \mathrm{O}_{7}\end{array}$
Clear Active LOW synchronous input forcing the $\mathrm{Q}_{0}$ through $\mathrm{O}_{7}$ register to see LOW conditions, visable only if outputs are enabled
Clock
$\mathbf{S}_{\mathbf{0}}, \mathbf{S}_{\mathbf{1}} \quad$ Mode selection control lines used to control
$\overline{\mathrm{G}}_{1}, \overline{\mathrm{G}}_{2}$
$\mathrm{Q}_{0}, \mathrm{Q}_{7}$
$D Y_{0}-D Y_{7}$
A LOW-to-HIGH transition will result in the register changing state to next state as described by mode and input data condition input (output during load) conditions
Active LOW input to control three-state output in active LOW AND configuration
The only two direct outputs; used to cascade shift operations
Input/Output line dependent on mode and out- put control. Input only with mode select LOAD. Output in all other modes but subject to output select $\left(\mathrm{G}_{1}, \mathrm{G}_{2}\right)$.

Metallization and Pad Layout


| SWITCHING CHARACTERISTICS$\left(T_{A}=+25^{\circ} \mathrm{C}, V_{C C}=5.0 \mathrm{~V}\right)$ |  | Am25LS |  |  | Am54LS/74LS |  |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |  |
| tPLH | Clock to $\mathrm{Q}_{\mathrm{i}}$ |  | 18 | 26 |  |  | 30 |  | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =15 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| tPHL |  |  | 22 | 28 |  |  | 34 | ns |  |
| ${ }_{\text {tPLH }}$ | Clock to DYi |  | 18 | 26 |  |  | 30 | ns |  |
| tPHL |  |  | 22 | 28 |  |  | 34 |  |  |
| tPHL | Clear to $\mathrm{DY}_{0}-\mathrm{DY}_{7}$ |  | 25 | 35 |  |  | 35 | ns |  |
| tPHL | Clear to $\mathrm{Q}_{0}$ or $\mathrm{Q}_{7}$ |  | 25 | 35 |  |  | 35 | ns |  |
| ${ }_{\text {tpw }}$ | Pulse Width (Clock) | 15 |  |  | 20 |  |  | ns |  |
| $\mathrm{t}_{\text {s }}$ | $\mathrm{s}_{1}, \mathrm{~S}_{0}$ Set-up Time | 12 |  |  | 15 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{s}}$ | $D Y_{i}$ or $S_{R}, S_{L}$ Data Set-up Time | 12 |  |  | 15 |  |  | ns |  |
| th | Hold Time | 3.0 |  |  | 3.0 |  |  | ns |  |
| ${ }^{\mathrm{Z}} \mathrm{H}$ | $\mathrm{s}_{1}, \mathrm{~s}_{0}, \overline{\mathrm{G}}_{1}, \overline{\mathrm{G}}_{2}$ to DY ${ }_{i}$ |  | 20 | 30 |  |  | 40 | ns |  |
| ${ }^{\text {Z }} \mathrm{L}$ |  |  | 20 | 30 |  |  | 40 |  |  |
| ${ }_{\text {t }}$ L | $\mathrm{s}_{1}, \mathrm{~s}_{0}, \overline{\mathrm{G}}_{1}, \overline{\mathrm{G}}_{2}$ to DY ${ }_{i}$ |  | 22 | 33 |  |  | 40 | ns | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$ |
| ${ }^{\text {t }} \mathrm{H} \mathrm{Z}$ |  |  | 15 | 23 |  |  | 30 |  | $\mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega$ |
| ${ }^{f}$ max | Maximum Clock Frequency (Note 1) | 30 | 45 |  | 25 |  |  | MHz |  |

Note 1. Per industry convention, $f_{\text {max }}$ is the worst case value of the maximum device operating frequency with no constraints on $t_{r}, t_{f}$, pulse width or duty cycle.

## Am25LS ONLY <br> SWITCHING CHARACTERISTICS OVER OPERATING RANGE*

| Parameters | Description | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ |  | $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$ |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Max. | Min. | Max. |  |  |
| tPLH | Clock to $\mathrm{Q}_{\mathrm{i}}$ |  | 38 |  | 44 | ns | $\begin{aligned} C_{L} & =50 \mathrm{pF} \\ R_{L} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| tphL |  |  | 41 |  | 47 |  |  |
| tPLH | Clock to DY ${ }_{\text {i }}$ |  | 38 |  | 44 | ns |  |
| tPHL |  |  | 41 |  | 47 |  |  |
| tPHL | Clear to $\mathrm{DY}_{0}-\mathrm{DY}_{7}$ |  | 50 |  | 57 | ns |  |
| tPHL | Clear to $\mathrm{O}_{0}-\mathrm{O}_{7}$ |  | 50 |  | 57 | ns |  |
| ${ }^{\text {ppw }}$ | Pulse Width (Clock) | 24 |  | 27 |  | ns |  |
| $\mathrm{t}_{\text {s }}$ | $\mathrm{S}_{1}, \mathrm{~S}_{0}$ Set-up Time | 20 |  | 23 |  | ns |  |
| $\mathrm{t}_{\text {s }}$ | $D Y_{i} \text { or } S_{R}, S_{L} \text { Data }$ <br> Set-up Time | 20 |  | 23 |  | ns |  |
| $t^{\text {h }}$ | Hold Time | 8 |  | 9 |  | ns |  |
| ${ }^{\text {Z }}$ L | $\mathrm{S}_{1}, \mathrm{~s}_{0}, \overline{\mathrm{G}}_{1}, \overline{\mathrm{G}}_{2}$ to DY ${ }_{\mathrm{i}}$ |  | 43 |  | 50 | ns |  |
| ${ }^{\text {t }} \mathrm{L}$ |  |  | 43 |  | 50 |  |  |
| ${ }^{\text {t }}$ LZ | $\mathrm{s}_{1}, \mathrm{~s}_{0}, \overline{\mathrm{G}}_{1}, \overline{\mathrm{G}}_{2}$ to DY ${ }_{\mathrm{i}}$ |  | 43 |  | 50 | ns | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{Hz}}$ |  |  | 34 |  | 39 |  | $\mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega$ |
| $f_{\text {max }}$ | Maximum Clock Frequency (Note 1) | 23 |  | 20 |  | MHz |  |

[^20]
## TRUTH TABLE



Am25LS • Am54LS/74LS


## ORDERING INFORMATION

|  |  |  | Am54LS/ |
| :---: | :---: | :---: | :---: |
| Package |  | Am25LS299 | 74LS299 |
| Type | Temperature | Order | Order |
| Range | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | Number | AM25LS299PC |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | AM25LS299DC | SN74LS299N |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | AM25LS299XC | SN74LS299J |
| Dice | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25LS299DM | SN74LS299X |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25LS299FM | SN54LS299J |
| Hermetic Flat Pak | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25LS299XM | SN54LS299W |
| Dice |  |  | SN54LS299X |

## APPLICATION



16-Bit Cascaded Parallel Load/Unload Shift Right/Left Register.

## Am25LS322•Am54LS/74LS322

## 8-Bit Serial/Parallel Register with Sign Extend

The 'LS322 is Texas Instruments' planned second source to Advanced Micro Devices' Am25LS22.

## See Am25LS22 data sheet for full information.

## FUNCTIONAL DESCRIPTION

The Am25LS22 is an eight-bit serial/parallel register built using advanced Low-Power Schottky processing. The device features an eightbit parallel multiplexed input/output port to provide improved bit density in a 20-pin package. Data may also be loaded into the device in a serial manner from either input $D_{A}$ or $D_{B}$. $A$ serial output, $O_{0}$, is also provided.
The Am25LS22 is specifically designed for operation with the Am25LS14 serial/parallel two's complement multiplier and provides the sign extend function required for this device.
When the Register Enable ( $\overline{R E}$ ) input is HIGH, the register will retain its current contents. Synchronous parallel loading is accomplished by applying a LOW to $\overline{\mathrm{RE}}$ and applying a LOW to the Serial/Parallel (S/P) input. This places the three-state outputs in the high-impedance state independent of $\overline{\mathrm{OE}}$ and allows data that is applied on the input/output lines ( $D Y_{i}$ ) to be clocked into the register. When the S/P input is HIGH, the device will shift right. The Sign Extend ( $\overline{\mathrm{SE}})$ input is used to repeat the sign in the $Q_{7}$ flip-flop. This occurs whenever $\overline{S E}$ is LOW when the SHIFT mode is selected. When $\overline{S E}$ is high, the serial two-input multiplexer is enabled. Thus, either $D_{A}$ or $D_{B}$ can be selected to load data serially. The register changes state on the LOW-to-HIGH transition of the clock. A clear input (CLR) is used to asynchronously reset all flipflops when a LOW is applied.

LOGIC DIAGRAM


## CONNECTION DIAGRAM

Top View


## Am25LS323 • Am54LS/74LS323 <br> 8-Bit Shift/Storage Register with Synchronous Clear

## The 'LS323 is Texas Instruments' planned second source to Advanced Micro Devices' Am25LS23.

See Am25LS23 data sheet for full information.

## FUNCTIONAL DESCRIPTION

The Am25LS23 is an 8-bit universal shift/storage register with 3 -state outputs. The function is similar to the Am25LS299 with the exception of a synchronous clear function. Parallel load inputs and register outputs are multiplexed to allow the use of a 20-pin package. Separate continuous outputs are also provided for flip-flops $\mathrm{Q}_{0}$ and $\mathrm{Q}_{7}$.

Four modes of operation are possible - Hold (store), Shiftleft, Shift-right and Load Data. The Am25LS23 has a typical shift frequency of 50 MHz . The Am25LS23 is packaged in a standard 20-pin package.


Note: Pin 1 is marked for orientation.

LOGIC SYMBOL

$V_{C C}=P$ in 20
GND $=\operatorname{Pin} 10$

## Am54LS/74LS348

Three-State Priority Encoder

> Advanced Micro Devices has no current plans to manufacture this product. See the Am25LS2513 for a recommended alternative Three-State Priority Encoder offering greater functional flexibility.

## Am25LS373 • Am54LS/74LS373

Octal Latches with Three-State Output

## DISTINCTIVE CHARACTERISTICS

- 8 latches in a single package
- Three-state outputs interface directly with bus organized systems
- Hysteresis on latch enable input for improved noise margin
- Am25LS devices offer the following improvements over Am54/74LS
- Higher speed
- Twice the fan-out over military range
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am25LS373 and Am54LS/74LS373 are octal latches with three-state outputs for bus organized system applications. The latches appear to be transparent to the data (data changes asynchronously) when latch enable, G, is HIGH. When G is LOW, the data that meets the set-up times is latched. Data appears on the bus when the output enable, $\overline{\mathrm{OE}}$, is LOW. When $\overline{\mathrm{OE}}$ is HIGH the bus output is in the high-impedance state.

Note: An inverting version of this device, to be called Am54LS/ 74LS533, is also in development.

## LOGIC DIAGRAM

Am25LS/54LS/74LS373



## Am25LS373

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:
СОм'L $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$v_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$
MIN. $=4.75 \mathrm{~V}$
$\mathrm{MAX}=5.25 \mathrm{~V}$
MIL $\quad T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
MIN. $=4.50 \mathrm{~V}$
MAX. $=5.50 \mathrm{~V}$

DC CHARACTERISTICS OVER OPERATING RANGE
Parameters
Description


Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. Inputs grounded; outputs open.

## Am25LS • Am54LS/74LS

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

## Am54LS/74LS373

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

| COM'L | $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\mathrm{V}_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | MIN. $=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $\mathrm{T}_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{V}_{C C}=5.0 \mathrm{~V} \pm 10 \%$ | MIN. $=4.50 \mathrm{~V}$ | MAX: $=5.50 \mathrm{~V}$ |

## DC CHARACTERISTICS OVER OPERATING RANGE



Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. Inputs grounded; outputs open.

## FUNCTION TABLE

| Inputs |  |  | Internal | Outputs |
| :---: | :---: | :---: | :---: | :---: |
| OE | $\mathbf{G}$ | $\mathbf{D}_{\mathbf{i}}$ | $\mathbf{Q}_{\boldsymbol{i}}$ | $\mathbf{Y}_{\boldsymbol{i}}$ |
| H | X | X | X | Z |
| L | H | L | H | L |
| L | H | H | L | H |
| L | L | X | NC | NC | Function Hi-Z

Transparent
Latched

$$
H=H I G H
$$

$\mathrm{NC}=\mathrm{No}$ Change
$\mathrm{Z}=$ High Impedance

## DEFINITION OF FUNCTIONAL TERMS

$\mathrm{D}_{\mathbf{i}} \quad$ The latch data inputs.
G The latch enable input. Data is latched upon and set-up and hold times are referenced to the HIGH-to-LOW transition of G.
$\mathbf{Y}_{\mathbf{i}} \quad$ The three-state latch outputs.
OE The output enable control. When OE is LOW, the outputs $Y_{i}$ are enabled. When OE is HIGH, the outputs $Y_{i}$ are in the high impedance (off) state.

Am25LS/54LS/74LS373
SWITCHING CHARACTERISTICS
$\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\right.$ )


Am25LS ONLY
SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Parameters | Description |
| :---: | :---: |
| ${ }^{\text {t PLH }}$ | Enable to Output |
| tPHL |  |
| ${ }^{\text {tPLH }}$ | Data Input to Output |
| tPHL |  |
| $\mathrm{t}_{\mathrm{s}}(\mathrm{H})$ | HIGH Data to Enable |
| $\mathrm{ts}_{5}(\mathrm{~L})$ | LOW Data to Enable |
| $t_{\text {c }}(\mathrm{H})$ | HIGH Data to Enable |
| $t_{\text {h }}(\mathrm{L})$ | LOW Data to Enable |
| $\mathrm{t}_{\text {pw }}$ | Enable Pulse Width |
| ${ }^{\text {t }} \mathrm{ZH}$ | OE to $\mathrm{Y}_{\mathrm{i}}$ |
| ${ }^{\text {Z }}$ L |  |
| ${ }_{\text {t }} \mathrm{Hz}$ | OE to $\mathrm{Y}_{\mathrm{i}}$ |
| ${ }_{\text {t }} \mathrm{L}$ |  |


| Am25LS COM'L |  | Am25LS MIL |  |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{T}_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \end{aligned}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \end{gathered}$ |  |
| Min. | Max. | Min. | Max. |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

$C_{L}=45 p F$
$R_{L}=667 \Omega$
*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

## Am25LS • Am54LS/74LS <br> LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.

# Am25LS374•Am54LS/74LS374 

## 8-Bit Register With Three-State Outputs

## DISTINCTIVE CHARACTERISTICS

- Eight-bit, high speed parallel registers
- Positive, edge-triggered, D-type flip-flops
- Buffered common clock and buffered common three-state control
- Am25LS devices offer the following improvements over Am54/74LS
-50 mV lower $\mathrm{V}_{\mathrm{OL}}$ at $\mathrm{IOL}=8 \mathrm{~mA}$
- Twice the fan-out over military range
$-440 \mu \mathrm{~A}$ source current at HIGH output
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am25LS374 and Am54LS/74LS374 are eight-bit registers built using advanced Low-Power Schottky technology. These registers consist of eight D-type flip-flops with a buffered common clock and a buffered three-state output control. When the output enable ( $\overline{O E}$ ) input is LOW, the eight outputs are enabled. When the $\overline{\mathrm{OE}}$ input is HIGH, the outputs are in the three-state condition.
Input data meeting the set-up and hold time requirements of the $D$ inputs is transferred to the $Y$ outputs on the LOW-toHIGH transition of the clock input.
The device is packaged in a space-saving (0.3-inch row spacing) 20-pin package.

Note: An inverting version of this device, to be called Am54LS/ 74LS534, is also in development.

Note: The Advanced Micro Devices: LS374 products were designed prior to publication of data sheets by T.I. Review specifications for possible differences.


Outputs $Y_{0}$ through $Y_{7}$ are inverted on the Am25LS/54LS/74LS534.

CONNECTION DIAGRAM
Top View


Note: Pin 1 is marked for orientation.

LOGIC SYMBOL

$V_{C C}=\operatorname{Pin} 20$
GND $=\operatorname{Pin} 10$

## Am25LS/54LS/74LS374

## Am25LS374

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

| COM | $\top_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | MIN. $=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ | MIN. $=4.50 \mathrm{~V}$ | MAX. $=5.50 \mathrm{~V}$ |

## DC CHARACTERISTICS OVER OPERATING RANGE

| Parameters | Description | Test Conditions (Note 1) |  |  | Min. | Typ. (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}^{\mathrm{OH}}=-1.0 \mathrm{~mA}, \mathrm{MIL}$ |  | 2.4 | 3.4 |  | Volts |
|  |  |  | $\mathrm{I}^{\mathrm{OH}}=-2.6 \mathrm{~mA}, \mathrm{COM}^{\prime} \mathrm{L}$ |  | 2.4 | 3.4 |  |  |
| $\mathrm{v}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | 'OL $=4.0 \mathrm{~mA}$ |  |  |  | 0.4 | Volts |
|  |  |  | $\mathrm{IOL}=8.0 \mathrm{~mA}$ |  |  |  | 0.45 |  |
| $\mathrm{V}_{\mathbf{1 H}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| $\mathrm{V}_{11}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | MIL |  |  | 0.7 | Volts |
|  |  |  |  | COM'L |  |  | 0.8 |  |
| $v_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $V_{C C}=M A X ., V_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  |  | -0.36 | mA |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current | $\mathrm{V}_{C C}=M A X ., V_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| 1 | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |  |  |  |  | 0.1 | mA |
| Ioz | Off-State (High-Impedance) Output Current | $\mathrm{V}_{\text {CC }}=$ MAX. | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  |  | -20 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=2$ |  |  |  | 20 |  |
| Isc | Output Short Circuit Current (Note 3) | $\mathrm{V}_{C C}=\mathrm{MAX}$. |  |  | $-15$ |  | -85 | mA |
| ${ }^{\text {I Cc }}$ | Power Supply Current (Note 4) | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}$. |  |  |  | 27 | 45 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test shouid not exceed one second.
4. All outputs open; all $D_{i}$ inputs and $\overline{O E}=4.5 \mathrm{~V}$. Apply momentary ground, then 4.5 V to clock input.

## Am25LS • Am54LS/74LS

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to +V CC max |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

## Am54LS/74LS374

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

| COM'L | $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | MIN. $=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ | MIN. $=4.50 \mathrm{~V}$ | MAX. $=5.50 \mathrm{~V}$ |

## DC CHARACTERISTICS OVER OPERATING RANGE

| Parameters | Description | Test Conditions (Note 1) |  |  | Min. | (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $1 \mathrm{OH}=-$ | MIL | 2.4 | 3.4 |  | Volts |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-$ | COM'L | 2.4 | 3.4 |  |  |
| $\mathrm{v}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{AlI}, \mathrm{IOL}=4.0 \mathrm{~mA}$ |  |  |  | 0.4 | Volts |
|  |  |  | 74LS only, $\mathrm{I}_{\text {OL }}=8.0 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | MIL |  |  | 0.7 | Volts |
|  |  |  |  | COM ${ }^{\text {L }}$ |  |  | 0.8 |  |
| $v_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $V_{C C}=M A X ., V_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  |  | -0.4 | mA |
| ${ }^{1 / H}$ | Input HIGH Current | $V_{C C}=M A X ., V_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| 1 | Input HIGH Current | $V_{C C}=M A X ., V_{\text {IN }}=7.0 \mathrm{~V}$ |  |  |  |  | 0.1 | mA |
| 'oz | Off-State (High-Impedance) Output Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. | $\mathrm{V}_{\mathrm{O}}=0$ |  |  |  | -20 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=2$ |  |  |  | 20 |  |
| Isc | Output Short Circuit Current (Note 3) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. |  |  | -15 |  | -100 | mA |
| ${ }^{\prime} \mathrm{Cc}$ | Power Supply Current (Note 4) | $\mathrm{V}_{C C}=\mathrm{MAX}$. |  |  |  | 27 | 45 | mA |

Typ.

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. All outputs open; all $D_{;}$inputs and $\overline{O E}=4.5 \mathrm{~V}$. Apply momentary ground, then 4.5 V to clock input.

## DEFINITION OF FUNCTIONAL TERMS

$\mathbf{D}_{\mathbf{i}} \quad$ The D flip-flop data inputs.
CP Clock Pulse for the register. Enters data on the LOW-toHIGH transition.
$\mathbf{Y}_{\mathbf{i}}$ The register three-state outputs.
$\overline{\mathbf{O E}}$ Output Control. An active-LOW three-state control used to enable the outputs. A HIGH level input forces the outputs to the high impedance (off) state.

## FUNCTION TABLE

| FUNCTION | INPUTS |  |  | INTERNAL | OUTPUTS |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{OE}}$ | Clock | $\mathbf{D}_{\mathbf{i}}$ | $\mathbf{Q}_{\mathbf{i}}$ | $\mathbf{Y}_{\mathbf{i}}$ |
| Hi-Z | H | L | X | NC | Z |
|  | H | H | X | NC | Z |
| LOAD | L | $\uparrow$ | L | L | L |
|  | L | $\uparrow$ | H | H | H |
|  | H | $\uparrow$ | L | L | Z |
|  | H | $\uparrow$ | H | H | Z |

$$
\begin{aligned}
& H=H I G H \\
& L=\text { LOW } \\
& X=\text { Don't Care }
\end{aligned}
$$

$$
N C=\text { No Change }
$$

$$
z=\text { High Impedance }
$$

Am25LS/54LS/74LS374
SWITCHING CHARACTERISTICS
$\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\right.$ )

| Parameters | Descrip |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}$ | Clock to $\mathrm{Y}_{\mathrm{i}}$ |  |  | 18 | 28 |  |  | 28 | ns | $\begin{aligned} C_{L} & =15 \mathrm{pF} \\ R_{L} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }^{\text {tPHL }}$ |  |  |  | 22 | 37 |  |  | 37 |  |  |
| tPW | Clock Pulse Width | LOW | 25 |  |  | 25 |  |  | ns |  |
|  |  | HIGH | 20 |  |  | 20 |  |  |  |  |
| $\mathrm{t}_{5}$ | Data |  | 20 |  |  | 20 |  |  | ns |  |
| th | Data |  | 10 | 1 |  | 10 |  |  | ns |  |
| t ZH | $\overline{O E}$ to $Y_{i}$ |  |  | 11 | 14 |  |  | 28 | ns |  |
| t ZL |  |  |  | 14 | 21 |  |  | 36 |  |  |
| ${ }_{\text {t }}^{\mathrm{HZ}}$ | $\overline{O E}$ to $Y_{i}$ |  |  | 20 | 30 |  |  | 29 | ns | $\begin{aligned} C_{L} & =5.0 \mathrm{pF} \\ R_{L} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }^{\text {t }} \mathrm{L}$ |  |  |  | 25 | 36 |  |  | 35 |  |  |
| $f_{\text {max }}$ | Maximum Clock Frequency (Note 1) |  | 30, | 45 |  | 30 |  |  | MHz |  |

Note 1. Per industry convention, $f_{\text {max }}$ is the worstease valuedef thaximum device operating frequency with no constraints on $t_{r}, t_{f}$, pulse width or duty cycle.

Am25LS ONLY
SWITCHING CHARACTERISTICS OVER OPERATING RANGE*

| Parameters | Descri |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}} \\ \mathrm{Min} \end{gathered}$ | Max |  | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Clock to $\mathrm{Y}_{\mathrm{i}}$ |  |  | 36 |  | 44 | ns | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| tPHL |  |  |  | 47 |  | 57 | ns |  |
| tPW | Clock Pulse Width | LOW | 30 |  | 35 |  | ns |  |
|  |  | HIGH | 25 |  | 30 |  |  |  |
| $t_{s}$ | Data |  | 15 |  | 20 |  | ns |  |
| $\mathrm{th}^{\text {h }}$ | Data |  | 12 |  | 15 |  | ns |  |
| ${ }^{\mathbf{Z}} \mathrm{ZH}$ | $\overline{\mathrm{OE}}$ to $\mathrm{Y}_{\mathrm{i}}$ |  |  | 20 |  | 25 | ns |  |
| t 2 L |  |  |  | 30 |  | 39 |  |  |
| ${ }^{\text {t }} \mathrm{HZ}$ | $\overline{O E}$ to $\mathrm{Y}_{\mathrm{i}}$ |  |  | 35 |  | 40 | ns | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$ |
| ${ }^{\text {t }}$ L |  |  |  | 39 |  | 42 |  | $\mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega$ |
| $f_{\text {max }}$ | Maximum Clock Frequency (Note 1) |  | 25 |  | 20 |  | MHz |  |

*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9 .

## ORDERING INFORMATION

|  |  |  | Am54LS/ |
| :---: | :---: | :---: | :---: |
| Package | Temperature | Am25LS374 | 74LS374 |
| Type | Range | Order | Order |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Number | Number |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25LS374PC | SN74LS374N |
| Dice | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25LS374DC | SN74LS374J |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25LS374XC | SN74LS374X |
| Hermetic Flat Pak | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25LS374DM | SN54LS374J |
| Dice | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25LS374FM | SN54LS374W |
|  |  | AM25LS374XM | SN54LS374X |



## APPLICATIONS



Two Am25LS374's can be used as a bi-directional bus driver/register. The above connection shows separate clocks and three-state controls.

## Am25LS377B • Am54LS/74LS377B

## 8-Bit Register With Register Enable

## DISTINCTIVE CHARACTERISTICS

- Eight-bit, high speed parallel registers
- Positive, edge-triggered, D-type flip-flops
- Buffered common clock and buffèred common clock enable
- Am25LS devices offer the following improvements over Am54/74LS
-50 mV lower $\mathrm{V}_{\mathrm{OL}}$ at $\mathrm{IOL}=8 \mathrm{~mA}$
- Twice the fan-out over military range
$-440 \mu \mathrm{~A}$ source current at HIGH output
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am25LS377B and the Am54LS/74LS377B are eight-bit registers built using advanced Low-Power Schottky technology. These registers consist of eight D-type flip-flops with a buffered common clock and a buffered common clock enable.
When the clock enable ( $\overline{\mathrm{E}}$ ) input is LOW, new data is entered into the flip-flop register on the LOW-to-HIGH transition of the clock input. When the ( $\overline{\mathrm{E}})$ input is HIGH, the register will retain the present data independent of the clock inputs.
The device is packaged in a space-saving (0.3-inch row spacing) 20-pin package.

Note: The B designation identifies buffered output versions provided to eliminate output commutation.

## LOGIC DIAGRAM



CONNECTION DIAGRAM
Top View


Note: Pin 1 is marked for orientation.

LOGIC SYMBOL

$V_{C C}=\operatorname{Pin} 20$
GND $=\operatorname{Pin} 10$

## Am25LS377B <br> ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

| COM'L | $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\mathrm{V}_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | MIN. $=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ | MIN. $=4.50 \mathrm{~V}$ | MAX. $=5.50 \mathrm{~V}$ |

DC CHARACTERISTICS OVER OPERATING RANGE Typ.


Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type,
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second
4. All outputs open, $E=G N D$, all $D i$ inputs $=4.5 \mathrm{~V}$. Apply momentary ground, then 4.5 V to clock input.

Am25LS • Am54LS/74LS
MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to +V CC max. |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

## Am54LS/74LS377B

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:
COM'L $\quad T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad V_{C C}=5.0 \mathrm{~V} \pm 5 \% \quad \mathrm{MIN} .=4.75 \mathrm{~V} \quad \mathrm{MAX} .=5.25 \mathrm{~V}$
MIL $\quad T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \% \quad$ MIN. $=4.50 \mathrm{~V}$
MAX. $=5.50 \mathrm{~V}$
DC CHARACTERISTICS OVER OPERATING RANGE
Parameters Description Test Conditions (Note 1)

|  | Description | Test Con | tions ( |  | Min. | (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | MIL | 2.5 |  |  | Volts |
|  |  |  |  | COM'L | 2.7 |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | All, $\mathrm{I}^{\text {OL }}=4 \mathrm{~mA}$ |  |  |  | 0.4 | Volts |
|  |  |  | 74 LS only, $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | MIL |  |  | 0.7 | Volts |
|  |  |  |  | COM'L |  |  | 0.8 |  |
| $V_{1}$ | Input Clamp Voltage | $V_{C C}=$ MIN., $I_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  |  | -0.4 | mA |
| IIH | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |  |  |  |  | 0.1 | mA |
| ISC | Output Short Circuit Current (Note 3) | $V_{C C}=$ MAX. |  |  | -15 |  | -100 | mA |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current (Note 4) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. |  |  |  | 17 | 28 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. All outputs open, $E=G N D$, all $D i$ inputs $=4.5 \mathrm{~V}$. Apply momentary ground, then 4.5 V to clock input. -

| FUNCTION TABLE |  |  |  | DEFINITION OF FUNCTIONAL TERMS <br> $\mathbf{D}_{\mathbf{i}} \quad$ The D flip-flop data inputs. <br> $\overline{\mathbf{E}}$ Enable. When the enable is LOW, data on the $D_{i}$ inputs is transferred to the $\mathrm{Q}_{\mathrm{i}}$ outputs on the LOW-to-HIGH clock transition. When the enable is HIGH, the $\mathrm{Q}_{i}$ outputs do not change regardless of the data or clock input transitions. <br> CP Clock Pulse for the register. Enters data on the LOW-toHIGH transition. <br> $\mathbf{o}_{\mathbf{i}}$ The TRUE register outputs. |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INPUTS |  |  | OUTPUTS $\mathrm{o}_{\mathrm{i}}$ |  |  |
| $\overline{\mathrm{E}}$ | $\mathrm{D}_{\mathrm{i}}$ | CP |  |  |  |
| н | $\times$ | $\times$ | NC |  |  |
|  | $\times$ <br> $\times$ | H | NC |  |  |
| $\stackrel{L}{L}$ | ¢ | $\stackrel{\text { L }}{ }$ | NC |  |  |
| L | н | $\uparrow$ | H |  |  |
| $\begin{array}{lr} \text { H }=\text { HIGH } & \text { NC }=\text { No Change } \\ L=\text { LOW } & X=\text { Don't Care } \\ \uparrow=\text { LOW-to-HIGH Transition } & \end{array}$ |  |  |  |  |  |
|  |  |  |  |  |  |  |

SWITCHING CHARACTERISTICS
$\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\right.$ )

| Parameters | Description |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Clock to Output |  |  | 18 | 27 |  | 18 | 27 | ns | $\begin{aligned} C_{L} & =15 \mathrm{pF} \\ R_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
|  |  |  |  | 23 | 35 |  | 23 | 35 |  |  |
| ${ }^{\text {t P W }}$ | Clock Pulse Width | HIGH | 20 |  |  | 20 |  |  | ns |  |
|  |  | LOW | 25 |  |  | 25 |  |  |  |  |
| $t_{s}$ | Data |  | 20 |  |  | 20 |  |  | ns |  |
| $t_{h}$ | Data |  | 10 |  |  | 10 |  |  | ns |  |
| $t_{s}$ | Clock Enable | Active State | 25 |  |  | 25 |  |  | ns |  |
|  |  | Inactive State | 20 |  |  | 20 |  |  |  |  |
| $t_{\text {h }}$ | Clock Enable |  | 5 |  |  | 5 |  |  | ns |  |
| $f_{\text {max }}$ | Maximum Clock Frequency (Note 1) |  | 30 | 40 |  | 30 | 40 |  | ns |  |

Note 1. Per industry convention, $f_{\text {max }}$ is the worst case value of the maximum device operating frequency with no constraints on $t_{r}$, $t_{f}$, pulse width or duty cycle.

## Am25LS ONLY <br> SWITCHING CHARACTERISTICS OVER OPERATING RANGE*

| Parameters | Description |  | $\begin{gathered} V_{C C}=5.0 \mathrm{~V} \pm 5 \% \\ \text { Min. } \quad \text { Max. } \end{gathered}$ |  | $\begin{array}{lr} \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \\ \text { Min. } & \text { Max. } \\ \hline \end{array}$ |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Clock to Output |  |  | 32 |  | 37 | ns | $\begin{aligned} C_{L} & =50 \mathrm{pF} \\ R_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }_{\text {tPHL }}$ |  |  |  | 45 |  | 54 |  |  |
|  | Clock Pulse Width | HIGH | 25 |  | 25 |  | ns |  |
| tPW | Clock Pulse Width | LOW | 25 |  | 30 |  |  |  |
| $\mathrm{t}_{\text {s }}$ | Data |  | 20 |  | 20 |  | ns |  |
| $t^{\text {h }}$ | Data |  | 12 |  | 15 |  | ns |  |
|  | Clock Enable | Active | 27 |  | 30 | , | ns |  |
| $\mathrm{t}_{\text {s }}$ | Clock Enable | Inactive | 22 |  | 25 |  |  |  |
| $t_{h}$ | Clock Enable |  | 5 |  | 5 |  | ns |  |
| $f_{\text {max }}$ | Maximum Clock Fr | ency (Note 1) | 25 |  | 20 |  | MHz |  |

* AC performance over the operating temperature range is guaranteed by testing defined in Group $A$, Subgroup 9.


Note: Actual current flow direction shown.

Metallization and Pad Layout


## APPLICATION



Selective Register Loading of Data on Synchronous Clock.

# Am25LS378•Am25LS379 Am54LS/74LS378•Am54LS/74LS379 

Hex/Quad Register With Register Enable

## DISTINCTIVE CHARACTERISTICS

- Four-bit and six-bit high-speed parallel registers
- Common clock and common register enable
- Positive edge-triggered D flip-flops
- Am25LS devices offer the following improvements over Am54/74LS
- Higher speed
-50 mV lower $\mathrm{V}_{\mathrm{OL}}$ at $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$
- Twice the fan-out over military range
$-440 \mu \mathrm{~A}$ source current at HIGH output
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

These four-bit and six-bit registers are built usiny advanced Low-Power Schottky processing. Each register features a buffered common clock as well as a buffered common register enable. These devices are second source versions of the popular Am25LS07 and Am25LS08.
Both registers will find application in digital systems where the information is associated with a logic gatiny signal. They are ideally suited for a microprogrammed machine where a microprogram control bit provides the register enable signal. When the register enable is LOW, data on the $D$ inputs is stored in the register on the LOW-to-HIGH transition of the clock. When the enable input is HIGH, the register will not change state regardless of the clock or data input transitions.

Am25LS378•Am54LS/74LS378



## Am25LS378•Am25LS379

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:
$C^{\prime} \quad \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \quad(\mathrm{MIN} .=4.75 \mathrm{~V} \quad \mathrm{MAX} .=5.25 \mathrm{~V})$
MIL $\quad T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad V_{C C}=5.0 \mathrm{~V} \pm 10 \% \quad(\mathrm{MIN} .=4.50 \mathrm{~V} \quad \mathrm{MAX} .=5.50 \mathrm{~V})$
DC CHARACTERISTICS OVER OPERATING RANGE


Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. Outputs open; enable grounded; data inputs at 4.5 V , measured after a momentary ground, then 4.5 V applied to the clock input.

## Am25LS • Am54LS/74LS

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

## Am54LS/74LS378 • Am54LS/74LS379

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

| COM'L | $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | $($ MIN. $=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V})$ |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ | $(\mathrm{MIN} .=4.50 \mathrm{~V}$ | MAX. $=5.50 \mathrm{~V})$ |

## DC CHARACTERISTICS OVER OPERATING RANGE

Parameters Description Test Conditions (Note 1)


Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. Outputs open; enable grounded; data inputs at 4.5 V , measured after a momentary ground, then 4.5 V applied to a clock input.

## DEFINITION OF FUNCTIONAL TERMS

$\mathrm{D}_{\mathbf{i}}$ The D flip-flop data inputs.
$\bar{E}$ Enable. When the enable is LOW, data on the $D_{i}$ inputs is transferred to the $\mathrm{Q}_{i}$ outputs on the LOW-to-HIGH clock transition. When the enable is HIGH , the $\mathrm{Q}_{\mathrm{i}}$ outputs do not change regardless of the data or clock input transitions.
CP Clock Pulse for the register. Enters data on the LOW-toHIGH transition.
$\mathbf{Q}_{\mathbf{i}}$ The TRUE register outputs.
$\overline{\mathbf{Q}}_{\mathbf{i}}$ The complement register outputs

## FUNCTION TABLE

| Inputs |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathbf{E}}$ | $\mathbf{D}_{\mathbf{i}}$ | $\mathbf{C P}$ | $\mathbf{Q}_{\mathbf{i}}$ | $\overline{\mathbf{Q}}_{\mathbf{i}}$ |  |
| $H$ | $X$ | $X$ | $N C$ | $N C$ |  |
| $L$ | $X$ | $H$ | $N C$ | $N C$ |  |
| $L$ | $X$ | $L$ | $N C$ | $N C$ |  |
| $L$ | $L$ | $\uparrow$ | $L$ | $H$ |  |
| $L$ | $H$ | $\uparrow$ | $H$ | $L$ |  |


| $\mathrm{H}=\mathrm{HIGH}$ | $\mathrm{NC}=\mathrm{No}$ Change |
| :--- | ---: |
| $\mathrm{L}=$ LOW | $\mathrm{X}=$ Don't Care |
| $\uparrow=$ LOW-to-HIGH |  |
| $\overline{\mathrm{O}}_{\mathrm{i}}$ on LSansition |  |

$\overline{\mathrm{a}}_{\mathrm{i}}$ on LS379 Only

## Am25LS • Am54LS/74LS LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.

## Am25LS/54LS/74LS378/379

## SWITCHING CHARACTERISTICS

## ( $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{C}}=5.0 \mathrm{~V}$ )

## Parameters Description

| Am25LS |  |  | Am54LS/74LS |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Min. | Typ. | Max. | Min. | Typ. | Max. |  |
|  | 13 | 20 |  | 17 | 27 |  |
|  | 13 | 20 |  | 18 | 27 | ns |
| 17 |  |  | 20 |  |  | ns |
| 20 |  |  | 20 |  |  | ns |
| 5.0 |  |  | 5.0 |  |  | ns |
| 25 |  |  | 25 |  |  | ns |
| 5.0 |  |  | 5.0 |  |  | ns |
| 40 | 65 |  | 30 | 40 |  | MHz |

$C_{L}=15 \mathrm{pF}$
$R_{L}=2.0 \mathrm{k} \Omega$

| tPLH | Clock to Output |  | 13 | 20 |  | 17 | 27 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {tPHL}}$ |  |  | 13 | 20 |  | 18 | 27 |  |
| tPW | Clock Pulse Width | 17 |  |  | 20 |  |  | ns |
| $\mathrm{t}_{\mathrm{S}}$ | Data | 20 |  |  | 20 |  |  | ns |
| $t_{h}$ | Data | 5.0 |  |  | 5.0 |  |  | ns |
| $\mathrm{t}_{\text {S }}$ | Clock Enable | 25 |  |  | 25 |  |  | ns |
| $t_{h}$ | Clock Enable | 5.0 |  |  | 5.0 |  |  | ns |
| $f_{\text {max }}$ | Maximum Clock Frequency (Note 1) | 40 | 65 |  | 30 | 40 |  | MHz |

Test Conditions

Note 1. Per industry convention, $\dagger_{\text {max }}$ is the worst case value of the maximum device operating frequency with no constraints on $t_{r}, t_{f}$, pulse width or duty cycle.

## Am25LS ONLY <br> SWITCHING CHARACTERISTICS OVER OPERATING RANGE*

| Parameters | Description | Min. | Max. | Min. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Clock to Output |  | 30 |  | 35 | ns | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }^{\text {tPHL }}$ |  |  | 30 |  | 35 |  |  |
| tpw | Clock Pulse Width | 26 |  | 30 |  | ns |  |
| $\mathrm{t}_{\mathrm{s}}$ | Data | 30 |  | 35 |  | ns |  |
| $t_{\text {h }}$ | Data | 11 |  | 12 |  | ns |  |
| $\mathrm{t}_{\text {s }}$ | Clock Enable | 33 |  | 38 |  | ns |  |
| $t_{\text {h }}$ | Clock Enable | 11 |  | 12 |  | ns |  |
| $\mathrm{f}_{\text {max }}$ | Maximum Clock Frequency (Note 1) | 30 |  | 26 |  | MHz |  |

[^21]
## Metallization and Pad Layout



LS378

DIE SIZE 0.075" $\times 0.084^{\prime \prime}$

LS379


[^22]|  |  |  |  | Am54LS/ | Am54LS/ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Am25LS378 | Am25LS379 | 74LS378 | 74LS379 |
| Package | Temperature | Order | Order | Order | Order |
| Type | Range | Number | Number | Number | Number |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25LS378PC | AM25LS379PC | SN74LSS378N | SN74LS379N |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25LS378DC | AM25LS379DC | SN74LS378J | SN74LS379J |
| Dice | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25LS378XC | AM25LS379XC | SN74LS378X | SN74LS379X |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25LS378DM | AM25LS379DM | SN54LS378J | SN54LS379J |
| Hermetic Flat Pak | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25LS378FM | AM25LS379FM | SN54LS378W | SN54LS379W |
| Dice | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25LS378XM | AM25LS379XM | SN54LS378X | SN54LS379X |

APPLICATION


Selective Register Loading of Data on Synchronous Clock.

# Am25LS381•Am54LS/74LS381 Am25LS2517 

## Arithmetic Logic Unit/Function Generator

## DISTINCTIVE CHARACTERISTICS

- Three arithmetic functions
- Three logic functions
- Preset and clear functions
- Space-saving 20-pin package
- Carry output $\left(C_{n+4}\right)$ and overflow (OVR) outputs on Am25LS2517
- Generate and propagate outputs for full lookahead carry on Am25LS381
- Am25LS devices offer the following improvements over Am54/74LS
- Higher speed
-50 mV lower $\mathrm{V}_{\mathrm{OL}}$ at $\mathrm{IOL}=8 \mathrm{~mA}$
- Twice the fan-out over military range
$-440 \mu \mathrm{~A}$ source current at HIGH output
- $100 \%$ product assurance testing to MIL-STD-883 requirements


## LOGIC DIAGRAM



[^23]
## FUNCTIONAL DESCRIPTION

The Am25LS381 and Am54LS/74LS381 are arithmetic logic units (ALU)/function generators that perform three arithmetic operations and three logic operations on two 4-bit words. The device can also output forced 0000 (clear) or 1111 (preset). These eight operations are selected using three function select inputs $\mathrm{S}_{0}, \mathrm{~S}_{1}$ and $\mathrm{S}_{2}$ as shown in the function table. Full carry look ahead is used over the four-bit field within the device. When devices are cascaded, multi-level full carry lookahead is implemented using a ' 182 carry look ahead generator and the $\bar{G}$ and $\bar{P}$ outputs on the Am25LS381 or Am54LS/ 74LS381. The device is packaged in a space-saving (0.3-inch row spacing) 20 -pin package. If the $\mathrm{C}_{\mathrm{n}}+4$ carry output function is required, the Am25LS2517 should be used.
The Am25LS381 is a high-performance version of the Am54LS/74LS381. Improvements include faster a. c. specifications, higher noise margin and twice the fan-out over the military temperature range.
The Am25LS2517 is an arithmetic logic unit (ALU)/function generator that performs three arithmetic operations and three logic operations on two 4 -bit words. The device can also force output 0000 (clear) or 1111 (preset). These eight operations are selected using three function select inputs $\mathrm{S}_{0}$, $\mathrm{S}_{1}$ and $\mathrm{S}_{2}$ as shown in the function table. Full carry lookahead is used over the four-bit field within the device. When devices are cascaded, the carry output ( $C_{n+4}$ ) is connected to the carry input ( $C_{n}$ ) of the next device. The Am25LS2517 can also detect two's complement overflow. The overflow output (OVR) is defined logically as $C_{n+3} \oplus C_{n+4}$.

LOGIC SYMBOLS


## Am25LS381•Am25LS2517

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

| COM $L$ | $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | MIN. $=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ | MIN. $=4.50 \mathrm{~V}$ | MAX. $=5.50 \mathrm{~V}$ |

DC CHARACTERISTICS OVER OPERATING RANGE
Typ.
Parameters Description Test Conditions (Note 1)

| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O H}=-440 \mu \mathrm{~A} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  | MIL | 2.5 | 3.4 |  | Volts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | COM ${ }^{\prime}$ | 2.7 | 3.4 |  |  |
| $\mathrm{v}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=\text { MIN. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ |  |  |  | 0.4 | Volts |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  |  | 0.45 |  |
|  |  |  | $\overline{\mathrm{G}, \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}}$ |  |  |  | 0.55 |  |
| $V_{1 H}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | MIL |  |  | 0.7 | Volts |
|  |  |  |  | COM'L |  |  | 0.8 |  |
| $v_{1}$ | Input Clamp Voltage | $V_{C C}=$ MIN., $I_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | $-1.5$ | Volts |
| IIL | Input LOW Current | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  | Any S |  |  | -0.36 | mA |
|  |  |  |  | Any A or B |  |  | -1.44 |  |
|  |  |  |  | 'LS381, $\mathrm{C}_{\mathrm{n}}$ |  |  | -1.08 |  |
|  |  |  |  | ${ }^{\prime} \mathrm{LS} 2517, \mathrm{C}_{\mathrm{n}}$ |  |  | -1.44 |  |
| 1/H | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  | Any S |  |  | 20 | $\mu \mathrm{A}$ |
|  |  |  |  | Any A or B |  |  | 80 |  |
|  |  |  |  | 'LS381, $\mathrm{C}_{\mathrm{n}}$ |  |  | 60 |  |
|  |  |  |  | 'LS2517, $\mathrm{C}_{\mathrm{n}}$ |  |  | 80 |  |
| 11 | Input HIGH Current | $V_{C C}=M A X ., V_{\text {IN }}=7.0 \mathrm{~V}$ |  | Any S |  |  | 0.1 | mA |
|  |  |  |  | Any A or B |  |  | 0.4 |  |
|  |  |  |  | 'LS381, $\mathrm{C}_{\mathrm{n}}$ |  |  | 0.3 |  |
|  |  | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  | ${ }^{\prime} \mathrm{LS} 2517, \mathrm{C}_{\mathrm{n}}$ |  |  | 0.4 |  |
| ISC | Output Short Circuit Current (Note 3) | $V_{C C}=$ MAX . |  |  | -15 |  | -85 | mA |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current (Note 4) | $V_{C C}=$ MAX. | MIL | Am25LS381 |  |  | 40 | mA |
|  |  |  |  | Am25LS2517 |  |  | 43 |  |
|  |  |  | COM'L | Am25LS381 |  | 25 | 43 |  |
|  |  |  |  | Am25LS2517 |  | 27 | 47 |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. Test conditions: LS381: $S_{0}=S_{1}=S_{2}=G N D$, all other inputs open.

LS2517: $S_{0}=C_{n}=$ open, all other inputs $=$ GND.

## Am25LS • Am54LS/74LS

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$. |
| DC Input Voltage (Except Am25LS2517, $\mathrm{C}_{\mathrm{n}}$ input $=5.5 \mathrm{~V}$ ) | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

## Am54LS/74LS381

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:
COM'L $\quad T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad V_{C C}=5.0 \mathrm{~V} \pm 5 \% \quad$ MIN. $=4.75 \mathrm{~V} \quad$ MAX. $=5.25 \mathrm{~V}$

MIL $\quad T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad V_{C C}=5.0 \mathrm{~V} \pm 10 \% \quad$ MIN. $=4.50 \mathrm{~V} \quad$ MAX. $=5.50 \mathrm{~V}$

## DC CHARACTERISTICS OVER OPERATING RANGE

Parameters Description Test Conditions (Note 1)
Typ.


Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. Test conditions: $\mathrm{LS} 381: \mathrm{S}_{0}=\mathrm{S}_{1}=\mathrm{S}_{2}=\mathrm{GND}$, all other inputs open.

LS2517: $\mathrm{S}_{0}=\mathrm{C}_{\mathrm{n}}=$ open, all other inputs $=$ GND.
5. Limits chosen by AMD based on SN54S/74S381, T.I. LS data unavailable.

## DEFINITION OF FUNCTIONAL TERMS

$\mathbf{A}_{\mathbf{0}}, \mathbf{A}_{1}, \mathbf{A}_{2}, \mathbf{A}_{3}$ The $A$ data inputs.
$\mathbf{B}_{\mathbf{0}}, \mathbf{B}_{1}, \mathbf{B}_{\mathbf{2}}, \mathbf{B}_{\mathbf{3}}$ The $B$ data inputs.
$\mathbf{S}_{\mathbf{0}}, \mathbf{S}_{\mathbf{1}}, \mathbf{S}_{\mathbf{2}}, \mathbf{S}_{\mathbf{3}}$ The control inputs used to determine the arithmetic or logic function performed.
$F_{0}, F_{1}, F_{2}, F_{3}$ The data outputs of the ALU.
$\mathbf{C}_{\mathbf{n}} \quad$ The carry-in input of the ALU
$\mathbf{C}_{\mathrm{n}+4} \quad$ The carry-look-ahead output of the four-bit input field.
$\overline{\mathbf{G}} \quad$ The carry-generate output for use in multi-
$\overline{\mathbf{P}}$

OVR level look-ahead schemes.
The carry-propagate output for use in multilevel look-ahead schemes.
Overflow. This pin is logically the Exclusive- OR of the carry-in and carry-out of the MSB of the ALU. At the most significant end of the word, this pin indicates that the result of an arithmetic two's complement operation has overflowed into the sign-bit.

## FUNCTION TABLE

| Selection |  |  | Arithmetic/Logic <br> Operation |
| :---: | :---: | :---: | :---: |
| S $_{\mathbf{2}}$ | S $_{\mathbf{1}}$ | $\mathrm{S}_{\mathbf{0}}$ |  |
| L | L | L | Clear |
| L | L | H | B Minus A |
| L | H | L | A Minus B |
| L | H | H | A Plus B |
| H | L | L | A $\oplus$ B |
| H | L | H | A + B |
| H | H | L | AB |
| H | H | H | Preset |

$H=$ High Level, L = Low Level
See Truth Table for full description.

SWITCHING CHARACTERISTICS

| Parameters | Description | Am25LS |  |  | Am54LS/74LS |  |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |  |
| tPLH | $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{F}_{\mathrm{i}}$ |  | 14 | 19 |  |  | 26 | ns | $\begin{aligned} C_{\mathrm{L}} & =15 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| tPHL |  |  | 16 | 23 |  |  | 30 |  |  |
| tPLH | $A_{i}$ or $B_{i}$ to $F_{i}$ |  | 16 | 24 |  |  | 30 | ns |  |
| ${ }_{\text {tPHL }}$ |  |  | 23 | 35 |  |  | 40 |  |  |
| ${ }_{\text {tPLH }}$ | $S_{i}$ to $\mathrm{F}_{\mathrm{i}}$ |  | 20 | 30 |  |  | 35 | ns |  |
| tPHL |  |  | 25 | 37 |  |  | 40 |  |  |
| tPLH | $\begin{aligned} & \mathrm{A}_{i} \text { or } \mathrm{B}_{i} \text { to } \overline{\mathrm{G}} \\ & \text { ('LS381 Only) } \end{aligned}$ |  | 20 | 27 |  |  | 35 | ns |  |
| ${ }_{\text {tPHL }}$ |  |  | 15 | 22 |  |  | 30 |  |  |
| ${ }^{\text {PPLH }}$ | $\begin{aligned} & \mathrm{A}_{i} \text { or } \mathrm{B}_{\mathrm{i}} \text { to } \overline{\mathrm{P}} \\ & \text { ('Ls381 Oniy) } \end{aligned}$ |  | 17 | 24 |  |  | 34 | ns |  |
| ${ }_{\text {tPHL }}$ |  |  | 15 | 23 |  |  | 30 |  |  |
| ${ }_{\text {t PLH }}$ | $\begin{aligned} & \mathrm{S}_{\mathrm{i}} \text { to } \overline{\mathrm{G}} \text { or } \overline{\mathrm{P}} \\ & \text { ('LS381 Only) } \end{aligned}$ |  | 32 | 48 |  |  | 55 | ns |  |
| ${ }_{\text {tPHL }}$ |  |  | 23 | 35 |  |  | 42 |  |  |
| ${ }_{\text {tPLH }}$ | $A_{i}$ or $B_{i}$ to OVR ('LS2517 Only) |  | 23 | 34 |  |  | - | ns |  |
| ${ }^{\text {tPHL }}$ |  |  | 24 | 36 |  |  | - |  |  |
| tPLH | $A_{i}$ or $B_{j}$ to $C_{n+4}$ ('LS2517 Only) |  | 21 | 32 |  |  | - | ns |  |
| ${ }_{\text {tPHL }}$ |  |  | 24 | 36 |  |  | - |  |  |
| ${ }^{\text {tPLH }}$ | $S_{i}$ to $O V R$ or $C_{n+4}$ ('LS2517 Only) |  | 27 | 41 |  |  | - | ns |  |
| ${ }_{\text {tPHL}}$ |  |  | 37 | 55 |  |  | - |  |  |
| tPLH | $\begin{aligned} & C_{n} \text { to } C_{n+4} \\ & \text { ('LS2517 Only) } \end{aligned}$ |  | 14 | 21 |  |  | - | ns |  |
| ${ }^{\text {tPHL }}$ |  |  | 15 | 22 |  |  | - |  |  |
| ${ }^{\text {P PLH }}$ | $\begin{aligned} & C_{n} \text { to OVR } \\ & \text { ('LS2517 Only) } \end{aligned}$ |  | 15 | 22 |  |  | - | ns |  |
| tPHL |  |  | 15 | 22 |  |  | - |  |  |


| Am25LS ONLY SWITCHING CHARACTERISTICS OVER OPERATING RANGE* |  | Am25L | M'L | Am25LS MIL | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \end{gathered}$ |  |  |
| Parameters | Description | Min. | Max. | Min. Max. |  |  |
| tPLH | $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{F}_{\mathrm{i}}$ |  | 27 | 30 | ns | $\begin{aligned} C_{L} & =50 \mathrm{pF} \\ R_{L} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| tPHL |  |  | 35 | 42 |  |  |
| ${ }_{\text {tPLH }}$ | $A_{i}$ or $B_{i}$ to $F_{i}$ |  | 32 | 36 | ns |  |
| ${ }_{\text {tPHL }}$ |  |  | 44 | 50 |  |  |
| tPLH | $\mathrm{S}_{\mathrm{i}}$ to $\mathrm{F}_{\mathrm{i}}$ |  | 38 | 42 | ns |  |
| ${ }^{\text {PPHL}}$ |  |  | 48 | 55 |  |  |
| tPLH | $A_{i}$ or $B_{i}$ to $\bar{G}$ ('LS381 Only) |  | 37 | 40 | ns |  |
| ${ }_{\text {tPHL }}$ |  |  | 31 | 36 |  |  |
| tPLH | $\begin{aligned} & A_{i} \text { or } B_{i} \text { to } \bar{P} \\ & \text { ('Ls381 Only) } \end{aligned}$ |  | 34 | 39 | ns |  |
| tPHL |  |  | 34 | 42 |  |  |
| tPLH | $S_{i}$ to $\bar{G}$ or $\bar{P}$ <br> ('LS381 Only) |  | 57 | 63 | ns |  |
| ${ }^{\text {tPHL }}$ |  |  | 47 | 55 |  |  |
| tPLH | $\mathrm{A}_{\mathrm{i}}$ or $\mathrm{B}_{\mathrm{i}}$ to OVR <br> ('LS2517 Only) |  | 41 | 45 | ns |  |
| tPHL |  |  | 47 | 55 |  |  |
| tPLH | $A_{i}$ or $B_{j}$ to $C_{n+4}$ ('LS2517 Only) |  | 38 | 40 | ns |  |
| tPHL |  |  | 46 | 52 |  |  |
| tPLH | $\mathrm{S}_{\mathrm{i}}$ to OVR or $\mathrm{C}_{\mathrm{n}+4}$ ('LS2517 Only) |  | 52 | 60 | ns |  |
| tPHL |  |  | 66 | 75 |  |  |
| tple | $\begin{aligned} & C_{n} \text { to } C_{n+4} \\ & \text { ('LS2517 Only) } \end{aligned}$ |  | 28 | 32 | ns |  |
| tPHL |  |  | 28 | 30 |  |  |
| ${ }_{\text {tPLH }}$ | $\begin{aligned} & \mathrm{C}_{n} \text { to OVR } \\ & \text { ('LS2517 Only) } \end{aligned}$ |  | 30 | 35 | ns |  |
| ${ }_{\text {tPHL }}$ |  |  | 28 | 30 |  |  |

[^24]
## Am25LS/54LS/74LS381 <br> TEST TABLE

| Path |  | $\mathrm{S}_{0}$ | S1 | $\mathrm{S}_{2}$ | $\mathrm{C}_{\mathrm{n}}$ | Same Bit |  | Other Data Bits |  | Output Waveform |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| In | Out |  |  |  |  | 4.5 V | GND | 4.5 V | GND |  |
| $\mathrm{C}_{\mathrm{n}}$ | Any F | 1 | 0 | 0 | - | - | - | All A's \& B's | - | out-of-phase |
| $C_{n}$ | $\mathrm{F}_{\mathrm{i}}$ | 1 | 0 | 0 | - | $\mathrm{Bi}_{i}$ | Ai | All A's \& B's | - | in-phase |
| $\mathrm{A}_{\mathrm{i}}$ | $\overline{\mathrm{G}}$ | 1 | 1 | 0 | $x$ | $B_{i}$ | - | All B's | All A's | out-of-phase |
| $B_{i}$ | $\overline{\mathrm{G}}$ | 1 | 1 | 0 | X | $\mathrm{A}_{i}$ | - | All B's | All A's | out-of-phase |
| $\mathrm{A}_{\mathrm{i}}$ | $\bar{p}$ | X | X | 1 | X | $\mathrm{B}_{\mathrm{i}}$ | - | All A's \& B's | - | out-of-phase |
| $\mathrm{Bi}_{i}$ | $\overline{\mathrm{P}}$ | 1 | 1 | 0 | X | $\mathrm{A}_{i}$ | - | All B's | All A's | out-of-phase |
| $\mathrm{A}_{\mathrm{i}}$ | $\mathrm{F}_{\mathrm{i}}$ | 0 | 1 | 0 | 0 | - | $\mathrm{B}_{\mathrm{i}}$ | - | A's \& B's | out-of-phase |
| $A_{i}$ | $F_{i}$ | 0 | 1 | 0 | 1 | - | $B_{i}$ | - | A's \& B's | in-phase |
| $B_{i}$ | $\mathrm{F}_{\mathrm{i}}$ | 0 | 1 | 0 | 0 | - | $A_{i}$ | - | A's \& B's | out-of-phase |
| $B_{i}$ | $\mathrm{F}_{\mathrm{i}}$ | 0 | 1 | 0 | 1 | - | $\mathrm{A}_{i}$ | - | A's \& B's | in-phase |
| $\mathrm{A}_{i}$ | $F_{i+1}$ | 0 | 1 | 0 | 1 | $\mathrm{B}_{\mathrm{i}}$ | - | A's \& B's | - | out-of-phase |
| $B_{i}$ | $F_{i+1}$ | 1 | 0 | 0 | 1 | $\mathrm{A}_{\mathrm{i}}$ | - | A's \& B's | - | out-of-phase |
| $\mathrm{S}_{0}$ | $\mathrm{F}_{\mathrm{i}}$ | - | 0 | 0 | 1 | $B_{i}$ | $\mathrm{A}_{\mathrm{i}}$ | All B's | All A's | in-phase |
| $\mathrm{S}_{0}$ | G | - | 1 | 0 | X | - | - | A's \& B's | - | out-of-phase |
| $\mathrm{S}_{0}$ | $\overline{\mathrm{P}}$ | - | 1 | 0 | X | - | - | All B's | All A's | out-of-phase |
| $\mathrm{S}_{1}$ | $\mathrm{F}_{\mathrm{i}}$ | 0 | - | 0 | 1 | $\mathrm{A}_{\mathrm{i}}$ | $B_{i}$ | All A's | All B's | in-phase |
| $\mathrm{S}_{1}$ | $\overline{\mathrm{G}}$ | 1 | - | 0 | $x$ | - | - | A's \& B's | - | out-of-phase |
| $\mathrm{S}_{1}$ | $\bar{p}$ | 1 | - | 0 | X | - | - | All A's | All B's | out-of-phase |
| $\mathrm{S}_{2}$ | $\mathrm{F}_{\mathrm{i}}$ | 0 | 1 | - | 1 | $\mathrm{A}_{i}$ | $B_{i}$ | All A's | All B's | in-phase |
| $\mathrm{S}_{2}$ | $\overline{\mathrm{G}}$ | 1 | 1 | - | X | - | - | A's \& B's | - | in-phase |
| $\mathrm{S}_{2}$ | $\overline{\mathrm{P}}$ | 1 | 1 | - | X | - | - | All A's | All B's | out-of-phase |

$X=$ Don't care

TRUTH TABLE

|  | INPUTS |  |  |  |  |  | OUTPUTS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FUNCTION | $\mathrm{S}_{0}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{2}$ | $C_{n}$ | $A_{n}$ | $B_{n}$ | $F_{0}$ | $\mathrm{F}_{1}$ | $\mathrm{F}_{2}$ | F3 | $\overline{\mathbf{G}}$ | $\overline{\bar{p}}$ |
| CLEAR | 0 | 0 | 0 | X | X | X | 0 | 0 | 0 | 0 | 0 | 0 |
| B MINUS A | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |
|  |  |  |  | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 |
|  |  |  |  | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
|  |  |  |  | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
|  |  |  |  | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
|  |  |  |  | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
|  |  |  |  | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
|  |  |  |  | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| A MINUS B | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |
|  |  |  |  | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
|  |  |  |  | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |
|  |  |  |  | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
|  |  |  |  | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
|  |  |  |  | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |
|  |  |  |  | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
|  |  |  |  | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| A PLUS B | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
|  |  |  |  | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
|  |  |  |  | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |
|  |  |  |  | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 |
|  |  |  |  | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
|  |  |  |  | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |
|  |  |  |  | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
|  |  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
| $A \oplus B$ | 0 | 0 | 1 | X | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  | $x$ | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  |  | X | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |
|  |  |  |  | X | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| $A+B$ | 1 | 0 | 1 | X | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  | $x$ | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  |  | X | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  |  | X | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| $A B$ | 0 | 1 | 1 | $\times$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  | $x$ | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
|  |  |  |  | X | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  | $x$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| PRESET | 1 | 1 | 1 | X | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  |  | x | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  |  | X | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  |  | X | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |

TEST TABLE

| Path |  | $\mathrm{S}_{0}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{2}$ | $\mathrm{C}_{\mathrm{n}}$ | Same Bit |  | Other Data Bits |  | Output Waveform |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| In | Out |  |  |  |  | 4.5 V | GND | 4.5 V | GND |  |
| $\mathrm{C}_{\mathrm{n}}$ | Any F | 1 | 0 | 0 | - | - | - | A's \& B's | None | out-of-phase |
| $\mathrm{C}_{\mathrm{n}}$ | $\mathrm{F}_{\mathrm{i}}$ | 1 | 0 | 0 | - | $\mathrm{B}_{\mathrm{i}}$ | $\mathrm{A}_{\mathrm{i}}$ | A's \& B's | None | in-phase |
| $A_{i}$ | $\mathrm{F}_{\mathrm{i}}$ | 0 | 1 | 0 | 0 | - | $\mathrm{Bi}_{i}$ | None | A's \& B's | out-of-phase |
| $A_{i}$ | $\mathrm{F}_{\mathrm{i}}$ | 0 | 1 | 0 | 1 | - | $\mathrm{B}_{\mathrm{i}}$ | None | A's \& B's | in-phase |
| $A_{i}$ | OVRF | 0 | 1 | 1 | 1 | $\mathrm{Bi}_{i}$ | - | A's \& B's | None | in-phase |
| $A_{i}$ | $\mathrm{C}_{\mathrm{n}+4}$ | 0 | 1 | 1 | 1 | $\mathrm{B}_{\mathrm{i}}$ | - | A's \& B's | None | in-phase |
| $B_{i}$ | $\mathrm{F}_{\mathrm{i}}$ | 0 | 1 | 0 | 0 | - | $\mathrm{A}_{\mathrm{i}}$ | None | A's \& B's | out-of-phase |
| $\mathrm{Bi}_{i}$ | $\mathrm{F}_{\mathrm{i}}$ | 0 | 1 | 0 | 1 | - | $\mathrm{A}_{\mathrm{i}}$ | - | A's \& B's | in-phase |
| $\mathrm{B}_{\mathrm{i}}$ | OVRF | 0 | 1 | 1 | 0 | $A_{i}$ | - | A's \& B's | None | out-of-phase |
| $B_{i}$ | $C_{n+4}$ | 0 | 1 | 1 | 0 | $A_{i}$ | - | A's \& B's | None | out-of-phase |
| $\mathrm{A}_{i}$ | $\mathrm{F}_{\mathrm{i}+1}$ | 0 | 1 | 0 | 1 | $\mathrm{B}_{\mathrm{i}}$ | - | A's \& B's | None | out-of-phase |
| $B_{i}$ | $\mathrm{F}_{\mathrm{i}+1}$ | 1 | 0 | 0 | 1 | $\mathrm{A}_{\mathrm{i}}$ | - | A's \& B's | None | out-of-phase |
| $\mathrm{S}_{0}$ | $\mathrm{F}_{\mathrm{i}}$ | - | 0 | 0 | 1 | $B_{i}$ | $\mathrm{A}_{\mathrm{i}}$ | All B's | All A's | in-phase |
| $\mathrm{S}_{0}$ | OVRF | - | 1 | 1 | 0 | - | - | A's \& B's | None | out-of-phase |
| $\mathrm{S}_{0}$ | $\mathrm{C}_{\mathrm{n}+4}$ | - | 1 | 1 | 0 | - | - | None | A's \& B's | out-of-phase |
| $\mathrm{S}_{1}$ | $\mathrm{F}_{\mathrm{i}}$ | 0 | - | 0 | 1 | $\mathrm{A}_{\mathrm{i}}$ | $\mathrm{Bi}_{i}$ | All A's | All B's | in-phase |
| $\mathrm{S}_{1}$ | OVRF | 0 | - | 1 | X | - | - | None | A's \& B's | in-phase |
| $\mathrm{S}_{1}$ | $\mathrm{C}_{\mathrm{n}+4}$ | 0 | - | 1 | $\times$ | - | - | None | A's \& B's | in-phase |
| $\mathrm{S}_{2}$ | $\mathrm{F}_{\mathrm{i}}$ | 0 | 1 | - | 1 | $A_{i}$ | $B_{i}$ | All A's | All B's | in-phase |
| $\mathrm{S}_{2}$ | OVRF | 0 | 1 | - | 0 | - | - | None | A's \& B's | in-phase |
| $\mathrm{S}_{2}$ | $\mathrm{C}_{\mathrm{n}+4}$ | 0 | 1 | - | 0 | - | - | None | A's \& B's | in-phase |

$X=$ Don't care

|  | INPUTS |  |  |  |  |  | OUTPUTS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FUNCTION | $\mathbf{S}_{0}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{2}$ | $\mathrm{C}_{\mathrm{n}}$ | $\mathrm{A}_{\mathrm{n}}$ | $B_{n}$ | $\mathrm{F}_{0}$ | $\mathrm{F}_{1}$ | $F_{2}$ | $\mathrm{F}_{3}$ | OVR | $c_{n+4}$ |
|  |  |  |  | 0 | x | X | 0 | 0 | 0 | 0 | 1 | 1 |
| CLEAR | 0 | 0 | 0 | 1 | x | $\times$ | 0 | 0 | 0 | 0 | 1 | 1. |
| B MINUS A | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
|  |  |  |  | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 |
|  |  |  |  | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
|  |  |  |  | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
|  |  |  |  | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
|  |  |  |  | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| A Minus b | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
|  |  |  |  | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |
|  |  |  |  | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
|  |  |  |  | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
|  |  |  |  | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 |
|  |  |  |  | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| A PLUS 8 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
|  |  |  |  | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
|  |  |  |  | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 |
|  |  |  |  | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
|  |  |  |  | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
|  |  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| $A \oplus B$ | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
|  |  |  |  | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
|  |  |  |  | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
|  |  |  |  | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
|  |  |  |  | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  |  | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| A + B | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
|  |  |  |  | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
|  |  |  |  | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
|  |  |  |  | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
|  |  |  |  | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
|  |  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| AB | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
|  |  |  |  | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
|  |  |  |  | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
|  |  |  |  | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
|  |  |  |  | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
|  |  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| PRESET | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |  |  |
|  |  |  |  | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
|  |  |  |  | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
|  |  |  |  | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
|  |  |  |  | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
|  |  |  |  | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
|  |  |  |  | 1 | 1 | 0 | , 1 | 1 | 1 | 1 | 0 | 0 |
|  |  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |



## USER NOTES

1. Throughout this data sheet, the active HIGH input and output terminology has been used.
2. Arithmetic operations are performed on a word basis.
3. Logic operations are performed on a bit basis.
4. Arithmetic in 1 's complement notation requires an end around carry.
5. Subtraction in 2's complement notation requires a carry in ( $\mathrm{C}_{\mathrm{n}}=$ HIGH) for the active HIGH case.


The Am25LS2517 in a 16 -Bit Ripple Carry ALU Connection.


TYPICAL SPEED CALCULATIONS

|  | Output |  |
| :--- | :---: | :---: |
| Path | $F$ | $\mathbf{C}_{\boldsymbol{n}+4,}$ OVR |
| $A_{i}$ or $B_{i}$ to $\bar{G}$ or $\bar{P}$ | $20 \mathrm{~ns}^{*}$ | $20 \mathrm{~ns}{ }^{*}$ |
| $\bar{G}_{i}$ or $\bar{P}_{i}$ to $C_{i+j}$ | 8 ns | 8 ns |
| (Am 2902) |  | - |
| $C_{n}$ to $F$ | 16 ns | - |
| $C_{n}$ to $C_{n+4,}$ OVR | - | 15 ns |
| 16 -Bit Speed | 44 ns |  |
| 43 ns |  |  |

* Note that $S_{i}$ to $G$ or $P$ may be longer path.

The Am25LS2517 and Am25LS381 in a 16-Bit Carry Lookahead ALU Connection.

# UNDERSTANDING THE Am25LS2517 AND THE Am25LS381 <br> By John R. Mick 

## INTRODUCTION

The heart of most digital arighmetic processors is the arithmetic logic unit (ALU). The ALU can be thought of as a digital subsystem that performs various arithmetic and logic operations on two digital input variables. The Am25LS2517 and the Am25LS381 are Schottky TTL arithmetic logic units/ function generators that perform eight arithmetic/logic operations on two four-bit input variables. In most ALU's, speed is generally a key ingredient. Therefore, as much parallelism in the operation of the arithmetic logic unit as possible is desired.
The Am25LS381 ALU is designed to operate with a ' 182 carry lookahead generator to perform multi-level full carry lookahead over any number of bits. Therefore, the Am25LS381 has both the carry generate and carry propagate outputs required by the '182 carry lookahead generator. The Am25LS2517, on the other hand, does not have the carry generate and carry propagate functions, but rather has the carry output ( $C_{n+4}$ ) and a two's complement overflow detection signal (OVR) available at the output. The net result is that a very high-speed 16 -bit arithmetic logic unit/function generator can be designed and assembled using three Am25LS381's, one Am25LS2517, and one Am2902 (the Am2902 is a high-speed version of the '182 carry lookahead generator).

## UNDERSTANDING THE FULL ADDER

The results of an arithmetic operation in any position in a word depends not only on the two-input operand bits at that position, but also on all the lesser significant operand bits of the two input variables. The final result for any bit, therefore, is not available until the carries of all the previous bits have rippled through the logic array starting from the least significant bit and propagating through to the most significant bit. A full adder is a device that accepts two individual operand bits at the same binary weight, and also accepts a carry input bit from the next lesser significant weight full adder. The full adder then produces the sum bit for this bit position and also produces a carry bit to be used in the next more significant weight full adder carry input. The truth table for a full adder is
shown in Figure 1. From this truth table, the equations for the full adder:

$$
\begin{aligned}
& S=A \oplus B \oplus C \\
& C_{0}=A B+B C+A C,
\end{aligned}
$$

where $A$ and $B$ are the input operands to the full adder and $C$ is the carry input into the adder.
The sum output, $S$, represents the sum of the $A$ and $B$ operand inputs and the carry input. The carry output, $\mathrm{C}_{0}$, represents the carry out of this cell and can be used in the next more significant cell of the adder. Full adder cells can be cascaded as depicted in Figure 2 to form a four-bit ripple carry parallel adder.

| Inputs |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: |
| A | B | C | S | $\mathbf{C}_{0}$ |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

Figure 1. Full Adder Truth Table.
Note that once we have cascaded devices as shown in Figure 2, we may wish to discuss the equations for the i-th bit of the adder. In so doing, we might describe the equations of the full adder as follows:

$$
\begin{aligned}
& S_{i}=A_{i} \oplus B_{i} \oplus C_{i} \\
& C_{i+1}=A_{i} B_{i}+B_{i} C_{i}+A_{i} C_{i}
\end{aligned}
$$

where the $A_{i}$ and $B_{i}$ are the input operands at the $i$-th bit, and the $\mathrm{C}_{\mathrm{i}}$ is the carry input to the i -th bit. (Note that the equations for this adder are iterative in nature and each depends on the result of the previous lesser significant bits of the adder array.)


Figure 2. Cascaded Full Adder Cells Connected as a Four-Bit Ripple-Carry Full Adder.

The connection scheme shown in Figure 2 requires a ripple propagation time through each full adder cell. If a 16 -bit adder is to be assembled, the carry will have to propagate through all 16 full adder cells. What is desired is some technique for anticipating the carry such that we will not have to wait for a ripple carry to progagate through the entire network. By using some additional logic, such an adder array can be constructed. This type of adder is usually called a carry lookahead adder.

## A FOUR-BIT CARRY LOOKAHEAD ADDER

Looking back to the equations developed for i-th bit of an adder, let us now rewrite the carry equation in a slightly different form. When we factor the $\mathrm{C}_{\mathrm{i}}$ in this equation, the new equation becomes:

$$
C_{i+1}=A_{i} B_{i}+C_{i}\left(A_{i}+B_{i}\right)
$$

From the above equation, let us now define two additional equations. These are:

$$
\begin{aligned}
& G_{i}=A_{i} B_{i} \\
& P_{i}=A_{i}+B_{i}
\end{aligned}
$$

With these two new auxiliary equations, we can now rewrite the carry equation for the $i$-th bit as follows:

$$
\mathrm{C}_{i+1}=\mathrm{G}_{\mathrm{i}}+\mathrm{P}_{\mathrm{i}} \mathrm{C}_{\mathrm{i}}
$$

Note that we have now developed two terms: the $P_{i}$ term is known as carry propagate and the $G_{i}$ term is known as carry generate. An anticipated carry can be generated at any stage of the adder by implementing the above equations and using the auxiliary functions $P_{i}$ and $G_{i}$ as required.
It is interesting to note that the sum equation can also be written in terms of these two auxiliary equations, $\mathrm{P}_{\mathrm{i}}$ and $\mathrm{G}_{\mathrm{i}}$. For this case, the equation is:

$$
S_{i}=\left(A_{i}+B_{i}\right)\left(A_{i} B_{i}\right) \oplus C_{i}
$$

The auxiliary function $G_{i}$ is called carry generate, because if it is true, then a carry is immediately produced for the next adder stage. The function $P_{i}$ is called carry propagate because it implies there will be a carry into the next stage of the adder if there is a carry into this stage of the adder. That is, $\mathrm{G}_{\mathrm{i}}$ causes a carry signal at the $i$-th stage of the adder to be generated and presented to the next stage of the adder while $P_{i}$ causes an existing carry at the input to the $i$-th stage of the adder to propagate to the next stage of the adder.
Let us now write all of the sum and carry equations required for a full four-bit lookahead carry adder.

$$
\begin{aligned}
& S_{0}=A_{0} \oplus B_{0} \oplus C_{0} \\
& S_{1}=A_{1} \oplus B_{1} \oplus\left[G_{0}+P_{0} C_{0}\right] \\
& S_{2}=A_{2} \oplus B_{2} \oplus\left[G_{1}+P_{1} G_{0}+P_{1} P_{0} C_{0}\right] \\
& S_{3}=A_{3} \oplus B_{2} \oplus\left[G_{2}+P_{2} G_{1}+P_{2} P_{1} G_{0}+P_{2} P_{1} P_{0} C_{0}\right] \\
& C_{i+4}=G_{3}+P_{3} G_{2}+P_{3} P_{2} G_{1}+P_{3} P_{2} P_{1} G_{0}+P_{3} P_{2} P_{1} P_{0} C_{0}
\end{aligned}
$$

An important point to note is that all of the sum equations and the final carry output equation, $\mathrm{C}_{\mathrm{i}+4}$, can be written in terms of the $A_{i}, B_{i}$, and $C_{0}$ inputs to the four-bit adder. The configuration as described above is shown in Figure 3. This figure is divided into two parts - the upper blocks show the auxiliary function generator circuitry required to implement the $\mathrm{P}_{\mathrm{i}}$ and $\mathrm{G}_{\mathrm{i}}$ equations while the lower block implements the logic required to generate the sum output at each bit position.
A serious drawback to the lookahead carry adder is that as the word length is increased, the carry functions become more and more complex, eventually becoming impractical due to the large number of interconnections and heavy loading of the $\mathrm{G}_{i}$ and $P_{i}$ functions. The auxiliary function concept can be extended, however, by dividing the word length into fairly small increments and defining blocks of auxiliary functions $G$ and $P$.


3

## Figure 3. Full Four-Bit Carry-Lookahead Adder.

It is possible for a given block, to define a function $G$ as the carry out generated with the block; and P can be defined as the carry propagate over the block. If the block size is set at four bits, then the functions for $G$ and $P$ for this block can be defined as follows:

$$
\begin{aligned}
& G=G_{3}+P_{3} G_{2}+P_{3} P_{2} G_{1}+P_{3} P_{2} P_{1} G_{0} \\
& P=P_{3} P_{2} P_{1} P_{0}
\end{aligned}
$$

It is important to note that neither of these terms involves a carry-in ( $\mathrm{C}_{0}$ ) to the block, so no matter how many blocks are tied in an adder, all the blocks have stable $G$ and $P$ functions available in a minimum number of gate delays.
The $G$ and $P$ functions can be gated to produce a carry-in to each four-bit block, as a function of the lesser significant blocks. The carry-in to a block in is therefore:

$$
\begin{aligned}
C_{n}= & G_{n-1}+P_{n-1} G_{n-2}+P_{n-1} P_{n-2} G_{n-3}+\ldots \\
& +P_{n-1} P_{n-2} P_{n-3} \ldots P_{2} P_{1} P_{0} C_{0}
\end{aligned}
$$

Finally, the carry-in to each of the bits in a four-bit block must include a term for the actual least significant carry-in; note, therefore, that the equations for the four-bit full adder presented above include a term for carry-in at each bit position. Figure 4 shows the logic diagram for the Am25LS381 arithmetic logic unit/function generator while Figure 5 shows the logic diagram for the Am25LS2517 arithmetic logic unit/ function generator. Note the generate and propagate outputs


Figure 4. Logic Diagram of The Am25LS381.


Figure 5. Logic Diagram of the Am25LS2517.
on the Am25LS381, and the carry output and overflow output on the Am25LS2517. Figure 6 gives the function table for both the Am25LS2517 and Am25LS381. Figure 7 shows the technique for cascading three Am25LS381's, one Am25LS2517, and one Am2902 in a full 16 -bit high-speed carry lookahead connection. Figure 8 shows a connection scheme using only four Am25LS2517's in a 16 -bit arithmetic logic unit connection where the carries are rippled between the devices. Each Am25LS2517 does use internal carry lookahead over the four-bit block.
In summary, the ripple carry method can be used in conjunction with the lookahead technique in several ways.

1. Lookahead carry over sections of the adder and ripple carry between these sections of the adder can be used. This method is often the most efficient in terms of hardware for

| Selection |  |  | Arithmetic/Logic <br> Operation |
| :--- | :---: | :---: | :---: |
| S $_{\mathbf{2}}$ | S $_{\mathbf{1}}$ | S $_{\mathbf{0}}$ |  |
| L | L | L | Clear |
| L | L | H | B Minus A |
| L | H | L | A Minus B |
| L | H | H | A Plus B |
| H | L | L | A $\oplus$ B |
| H | L | H | A B |
| H | H | L | AB |
| H | H | H | Preset |

$H=$ High Level, L = Low Level
Figure 6. Function Table for the Am25LS2517 and Am25LS381.


Figure 7. Full Lookahead Carry 16-Bit Adder.


Figure 8. Connection of 16-Bit ALU Using Ripple Carry.
a given speed requirement. It does not require the use of a lookahead carry generator such as the Am2902.
2. Lookahead carry across 16 -bit blocks with a ripple carry between 16 -bit blocks can be used. This technique is usually called two-level carry lookahead addition. This technique results in very high-speed arithmetic function generation and makes a reasonable tradeoff between the speed and hardware for word lengths greater than 16 bits.
3. Full lookahead carry across all levels and all block sizes can be used. This is the highest speed arithmetic logic unit connection scheme. For word sizes up to 64 bits, it is referred to as three-level lookahead carry addition. Such a 64 -bit ALU requires the use of five Am2902 carry lookahead generator units in addition to the 15 Am25LS381 devices and one Am25LS2517 as shown in Figure 9.

## OVERFLOW

When two's complement numbers are added or subtracted, the result must lie within the range of the numbers that can be handled by the operand word length. Numbers are normally represented either as fractions with a binary point between the sign bit and the rest of the word, or as integers where the binary
point is after the least significant bit. The actual choice for the location of the binary point is really up to the design engineer, as the hardware configuration required for either technique is identical. It is also possible to use number notations that include both integer and fractional representations in the same numbering scheme. Overflow is defined as the situation where the result of an arithmetic operation lies outside of the number range that can be represented by the number of bits in the word. For example, if two eight-bit numbers are added and the result does not lie within the number range that can be represented by an eight-bit word, we say that an overflow has occured. This can happen at either the positive end of the number range or at the negative end of the number range. The logic function that indicates that the result of an operation is outside of the representable number range is:

$$
O V R=C_{S} \oplus C_{S+1}
$$

where $\mathrm{C}_{\mathrm{s}}$ is the carry-in to the sign bit and $\mathrm{C}_{\mathrm{s}+1}$ is the carry-out of the sign bit.

Thus, for a four-bit ALU with the sign bit in the most significant bit position, the overflow can be defined as the $\mathrm{C}_{\mathrm{n}}+4$ term exclusive OR'ed with the $\mathrm{C}_{\mathrm{n}}+3$ term.


Figure 9. 64-Bit ALU with Full Carry Lookahead Using 5 Am2902's, 15 Am25LS381's and 1 Am25LS2517.

## SPEED OR DELAY

Usually, the most important parameter in the design of any arithmetic logic unit is speed. How fast can two numbers be added? Is ripple carry sufficient or should carry lookahead over the entire adder array be used? In order to answer these questions, the design engineer must first evaluate the speed of the ALU required in his system. Then he can evaluate the various alternatives based on the number of bits in the word being used in the design.

The calculation of the speed (add or subtract time) of a 16 -bit adder is straightforward and will be discussed in detail. It should be mentioned that the speed of the adder while in the logic mode is simply the propagation delay from the $A_{i}$ or $\mathrm{B}_{\mathrm{i}}$ inputs to the $\mathrm{F}_{\mathrm{i}}$ outputs ( 35 ns maximum at $25^{\circ} \mathrm{C}$ and 5 V for the Am25LS2517).

## LOOKAHEAD CARRY

The typical method for building 16 -bit ALU's is to employ a carry lookahead generator such as the Am2902. Such a 16 -bit design would incorporate three Am25LS381's, one Am25LS 2517, and one Am2902. For the 16 -bit full carry lookahead adder in the add or subtract mode as shown in Figure 7, the maximum propagation delay for data-in to data-out is calculated as follows:

DATA PATH DELAY
16-BIT LOOKAHEAD ADDER/SUBTRACTOR ( +5 V and $25^{\circ} \mathrm{C}$ Maximum Delays)

| Path | Output |  |  | Units |
| :--- | :---: | :---: | :---: | :---: |
|  | $F_{i}$ | $C_{n+4}$ | OVR |  |
| $A_{i}$ or $B_{i}$ to $\bar{G}$ or $\bar{P}$ | 27 | 27 | 27 | $n s$ |
| $G_{i}$ or $P_{i}$ to $C_{i+j}$ (Am2902) | 10 | 10 | 10 | $n s$ |
| $C_{n}$ to $F_{i}$ | 23 | - | - | $n s$ |
| $C_{n}$ to $C_{n+4}$ or OVR | - | 22 | 22 | $n s$ |
| TOTAL |  |  |  |  |
| $\quad 16$-bit delay | 60 | 59 | 59 | $n s$ |

The data path for this computation begins at the least significant 4 -bit device, propagates through the Am2902, and then ends at the most significant 4 -bit device. Actually, the delay to the outputs of the most significant device (MSD), then second MSD, or third MSD is identical.

Thus, the above speed is identical if a 12 -bit ALU is fabricated. This results because the same types of combinatorial propagation delays are involved.
We should also investigate the delay of this adder with regard to the select inputs as shown in Figure 7. Again, we may calculate the 16 -bit full carry lookahead add/subtract delay as follows:

## 16-BIT LOOKAHEAD ADDER DELAY FOR SELECT INPUTS <br> ( +5 V and $25^{\circ} \mathrm{C}$ Maximum Delays)

| Path | Output |  |  | Units |
| :--- | :---: | :---: | :---: | :---: |
|  | $\mathrm{F}_{\mathbf{i}}$ | $\mathbf{C}_{\boldsymbol{n}+4}$ | OVR |  |
| $\mathrm{S}_{\mathrm{i}}$ to $\bar{G}$ or $\overline{\mathrm{P}}$ | 48 | 48 | 48 | ns |
| $\mathrm{G}_{\mathrm{i}}$ or $\mathrm{P}_{\mathrm{i}}$ to $\mathrm{C}_{\mathrm{i}+\mathrm{j}}$ (Am2902) | 10 | 10 | 10 | ns |
| $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{F}_{\mathrm{i}}$ | 23 | - | - | ns |
| $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{C}_{\mathrm{n}+4}$ or OVR | - | 22 | 22 | ns |
| TOTAL |  |  |  |  |
| $\quad 16$-bit delay | 81 | 80 | 80 | ns |

Let us examine the speed of a 64 -bit arithmetic logic unit fabricated as shown in Figure 9. The worst case path for this design is as follows:

## DATA PATH DELAY

64-BIT LOOKAHEAD ADDER/SUBTRACTOR ( +5 V and $25^{\circ} \mathrm{C}$ Maximum Delays)

| Path | Output |  |  | Units |
| :--- | :---: | :---: | :---: | :---: |
|  | $F_{i}$ | $C_{n+4}$ | OVR |  |
| $A_{i}$ or $B_{i}$ to $\bar{G}$ or $\bar{P}$ | 27 | 27 | 27 | ns |
| $\mathrm{G}_{\mathrm{i}}$ or $\mathrm{P}_{\mathrm{i}}$ to $\mathrm{G}_{\mathrm{i}}$ or $\mathrm{P}_{\mathrm{i}}$ (Am2902) | 14 | 14 | 14 | ns |
| $\mathrm{G}_{\mathrm{i}}$ or $\mathrm{P}_{\mathrm{i}}$ to $\mathrm{C}_{\mathrm{i}+\mathrm{j}}(A m 2902$ ) | 10 | 10 | 10 | ns |
| $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{C}_{\mathrm{i}+\mathrm{j}}$ (Am2902) | 14 | 14 | 14 | ns |
| $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{F}_{\mathrm{i}}$ | 23 | - | - | ns |
| $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{C}_{\mathrm{n}+4}$ or OVR | - | 22 | 22 | ns |
| TOTAL |  |  |  |  |
| 16 -bit delay | 88 | 87 | 87 | ns |

The above example demonstrates the speed improvement when using carry lookahead over the entire array. When this 64 -bit example is compared with the previous 16 -bit example, it will be found that the only difference is the addition of two Am2902 delays.

## RIPPLE CARRY

The slowest speed ALU design employs the ripple carry technique. When four-bit devices such as the Am25LS2517 are employed in such an ALU, the speed is usually computed using the combinatorial delay terms in the following manner.

1. Select the longest combinatorial delay in the least significant device from any input to the carry output, $\mathrm{C}_{\mathrm{n}}+4$. This is usually from the $A$ or $B$ inputs to the carry output.
2. Add the carry input to carry output propagation delay as many times as required to represent each of the intermediate four-bit ALU's.
3. Finally, take the propagation delay from the carry input to the ALU adder outputs.

When the above rules are followed, the total worst case propagation delay over the entire ALU bit width is derived.
If we consider the ripple carry adder/subtractor configuration as shown in Figure 8, the propagation delay for the data input to data output path is computed as follows:

## DATA PATH DELAY

## 16-BIT RIPPLE CARRY ADDER/SUBTRACTOR ( +5 V and $+25^{\circ} \mathrm{C}$ Maximum Delays)

| Path | Output |  |  | Units |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{F}_{\mathbf{i}}$ | $\mathrm{C}_{\mathrm{n}+4}$ | OVR |  |
| $A_{i}$ or $B_{i}$ to $C_{n+4}$ | 36 | 36 | 36 | ns |
| $C_{n}$ to $C_{n+4}$ | 22 | 22 | 22 | ns |
| $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{C}_{\mathrm{n}+4}$ | 22 | 22 | 22 | ns |
| $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{F}_{\mathrm{i}}$ | 23 | - | - | ns |
| $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{C}_{\mathrm{n}+4}$ or OVR | - | 22 | 22 | ns |
| TOTAL |  |  |  |  |
| 16-bit delay | 103 | 102 | 102 | ns |

In this connection, the maximum delay begins at the least significant device and propagates through the most significant device via the ripple carry path.
The select to output delay is computed in a similar manner using $S_{i}$ to $C_{n+4}$ as the first term and is found to be:
$\mathrm{S}_{\mathrm{i}}$ to $\mathrm{F}_{\mathrm{i}}=122 \mathrm{~ns} ; \mathrm{S}_{\mathrm{i}}$ to $\mathrm{C}_{\mathrm{n}}+4=12 \mathrm{~ns} ; \mathrm{S}_{\mathrm{i}}$ to $\mathrm{OVR}=121 \mathrm{~ns}$

The ripple carry computational examples show the speed of a 16 -bit ALU function/generator built using four Am25LS 2517's.

## COMPARING THE '2517/'381 WITH THE '181

To compare the performance of the Am25LS2517 and LS381, we should evaluate the various '181 ALU's connected in a 16 -bit configuration with the Am2902 carry lookahead generator used in all configurations as shown in Figure 7. The comparison for the $A_{i}$ or $B_{i}$ to $F_{i}$ add/subtract time is as follows:

COMPARISON OF 16-BIT ADDER/SUBTRACTOR DATA DELAY USING 4 ALU's AND 1 Am2902

| ALU Device | Maximum Add/Subtract Delay +5 V and $25^{\circ} \mathrm{C}$ | $\begin{gathered} \text { Maximum } \\ \text { Power* }^{*} \\ \mathrm{~V}_{\mathrm{CC}}=+5.25 \mathrm{~V} \end{gathered}$ |
| :---: | :---: | :---: |
| Am74S181 | 37 ns | 914 mA |
| Am 74181 | 64 ns | 694 mA |
| Am74LS181 | 69 ns | 242 mA |
| Am25LS181 | 55 ns | $242 \mathrm{~mA}{ }^{\text {a }}$ |
| Am25LS381/Am25LS2517 | 60ns | 266 mA |

*Note: Of this power, 94 mA is the Am2902

Even more important is the comparison of "System Speed" normally associated with the ALU function. If we assume the system configuration as shown in Figure 10, then a reasonable comparison of speed for $A_{i}$ or $B_{j}$ to OVERFLOW can be made as follows:

SPEED AND POWER
FOR ALU SYSTEMS OF FIGURE 10

| Path | $\begin{aligned} & \text { All } \\ & \text { "'S" } \end{aligned}$ | $\begin{gathered} \text { All } \\ 25 \text { LS } \end{gathered}$ | $\begin{gathered} \text { All } \\ 74 \mathrm{LS} \end{gathered}$ | All Gold Doped | 'LS381 | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & A_{i} \text { or } B_{i} \text { to } \bar{G} \\ & \text { or } \bar{P} \end{aligned}$ | 15 | 26 | 33 | 25 | 27 | ns |
| $\begin{aligned} & \bar{G} \text { or } \bar{P} \text { to } C_{i+j} \\ & (A m 2902) \end{aligned}$ | 10 | 10 | 10 | 10 | 10 | ns |
| $\mathrm{C}_{\mathrm{n}}$ to OVR | - | - | - | - | 22 | ns |
| $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{F}_{3}$ | 12 | 19 | 26 | 19 | - | ns |
| Inverter | 5 | 20* | 20 | 22 | - | ns |
| MUX to OVR ('151) | 12 | 24 | 32 | 27 | - | ns |
| TOTAL | 54 | 99 | 121 | 103 | 59 | ns |
| POWER | 993 | 253 | 253 | 748 | 266 | mA |

*no 25LS


Figure 10. The Normal ALU System.

## SUMMARY

The Am25LS381 and Am25LS2517 offer superior performance utilizing the space saving 20 -pin package. The data add/ subtract time compares very favorably with the 74181 and 74 S 181 with a considerable reduction ( $1 / 3$ to $1 / 4$ ) in dissi-
pated power. The Am25LS381 and Am25LS2517 combination provide the OVR function not currently available or easily to implement on any ' 181 configuration. The 20 -pin package configuration offers at least a $2: 1$ saving in PC board area compared to the '181 24-pin package approach.

## Am25LS384•Am54LS/74LS384

8-Bit Serial/Parallel Two's Complement Multiplier

## The 'LS384 is Texas Instruments' planned second source to Advanced Micro Devices' Am25LS14. See Am25LS14 data sheet for full information.

## FUNCTIONAL DESCRIPTION

The Am25LS14 is an 8 -bit by 1 -bit sequential logic element that performs digital multiplication of two numbers represented in two's complement form to produce a two's complement product without correction by using Booth's algorithm internally. The device accepts an 8 -bit multiplicand ( X input) and stores this data in eight internal latches. The X latches are controlled via the clear input. When the clear input is LOW, all internal flip-flops are cleared and the $X$ latches are opened to accept new multiplicand data. When the clear input is HIGH, the latches are closed and are insensitive to $X$ input changes.
The multiplier word data is passed by the Y input in a serial bit stream - least significant bit first. The product is clocked out the S output least significant bit first.

The multiplication of an m-bit multiplicand by an $n$-bit multiplier results in an $m+n$ bit product. The Am25LS14 must be clocked for $m+n$ clock cycles to produce this two's complement product. Likewise, the $n$-bit multiplier ( Y -input) sign bit data must be extended for the remaining m -bits to complete the multiplication cycle.
The device also contains a $K$ input so that devices can be cascaded for longer length X words. The sum (S) output of one device is connected to the K input of the succeeding device when cascading. Likewise, a mode input ( $M$ ) is used to indicate which device contains the most significant bit. The mode input is wired HIGH or LOW depending on the position of the 8 -bit slice in the total X word length.

## LOGIC DIAGRAM



CONNECTION DIAGRAM
Top View


Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL


$V_{C C}=P$ in 16
GND $=\operatorname{Pin} 8$

# Am25LS385 • Am54LS/74LS385 

Quad Serial Adder/Subtractor

## 'LS385 is Texas Instruments' planned second source to Advanced Micro Devices' Am25LS15.

See Am25LS15 data sheet for full information.

## FUNCTIONAL DESCRIPTION

The Am25LS15 is a serial two's complement adder/subtractor designed for use in association with the Am25LS14 serial/ parallel two's complement multiplier. This device can also be used for magnitude only or one's complement addition or subtraction.
Four independent adder/subtractors are provided with common clock and clear inputs. The add function is A plus B and the subtract function is A minus B . The clear function sets the internal carry function to logic zero in the add mode and to logic one in subtract mode. This least significant carry is self propagating in the subtract mode as long as zeroes are applied to the A and B inputs at the LSB's. All internal flip-flops change state on the LOW-to-HIGH clock transition.
The Am25LS15 is particularly useful for recursive or nonrecursive digital filtering or butterfly networks in Fast Fourier Transforms.
(One of Four Similar Functions)
TO 3 OTHER ADDER/SUBTRACTORS _- $F_{1}$ SUM

TO 3 OTHER TO 3 OTHER
ADDER/SUBTRACTORS


CONNECTION DIAGRAM
Top View


Note: Pin 1 is marked for orientation.

## Am25LS388•Am54LS/74LS388 <br> Quad D Register with Standard and Three-State Outputs

## The 'LS388 is Texas Instruments' planned second source to Advanced Micro Devices Am25LS2518. <br> See Am25LS2518 data sheet for full information.

## FUNCTIONAL DESCRIPTION

The Am25LS2518 consists of four D-type flip-flops with a buffered common clock. Information meeting the set-up and hold requirements on the $D$ inputs is transferred to the Q outputs on the LOW-to-HIGH transition of the clock.
The same data as on the Q outputs is enabled at the threestate $Y$ outputs when the "output control" ( $\overline{\mathrm{OE}}$ ) input is LOW. When the $\overline{\mathrm{OE}}$ input is HIGH, the Y outputs are in the high-impedance state.

The Am25LS2518 is a 4-bit, high-speed register intended for use in real-time signal processing systems where the standard outputs are used in a recursive algorithm and the three-state outputs provide access to a data bus to dump the results after a number of iterations.

The device can also be used as an address register or status register in computers or computer peripherals.
Likewise, the Am25LS2518 is also useful in certain display applications where the standard outputs can be decoded to drive LED's (or equivalent) and the three-state outputs are bus organized for occasional interrogation of the data as displayed.


## Am25LS399•Am54LS/74LS399

## Quad Two-Input Register

## DISTINCTIVE CHARACTERISTICS

- Four-bit register accepts data from one of two 4-bit input fields
- Positive, edge-triggered clock
- Am25LS devices offer the following improvements over Am54/74LS
- Higher speed
-50 mV lower $\mathrm{V}_{\mathrm{OL}}$ at $\mathrm{IOL}=8 \mathrm{~mA}$
- Twice the fan-out over military range
$-440 \mu \mathrm{~A}$ source current at HIGH output
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am25LS399 and Am54LS/74LS399 are dual input port, four-bit registers built using advanced Low-Power Schottky processing. The registers consist of four D-type flip-flops with a buffered common clock. Each flip-flop has a two-input multiplexer at its data input such that it can be loaded with incoming data from one of two sources. A buffered common select line, S , controls the four 2 -input multiplexers.
Data on the four inputs selected by the $S$ line is stored in the four flip-flops on the LOW-to-HIGH transition of the clock. When the $S$ input is LOW, the $D_{i A}$ input data will be stored in the register. When the $S$ input is HIGH, the $D_{i B}$ input data will be stored in the register.

The Am54LS/74LS399 is a standard performance version of the Am25LS399. See appropriate electrical characteristic tables for detailed Am25LS improvements.



Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL

Top View
CONNECTION DIAGRAM
$V_{C C}=\operatorname{Pin} 16$
$G N D=\operatorname{Pin} 8$

## Am25LS/54LS/74LS399

## Am25LS399

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

| COM | $\top_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | MIN. $=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{V}_{C C}=5.0 \mathrm{~V} \pm 10 \%$ | MIN. $=4.50 \mathrm{~V}$ | MAX. $=5.50 \mathrm{~V}$ |

## DC CHARACTERISTICS OVER OPERATING RANGE

| Parameter | Description | ING RANGE <br> Test Conditions |  | Min. | Typ. (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{IOH}_{\mathrm{O}}=-440 \mu \mathrm{~A} \\ & \mathrm{~V}_{I N}=\mathrm{V}_{I H} \text { or } \mathrm{V}_{I L} \end{aligned}$ | MIL | 2.5 | 3.4 |  | Volts |
|  |  |  | COM'L | 2.7 | 3.4 |  |  |
| $\mathrm{v}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}^{\mathrm{OL}}=4.0 \mathrm{~mA}$ |  |  | 0.4 | Volts |
|  |  |  | $1 \mathrm{OL}=8.0 \mathrm{~mA}$ |  |  | 0.45 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs | MIL |  |  | 0.7 | Volts |
|  |  |  | COM'L |  |  | 0.8 |  |
| $v_{1}$ | Input Clamp Voltage | $\mathrm{V}_{C C}=$ MIN., $\mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ | Clock |  |  | -0.36 | mA |
|  |  |  | Others |  |  | -0.24 |  |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ | Clock |  |  | 20 | $\mu \mathrm{A}$ |
|  |  |  | Others |  |  | 14 |  |
| 1 | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |  |  |  | 0.1 | mA |
| ${ }^{\text {ISC }}$ | Output Short Circuit Current (Note 3) | $\mathrm{V}_{C C}=\mathrm{MAX}$. |  | -15 |  | -85 | mA |
| Icc | Power Supply Current (Note 4) | $V_{C C}=$ MAX. |  |  | 11 | 18 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. Measured with select and clock inputs at 4.5 V , all data inputs at 0 V , all outputs open.

## Am25LS • Am54LS/74LS

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

## Am54LS/74LS399

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

| COM'L | $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | MIN. $=4.75 \mathrm{~V}$ | $M A X .=5.25 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ | MIN. $=4.50 \mathrm{~V}$ | $M A X .=5.50 \mathrm{~V}$ |

## DC CHARACTERISTICS OVER OPERATING RANGE

Parameters Description Test Conditions (Note 1)

| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{\mathrm{CC}}=\text { MIN., } \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\ & V_{\text {IN }}=V_{\text {IH }} \text { or } V_{\mathrm{IL}} \end{aligned}$ |  | MIL | 2.5 | 3.4 |  | Volts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | COM ${ }^{\prime}$ | 2.7 | 3.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | AII, $\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ |  |  |  | 0.4 | Volts |
|  |  |  | 74 LS only, $\mathrm{IOL}=8.0 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| $\mathbf{V I H}^{\text {I }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | MIL |  |  | 0.7 | Volts |
|  |  |  |  | COM'L |  |  | 0.8 |  |
| $\mathbf{V}_{1}$ | Input Clamp Voltage | $V_{C C}=$ MIN., $I_{I N}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $V_{C C}=M A X ., V_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  |  | -0.4 | mA |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |  |  |  |  | 0.1 | mA |
| ISC | Output Short Circuit Current (Note 3) | $V_{C C}=\mathrm{MAX}$. |  |  | -15 |  | -100 | mA |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current (Note 4) | $V_{C C}=$ MAX . |  |  |  | 11 | 18 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. Measured with select and clock inputs at 4.5 V , all data inputs at 0 V , all outputs open.

## FUNCTION TABLE

| SELECT <br> S | CLOCK <br> CP | DATA <br> DiA $_{\text {i }}$ | INPUTS <br> $\mathbf{D}_{\text {i }}$ | OUTPUT <br> $\mathbf{o}_{\mathbf{i}}$ |
| :---: | :---: | :---: | :---: | :---: |
| L | $\uparrow$ | L | X | L |
| L | $\uparrow$ | H | X | H |
| H | $\uparrow$ | X | L | L |
| H | $\uparrow$ | X | H | H |

[^25]
## DEFINITION OF FUNCTIONAL TERMS

$D_{0 A}, D_{1 A}, D_{2 A}, D_{3 A}$ The " $A$ " word into the two-input multiplexer of the $D$ flip-flops.
$\mathrm{D}_{0 \mathrm{~B}}, \mathrm{D}_{1 \mathrm{~B}}, \mathrm{D}_{2 \mathrm{~B}}, \mathrm{D}_{3 \mathrm{~B}}$ The "B" word into the two-input multiplexer of the $D$ flip-flops.
$\mathbf{Q}_{0}, \mathbf{Q}_{1}, \mathbf{Q}_{2}, \mathbf{Q}_{3}$ The outputs of the four D-type flip-flops of the register.

S Select. When the select is LOW, the A word is applied to the D inputs of the flip-flops. When the select is HIGH the B word is applied to the $D$ inputs of the flip-flops.

CP Clock Pulse. Clock pulse for the register. Enters data on the LOW-to-HIGH transition of the clock line.

Am25LS/54LS/74LS399

## SWITCHING CHARACTERISTICS

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ )
Parameters
Description

| S |  | m25L |  |  | 54LS/ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. | Min. | Typ. | Max. | Units |
|  |  | 13 | 20 |  | 18 | 27 |  |
|  |  | 13 | 20 |  | 21 | 32 | ns |
|  | 17 |  |  | 20 |  |  | ns |
|  | 20 |  |  | 20 |  |  | ns |
|  | 5.0 |  |  | 5.0 |  |  | ns |
|  | 30 |  |  | 30 |  |  | ns |
|  | 0 |  |  | 0 |  |  | ns |
| Note 1) | 40 | 65 |  | 30 | 40 |  | MHz |

$C_{L}=15 \mathrm{pF}$ $R_{L}=2.0 \mathrm{kS} 2$

| tPLH | Clock to Output |  | 13 | 20 |  | 18 | 27 | ns | $\begin{aligned} C_{L} & =15 \mathrm{pF} \\ R_{\mathrm{L}} & =2.0 \mathrm{kS} 2 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {t PHL }}$ |  |  | 13 | 20 |  | 21 | 32 |  |  |
| tPW | Clock Pulse Width | 17 |  |  | 20 |  |  | ns |  |
| $\mathrm{t}_{5}$ | Data | 20 |  |  | 20 |  |  | ns |  |
| $t_{h}$ | Data | 5.0 |  |  | 5.0 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{s}}$ | Select | 30 |  |  | 30 |  |  | ns |  |
| $t_{h}$ | Select | 0 |  |  | 0 |  |  | ns |  |
| $f_{\text {max }}$ | Maximum Clock Frequency (Note 1) | 40 | 65 |  | 30 | 40 |  | MHz |  |

Note 1. Per industry convention, $f_{m a x}$ is the worst case value of the maximum device operating frequency with no contraints on $t_{r}, t_{f}$, pulse width or duty cycle.

| Am25LS ONLY SWITCHING CHARACTERISTICS OVER OPERATING RANGE* |  | Am25LS COM'L |  | Am25LS MIL |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \end{aligned}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \end{gathered}$ |  |  |  |
| Parameters | Description | Min. | Max. | Min. | Max. |  |  |
| tPLH | Clock to Output |  | 30 |  | 35 | ns | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }^{\text {tPHL }}$ |  |  | 30 |  | 35 |  |  |
| tPW | Clock Pulse Width | 26 |  | 30 |  | ns |  |
| $\mathrm{t}_{\text {s }}$ | Data | 30 |  | 35 |  | ns |  |
| $t_{\text {h }}$ | Data | 11 |  | 12 |  | ns |  |
| $\mathrm{t}_{\text {s }}$ | Select | 43 |  | 50 |  | ns |  |
| $t_{h}$ | Select | 4 |  | 5 |  | ns |  |
| $f_{\text {max }}$ | Maximum Clock Frequency (Note 1) | 30 |  | 26 |  | MHz |  |

[^26]

## APPLICATION



Am25LS399 used to store a word from either data bus A or data bus B.

## Am54LS/74LS424

The SN54LS/74LS424 is Texas Instruments second source part number to the AMD/Intel 8224 device.

## See the current issue of the Am8224 data sheet for full information.

## Am54LS/74LS568•Am54LS/74LS569 <br> Four-Bit Up/Down Counters with Three State Outputs

The 54LS/74LS568 and 54LS/74LS569 are other manufacturers alternate source part numbers to the Advanced Micro Devices' Am25LS2568 and Am25LS2569.
See the Am25LS2568 and Am25LS2569 data sheets for full information.

## Am54LS/74LS668•Am54LS/74LS669

Synchronous Up/Down Decade and Binary Counters

## The SN54LS/74LS668 and SN54LS/74LS669 are reduced speed versions of the 54LS/74LS168A and 54LS/74LS169A.

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:
COM'L $\quad T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \quad \mathrm{MIN} .=4.75 \mathrm{~V} \quad \mathrm{MAX} .=5.25 \mathrm{~V}$
MIL $\quad \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \quad \mathrm{MIN} .=4.50 \mathrm{~V} \quad \mathrm{MAX} .=5.50 \mathrm{~V}$

## DC CHARACTERISTICS OVER OPERATING RANGE

DC Characteristics are the same as the 54LS/74LS168A and 54LS/74LS169A devices.
SWITCHING CHARACTERISTICS
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ )

| Parameters |  | ption | Min. | Typ. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}$ | Clock to Ripple Carry |  |  | 26 | 40 | ns |  |
| ${ }_{\text {tPHL }}$ |  |  |  | 40 | 60 |  | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega \end{gathered}$ |
| ${ }^{\text {PPLH }}$ | Clock to any Q |  |  | 18 | 27 | ns |  |
| $\mathrm{t}_{\text {PHL }}$ |  |  |  | 18 | 27 |  |  |
| $t_{\text {PLH }}$ | Enable $\overline{\mathrm{T}}$ to Ripple Carry |  |  | 11 | 17 | ns |  |
| $\mathrm{t}_{\text {PHL }}$ |  |  |  | 29 | 45 |  |  |
| $t_{\text {PLH }}$ | Up/Down to Ripple Carry |  |  | 22 | 35 | ns |  |
| $t_{\text {PHL }}$ |  |  |  | 26 | 40 |  |  |
| $\mathrm{t}_{\mathrm{p} w}$ | Clock Pulse Width |  | 25 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{s}}$ | Set-up | A, B, C, D | 20 |  |  | ns |  |
|  |  | EN P, ENT | 20 |  |  |  |  |
|  |  | Load | 25 |  |  |  |  |
|  |  | Up/Down | 30 |  |  | ns |  |
| $t_{h}$ | Hold, any Input |  | 0 |  |  | ns |  |
| $\mathrm{f}_{\text {max }}$ (Note 1) | Maximum Clock Frequency |  | 25 |  |  | MHz |  |

Note 1. Per industry convention, $f_{m a x}$ is the worst case value of the maximum device operating frequency with no constraints on $t_{r}$, $t_{f}$, pulse width or duty cycle.

## Three-state output, 20-pin versions are also available as the Am25LS2568 and Am25LS2569.

# Am25LS670 • Am54LS/74LS670 <br> 4-By-4 Register File with 3-State or Open Collector Outputs 

Am25LS670 • Am54LS/74LS670 data is combined with the Am25LS170.
See Am25LS170 data sheet for full information.

## FUNCTIONAL DESCRIPTION

The Am25LS170 and 670 are 16 -bit low-power Schottky register files. The file is organized as 4 words of 4 -bits each with separate on-chip address decoding for read and write. This permits simultaneous read and write operations either to the same or different addresses.
Four data inputs are used to supply the 4-bit data word to be stored. The $W_{A}$ and $W_{B}$ inputs supply the write address while the $\mathrm{G}_{W}$ supplies the write enable. Four data outputs $\left(\mathrm{O}_{0}\right.$ to $\mathrm{O}_{3}$ ) are selected from data word cells by the $\mathrm{R}_{\mathrm{A}}$ and $\mathrm{R}_{\mathrm{B}}$ address. The output is available if the read enable $G_{R}$ is LOW. The register file performs a non-destructive readout. The Am25LS170 has open collector output for convenience of collector ORing while the Am25LS670 provides three-state outputs for bus selection.

The Am54LS/74LS170 and 670 are standard performance versions of the Am25LS160 and 670. See appropriate electrical characteristic tables for detailed Am25LS improvements.


## DISTINCTIVE CHARACTERISTICS

- Encodes eight lines to three-line binary
- Expandable
- Cascadable
- Three State inverted output version of Am54LS/74LS/ 25LS148
- Gated three-state output
- Advanced Low-Power Schottky processing
- 100\% product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am25LS2513 Low-Power Schottky Priority Encoder performs priority encoding of 8 inputs to provide a binaryweighted code of the priority order of the 3 tri-state active HIGH outputs $A_{0}, A_{1}, A_{2}$. Three active LOW and two active HIGH inputs in AND-OR configuration allow control of the tri-state outputs. The use of the input enable (EI) combined with the enable output ( $\overline{\mathrm{EO}}$ ) permits cascading without additional circuitry. Enable input ( $\overline{\mathrm{EI}}$ ) HIGH will force all outputs LOW subject to the tri-state control. The enable output is LOW when all inputs $T_{0}$ through $T_{7}$ are HIGH and the enable input is LOW.

LOGIC DIAGRAM


## Am25LS2513

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified

| COM | $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | MIN. $=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{V}_{C C}=5.0 \mathrm{~V} \pm 10 \%$ | MIN. $=4.50 \mathrm{~V}$ | MAX. $=5.50 \mathrm{~V}$ |

## DC CHARACTERISTICS OVER OPERATING RANGE

MAX. $=5.50 \mathrm{~V}$

Parameters Description Test Conditions (Note 1)

| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{MIL}, \mathrm{IOH}=-1.0 \mathrm{~mA}$ |  | 2.4 | 3.4 |  | Volts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{COM}^{\prime} \mathrm{L}, \mathrm{I}_{\mathrm{OH}}=-2.6 \mathrm{~mA}$ |  | 2.4 | 3.2 |  |  |
|  |  |  | $\overline{\mathrm{EO}}, \mathrm{I}_{\mathrm{OH}}=-440 \mu \mathrm{~A}$ | MIL | 2.5 | 3.4 |  |  |
|  |  |  |  | COM'L | 2.7 | 3.4 |  |  |
| $\mathbf{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $1 \mathrm{OL}=4.0 \mathrm{~mA}$ |  |  |  | 0.4 | Voits |
|  |  |  | $1 \mathrm{OL}=8.0 \mathrm{~mA}$ |  |  |  | 0.45 |  |
|  |  |  | $\mathrm{IOL}=12 \mathrm{~mA}$ ( $\mathrm{A}_{\mathrm{n}}$ Outputs) |  |  |  | 0.5 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| VIL | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | MIL |  |  | 0.7 | Volts |
|  |  |  |  | COM'L |  |  | 0.8 |  |
| $V_{1}$ | Input Clamp Voltage | $V_{C C}=$ MIN., $I_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $\begin{aligned} & V_{C C}=M A X . \\ & V_{I N}=0.4 V \end{aligned}$ | $\overline{\mathrm{EI}}, \mathrm{G}_{1}, \mathrm{G}_{2}, \overline{\mathrm{G}}_{3}, \overline{\mathrm{G}}_{4}, \overline{\mathrm{G}}_{5}, \bar{T}_{0}$ |  |  |  | 0.4 | mA |
|  |  |  | All others |  |  |  | 0.8 |  |
| 1/H | Input HIGH Current | $\begin{aligned} & V_{C C}=M A X \\ & V_{I N}=2.7 V \end{aligned}$ | $\overline{\mathrm{EI}}, \mathrm{G}_{1}, \mathrm{G}_{2}, \overline{\mathrm{G}}_{3}, \overline{\mathrm{G}}_{4}, \overline{\mathrm{G}}_{5}, \bar{T}_{0}$ |  |  |  | 20 | $\mu \mathrm{A}$ |
|  |  |  | All others |  |  |  | 40 |  |
| I 1 | Input HIGH Current | $\begin{aligned} & V_{C C}=M A X \\ & V_{I N}=7.0 V \end{aligned}$ | $\overline{\mathrm{EI}}, \mathrm{G}_{1}, \mathrm{G}_{2}, \overline{\mathrm{G}}_{3}, \overline{\mathrm{G}}_{4}, \overline{\mathrm{G}}_{5}, \bar{T}_{0}$ |  |  |  | 0.1 | mA |
|  |  |  | All others |  |  |  | 0.2 |  |
| ${ }^{1} \mathrm{O}$ | Off-State (High-Impedance) Output Current | $V_{C C}=M A X$. | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  |  | -20 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  |  | 20 |  |
| ISC | Output Short Circuit Current (Note 3) | $V_{C C}=$ MAX |  |  | -15 |  | -85 | mA |
| ${ }^{\text {I CC }}$ | Power Supply Current (Note 4) | $V_{C C}=$ MAX. |  |  |  | 15 | 24 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading

Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second
. All inputs and outputs open.

| Am25LS |  |
| :--- | ---: |
| MAXIMUM RATINGS (Above which the useful life may be impaired) |  |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to +V CC max |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

Am25LS2513
SWITCHING CHARACTERISTICS
( $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ )


SWITCHING CHARACTERISTICS OVER OPERATING RANGE*

|  |  | $\mathrm{V}_{\mathrm{CC}}=$ | $1+5 \%$ | $\mathrm{V}_{\mathrm{CC}}$ | $\begin{aligned} & +125 \\ & \pm 10 \% \end{aligned}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description | Min. | Max. | Min. | Max. | Unit | Test Conditions |
| ${ }_{\text {t PLH }}$ | $\bar{T}_{i}$ to $A_{n}$ (In-phase) |  | 31 |  | 37 |  | $\begin{aligned} C_{L} & =50 \mathrm{pF} \\ R_{L} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }^{\text {tPHL }}$ | $F_{i}$ to $A_{n}(1 n-p h a s e)$ |  | 30 |  | 34 | ns |  |
| tPLH | $\bar{T}_{i}$ to $A_{n}$ (Out-phase) |  | 22 |  | 27 |  |  |
| ${ }_{\text {tPHL }}$ |  |  | 22 |  | 25 | ns |  |
| tPLH | $\bar{T}$ to $\overline{E O}$ |  | 15 |  | 18 |  |  |
| ${ }^{\text {tPHL }}$ | T |  | 48 |  | 60 | ns |  |
| ${ }^{\text {tPLH }}$ | $\overline{\mathrm{EI}}$ to $\overline{\mathrm{EO}}$ |  | 19 |  | 21 |  |  |
| ${ }^{\text {tPHL }}$ |  |  | $\cdot 46$ |  | 57 | ns |  |
| ${ }^{\text {tPLH}}$ | $\overline{\mathrm{El}}$ to $\mathrm{A}_{n}$ |  | 22 |  | 25 |  |  |
| tPHL | - ${ }^{\text {n }}$ |  | 27 |  | 32 | ns |  |
| $\mathrm{t}_{\mathrm{ZH}}$ | $\mathrm{G}_{1}$ or $\mathrm{G}_{2}$ to $\mathrm{A}_{n}$ |  | 42 |  | 49 |  |  |
| ${ }^{\text {2 }} \mathrm{L}$ L | $\mathrm{G}_{1}$ or $\mathrm{G}_{2}$ to $\mathrm{A}_{\mathrm{n}}$ |  | 43 |  | 49 | ns |  |
| ${ }^{\text {2 }} \mathrm{ZH}$ | $\overline{\mathrm{G}}_{4}, \overline{\mathrm{G}}_{5}$ to $\mathrm{A}_{1}$ |  | 36 |  | 43 | ns |  |
| $\mathrm{t}_{\mathrm{ZL}}$ | $A_{n}$ |  | 35 |  | 43 |  |  |
| ${ }^{\text {t }} \mathrm{HZ}$ | $\mathrm{G}_{1}$ or $\mathrm{G}_{2}$ to $\mathrm{A}_{\mathrm{n}}$ |  | 34 |  | 40 | ns | $\begin{aligned} & C_{L}=5.0 \mathrm{pF} \\ & R_{L}=2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }_{\text {t }}^{\text {L }}$ Z |  |  | 34 |  | 40 |  |  |
| ${ }^{\text {t }} \mathrm{HZ}$ | $\overline{\mathrm{G}}_{3}, \overline{\mathrm{G}}_{4}, \overline{\mathrm{G}}_{5}$ to $\mathrm{A}_{\mathrm{n}}$ |  | 30 |  | 35 | ns |  |
| ${ }^{\text {t }}$ LZ |  |  | 31 |  | 35 |  |  |

*AC performance over the operating temperature range is guaranteed by testing defined in Group $A$, Subgroup 9 .
Note: $\mathrm{i}=0$ to 7
$\mathrm{n}=0$ to 2



## ORDERING INFORMATION

| Package <br> Type | Temperature <br> Range | Am25LS2513 <br> Order <br> Number |
| :---: | :---: | :---: |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25LS2513PC |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25LS2513DC |
| Dice | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25LS2513XC |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25LS2513DM |
| Hermetic Flat Pak | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25LS2513FM |
| Dice | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25LS2513XM |

PRIORITY ENCODED RST INTERRUPT INSTRUCTION FOR THE Am9080A


# Am25LS2516 <br> Eight-Bit By Eight-Bit Serial/Parallel Multiplier with Accumulator 

## DISTINCTIVE CHARACTERISTICS

- Two's complement, two-bit lookahead carry-save arithmetic
- Microprogrammable - four-bit instruction code for load, multiply, and read operations
- Cascadable, two devices perform full 16 -bit multiplication without additional hardware
- Eight-bit byte parallel, bidirectional, bussed I/O
- On-chip registers and double length accumulator
- Overflow indicator
- Three-state shared bus input/output lines
- High-speed architecture provides clock rates of 20 MHz (Typ)
- 100\% product assurance screening to MIL-STD-883 requirements

LOGIC SYMBOL


MPR-336

## CONNECTION DIAGRAM



## FUNCTIONAL DESCRIPTION

The Am25LS2516 is an eight-bit by eight-bit multiplier and accumulator employing serial/parallel, two's complement, carry-save arithmetic to deliver a 16 -bit product in eight clock cycles. The device is fully cascadable for use in high-speed, real-time, digital signal processing applications.
The device includes an eight-bit $\times$ Register prior to the $X$ latch providing $X$ hold for chain or overlapping calculations. The $X$ and Y registers are loaded by clocking prior to the beginning of a multiply cycle, the data supplied by the bidirectional bus or the accumulator register. The double length, 16 -bit output is multiplexed onto the eight-bit bus; either the upper or lower halves of the result can be read at any one time.
The accumulator and the Y register are both organized as dualrank shift registers, allowing them to shift two bits at a time. The serial inputs and outputs of the Y register, the low and high order halves of the accumulator and the two-bit serial accumulator adder output, both serially and in parallel, are all available at external pins to provide cascadability.

LOGIC DIAGRAM


## Am25LS2516

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

| COM'L | $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | MIN. $=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ | MIN. $=4.50 \mathrm{~V}$ | MAX. $=5.50 \mathrm{~V}$ |

DC CHARACTERISTICS OVER OPERATING RANGE
(Bus Inputs/Outputs)
Typ.

| Parameters | Description | Test Conditions (Note 1) |  |  | Min. | (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M_{I N} . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $1 \mathrm{OH}=-1.0 \mathrm{~mA}$ |  | 2.4 |  |  | Volts |
| $\mathrm{v}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M_{I N} . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | ${ }^{1} \mathrm{OL}=4.0 \mathrm{~mA}$ |  |  |  | 0.4 | Volts |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
|  |  | Guaranteed input logical LOW voltage for all inputs |  | MIL |  |  | 0.7 | Volts |
| $V_{\text {IL }}$ | Input LOW Level |  |  | COM'L |  |  | 0.8 |  |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=$ MIN., $\mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $V_{C C}=M A X ., V_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  |  | $-0.8$ | mA |
| ${ }^{1 / H}$ | Input HIGH Current | $V_{C C}=M A X ., V_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  | 60 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $V_{C C}=$ MAX., $V_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  |  | 0.2 | mA |
| ISC | Output Short Circuit Current (Note 3) | $V_{C C}=$ MAX. |  |  | -30 |  | -100 | mA |

## (Non-Bus Inputs/Outputs)

| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | ${ }^{1} \mathrm{OH}$ | -1.0mA | 2.5 |  |  | Volts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{Y}_{\mathrm{R}} \mathrm{OUT}, \mathrm{I}_{\mathrm{OL}}=15 \mathrm{~mA}$ |  |  |  | 0.5 | Volts |
| $\mathrm{V}_{\text {OL }}$ |  |  | Othe | $\mathrm{OL}=4.0 \mathrm{~mA}$ |  |  | 0.4 |  |
| $\mathrm{V}_{1} \mathrm{H}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | $Y_{0}, Y_{1}$ |  |  | 0.8 | Volts |
|  |  |  |  | Others, MIL |  |  | 0.7 |  |
|  |  |  |  | Others, COM'L |  |  | 0.8 |  |
| $v_{1}$ | Input Clamp Voltage | $V_{C C}=$ MIN., $I_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | $-1.5$ | Volts |
| IIL | Input LOW Current | $V_{C C}=$ MAX., $V_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | See Table 1 |  |  | mA |
| I/H | Input HIGH Current | $V_{C C}=M A X ., V_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | See Table 1 |  |  | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $V_{C C}=M A X ., V_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | See Table 1 |  |  | mA |
| ISC | Output Short Circuit Current (Note 3) | $V_{C C}=$ MAX. |  |  | -30 |  | -100 | $m A$ |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current (Note 4) | $V_{C C}=$ MAX. |  |  |  | 230 | 315 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

Am25LS2516
TABLE 1

| Terminals | $I_{I L}$ | $I_{I H}$ | $I_{I}$ |
| :--- | :---: | :---: | :---: |
| Y in, $\mathrm{I}_{0}, \mathrm{I}_{1}, \mathrm{I}_{3}, \mathrm{OE}$ | 0.4 mA | $20 \mu \mathrm{~A}$ | 0.1 mA |
| Sum in, $\mathrm{X}_{-1}, \mathrm{I}_{2}$, | 0.8 mA | $40 \mu \mathrm{~A}$ | 0.2 mA |
| Bus $0-7$ | 0.8 mA | $50 \mu \mathrm{~A}$ | 0.3 mA |
| CP, LSP | 1.6 mA | $80 \mu \mathrm{~A}$ | 0.4 mA |
| ACC in all | 2.0 mA | $120 \mu \mathrm{~A}$ | 0.6 mA |
| MSP | 2.6 mA | $140 \mu \mathrm{~A}$ | 0.7 mA |
| $\mathrm{Y}_{0}, \mathrm{Y}_{1}$ | 7.2 mA | $360 \mu \mathrm{~A}$ | -2.0 mA |

## SWITCHING CHARACTERISTICS

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ )

| Paramete | Description | Min. | Typ. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PHL }}$ | $Y_{\text {R }}$ Register Out |  | 15 |  | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }_{\text {t }}{ }_{\text {PLH }}$ |  |  | 12 |  |  |  |
| ${ }_{\text {t }}$ | Sum Out |  | 13 |  | ns |  |
| $\mathrm{t}_{\text {PLH }}$ |  |  | 13 |  |  |  |
| $t_{\text {PHL }}$ | ACC Adder Out |  | 20 |  | ns |  |
| ${ }_{\text {tPLH }}$ |  |  | 27 |  |  |  |
| $t_{\text {PHL }}$ | ACC UH Out |  | 13 |  | ns |  |
| $t_{\text {PLH }}$ |  |  | 12 |  |  |  |
| $t_{\text {PHL }}$ | ACC Bus |  | 22 |  | ns |  |
| $t_{\text {PLH }}$ |  |  | 25 |  |  |  |
| $t_{\text {PHL }}$ | $\overline{\text { OVFL }}$ |  | 17 |  | ns |  |
| $t_{\text {PLH }}$ |  |  | 16 |  |  |  |
| $t_{\text {PHL }}$ | $\mathrm{X}_{7}$ |  | 20 |  | ns |  |
| ${ }_{\text {t }}{ }_{\text {PLH }}$ |  |  | 15 |  |  |  |
| ${ }_{\text {t }}$ | $\overline{\mathrm{OE}}$ to Bus |  | 11 |  | ns |  |
| $\mathrm{t}_{\mathrm{ZL}}$ |  |  | 8 |  |  |  |
| $\mathrm{t}_{\mathrm{Hz}}$ |  |  | 28 |  | ns | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$ |
| tLZ |  |  | 22 |  |  | $\mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega$ |
| $t_{\text {s }}$ | X Register (Bus) | 25 |  |  | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega \end{aligned}$ |
| $t_{\text {s }}$ | $Y$ Register (Bus) | 25 |  |  | ns |  |
| $t_{\text {s }}$ | X-1 | 33 |  |  | ns |  |
| $\mathrm{t}_{\text {s }}$ | Sum In | 33 |  |  | ns |  |
| $t_{\text {s }}$ | Y Register (Serial) | 25 |  |  | ns |  |
| $t_{s}$ | ACC LH In | 8 |  |  | ns |  |
| $t_{\text {s }}$ | ACC UH In | 8 |  |  | ns |  |
| $t_{s}$ | Y EVEN and Y ODD | 33 |  |  | ns |  |
| $t_{s}$ | Instruction |  |  |  | ns |  |
| $t_{h}$ | Hold Time on All Inputs | 5 |  |  | ns |  |

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +6.3 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to +V CC max |
| DC Input Voltage (Pins $5,6,7,8,18,19 ; 26$ ) | -0.5 V to +5.5 V |
| DC Input Voltage (Other pins) | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |



CP
LOAD $X$
LOADY
STROBEX
$\overline{T C L}$
SHIFT ACC
$\overline{\text { CLEAR ACC }}$
mux
oen
ovflen
CSAV ACC
$A_{14}$
$\mathrm{A}_{15}$
$A_{6}$
$A_{5}$
$\mathrm{A}_{\mathrm{A}}$
$A_{1}$

||l||//, Data invalid
$P_{1}=X_{1} Y_{1} \quad A_{1}=P_{1} \quad F_{1}=0$
$P_{2}=X_{2} Y_{2} \quad A_{2}=P_{1}+P_{2}$

## FUNCTION TABLE

| Mnemonic | $I_{3} I_{2} I_{1} l_{0}$ | Function | $\underset{M}{\text { CLR }}$ | $\begin{gathered} \text { LOAD } \\ X \end{gathered}$ | $\begin{gathered} \text { LOAD } \\ Y \end{gathered}$ | $\begin{gathered} \text { XFER } \\ X \end{gathered}$ | $\underset{A^{*}}{\text { CLR }}$ | $\underset{A}{\text { SHFT }}$ | MUX | OE | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| YLHC | 0000 | LHA $\rightarrow$ Y, XFER X, CLR A CLR M, READ OVFL | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |  |
| YUHC | 00001 | UHA $\rightarrow$ Y, XFER X, CLR A CLR M, READ OVFL | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |  |
| YLHA | 0010 | LHA $\rightarrow$ Y, XFER X CLR M, READ OVFL | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 |  |
| YUHA | $\begin{array}{llll}0 & 0 & 1 & 1\end{array}$ | UHA $\rightarrow$ Y, XFER X CLR M, READ OVFL | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 |  |
| LYCA | 0100 | LOAD Y, XFER X, CLR A, CLR M | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | Same Func. as 0101 |
| LYCA | 01001 | $\begin{aligned} & \hline \text { CLR A } \\ & \text { LOAD Y, XFER X, CLR M } \\ & \hline \end{aligned}$ | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | Same Func. $\text { as } 0100$ |
| LYHA | 01110 | LOAD Y, XFER $X$, <br> HOLD A, CLR M | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |  |
| LYSA | $\begin{array}{lllll}0 & 1 & 1 & 1\end{array}$ | LOAD Y, XFER X, SHIFTA CLR M, MULTIPLY | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | OVFLEN in Next State |
| RLHA | 1000 | READ LHA READ OVFL | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |  |
| RUHA | 1001 | READ UHA READ OVFL | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |  |
| XLHA | 1010 | LHA $\rightarrow X$ READ OVFL | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 |  |
| XUHA | $1 \begin{array}{llll}1 & 0 & 1\end{array}$ | $\begin{aligned} & \text { UHA } \rightarrow X \\ & \text { READ OVFL } \end{aligned}$ | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |  |
| NOOP | 1100 | NO OP OVFLEN AFTER MULT | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | Must Prc'd Any Output |
| MULT | 1101 | MULTIPLY <br> SHIFT A | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |  |
| LXHA | 1110 | $\begin{aligned} & \text { LOAD } X, \\ & \text { HOLD A } \end{aligned}$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |  |
| LXSA | 1111 | LOAD X, SHIFT A MULTIPLY | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |  |

*Active LOW

## Am25LS

LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS

Other Outputs


Bus Outputs

## DEFINITION OF FUNCTIONAL TERMS

Bus 0-Bus 7 - Bi-directional 8-bit data bus.
X7 - Interconnection link from more significant byte if cascading (output).
X1 - Interconnecting link between devices to least significant byte if cascading (input) link X7 to X1 to cascade - must be ground if not used.
Accum Upper - Accumulator output upper byte, even bit.
Half out, even
Accum Upper - Accumulator output upper byte, odd bit.
Half out, odd
$\begin{aligned} & \text { Accum Upper - Accumulator input, upper byte, even bit. } \\ & \text { Half input even }\end{aligned}$ Half input even
Accum Upper - Accumulator input, upper byte, odd bit. Half input odd
Accum Lower - Accumulator input, lower byte, even bit. Half input even
Accum Lower - Accumulator input, lower byte, odd bit. Half input odd
YR out even - " $Y$ "' register output, even (link to " $Y 0$ ").
YR out odd - " $Y$ " register output, odd (link to " $Y$ ").
YR in even - " $Y$ " register input, even (link for cascading) ground when not used.
YR in odd - "Y" register input, odd (link for cascading) ground when not used.
$\mathbf{Y}_{0} \quad$ - Multiplier odd input (link to Y reg. odd).
$\mathbf{Y}_{1} \quad$ - Multiplier even input (link to Y reg. even).

Sum in even - Multiplier input even for cascading link to more significant byte, for standalone, ground.
Sum in odd - Multiplier input odd for cascading link to more significant byte, for standalone, ground.
Sum out even - Multiplier output even (link to sum in even for cascading) can be used directly.
Sum out odd - Multiplier output odd (link to sum output odd for cascading) can be used directly.
Acc Add out, - Adder output even, for LSB (Hi) output

## even

Acc Add out, odd
$\overline{\mathbf{O E}}$ equal sum of Accum and multiplier, for LSB (low) output equal sum of accumulator and zero.

Same as above except odd bit instead of even.

- Control for summing adder - See Accumulator Add outputs for definition.
- 4-bit instruction field - provide cycle for cycle control of device function.
- Stored overflow indicator used only on least significant byte. Requires proper execution of instruction to operate.
- Control for " $Y$ " reg. and multiplier to indicate Most Significant Byte - Activates sign extension and negative waiting for 2's compliment - Low for lesser significant bytes and High for Most Significant Byte only.
- Clock Pulse
- 3 state enable for Bus 0-Bus 7 outputs.


# THE Am25LS2516 LSI MULTIPLIER/ACCUMULATOR 

By Roy Levy

The Am25LS2516 is an 8-bit Multiplier/Accumulator designed for medium performance, minimum power, real time signal processing applications such as digital filtering, Fast Fourier Transforms, and statistical correlation. Using two's complement carry-save arithmetic, this 40 -pin LSI device delivers a 16 -bit product in eight clock cycles. This will permit two devices to be cascaded to achieve a 16 -bit by 16 -bit multiplication in 940ns when used over the full military operating range.
A functional block diagram of the Am25LS2516 is shown in Figure 1. The key elements are an 8 -bit $X$ input register followed by an 8-bit $X$ latch, an 8 -bit $Y$ register, four 2-bit multipliers, a 2-bit adder, two 8-bit accumulators (high order and low order), a byte selecting multiplexer and instruction decode logic. These components, equivalent to approximately 625 gate elements, are integrated onto a single chip fabricated using Advanced Micro Devices' highperformance, Low-Power Schottky technology. The on-chip accumulator is provided to minimize component count and power dissipation in a high density system. It also allows completion of a multiply and accumulate operation in the same time normally required for a multiply only. Other LSI multipliers currently available require the accumulator function to be provided externally.


Figure 1. 8-Bit by 8-Bit Multiplier Block Diagram with External Connections Required to Accumulate A 16-Bit Product.

## MULTIPLIER OPERATION

The Am25LS2516 is configured around an eight-line common input/output bidirectional bus. $X$ and $Y$ input and accumulator output data are routed via these bus lines. A tworank register/latch combination is used for the $X$ input to allow chaining of successive multiplies without losing a clock pulse; i.e., multiply and load vs. multiply. The latch holds the " X " data for the multiplier, allowing the X register to be loaded during any remaining multiply cycles. The " $Y$ " Register can be parallel loaded, by command, from the 8-bit, on-chip bus from either the incoming 8 bits, or the Accumulator High or Accumulator Low Register (separate commands). The " $Y$ " Register provides the 2-bit-at-a-time shift and the sign extend which allows the four 2-bit cells to operate in a serial by parallel mode. The multiplier produces a 2-bit product for each clock, LSB's first. Its output is accepted by the 2-bit adder as well as presented to external pins for expansion. A control gating array is provided to test for overflow during the last add cycle of the operation; i.e., cycle 8 for 8 -bit multiply and cycle 16 for 16 -bit multiply. The timing and control of this specific cycle is accomplished by the microcode chosen. The "no-op" and "LYSA" instructions are provided for this purpose. The first cycle of a no-op following a multiply will cause the results of the overflow test to be stored. Two 8 -bit accumulators are provided which must be externally connected in either an 8 -bit, 16 -bit, or greater configuration.
These accumulators as well as the $Y$ Register, are both organized as dual-rank shift registers, which allow them to shift two bits at a time. The serial inputs and outputs of the $Y$ Register and the low and high order halves of the accumulator are all brought out to external pins for cascading the device.

The accumulator output is available both serially and in parallel. The accumulator results are available one bit later than the multiply cycle and the accumulator stops shifting during read cycles. If the device is used to compute $X \cdot Y$ products without accumulation, a minimum of two overhead cycles must accompany each multiply - - one for reading the upper (lower) half of the accumulator and one for clearing of the accumulator during the loading of the $X$ or $Y$ Registers. An output multiplixer selects the high or low order accumulator contents for presentation to the bus in parallel 8 bits at a time.
The heart of this device is an 8 -bit multiplier (Figure 2) made up of four 2-bit cells. Each cell has three inputs (2 bits wide), two dual carry-save full adders, with four flip-flops for temporary storage (two for carry-save and two for partial product). The multiplier is actually subdivided into two separate adders with appropriate carry-save. The last adder forms a partial sum representing $0,1 X, 2 X$, or $3 X$ by using combinations of $X$ and $2 X$. The control of this combination is $Y_{0}$ and $Y_{1}$, respectively, to form $Y_{0} X_{n}+Y_{i} X_{n+1}$. This sum ( $n X$ ) is the input for the second adder. The second adder combines the first adder ( nX ) sum with the stored partial product
shifted two places plus carry to form a new partial product.

$$
\begin{aligned}
& P_{O M S B}+\sum_{0}+C=P_{0 L S B} \\
& P_{1 M S B}+\sum_{1}+C=P_{1 L S B}
\end{aligned}
$$

The two partial product bits of the least significant cell are made available to the SUMmer and the SUM out terminals. The LSB input controls the SUM out providing a pass through or add dependent on polarity.

## PROGRAMMING THE MULTIPLIER

The Am25LS2516 is an externally programmed device controlled by four instruction lines. This programmability provides a key to its flexibility. Sixteen microinstructions (see Table 1) are provided, which can be grouped into three major functions: Data Move, Read, and Multiply.
Instruction 0-4: The first instructions (" 0 ", " 1 ", " " 2 ", " 3 ") load the " $Y$ " Register from the Accumulator (high or low), load the " X " Register while either clearing or not clearing, respectively, the Accumulator.
The next four instructions (" 4 ", " 5 ", " 6 ", " 7 ") load the " $Y$ " Register from external "bus" and Holds on the accumulators and multiplier.
Instruction " 7 " is unique and is used to execute a chain multiply. It provides the last multiply operation while loading the " $Y$ " Register, transferring the " X ", and clearing the multiplier.
Instructions " 8 " and " 9 " provide the read-out (upper and lower halves) of the Accumulator.
Instructions " $A$ " and " $B$ " internally transfer the respective halves of the Accumulator to the " $X$ " Register - another method of chain calculating.
Instruction " C " is a true no-op and provides an idling instruction without disabling the clock. NOTE: The operations of the instruction are in some cases stored by clocking the instructions into an instruction register, accounting for a
clocked delay in operations. Specifically, the shifting of the Accumulator is an internally stored command and as such is started and stopped one clock cycle late, allowing the Accumulator to complete its data shifting during the first no-op cycle following a multiply and starting it one clock cycle after the multiplying cycle is started.
Instruction " $D$ " is a single iteration of the multiply and must be used for each bit in the multiplier minus one. The last bit of the multiplier will be handled by a no-op ("' C ") or a load $Y$ and multiply (7).

TABLE I

*Continue multiplying instructions


Figure 2. Am25LS2516 Multiplier Cell.

Instruction "E" provides a load "X" Register and Hold. Instruction " $F$ " provides an intermediate instruction which can be executed during a multiply. It allows the " $X$ " Register to load without disturbing the " $X$ " Latch, while continuing the iteration of the multiply.
Instructions " $C$ " and " 7 " also provide sampling and storage of the overflow condition.

## APPLICATION OF THE MULTIPLIER

The flow diagram for an 8-bit two's complement multiply is shown in Figure 3, together with the required program micro-steps. Figure 4 extends this to include accumulate, intermediate load of $X$ and chain calculations. Figures $5 a$ and b show the external connection of two Am25LS2516 devices to execute a 16 -bit by 16 -bit multiplication. A 32 -bit product is
completed in 16 clock cycles. This same technique may be extended in a similar fashion to longer word lengths. The flowchart of Figure 6 demonstrates a 16-bit two's complement multiply without accumulate, modified to a 12-bit by 12-bit function.
The Am25LS2516 Multiplier/Accumulator is the most complex LSI product manufactured to date with Low Power Schottky technology. It will be extremely useful in highdensity applications where minimum package count is a primary consideration. The device itself performs an $8 \times 8$ or $16 \times 16$ multiplication in approximately twice the time of parallel multipliers currently available, but using only one quarter the power in the multiplier portion of the function. In a fully configured system using both techniques, the Am25LS2516 performance begins to approach that of the parallel multiplier plus supporting devices.


PROGRAM MICRO STEPS

| $\#$ | INST IN HEX |
| :---: | :---: |
| 1 | E |
| 2 | 4 |
| 3 | $D$ |
| 4 | $D$ |
| 5 | $D$ |
| 6 | $D$ |
| 7 | $D$ |
| 8 | $D$ |
| 9 | $D$ |
| 10 | C |
|  | IDLE |

Figure 3. 8-Bit Two's Complement Multiply without Accumulate or Chain.


Figure 4. 8-Bit Two's Complement Multiply with Accumulate, Intermediate Load and Chain Calculations.


Figure 5a. Interconnection of Two Am25LS2516 (8×8 Multiplier) Devices to Execute a $16 \times 16$ Multiply.


Figure 5b. Two Devices Cascaded in 16-Bit by 16-Bit Multiplier Application with 32-Bit Accumulated Product.


PROGRAM MICRO STEPS AS IN FIGURE 3 ALLOWING 11 " $D$ " CODES AND 1 " $C$ " CODE.

Figure 6. 16 Bit Two's Complement Multiply without Accumulate Modified to $12 \times 12$ (Using Two Am25LS2516 Devices Interconnected).

# Am25LS2517 

Arithmetic Logic Unit/Function Generator

## Am25LS2517 data is combined with the Am25LS381.

## See Am25LS381 data sheet for full information.



Note: The Advanced Micro Devices' LS381 products were designed prior to publication of data sheets by T.I. Review specifications for possible differences.

## FUNCTIONAL DESCRIPTION

The Am25LS381 and Am54LS/74LS381 are arithmetic logic units (ALU)/function generators that perform three arithmetic operations and three logic operations on two 4-bit words. The device can also output forced 0000 (clear) or 1111 (preset). These eight operations are selected using three function select inputs $S_{0}, S_{1}$ and $S_{2}$ as shown in the function table. Full carry look ahead is used over the four-bit field within the device. When devices are cascaded, multi-level full carry lookahead is implemented using a '182 carry look ahead generator and the $\bar{G}$ and $\bar{P}$ outputs on the Am25LS381 or Am54LS/ 74LS381. The device is packaged in a space-saving ( 0.3 -inch row spacing) 20 -pin package. If the $C_{n+4}$ carry output function is required, the Am25LS2517 should be used.
The Am25LS381 is a high-performance version of the Am54LS/74LS381. Improvements include faster a. c. specifications, higher noise margin and twice the fan-out over the -military temperature range.

The Am25LS2517 is an arithmetic logic unit (ALU)/function generator that performs three arithmetic operations and three logic operations on two 4-bit words. The device can also force output 0000 (clear) or 1111 (preset). These eight operations are selected using three function select inputs $\mathrm{S}_{0}$, $\mathrm{S}_{1}$ and $\mathrm{S}_{2}$ as shown in the function table. Full carry lookahead is used over the four-bit field within the device. When devices are cascaded, the carry output $\left(\mathrm{C}_{\mathrm{n}+4}\right)$ is connected to the carry input ( $C_{n}$ ) of the next device. The Am25LS2517 can also detect two's complement overflow. The overflow output (OVR) is defined logically as $C_{n+3} \oplus C_{n+4}$.

LOGIC SYMBOLS


CONNECTION DIAGRAMS
Top Views


## Am25LS2518

Quad D Register With Standard And Three-State Outputs

## DISTINCTIVE CHARACTERISTICS

- Low-power Schottky version of the popular Am2918 and Am25S18
- Four standard totem-pole outputs
- Four three-state outputs
- Four D-type flip-flops
- Second sourced by T. I. as the SN54/74 LS388
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am25LS2518 consists of four D-type flip-flops with a buffered common clock. Information meeting the set-up and hold requirements on the D inputs is transferred to the O outputs on the LOW-to-HIGH transition of the clock.
The same data as on the Q outputs is enabled at the threestate $Y$ outputs when the "output control" ( $\overline{\mathrm{OE}}$ ) input is LOW. When the $\overline{\mathrm{OE}}$ input is HIGH, the Y outputs are in the high-impedance state.
The Am25LS2518 is a 4-bit, high-speed register intended for use in real-time signal processing systems where the standard outputs are used in a recursive algorithm and the three-state outputs provide access to a data bus to dump the results after a number of iterations.
The device can also be used as an address register or status register in computers or computer peripherals.
Likewise, the Am25LS2518 is also useful in certain display applications where the standard outputs can be decoded to drive LED's (or equivalent) and the three-state outputs are bus organized for occasional interrogation of the data as displayed.


LOGIC SYMBOL


$$
V_{C C}=\operatorname{Pin} 16
$$

$$
\text { GND }=\operatorname{Pin} 8
$$

## CONNECTION DIAGRAM

Top View


## Am25LS2518

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:
COM'L $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
MIN. $=4.75 \mathrm{~V}$
MAX. $=5.25 \mathrm{~V}$
MIL $\quad T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \% \quad$ MIN. $=4.50 \mathrm{~V}$
$\mathrm{MAX} .=5.50 \mathrm{~V}$

## DC CHARACTERISTICS OVER OPERATING RANGE

Parameters Description Test Conditions (Note 1

| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{Q}, \mathrm{I}_{\mathrm{OH}}=-660 \mu \mathrm{~A}$ | MIL | 2.5 | 3.4 |  | Volts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | COM'L | 2.7 | 3.4 |  |  |
|  |  |  | $\mathrm{MIL}, \mathrm{I} \mathrm{OH}=-1.0 \mathrm{~mA}$ |  | 2.4 | 3.4 |  |  |
|  |  |  | COM'L, ${ }^{\prime} \mathrm{OH}=2.6 \mathrm{~mA}$ |  | 2.4 | 3.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M_{I N} . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ |  |  |  | 0.4 | Volts |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  |  | 0.45 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| $\mathbf{V I H}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| $\mathbf{V}_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | MIL |  |  | 0.7 | Volts |
|  |  |  |  | COM ${ }^{\prime}$ L |  |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input Clamp Voltage | $V_{C C}=$ MIN., $I_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $V_{C C}=M A X ., V_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  |  | -0.36 | mA |
| ${ }^{1} \mathrm{IH}$ | Input HIGH Current | $V_{C C}=M A X ., V_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |  |  |  |  | 0.1 | mA |
| ${ }^{\text {I OZ }}$ | Off-State (High-Impedance) Output Current | $V_{C C}=$ MAX. | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  |  | -20 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=2$ |  |  |  | 20 |  |
| ${ }^{1} \mathrm{SC}$ | Output Short Circuit Current (Note 3) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. |  |  | -15 |  | -85 | mA |
| ${ }^{\prime} \mathrm{CC}$ | Power Supply Current (Note 4) | $V_{C C}=$ MAX. |  |  |  | 17 | 28 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. ICC is measured with all inputs at 4.5 V and all outputs open.

| Am25LS |  |
| :--- | ---: |
| MAXIMUM RATINGS (Above which the useful life may be impaired) | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Storage Temperature | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Temperature (Ambient) Under Bias | -0.5 V to +7.0 V |
| Supply Voltage to Ground Potential Continuous | -0.5 V to $+\mathrm{V}_{\mathrm{cC}} \mathrm{max}$ |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to +7.0 V |
| DC Input Voltage | 30 mA |
| DC Output Current, Into Outputs | -30 mA to +5.0 mA |
| DC Input Current |  |

## Am25LS2518

SWITCHING CHARACTERISTICS
( $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ )

| Parameters | Description |  | Min. | Typ. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Clock to $\mathrm{O}_{\mathrm{i}}$ |  |  | 18 | 27 | ns |  |
| tPHL |  |  |  | 18 | 27 |  | $\begin{aligned} C_{L} & =15 \mathrm{pF} \\ R_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| tPLH | Clock to $\mathrm{Y}_{\mathrm{i}}(\overline{O E} \mathrm{LOW})$ |  |  | 18 | 27 | ns |  |
| tPHL |  |  |  | 18 | 27 |  |  |
| tpw | Clock Pulse Width | LOW | 18 |  |  | ns |  |
|  |  | HIGH | 15 |  |  |  |  |
| $\mathrm{t}_{\text {s }}$ | Data |  | 15 |  |  | ns |  |
| th | Data |  | 5.0 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{ZH}}$ | $\overline{O E}$ to $Y_{i}$ |  |  | 7.0 | 11 | ns |  |
| ${ }^{\text {t }} \mathrm{LL}$ |  |  |  | 8 | 12 |  |  |
| ${ }_{\text {t }}^{\mathrm{Hz}}$ | $\overline{\mathrm{OE}}$ to $\mathrm{Y}_{\mathrm{i}}$ |  |  | 14 | 21 | ns | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$ |
| ${ }^{\text {t }} \mathrm{L} \mathrm{Z}$ |  |  |  | 12 | 18 |  | $R_{L}=2.0 \mathrm{k} \Omega$ |
| $f_{\text {max }}$ | Maximum Clock Frequency (Note 1) |  | 35 | 50 |  | MHz |  |

Note 1. Per industry convention, $f_{\max }$ is the worst case value of the maximum device operating frequency with no constraints on $t_{r}, t_{f}$, pulse width or duty cycle.

| SWITCHING CHARACTERISTICS OVER OPERATING RANGE* |  |  | Am25LS COM'L |  | Am25LS MIL |  |  | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description |  | $\begin{gathered} T_{A}=0 \\ V_{C C} \\ M i n . \end{gathered}$ | $\begin{gathered} 0+70^{\circ} \mathrm{C} \\ \mathrm{~V} \pm 5 \% \\ \text { Max. } \end{gathered}$ | $\begin{array}{r} T_{A}=- \\ V_{C C} \\ M i n . \end{array}$ | $\begin{aligned} & \text { to }+125^{\circ} \mathrm{C} \\ & \mathrm{~V} \pm 10 \% \end{aligned}$ <br> Max. | Units |  |
| tPLH | Clock to $\mathrm{Q}_{\mathrm{i}}$ |  |  | 38 |  | 45 | ns | $\begin{aligned} C_{L} & =50 \mathrm{pF} \\ R_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| tPHL |  |  |  | 38 |  | 45 |  |  |
| tPLH | Clock to $Y_{i}(\overline{O E}$ LOW) |  |  | 35 |  | 40 | ns |  |
| tPHL |  |  |  | 35 |  | 40 |  |  |
| ${ }^{\text {tpw }}$ | Clock Pulse Width | LOW | 20 |  | 20 |  | ns |  |
|  |  | HIGH | 20 |  | 20 |  |  |  |
| $\mathrm{t}_{5}$ | Data |  | 15 |  | 15 |  | ns |  |
| th | Data |  | 5.0 |  | 5.0 |  | ns |  |
| ${ }^{\text {t }} \mathrm{ZH}$ | $\overline{\mathrm{OE}}$ to $\mathrm{Y}_{i}$ |  |  | 15 |  | 17 | ns |  |
| ${ }^{\text {t }} \mathrm{L}$ L |  |  |  | 16 |  | 17 |  |  |
| ${ }^{\text {t }} \mathrm{HZ}$ | $\overline{O E}$ to $Y_{i}$ |  |  | 27 |  | 30 | ns | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$ |
| ${ }^{\text {t }}$ L |  |  |  | 24 |  | 30 |  | $R_{L}=2.0 \mathrm{k} \Omega$ |
| ${ }^{\prime}$ max | Maximum Clock Frequency (Note 1) |  | 30 |  | 25 |  | MHz |  |

*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

## DEFINITION OF FUNCTIONAL TERMS

$D_{i}$ The four data inputs to the register
$\mathbf{Q}_{\mathbf{i}}$ The four data outputs of the register with standard totem-pole active pull-up outputs. Data is passed noninverted.
$\mathbf{Y}_{\mathbf{i}}$ The four three-state data outputs of the register. When the three-state outputs are enabled, data is passed noninverted. A HIGH on the "output control" input forces the $Y_{i}$ outputs to the high-impedance state.
CP Clock. The buffered common clock for the register. Enters data on the LOW-to-HIGH transition.
$\overline{\mathrm{OE}}$ Output Control. When the $\overline{\mathrm{OE}}$ input is HIGH, the Yi outputs are in the high-impedance state. When the $\overline{O E}$ input is LOW, the TRUE register data is present at the $Y_{i}$ outputs.

TRUTH TABLE

| INPUTS |  |  | OUTPUTS |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{O E}$ | $\underset{\text { CP }}{\text { CLOCK }}$ | D | 0 | $Y$ |  |
| H | L | x | NC | z | - |
| H | H | X | NC | z | - |
| H | $\uparrow$ | L | L | z | - |
| H | $\uparrow$ | H | H | z | - |
| L | $\uparrow$ | L | L | L | - |
| L | $\uparrow$ | H | H | H | - |
| L | - | - | L | L | 1 |
| L | - | - | H | H | 1 |

$L=$ LOW
$H=$ HIGH
$X=$ Don't care

NC = No change
$\uparrow=$ LOW to HIGH transition
Z $=$ High impedance

Note: 1. When $\overline{O E}$ is LOW, the $Y$ output will be in the same logic state as the Q output.

Metallization and Pad Layout


LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS


Note: Actual current flow direction shown.


## APPLICATIONS



The Am25LS2518 used as display register with bus interrogate capability.


The Am25LS2518 as a variable length (1, 2, 3 or 4 word) shift register.

# Am25LS2519 <br> Quad Register With Two Independently Controlled Three-State Outputs 

## DISTINCTIVE CHARACTERISTICS

- Two sets of fully buffered three-state outputs
- Four D-type flip-flops
- Polarity control on W outputs
- Buffered common clock enable
- Buffered common asynchronous clear
- Separate buffered common output enable for each set of outputs
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am25LS2519 consists of four D-type flip-flops with a buffered common clock enable. Information meeting the set-up and hold time requirements of the $D$ inputs is transferred to the flip-flop outputs on the LOW-to-HIGH transition of the clock. Data on the Q outputs of the flip-flops is enabled at the three-state outputs when the output control $(\overline{\mathrm{OE}})$ input is LOW. When the appropriate $\overline{\mathrm{OE}}$ input is HIGH, the outputs are in the high impedance state. Two independent sets of outputs $-W$ and $Y$ - are provided such that the register can simultaneously and independently drive two buses. One set of outputs contains a polarity control such that the outputs can either be inverting or non-inverting.

The device also features an active LOW asynchronous clear. When the clear input is LOW, the O output of the internal flip-flops are forced LOW independent of the other inputs. The Am25LS2519 is packaged in a space saving ( 0.3 -inch row spacing) 20 -pin package.


Note: Pin 1 is marked for orientation.

## Am25LS2519

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:
COM'L $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \% \quad$ MIN. $=4.75 \mathrm{~V}$
MIL $\quad \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \% \quad \mathrm{MIN} .=4.50 \mathrm{~V}$
MAX. $=5.25 \mathrm{~V}$

DC CHARACTERISTICS OVER OPERATING RANGE
Parameters Description Test Conditions (Note 1
Typ.

| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{MIL}, \mathrm{IOH}=-1.0 \mathrm{~mA}$ |  | 2.4 | 3.4 | Max. | Volts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{COM}^{\prime} \mathrm{L}, \mathrm{IOH}^{\prime}=-2.6 \mathrm{~mA}$ |  | 2.4 | 3.4 |  |  |
| $\mathrm{v}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{OL}=4.0 \mathrm{~mA}$$\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  |  | 0.4 | Volts |
|  |  |  |  |  |  |  | 0.45 |  |
|  |  |  | ${ }^{1} \mathrm{OL}=$ |  |  |  | 0.5 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | MIL |  |  | 0.7 | Volts |
|  |  |  |  | COM'L |  |  | 0.8 |  |
| $v_{1}$ | Input Clamp Voltage | $\mathrm{V}_{C C}=$ MIN., $\mathrm{I}^{\prime} \mathrm{N}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| IIL | Input Low Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  |  | -0.36 | mA |
| $\mathrm{I}_{1} \mathrm{H}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| 1 | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |  |  |  |  | 0.1 | mA |
| ${ }^{\prime} \mathrm{OZ}$ | Off-State (High-Impedance) Output Current | $V_{C C}=$ MAX. | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  |  | -20 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  |  | 20 |  |
| Isc | Output Short Circuit Current (Note 3) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. |  |  | -15 |  | -85 | mA |
| ${ }^{\prime} \mathrm{CC}$ | Power Supply Current (Note 4) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. |  | MIL |  | 24 | 36 | mA |
|  |  |  |  | COM'L |  | 24 | 39 |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. Inputs grounded; outputs open.

## Am25LS

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to +V CC max |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

## SWITCHING CHARACTERISTICS

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ )

| Parameters |  |  | Min. | Typ. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {tPHL }}$ | Clock to $\mathrm{Y}_{\mathrm{i}}$ |  |  | 22 | 33 | ns | $\begin{aligned} & C_{L}=15 \mathrm{pF} \\ & R_{L}=2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }_{\text {t }}$ |  |  |  | 20 | 30 |  |  |
| tPLH | Clock to $\mathrm{W}_{\mathrm{i}}$ (Either Polarity) |  |  | 24 | 36 | ns |  |
| ${ }_{\text {tr }}{ }^{\text {chL }}$ |  |  |  | 24 | 36 |  |  |
| $\mathrm{t}_{\mathrm{PHL}}$ | Clear to $Y_{i}$ |  |  | 29 | 43 | ns |  |
| $t_{\text {PLH }}$ | Clear to $\mathrm{W}_{\mathrm{i}}$ |  |  | 25 | 37 | ns |  |
| $t_{\text {PHL }}$ |  |  |  | 30 | 45 |  |  |
| $t_{\text {PLH }}$ | Polarity to $\mathrm{W}_{\mathbf{i}}$ |  |  | 23 | 34 | ns |  |
| ${ }_{\text {tPHL }}$ |  |  |  | 25 | 37 |  |  |
| $t_{\text {pw }}$ | Clear |  | 18 |  |  | ns |  |
| $t_{\text {pw }}$ | ClockPulse Width | LOW | 15 |  |  | ns |  |
|  |  | HIGH | 18 |  |  |  |  |
| $t_{s}$ | Data |  | 15 |  |  | ns |  |
| $t_{\text {h }}$ | Data |  | 5 |  |  | ns |  |
| $\mathrm{t}_{\text {s }}$ | Data Enable |  | 20 |  |  | ns |  |
| $t_{\text {h }}$ | Data Enable |  | 0 |  |  | ns |  |
| $t_{\text {s }}$ | Set-up Time, Clear Recovery (Inactive) to Clock |  | 20 | 15 |  | ns |  |
| $\mathrm{t}_{\mathrm{ZH}}$ | Output Enable to W or Y |  |  | 11 | 17 | ns |  |
| $\mathrm{t}_{\mathrm{z}} \mathrm{L}$ |  |  |  | 13 | 20 |  |  |
| $\mathrm{t}_{\mathrm{HZ}}$ | Output Enable to W or Y |  |  | 13 | 20 | ns | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$ |
| $t_{L Z}$ |  |  |  | 11 | 17 |  | $\mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega$ |
| $f_{\text {max }}$ | Maximum Clock Frequency (Note 1) |  | 35 | 45 |  | MHz | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega \end{aligned}$ |

Note 1. Per industry convention, $f_{\max }$ is the worst case value of the maximum device operating frequency with no constraints on $t_{r}$, $t_{f}$ pulse width or duty cycle.

| SWITCHING CHARACTERISTICS OVER OPERATING RANGE* |  |  | Am25LS COM'L |  | Am25LS MIL |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \mathbf{T}_{\mathrm{A}}= \\ & \mathbf{V}_{\mathrm{CC}} \\ & \mathbf{M i n .} \end{aligned}$ | $\begin{gathered} +70^{\circ} \mathrm{C} \\ \mathrm{~V} \pm 5 \% \\ \text { Max. } \end{gathered}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-5! \\ \mathrm{V}_{\mathrm{CC}}= \\ \text { Min. } \end{gathered}$ | $\begin{aligned} & +125^{\circ} \mathrm{C} \\ & \pm 10 \% \\ & \text { Max. } \end{aligned}$ |  |  |
| $\mathrm{t}_{\text {PLH }}$ | Clock to $\mathrm{Y}_{\mathbf{i}}$ |  |  | 39 |  | 42 | ns | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| $\mathrm{t}_{\mathrm{PHL}}$ |  |  |  | 39 |  | 45 |  |  |
| $t_{\text {PLH }}$ | Clock to $\mathrm{W}_{\mathrm{i}}$ (Either Polarity) |  |  | 41 |  | 43 | ns |  |
| ${ }_{\text {tPHL }}$ |  |  |  | 44 |  | 48 |  |  |
| $t_{\text {PHL }}$ | Clear to $\mathrm{W}_{\mathrm{i}}$ |  |  | 52 |  | 58 | ns |  |
| $t_{\text {PLH }}$ |  |  |  | 42 |  | 43 | ns |  |
| $\mathrm{t}_{\text {PHL }}$ |  |  |  | 51 |  | 53 |  |  |
| $\mathrm{t}_{\text {PLH }}$ | Polarity to $\mathrm{W}_{\mathbf{i}}$ |  |  | 41 |  | 45 | ns |  |
| ${ }_{\text {tPHL }}$ |  |  |  | 42 |  | 44 |  |  |
| $t_{\text {pw }}$ | Clear |  | 20 |  | 20 |  | ns |  |
| $t_{\text {pw }}$ | Clock | LOW | 20 |  | 20 |  | ns |  |
|  |  | HIGH | 20 |  | 20 |  |  |  |
| $\mathrm{t}_{\mathrm{s}}$ | Data |  | 15 |  | 15 |  | ns |  |
| $t_{n}$ | Data |  | 10 |  | 10 |  | ns |  |
| $\mathrm{t}_{\mathrm{s}}$ | Data Enable |  | 25 |  | 25 |  | ns |  |
| $t_{n}$ | Data Enable |  | 0 |  | 0 |  | ns |  |
| $t_{\text {s }}$ | Set-up Time, Clear Recovery (Inactive) to Clock |  | 23 |  | 24 |  | ns |  |
| $\mathrm{tzH}_{\mathrm{H}}$ | Output Enable to $\mathrm{W}_{\mathrm{i}}$ or $\mathrm{Y}_{\mathrm{i}}$ |  |  | 24 |  | 27 | ns |  |
| $\mathrm{t}_{\mathrm{ZL}}$ |  |  |  | 29 |  | 35 |  |  |
| $\mathbf{t}_{\mathrm{HZ}}$ | Output Enable to $\mathrm{W}_{\mathrm{i}}$ or $\mathrm{Y}_{\mathrm{i}}$ |  |  | 33 |  | 45 | ns | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{LZ}}$ |  |  |  | 22 |  | 26 |  | $\mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega$ |
| $f_{\text {max }}$ | Maximum Clock Frequency (Note 1) |  | 30 |  | 25 |  | MHz | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega \\ & \hline \end{aligned}$ |

[^27]FUNCTION TABLE

| FUNCTION | INPUTS |  |  |  |  |  |  | INTERNAL Q | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CP | $\mathrm{D}_{\mathbf{i}}$ | $\bar{E}$ | $\overline{\text { CLR }}$ | POL | OE-W | $\overline{\text { OE-Y }}$ |  | $W_{i}$ | $\mathbf{Y}_{\mathbf{i}}$ |
| Output Three-State Control | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline x \\ & x \\ & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ | NC <br> NC <br> NC <br> NC | Z <br> Enabled Z <br> Enabled | Enabled $\mathbf{Z}$ $\mathbf{Z}$ Enabled |
| Wi Polarity | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{x} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & L \\ & L \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | NC <br> NC | Non-Inverting Inverting | Non-Inverting Non-Inverting |
| Asynchronous Clear | $\begin{aligned} & \mathrm{x} \\ & \mathrm{X} \\ & \hline \end{aligned}$ | $\begin{gathered} \mathrm{X} \\ \mathrm{X} \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & L \\ & L \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ |
| Clock Enabled |  | $\begin{aligned} & \mathrm{X} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \hline \end{aligned}$ | $\begin{aligned} & H \\ & H \\ & H \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & X \\ & L \\ & H \\ & L \\ & H \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & X \\ & L \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{gathered} \text { NC } \\ L \\ L \\ H \\ H \end{gathered}$ | $\begin{gathered} N C \\ L \\ H \\ H \\ L \end{gathered}$ | $\begin{gathered} N C \\ L \\ L \\ H \\ H \end{gathered}$ |


| $L=$ LOW | $X=$ Don't Care |
| :--- | :--- |
| $H=$ HIGH | NC = No Change |
| $Z=$ High Impedance | $\uparrow=$ LOW to HIGH Transition |

## DEFINITION OF FUNCTIONAL TERMS

$D_{i} \quad$ Any of the four D flip-flop data lines.
$\overline{\mathbf{E}} \quad$ Clock Enable. When LOW, the data is entered into the register on the next clock LOW-toHIGH transition. When HIGH, the data in the register remains unchanged, regardless of the data in.

CP Clock Pulse. Data is entered into the register on the LOW-to-HIGH transition.
$\overline{\mathrm{OE}-\mathrm{W}}, \overline{\mathrm{OE}-\mathrm{Y}}$ Output Enable. When $\overline{\mathrm{OE}}$ is LOW, the register is enable to the output. When HIGH, the output is in the high-impedance state. The $\overline{\mathrm{OE}-\mathrm{W}}$ controls the W set of outputs, and $\overline{\mathrm{OE}-\mathrm{Y}}$ controls the $Y$ set.
$\mathbf{Y}_{\mathbf{i}} \quad$ Any of the four non-inverting three-state output lines.
$\mathbf{W}_{\mathbf{i}} \quad$ Any of the four three-state outputs with polarity control.
POL Polarity Control. The $W_{i}$ outputs will be noninverting when POL is LOW, and when it is HIGH, the outputs are inverting.
$\overline{\text { CLR }} \quad$ Asynchronous Clear. When $\overline{C L R}$ is LOW, the internal Q flip-flops are reset to LOW.

Am25LS
LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS


## APPLICATION



Convenient Register Content Monitor or Test Point


## Am25LS2520

## Octal D-Type Flip-Flop With Clear, Clock Enable And Three-State Control

## DISTINCTIVE CHARACTERISTICS

- Buffered common clock enable input
- Buffered common asynchronous clear input
- Three-state outputs
- 8-bit, high-speed parallel register with positive edge-triggered, D-type flip-flops
- Am25LS Family offers improved sink current, source current and noise margin
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am25LS2520 is an 8-bit register built using advanced Low-Power Schottky technology. The register consists of eight D-type flip-flops with a buffered common clock, a buffered common clock enable, a buffered asynchronous clear input, and three-state outputs.
When the clear input is LOW, the internal flip-flops of the register are reset to logic 0 (LOW), independent of all other inputs. When the clear input is HIGH, the register operates in the normal fashion.
When the three-state output enable ( $\overline{O E}$ ) input is LOW, the Y outputs are enabled and appear as normal TTL outputs. When the output enable ( $\overline{\mathrm{OE}}$ ) input is HIGH, the $Y$ outputs are in the high impedance (three-state) condition. This does not affect the internal state of the flip-flop Q output.
The clock enable input ( $\bar{E}$ ) is used to selectively load data into the register. When the $\overline{\mathrm{E}}$ input is HIGH, the register will retain its current data. When the $\overline{\mathrm{E}}$ is LOW, new data is entered into the register on the LOW-to-HIGH transition of the clock input.
This device is packaged in a space-saving (0.4-inch row spacing) 22-pin package.

LOGIC DIAGRAM


## CONNECTION DIAGRAM

Top View


Note: Pin 1 is marked for orientation.

LOGIC SYMBOL

$V_{C C}=\operatorname{Pin} 22$
GND $=\operatorname{Pin} 11$

## Am25LS2520

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

| COM'L | $\top_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | MIN. $=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ | MIN. $=4.50 \mathrm{~V}$ | MAX. $=5.50 \mathrm{~V}$ |

DC CHARACTERISTICS OVER OPERATING RANGE Typ. Tin Ther
Parameters Description Test Conditions (Note 1)

| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | MIL, $\mathrm{IOH}^{=}=-1.0 \mathrm{~mA}$ |  | 2.4 | 3.4 |  | Volts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COM'L | -2.6mA | 2.4 | 3.4 |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}^{\prime} \mathrm{LL}=4$ |  |  |  | 0.4 | Volts |
|  |  |  | $1 \mathrm{OL}=8.0 \mathrm{~mA}$ |  |  |  | 0.45 |  |
| $V_{1 H}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
|  | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | MIL |  |  | 0.7 | Volts |
| $V_{\text {IL }}$ |  |  |  | COM'L |  |  | 0.8 |  |
| $v_{1}$ | Input Clamp Voltage | $V_{C C}=$ MIN., $I_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $V_{C C}=$ MAX., $V_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  |  | -0.36 | mA |
| 1/H | Input HIGH Current | $V_{C C}=$ MAX., $V_{I N}=2.7 \mathrm{~V}$ |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| 1 | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=$ MAX., $\mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |  |  |  |  | 0.1 | mA |
|  | Off-State (High-Impedance) Output Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. | $\mathrm{V}_{\mathrm{O}}=0$ |  |  |  | -20 | $\mu \mathrm{A}$ |
| \% |  |  | $\mathrm{V}_{\mathrm{O}}=2$ |  |  |  | 20 |  |
| Isc | Output Short Circuit Current (Note 3) | $\mathrm{V}_{C C}=\mathrm{MAX}$. |  |  | -15 |  | -85 | mA |
| Icc | Power Supply Current (Note 4) | $V_{C C}=$ MAX. |  |  |  | 24 | 37 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. All outputs open, $\bar{E}=G N D, D i$ inputs $=C L R=\overline{O E}=4.5 \mathrm{~V}$. Apply momentary ground, then 4.5 V to clock input.

## Am25LS

MAXIMUM RATINGS (Above which the useful life may be impaired)

|  | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :---: |
| Storage Temperature | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Temperature (Ambient) Under Bias | -0.5 V to +7.0 V |
| Supply Voltage to Ground Potential Continuous | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to +7.0 V |
| DC Input Voltage | 30 mA |
| DC Output Current, Into Outputs | -30 mA to +5.0 mA |
| DC Input Current |  |

Am25LS2520
SWITCHING CHARACTERISTICS
( $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{C}}=5.0 \mathrm{~V}$ )

| Parameters | Description |  | Min. | Typ. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tple | Clock to $\mathrm{Y}_{\mathrm{i}}$ (OE LOW) |  |  | 18 | 27 | ns | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =15 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }_{\text {tpHL }}$ |  |  |  | 24 | 36 |  |  |
| ${ }^{\text {tPHL }}$ | Clear to $Y$ |  |  | 22 | 35 | ns |  |
| $\mathrm{t}_{\text {s }}$ | Data ( $\mathrm{D}_{\mathrm{i}}$ ) |  | 10 | 3 |  | ns |  |
| $t_{h}$ | Data ( $\mathrm{D}_{\mathrm{i}}$ ) |  | 10 | 3 |  | ns |  |
| $\mathrm{t}_{\mathrm{s}}$ | Enable ( $\overline{\text { E }}$ ) | Active | 15 | 10 |  | ns |  |
|  |  | Inactive | 20 | 12 |  |  |  |
| $t_{\text {h }}$ | Enable (E) |  | 0 | 0 |  | ns |  |
| $\mathrm{t}_{\text {s }}$ | Clear Recovery (In-Active) to Clock |  | 11 | 7 |  | ns |  |
| ${ }^{\text {tpw }}$ | Clock | HIGH | 20 | 14 |  | ns |  |
|  |  | LOW | 25 | 13 |  |  |  |
| ${ }_{\text {tpw }}$ | Clear |  | 20 | 13 |  | ns |  |
| ${ }^{\text {Z }} \mathrm{L}$ | $\overline{\mathrm{OE}}$ to $\mathrm{Y}_{\mathrm{i}}$ |  |  | 9 | 13 | ns |  |
| ${ }^{\text {Z }} \mathrm{L}$ |  |  |  | 14 | 21 |  |  |
| ${ }_{\text {t }}^{\text {Hz }}$ | $\overline{\mathrm{OE}}$ to $\mathrm{Y}_{\mathrm{i}}$ |  |  | 20 | 30 | ns | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$ |
| t LZ |  |  |  | 24 | 36 |  | $\mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega$ |
| $f_{\text {max }}$ | Maximum Clock Frequency (Note 1) |  |  | 40 |  | MHz |  |

Note 1. Per industry convention, $f_{\max }$ is the worst case value of the maximum device operating frequency with no constraints on $t_{r}, t_{f}$, pulse width or duty cycle.

## SWITCHING CHARACTERISTICS

 OVER OPERATING RANGE*| Parameters | Description |  | $V_{\text {cc }}=5.0 \mathrm{~V} \pm 5 \%$ |  | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |  |
| ${ }_{\text {tPLH }}$ | Clock to $\mathrm{Y}_{\mathrm{i}}$ (OE LOW) |  |  | 33 |  | 39 | ns | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| tPHL |  |  |  | 45 |  | 54 |  |  |
| ${ }^{\text {tPHL }}$ | Clear to $Y$ |  |  | 43 |  | 51 | ns |  |
| $\mathrm{t}_{\text {s }}$ | $\text { Data ( } \mathrm{D}_{\mathrm{i}} \text { ) }$ |  | 12 |  | 15 |  | ns |  |
| $t_{\text {h }}$ | Data ( $\mathrm{D}_{\mathrm{i}}$ ) |  | 12 |  | 15 |  | ns |  |
| $\mathrm{t}_{\text {s }}$ | Enable ( $\overline{\text { E }}$ ) | Active | 17 |  | 20 |  | ns |  |
|  |  | Inactive | 20 |  | 23 |  |  |  |
| $t_{\text {h }}$ | Enable ( $\overline{\mathrm{E}}$ ) |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\text {s }}$ | Clear Recovery (In-Active) to Clock |  | 13 |  | 15 |  | ns |  |
| ${ }^{\text {tpw }}$ | Clock | HIGH | 25 |  | 30 |  | ns |  |
|  |  | LOW | 30 |  | 35 |  |  |  |
| ${ }^{\text {tpw }}$ | Clear |  | 22 |  | 25 |  | ns |  |
| ${ }^{\text {Z }} \mathrm{H}$ | $\overline{\mathrm{OE}}$ to $\mathrm{Y}_{\mathrm{i}}$ |  |  | 19 |  | 25 | ns |  |
| ${ }^{\text {Z }} \mathrm{L}$ L |  |  |  | 30 |  | 39 |  |  |
| ${ }_{\text {t }} \mathrm{Hz}$ | $\overline{\mathrm{OE}}$ to $\mathrm{Y}_{\mathrm{i}}$ |  |  | 35 |  | 40 | ns | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$ |
| ${ }_{\text {t }} \mathrm{LZ}$ |  |  |  | 39 |  | 42 |  | $R_{L}=2.0 \mathrm{k} \Omega$ |
| $f_{\text {max }}$ | Maximum Clock Frequency (Note 1) |  | 25 |  | 20 |  | MHz |  |

*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

## DEFINITION OF FUNCTIONAL TERMS

$\mathbf{D}_{\mathbf{i}} \quad$ The D flip-flop data inputs.
$\overline{\mathbf{C L R}} \quad$ When the clear input is LOW, the $\mathrm{Q}_{\mathrm{i}}$ outputs are LOW, regardless of the other inputs. When the clear input is HIGH, data can be entered into the register.
CP Clock Pulse for the Register; enters data into the register on the LOW-to-HIGH transition.
$\overline{\mathbf{E}} \quad$ Clock Enable, When the clock enable is LOW, data on the $D_{i}$ input is transferred to the $\mathrm{O}_{\mathrm{i}}$ output on the LOW-to-HIGH clock transition. When the clock enable is HIGH, the $Q_{i}$ outputs do not change state, regardless of the data or clock input transitions.
$\overline{\mathrm{OE}} \quad$ Output Control. When the $\overline{\mathrm{OE}}$ input is HIGH, the $Y_{i}$ outputs are in the high impedance state. When the $\overline{\mathrm{OE}}$ input is LOW, the TRUE register data is present at the $Y_{i}$ outputs.

FUNCTION TABLE

|  | Inputs |  |  |  |  | Internal | Outputs |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Function | $\overline{\mathbf{O E}}$ | $\overline{\text { CLR }}$ | $\overline{\text { E }}$ | $\mathbf{D}_{\mathbf{i}}$ | CP | $\mathbf{Q}_{\mathbf{i}}$ | $\mathbf{Y}_{\mathbf{i}}$ |
| Hi-Z | H | X | X | X | X | X | Z |
| Clear | H | L | X | X | X | L | Z |
|  | L | L | X | X | X | L | L |
| Hold | H | H | H | X | X | NC | Z |
|  | L | H | H | X | X | NC | NC |
| Load | H | H | L | L | $\uparrow$ | L | Z |
|  | H | H | L | H | $\uparrow$ | H | Z |
|  | L | H | L | L | $\uparrow$ | L | L |
|  | L | H | L | H | $\uparrow$ | H | H |

$\mathrm{H}=\mathrm{HIGH}$<br>L = LOW<br>$\mathrm{X}=$ Don't Care

NC = No Change
$\uparrow=$ LOW-to-HIGH Transition
$Z=$ High Impedance


| ORDERING INFORMATION |  |  |
| :---: | :---: | :---: |
| Package Type | Temperature Range | Order <br> Number |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25LS2520PC |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25LS2520DC |
| Dice | $0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}$ | AM25LS2520XC |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25LS2520DM |
| Hermetic Flat Pak | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25 LS2520FM |
| Dice | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |



A typical Computer Control Unit for a microprogrammed machine.


The Am25LS2520 is a useful device in interfacing with the Am9080A system buses.

## Am25LS2521 <br> Eight-Bit Equal-To Comparator

## DISTINCTIVE CHARACTERISTICS

- 8-bit byte oriented equal comparator
- Cascadable using $\bar{E}_{I N}$
- High-speed, Low-Power Schottky technology
- $t_{\text {pd }} A \bullet B$ to EOUT in 9ns
- Standard 20-pin package
- 100\% product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am25LS2521 is an 8-bit "equal to" comparator capable of comparing two 8 -bit words for "equal to" with provision for expansion or external enabling. The matching of the two 8-bit inputs plus a logic LOW on the $\bar{E}_{\text {IN }}$ produces an active LOW on the output $\overline{\mathrm{E}}$ OUT.

The logic expression for the device can be expressed as: $\bar{E}_{\text {OUT }}=\left(A_{0} \odot B_{0}\right)\left(A_{1} \odot B_{1}\right)\left(A_{2} \odot B_{2}\right)\left(A_{3} \odot B_{3}\right)\left(A_{4} \odot B_{4}\right)$ $\left(A_{5} \odot B_{5}\right)\left(A_{7} \odot B_{7}\right) E_{I N}$. It is obvious that the expression is valid where $A_{0}-A_{7}$ and $B_{0}-B_{7}$ are expressed as either assertions or negations. This is also true for pair of terms i.e. $A_{0}$ can be compared with $B_{0}$ at the same time $\bar{A}_{1}$ is compared with $\overline{\mathrm{B}}_{1}$. It is only essential that the polarity of the paired terms be maintained.

LOGIC DIAGRAM



## Am25LS2521

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

| COM'L | $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | MIN. $=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $\mathrm{T}_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ | MIN. $=4.50 \mathrm{~V}$ | MAX. $=5.50 \mathrm{~V}$ |

## DC CHARACTERISTICS OVER OPERATING RANGE

| Parameters | Description | Test Con | ditions (N |  | Min. | Typ. (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \begin{array}{l} V_{C C}=M I N . \\ V_{I N}=V_{I H} \text { or } V_{I L} \end{array} \quad I_{O H}=-440 \mu \mathrm{~A} \end{aligned}$ |  | MIL | 2.5 |  |  | Volts |
|  |  |  |  | COM ${ }^{\prime}$ L | 2.7 |  |  |  |
| $\mathrm{v}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{IOL}=4.0 \mathrm{~mA}$ |  |  |  | 0.4 | Volts |
|  |  |  | $\mathrm{I}^{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  |  | 0.45 |  |
|  |  |  | $1 \mathrm{OL}=12 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| $\mathrm{V}_{\mathbf{I H}}$ | Input HIGH Level | Guaranteed input logical HIĞH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input ıogical LOW voltage for all inputs |  | MIL |  |  | 0.7 | Volts |
|  |  |  |  | COM ${ }^{\text {L }}$ |  |  | 0.8 |  |
| $v_{1}$ | Input Clamp Voltage | $V_{C C}=$ MIN., $I_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  | $\mathrm{A}_{\mathrm{i}}, \mathrm{B}_{\mathrm{i}}$ |  |  | -0.36 | mA |
|  |  |  |  | $\overline{\mathrm{E}}$ |  |  | -0.72 |  |
| $\mathrm{I}_{\mathbf{H}}$ | Input HIGH Current | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  | $A_{i}, B_{i}$ |  |  | 20 | $\mu \mathrm{A}$ |
|  |  |  |  | $\bar{E}$ |  |  | 40 |  |
| 1 | Input HIGH Current | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{1 N}=7.0 \mathrm{~V}$ |  | $\mathrm{A}_{\mathrm{i}}, \mathrm{B}_{\mathrm{i}}$ |  |  | 0.1 | mA |
|  |  |  |  | $\overline{\mathrm{E}}$ |  |  | 0.2 |  |
| Isc | Output Short Circuit Current (Note 3) | $\mathrm{V}_{C C}=\mathrm{MAX}$. |  |  | -15 |  | -85 | mA |
| 'cc | Power Supply Current (Note 4) | $V_{C C}=$ MAX. |  |  |  | 27 | 40 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. $\bar{E}=$ GND, all other inputs and outputs open.

MAXIMUM RATINGS (Above which the useful life mav be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to +V CC max |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

## SWITCHING CHARACTERISTICS

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V} \mathrm{CC}=5.0 \mathrm{~V}$ )

| Parameters | Description | Min. | Typ. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}$ | $A_{i}$ or $B_{i}$ to Equal |  | 9 | 15 | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega \end{aligned}$ |
| $t_{\text {PHL }}$ |  |  | 9 | 15 |  |  |
| $t_{\text {PLH }}$ | $\bar{E}$ to Equal |  | 5 | 7 | ns |  |
| $\mathbf{t}_{\text {PHL }}$ |  |  | 6 | 8 |  |  |


| SWITCHING CHARACTERISTICS OVER OPERATING RANGE * |  | Am25LS COM'L |  | Am25LS MIL |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $T_{A}=0^{\circ}$ $\mathbf{V}_{\mathrm{cc}}=$ <br> Min. | $\begin{gathered} +70^{\circ} \mathrm{C} \\ \mathrm{~V} \pm 5 \% \\ \text { Max. } \end{gathered}$ | $\begin{gathered} T_{A}=-55 \\ V_{C C}= \\ M i n . \end{gathered}$ | $\begin{aligned} & +125^{\circ} \mathrm{C} \\ & \pm 10 \% \\ & \text { Max. } \end{aligned}$ |  |  |
| $t_{\text {PLH }}$ | $\frac{A_{i} \text { or } B_{i} \text { to }}{\text { Equal Output }}$ |  | 20 |  | 22 | ns | $\begin{aligned} & C_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega \end{aligned}$ |
| $t_{\text {PHL }}$ |  |  | 19 |  | 21 |  |  |
| ${ }_{\text {PPLH }}$ | $\bar{E}$ to Equal Output |  | 10.5 |  | 12 | ns |  |
| $t_{\text {PHL }}$ |  |  | 12.5 |  | 15 |  |  |

*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.


## APPLICATION



MAX. ENABLE (HIGH-to-LOW) DELAY OVER 16-BITS
(Commercial Range)

| $t_{\text {PHL }}$ | $\mathbf{A}_{\boldsymbol{i}}$ or $\mathbf{B}_{\mathbf{i}}$ <br> to <br> $\bar{E}_{\text {OUT }}$ | 19 ns |
| :---: | :---: | :---: |
| $t_{\text {PHL }}$ | $\bar{E}_{\text {IN }}$ to <br> $\bar{E}_{\text {OUT }}$ | 12.5 ns |
| Total |  |  |

MICROPROCESSOR ENABLE CONTROLLED, SELECTABLE, ADDRESS DECODER

ORDERING INFORMATION

| Package <br> Type | Temperature <br> Range | Order <br> Number |
| :---: | :---: | :---: |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25LS2521PC |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25LS2521DC |
| Dice | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25LS2521XC |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25LS2521DM |
| Hermetic Flat Pak | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25LS2521FM |
| Dice | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25LS2521XM |

## Am25LS2524

Registered Comparator

## DISTINCTIVE CHARACTERISTICS

- Eight-bit bi-directional register with bus oriented inputoutput
- Independent serial input-output to register
- Register to bus comparator with equal to greater than and less than outputs
- Cascadable in groups of eight bits
- Comparator has open collector status outputs controlled by status enable
- Compare performed at 2's complement or magnitude
- Controlled by 2-bit function code
- Standard 20-pin package
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am25LS2524 is an eight-bit bi-directional register with parallel input and output plus serial input and output progressing from LSB to MSB. Also attached to the input/output is an eight-bit comparator with one port tied to the register output and the other port tied to the input/output pins. The device outputs are three open collector, active HIGH outputs representing "equal to", "greater than", "less than". Provision has been made to disable these outputs (to OFF state) by the use of Status Enable. The device functions are controlled by two control lines, $\mathrm{S}_{0} \mathrm{~S}_{1}$, to execute shift, load, hold, and readout.
A mode control has been provided to allow two's complement as well as magnitude cogpare. All data inputs, serial and parallel, are loaded by therising edge of the input clock. An output is also provided for caseading the device to accommodate wider bit fields ingroupsefeight bits per device.


# Am25LS2525 <br> System Clock Generator and Driver 

## DISTINCTIVE CHARACTERISTICS

- Single chip clock generator and driver
- Five different clock output waveforms for Am2900 and other bipolar and MOS systems
- Crystal controlled for stable system operation
- Oscillator to 33 MHz - oscillator output for external system timing
- Clock halt, single-step and wait controls
- Variable cycle lengths - 1-of-8 different cycle lengths may be programmed
- 20-Pin package
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## LOGIC DIAGRAM



## FUNCTIONAL DESCRIPTION

The Am25LS2525 is a single-chip general purpose clock generator/driver. It is controlled by a crystal, selected by the designer, and is microprogrammable to meet a variety of system speed requirements. The Am25LS2525 generates five different clock output waveforms tailored to meet the needs of Am2900 and other bipolar and MOS microprocessor based systems. Also, variable cycle lengths may be generated under microprogram control. One-of-eight different cycle lengths may be microprogrammed using the Cycle Length inputs L1, L2, and L3.
The Am25LS2525 oscillator runs at frequencies up to 33 MHz . An input pin is provided for a tank circuit which allows the use of overtone mode crystals. A buffered oscillator output is provided for external system timing.

Clock halt, single-step and wait controls are provided for the Am25LS2525. The HALT REQ inputhalts the clocks; the clocks resume when the HALIREO input is deactivated. The SINGLE-STEP input, which operates only when the clocks are halted, generates the clocks for a single cycle. The WAIT REQ input stops the clacks and puts the Am25LS2525 in a "wait" state. In this state, the cloeks remain stopped until an asynchronous READY inputsignal is received. The WAIT ACK output indicates when the Am25LS2525 is in the "wait" state The WAII REQ and READY inputs are pulse sensitive and are everridden by the HALT REQ input.
One-ot-eightsycle lengths may be microprogrammed using the Ly, 2, and L3 inputs. There are five clock output waveforms for each of the eight possible cycle lengths.

LOGIC SYMBOL


CONNECTION DIAGRAM
Top View


## Am25LS2535

Eight Input Multiplexer With Control Register

## DISTINCTIVE CHARACTERISTICS

- High speed eight-input multiplexer
- On-chip Multiplexer Select and Polarity Control Register
- Output polarity control for inverting or non-inverting output
- Common register enable
- Asynchronous register clear
- Three-state output for expansion
- Am25LS features improved noise margin, higher drive, and faster operation
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am25LS2535 is an eight-input Multiplexer with Control Register. The device features high speed from clock to output and is intended for use in high speed computer control units or structured state machine designs.

The Am25LS2535 contains an internal register which holds the $A, B$ and $C$ multiplexer select lines as well as the POL (polarity) control bit. When the Register Enable input $(\overline{R E})$ is LOW, new data is entered into the register on the LOW-toHIGH, transition of the clock. When $\overline{\mathrm{RE}}$ is HIGH, the register retains its current data. An asynchronous clear input ( $\overline{\mathrm{CLR}}$ ) is used to reset the register to a logic LOW level.
The $A, B$ and $C$ register outputs select one of eight multiplexer data inputs. A HIGH on the Polarity Control flip-flop output causes a true (non-inverting) multiplexer output, and a LOW causes the output to be inverted. In a computer control unit, this allows testing of either true or complemented flag data at the microprogram sequencer test input.
An active LOW Multiplexer Enable input ( $\overline{\mathrm{ME}}$ ) allows the selected multiplexer input to be passed to the output. When $\overline{M E}$ is HIGH, the output is determined only by the Polarity Control bit.
The Am25LS2535 also features a three-state Output Enable control ( $\overline{\mathrm{OE})}$ for expansion. When $\overline{\mathrm{OE}}$ is LOW, the output is enabled. When $\overline{O E}$ is HIGH, the output is in the high impedance state.


$V_{C C}=\operatorname{Pin} 20$
$G N D=\operatorname{Pin} 10$


LOGIC SYMBOL
Top View

## Am25LS2535

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:
COM'L $\quad \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \quad \mathrm{MIN} .=4.75 \mathrm{~V} \quad \mathrm{MAX} .=5.25 \mathrm{~V}$

MIL $\quad \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad V_{C C}=5.0 \mathrm{~V} \pm 10 \% \quad \mathrm{MIN} .=4.50 \mathrm{~V} \quad \mathrm{MAX} .=5.50 \mathrm{~V}$

## DC CHARACTERISTICS OVER OPERATING RANGE

| Parameter | Description | Test Co | itions ( |  | Min. | Typ. <br> (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{MIL}, \mathrm{IOH}^{=}=-2.0 \mathrm{~mA}$ |  | 2.4 | 3.4 |  | Volts |
|  |  |  | COM' ${ }^{\prime}$, $1 \mathrm{OH}=-6.5 \mathrm{~mA}$ |  | 2.4 | 3.2 |  |  |
| $\mathrm{v}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $1 \mathrm{OL}=4.0 \mathrm{~mA}$$\mathrm{I}^{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  |  | 0.4 | Volts |
|  |  |  |  |  |  |  | 0.45 |  |
|  |  |  | $1 \mathrm{OL}=20 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | MIL |  |  | 0.7 | Volts |
|  |  |  |  | COM'L |  |  | 0.8 |  |
| $v_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=$ MIN., $\mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $\begin{aligned} & V_{C C}=M A X ., \\ & V_{I N}=0.4 V \end{aligned}$ | $\overline{M E}, \overline{O E}, \overline{R E}$ |  |  |  | -0.72 | mA |
|  |  |  | $\mathrm{D}_{\mathrm{N}}, \mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{POL}, \mathrm{CP}, \overline{\mathrm{CLR}}$ |  |  |  | -2.0 |  |
| $\mathrm{IIH}^{\text {d }}$ | Input HIGH Current | $\begin{aligned} & V_{C C}=M A X ., \\ & V_{I N}=2.7 \mathrm{~V} \end{aligned}$ | $\overline{M E}, \overline{O E}, \overline{R E}$ |  |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{D}_{\mathrm{N}}, \mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{POL}, \mathrm{CP}, \overline{C L R}$ |  |  |  | 50 |  |
| 1 | Input HIGH Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \\ & \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V} \end{aligned}$ | $\overline{M E}, \overline{O E}, \overline{R E}$ |  |  |  | 0.1 | mA |
|  |  |  | $\mathrm{D}_{\mathrm{N}}, \mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{POL}, \mathrm{CP}, \overline{\mathrm{CLR}}$ |  |  |  | 1.0 |  |
| 'oz | Off-State (High-Impedance) Output Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. | $\mathrm{V}_{\mathrm{O}}=0.4$ |  |  |  | -50 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=2.4$ |  |  |  | 50 |  |
| Isc | Output Short Circuit Current (Note 3) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. |  |  | -40 |  | -100 | mA |
| Icc | Power Supply Current (Note 4) | $\mathrm{V}_{C C}=\mathrm{MAX}$. |  |  |  | 97 | 148 | mA |

[^28]MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to +V CC max |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

## SWITCHING CHARACTERISTICS

$\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\right.$ )

| Parameters | Description | Min. | Typ. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}$ |  |  | 21 | 32 | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega \end{aligned}$ |
| $t_{\text {PHL }}$ | Clock to Y POL - LOW |  | 19 | 29 |  |  |
| $t_{\text {PLH }}$ | Clock to Y POL - HIGH |  | 16 | 24 | ns |  |
| ${ }_{\text {t }}{ }_{\text {PHL }}$ |  |  | 19 | 29 |  |  |
| $t_{\text {PLH }}$ | $D_{n}$ to $Y$ |  | 10 | 16 | ns |  |
| $t_{\text {PHL }}$ |  |  | 13 | 19 |  |  |
| $t_{\text {PLH }}$ | $\overline{C L R}$ to $Y$ |  | 22 | 33 | ns |  |
| ${ }_{\text {t }}$ |  |  | 22 | 33 |  |  |
| ${ }_{\text {tPLH }}$ | $\overline{M E}$ to $Y$ |  | 12 | 18 | ns |  |
| ${ }^{\text {t }}$ PHL |  |  | 12 | 18 |  |  |
| $\mathrm{t}_{\mathrm{ZL}}$ | $\overline{\mathrm{OE}}$ to Y |  | 8 | 14 | ns |  |
| $\mathrm{t}_{\mathrm{zH}}$ |  |  | 8 | 14 |  |  |
| $t_{\text {LZ }}$ |  |  | 10 | 17 | ns | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$ |
| $t_{H Z}$ |  |  | 10 | 17 |  | $\mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega$ |
|  | A, B, C, POL | 10 |  |  | ns | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =15 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| $t_{s}$ | $\overline{\mathrm{RE}}$ | 15 |  |  |  |  |
| $t_{\text {s }}$ | $\overline{\text { CLR }}$ Recovery | 5 |  |  | ns |  |
| $t_{\text {pw }}$ | Clock | 10 |  |  | ns |  |
|  | $\overline{\text { Clear ( }}$ (LOW) | 10 |  |  |  |  |
| $t_{n}$ | A, B, C, POL, $\overline{\mathrm{RE}}$ | 0 |  |  | ns |  |


| SWITCHING CHARACTERISTICS OVER OPERATING RANGE* |  | Am25LS COM'L |  | Am25LS MIL |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \\ & \text { Min. } \quad \text { Max. } \\ & \hline \end{aligned}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \\ \text { Min. } \quad \text { Max. } \end{gathered}$ |  |  |  |
| Parameters | Description |  |  |  |  |  |  |
| $t_{\text {PLH }}$ | Clock to Y, POL-L |  | 40 |  | 47 | ns | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }_{\text {tPHL }}$ |  |  | 34 |  | 38 |  |  |
| $t_{\text {PLH }}$ | Clock to Y, POL-H |  | 29 |  | 33 | ns |  |
| $t_{\text {PHL }}$ |  |  | 35 |  | 41 |  |  |
| $t_{\text {PLH }}$ | $\mathrm{D}_{\mathrm{N}}$ to Y |  | 19 |  | 21 | ns |  |
| $t_{\text {PHL }}$ |  |  | 22 |  | 24 |  |  |
| $t_{\text {PLH }}$ | $\overline{C L R}$ to $Y$ |  | 39 |  | 45 | ns |  |
| ${ }_{\text {t }}$ |  |  | 39 |  | 45 |  |  |
| $t_{\text {PLH }}$ | $\overline{\mathrm{ME}}$ to Y |  | 22 |  | 26 | ns |  |
| $t_{\text {PHL }}$ |  |  | 19 |  | 20 |  |  |
| $\mathrm{t}_{\mathrm{ZL}}$ | $\overline{\mathrm{OE}}$ to Y |  | 19 |  | 24 | ns |  |
| $\mathrm{t}_{\mathrm{zH}}$ |  |  | 22 |  | 29 |  |  |
| $\mathrm{t}_{\mathrm{LZ}}$ | OE to Y |  | 24 |  | 30 | ns | $\begin{aligned} & C_{\mathrm{L}}=5.0 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega \\ & \hline \end{aligned}$ |
| $\mathrm{t}_{\mathrm{HZ}}$ |  |  | 24 |  | 30 |  |  |
| $t_{\text {s }}$ | A, B, C POL | 11 |  | 12 |  | ns | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
|  | RE | 18 |  | 20 |  |  |  |
| $t_{s}$ | $\overline{\text { CLR Recovery }}$ | 6 |  | 7 |  | ns |  |
| $t_{\text {pw }}$ | Clock | 11 |  | 12 |  | ns |  |
|  | $\overline{\text { Clear ( }}$ (OW) | 11 |  | 12 |  |  |  |
| $\mathrm{t}_{\mathrm{H}}$ | A, B, C, POL, $\overline{\mathrm{RE}}$ | 3 |  | 3 |  | ns |  |

* AC performance over the operating temperature range is guaranteed by testing defined in Group $A$, Subgroup 9


## FUNCTION TABLE

| MODE | INPUTS |  |  |  |  |  |  | INTERNAL |  |  |  | INPUTS |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | C | B | A | POL | $\overline{\mathrm{RE}}$ | $\overline{\text { CLR }}$ | CP | $\mathrm{Q}_{\mathrm{C}}$ | $\mathrm{O}_{\mathrm{B}}$ | $\mathrm{Q}_{\mathbf{A}}$ | QPOL | $\overline{\mathrm{ME}}$ | $\overline{\mathbf{O E}}$ | Y |
| Clear | $x$ $1$ | $\begin{gathered} x \\ 1 \end{gathered}$ | $\begin{aligned} & x \\ & 1 \end{aligned}$ | $\begin{aligned} & x \\ & 1 \end{aligned}$ | $\begin{aligned} & x \\ & 1 \end{aligned}$ | $\begin{aligned} & L \\ & 1 \end{aligned}$ | $\begin{aligned} & x \\ & 1 \end{aligned}$ | $\begin{gathered} \mathrm{L} \\ \downarrow \end{gathered}$ | $\begin{gathered} \mathrm{L} \\ \downarrow \end{gathered}$ | $\begin{aligned} & \mathrm{L} \\ & \hline \end{aligned}$ | $\begin{aligned} & L \\ & \end{aligned}$ |  | $\begin{aligned} & L \\ & L \\ & H \end{aligned}$ | $\begin{gathered} \mathrm{H} \\ \overline{\mathrm{D}}_{0} \\ \mathrm{Z} \end{gathered}$ |
| Reg. Disable | X | X | X | X | H | H | x | NC | NC | NC | NC | L | L | $\begin{gathered} \mathrm{D}_{\mathrm{i}} / \mathrm{D}_{\mathrm{i}} \\ (\text { Note } 1) \end{gathered}$ |
| Select (Multiplex) | L L L L $H$ $H$ $H$ $H$ | $\begin{aligned} & L \\ & L \\ & H \\ & H \\ & L \\ & L \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & L \\ & H \\ & L \\ & H \\ & L \\ & H \\ & L \\ & H \end{aligned}$ | $\begin{gathered} \mathrm{L} / \mathrm{H} \\ \\ \hline \end{gathered}$ | L | H |  | L <br> L <br> L <br> L <br> H <br> H <br> H <br> H | L <br> L <br> H <br> H <br> L <br> L <br> H <br> H | $\begin{aligned} & L \\ & H \\ & L \\ & H \\ & L \\ & H \\ & L \\ & H \end{aligned}$ | L/H |  | L \| <br>  | $\overline{\mathrm{D}}_{0} / \mathrm{D}_{0}$ <br> $\bar{D}_{1} / D_{1}$ <br> $\bar{D}_{2} / D_{2}$ <br> $\bar{D}_{3} / D_{3}$ <br> $\bar{D}_{4} / \mathrm{D}_{4}$ <br> $\bar{D}_{5} / D_{5}$ <br> $\bar{D}_{6} / D_{6}$ <br> $\bar{D}_{7} / D_{7}$ |
| Multiplexer Disable | X | X | X | X 1 | X | H | X | $\begin{gathered} \mathrm{X} \\ \mathrm{X} \end{gathered}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & L \\ & H \end{aligned}$ | $\begin{aligned} & H \\ & H \end{aligned}$ | $\begin{aligned} & L \\ & L \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ |
| Tri-state Output Disable | 1 | $\dagger$ | 1 | $\dagger$ | $\dagger$ | 1 | $\cdots$ | X | X | X | X | X | H | Z |

NC $=$ No Change
$X=$ Don't Care

Note 1: The output will follow the selected input, $D_{i}$, or its complement depending on the state of the POL flip-flop.

## DEFINITION OF FUNCTIONAL TERMS

A, B, C Multiplexer Select Lines. One of eight multiplexer data inputs is selected by the $\mathrm{A}, \mathrm{B}$ and C register outputs.
POL Polarity Control Bit. A HIGH register output causes a true (non-inverted) output and a LOW causes the output to be inverted.
$\overline{M E} \quad$ Multiplexer Enable. When LOW, it enabled the 8 -input multiplexer. When HIGH, the Y output is determined by only the Polarity Control bit.
$\overline{\mathbf{R E}} \quad$ Register Enable. When LOW, the Multiplexer Select and Polarity Control Register is enabled for loading. When HIGH, the register holds its current data.
$\overline{\text { CLR }} \quad$ Clear. A LOW asynchronously resets the Multiplexer Select and Polarity Control Register.
$\mathrm{D}_{1}-\mathrm{D}_{8} \quad$ Data Inputs to the 8-input multiplexer.
CP Clock Pulse. When $\overline{R E}$ is LOW, the Multiplexer Select and Polarity Control Register changes state on the LOW-to-HIGH transition of CP.
$\overline{\mathbf{O E}} \quad$ Output Enable. When LOW, the output is enabled. When HIGH, the output is in the high impedance state.
$\mathbf{Y} \quad$ The chip output.

Am25LS
LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS


Note: Actual current flow direction shown.


DIE SIZE $0.080^{\prime \prime} \times 0.099^{\prime \prime}$


[^29]
# Am25LS2536 <br> Eight-Bit Decoder With Control Storage 

## DISTINCTIVE CHARACTERISTICS

- 8-bit decoder/demultiplexer with control storage
- 3-state outputs
- Common clock enable
- Common clear
- Polarity control
- Advanced Low Power Schottky Process
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am25LS2536 is an eight-bit decoder with control storage. It provides a conventional 8-bit decoder function with two enable inputs which may also be used for data input. This can be used to implement a demultiplexer function. In addition, the exclusive "OR" gate allows for polarity control of the selected output. The 3 -state outputs are enabled by a LOW on the ( $\overline{\mathrm{OE}})$ output enable.
The three control bits representing the output selection and the single bit polarity control are stored in "D" type flip-flops. These flip-flops have both Clear, Clock, and Clock Enable functions provided. The $\mathrm{G}_{1}$ and $\overline{\mathrm{G}}_{2}$ input provide either polarity for input control or data.

LOGIC DIAGRAM
8-Bit Decoder/Demultiplexer with Control Storage


## CONNECTION DIAGRAM



Note: Pin 1 is marked for orientation.

LOGIC SYMBOL

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

| COM'L | $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | MIN. $=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ | MIN. $=4.50 \mathrm{~V}$ | MAX. $=5.50 \mathrm{~V}$ |

DC CHARACTERISTICS OVER OPERATING RANGE
Parameters Description Test Conditions (Note 1)

| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M_{I N} . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | ${ }^{1} \mathrm{OH}=-2.6 \mathrm{~mA}, \mathrm{COM}^{\prime} \mathrm{L}$ |  | 2.4 | 3.2 |  | Volts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}, \mathrm{MIL}$ |  | 2.4 | 3.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | ${ }^{\prime} \mathrm{OL}=24 \mathrm{~mA}, \mathrm{COM}^{\prime} \mathrm{L}$ |  |  | 0.4 | 0.5 | Voits |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}, \mathrm{MIL}$ |  |  | 0.35 | 0.4 |  |
| $V_{1 H}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | MIL |  |  | 0.7 | Volts |
|  |  |  |  | COM'L |  |  | 0.8 |  |
| $V_{1}$ | Input Clamp Voltage | $V_{C C}=$ MIN., $I_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $V_{C C}=$ MAX., $V_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  |  | -0.4 | mA |
| ${ }^{1} 1 \mathrm{H}$ | Input HIGH Current | $V_{C C}=M A X ., V_{I N}=2.7 \mathrm{~V}$ |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $V_{C C}=M A X ., V_{\text {IN }}=7.0 \mathrm{~V}$ |  |  |  |  | 0.1 | mA |
| 10 | Off-State (High-Impedance) Output Current | $V_{C C}=$ MAX. | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  |  | -20 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=2$ |  |  |  | 20 |  |
| ISC | Output Short Circuit Current (Note 3) | $V_{C C}=$ MAX |  |  | -15 |  | -85 | mA |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current (Note 4) | $V_{C C}=$ MAX. |  |  |  | 37 | 56 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. Test Conditions: $\mathrm{A}=\mathrm{B}=\mathrm{C}=\overline{\mathrm{G}}_{1}=\mathrm{G}_{2}=\overline{\mathrm{OE}}=\overline{\mathrm{CE}}=\mathrm{GND} ; \mathrm{CLK}=\overline{\mathrm{CLR}}=\mathrm{POL}=4.5 \mathrm{~V}$.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to +V CC max. |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

Am25LS2536
SWITCHING CHARACTERISTICS
$\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\right)$

| Parameters |  | Description | Min. | Typ. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}$ | $\mathrm{G}_{1}$ to $\mathrm{Y}_{0}-\mathrm{Y}_{7}$ |  |  | 17 | 25 | ns | $\begin{aligned} & C_{L}=45 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=667 \Omega \end{aligned}$ |
| ${ }_{\text {tPLH }}$ |  |  |  | 23 | 34 |  |  |
| $t_{\text {PLH }}$ | $\mathrm{G}_{2}$ to $\mathrm{Y}_{0}-\mathrm{Y}_{7}$ |  |  | 20 | 30 | ns |  |
| ${ }^{\text {P PHL }}$ |  |  |  | 26 | 39 |  |  |
| $t_{\text {PLH }}$ | $C P$ to $Y_{0}-Y_{7}$ |  |  | 24 | 36 | ns |  |
| ${ }^{\text {tPHL }}$ |  |  |  | 30 | 45 |  |  |
| $t_{\text {PLH }}$ | CLR to $\mathrm{Y}_{0}-\mathrm{Y}_{7}$ |  |  | 24 | 36 | ns |  |
| ${ }^{\text {t }}$ PHL |  |  |  | 31 | 46 |  |  |
| $t_{s}$ | Clock Enable to CP |  | 25 |  |  | ns |  |
| $t_{\text {h }}$ |  |  | 0 |  |  |  |  |
| $t_{s}$ | A, B, C, POL to CP |  | 15 |  |  | ns |  |
| $t_{\text {h }}$ |  |  | 0 |  |  | ns |  |
| $t_{H Z}$ | $O E$ to $Y_{0}-Y_{7}$ |  |  | 9 | 14 | ns | $\begin{aligned} & C_{\mathrm{L}}=45 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=667 \Omega \end{aligned}$ |
| ${ }_{\text {t }}^{\text {LZ }}$ |  |  |  | 11 | 17 |  |  |
| $\mathrm{t}_{\mathrm{ZH}}$ | $O E$ to $Y_{0}-Y_{7}$ |  |  | 15 | 22 | ns | $\begin{aligned} & C_{L}=45 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=667 \Omega \end{aligned}$ |
| ${ }_{\text {t }}$ |  |  |  | 16 | 24 |  |  |
| $t_{s}$ | Set-up Time, | ear Recovery to CP | 20 |  |  | ns |  |
| $t_{\text {pw }}$ | Pulse Width | Clock | 15 |  |  | ns |  |
|  |  | Clear | 15 |  |  |  |  |

## SWITCHING CHARACTERISTICS

OVER OPERATING RANGE*

| Parameters | Description |  | Am2 | OM'L |  |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \end{gathered}$ |  |  |  |
|  |  |  | Min. | Max. | Min. | Max. |  |  |
| $t_{\text {PLH }}$ | $G_{1}$ to $Y_{0}-Y_{7}$ |  |  | 29 |  | 31 | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=45 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=667 \Omega \end{aligned}$ |
| ${ }_{\text {t }}{ }^{\text {PHL }}$ |  |  |  | 39 |  | 42 |  |  |
| $t_{\text {PLH }}$ | $G_{2}$ to $Y_{0}-Y_{7}$ |  |  | 34 |  | 37 | ns |  |
| ${ }_{\text {tPHL }}$ |  |  |  | 44 |  | 48 |  |  |
| ${ }_{\text {PLLH }}$ | $C P$ to $\mathrm{Y}_{0}-\mathrm{Y}_{7}$ |  |  | 40 |  | 42 | ns |  |
| ${ }^{\text {t }}$ PHL |  |  |  | 51 |  | 55 |  |  |
| $t_{\text {PLH }}$ | CLR to $Y_{0}-Y_{7}$ |  |  | 47 |  | 54 | ns |  |
| $t_{\text {PHL }}$ |  |  |  | 58 |  | 66 |  |  |
| $t_{\text {s }}$ | Clock Enable to CP |  | 27 |  | 30 |  | ns |  |
| $t_{\text {h }}$ |  |  | 0 |  | 0 |  |  |  |
| $t_{s}$ | A, B, C, POL to CP |  | 17 |  | 20 |  | ns |  |
| $t_{\text {h }}$ |  |  | 0 |  | 0 |  |  |  |
| $t_{H Z}$ | OE to $Y_{0}-Y_{7}$ |  |  | 17 |  | 18 | ns | $\begin{aligned} & C_{L}=5.0 \mathrm{pF} \\ & R_{L}=667 \Omega \end{aligned}$ |
| $\mathrm{t}_{\text {LZ }}$ |  |  |  | 27 |  | 34 |  |  |
| $\mathrm{t}_{\mathrm{zH}}$ | OE to $\mathrm{Y}_{0}-\mathrm{Y}_{7}$ |  |  | 25 |  | 27 | ns | $\begin{aligned} & C_{L}=5.0 \mathrm{pF} \\ & R_{\mathrm{L}}=667 \Omega \end{aligned}$ |
| $\mathrm{t}_{\mathrm{ZL}}$ |  |  |  | 28 |  | 30 |  |  |
| $t_{s}$ | Set-up Time, | ar Recovery to CP | 23 |  | 25 |  | ns |  |
| $t_{\text {pw }}$ | Pulse Width | Clock | 17 |  | 20 |  | ns |  |
|  |  | Clear | 15 |  | 15 |  |  |  |

*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

FUNCTION TABLE


* | $\overline{\mathbf{G}}_{1}$ | $\mathbf{G}_{\mathbf{2}}$ | $\mathbf{G}$ |
| :---: | :---: | :---: |
| $L$ | $L$ | $L$ |
| $L$ | $H$ | $H$ |
| $H$ | $L$ | $L$ |
| $H$ | $H$ | $L$ |

$N C=$ No Change $\quad X=$ Don't Care $\quad Z=$ High-Impedance $\quad \uparrow=$ Low-to-High Transition

## DEFINITION OF TERMS

$\overline{C L R}$ CLEAR - When the CLEAR input is LOW, the control register outputs ( $\mathrm{Q}_{\mathrm{A}}, \mathrm{Q}_{\mathrm{B}}, \mathrm{Q}_{\mathrm{C}}, \mathrm{Q}_{\mathrm{POL}}$ ) are set LOW regardless of any other inputs.
CP CLOCK - Enters data into the control register on the LOW-to-HIGH transition.
$\overline{\mathbf{C E}} \quad$ CLOCK ENABLE - Allows data to enter the control register when $\overline{C E}$ is LOW. When $\overline{C E}$ is HIGH, the $\mathrm{Q}_{i}$ outputs do not change state, regardless of data or clock input transitions.
A, B,C Inputs to the control register which are entered on the LOW-to-HIGH clock transition if $\overline{C E}$ is LOW.

POL Input to the control register bit used for determining the polarity of the selected output.
$\overline{\mathbf{G}}_{1} \quad$ Active LOW part of the expression $\mathrm{G}=\mathrm{G}_{1} \mathrm{G}_{2}[$ or $\mathrm{G}=$ $\left(\overline{\mathrm{G}}_{1}\right) \mathrm{G}_{2}$ ] where G is either data input for the selected $Y_{n}$ or is used as an input enable.
$\mathbf{G}_{2} \quad$ Active HIGH part of the expression $G=G_{1} G_{2}$.
$\mathbf{Y}_{\mathrm{n}} \quad$ The three-state outputs. When active ( $\overline{\mathrm{OE}}=$ LOW), one of eight outputs is selected by the code stored in the control register, with the polarity of all eight determined by the bit stored in the POL flip-flop of the control register. The selected output can further be controlled by $G$ according to the expression $\mathrm{Y}_{\text {SELECTED }}=\overline{\mathrm{G} \oplus \mathrm{Q}_{\text {POL }}}$.
$\overline{\mathbf{O E}}$ OUTPUT ENABLE. When $\overline{\mathrm{OE}}$ is HIGH the $Y_{n}$ outputs are in the high impedance state; when $\overline{\mathrm{OE}}$ is LOW the $Y_{n}$ 's are in their active state as determined by the other control logic. The $\overline{O E}$ input affects the $Y_{n}$ output buffers only and has no effect on the control register or any other logic.

## Metallization and Pad Layout



## Am25LS2537

## DISTINCTIVE CHARACTERISTICS

- Three-state outputs
- Separate output polarity control
- Inverting and non-inverting enable inputs
- Does not respond to codes above nine
- A.C. parameters specified over operating temperature and power supply ranges
- 100\% product assurance screening to MIL-STD-883 requirements


## LOGIC DIAGRAM



## FUNCTIONAL DESCRIPTION

The Am25LS2537 is a demultiplexer/one-of-ten decoder that accepts four active high BCD inputs and selects one-of-ten mutually exclusive outputs. The device features three-state outputs as well as a buffered common polarity control such that the outputs are mutually exclusive active-low or mutually exclusive active-high. The logic design of the Am25LS2537 ensures that all outputs are unselected when the binary codes greater than nine are applied to the inputs. The inputs $A, B$, C, and D of the Am25LS2537 correspond to the respective binary weight of $1,2,4$, and 8 .
The output enable ( $\overline{\mathrm{OE}}$ ) input controls the three-state outputs. When the $\overline{\mathrm{OE}}$ input is HIGH, the outputs are in the high impedance state. When the $\overline{\mathrm{OE}}$ input is LOW, the outputs are enabled. The polarity ( POL ) input is used to drive the Y outputs to either the active-HIGH state or the active-LOW state. When the POL input is LOW, the outputs are active-HIGH. When the POL input is HIGH, the Y outputs are active-LOW. The device features one active-HIGH and one active-LOW enable input which can be used for gating the decoder or can be used with incoming data for demultiplexing applications.
The Am25LS2537 is packaged in a space saving (0.3-inch row spacing) 20 -pin package. The device also features Am25LS family faster switching specifications, higher noise margin, and twice the fan-out over the military temperature range when compared with Am54LS/74LS devices.

LOGIC SYMBOL

$V_{C C}=\operatorname{Pin} 20$
GND $=\operatorname{Pin} 10$

## CONNECTION DIAGRAM <br> Top View



Note: Pin 1 is marked for orientation.

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

| COM $L=T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | MIN. $=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- |
| MIL $=T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ | MIN. $=4.50 \mathrm{~V}$ | MAX. $=5.50 \mathrm{~V}$ |

DC CHARACTERISTICS OVER OPERATING RANGE
Parameters


Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. Test conditions: $A=B=C=D=E 1=G N D ; E 2=P O L=\overline{O E}=4.5 \mathrm{~V}$.
5. $V_{O L}$ is specified with total device $I O L=60 \mathrm{~mA}$ (max.).

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$. |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

SWITCHING CHARACTERISTICS
$\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\right.$ )

| Parameters | Description | Min. | Typ. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | A, B, C, D to $\mathrm{Y}_{\mathrm{i}}$ |  | 22 | 33 | ns | $\begin{array}{r} C_{L}=15 \mathrm{pF} \\ R_{L}=2.0 \mathrm{k} \Omega \end{array}$ |
| tpHL |  |  | 17 | 25 |  |  |
| tPLH | $E_{1}$ to $Y_{i}$ |  | 19 | 28 | ns |  |
| tPHL |  |  | 21 | 31 |  |  |
| tPLH | $\bar{E}_{2}$ to $\mathrm{Y}_{i}$ |  | 21 | 31 | ns |  |
| tPHL |  |  | 23 | 34 |  |  |
| tPLH | POL to $\mathrm{Y}_{\mathrm{i}}$ |  | 18 | 27 | ns |  |
| tPHL |  |  | 21 | 31 |  |  |
| ${ }^{\text {t }} \mathrm{ZH}$ | $\overline{\mathrm{OE}}$ Control to $\mathrm{Y}_{\mathrm{i}}$ |  | 22 | 33 | ns |  |
| tZL |  |  | 14 | 21 |  |  |
| ${ }^{\text {t }} \mathrm{HZ}$ | $\overline{O E}$ Control to $\mathrm{Y}_{\mathrm{i}}$ |  | 19 | 28 | ns | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$ |
| ${ }_{t} \mathrm{~L} Z$ |  |  | 23 | 34 |  | $R_{L}=2.0 \mathrm{k} \Omega$ |

## SWITCHING CHARACTERISTICS

 OVER OPERATING RANGE*| Parameters | Description | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \end{gathered}$ |  |
| :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |
| tPLH | A, B, C, D to $\mathrm{Y}_{\mathrm{i}}$ |  | 41 |
| tPHL |  |  | 32 |
| tPLH | $E_{1}$ to $Y_{i}$ |  | 34 |
| tPHL |  |  | 38 |
| tPLH | $\overline{E_{2}}$ to $Y_{i}$ |  | 38 |
| tphL |  |  | 42 |
| tPLH | POL to $\mathrm{Y}_{\mathrm{i}}$ |  | 32 |
| tPHL |  |  | 42 |
| ${ }^{\text {t }} \mathrm{Z} \mathrm{H}$ | $\overline{\mathrm{OE}}$ Control to $\mathrm{Y}_{\mathrm{i}}$ |  | 44 |
| ${ }_{\text {t }} \mathrm{L}$ |  |  | 23 |
| ${ }^{\text {thz }}$ | $\overline{\mathrm{OE}}$ Control to $\mathrm{Y}_{\mathrm{i}}$ |  | 33 |
| t LZ |  |  | 38 |


| Am25LS MIL |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \end{gathered}$ |  |  |  |
| Min. | Max. |  |  |
|  | 48 | ns | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
|  | 39 |  |  |
|  | 40 | ns |  |
|  | 45 |  |  |
|  | 45 | ns |  |
|  | 49 |  |  |
|  | 37 | ns |  |
|  | 52 |  |  |
|  | 55 | ns |  |
|  | 25 |  |  |
|  | 37 | ns | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$ |
|  | 42 |  | $\mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega$ |

[^30]| FUNCTION | INPUTS |  |  |  |  |  |  |  | OUTPUTS |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathbf{O E}}$ | $\overline{E_{1}}$ | $E_{2}$ | POL | D | C | B | A | $\mathrm{Y}_{0}$ | $\mathrm{Y}_{1}$ | $\mathrm{Y}_{2}$ | $Y_{3}$ | $\mathrm{Y}_{4}$ | $\mathrm{Y}_{5}$ | $Y_{6}$ | $Y_{7}$ | $\mathrm{Y}_{8}$ | $\mathrm{Y}_{9}$ |
| 3-State | H. | X | X | X | X | X | X | X | Z | Z | Z | Z | Z | Z | Z | Z | Z | Z |
| Disable | $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \hline X \\ & X \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & L \\ & H \\ & L \\ & H \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ |
| Active-HIGH Output | $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ | $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \\ & L \\ & L \\ & L \\ & L \\ & H \\ & H \\ & H \\ & H \\ & H \\ & H \\ & H \\ & H \end{aligned}$ | L <br> L <br> L <br> L <br> H <br> H <br> H <br> H <br> L <br> L <br> L <br> L <br> H <br> H <br> H <br> H | L <br> L <br> H <br> H <br> L <br> L <br> H <br> H <br> L <br> L <br> H <br> H <br> L <br> L <br> H <br> H | $\begin{aligned} & L \\ & H \\ & L \\ & H \\ & L \\ & H \\ & L \\ & H \\ & L \\ & H \\ & L \\ & H \\ & L \\ & H \\ & L \end{aligned}$ |  | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathbf{L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathbf{L} \\ & \mathbf{L} \\ & \mathbf{L} \\ & \mathbf{L} \\ & \mathbf{L} \\ & \mathbf{L} \\ & \mathbf{L} \\ & \mathbf{L} \\ & \mathbf{L} \\ & \mathbf{L} \\ & \mathbf{L} \\ & \hline \end{aligned}$ | $L$ $L$ $L$ $H$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \\ & H \\ & L \\ & L \\ & L \\ & L \\ & L \\ & L \\ & L \\ & L \\ & L \end{aligned}$ | $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ | L L L L L L L L L L L L L L L L |  | L L $L$ $L$ $L$ $L$ $L$ $L$ $L$ $H$ $L$ $L$ $L$ | $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ |
| Active-LOW Output | L $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ | $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ $L$ | H <br> H <br> H <br> H <br> H <br> H <br> H <br> H <br> H <br> H <br> H <br> H <br> H <br> H <br> H <br> H | H $H$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ |  | $L$ $L$ $L$ $L$ $L$ $H$ $H$ $H$ $H$ $L$ $L$ $L$ $L$ $H$ $H$ $H$ $H$ | $\begin{aligned} & L \\ & L \\ & H \\ & H \\ & L \\ & L \\ & H \\ & H \\ & L \\ & L \\ & H \\ & H \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & L \\ & H \\ & L \\ & H \\ & L \\ & H \\ & L \\ & H \\ & L \\ & H \\ & L \\ & H \\ & L \\ & H \\ & L \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | H <br> L <br> H <br> H <br> H <br> H <br> H <br> H <br> H <br> H <br> H <br> H <br> H <br> H <br> H <br> H | H <br> H <br> L <br> H <br> H <br> H <br> H <br> H <br> H <br> H <br> H <br> H <br> H <br> H <br> H <br> H | H <br> H <br> H <br> L <br> H <br> H <br> H <br> H <br> H <br> H <br> H <br> H <br> H <br> H <br> H <br> H | H $H$ $H$ $H$ $H$ $L$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ | H $H$ $H$ $H$ $H$ $L$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ | H $H$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ | H H $H$ $H$ $H$ $H$ $H$ $L$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ | H $H$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ $L$ $H$ $H$ $H$ $H$ $H$ | H $H$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ H H $H$ $H$ $H$ $H$ $H$ |

## DEFINITION OF FUNCTIONAL TERMS

A, B, C, D To select inputs to the decoder.
E1 The active-LOW enable input. A HIGH on the E1 input inhibits the decoder function regardless of any other inputs.
$\overline{\text { E2 }}$ The active-HIGH enable input. A LOW on the $\overline{\mathrm{E} 2}$ input forces all the decoder functions to the inactive state regardless of any other inputs.

POL The polarity control for the output function. When the polarity control is HIGH, the outputs are active-LOW. When the POL input is LOW, the outputs are active-HIGH.
Output Enable. An active-LOW three-state control used to enable the outputs. A HIGH level input forces the output to the high impedance (off) state. Decoder outputs. The ten outputs of the decoder.


## APPLICATIONS



One-of-Twenty Decoder with Active-High or Active-Low Output Polarity. Could be used for I/O Decoding in an Am9080A system.


BCD to Decimal (One-of-Ten) Decoder.

# Am25LS2538 

# One-of-Eight Decoder With Three-State Outputs And Polarity Control 

## distinctive characteristics

- Three-state decoder outputs
- Buffered common output polarity control
- Inverting and non-inverting enable inputs
- A. C. parameters specified over operating temperature and power supply ranges
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am25LS2538 is a three-line to eight-line decoder/ demultiplexer fabricated using advanced Low-Power Schottky technology. The decoder has three buffered select inputsA, B, and $C$-that are decoded to one-of-eight $Y$ outputs. Two active-HIGH and two active-LOW enables can be used for gating the decoder or can be used with incoming data for demultiplexing applications.
A separate polarity (POL) input can be used to force the function active-HIGH or active-LOW at the output. Two separate active-LOW output enables ( $\overline{O E}$ ) inputs are provided. If either $\overline{\mathrm{OE}}$ input is HIGH, the output is in the high impedance (off) state. When the POL input is LOW, the Y outputs are active-HIGH and when the POL input is HIGH, the Y outputs are active-LOW.
The device is packaged in a space saving (0.3-inch row spacing) 20 -pin package. It also features Am25LS family improved switching specifications, higher noise margin, and twice the fan-out over the military temperature range when compared with Am54LS/74LS devices.

## CONNECTION DIAGRAM

Top View


Note: Pin 1 is marked for orientation.

LOGIC SYMBOL


## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

| COM'L | $\mathrm{T}_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | MIN. $=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $\mathrm{T}_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ | MIN. $=4.50 \mathrm{~V}$ | MAX. $=5.50 \mathrm{~V}$ |

DC CHARACTERISTICS OVER OPERATING RANGE

| Parameters | Description | Test Conditions (Note 1) |  |  | Min. | Typ. <br> (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M_{I N} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}(\mathrm{MIL})$ |  | 2.4 | 3.4 |  | Volts |
|  |  |  | $\mathrm{I}^{\mathrm{OH}}=-2.6 \mathrm{~mA}\left(\mathrm{COM}^{\prime} \mathrm{L}\right)$ |  | 2.4 | 3.4 |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage (Note 5) | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $1 \mathrm{OL}=4.0 \mathrm{~mA}$ |  |  |  | 0.4 | Volts |
|  |  |  | $\mathrm{I}^{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  |  | 0.45 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| $V_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | MIL |  |  | 0.7 | Volts |
|  |  |  |  | COM'L |  |  | 0.8 |  |
| $v_{1}$ | Input Clamp Voltage | $V_{C C}=$ MIN., $I_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $V_{C C}=M A X ., V_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  |  | $-0.36$ | mA |
| ${ }^{1} \mathrm{H}$ | Input HIGH Current | $V_{C C}=M A X ., V_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |  |  |  |  | 0.1 | mA |
| ${ }^{\text {I OZ }}$ | Off-State (High-Impedance) Output Current | $V_{C C}=M A X$. | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  |  | -20 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{0}=2$ |  |  |  | 20 |  |
| ISC | Output Short Circuit Current (Note 3) | $V_{C C}=M A X$. |  |  | -15 |  | -85 | mA |
| ${ }^{\text {I CC }}$ | Power Supply Current (Note 4) | $V_{C C}=$ MAX. |  |  |  | 21 | 34 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type . Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. Test conditions: $A=B=C=\bar{E}_{1}=\bar{E}_{2}=G N D: E_{3}=E_{4}=P O L=\overline{O E}_{1}=\overline{O E}_{2}=4.5 \mathrm{~V}$.
5. $V_{O L}$ is specified with total device $1 O L=60 \mathrm{~mA}$ (max.).

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

## SWITCHING CHARACTERISTICS

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V} \mathrm{CC}=5.0 \mathrm{~V}$ )

| Parameters | Description | Min. | Typ. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | A, B, C to $\mathrm{Y}_{\mathrm{i}}$ |  | 20 | 30 | ns | $\begin{aligned} C_{L} & =15 \mathrm{pF} \\ R_{L} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| tPHL |  |  | 15 | 22 |  |  |
| ${ }^{\text {tPLH }}$ | $\overline{E_{1}}, \overline{E_{2}}$ to $Y_{i}$ |  | 19 | 28 | ns |  |
| tPHL |  |  | 20 | 30 |  |  |
| tPLH | $E_{3}, E_{4}$ to $Y_{i}$ |  | 21 | 31 | ns |  |
| ${ }_{\text {tPHL }}$ |  |  | 23 | 34 |  |  |
| tPLH | POL to $\mathrm{Y}_{\mathrm{i}}$ |  | 16 | 24 | ns |  |
| tPHL |  |  | 20 | 30 |  |  |
| ${ }^{\text {t }} \mathrm{ZH}$ | $\overline{O E_{1}}, \overline{O E_{2}}$ to $Y_{i}$ |  | 17 | 25 | ns |  |
| ${ }^{\text {t }} \mathrm{ZL}$ |  |  | 14 | 21 |  |  |
| ${ }^{\text {t }} \mathrm{HZ}$ | $\overline{O E_{1}}, \overline{O E_{2}}$ to $Y_{i}$ |  | 17 | 25 | ns | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$ |
| ${ }^{\text {t }} \mathrm{L}$ Z |  |  | 20 | 30 |  | $\mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega$ |




Note: Actual current flow direction shown.

Metallization and Pad Layout


## DEFINITION OF FUNCTIONAL TERMS

A, B, C, D The three select inputs to the decoder/demultiplexer.
$\bar{E}_{1}, \bar{E}_{2} \quad$ The active LOW enable inputs. A HIGH on either the $\bar{E}_{1}$ or $\bar{E}_{2}$ input forces all decoded functions to be disabled.
$E_{3}, E_{4}$ The active LOW enable inputs. A LOW on either $E_{3}$ or $E_{4}$ inputs forces all the decoded functions to be inhibited.
POL Polarity Control. A LOW on the polarity con-
trol input forces the output to the active-HIGH state while a HIGH on the polarity control input forces the Y outputs to the active-LOW state.
Output Enable. When both the $\overline{\mathrm{OE}}_{1}$ and $\overline{\mathrm{OE}}_{2}$ inputs are LOW, the $Y$ outputs are enabled. If either $\overline{\mathrm{OE}}_{1}$ or $\overline{\mathrm{OE}}_{2}$ input is HIGH, the Y outputs are in the high impedance state.
The eight outputs for the decoder/demultiplexer.

## FUNCTION TABLE

| FUNCTION | INPUTS |  |  |  |  |  |  |  |  |  | OUTPUTS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{OE}}_{1}$ | $\overline{\mathrm{OE}}_{2}$ | $\bar{E}_{1}$ | $\bar{E}_{2}$ | $E_{3}$ | $E_{4}$ | POL | C | B | A | $\mathrm{Y}_{0}$ | $\mathrm{Y}_{1}$ | $\mathrm{Y}_{2}$ | $\mathrm{Y}_{3}$ | $\mathrm{Y}_{4}$ | $\mathrm{Y}_{5}$ | $\mathrm{Y}_{6}$ | $Y_{7}$ |
| High Impedance | $\begin{aligned} & \mathrm{H} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | X | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & z \\ & z \end{aligned}$ | $\begin{aligned} & z \\ & z \end{aligned}$ | $\begin{aligned} & z \\ & z \end{aligned}$ | $\begin{aligned} & z \\ & z \end{aligned}$ | $\begin{aligned} & z \\ & z \end{aligned}$ | $\begin{aligned} & z \\ & z \end{aligned}$ | $\begin{aligned} & z \\ & Z \end{aligned}$ | $\begin{aligned} & z \\ & z \end{aligned}$ |
| Disable | L L L L L $L$ $L$ $L$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{gathered} \mathrm{H} \\ \mathrm{H} \\ \mathrm{X} \\ \mathrm{X} \\ \mathrm{X} \\ \mathrm{X} \\ \mathrm{X} \\ \mathrm{X} \end{gathered}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \text { X } \end{aligned}$ | $\begin{aligned} & X \\ & X \\ & X \\ & X \\ & X \\ & L \\ & L \\ & X \\ & X \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & L \\ & H \\ & L \\ & H \\ & L \\ & H \\ & L \\ & H \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{gathered} x \\ x \\ x \\ x \\ x \\ x \\ x \\ x \end{gathered}$ | x <br> x <br> X <br> X <br> X <br> X <br> X <br> X | $\begin{aligned} & L \\ & H \\ & L \\ & H \\ & L \\ & H \\ & L \\ & H \end{aligned}$ | $\begin{gathered} L \\ H \\ L \\ H \\ L \\ H \\ L \\ H \end{gathered}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ | $\begin{gathered} L \\ H \\ L \\ H \\ L \\ H \\ L \\ H \end{gathered}$ | $\begin{aligned} & L \\ & H \\ & L \\ & H \\ & L \\ & H \\ & L \\ & H \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & L \\ & H \\ & L \\ & H \\ & L \\ & H \\ & L \\ & H \end{aligned}$ | $\begin{aligned} & L \\ & H \\ & L \\ & H \\ & L \\ & H \\ & L \\ & H \end{aligned}$ |
| Active-HIGH Output | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | L L L L L L L | L L L L L L L | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & H \\ & H \\ & H \\ & H \\ & H \\ & H \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \\ & H \\ & H \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & H \\ & H \\ & L \\ & L \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & L \\ & H \\ & L \\ & H \\ & L \\ & H \\ & L \\ & H \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | L L H L $L$ $L$ $L$ $L$ | L L L H L L L | $\begin{aligned} & L \\ & L \\ & L \\ & L \\ & H \\ & L \\ & L \\ & L \end{aligned}$ | L L L L L H L L | $L$ $L$ $L$ $L$ $L$ $L$ $H$ $L$ | L L L L L L L H |
| Active-LOW Output | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & H \\ & H \\ & H \\ & H \\ & H \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \\ & H \\ & H \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & H \\ & H \\ & L \\ & L \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & L \\ & H \\ & L \\ & H \\ & L \\ & H \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & L \\ & H \\ & H \\ & H \\ & H \\ & H \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & H \\ & L \\ & H \\ & H \\ & H \\ & H \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & H \\ & H \\ & H \\ & L \\ & H \\ & H \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & H \\ & H \\ & H \\ & H \\ & H \\ & L \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & H \\ & H \\ & H \\ & H \\ & H \\ & H \\ & H \\ & H \end{aligned}$ | $H$ $H$ $H$ $H$ $H$ $H$ $H$ $H$ $L$ |

[^31]
## APPLICATIONS



One-of-thirty two decoder without additional decoding devices.
Can be used for I/O decoding in an Am9080A system.


Two Am25LS2538s can be used to perform a one-of-sixteen-bit mask function or a one-of-sixteen-bit select function to perform bit manipulation in a microprocessor system.

## Examples:

| D | C | B | A | POL | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Bit Select |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | Bit Select |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | Bit Mask |  |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | Bit Mask |  |

# Am25LS2539 <br> Dual One-Of-Four Decoder With Three-State Outputs And Polarity Control 

## DISTINCTIVE CHARACTERISTICS

- Two independent decoders/demultiplexers
- Three-state outputs
- Buffered common polarity control
- A. C. parameters specified over operating temperature and power supply ranges
- 100\% product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am25LS2539 is a dual two-line to four-line decoder/ demultiplexer fabricated using advanced Low-Power Schottky technology. Each decoder has two buffered select inputs$A$ and $B$ which are decoded to one-of-four $Y$ outputs. An enable input ( $\bar{E}$ ) is used for gating or can be used as a data input for demultiplexing applications. When the enable input goes HIGH, all four decoder functions are inhibited.
An output enable ( $\overline{\mathrm{OE} \text { ) input is used to control the three- }}$ state outputs of the device. When the $\overline{\mathrm{OE}}$ input is LOW, the outputs are enabled. When the $\overline{\mathrm{OE}}$ input is HIGH, the outputs are in the high impedance (off) state. The device also has separate buffered polarity (POL) inputs to force the outputs to either an active-HIGH state or an active-LOW state. When the POL input is LOW, the outputs are active-HIGH and when the POL input is HIGH, the outputs are active-LOW. The device is packaged in a space saving ( 0.3 inch row spacing) 20 -pin package. The device features Am25LS family improved switching specification, higher noise margin, and twice the fan-out over the military temperature range when compared with Am54LS/74LS devices.

LOGIC SYMBOLS

$V_{C C}=\operatorname{Pin} 20$
GND $=\operatorname{Pin} 10$

CONNECTION DIAGRAM Top View


## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

| COM'L | $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | MIN. $=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ | MIN. $=4.50 \mathrm{~V}$ | MAX. $=5.50 \mathrm{~V}$ |

MIL $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ}$
$V_{C C}=5.0 V \pm 10 \%$
MIN. $=4.50 \mathrm{~V}$
MAX. $=5.50 \mathrm{~V}$

## DC CHARACTERISTICS OVER OPERATING RANGE

Parameters Description Test Conditions (Note 1)
Typ.


Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. Test conditions: $\mathrm{A}=\mathrm{B}=\overline{\mathrm{E}}=\mathrm{GND} ; \mathrm{POL}=\overline{\mathrm{OE}}=4.5 \mathrm{~V}$.
5. $\mathrm{V}_{\mathrm{OL}}$ is specified with total device $\mathrm{IOL}_{\mathrm{OL}}=60 \mathrm{~mA}$ (max.).

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

SWITCHING CHARACTERISTICS
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ )

| Parameters | Description | Min. | Typ. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {P PLH }}$ | A $B$ to $Y$. |  | 22 | 33 |  | $\begin{aligned} C_{L} & =15 \mathrm{pF} \\ R_{L} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }^{\text {tPHL }}$ | $A, B$ to ${ }_{\text {i }}$ |  | 17 | 25 | ns |  |
| ${ }^{\text {tPLH }}$ | $\bar{E}$ to $\mathrm{Y}_{i}$ |  | 19 | 28 | ns |  |
| tPHL |  |  | 21 | 31 |  |  |
| ${ }_{\text {tPLH }}$ | POL to $\mathrm{Y}_{\mathrm{i}}$ |  | 16 | 24 | ns |  |
| tPHL |  |  | 19 | 28 |  |  |
| ${ }^{\text {t }} \mathrm{ZH}$ | $\overline{O E}$ to $Y_{i}$ |  | 15 | 23 | ns |  |
| tZL |  |  | 15 | 22 |  |  |
| ${ }_{\text {t }}^{\mathrm{Hz}}$ | $\overline{O E}$ to $Y_{i}$ |  | 19 | 28 | ns | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$ |
| ${ }^{\text {t }} \mathrm{L}$ Z |  |  | 23 | 34 |  | $\mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega$ |

SWITCHING CHARACTERISTICS OVER OPERATING RANGE*

| Parameters | Description | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$ |  |
| :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |
| tPLH | A, B, to $Y_{i}$ |  | 41 |
| tPHL |  |  | 34 |
| PLH | $\bar{E}$ to $\mathrm{Y}_{\mathrm{i}}$ |  | 34 |
| tPHL |  |  | 38 |
| tPLH | POL to $\mathrm{Y}_{\mathrm{i}}$ |  | 29 |
| tPHL |  |  | 39 |
| t ZH | $\overline{\mathrm{OE}}$ to $\mathrm{Y}_{\mathrm{i}}$ |  | 38 |
| ${ }^{\text {Z }} \mathrm{L}$ |  |  | 24 |
| thz | $\overline{\mathrm{OE}}$ to $\mathrm{Y}_{i}$ |  | 33 |
| t LZ |  |  | 36 |

*AC performance over the operating temperature range is guaranteed by testing defined in Group $A$, Subgroup 9.

## Am25LS • Am54LS/74LS

LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS


Note: Actual current flow direction shown.

## DEFINITION OF FUNCTIONAL TERMS

A, B
$\bar{E}$ Enable

POL
$\overline{\mathrm{OE}}$
Select the two select inputs to the decoder/ demultiplexer.
The enable input to the decoder. A HIGH input forces the decoding functions to be inhibited regardless of the $A$ and $B$ inputs. Polarity Input. The polarity input forces the outputs either an active-HIGH state or an active-LOW state. A LOW on the polarity input forces the output active-HIGH. A HIGH on the polarity input forces the outputs active-LOW. Output Enable. A LOW on the $\overline{\mathrm{OE}}$ input enables the outputs. A HIGH on the $\overline{\mathrm{OE}}$ inputs forces the outputs to the high impedance (off) state.
$\mathbf{Y}_{\mathbf{0}}, \mathbf{Y}_{\mathbf{1}}, \mathbf{Y}_{\mathbf{2}}, \mathbf{Y}_{\mathbf{3}}$ The four decoder/demultiplexer outputs.

## FUNCTION TABLE

| Function |  |  |  |  |  |  | Outputs |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathbf{O E}}$ | $\bar{E}$ | POL | B | A | $\mathbf{Y}_{\mathbf{0}}$ | $\mathbf{Y}_{\mathbf{1}}$ | $\mathbf{Y}_{\mathbf{2}}$ | $\mathbf{Y}_{\mathbf{3}}$ |  |  |
| High Impedance | H | X | X | X | X | Z | Z | Z | Z |  |  |
| Disable | L | H | L | X | X | L | L | L | L |  |  |
|  | L | H | H | X | X | H | H | H | H |  |  |
| Active-High | L | L | L | L | L | H | L | L | L |  |  |
|  | L | L | L | L | H | H | L | H | L |  |  |
|  | L | L | H | L |  |  |  |  |  |  |  |
|  | L | L | L | H | H | L | L | L | H |  |  |
|  | L | L | H | H | L | H | H | L | H |  |  |
|  | L | L | H | H | H | H | H | H | L |  |  |

$H=H I G H \quad X=$ Don't Care
$L=L O W \quad Z=$ High Impedance

## ORDERING INFORMATION

| Package <br> Type | Temperature <br> Range | Order <br> Number |
| :---: | :---: | :---: |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25LS2539PC |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25LS2539DC |
| Dice | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25LS2539XC |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25LS2539DM |
| Hermetic Flat Pak | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25LS2539FM |
| Dice | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25LS2539XM |

## APPLICATIONS



FOUR PHASE CLOCK GENERATOR

## Am25LS2568•Am25LS2569

Four-Bit Up/Down Counters With Three-State Outputs

## DISTINCTIVE CHARACTERISTICS

- 4-bit synchronous counter, synchronously programmable
- Both synchronous and asynchronous clear inputs
- Three-state counter outputs interface directly with bus organized systems
- Internal look-ahead carry logic and two count enable lines for high speed cascaded operation
- Ripple carry output for cascading
- Clock carry output for convenient modulo configuration
- Fully buffered outputs
- Second sourced as the 54LS/74LS568 and LS569
- Advanced low-power Schottky technology
- $100 \%$ product assurance screening to MIL-STD-883 requirements



## FUNCTIONAL DESCRIPTION

The Am25LS2568 and Am25LS2569 are programmable up/ down BCD and Binary counters respectively with threestate outputs for bus organized systems. All functions except output enable ( $\overline{\mathrm{OE}}$ ) and asynchronous clear ( $\overline{\mathrm{ACLR}}$ ) occur on the positive edge of the clock input (CP).
With the $\overline{\text { LOAD }}$ input LOW, the outputs will be programmed by the parallel data inputs ( $\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}$ ) on the next clock edge. Counting is enabled only when $\overline{\mathrm{CEP}}$ and $\overline{\mathrm{CET}}$ are LOW and LOAD is HIGH. The up-down input ( $U / \overline{\mathrm{D}}$ ) controls the direction of count, HIGH counts up and LOW counts down. Internal look-ahead carry logic and an active LOW ripple carry output ( $\overline{\mathrm{RCO}}$ ) allows for high-speed counting and cascading. During up-count, the $\overline{\mathrm{RCO}}$ is LOW at binary 9 for the LS2568 (binary 15 for the LS2569) and upon down-count, it is LOW at binary 0 . Normal cascaded operations requires only the $\overline{\mathrm{RCO}}$ to be connected to the succeeding block at $\overline{\mathrm{CET}}$. When counting, the clocked carry output (CCO) provides a HIGH-LOW-HIGH pulse for a duration equal to the LOW time of the clock pulse and only when $\overline{\mathrm{RCO}}$ is LOW. Two active LOW reset lines are available, synchronous clear ( $\overline{\mathrm{SCLR}}$ ) and a master reset asynchronous clear ( $\overline{\mathrm{ACLR}}$ ). The output control $(\overline{O E})$ input forces the counter output into the high imepdance state when HIGH and when LOW, the counter outputs are enabled.

## Am25LS2568 • Am25LS2569

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

| COM'L | $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | MIN. $=4.75 \mathrm{~V}$ | $M A X .=5.25 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ | MIN. $=4.50 \mathrm{~V}$ | $M A X .=5.50 \mathrm{~V}$ |

DC CHARACTERISTICS OVER OPERATING RANGE


Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. $\overline{O E}=\mathrm{HIGH}$, all other inputs $=G N D$, all outputs open.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$. |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

## SWITCHING CHARACTERISTICS

$\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\right.$ )
$\begin{array}{llllllll} & \text { Parameters } & \text { Description } & \text { Min. } & \text { Typ. } & \text { Max. } & \text { Units } & \text { Test Conditions }\end{array}$


Note 1. Per industry convention, $f_{\text {max }}$ is the worst case value of the maximum device operating frequency with no constraints on $t_{r}, t_{f}$, pulse width or duty cycle.

FUNCTION TABLE

$\left(Q_{T}-C P\right)=$ Output state prior to clock edge NC = No change

A/R = Assumes required output state;
High except during Overflow and Underflow

Am25LS2568 • Am25LS2569
SWITCHING CHARACTERISTICS OVER OPERATING RANGE*

| Parameters | Description |  | $\begin{aligned} & \pm 5 \% \\ & \text { Max. } \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}$ <br> Min. | $\pm 10 \%$ <br> Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {tPLH }}$ | Clock to Any Q; Load $=$ LOW |  | 22 |  | 24 | ns | $\begin{aligned} C_{\mathrm{L}} & =50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| $t_{\text {PHL }}$ |  |  | 35 |  | 40 |  |  |
| ${ }^{\text {tPLH}}$ | Clock to Any Q; $\overline{\text { Load }}=$ HIGH |  | 22 |  | 24 | ns |  |
| ${ }^{\text {tPHL }}$ |  |  | 35 |  | 40 |  |  |
| ${ }^{\text {tPLH }}$ | $\overline{\mathrm{CET}}$ to $\overline{\mathrm{RCO}}$ |  | 18 |  | 19 | ns |  |
| ${ }^{\text {tPHL }}$ |  |  | 17 |  | 21 |  |  |
| ${ }^{\text {tPLH}}$ | $\mathrm{U} / \overline{\mathrm{D}}$ to $\overline{\mathrm{RCO}}$ |  | 26 |  | 28 | ns |  |
| ${ }^{\text {t PHL }}$ |  |  | 26 |  | 30 |  |  |
| tPLH | Clock to $\overline{\mathrm{RCO}}$ |  | 39 |  | 40 | ns |  |
| ${ }_{\text {tPHL }}$ |  |  | 33 |  | 39 |  |  |
| ${ }^{\text {tPLH}}$ | Clock to CCO |  | 17 |  | 18 | ns |  |
| ${ }^{\text {tPHL }}$ |  |  | 22 |  | 27 |  |  |
| ${ }^{\text {tPLH}}$ | $\overline{\mathrm{CET}}$ or $\overline{\mathrm{CEP}}$ to CCO |  | 16 |  | 17 | ns |  |
| ${ }^{\text {t PHL }}$ |  |  | 36 |  | 45 |  |  |
| ${ }^{\text {tPLH }}$ | $\overline{\text { ACLR }}$ to Any Q |  | N.A. |  | N.A. | ns |  |
| ${ }_{\text {tPHL }}$ |  |  | 37 |  | 45 |  |  |
| $t_{\text {s }}$ | Set-up | 25 |  | 30 |  | ns |  |
|  |  | 25 |  | 30 |  |  |  |
|  |  | 38 |  | 45 |  |  |  |
|  |  | 40 |  | 50 |  |  |  |
|  | $\overline{\mathrm{CET}}, \overline{\mathrm{CEP}}$ | 33 |  | 40 |  |  |  |
| $t_{\text {s }}$ | SCLR Recovery (inactive) to Clock | 39 |  | 50 |  | ns |  |
| $t_{\text {h }}$ | Data Hold | 0 |  | 5 |  | ns |  |
| ${ }^{f}$ max | Màximum Clock Frequency (Note 1) | 20 |  | 18 |  | MHz |  |
| $t_{\text {pw }}$ | Clock Pulse Width | 27 |  | 35 |  | ns |  |
| ${ }^{\text {t }} \mathrm{H}$ | $\overline{\mathrm{OE}}$ to Any Q; Enable |  | 15 |  | 17 | ns |  |
| t ZL |  |  | 26 |  | 19 |  |  |
| ${ }^{\text {t }} \mathrm{HZ}$ | $\overline{O E}$ to Any Q; Disable |  | 23 |  | 27 | ns | $\begin{aligned} C_{L} & =5.0 \mathrm{pF} \\ R_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }^{\text {t }} \mathrm{L}$ Z |  |  | 30 |  | 36 |  |  |

*AC performanceqver the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.
N.A. not applicable.

## Metallization and Pad Layouts

Am25LS2568


DIE SIZE 0.087" $\times 0.103^{\prime \prime}$

Am25LS2569


## DEFINITION OF FUNCTIONAL TERMS

A, B, C, D CEP
$\overline{C E T} \quad$ Count Enable Trickle. Enables the ripple

CP Clock Pulse. All synchronous functions occur on the LOW-to-HIGH transition of the clock.
$\overline{\text { LOAD }}$

U/D
The four programmable data inputs.
Count Enable Parallel. Can be used to enable and inhibit counting in high speed cascaded operation. $\overline{C E P}$ must be LOW to count. carry output for cascaded operation. Must be LOW to count.

Enables parallel load of counter outputs from data inputs on the next clock edge. Must be HIGH to count.
Up/Down Count Control. HIGH counts up and LOW counts down.
$\overline{\text { ACLR }}$
$\overline{\text { SCLR }}$
$\overline{O E}$
$Y_{A}, Y_{B}, Y_{C}, Y_{D}$
$\overline{\text { RCO }}$
cCO

Asynchronous Clear. Master reset of counters to zero when $\overline{A C L R}$ is LOW, independent of the clock.
Synchronous clear of counters to zero on the next clock edge when $\overline{\text { SCLR }}$ is LOW. A HIGH on the output control sets the four counter outputs in the high impedance, and a LOW, enables the output.

The four counter outputs.
Ripple Carry Output. Output will be LOW on the maximum count on up-count. Upon down-count, $\overline{\mathrm{RCO}}$ is LOW at 0000

Clock Carry Output. While counting and $\overline{\mathrm{RCO}}$ is LOW, CCO will follow the clock HIGH-LOW-HIGH transition.


Note: Actual current flow direction shown.

## ORDERING INFORMATION

| Package | Temperature <br> Range | Am25LS2568 <br> Order <br> Number | Am25LS2569 <br> Order <br> Number |
| :---: | :---: | :---: | :---: |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25LS2568PC | AM25LS2569PC |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25LS2568DC | AM25LS2569DC |
| Dice | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25LS2568XC | AM25LS2569XC |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25LS2568DM | AM25LS2569DM |
| Hermetic Flat Pak | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25LS2568FM | AM25LS2569FM |
| Dice | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25LS2568XM | AM25LS2569XM |

## APPLICATION



MICROPROGRAMMABLE DUAL-EVENT 8-BIT COUNTERS

# Am26LS29 <br> Quad Three-State Single Ended RS-423 Line Driver 

## DISTINCTIVE CHARACTERISTICS

- Four single ended line drivers in one package for maximum package density
- Output short-circuit protection
- Individual rise time control for each output
- $50 \Omega$ transmission line drive capability
- High capacitive load drive capability
- Low $\mathrm{I}_{\mathrm{CC}}$ and $\mathrm{I}_{\mathrm{EE}}$ power consumption ( $26 \mathrm{~mW} /$ driver typ.)
- Meets all requirements of RS-423
- Three-state outputs for bus oriented systems
- Outputs do not clamp line with power off or in hi-impedance state over entire transmission line voltage range of RS-423
- Low current PNP inputs compatible with TTL, MOS and CMOS
- Available in military and commercial temperature range
- Advanced low power Schottky processing
- $100 \%$ reliability assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am26LS29 is a quad single ended line driver, designed for digital data transmission. The Am26LS29 meets all the requirements of EIA Standard RS-423 and Federal STD 1030. It features four buffered outputs with high source and sink current, and output short circuit protection.
A slew rate control pin allows the use of an external capacitor to control slew rate for suppression of near end cross talk to receivers in the cable.
The Am26LS29 has three-state outputs for bus oriented systems. The outputs in the hi-impedance state will not clamp the line over the transmission line voltage of RS-423. A typical full duplex system would use the Am26LS29 line driver and up to twelve Am26LS32 line receivers or an Am26LS32 line receiver and up to thirty-two Am26LS29 line drivers with only one enabled at a time and all others in the three-state mode.
The Am26LS29 is constructed using advanced low-power Schottky processing.


Am26LS29
ABSOLUTE MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Supply Voltage |  |
| $\mathrm{V}+$ | 7.0 V |
| $\mathrm{~V}-$ | -7.0 V |
| Power Dissipation | 600 mW |
| Input Voltage | -0.5 to +15.0 V |
| Output Voltage (Power Off) | $\pm 15 \mathrm{~V}$ |
| Lead Soldering Temperature (10 seconds) | $300^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS over the operating temperature range
The following conditions apply unless otherwise specified:
Am26LS29XM (MIL)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{EE}}=-5.0 \mathrm{~V} \pm 5 \%$
Am26LS29XC (COM'L) $\quad \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{EE}}=-5.0 \mathrm{~V} \pm 5 \%$

DC CHARACTERISTICS over the operating temperature range (Notes 1 and 2)

| Parameters | Description | Test Conditions |  | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{o}}$ | Output Voltage | $\mathrm{R}_{\mathrm{L}}=\infty$ | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ | 4.0 | 4.4 | 6.0 | Volts |
|  |  |  | $\mathrm{V}_{1 \mathrm{IN}}=0.4 \mathrm{~V}$ | -4.0 | -4.4 | -6.0 | Volts |
| $\frac{V_{T}}{V_{T}}$ | Output Voltage | $\mathrm{R}_{\mathrm{L}}=450 \Omega$ | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ | 3.6 | 4.1 |  | Volts |
|  |  |  | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ | -3.6 | -4.1 |  | Volts |
| $\left\|V_{T}\right\|-\left\|V_{T}\right\|$ | Output Leakage Power Off | $\left\|\mathrm{V}_{\mathrm{CC}}\right\|=\left\|\mathrm{V}_{\mathrm{EE}}\right\|, \mathrm{R}_{\mathrm{L}}=450 \Omega$ |  |  | 0.02 | 0.4 | Volts |
| ${ }^{1} \mathrm{X}^{+}$ |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{O}}=10 \mathrm{~V}$ |  | 2.0 | 100 | $\mu \mathrm{A}$ |
| 'x- |  |  | $\mathrm{V}_{\mathrm{O}}=-10 \mathrm{~V}$ |  | -2.0 | -100 | $\mu \mathrm{A}$ |
| $\begin{aligned} & \mathrm{I}^{+} \\ & \mathrm{I}^{-} \end{aligned}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ |  | -70 | -150 | mA |
|  |  |  | $\mathrm{V}_{1 \mathrm{IN}}=0.4 \mathrm{~V}$ |  | 60 | 150 | mA |
| ISlew | Slew Control Current | $\mathrm{V}_{\text {SLEW }}=\mathrm{V}_{\mathrm{EE}}+0.9 \mathrm{~V}$ |  |  | $\pm 110$ |  | $\mu \mathrm{A}$ |
| 'cc | Positive Supply Current | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\infty$ |  |  | 15 | 25 | mA |
| 'EE | Negative Supply Current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\infty$ |  |  | -9 | -10 | mA |
| 10 | Off State (High Impedance) Output Current | $V_{C C}=$ MAX . | $\mathrm{V}_{\mathrm{O}}=10 \mathrm{~V}$ |  | 2.0 | 100 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=-10 \mathrm{~V}$ |  | -2.0 | -100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Low Level Input Voltage |  |  |  |  | 0.8 | Volts |
| Ith | High Level Input Current | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  | 1.0 | 40 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{1 \mathrm{~N}} \leqslant 15 \mathrm{~V}$ |  |  | 10 | 100 | $\mu \mathrm{A}$ |
| IIL | Low Level Input Current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -30 | -200 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{1}$ | Input Clamp Voltage | $1 / \mathrm{N}=-12 \mathrm{~mA}$ |  |  |  | -1.5 | Volts |

## AC CHARACTERISTICS

$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameters | Description | Test Conditions |  | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Sr + | Positive Slew Rate | $R_{L}=450 \Omega, C_{L}=500 \mathrm{pF}$, Fig. 1 | $\mathrm{C}_{\mathrm{C}}=50 \mathrm{pF}$ |  | 3.0 |  | $\mu \mathrm{S}$ |
|  |  |  | $\mathrm{C}_{\mathrm{C}}=0 \mathrm{pF}$ |  | 120 | 300 | ns |
| $\mathrm{Sr}-$ | Negative Slew Rate | $R_{L}=450 \Omega, C_{L}=500 \mathrm{pF}$, Fig. 1 | $\mathrm{C}_{\mathrm{C}}=50 \mathrm{pF}$ |  | 3.0 |  | $\mu \mathrm{s}$ |
|  |  |  | $\mathrm{C}_{\mathrm{C}}=0 \mathrm{pF}$ |  | 120 | 300 | ns |
| Src | Slew Rate Coefficient | $\mathrm{R}_{\mathrm{L}}=450 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$, Fig. 1 |  |  | . 06 |  | $\mu \mathrm{s} / \mathrm{pF}$ |
| tLz | Output Enable to Output | $\mathrm{R}_{\mathrm{L}}=450 \Omega, \mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}, \mathrm{C}_{\mathrm{C}}=0 \mathrm{pF}$ |  |  | 180 | 300 | ns |
| $\mathrm{t}_{\mathrm{Hz}}$ |  |  |  |  | 250 | 350 |  |
| $\mathrm{t}_{\mathrm{ZL}}$ |  | $\mathrm{R}_{\mathrm{L}}=450 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}, \mathrm{C}_{\mathrm{C}}=0 \mathrm{pF}$ |  |  | 250 | 350 |  |
| $\mathrm{t}_{\mathrm{zH}}$ |  |  |  |  | 180 | 300 |  |

[^32]

BLI-006

Figure 1. Rise Time Control.

> Slew Rate (Rise or Fall Time) Versus External Capacitor


Am26LS29 EQUIVALENT CIRCUIT


# Am26LS30 <br> Dual Differential RS-422 Party Line/Quad Single Ended RS-423 Line Driver 

## DISTINCTIVE CHARACTERISTICS

- Dual RS-422 line driver or quad RS-423 line driver
- Driver outputs do not clamp line with power off or in hi-impedance state
- Individually three-state drivers when used in differential mode
- Low $\mathrm{I}_{\mathrm{CC}}$ and $\mathrm{I}_{\mathrm{EE}}$ power consumption

RS-422 differential mode $35 \mathrm{~mW} /$ driver typ.
RS-423 single-ended mode $26 \mathrm{~mW} /$ driver typ.

- Individual slew rate control for each output
- $50 \Omega$ transmission line drive capability (RS-422 into virtual ground)
- Low current PNP inputs compatible with TTL, MOS and CMOS
- High capacitive load drive capability
- Exact replacement for DS16/3691
- Advanced low power Schottky processing
- $100 \%$ reliability assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am26LS30 is a line driver designed for digital data transmission. A mode control input provides a choice of operation either as two differential line drivers which meet all of the requirements of EIA Standard RS-422 or four independent single-ended RS-423 line drivers.

In the differential mode the outputs have individual three-state controls. In the hi-impedance state these outputs will not clamp the line over a common mode transmission line voltage of $\pm 10 \mathrm{~V}$. A typical full duplex system would be the Am26LS30 differential line driver and up to twelve Am26LS32 line receivers or an Am26LS32 line receiver and up to thirty-two Am26LS30 differential drivers.
A slew rate control pin allows the use of an external capacitor to control slew rate for suppression of near end cross talk to receivers in the cable.
The Am26LS30 is constructed using Advanced Low Power Schottky processing.


ABSOLUTE MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Supply Voltage |  |
| $\mathrm{V}+$ | 7.0 V |
| $\mathrm{~V}-$ | -7.0 V |
| Power Dissipation | 600 mW |
| Input Voltage | -0.5 to +15.0 V |
| Output Voltage (Power Off) | $\pm 15 \mathrm{~V}$ |
| Lead Soldering Temperature (10 seconds) | $300^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS over the operating temperature range
The Following Conditions Apply Unless Otherwise Specified:

| Am26LS30XM (MIL) | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{EE}}=\mathrm{GND}$ |
| :--- | :--- | :--- |
| Am26LS30XC (COM'L) | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{EE}}=\mathrm{GND}$ |

Am26LS30XC(COML) $\mathrm{T}_{\mathrm{A}} \mathrm{O}^{\circ} \mathrm{C}$ ( $0.70^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%, V_{E E}=G N D$
EIA RS-422 Connection, Mode Voltage $=0.8 \mathrm{~V}$
DC CHARACTERISTICS over the operating temperature range
Typ.
Parameters
Test Conditions (Note 3) Min. (Note 1) Max. Units

|  | Differential Output Voltage, $\mathrm{V}_{\text {A }}$, B | $\mathrm{R}_{\mathrm{L}}=\infty$ | $\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V}$ |  | 3.6 | 6.0 | Volts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{v_{0}}$ |  |  | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}$ |  | -3.6 | -6.0 | Volts |
| $V_{T}$ | Differential Output Voltage, $\mathrm{V}_{\text {A }}$, B | $R_{L}=100 \Omega$ | $\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V}$ | 2.0 | 2.4 |  | Volts |
| $\frac{V_{T}}{V_{T}}$ |  |  | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}$ | -2.0 | -2.4 |  | Volts |
| $\mathrm{v}_{\mathrm{OS}}, \overline{\mathrm{v}_{\text {OS }}}$ | Common Mode Offset Voltage | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ |  |  | 2.5 | 3.0 | Volts |
| $\left\|V_{T}\right\|-\left\|\bar{V}_{T}\right\|$ | Difference in Differential Output Voltage | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ |  |  | 0.005 | 0.4 | Volts |
| $\left\|v_{o s}\right\|-\left\|\overline{v_{0 S}}\right\|$ | Difference in Common Mode Offset Voltage | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ |  |  | 0.005 | 0.4 | Volts |
| $\mathrm{V}_{\text {SS }}$ | $\left\|\mathrm{V}_{\mathrm{T}}-\overline{\mathrm{V}_{\mathrm{T}}}\right\|$ | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ |  | 4.0 | 4.8 |  | Volts |
| $V_{\text {CMR }}$ | Output Voltage Common Mode Range | $\mathrm{V}_{\text {ENABLE }}=2.4 \mathrm{~V}$ |  | $\pm 10$ |  |  | Volts |
| IXA | Output Leakage Current | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ | $V_{C M R}=10 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| ${ }^{\text {IXB }}$ |  |  | $\mathrm{V}_{\text {CMR }}=-10 \mathrm{~V}$ |  |  | -100 | $\mu \mathrm{A}$ |
| Iox | Off State (High Impedance) Output Current | $V_{C C}=$ MAX . | $V_{C M R} \leqslant 10 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {CMR }} \geqslant-10 \mathrm{~V}$ |  |  | -100 | $\mu \mathrm{A}$ |
| $I_{S A}, I_{\text {SB }}$ | Output Short Circuit Current | $\mathrm{V}_{1 \mathrm{~N}}=2.4 \mathrm{~V}$ | $\mathrm{V}_{\text {OA }}=6.0 \mathrm{~V}$ |  | 80 | 150 | mA |
|  |  |  | $V_{\text {OB }}=0 \mathrm{~V}$ |  | -80 | -150 | mA |
|  |  | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ | $\mathrm{V}_{\text {OA }}=0 \mathrm{~V}$ |  | -80 | -150 | mA |
|  |  |  | $\mathrm{V}_{O B}=6.0 \mathrm{~V}$ |  | 80 | 150 | mA |
| ICC | Supply Current |  |  |  | 18 | 30 | mA |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage |  |  | 2.0 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  |  | 0.8 | Voits |
| $\mathrm{IIH}^{\text {H }}$ | High Level Input Current | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  | 1.0 | 40 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }} \leqslant 15 \mathrm{~V}$ |  |  | 10 | 100 | $\mu \mathrm{A}$ |
| IIL | Low Level Input Current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -30 | -200 | $\mu \mathrm{A}$ |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{IIN}^{\prime}=-12 \mathrm{~mA}$ |  |  |  | -1.5 | Volts |

## AC CHARACTERISTICS

EIA RS-422 Connection, $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=\mathrm{GND}$, Mode $=0.4 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameters | Description | Test Conditions | Min. | $\begin{aligned} & \text { Typ. } \\ & \text { (Note 1) } \end{aligned}$ | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{tr}_{r}$ | Differential Output Rise Time | Fig. 2, $\mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 120 | 200 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Differential Output Fall Time | Fig. 2, $\mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 120 | 200 | ns |
| $t_{\text {PD }}$ | Output Propagation Delay | Fig. 2, $\mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 120 | 200 | ns |
| tpdL | Output Propagation Delay | Fig. 2, $\mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{L}=500 \mathrm{pF}$ |  | 120 | 200 | ns |

Notes: 1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=\mathrm{GND}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
2. Symbols and definitions correspond to EIA RS-422 where applicable.
3. $R_{L}$ connected between each output and its complement.

## Am26LS30

ELECTRICAL CHARACTERISTICS over the operating temperature range
The following conditions apply unless otherwise specified:
Am26LS30XM (MIL) $\quad \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{EE}}=-5.0 \mathrm{~V} \pm 10 \%$
Am26LS30XC (COM'L) $\quad T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{EE}}=-5.0 \mathrm{~V} \pm 5 \%$
RS-423 Connection, Mode Voltage $\geqslant 2.0 \mathrm{~V}$

DC CHARACTERISTICS over the operating temperature range (Notes 1 and 2)


## AC CHARACTERISTICS

RS-423 Connection, $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.0 \mathrm{~V}$, Mode $=2.4 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

## Parameters

| Parameters | Description | Test Condition |  | Min. | (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Sr + | Positive Slew Rate | Fig. 1, $\mathrm{R}_{\mathrm{L}}=450 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ | $\mathrm{C}_{\mathrm{C}}=50 \mathrm{pF}$ |  | 3.0 |  | $\mu \mathrm{S}$ |
|  |  |  | $\mathrm{C}_{\mathrm{C}}=0$ |  | 120 | 300 | ns |
| Sr- | Negative Slew Rate | Fig. 1, $\mathrm{R}_{\mathrm{L}}=450 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ | $\mathrm{C}_{\mathrm{C}}=50 \mathrm{pF}$ |  | 3.0 |  | $\mu \mathrm{s}$ |
|  |  |  | $\mathrm{C}_{\mathrm{C}}=0$ |  | 120 | 300 | ns |
| Src | Slew Rate Coefficient | Fig. 1, $\mathrm{R}_{\mathrm{L}}=450 \Omega, C_{L}=500 \mathrm{pF}$ |  |  | . 06 |  | $\mu \mathrm{s} / \mathrm{pF}$ |
| $t_{\text {PDH }}$ | Output Propagation Delay | Fig. 1, $\mathrm{R}_{\mathrm{L}}=450 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}, \mathrm{C}_{\mathrm{C}}=0$ |  |  | 180 | 300 | ns |
| $t_{\text {PDL }}$ | Output Propagation Delay | Fig. 1, $\mathrm{R}_{\mathrm{L}}=450 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}, \mathrm{C}_{\mathrm{C}}=0$ |  |  | 180 | 300 | ns |

Notes: 1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
2. Symbols and definitions correspond to EIA RS-423 where applicable.

## Am26LS31

Quad High Speed Differential Line Driver

## DISTINCTIVE CHARACTERISTICS

- Output skew - 2.0ns typical
- Input to output delay -12 ns
- Operation from single +5 V supply
- 16-pin hermetic and molded DIP package
- Outputs won't load line when $\mathrm{V}_{\mathrm{CC}}=0$
- Four line drivers in one package for maximum package density
- Output short-circuit protection
- Complementary outputs
- Meets the requirements of EIA standard RS-422
- High output drive capability for $100 \Omega$ terminated transmission lines
- Available in military and commercial temperature range
- Advanced low-power Schottky processing
- 100\% reliability assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am26LS31 is a quad differential line driver, designed for digital data transmission over balanced lines. The Am26LS31 meets all the requirements of EIA standard RS-422 and federal standard 1020. Is is designed to provide unipolar differential drive to twisted-pair or parallel-wire transmission lines.
The circuit provides an enable and disable function common to all four drivers. The Am26LS31 features 3-state outputs and logical OR-ed complementary enable inputs. The inputs are all LS compatible and are all one unit load.
The Am26LS31 is constructed using advanced low-power Schottky processing.


Am26LS31
ABSOLUTE MAXIMUM RATINGS (Above which the useful life may be impaired)
Supply Voltage
Input Voltage
Output Voltage
Storage Temperature Range

ELECTRICAL CHARACTERISTICS over the operating temperature range
The following conditions apply unless otherwise specified:

| Am26LS31×M (MIL) | $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ |
| :--- | :--- | :--- |
| Am26LS31×C (COM'L) | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ |


| Parameters | Description | Test Conditions |  | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OH}}=-20 \mathrm{~mA}$ |  | 2.5 | 3.2 |  | Volts |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\text {CC }}=$ Min., $\mathrm{IOL}=20 \mathrm{~mA}$ |  |  | 0.32 | 0.5 | Volts |
| $\mathrm{V}_{\mathbf{I H}}$ | Input HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$. |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Voltage | $\mathrm{V}_{\text {CC }}=$ Max. |  |  |  | 0.8 | Volts |
| IIL | Input LOW Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -0.20 | -0.36 | mA |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | 0.5 | 20 | $\mu \mathrm{A}$ |
| 1 | Input Reverse Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |  |  | 0.001 | 0.1 | mA |
| 10 | Off-State (High Impedance) Output Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$. | $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ |  | 0.5 | 20 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{v}_{\mathrm{O}}=0.5 \mathrm{~V}$ |  | 0.5 | -20 |  |
| $\mathrm{V}_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\text {IN }}=18 \mathrm{~mA}$ |  |  | -0.8 | -1.5 | Volts |
| Isc | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max. |  | -30 | -60 | -150 | mA |
| ICC | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., all outputs disabled |  |  | 60 | 80 | mA |
| ${ }_{\text {tPLH }}$ | Input to Output | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Load $=$ Note 2 |  |  | 12 | 20 | ns |
| ${ }^{\text {tPHL }}$ | Input to Output | $\mathrm{V}_{\text {CC }}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Load $=$ Note 2 |  |  | 12 | 20 | ns |
| SKEW | Output to Output | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Load $=$ Note 2 |  |  | 2.0 | 6.0 | ns |
| ${ }_{\text {t }}^{\text {L }}$ Z | Enable to Output | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ |  |  | 23 | 35 | ns |
| ${ }_{t} \mathrm{HZ}$ | Enable to Output | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ |  |  | 17 | 30 | ns |
| ${ }^{\text {Z }} \mathrm{L}$ | Enable to Output | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$, Load $=$ Note 2 |  |  | 35 | 45 | ns |
| ${ }_{\text {ZH }}$ | Enable to Output | $\mathrm{V}_{\text {CC }}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Load $=$ Note 2 |  |  | 30 | 40 | ns |

Notes: 1. All typical values are $V_{C C}=5.0 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$.
2. $C_{L}=30 \mathrm{pF}, V_{I N}=1.3 \mathrm{~V}$ to $V_{O U T}=1.3 \mathrm{~V}, V_{P U L S E}=0 \mathrm{~V}$ to +3.0 V , See Below.

AC LOAD TEST CIRCUIT FOR THREE-STATE OUTPUTS


## PROPAGATION DELAY

(Notes 1 and 3)


ENABLE AND DISABLE TIMES
(Notes 2 and 3)
Enable Disable


Notes: 1. Diagram shown for Enable LOW
2. $S_{1}$ and $S_{2}$ of Load Circuit are closed except where shown.
3. Pulse Generator for All Pulses: Rate $\leqslant 1.0 \mathrm{MHz} ; Z_{o}=50 \Omega ; \mathrm{t}_{\mathrm{r}} \leqslant 15 \mathrm{~ns} ; \mathrm{t}_{\mathrm{f}} \leqslant 6.0 \mathrm{~ns}$.




Guaranteed $\mathrm{VOH}_{\mathrm{OH}}$ and $\mathrm{V}_{\mathrm{OL}}$ ( $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

Metallization and Pad Layout


DIE SIZE 0.067" X 0.084"

# Am26LS32•Am26LS33 

Quad Differential Line Receivers

## DISTINCTIVE CHARACTERISTICS

- Input voltage range of 15 V (differential or common mode) on Am26LS33; 7V (differential or common mode) on Am26LS32
- $\pm 0.2 \mathrm{~V}$ sensitivity over the input voltage range on Am26LS32; $\pm 0.5 \mathrm{~V}$ sensitivity on Am26LS33
- The Am26LS32 meets all the requirements of RS-422 and RS-423
- 6 k minimum input impedance
- 30 mV input hysteresis
- Operation from single +5 V supply
- 16-pin hermetic and molded DIP package
- Fail safe input-output relationship. Output always high when inputs are open.
- Three-state drive, with choice of complementary output enables, for receiving directly onto a data bus.
- Propagation delay 17 ns typical
- Available in military and commercial temperature range
- Advanced low-power Schottky processing
- 100\% reliability assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am26LS32 is a quad line receiver designed to meet the requirements of RS-422 and RS-423, and Federal Standards 1020 and 1030 for balanced and unbalanced digital data transmission.

The Am26LS32 features an input sensitivity of 200 mV over the input voltage range of $\pm 7 \mathrm{~V}$.

The Am26LS33 features an input sensitivity of 500 mV over the input voltage range of $\pm 15 \mathrm{~V}$.
The Am26LS32 and Am26LS33 provide an enable and disable function common to all four receivers. Both parts feature 3state outputs with 8 mA sink capability and incorporate a fail safe input-output relationship which keeps the outputs high when the inputs are open.
The Am26LS32 and Am26LS33 are constructed using Advanced Low-Power Schottky processing.


## LOGIC DIAGRAM




Am26LS32•Am26LS33
ABSOLUTE MAXIMUM RATINGS (Above which the useful life may be impaired)

| Supply Voltage | 7.0 V |
| :--- | ---: |
| Common Mode Range | $\pm 25 \mathrm{~V}$ |
| Differential Input Voltage | $\pm 25 \mathrm{~V}$ |
| Enable Voltage | 7.0 V |
| Output Sink Current | 50 mA |
| Storage Temperature Range | $-65^{\circ} \mathrm{C} \mathrm{to}+165^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS Over the operating temperature range
The following conditions apply unless otherwise specified:
$\begin{array}{lll}\text { Am26LS32XM, Am26LS33xM (MIL) } & T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} & V_{C C}=5.0 \mathrm{~V} \pm 10 \% \\ \text { Am26LS32×C, Am26LS33×C (COM'L) } & T_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} & V_{C C}=5.0 \mathrm{~V} \pm 5 \%\end{array}$
Parameters Description Test Conditions

| Parameters |  |  |  |  | $\frac{\text { Min. }}{0.2}$ | (Note 1) |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TH }}$ | Differential Input Voltage | $\mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{OL}}$ or $\mathrm{V}_{\mathrm{OH}}$ | Am26LS32, $-7 \mathrm{~V} \leqslant \mathrm{~V}_{\text {CM }} \leqslant+7 \mathrm{~V}$ |  |  | 0.06 | 0.2 | Volts |
|  |  |  | Am26LS33, $-15 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{CM}} \leqslant+15 \mathrm{~V}$ |  | 0.5 | 0.12 | 0.5 |  |
| $\mathrm{RIN}_{\text {I }}$ | Iṇput Resistance | $-15 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{CM}} \leqslant+15 \mathrm{~V}$ (One input AC ground) |  |  | 6.0k | 8.5k |  | $\Omega$ |
| IIN | Input Current (Under Test) | $\mathrm{V}_{\text {IN }}=+15 \mathrm{~V}$, Other Input $-15 \mathrm{~V} \leqslant \mathrm{~V}_{\text {IN }} \leqslant+15 \mathrm{~V}$ |  |  |  |  | 2.3 | mA |
| IIN | Input Current (Under Test) | $\mathrm{V}_{\text {IN }}=-15 \mathrm{~V}$, Other Input $-15 \mathrm{~V} \leqslant \mathrm{~V}_{\text {IN }} \leqslant+15 \mathrm{~V}$ |  |  |  |  | -2.8 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \Delta \mathrm{V}_{\mathrm{IN}}=+1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{ENABLE}}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-440 \mu \mathrm{~A} \end{aligned}$ |  | COM'L | 2.7 | 3.4 |  | Volts |
|  |  |  |  | MIL | 2.5 | 3.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M i n ., \Delta V_{I N}=-1.0 \mathrm{~V} \\ & V_{\text {ENABLE }}=0.8 \mathrm{~V} \end{aligned}$ |  | $1 \mathrm{OL}=4.0 \mathrm{~mA}$ |  |  | 0.4 | Volts |
|  |  |  |  | $\overline{\text { ENABLE }}$ $=0.8 \mathrm{~V}$ |  |  | 0.45 |  |
| $V_{\text {IL }}$ | Enable LOW Voltage |  |  |  |  |  | 0.8 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Enable HIGH Voltage |  |  |  | 2.0 |  |  | Volts |
| $V_{1}$ | Enable Clamp Voltage | $V_{C C}=$ Min., $1 / \mathrm{N}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| ${ }^{1} \mathrm{O}$ | Off-State (High Impedance) Output Current | $\mathrm{V}_{C C}=\operatorname{Max}$. |  | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -20 |  |
| IIL | Enable LOW Current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  | -0.2 | -0.36 | mA |
| $\mathrm{I}_{1 \mathrm{H}}$ | Enable HIGH Current | $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  | 0.5 | 20 | $\mu \mathrm{A}$ |
| 11 | Enable Input High Current | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1 | 100 | $\mu \mathrm{A}$ |
| ISC | Output Short Circuit Current | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=$ Max., $\Delta \mathrm{V}_{\text {IN }}=+1.0 \mathrm{~V}$ |  |  | -15 | -50 | -85 | mA |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., All $\mathrm{V}_{\text {IN }}=$ GND, Outputs Disabled |  |  |  | 52 | 70 | mA |
| $\mathbf{V}_{\text {HYST }}$ | Input Hysteresis | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}$ |  |  |  | 30 |  | mV |
| tPLH | Input to Output | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, see test cond. below |  |  |  | 17 | 25 | ns |
| tPHL | Input to Output | $\mathrm{T}_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{L}=15 \mathrm{pF}$, see test cond. below |  |  |  | 17 | 25 | ns |
| ${ }_{\text {t }} \mathrm{L}$ | Enable to Output | $\mathrm{T}_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$, see test cond. below |  |  |  | 20 | 30 | ns |
| ${ }_{\text {t }}^{\mathbf{H z}}$ | Enable to Output | $\mathrm{T}_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$, see test cond. below |  |  |  | 15 | 22 | ns |
| ${ }^{\text {Z }} \mathrm{LL}$ | Enable to Output | $\mathrm{T}_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{L}=15 \mathrm{pF}$, see test cond. below |  |  |  | 15 | 22 | ns |
| ${ }^{\text {Z }} \mathrm{H}$ | Enable to Output | $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, see test cond. below |  |  |  | 15 | 22 | ns |

Note: 1. All typical values are $V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## LOAD TEST CIRCUIT

 FOR THREE-STATE OUTPUTSPROPAGATION DELAY
(Notes 1 and 3)
ENABLE AND DISABLE TIMES
(Notes 2 and 3)


Notes:

1. Diagram shown for Enable LOW.
2. $S_{1}$ and $S_{2}$ of Load Circuit are closed except where shown.
3. Pulse Generator for All Pulses: Rate $\leqslant 1.0 \mathrm{MHz}$; $z_{o}=50 \Omega ; t_{r} \leqslant 15 n s ; t_{f} \leqslant 6.0 \mathrm{~ns}$.


Note: $R_{3}$ and $R_{4}$ value for Am26LS32 is 2 times Am26LS33 value.

## TYPICAL APPLICATION




## Two Wire Balanced System.



Single Wire With Common Ground Unbalanced System.

## LINE TERMINATION

It is important in a digital communication system to have the minimum amount of noise generated by undesired reflections at the driver and receiver. There are numerous ways of matching to the line. The line can be matched at the driver, at the receiver or both, each method has advantages and disadvantages. Generally for any but the longest lines it is sufficient to match at one place, and only when there are discontinuities in the line, party line operation, or lack of a reasonable match at the opposite end of the line is the extra hardware of matching at both ends justified. The majority of transmission lines have fairly low characteristic impedances (in the range of 50 to 200 ohms) and the currents involved for a reasonable voltage swing are quite large. It is more difficult to couple noise into this low impedance, but it is also more difficult to drive, and line drivers must have the ability to supply large currents.
Various matching techniques that can be employed are shown in Figure 1. These impedance charts are useful in showing what happens to wave fronts traveling down a line, when the line delay is longer than the wave front transition. The DC input characteristic of the receiver, including any external components, is plotted on the V-I graph together with the output characteristic of the driver, including any external components used at the driving end. There are always quiescent points points where the driver and receiver characteristics cross. These points represent the DC voltage/current conditions, which must eventually be satisfied. To determine the effect of switching from one quiescent point to the other, a line with a slope equal to the characteristic impedance of the transmission line is plotted, starting at the initial quiescent point and ending at the applicable output impedance characteristic. The point of intersection gives the voltage and current at the output of the driver (and the input of the transmission line immediately after the driver switched states). From this point a line having an equal but opposite slope is drawn to the input characteristic and, at the intersection shows the voltage/current conditions of the wave front at the input of the receiver. This procedure is repeated to the output characteristic and so on at each intersection of the characteristic, the voltage/current relationship for a particular reflection is given. The resulting time/
voltage relationships for the traveling wavefront at the two ends of the transmission line are shown alongside.
From the graphs several important features can be seen. If the line is not matched at either end considerable transient voltage swings can occur. In fact if the input and output characteristics are at right angles to one another, the reflections continue for an infinite time if the line is assumed to have zero loss. Most lines have extremely low losses, and, therefore, a very undesirable situation exists if the line is not matched at either end.
If the line is matched at the receiver, a voltage wave of constant amplitude travels down the line and is absorbed at the termination. Note whether the line is terminated to ground or to the power supply the system consumes DC power, either in the HIGH logic level or in the LOW logic level. In order to reduce the power dissipation, a blocking capacitor can be used in series with the receiver termination. The capacitor can be chosen to look like a short circuit to the voltage wavefront but stop DC (current) flow. Since the capacitor must be charged and discharged through the line, the data rate is reduced, when this technique is employed.
If the line is matched with a series resistor at the driver, then the line input initially rises to one half the final voltage. This wave front travels down the line and is reflected at the receiver. When the reflection reaches the driver the voltage at the driver rises to its final amplitude. The receiver, however, sees one transition from the initial to the final amplitude. When the driver switches from HIGH to LOW a similar situation occurs, in which the input of the line sees at first a step to one half the final value and, two line delays later, the final LOW condition. This back matching mode of operation consumes no DC power if the input impedance of the receiver is infinite. The advantage of the method is that if the input impedance of the receiver is high, very little power is dissipated and current only flows during the transition time, which is twice the line delay time. If back matching is used in a balanced system the terminating series resistance must be divided into two equal resistances with resistors inserted in series with each wire in order to maintain a balanced system.

Figure 1. Line Matching Methods
Metallization and Pad Layout


# USE OF THE Am26LS30, 31 AND 32 QUAD DRIVER/RECEIVER FAMILY IN EIA RS-422 and 423 APPLICATIONS 

By David A. Laws and Roy J. Levy

## INTRODUCTION

Today's high-performance data processing systems demand significantly faster data communications rates than are possible with the EIA RS-232 specifications in use for the past ten years.

Two new standards prepared by the Electronic Industries Association address this need. EIA RS-423 is an unbalanced, bipolar voltage specification designed to interface with RS232C, while greatly enhancing its operation. It permits the communication of digital information over distances of up to 2000 feet and at data rates of up to 300 Kilobaud. EIA RS-422 is a balanced voltage digital interface for communicaton of digital data over distances of 4000 feet or data rates of up to 10 megabaud.

Advanced Micro Devices has developed a family of monolithic Low-power Schottky quad line drivers and receivers to meet the requirements of these specifications.
The Am26LS29 and 30 line drivers and the Am26LS32 receiver meet all requirements of RS-423 while the Am26LS31 differential line driver and the Am26LS32 receiver meet the requirements of RS-422.

A second receiver element, the Am26LS33 is available for use in high common mode noise environments, exceeding the common mode voltage requirements of RS-422 and RS423.

This application note reviews the use of these devices in implementing the new standards. Emphasis is given to the EIA RS-422 balanced interface.

## EIA STANDARD SPECIFICATIONS

Two basic forms of operation are available for transmission of digital data over interconnecting lines. These are the single ended and differential techniques.
The single-ended form uses a single conductor to carry the signal with the voltage referenced to a single return conductor. This may also be the common return for other signal conductors. Figure 1a.
The single-ended form is the simplest way to send data as it requires only one signal line per circuit. This simplicity, however, is often offset by the inability of this form to allow discrimination between a valid signal produced by the driver, and the sum of the driver signal plus externally induced noise signals.
A solution to some of the problems inherent in the singleended form of operation is offered by the differential form of operation. Figure 1b. This consists of a differential driver (essentially two single-ended drivers with one driver always producing the complementary output signal level to the other driver), a twisted pair transmission line and a differential line receiver. The driver signal appears as a differential voltage to the line receiver, while the noise signals appear as a common mode signal. The two signals, therefore, can be discriminated by a line receiver with a sufficient common mode voltage operating range.
The Electronic Industries Association, EIA, has defined a number of specifications standardizing the interface between data terminal equipment and data circuit terminating equipment based on both single-ended and differential operation.
a) Single Wire With Common Ground.


BLI-013
b) Two Wire Balanced System.


BLI-014

Figure 1. Data Communication Techniques.

The most widely used standard for interfacing between data terminal equipment and data communications equipment today, is EIA RS-232C, issued in August 1969. The RS-232C electrical interface is a single-ended, bipolar-voltage, unterminated circuit. This specification is for serial binary data interchange over short distances (up to 50 feet) at low rates (up to 20 Kilobaud). It is a protocol standard as well as an electrical standard, specifying hand shaking signals and functions between terminal and the communications equipment. As already noted, single-ended circuits are susceptible to all forms of electromagnetic interference. Noise and cross talk susceptibility are proportional to length and bandwidth. RS-232C places restrictions on both. It limits slew rate of the drivers ( $30 \mathrm{~V} / \mu \mathrm{s}$ ) to control radiated emission on neighboring circuits and allows bandwidth limiting on the receivers to reduce susceptibility to cross talk. The length and slew rate limits can adequately control reflections on unterminated lines, and the length and bandwidth limits are more than adequate to reduce susceptibility to noise.

Like EIA RS-232C, the new EIA RS-423 is also a single-ended, bipolar-voltage unterminated circuit. It extends the distance and data rate capabilities of this technique to distances of up to 4000 feet at data rates of 3000 baud, or at higher rates of up to 300 Kilobaud over a maximum distance of 40 feet.
EIA RS-422 is a differential, balanced voltage interface capable of significantly higher data rates over longer distances. It can accommodate rates of 100 Kilobaud over a distance of 4000 feet or rates of up to 10 megabaud. These performance improvements stem from the advantages of a balanced configuration which is isolated from ground noise currents. It is also immune to fluctuating voltage potentials between system ground references and to common mode electromagnetic interference. Figure 2 compares the driver output waveforms for the three EIA standard configurations, while Table I compares the key characteristics required by drivers and receivers intended for these applications. Since RS-232C has been in use for many years, RS-422 and 423 parameter values have been selected to facilitate an orderly transition from existing designs to new equipment.
a) EIA RS-232C Generator Output.

b) EIA RS-422 Generator Output.

$\mathrm{t}_{\mathrm{D}}=$ Time duration of the unit interval
at the applicable modulation rate
$\mathrm{t}_{\mathrm{r}} \leqslant 0.1 \mathrm{t}_{\mathrm{D}}$ when $\mathrm{t}_{\mathrm{D}} \geqslant 200 \mathrm{~ns}$
$\mathrm{t}_{\mathrm{r}} \leqslant 20 \mathrm{~ns}$ when $\mathrm{t}_{\mathrm{D}}<200 \mathrm{~ns}$
$\mathrm{V}_{\mathrm{SS}}=$ Difference in steady state voltages
$V_{S S}=\left|V_{t}-\bar{V}_{t}\right|$
$\mathrm{V}_{\text {SS }}$ min. $=2 \mathrm{~V} ; \mathrm{V}_{\text {SS }}$ max. $=6 \mathrm{~V}$
c) EIA RS-423 Generator Output.

$V_{S S}=\left|V_{t}-\bar{V}_{t}\right|$
$V_{\text {SS }}=$ Difference in steady
state voltages
$\mathrm{V}_{\mathrm{SS}} \mathrm{min} .= \pm 3.6 \mathrm{~V} ; \mathrm{V}_{\text {SS }}$ max. $= \pm 6 \mathrm{~V}$
Figure 2. Driver Output Waveforms.

TABLE I
KEY PARAMETERS OF EIA SPECIFICATIONS

| Characteristics | EIA RS-232C | EIA RS-423 | EIA RS-422 | Units |
| :---: | :---: | :---: | :---: | :---: |
| Form of Operation | Single Ended | Single Ended | Differential |  |
| Max. cable length | 50 | 2000 | 4000 | Feet |
| Max. data rate | 20K | 300K | 10M | Baud |
| Driver output voltage, open circuit* | $\pm 25$ | $\pm 6$ | 6 volts between outputs | Volts (Max.) |
| Driver output voltage, Loaded output* | $\pm 5$ to $\pm 15$ | $\pm 3.6$ | 2 volts between outputs | Volts (Min.) |
| Driver output resistance power off | $R \mathrm{Ro}=300 \Omega$ | $100 \mu \mathrm{~A}$ between $-6 \text { to }+6 \mathrm{~V}$ | $100 \mu \mathrm{~A}$ between <br> +6 and -.25 V | Min. |
| Driver output short circuit current ISC | $\pm 500$ | $\pm 150$ | $\pm 150$ | mA (Max.) |
| Driver output slew rate | $30 \mathrm{~V} / \mu \mathrm{sec}$ Max. | Slew rate must be controlled based upon cable length and modulation rate | No control necessary |  |
| Receiver input resistance $\mathrm{R}_{\text {in }}$ | 3 K to 7K | $\geqslant 4 \mathrm{~K}$ | $\geqslant 4 \mathrm{~K}$ | $\Omega$ |
| Receiver input thresholds | -3 to +3 | -0.2 to +0.2 | -0.2 to +0.2 | Volts (Max.) |
| Receiver input voltage | -25 to +25 | -12 to +12 | -12 to +12 | Volts (Max.) |

* $\pm$ indicates polarity switched output.


## INTEGRATED CIRCUIT CHARACTERISTICS

Most semiconductor manufacturers offer integrated circuits designed to satisfy the old RS-232C standard. A number of them have designs in progress to meet the new EIA specifications. Products available from Advanced Micro Devices to meet these needs are shown in Table II.

The Am26LS29, 30, 31 and 32 are a family of quad drivers and receivers designed specifically to meet the new EIA standards. These products utilize Low-Power Schottky technology to incorporate four drivers or four receivers, together with control logic, in the standard 16-pin package outlines.

The Am26LS29/30 and the Am26LS32 are driver and receiver pairs designed to implement the single-ended EIA RS-423 standard. The Am26LS31 is a differential line driver designed for use with the Am26LS32 receiver in a differential mode to meet EIA RS-422.

## Am26LS29 AND Am26LS30 QUAD RS-423 LINE DRIVERS

The Am26LS29 and 30 consist of four single-ended line drivers designed to meet or exceed the requirements of RS-423. The buffered driver outputs are provided with sufficient source and sink current capability to drive 50 ohm to a virtual ground transmission line and high capacitive loads. The Am26LS29 has a three-state output control while the Am26LS30 has a Mode Control input that allows it to operate as a dual RS-422 driver (with suitable power supply changes), Figure 3.

Each of the four driver inputs, as well as the $\overline{\text { Enable/ }} /$ Mode Control input is a PNP Low-Power Schottky input for reduced
input loading, one-half the normal fan-in. Since there are two inverters from each input to output, the driver is noninverting. When operating in the RS-423 mode, the Am26LS29 and 30 require both +5 V and -5 V nominal value power supplies. This allows the outputs to swing symmetrically about ground - producing a true bipolar output. The Mode Control (Pin 4) of the Am26LS30 should be HI or tied to

## TABLE II <br> ADVANCED MICRO DEVICES' EIA COMPATIBLE DEVICES

| EIA Standard | Drivers | Receivers |
| :---: | :--- | :--- |
|  | Am1488 <br> Quad Driver | Am1489, 1489A <br> Quad Receivers with <br> response control pin |
| RS-232C | Am9616 <br> Triple Driver with <br> logic control <br> Am2616 <br> Triple Receiver with <br> optional hysteresis <br> Quad Driver also <br> specified for CCITT <br> V.24 and MIL-188C | Am2617 <br> Quad Receiver specified <br> over MIL range |
| RS-422 | Am26LS31 <br> Quad Differential <br> with three-state <br> control gating | Am26LS32 <br> Quad Differential Driver <br> single-ended Receiver |
| RS-423 | Am26LS29 <br> Quad Driver with <br> three-state output | Am26LS32 <br> Quad single-ended/ <br> Differential Receiver |
| Am26LS30 <br> Quad Driver with <br> slew rate control |  |  |

a) Logic Diagrams

Am26LS29


Am26LS30
RS-423 Operation (Mode Control HIGH)

b) Circuit Diagram for Am26LS30


Figure 3. Am26LS29 and Am26LS30 Drivers.
$\mathrm{V}_{\mathrm{CC}}$. Each output is designed to drive the RS-423 load of 50 ohms with an output voltage equal or greater than +3.6 volts in the HI state and -3.6 volts in the LO state. Each output is current limited to 150 mA max. in either logic state. A Slew Rate control pin is brought out separately for each output to allow output ramp rate (rise and fall time) control. This provides suppression of near end cross talk to other receivers in the cable. Connecting a capacitor from this node to that
driver's respective output will produce a ramp ( $10 \%$ to $90 \%$ ) of 50 ns typical for each picofarad of capacitance in that capacitor. RS-423 establishes recommended ramp rates versus length of line driven and modulation rate, Figure 4.

The Am26LS30 can be used at low data rates as a dual EIA RS-422 driver with three-state outputs by connecting the $\mathrm{V}_{\mathrm{EE}}$ supply and the mode control input to ground.

## Am26LS31 QUAD RS-422 DRIVER

The Am26LS31 is a quad differential line driver designed to meet the RS-422 specification while operating with a single +5 volt supply. A common enable and disable function controls all four drivers, Figure 5. The driver features high speed, de-skewed differential outputs with typical propagation delays of 12 ns and residual skew of 2 ns . Both differential line outputs are designed for three-state operation to allow two-way half duplex and multiplex, data bus applications.

Table III is a summary of the essential requirements of the RS-422 standard. Section A describes the key characteristics satisfied by the Am26LS31 driver.

The balanced differential line driver consists of two halves, each of which is similar to a Low-power Schottky TTL gate with equal source and sink current capability. The two halves are emitter coupled in a differential input configuration. One side of the input circuit is tied to a fixed TTL bias threshold and the other side is tied to a sink diode in normal DTL/TTL fashion. This configuration offers complementary outputs with very low skew, dependent only upon component matching, a necessity to meet RS-422.


Figure 4. Data Modulation Rate or Cable Length Versus Risetime for EIA RS-423.

The circuit diagram of the driver is shown in Figure 6. The emitter-coupled input circuit is formed by Q 2 and Q3, which are biased by a current source. This source is a current mirror, formed by Q1 which supplies the current, and D6 which is diode connected transistor matched to $Q 1$. The fixed bias for Q 3 , formed by D 5 and D 6 , is $2 \mathrm{~V}_{\mathrm{BE}}$. $\mathrm{A} 2 \mathrm{~V}_{\mathrm{BE}}$ bias, less the D2 Schottky diode drop, provides the normal Low-power Schottky TTL threshold, $\mathrm{V}_{\mathrm{IL}}=0.7 \mathrm{~V}$. R19 provides a boost to 0.8 V for a full 400 mV TTL noise margin. The differential outputs of the emitter coupled stage, $\mathbf{A}$ and $\overline{\mathrm{A}}$, drive emitter followers Q14 and Q15, which provide the required speed and matching characteristics. The emitter followers, drive phase splitters Q4 and Q5, which in turn drive totem-pole outputs. The outputs at the line interface are of standard Low-power Schottky TTL configuration, except that circuit values are modified to provide high sourcing capability. The outputs are designed to source or sink 20 mA each, so that they can generate a voltage of at least 2.0 V across a 100 ohm load, as required by RS-422. Additional circuitry has been included to make the line outputs three-state for two-way bus applications. The Am26LS31 meets the RS-422 requirement that the driver not load the line in the powered down condition ( $\mathrm{I}_{\mathrm{x}} \leqslant 100 \mu \mathrm{~A}$ ) or if the power supply to that device should fail.

## Am26LS32 QUAD RS-422 AND 423 RECEIVER

The Am26LS32 is a quad line receiver which, operating from a single 5 volt supply, can be used in either differential or single-ended modes to satisfy RS-422 and 423 applications respectively. A complementary enable and disable feature, similar to that on the driver, controls all four receivers, Figure 7. The device's three-state outputs, which can sink 8 mA , incorporate a fail-safe input-output relationship which keeps the outputs high when the inputs are open.
The Am26LS32 meets the receiver input specification of Table III, a 200 mV threshold sensitivity with common mode rejection exceeding the supply line potentials, (greater than 7 volts). The same design feature of the input circuit which provides the common mode rejection also insures excellent power supply ripple rejection, which is important when switching the high currents involved in a system's interfaces. Furthermore, unlike operational amplifiers, where the DC common mode and power supply rejection ratios roll off with open loop gain, the full rejection capability of this line receiver is maintained at high frequencies. The receiver hysteresis of typically 30 mV , provides differential noise immunity. Signals received on long lines can have slow transition times, and without hysteresis, a small amount of noise around the switching threshold can cause errors in the receiver output.


Figure 5. Am26LS31 Logic Diagram.

TABLE III

## SUMMARY OF EIA RS-422 STANDARD FOR A BALANCED DIFFERENTIAL INTERFACE

## A. Line Driver

Open Circuit Voltage (either logic state)
Differential
$\left|V_{\text {do }}\right| \leqslant 6.0 \mathrm{~V}$
$\left|\mathrm{~V}_{\text {do }}\right| \leqslant 3.0 \mathrm{~V}$
Common Mode

$$
\left|\mathrm{V}_{\mathrm{cmo}}\right| \leqslant 3.0 \mathrm{~V}
$$

Differential Output Voltage (across 100 ohm load)

> Either logic state
$\left|\mathrm{V}_{\mathrm{d}}\right| \geqslant \max \left(0.5 \mathrm{~V}_{\mathrm{do}}, 2.0 \mathrm{~V}\right)$
Output Impedance
Either logic state

$$
\mathrm{R}_{\mathrm{G}} \leqslant 100 \text { ohms }
$$

Mark-Space Level Symmetry (across 100 ohm load)

$$
\begin{array}{lr}
\text { Differential } & \left|\mathrm{V}_{\mathrm{ds}}\right|-\left|\mathrm{V}_{\mathrm{dM}}\right| \leqslant 0.4 \mathrm{~V} \\
\text { Common Mode } & \left|\mathrm{V}_{\mathrm{cms}}\right|-\left|\mathrm{V}_{\mathrm{cm}}\right| \leqslant 0.4 \mathrm{~V}
\end{array}
$$

Output Short Circuit Current (to ground)

$$
\text { Either Output } \quad\left|I_{\text {SC }}\right| \leqslant 150 \mathrm{~mA}
$$

Output Leakage Current (power off)

$$
\begin{array}{lr}
\text { Voltage Range } & -0.25 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{x}} \leqslant+6.0 \mathrm{~V} \\
\text { Either Output at } \mathrm{V}_{\mathrm{x}} & ||\mathrm{x}| \leqslant 100 \mu \mathrm{~A}
\end{array}
$$

Rise and Fall Times (across 100 ohm load)

$$
T=\text { Baud Interval } \quad\left(t_{r}, t_{f}\right) \leqslant \max (0.1 T, 20 n s)
$$

Ringing (across 100 ohm load)

## Definitions

$\mathrm{V}_{\mathrm{dSs}}=\mathrm{V}_{\mathrm{d}}$ (steady state)
$\mathrm{V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{dS}}-\mathrm{V}_{\mathrm{dM}}$ (steady state)
Limits (either logic state)
Percentage
Absolute

$$
\begin{gathered}
\left|V_{d}-V_{d S s}\right| \leqslant 0.1 V_{S S} \\
2.0 \mathrm{~V} \leqslant\left|V_{d}\right| \leqslant 6.0 \mathrm{~V}
\end{gathered}
$$

B. Line Receiver

Signal Voltage Range

> Differential
> Common Mode

$$
\left|V_{d}\right| \leqslant 6.0 V
$$

$$
\left|\mathrm{V}_{\mathrm{cM}}\right| \leqslant 7.0 \mathrm{~V}
$$

Single-Ended Input Current (power ON or OFF)
Either Input at $\mathrm{V}_{\mathrm{x}}$
$\left|V_{x}\right|=10 \mathrm{~V}$
Other Input Grounded
$|\mathrm{v}| \leqslant 3.25 \mathrm{~mA}$

Single-Ended Input Bias Voltage (other input grounded) Either Input Open Circuit $\quad\left|\mathrm{V}_{\mathrm{B}}\right| \leqslant 3.0 \mathrm{~V}$
Single-Ended Input Impedance (other input grounded)
Either Input $\quad R_{L} \geqslant 4000$ ohms
Differential Threshold Sensitivity
Common Mode Voltage Range

$$
\begin{array}{r}
\left|\mathrm{V}_{\mathrm{cm}}\right| \leqslant 7.0 \mathrm{~V} \\
\left|\mathrm{~V}_{\mathrm{T}}\right| \leqslant 200 \mathrm{mV}
\end{array}
$$

Either Logic State
Absolute Maximum Input Voltage

Differential

$$
\begin{aligned}
& \left|V_{d}\right| \leqslant 12 V \\
& \left|V_{\mathbf{x}}\right| \leqslant 10 V
\end{aligned}
$$

Single-Ended
Input Balance (threshold shift)
Common Mode Voltage Range $\quad\left|\mathrm{V}_{\mathrm{cm}}\right| \leqslant 7.0 \mathrm{~V}$
Differential Threshold ( 500 ohms in series with each input)

Either Logic State

$$
\left|V_{t}\right| \leqslant 400 \mathrm{mV}
$$

Termination (optional)
Total Load Resistance (differential) $\quad R_{T}>90$ ohms
Multiple Receivers (bus applications)
Up to 10 receivers allowed. Differential threshold sensitivity of 200 mV must be maintained.

Hysteresis (optional)
As required for applications with slow rise/fall time at receiver, to control oscillations.

Fail Safe (optional)
As required by application to provide a steady MARK or
SPACE condition under open connector or driver power
OFF condition.

## C. Interconnecting Cable Type

Twisted Pair Wire or Flat Cable Conductor Pair
Conductor Size

Copper Wire (solid or stranded) 24 AWG or larger
Other (per conductor) $\quad R \leqslant 30$ ohms/1000 ft.
Capacitance
Mutual Pair Stray
Pair-to-Pair Cross Talk (balanced)
Attenuation at 150 KHz

$$
\begin{aligned}
& \mathrm{C} \leqslant 20 \mathrm{pF} / \mathrm{ft} . \\
& \mathrm{C} \leqslant 40 \mathrm{pF} / \mathrm{ft}
\end{aligned}
$$

$$
A \geqslant 40 \mathrm{~dB}
$$



Figure 6. Am26LS31 Circuit Diagram (Only one driver shown).

The balanced differential line receiver is a three-stage circuit. The input stage consists of a low-impedance differential current amplifier with series resistor inputs to convert line signal voltage to current and provide a moderate input impedance. The input resistors provide an impedance greater than 6 K on each input, power on or power off, which exceeds the requirements of RS-422 and RS-423. This is one advantage of the current amplifier input circuit. Another advantage is that is can operate with immunity to common mode voltages above $\mathrm{V}_{\mathrm{CC}}$ and below ground. The differential threshold sensitivity of this circuit is 200 mV , as required by RS-422. The second stage is a differential voltage amplifier, which interfaces to the single-ended output stage through an emitter follower. The output stage is a standard Low-power Schottky TTL totem-pole output with three-state capability.
The full circuit is shown in Figure 8. Resistors $\mathbf{R}_{20}$ and $\mathbf{R}_{21}$, which connect the non-inverting input to $\mathrm{V}_{\mathrm{CC}}$ and the inverting input to ground, provide the fail-safe feature, which guarantees a HIGH logic state for the receiver output when there is no signal on the line. The differential voltage amplifier in the second stage is formed by Q 6 and Q 3 which are biased by current source 09 . The hysteresis in the re-
ceiver switching characteristic is provided by 04 and O5, a differential pair biased by current source $\mathbf{0 6}$, whose collectors are connected in positive feedback to the input pull-up circuits. A small amount of current is switched by 04 and Q5, which must be overcome by the different voltage signal, resulting in the hysteresis. The output stage is driven from one side of the differential second stage by emitter follower Q17, which is a multiple emitter transistor. the second emitter is the control point for the three-state output.Q17 drives the phase splitter Q12, which in turn drives the three-state totempole output. The remainder of the circuit is the output enable control logic. This three-state capability on the receiver TTL side of the interface is a useful feature for modularizing two-way bus design.
A mask option of the input resistors ( $R_{1}, R_{2}, R_{20}$ and $R_{21}$ ) $\dot{m o d i f i e s ~ t h e ~ r e c e i v e r ~ c h a r a c t e r i s t i c s ~ t o ~ i m p r o v e ~ o p e r a t i o n ~}$ in high common mode noise environments. This device, known as the Am26LS33, has these resistors at twice the value of the Am26LS32. An input differential or common mode voltage range of $\pm 15$ volts is achieved at the expense of a minor decrease of input threshold sensitivity, to $\pm 500 \mathrm{mV}$ from $\pm 200 \mathrm{mV}$.


Figure 7. Am26LS32 Logic Diagram.


Figure 8. Am26LS32 and Am26LS33 Circuit Diagram (Only one receiver shown).

## APPLICATIONS IN MIXED RS-232 AND 422/3 SYSTEMS

A system implemented with the RS-422 differential output cannot be used to drive an RS-232C system directly. An RS-423 single-ended driver, such as the Am26LS29 or Am26LS30, may be used provided certain precautions are observed.

1. Although the RS-423 driver output specification of between 4 to 5 V does not meet the RS-232C specification of 6 V , operation is usually satisfactory with RS-232C receivers. This is achieved because the short cable lengths permitted by RS-232C cause very little signal degredation and because of the low source impedance of the RS-423 driver.
2. RS-232C specifies that the rise time for the signal to pass through the $\pm 3.0 \mathrm{~V}$ transition region shall not exceed $4 \%$ of the signal element duration. RS-423 requires much slower rise times, specified from $10 \%$ to $90 \%$ of the total signal amplitude, to reduce cross talk for operation over longer distances. Therefore, the RS-423 driver in the equipment must be waveshaped. This is achieved by selection of a capacitor value for the Am26LS30 to simultaneously meet the requirements of both RS-423 and RS232C for data rates covered by RS-232C.
3. RS-423 specifies one common return ground for each direction of transmission, RS-232C requires only one for both directions of transmission. Care must be taken to insure that a return ground path has been created when interfacing between the two systems.
4. RS-232C does not require termination, while it may be necessary for RS-422 and 423. Detailed consideration of termination is covered in the next section.
Note that RS-422 and RS-423 specifies that receivers should not be damaged by voltages up to 12 V , while RS-232C allows drivers to produce output voltages up to 25V. The Am26LS32 receiver has been designed to avoid this hazard and can withstand input voltages of $\pm 25$ volts.

## RS-422 TRANSMISSION LINE FEATURES

Any time a receiver and transmitter are connected with more than a few inches of a wire, problems due to reflections can arise if care is not exercised to terminate the line correctly. RS-422 describes the cable as a twisted pair of approximately $120 \Omega$ impedance terminated in a resistor $R_{T}$. $R_{T}$ is not specified because there are two extreme values which may be chosen for the two following general classes of usage: (1) single direction transmission; and (2) multi-direction and multiple source transmission (party line). Considering the cable impedance only, the termination should equal the cable impedance of $120 \Omega$. However this reduces the terminated cable resistance as seen by the driver to only $60 \Omega$, with resulting loading of the output signal. This loading causes a reduction of $\mathrm{S} / \mathrm{N}$ ratio at the received terminal due to the decrease in signal voltage swing. The solution lies in a compromise between an $R_{T}$ of $120 \Omega$ which provides maximum power transfer at a reduced $\mathrm{S} / \mathrm{N}$ ratio or $\mathrm{R}_{\mathrm{T}}$ of $240 \Omega$ which causes a mis-match of 2-to-1 but no $\mathrm{S} / \mathrm{N}$ reduction. The choice is left to the user as it is system dependent. Both schemes will work for an average line length and should only approach the margins at maximum line length and maximum bit rates.
Electronic Industries Association, when preparing EIA Stan-
dard RS-422 conducted their tests with 24 gauge twisted pair wire. The resulting length vs. data rate, is published as a guideline in RS-422 (Figure 9). This shows two important results: (1) Unmodulated baseband (NRZ) signalling is not recommended at distances greater than 4000 feet; (2) At data


Figure 9. Data Rate Versus Cable Length for Balanced, Twisted Pair Cable (From EIA RS-422).
rates above about 100 KHz , the maximum cable length for acceptable signal quality is inversely proportional to data rate.
Result (1) above is due to the DC resistance of the cable. For a 4000 foot cable with a DC resistance of 30 ohms $/ 1000$ feet, the DC series loop resistance is $240 \Omega$. The minimum allowable terminated differential load impedance is $90 \Omega$. The DC voltage attentuation is $90 /(90-240)=1 / 4(6 \mathrm{db})$, which is arbitrarily chosen as the maximum allowable limit.
Result (2) is due to line losses. Laboratory tests using the 26LS31 Line Driver connected to the 26LS32 Line Receiver by 800 feet of ordinary 20 AWG twisted pair (Beldon \#8205 plastic-jacketed wire), terminated in its characteristic impedance of $100 \Omega$ were evaluated. The input waveform was a 500 KHz square wave with ( $10 \%$ to $90 \%$ ) rise and fall times of less than 10 ns . The output waveform produced rise and fall times which together accounted for approximately one-half the period ( $t_{r}+t_{f}=500 \mathrm{~ns}$ ). This was due to line loss and constant capacity. The energy per cycle of the output waveform is approximately $25 \%$ lower than that of the input. The input rise and fall times are not a function of line length, assuming matching termination. The output rise and fall times are dependent upon length in a complex manner. Furthermore, it can be shown by observation that they build up along the line.
Many good reference sources are available on the subject of transmission lines (References 1, 2, 3 and 4). These will provide background information to the following discussion.
Seshadri in Reference (1) has analyzed a line with series resistance losses and has shown that rise time varies with the square of the length. This shows series resistance to be a function of the square root of frequency. However when one tries to use this result in combination with the previous result, it becomes apparent just how difficult the problem is. In Reference (2), the authors point out that skin depth implies a frequency dependent series inductance as well as resistance, and that one cannot be considered without the other.

They go on to show how this leads to the same result; namely that rise and fall times vary with the square of distance.
No attempt will be made to explain here why Figure 5 shows maximum length varying inversely with frequency rather than with the square of frequency. Certainly many complex factors are involved. Our laboratory observations showed a dependence somewhere in between linear and square law.
The Am26LS31 Quad Line Driver and the Am26LS32 Quad Line Receiver are capable of good, clean operation to the distance limits and data rate limits of RS-422.

## SYSTEM APPLICATIONS

The Am26LS30, 31, 32 and 33 can be combined in various
signaling networks. Using Am26LS29, Am26LS30 and Am26LS32, Figure 10, a unidirectional RS-423 communication can be constructed. Allowing for the voltage variation described earlier, RS-232C requirements can be satisfied. It should be noted that the Am26LS29 or Am26LS30 is used above to meet the bipolar requirements. If a single-ended line, Figure 11, is required without a bipolar requirement, the Am26LS31 can be used by biasing the reference terminal of the receiver to approximately 1.5 volts. Note that additional resistors will enhance fail safe operation.

Figure 12 shows the use of the Am26LS31 and Am26LS32 to meet a balanced line, single direction RS-422 application. If bidirectionality is required, an additional termination should be added as shown in Figure 13.


Figure 10. Unidirectional RS-423 (partial RS-232C).


Figure 11. Single-Ended Line Without Bipolar Requirement.


Figure 12.


Figure 13. Bidirectional RS-422.


Figure 14. Party Line Configuration.
a) Full Duplex Four-Wire Data Communication RS-422 Interface (with Data Modem).


Figure 15.
b) Full Duplex Four-Wire Data Communication RS-422 Interface (without Data Modem).


Figure 15. (Cont.)

The high speed capability of RS-422 has attracted the interest of many computer designers for use in the party line mode (Figure 14). The most common usage is that of a four wire full duplex exchange system (Figure 15). This mode of operation involves two pairs of wires each handling a single direction of traffic. The outgoing direction consists of one driver (Am26LS30 or Am26LS31) and $n$ receivers (Am26LS32 or Am26LS33). The incoming direction consists of one receiver (Am26LS32 or Am26LS33) and $n$ drivers (Am26LS30 or Am26LS31). This seems extremely simple to organize. However, problems arise when system ground is considered. If the network of receiver and driver span a moderate to long physical distance, ground loop noise or differences are developed changing the voltage that appears at the terminals of all receivers and drivers except for the one driver that is ac-
tive. It remains the system reference as long as it is active. This induced or system developed voltage is referred to as Common Mode voltage (CMV) and as such must be considered as a device parameter. All manufacturers specify CMV capability of their receiver in compliance with RS-422 (approx. 7 volts plus signal) but there is no specification for drivers. If the dimensions of the system are short compared to $1 / 4$ wave length of the maximum date rise and fall times, the CMV can be assumed to be minimal and drivers with single voltage supply and limited negative CMV can be used, i.e., Am26LS31. If the system dimensions are large, the CMV will cause problems in that the driver will clamp to the ground the moment the collective or apparent voltage swings below minus 0.5 volts relative to the driver ground, causing a short in the line and increasing level shift and noise. The clamping is caused in part by conduction of the $I / C$ substrate diode. The problem can be avoided by using a driver with an output common mode range (Am26LS30). The Am26LS30 guarantees an output CMV range of $\pm 10$ volts about the driver ground reference. New international standards are under consideration to specify this mode of operation. In conclusion, a good system of 4 wire full duplex for data communication would use as an outgoing pair an Am26LS30 line driver and up to 12 - Am26LS32 line receivers, with a termination at the near and far ends of the cable. The same system would use as an incoming pair an Am26LS32 line receiver and up to 32 - Am26LS30 line drivers with only one enabled at a time and all others in three-state mode with cable termination at both near and far ends of the cable.

Many other applications are possible using this family of devices. Although the designs are based on the requirements of the EIA data communications specifications, they are not limited to these situations. Aircraft buses and internal equipment interconnections will benefit from the features offered by these products.

## REFERENCES

1. Seshadri, S. R., Fundamental of Transmission Lines and Electromagnetic Fields, (U. of Wisconsin), Addison-Wesley, Reading, Mass., 1971.
2. Adler, R. B., L. J. Chu, and R. M. Fano, Electromagnetic Energy Transmission and Radiation, (MIT), John Wiley \& Sons, New York, 1963.
3. Matick, R. E., Transmission Lines for Digital and Communication Networks, (IBM), McGraw-Hill, New York, 1969.
4. Reference Data for Radio Engineers, (ITT), Fifth Edition, Howard W. Sams \& Company, Indianapolis, 1974.
5. Electronic Industries Association, 2001 Eye Street, N.W. Washington, D.C., RS Standard Proposal, RS-232C, August, 1969.
6. Electronic Industries Association, 2001 Eye Street, N.W. Washington, D.C., RS Standard Proposal 1220, Rev. RS-422, September 21, 1976.
7. Electronic Industries Association, 2001 Eye Street, N.W. Washington, D.C., RS Standard Proposal 1221, Rev. RS-423, September 21, 1976.

## Distinctive Characteristics

- Quad high-speed LSI bus-transceiver
- Open-collector bus driver
- Two-port input to D-type register on driver
- Bus driver output can sink 100 mA at 0.8 V max.
- Receiver has output latch for pipeline operation
- Three-state receiver outputs sink 12 mA
- Advanced low-power Schottky processing
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883


## FUNCTIONAL DESCRIPTION

The Am2905 is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edge-triggered flip-flops with a built-in two-input multiplexer on each. The flip-flop outputs are connected to four open-collector bus drivers. Each bus driver is internally connected to one input of a differential amplifier in the receiver. The four receiver differential amplifier outputs drive four D-type latches that feature three-state outputs.
This LSI bus transceiver is fabricated using advanced lowpower Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The open-collector bus output can sink up to 100 mA at 0.8 V maximum. The BUS input differential amplifier contains disconnect protection diodes such that the bus is fail-safe when power is not applied. The bus enable input ( $\overline{\mathrm{BE}}$ ) is used to force the driver outputs to the high-impedance state. When $\overline{\mathrm{BE}}$ is HIGH, the driver is disabled. The open-collector structure of the driver allows wired-OR operations to be performed on the bus.
The input register consists of four D-type flip-flops with a buffered common clock and a two-input multiplexer at the input of each flip-flop. A common select input (S) controls the four multiplexers. When $S$ is LOW, the $A_{i}$ data is stored in the register and when S is HIGH, the $\mathrm{B}_{i}$ data is stored. The buffered common clock (DRCP) enters the data into this driver register on the LOW-to-HIGH transition.

Data from the A or B inputs is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data is non-inverted from driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable ( $\overline{R L E}$ ) input. When the $\overline{\operatorname{RLE}}$ input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted and $\overline{O E}$ LOW). When the $\overline{R L E}$ input is HIGH, the latch will close and retain the present data regardless of the bus input. The four latches have threestate outputs and are controlled by a buffered common three-state control ( $\overline{\mathrm{OE}}$ ) input. When $\overline{\mathrm{OE}}$ is HIGH, the receiver outputs are in the high-impedance state.

|  | ORDERING INFORMATION |  |
| :---: | :---: | :---: |
| Package <br> Type | Temperature <br> Range | Order <br> Number |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM2905PC |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM2905DC |
| Dice | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM2905XC |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM2905DM |
| Hermetic Flat Pak | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM2905FM |
| Dice | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM2905XM |

## LOGIC SYMBOL


$V_{C C}=\operatorname{Pin} 24$
$\mathrm{GND}_{1}=\operatorname{Pin} 6$
$G N D_{2}=\operatorname{Pin} 18$

## CONNECTION DIAGRAM

Top View



MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$. |
| DC Input Voltage | -0.5 V to +7 V |
| DC Output Current, Into Outputs (Except Bus) | 30 mA |
| DC Output Current, Into Bus | 200 mA |
| DC Input Current | -30 mA to +5.0 mA |

## ELECTRICAL CHARACTERISTICS

The following conditions apply unless otherwise noted:

| Am2905XC (COM'L) | $\mathrm{T}_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{\text {CCM }}$ MIN. $=4.75 \mathrm{~V} V_{\text {CC }}$ MAX. $=5.25 \mathrm{~V}$ |
| :---: | :---: | :---: |
| Am2905XM (MIL) | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{V}_{\text {CC }} \mathrm{MIN} .=4.50 \mathrm{~V} \mathrm{~V}_{\text {CC }} \mathrm{MAX} .=5.50 \mathrm{~V}$ |

BUS INPUT/OUTPUT CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

| Parameters | Description | Test Conditions (Note 1) |  |  | Min. | Typ. (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}}$ | Bus Output LOW Voltage | $V_{C C}=\mathrm{MIN}$. | $1 \mathrm{OL}=40 \mathrm{~mA}$ |  |  | 0.32 | 0.5 | Volts |
|  |  |  | $1 \mathrm{OL}=70 \mathrm{~mA}$ |  |  | 0.41 | 0.7 |  |
|  |  |  | $\mathrm{IOL}=100 \mathrm{~mA}$ |  |  | 0.55 | 0.8 |  |
| 10 | Bus Leakage Current | $V_{C C}=\mathrm{MAX}$. | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  |  | -50 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=4.5 \mathrm{~V}$ | MIL |  |  | 200 |  |
|  |  |  |  | COM'L |  |  | 100 |  |
| IOFF | Bus Leakage Current (Power OFF) | $\mathrm{V}_{\mathrm{O}}=4.5 \mathrm{~V}$ |  |  |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathbf{V}_{\text {TH }}$ | Receiver Input HIGH Threshold | Bus enable $=2.4 \mathrm{~V}$ |  | MIL | 2.4 | 2.0 |  | Volts |
|  |  |  |  | COM'L | 2.3 | 2.0 |  |  |
| $\mathbf{V}_{\text {TL }}$ | Receiver Input LOW Threshold | Bus enable $=2.4 \mathrm{~V}$ |  | MIL |  | 2.0 | 1.5 | Volts |
|  |  |  |  | COM'L |  | 2.0 | 1.6 |  |

## Am2905

## ELECTRICAL CHARACTERISTICS

The following conditions apply unless otherwise noted:

```
Am2905XC (COM'L) TA}=0\mp@subsup{0}{}{\circ}\textrm{C}\mathrm{ to +70 % C V VCCMIN. = 4.75V V
Am2905XMMIL) T}\quad\mp@subsup{T}{A}{}=-5\mp@subsup{5}{}{\circ}\textrm{C}\mathrm{ to +125}\mp@subsup{}{}{\circ}\textrm{C
```


## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

| Parameters | Description | Test Conditions (Note 1) |  |  | Min. | Typ. <br> (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Receiver Output HIGH Voltage | $\begin{aligned} & V_{C C}=V_{I N} \\ & V_{I N}=V_{I L} \text { or } V_{I H} \end{aligned}$ | $\mathrm{MIL}, \mathrm{I} \mathrm{OH}=-1.0 \mathrm{~mA}$ |  | 2.4 | 3.4 |  | Volts |
|  |  |  | $\mathrm{COM}^{\prime} \mathrm{L}, \mathrm{I}_{\mathrm{OH}}=-2.6 \mathrm{~mA}$ |  | 2.4 | 3.4 |  |  |
| $\mathrm{V}_{\text {OL }}$ | Receiver Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I L} \text { or } V_{I H} \end{aligned}$ | $\mathrm{I}^{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  | 0.27 | 0.4 | Volts |
|  |  |  |  |  |  | 0.32 | 0.45 |  |
|  |  |  | $1 \mathrm{OL}=$ |  |  | 0.37 | 0.5 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level (Except Bus) | Guaranteed input logical HIGH for all inputs |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level (Except Bus) | Guaranteed input logical LOW for all inputs |  | MIL |  |  | 0.7 | Volts |
|  |  |  |  | COM ${ }^{\prime}$ |  |  | 0.8 |  |
| $v_{1}$ | Input Clamp Voltage (Except Bus) | $V_{C C}=$ MIN., $I_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current (Except Bus) | $V_{C C}=M A X ., V_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  |  | -0.36 | mA |
| $\mathrm{I}_{1 \mathrm{H}}$ | Input HIGH Current (Except Bus) | $V_{C C}=\operatorname{MAX} ., V_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current (Except Bus) | $V_{C C}=M A X ., V_{1 N}=5.5 \mathrm{~V}$ |  |  |  |  | 100 | $\mu \mathrm{A}$ |
| 10 | Receiver Off-State Output Current | $V_{C C}=\mathrm{MAX}$. |  | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -20 |  |
| ${ }^{\text {I }} \mathrm{SC}$ | Receiver Output Short Circuit Current | $V_{C C}=M A X$. |  |  | -12 |  | -65 | mA |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ MAX., All inputs = GND |  |  |  | 69 | 105 | mA |

SWITCHING CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

|  |  |  | Am2905XM |  |  | Am2905XC |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description | Test Conditions | Min. | Typ. <br> (Note 2) | Max. | Min. | Typ. <br> (Note 2) | Max. | Units |
| $t_{\text {PHL }}$ | Driver Clock (DRCP) to Bus | $\begin{aligned} & C_{L}(B \cup S)=50 p F \\ & R_{L}(B \cup S)=50 \Omega \end{aligned}$ |  | 21 | 40 |  | 21 | 36 |  |
| ${ }^{\text {P PLH }}$ |  |  |  | 21 | 40 |  | 21 | 36 | ns |
| ${ }_{\text {tPHL }}$ | Bus Enable ( $\overline{\mathrm{BE}}$ ) to Bus |  |  | 13 | 26 |  | 13 | 23 | ns |
| tPLH |  |  |  | 13 | 26 |  | 13 | 23 |  |
| $\mathrm{t}_{\text {s }}$ | Data Inputs ( A or B ) | $\begin{aligned} C_{L} & =15 \mathrm{pF} \\ R_{L} & =2.0 \mathrm{k} \Omega \end{aligned}$ | 25 |  |  | 23 |  |  | ns |
| $t_{\text {h }}$ |  |  | 8.0 |  |  | 7.0 |  |  |  |
| $t_{s}$ | Select Input (S) |  | 33 |  |  | 30 |  |  | ns |
| $t_{h}$ |  |  | 8.0 |  |  | 7.0 |  |  |  |
| tPW | Driver Clock (DRCP) Pulse Width (HIGH) |  | 28 |  |  | 25 |  |  | ns |
| ${ }^{\text {P PLH }}$ | Bus to Receiver Output (Latch Enable) |  |  | 18 | 37 |  | 18 | 34 | ns |
| ${ }_{\text {tPHL }}$ |  |  |  | 18 | 37 |  | 18 | 34 |  |
| ${ }_{\text {tPLH }}$ | Latch Enable to Receiver Output |  |  | 21 | 37 |  | 21 | 34 | ns |
| ${ }_{\text {t }}{ }_{\text {PHL }}$ |  |  |  | 21 | 37 |  | 21 | 34 |  |
| $\mathrm{t}_{\text {s }}$ | Bus to Latch Enable ( $\overline{\mathrm{RLE}}$ ) |  | 21 |  |  | 18 |  |  | ns |
| $t_{h}$ |  |  | 7.0 |  |  | 5.0 |  |  |  |
| ${ }^{\text {Z }} \mathrm{ZH}$ | Output Control to Receiver Output |  |  | 14 | 28 |  | 14 | 25 | ns |
| $t_{\text {ZL }}$ |  |  |  | 14 | 28 |  | 14 | 25 |  |
| ${ }^{\text {t }} \mathrm{HZ}$ | Output Control to Receiver Output |  |  | 14 | 28 |  | 14 | 25 | ns |
| ${ }^{\text {t }} \mathrm{L}$ Z |  |  |  | 14 | 28 |  | 14 | 25 |  |

[^33]
## INPUT/OUTPUT CURRENT

 INTERFACE CONDITIONS

Note: Actual current flow direction shown

## TYPICAL PERFORMANCE CURVES




Note: Bus to Receiver output delay is measured by clocking data into the driver register and measuring the $\overline{B U S}$ to $R$ combinatorial delay.

FUNCTION TABLE

| INPUTS |  |  |  |  |  |  | INTERNAL TO DEVICE |  | BUS | OUTPUT | UNCTI |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | $\mathrm{A}_{\mathbf{i}}$ | $\mathrm{B}_{\mathrm{i}}$ | DRCP | $\overline{B E}$ | $\overline{\text { RLE }}$ | $\overline{O E}$ | $\mathrm{D}_{\mathrm{i}}$ | $\mathbf{Q}_{\mathbf{i}}$ | $\overline{\mathrm{BUS}}_{\mathbf{i}}$ | Ri | , |
| X | X | X | X | H | X | X | X | X | Z | X | Driver output disable |
| X | X | X | X | X | X | H | X | X | X | Z | Receiver output disable |
| X <br> X | X | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & H \\ & L \end{aligned}$ | Driver output disable and receive data via Bus input |
| X | X | X | X | X | H | X | X | NC | X | X | Latch received data |
| L L $H$ $H$ | $\begin{array}{\|c} \hline \mathrm{L} \\ \mathrm{H} \\ \mathrm{X} \\ \mathrm{X} \\ \hline \end{array}$ | $\begin{gathered} \mathrm{X} \\ \mathrm{X} \\ \mathrm{~L} \\ \mathrm{H} \\ \hline \end{gathered}$ | $\uparrow$ $\uparrow$ $\uparrow$ $\uparrow$ | $\begin{gathered} \mathrm{x} \\ \mathrm{x} \\ \mathrm{x} \\ \mathrm{x} \end{gathered}$ | $\begin{gathered} \mathrm{X} \\ \mathrm{x} \\ \mathrm{x} \\ \mathrm{x} \end{gathered}$ | $\begin{gathered} \mathrm{x} \\ \mathrm{x} \\ \mathrm{X} \\ \mathrm{x} \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & x \\ & x \\ & x \\ & x \end{aligned}$ | Load driver register |
| X <br> X | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & X \\ & \times \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | NC <br> NC | $\begin{aligned} & \mathrm{X} \\ & \mathrm{x} \\ & \hline \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | No driver clock restrictions |
| X <br>  | $\begin{array}{r} \mathrm{x} \\ \mathrm{x} \\ \hline \end{array}$ | X <br> $\times$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & L \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | Drive Bus |


| $H=H I G H$ | $Z=$ HIGH Impedance | $X=$ Don't care | $i=0,1,2,3$ |
| :--- | :--- | :--- | :--- |
| $L=$ LOW | NC $=$ No change | $\uparrow=$ LOW-to-HIGH transition |  |

## DEFINITION OF FUNCTIONAL TERMS

$A_{0}, A_{1}, A_{2}, A_{3}$ The " $A$ " word data input into the two input multiplexer of the driver register.
$\mathbf{B}_{0}, \mathbf{B}_{1}, \mathbf{B}_{2}, \mathbf{B}_{3}$ The " $\mathrm{B}^{\prime}$ word data input into the two input multiplexers of the driver register.
S

DRCP
$\overline{B E}$
Select. When the select input is LOW, the A data word is applied to the driver register. When the select input is HIGH, the B word is applied to the driver register.
Driver Clock Pulse. Clock pulse for the driver register.
Bus Enable. When the Bus Enable is HIGH, the four drivers are in the high impedance state.
$\overline{\text { BUS }}_{0}, \overline{\text { BUS }}_{1}$
$\overline{\operatorname{BUS}}_{2}, \overline{\mathrm{BUS}}_{3}$
$\mathbf{R}_{\mathbf{0}}, \mathbf{R}_{1}, \mathbf{R}_{\mathbf{2}}, \mathbf{R}_{\mathbf{3}}$ The four receiver outputs. Data from the bus is inverted while data from the $A$ or $B$ inputs is non-inverted.
$\overline{\text { RLE }}$
Receiver Latch Enable. When RLE is LOW, data on the BUS inputs is passed through the receiver latches. When RLE is HIGH, the receiver latches are closed and will retain the data independent of all other inputs.
$\overline{\mathrm{OE}}$
Output Enable. When the $\overline{\mathrm{OE}}$ input is HIGH, the four three state receiver outputs are in the high-impedance state.

## LOAD TEST CIRCUIT



DIE SIZE 0.080" $\times 0.130^{\prime \prime}$

## APPLICATIONS



The Am2905 is a universal Bus Transceiver useful for many system data, address, control and timing input/output interfaces.


Using the Am2905 and Am26S10 in a terminated Bus system for the Am9080 MOS Microprocessor.

## Am2906

## Distinctive Characteristics

- Quad high-speed LSI bus transceiver.
- Open-collector bus driver.
- Two-port input to D-type register on driver.
- Bus driver output can sink 100 mA at 0.8 V max.
- Internal odd 4-bit parity checker/generator.
- Receiver has output latch for pipeline operation.
- Receiver outputs sink 12 mA .
- Advanced low-power Schottky processing.
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.


## FUNCTIONAL DESCRIPTION

The Am2906 is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edge-triggered flip-flops with a built-in two-input multiplexer on each. The flip-flop outputs are connected to four opencollector bus drivers. Each bus driver is internally connected to one input of a differential amplifier in the receiver. The four receiver differential amplifier outputs drive four D-type latches. The device also contains a four-bit odd parity checker/generator.
This LSI bus transceiver is fabricated using advanced lowpower Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The open-collector bus output can sink up to 100 mA at 0.8 V maximum. The BUS input differential amplifier contains disconnect protection diodes such that the bus is fail-safe when power is not applied. The bus enable input ( $\overline{\mathrm{BE}}$ ) is used to force the driver outputs to the high-impedance state. When $\overline{\mathrm{BE}}$ is HIGH , the driver is disabled. The open-collector structure of the driver allows wired-OR operations to be performed on the bus.
The input register consists of four D-type flip-flops with a buffered common clock and a two-input multiplexer at the input of each flip-flop. A common select input ( S ) controls the four multiplexers. When S is LOW, the $\mathrm{A}_{i}$ data is stored in the register and when S is HIGH, the $B_{i}$ data is stored. The buffered common clock (DRCP) enters the data into this driver register on the LOW-to-HIGH transition.

Data from the $A$ or $B$ input is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data is non-inverted from driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable ( $\overline{R L E}$ ) input. When the $\overline{\operatorname{RLE}}$ input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted). When the RLE input is HIGH, the latch will close and retain the present data regardless of the bus input.
The Am2906 features a built-in four-bit odd parity checker/ generator. The bus enable input ( $\overline{\mathrm{BE}}$ ) controls whether the parity output is in the generate or check mode. When the bus enable is LOW (driver enabled), odd parity is generated based on the A or B field data input to the driver register. When $\overline{\mathrm{BE}}$ is HIGH, the parity output is determined by the four latch outputs of the receiver. Thus, if the driver is enabled, parity is generated and if the driver is in the highimpedance state, the BUS parity is checked.



MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs (Except Bus) | 30 mA |
| DC Output Current, Into Bus | 200 mA |
| DC Input Current | -30 mA to +5.0 mA |

## ELECTRICAL CHARACTERISTICS

The following conditions apply unless otherwise noted:
Am2906XC (COM'L) $\quad T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad V_{C C}$ MIN. $=4.75 \mathrm{~V} \quad V_{C C} M A X .=5.25 \mathrm{~V}$
Am2906XM (MIL) $\quad T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}$ MIN. $=4.50 \mathrm{~V} \quad \mathrm{~V}_{\mathrm{CC}} \mathrm{MAX} .=5.50 \mathrm{~V}$
BUS INPUT/OUTPUT CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE


## Am2906

## ELECTRICAL CHARACTERISTICS

The following conditions apply unless otherwise noted:


## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

| Parameter | Description | Test Conditions (Note 1) |  |  | Min. | Typ. (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Receiver Output | $\mathrm{V}_{\text {CC }}=\mathrm{MIN}$. | MIL | $1 \mathrm{OH}=-1 \mathrm{~mA}$ | 2.4 | 3.4 |  | Volts |
|  | HIGH Voltage | $V_{\text {IN }}=V_{\text {IL }}$ or $V_{\text {IH }}$ | COM'L | $1 \mathrm{OH}=-2.6 \mathrm{~mA}$ | 2.4 | 3.4 |  |  |
|  | Parity Output | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{IOH}_{\mathrm{OH}}=-660 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | MIL | 2.5 | 3.4 |  |  |
|  | HIGH Voltage |  |  | COM'L | 2.7 | 3.4 |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage <br> (Except Bus) | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I L} \text { or } V_{I H} \end{aligned}$ | $\mathrm{I}^{\mathrm{OL}}=4 \mathrm{~mA}$ |  |  | 0.27 | 0.4 | Volts |
|  |  |  | $\mathrm{I}^{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  | 0.32 | 0.45 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ |  |  | 0.37 | 0.5 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level (Except Bus) | Guaranteed input logical HIGH for all inputs |  |  | 2.0 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level (Except Bus) | Guaranteed input logical LOW for all inputs |  | MIL |  |  | 0.7 | Volts |
|  |  |  |  | COM'L |  |  | 0.8 |  |
| $v_{1}$ | Input Clamp Voltage (Except Bus) | $\mathrm{V}_{C C}=\mathrm{MIN} ., \mathrm{I}^{\prime} \mathrm{IN}=-18 \mathrm{~mA}$ |  |  |  |  | -1.2 | Volts |
| IIL | Input LOW Current <br> (Except Bus) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  |  | -0.36 | mA |
| IIH | Input HIGH Current (Except Bus) | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current <br> (Except Bus) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  |  | 100 | $\mu \mathrm{A}$ |
| Isc | Output Short Circuit Current (Except Bus) | $V_{C C}=$ MAX. |  |  | -12 |  | -65 | mA |
| ICC | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ MAX., All inputs = GND |  |  |  | 72 | 105 | mA |

SWITCHING CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

| Parameters | Description | Test Conditions | Am2906XM |  |  | Am2906XC |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. <br> (Note 2) | Max. | Min. | Typ. <br> (Note 2) | Max. | Units |
| ${ }_{\text {tPHL }}$ | Driver Clock (DRCP) to Bus | $\begin{aligned} & C_{L}(B \cup S)=50 p F \\ & R_{L}(B \cup S)=50 \Omega \end{aligned}$ |  | 21 | 40 |  | 21 | 36 | ns |
| ${ }^{\text {tPLH }}$ |  |  |  | 21 | 40 |  | 21 | 36 |  |
| tPHL | Bus Enable ( $\overline{\mathrm{BE}}$ ) to Bus |  |  | 13 | 26 |  | 13 | 23 | ns |
| tPLH |  |  |  | 13 | 26 |  | 13 | 23 |  |
| $\mathrm{t}_{\text {S }}$ | Data Inputs ( A or B ) | $\begin{aligned} C_{L} & =15 \mathrm{pF} \\ R_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ | 25 |  |  | 23 |  |  | ns |
| th |  |  | 8.0 |  |  | 7.0 |  |  |  |
| $t_{s}$ | Select Inputs (S) |  | 33 |  |  | 30 |  |  | ns |
| th |  |  | 8.0 |  |  | 7.0 |  |  |  |
| tPW | Clock Pulse Width (HIGH) |  | 28 |  |  | 25 |  |  | ns |
| ${ }^{\text {P PLH }}$ | Bus to Receiver Output (Latch Enabled) |  |  | 18 | 37 |  | 18 | 34 | ns |
| ${ }^{\text {tPHL}}$ |  |  |  | 18 | 37 |  | 18 | 34 |  |
| ${ }^{\text {P PLH }}$ | Latch Enable to Receiver Output |  |  | 21 | 37 |  | 21 | 34 | ns |
| tPHL |  |  |  | 21 | 37 |  | 21 | 34 |  |
| $t_{\text {s }}$ | Bus to Latch Enable ( $\overline{\mathrm{RLE})}$ |  | 21 |  |  | 18 |  |  | ns |
| $t^{\prime}$ |  |  | 7.0 |  |  | 5.0 |  |  |  |
| ${ }^{\text {tPLH }}$ | A or B Data to Odd Parity Output (Driver Enabled) |  |  | 21 | 40 |  | 21 | 36 | ns |
| ${ }_{\text {tPHL }}$ |  |  |  | 21 | 40 |  | 21 | 36 |  |
| tPLH | Bus to Odd Parity Output (Driver Inhibited, Latch Enabled) |  |  | 21 | 40 |  | 21 | 36 | ns |
| ${ }_{\text {tPHL }}$ |  |  |  | 21 | 40 |  | 21 | 36 |  |
| ${ }_{\text {tPLH }}$ | Latch Enable ( $\overline{\mathrm{RLE}}$ ) to Odd Parity Output |  |  | 21 | 40 |  | 21 | 36 |  |
| ${ }_{\text {tPHL }}$ |  |  |  | 21 | 40 |  | 21 | 36 | ns |

[^34]
## INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.

## TYPICAL PERFORMANCE CURVES



SWITCHING WAVEFORMS


Note: Bus to Receiver output delay is measured by clocking data into the driver register and measuring the $\overline{B U S}$ to $R$ combinatorial delay.

FUNCTION TABLE

| INPUTS |  |  |  |  |  |  | INTERNAL TO DEVICE |  | $\begin{array}{\|l\|} \hline \text { BUS } \\ \hline \overline{\mathrm{BUS}}_{\mathbf{i}} \end{array}$ | $\begin{array}{\|c\|} \hline \text { OUTPUT } \\ \hline \mathbf{R}_{\mathbf{i}} \\ \hline \end{array}$ | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $s$ | $A_{i}$ | $\mathrm{B}_{\mathbf{i}}$ | DRCP | $\overline{\text { BE }}$ | RLE | $\overline{O E}$ | $\mathrm{D}_{\mathrm{i}}$ | $\mathrm{Q}_{\mathbf{i}}$ |  |  |  |
| X | X | X | X | H | X | X | X | X | Z | X | Driver output disable |
| X | X | X | X | X | X | H | X | X | X | Z | Receiver output disable |
| $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & L \\ & L \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & H \\ & L \end{aligned}$ | Driver output disable and receive data via Bus input |
| X | X | X | X | X | H | X | X | NC | X | X | Latch received data |
| L | $\begin{gathered} \mathrm{L} \\ \mathrm{H} \\ \mathrm{X} \\ \mathrm{X} \\ \mathrm{X} \end{gathered}$ | $\begin{array}{\|l} \hline X \\ X \\ L \\ H \end{array}$ | $\uparrow$ | $\begin{gathered} x \\ x \\ x \\ x \\ \hline \end{gathered}$ | $\begin{gathered} x \\ x \\ x \\ x \\ \hline \end{gathered}$ | $\begin{gathered} \hline \mathrm{X} \\ \mathrm{x} \\ \mathrm{X} \\ \mathrm{x} \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{gathered} x \\ x \\ x \\ x \end{gathered}$ | $\begin{aligned} & x \\ & x \\ & x \\ & x \end{aligned}$ | Load driver register |
| $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & L \\ & H \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | NC <br> NC | $\begin{aligned} & x \\ & x \\ & \hline \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | No driver clock restrictions |
| X <br> X | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & L \\ & L \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & L \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | Drive Bus |
| $\begin{aligned} & H=\text { HIGH } \\ & L=\text { LOWW } \end{aligned}$ |  |  | $\begin{aligned} & Z=\text { HIGH Impedance } \\ & N C=\text { No change } \end{aligned}$ |  |  |  | $\begin{aligned} & x=\text { Don't care } \\ & t=\text { LOW-to-HIGH transition } \end{aligned}$ |  |  |  | $i=0,1,2,3$ |

## DEFINITION OF FUNCTIONAL TERMS

$\mathbf{A}_{0}, \mathbf{A}_{1}, \mathbf{A}_{2}, \mathbf{A}_{3}$ The " $A$ " word data input into the two input multiplexer of the driver register.
$\mathbf{B}_{\mathbf{0}}, \mathbf{B}_{1}, \mathbf{B}_{2}, \mathbf{B}_{3}$ The " $\mathbf{B}^{\prime}$ word data input into the two input multiplexers of the driver register.
s
Select. When the select input is LOW, the A data word is applied to the driver register. When the select input is HIGH, the B word is applied to the driver register.

## DRCP

$\overline{B E}$
Driver Clock Pulse. Clock pulse for the driver register.
Bus Enable. When the Bus Enable is HIGH, the four drivers are in the high impedance state.
$\overline{\mathrm{BUS}}_{\mathbf{0}}, \overline{\mathrm{BUS}}_{\mathbf{1}} \quad$ The four driver outputs and receiver in$\overline{B U S}_{2}, \overline{\mathrm{BUS}}_{3}$ puts (data is inverted).
$\mathbf{R}_{\mathbf{0}}, \mathbf{R}_{1}, \mathbf{R}_{\mathbf{2}}, \mathbf{R}_{\mathbf{3}}$ The four receiver outputs. Data from the bus is inverted while data from the $A$ or $B$ inputs is non-inverted.
$\overline{\text { RLE }}$
$\overline{O E}$
Receiver Latch Enable. When RLE is LOW, data on the BUS inputs is passed through the receiver latches. When RLE is HIGH, the receiver latches are closed and will retain the data independent of all other inputs.
Output Enable. When the $\overline{\mathrm{OE}}$ input is HIGH, the four three state receiver outputs are in the high-impedance state.

## LOAD TEST CIRCUIT



Metallization and Pad Layout


DIE SIZE 0.080" $\times 0.130^{\prime \prime}$

## APPLICATIONS



Generating or checking parity for 16 data bits.


Using the Am2906 and Am26S10 in a terminated Bus system for the Am9080 MOS Microprocessor.

## Distinctive Characteristics

- Quad high-speed LSI bus-transceiver
- Open-collector bus driver
- D-type register on driver
- Bus driver output can sink 100 mA at 0.8 V max.
- Internal odd 4-bit parity checker/generator
- Receiver has output latch for pipeline operation
- Three-state receiver outputs sink 12 mA
- Advanced Low-Power Schottky processing
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883


## FUNCTIONAL DESCRIPTION

The Am2907 is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edge-triggered flip-flops. The flip-flop outputs are connected to four opencollector bus drivers. Each bus driver is internally connected to one input of a differential amplifier in the receiver. The four receiver differential amplifier outputs drive four D-type latches, that feature three-state outputs. The device also contains a four-bit odd parity checker/generator.
This LSI bus transceiver is fabricated using advanced lowpower Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The open-collector bus output can sink up to 100 mA at 0.8 V maximum. The BUS input differential amplifier contains disconnect protection diodes such that the bus is fail-safe when power is not applied. The bus enable input ( $\overline{\mathrm{BE}}$ ) is used to force the driver outputs to the high-impedance state. When $\overline{\mathrm{BE}}$ is HIGH , the driver is disabled. The opencollector structure of the driver allows wired-OR operations to be performed on the bus.
The input register consists of four D-type flip-flops with a buffered common clock. The buffered common clock (DRCP) enters the $A_{i}$ data into this driver register on the LOW-to-HIGH transition.
Data from the $A$ input is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data is non-inverted from driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable ( $\overline{\mathrm{RLE}}$ ) input. When the $\overline{R L E}$ input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted and $\overline{\mathrm{OE}}$ LOW). When the $\overline{R L E}$ input is HIGH, the latch will close and retain the present data regardless of the bus input. The four latches have three-state outputs and are controlled by a buffered common three-state control $(\overline{\mathrm{OE}})$ input. When $\overline{\mathrm{OE}}$ is HIGH, the receiver outputs are in the high-impedance state.
The Am2907 features a built-in four-bit odd parity checker/ generator. The bus enable input ( $\overline{\mathrm{BE}}$ ) controls whether the parity output is in the generate or check mode. When the bus enable is LOW (driver enabled), odd parity is generated based on the $A$ field data input to the driver register. When $\overline{B E}$ is HIGH, the parity output is determined by the four latch outputs of the receiver. Thus, if the driver is enabled, parity is generated and if the driver is in the high-impedance state, the BUS parity is checked.

## LOGIC SYMBOL


$V_{C C}=\operatorname{Pin} 20$
$\mathrm{GND}_{1}=\operatorname{Pin} 5$
$G N D_{2}=\operatorname{Pin} 15$

## CONNECTION DIAGRAMS

Top Views
DIP

Note: Pin 1 is marked for orientation.

| ORDERING INFORMATION |  |  |
| :---: | :---: | :---: |
| Package | Temperature | Order |
| Type | Range | Number |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM2907PC |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM2907DC |
| Dice | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM2907XC |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM2907DM |
| * Hermetic Flat Pak | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM2907FM |
| Dice | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM2907XM |
| ${ }^{*}$ Available on special order |  |  |



MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to +VCC max |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs (Except BUS) | 30 mA |
| DC Output Current, Into Bus | 200 mA |
| DC Input Current | -30 mA to +5.0 mA |

## ELECTRICAL CHARACTERISTICS

The following conditions apply unless otherwise noted:


## BUS INPUT/OUTPUT CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

| Parameters | Description | Test Conditions (Note 1) |  |  | Min. | Typ. <br> (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}}$ | Bus Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$. | $\mathrm{I}_{\mathrm{OL}}=40 \mathrm{~mA}$ |  |  | 0.32 | 0.5 | Volts |
|  |  |  | $\mathrm{IOL}=70 \mathrm{~mA}$ |  |  | 0.41 | 0.7 |  |
|  |  |  | $1 \mathrm{OL}=100 \mathrm{~mA}$ |  |  | 0.55 | 0.8 |  |
| 10 | Bus Leakage Current | $V_{C C}=M A X$. | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  |  | -50 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=4.5 \mathrm{~V}$ | MIL |  |  | 200 |  |
|  |  |  |  | COM'L |  |  | 100 |  |
| IOFF | Bus Leakage Current (Power Off) | $\mathrm{V}_{\mathrm{O}}=4.5 \mathrm{~V}$ |  |  |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {TH }}$ | Receiver Input HIGH Threshold | Bus Enable $=2.4 \mathrm{~V}$ |  | MIL | 2.4 | 2.0 |  | Volts |
|  |  |  |  | COM'L | 2.3 | 2.0 |  |  |
| $\mathrm{V}_{\text {TL }}$ | Receiver Input LOW Threshold | Bus Enable $=2.4 \mathrm{~V}$ |  | MIL |  | 2.0 | 1.5 | Volts |
|  |  |  |  | $\mathrm{COM}^{\prime} \mathrm{L}$ |  | 2.0 | 1.6 |  |

Am2907
ELECTRICAL CHARACTERISTICS
The following conditions apply unless otherwise noted
Am2907XC (COM $\left.{ }^{\prime} \mathrm{L}\right) \quad \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}} \mathrm{MIN} .=4.75 \mathrm{~V} \quad \mathrm{~V}_{\mathrm{CC}} \mathrm{MAX} .=5.25 \mathrm{~V}$
Am2907XM (MIL) $\quad \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}} \mathrm{MIN} .=4.50 \mathrm{~V} \quad V_{C C} \mathrm{MAX} .=5.50 \mathrm{~V}$
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

| Parameters | Description | Test Conditions (Note 1) |  |  | Min. | Typ. (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Receiver <br> Output HIGH Voltage | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{MIN} . \\ & V_{\mathrm{IN}}=V_{\mathrm{IL}} \text { or } V_{\mathrm{IH}} \end{aligned}$ | MIL: $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ |  | 2.4 | 3.4 |  | Volts |
|  |  |  | $\mathrm{COM}^{\prime} \mathrm{L}:{ }^{\prime} \mathrm{OH}=-2.6 \mathrm{~mA}$ |  | 2.4 | 3.4 |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Parity <br> Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-660 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\text {IH }} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | MIL | 2.5 | 3.4 |  | Volts |
|  |  |  |  | COM'L | 2.7 | 3.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage (Except Bus) | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I L} \text { or } V_{I H} \end{aligned}$ | $1 \mathrm{OL}=4 \mathrm{~mA}$ |  |  | 0.27 | 0.4 | Volts |
|  |  |  | ${ }^{1} \mathrm{OL}=8 \mathrm{~mA}$ |  |  | 0.32 | 0.45 |  |
|  |  |  | $1 \mathrm{OL}=12 \mathrm{~mA}$ |  |  | 0.37 | 0.5 |  |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Level (Except Bus) | Guaranteed input logical HIGH for all inputs |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level (Except Bus) | Guaranteed input logical LOW for all inputs |  | MIL |  |  | 0.7 | Volts |
|  |  |  |  | COM'L |  |  | 0.8 |  |
| $v_{1}$ | Input Clamp Voltage (Except Bus) | $V_{C C}=$ MIN., $I_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.2 | Volts |
| IIL | Input LOW Current (Except Bus) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  |  | -0.36 | mA |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current (Except Bus) | $V_{C C}=$ MAX.,$V_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current (Except Bus) | $V_{C C}=M A X ., V_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  |  | 100 | $\mu \mathrm{A}$ |
| ISC | Output Short Circuit Current (Except Bus) | $V_{C C}=M A X$. |  |  | -12 |  | -65 | mA |
| ICC | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} .$, All Inputs $=$ GND |  |  |  | 75 | 110 | mA |
| ${ }^{1} 0$ | Off-State Output Current (Receiver Outputs) | $V_{C C}=$ MAX | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  |  | 20 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=0.4$ |  |  |  | -20 |  |

## SWITCHING CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

| Parameters | Description | Test Conditions | Am2907XM |  |  | Am2907XC |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. <br> (Note 2) | Max. | Min. | Typ. <br> (Note 2) | Max. |  |
| tPHL | Driver Clock (DRCP) to Bus | $\begin{aligned} & C_{L}(B \cup S)=50 p F \\ & R_{L}(B \cup S)=50 \Omega \end{aligned}$ |  | 21 | 40 |  | 21 | 36 |  |
| ${ }^{\text {tPLH }}$ |  |  |  | 21 | 40 |  | 21 | 36 |  |
| tPHL | Bus Enable ( $\overline{\mathrm{BE}}$ ) to Bus |  |  | 13 | 26 |  | 13 | 23 | ns |
| ${ }_{\text {tPLH }}$ |  |  |  | 13 | 26 |  | 13 | 23 |  |
| $\mathrm{t}_{\text {s }}$ | A Data Inputs | $\begin{aligned} C_{L} & =15 \mathrm{pF} \\ R_{L} & =2.0 \mathrm{k} \Omega \end{aligned}$ | 25 |  |  | 23 |  |  | ns |
| th |  |  | 8.0 |  |  | 7.0 |  |  |  |
| tPW | Clock Pulse Width (HIGH) |  | 28 |  |  | 25 |  |  | ns |
| ${ }^{\text {P PLH }}$ | Bus to Receiver Output (Latch Enabled) |  |  | 18 | 37 |  | 18 | 34 |  |
| ${ }_{\text {tPHL }}$ |  |  |  | 18 | 37 |  | 18 | 34 | s |
| tplH | Latch Enable to Receiver Output |  |  | 21 | 37 |  | 21 | 34 | ns |
| ${ }_{\text {tPHL }}$ |  |  |  | 21 | 37 |  | 21 | 34 |  |
| $t_{s}$ | Bus to Latch Enable ( $\overline{\mathrm{RLE}}$ ) |  | 21 |  |  | 18 |  |  | ns |
| th |  |  | 7.0 |  |  | 5.0 |  |  |  |
| ${ }^{\text {PPLH }}$ | A Data to Odd Parity Out (Driver Enabled) |  |  | 21 | 40 |  | 21 | 36 | ns |
| tPHL |  |  |  | 21 | 40 |  | 21 | 36 |  |
| ${ }^{\text {P PLH }}$ | Bus to Odd Parity Out (Driver Inhibit) |  |  | 21 | 40 |  | 21 | 36 | ns |
| tPHL |  |  |  | 21 | 40 |  | 21 | 36 |  |
| ${ }^{\text {tPLH }}$ | Latch Enable ( $\overline{\mathrm{RLE}}$ ) to Odd Parity Output |  |  | 21 | 40 |  | 21 | 36 | ns |
| tPHL |  |  |  | 21 | 40 |  | 21 | 36 |  |
| t ZH | Output Control to Output |  |  | 14 | 28 |  | 14 | 25 | ns |
| t ZL |  |  |  | 14 | 28 |  | 14 | 25 |  |
| thz | Output Control to Output | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =5.0 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |  | 14 | 28 |  | 14 | 25 | ns |
| ${ }_{\text {t }} \mathrm{L}$ |  |  |  | 14 | 28 |  | 14 | 25 |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second

## INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.

TYPICAL PERFORMANCE CURVES



Note: Bus to Reciever output delay is measured by clocking data into the driver register and measuring the BUS to R combinatorial delay.

## TRUTH TABLE

| INPUTS |  |  |  |  | INTERNAL TO DEVICE |  | BUS | OUTPUT | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{A}_{\mathbf{i}}$ | DRCP | $\overline{B E}$ | $\overline{\text { RLE }}$ | $\overline{O E}$ | $\mathrm{D}_{\mathrm{i}}$ | $\mathrm{O}_{\mathbf{i}}$ | $B_{i}$ | $\mathrm{R}_{\mathrm{i}}$ |  |
| X | X | H | X | X | X | X | H | X | Driver output disable |
| X | X | X | X | H | X | X | X | Z | Receiver output disable |
| X | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & L \\ & L \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ | Driver output disable and receive data via Bus input |
| X | X | X | H | X | X | NC | X | X | Latch received data |
| $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \uparrow \\ & \uparrow \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & L \\ & H \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | Load driver register |
| X <br> $\times$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | X | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | No driver clock restrictions |
| X | $\begin{aligned} & x \\ & x \end{aligned}$ | L | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | L | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | Drive Bus |


| $H=$ HIGH | $Z=$ High Impedance | $X=$ Don't Care | $i=0,1,2,3$ |
| :--- | :--- | :--- | :--- |
| $L=$ LOW | NC $=$ No Change | $\uparrow=$ LOW-to-HIGH Transition |  |



## APPLICATIONS



The Am2907 can be used as an 1/O Bus Transceiver and Main Memory I/O Transceiver in high-speed Microprocessor Systems.


Using the Am2907 and Am26S10 in a terminated Bus system for the Am9080 MOS Microprocessor.

# Am2915A <br> Quad Three-State Bus Transceiver With Interface Logic 

## Distinctive Characteristics

- Quad high-speed LSI bus-transceiver
- Three-state bus driver
- Two-port input to D-type register on driver
- Bus driver output can sink 48 mA at 0.5 V max.
- Receiver has output latch for pipeline operation
- Three-state receiver outputs sink 12 mA
- Advanced low-power Schottky processing
- 100\% reliability assurance testing in compliance with MIL-STD-883
- 3.5 V minimum output high voltage for direct interface to MOS microprocessors


## FUNCTIONAL DESCRIPTION

The Am2915A is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edge-triggered flip-flops with a built-in two-input multiplexer on each. The flip-flop outputs are connected to four three-state bus drivers. Each bus driver is internally connected to the input of a receiver. The four receiver outputs drive four D-type latches that feature three-state outputs.

This LSI bus transceiver is fabricated using advanced lowpower Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The three-state bus output can sink up to 48 mA at 0.5 V maximum. The bus enable input $(\mathrm{BE})$ is used to force the driver outputs to the high-impedance state. When $\overline{B E}$ is HIGH , the driver is disabled. The $V_{O H}$ and $V_{O L}$ of the bus driver are selected for compatibility with standard and Low-Power Schottky inputs.
The input register consists of four D-type flip-flops with a buffered common clock and a two-input multiplexer at the input of each flip-flop. A common select input (S) controls the four multiplexers. When $S$ is LOW, the $A_{i}$ data is stored in the register and when S is HIGH, the $B_{i}$ data is stored. The buffered common clock (DRCP) enters the data into this driver register on the LOW-to-HIGH transition.
Data from the $A$ or $B$ inputs is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data is non-inverted from driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable ( $\overline{R L E}$ ) input. When the $\overline{R L E}$ input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted and OE LOW). When the $\overline{R L E}$ input is HIGH, the latch will close and retain the present data regardless of the bus input. The four latches have three-state outputs and are controlled by a buffered common three-state control ( $\overline{\mathrm{OE}}$ ) input. When $\overline{\mathrm{OE}}$ is HIGH, the receiver outputs are in the highimpedance state.

\left.|  | ORDERING INFORMATION |  |
| :---: | :---: | :---: |$\right]$

LOGIC SYMBOL

$V_{C C}=P_{\text {in }} 24$
$G N D_{1}=\operatorname{Pin} 6$
$\mathrm{GND}_{2}=\operatorname{Pin} 18$

CONNECTION DIAGRAM
Top View



MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$. |
| DC Input Voltage | -0.5 V to +7 V |
| DC Output Current, Into Outputs (Except Bus) | 30 mA |
| DC Output Current, Into Bus | 100 mA |
| DC Input Current | -30 mA to +5.0 mA |

## ELECTRICAL CHARACTERISTICS

The following conditions apply unless otherwise noted:
Am2915AXC (COM'L) $\quad T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad V_{C C M} M I N .=4.75 \mathrm{~V} \quad V_{C C} M A X .=5.25 \mathrm{~V}$
Am2915AXM (MIL) $\quad T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad V_{C C}$ MIN. $=4.50 \mathrm{~V} \quad V_{C C}$ MAX. $=5.50 \mathrm{~V}$

## BUS INPUT/OUTPUT CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

| Parameters | Description | Test Conditions (Note 1) |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OL }}$ | Bus Output LOW Voltage | $V_{C C}=$ MIN. | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}$ |  |  | 0.4 | Volts |
|  |  |  | $\mathrm{IOL}=48 \mathrm{~mA}$ |  |  | 0.5 |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Bus Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$. | COM'L, $\mathrm{IOH}=-20 \mathrm{~mA}$ | 2.4 |  |  | Volts |
|  |  |  | $\mathrm{MIL}, \mathrm{I} \mathrm{OH}=-15 \mathrm{~mA}$ |  |  |  |  |
| ${ }^{1} \mathrm{O}$ | Bus Leakage Current <br> (High Impedance) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} .$ <br> Bus enable $=2.4 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -200 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  | 50 |  |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=4.5 \mathrm{~V}$ |  |  | 100 |  |
| IOFF | Bus Leakage Current (Power OFF) | $\begin{aligned} & V_{O}=4.5 \mathrm{~V} \\ & V_{C C}=0 \mathrm{~V} \end{aligned}$ |  |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IH }}$ | Receiver Input HIGH Threshold | Bus enable $=2.4 \mathrm{~V}$ |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Receiver Input LOW Threshold | Bus enable $=2.4 \mathrm{~V}$ | COM'L |  |  | 0.8 | Volts |
|  |  |  | MIL |  |  | 0.7 |  |
| ISC | Bus Output Short Circuit Current | $\begin{aligned} & V_{C C}=M A X \\ & V_{O}=O V \end{aligned}$ |  | -50 | -120 | -225 | mA |

## Am2915A

## ELECTRICAL CHARACTERISTICS

The following conditions apply unless otherwise noted:
$\begin{array}{llll}\text { Am2915AXC (COM'L) } & \top_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} & V_{C C M} M I N .=4.75 \mathrm{~V} & V_{C C} M A X .=5.25 \mathrm{~V} \\ \text { Am2915AXM (MIL) } & \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} & V_{C C} M I N .=4.50 \mathrm{~V} & V_{C C} M A X=5.50 \mathrm{~V}\end{array}$
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

| Parameters | Description | Test C | ions | te 1) | Min. | Typ. <br> (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Receiver <br> Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I L} \text { or } V_{I H} \end{aligned}$ | MIL: $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ |  | 2.4 | 3.4 |  | Volts |
|  |  |  | COM ${ }^{\text {- }}$ | $\mathrm{IOH}=-2.6 \mathrm{~mA}$ | 2.4 | 3.4 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{IOH}=-100 \mu \mathrm{~A}$ |  |  | 3.5 |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage (Except Bus) | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I L} \text { or } V_{I H} \end{aligned}$ |  | ${ }^{1} \mathrm{OL}=4.0 \mathrm{~mA}$ |  | 0.27 | 0.4 | Voits |
|  |  |  |  | $1 \mathrm{OL}=8.0 \mathrm{~mA}$ |  | 0.32 | 0.45 |  |
|  |  |  |  | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ |  | 0.37 | 0.5 |  |
| $\mathbf{V I H}_{\text {IH }}$ | Input HIGH Level (Except Bus) | Guaranteed input logical HIGH for all inputs |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level (Except Bus) | Guaranteed input logical LOW for all inputs |  | MIL |  |  | 0.7 | Volts |
|  |  |  |  | COM'L |  |  | 0.8 |  |
| $v_{1}$ | Input Clamp Voltage (Except Bus) | $\mathrm{V}_{\mathrm{CC}}=$ MIN., $\mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.2 | Voits |
| IIL | Input LOW Current (Except Bus) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  | $\overline{\mathrm{BE}}, \overline{\mathrm{RLE}}$ |  |  | -0.72 | mA |
|  |  |  |  | All other inputs |  |  | -0.36 |  |
| $\mathrm{I}_{1 \mathrm{H}}$ | Input HIGH Current (Except Bus) | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| $1 /$ | Input HIGH Current (Except Bus) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |  |  |  |  | 100 | $\mu \mathrm{A}$ |
| ISC | Output Short Circuit Current (Except Bus) | $V_{C C}=M A X$. |  |  | -30 |  | -130 | mA |
| ${ }^{\prime} \mathrm{CC}$ | Power Supply Current | $V_{C C}=M A X$. |  |  |  | 63 | 95 | mA |
| 10 | Off-State Output Current (Receiver Outputs) | $V_{C C}=M A X$. |  | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -50 |  |

SWITCHING CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

| Parameters | Description | Test Conditions | Am2915AXM |  |  | Am2915AXC |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ. <br> (Note 2) | Max. | Min. | Typ. <br> (Note 2) | Max. |  |
| tPHL | Driver Clock (DRCP) to Bus | $\begin{aligned} & C_{L}(B \cup S)=50 p F \\ & R_{L}(B \cup S)=130 \Omega \end{aligned}$ |  | 21 | 36 |  | 21 | 32 |  |
| ${ }^{\text {tPLH }}$ |  |  |  | 21 | 36 |  | 21 | 32 |  |
| ${ }^{\text {t }} \mathrm{ZH}, \mathrm{t} \mathrm{ZL}$ | Bus Enable ( $\overline{\mathrm{BE}}$ ) to Bus |  |  | 13 | 26 |  | 13 | 23 | s |
| ${ }^{\text {t }} \mathrm{HZ}, \mathrm{t}_{\mathrm{L}} \mathrm{Z}$ |  |  |  | 13 | 21 |  | 13 | 18 | ns |
| $\mathrm{t}_{\text {s }}$ | Data Inputs ( A or B ) | $\begin{aligned} C_{L} & =15 \mathrm{pF} \\ R_{L} & =2.0 \mathrm{k} \Omega \end{aligned}$ | 15 |  |  | 12 |  |  | ns |
| th |  |  | 8.0 |  |  | 6.0 |  |  | ns |
| $t_{\text {s }}$ | Select Input (S) |  | 28 |  |  | 25 |  |  | s |
| th |  |  | 8.0 |  |  | 6.0 |  |  |  |
| tPW | Driver Clock (DRCP) Pulse Width (HIGH) |  | 20 |  |  | 17 |  |  | ns |
| tPLH | Bus to Receiver Output (Latch Enable) |  |  | 18 | 33 |  | 18 | 30 | ns |
| ${ }^{\text {t PHL }}$ |  |  |  | 18 | 30 |  | 18 | 27 | ns |
| tPLH | Latch Enable to Receiver Output |  |  | 21 | 33 |  | 21 | 30 | ns |
| tPHL |  |  |  | 21 | 30 |  | 21 | 27 |  |
| $\mathrm{t}_{\text {s }}$ | Bus to Latch Enable ( $\overline{\mathrm{RLE}}$ ) |  | 15 |  |  | 13 |  |  | ns |
| th |  |  | 6.0 |  |  | 4.0 |  |  |  |
| ${ }^{\text {t }} \mathrm{ZH}, \mathrm{t}_{\mathrm{ZL}}$ | Output Control to Receiver Output |  |  | 14 | 26 |  | 14 | 23 | ns |
| ${ }^{\text {t }} \mathrm{HZ}, \mathrm{t}_{\mathrm{L}} \mathrm{Z}$ |  | $C_{L}=5 p F, R_{L}=2.0 \mathrm{k} \Omega$ |  | 14 | 26 |  | 14 | 23 |  |

[^35]2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

INPUT/OUTPUT CURRENT
INTERFACE CONDITIONS


Note: Actual current flow direction shown.

SWITCHING TEST CIRCUIT



Note: Bus to Reciver output delay is measured by clocking data into the driver register and measuring the $\overline{B U S}$ to $R$ combinatorial delay.

## FUNCTIONAL TABLE

| INPUTS |  |  |  |  |  |  | INTERNAL TO DEVICE |  | BUS | OUTPUT | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | $\mathrm{A}_{\mathbf{i}}$ | $\mathrm{B}_{i}$ | DRCP | $\overline{B E}$ | $\overline{\text { RLE }}$ | $\overline{O E}$ | $\mathrm{D}_{\mathrm{i}}$ | $\mathrm{O}_{\mathbf{i}}$ | $\overline{\text { BUS }}_{i}$ | $\mathrm{R}_{\mathrm{i}}$ |  |
| X | X | X | X | H | X | X | X | X | Z | X | Driver output disable |
| X | X | X | X | X | X | H | X | X | X | Z | Receiver output disable |
| $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ | Driver output disable and receive data via Bus input |
| X | X | X | X | X | H | X | X | NC | X | X | Latch received data |
| L L $H$ $H$ $H$ | L <br> H <br> X <br> X <br> X | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ |  | $\begin{gathered} \mathrm{x} \\ \mathrm{x} \\ \mathrm{x} \\ \mathrm{x} \\ \hline \end{gathered}$ | $\begin{gathered} x \\ x \\ x \\ x \end{gathered}$ | $\begin{aligned} & \hline x \\ & x \\ & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ | $\begin{gathered} \hline x \\ x \\ x \\ x \end{gathered}$ | $\begin{gathered} x \\ x \\ x \\ x \end{gathered}$ | $\begin{gathered} \mathrm{x} \\ \mathrm{x} \\ \mathrm{x} \end{gathered}$ $x$ | Load driver register |
| $x$ <br> $\times$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $X$ <br> $\times$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & X \\ & X \end{aligned}$ | $\begin{aligned} & X \\ & X \end{aligned}$ | NC <br> NC | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | No driver clock restrictions |
| X | X | X | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & X \\ & X \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | Drive Bus |


| $H=$ HIGH | $Z=$ HIGH Impedance | $X=$ Don't Care | $i=0,1,2,3$ |
| :--- | :--- | :--- | :--- |
| $L=$ LOW | NC $=$ No Change | $\uparrow=$ LOW-to-HIGH Transition |  |

## DEFINITION OF FUNCTIONAL TERMS

$\mathbf{A}_{0}, \mathbf{A}_{1}, \mathbf{A}_{2}, \mathbf{A}_{3}$ The " A " word data input into the two input multiplexer of the driver register.
$B_{0}, B_{1}, B_{2}, B_{3}$

S

DRCP
$\overline{B E}$
The " $B$ " word data input into the two input multiplexers of the driver register.

Select. When the select input is LOW, the A data word is applied to the driver register. When the select input is HIGH, the B word is applied to the driver register.

Driver Clock Pulse. Clock pulse for the driver register.

Bus Enable. When the Bus Enable is HIGH, the four drivers are in the high impedance state.
$\overline{\mathrm{BUS}}_{0}, \overline{\mathrm{BUS}}_{1} \quad$ The four driver outputs and receiver in$\overline{\mathrm{BUS}}_{2}, \overline{\mathrm{BUS}}_{3}$ puts (data is inverted).
$\mathbf{R}_{\mathbf{0}}, \mathbf{R}_{1}, \mathbf{R}_{2}, \mathbf{R}_{3}$ The four receiver outputs. Data from the bus is inverted while data from the $A$ or $B$ inputs is non-inverted.
$\overline{\text { RLE }} \quad$ Receiver Latch Enable. When RLE is LOW, data on the BUS inputs is passed through the receiver latches. When RLE is HIGH, the receiver latches are closed and will retain the data independent of all other inputs.
$\overline{O E}$
Output Enable. When the $\overline{\mathrm{OE}}$ input is HIGH, the four three state receiver outputs are in the high-impedance state.

Metallization and Pad Layout


APPLICATIONS


The Am2915A is a universal Bus Transceiver useful for many system data, address, control and timing input/output interfaces.


Using the Am2915A and Am8T26 in a terminated Bus system for the Am9080 MOS Microprocessor.

## Distinctive Characteristics

- Quạd high-speed LSI bus-transceiver
- Three-state bus driver
- Two-port input to D-type register on driver
- Bus driver output can sink 48 mA at 0.5 V max.
- Internal odd 4-bit parity checker/generator
- Receiver has output latch for pipeline operation
- Receiver outputs sink 12 mA
- Advanced low-power Schottky processing
- 100\% reliability assurance testing in compliance with MIL-STD-883
- 3.5 V minimum output high voltage for direct interface to MOS microprocessors


## FUNCTIONAL DESCRIPTION

The Am2916A is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edgetriggered flip-flops with a built-in two-input multiplexer on each. The flip-flop outputs are connected to four three-state bus drivers. Each bus driver is internally connected to the input of a receiver. The four receiver outputs drive four D-type latches. The device also contains a four-bit odd parity checker/ generator.
The LSI bus transceiver is fabricated using advanced low-power Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The three-state bus output can sink up to 48 mA at 0.5 V maximum. The bus enable input $(\overline{\mathrm{BE}})$ is used to force the driver outputs to the high-impedance state. When $\overline{\mathrm{BE}}$ is HIGH, the driver is disabled.
The input register consists of four D-type flip-flops with a buffered common clock and a two-input multiplexer at the input of each flip-flop. A common select input (S) controls the four multiplexers. When $S$ is LOW, the $A_{i}$ data is stored in the register and when $S$ is HIGH, the $B_{i}$ data is stored. The buffered common clock (DRCP) enters the data into this driver register on the LOW-to-HIGH transition.
Data from the $A$ or $B$ input is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data in non-inverted from driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable ( $\overline{\mathrm{RLE}}$ ) input. When the $\overline{\mathrm{RLE}}$ input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted). When the $\overline{\operatorname{RLE}}$ input is HIGH, the latch will close and retain the present data regardless of the bus input.
The Am2916A features a built-in four-bit odd parity checker/ generator. The bus enable input ( $\overline{\mathrm{BE}}$ ) controls whether the parity output is in the generate or check mode. When the bus enable is LOW (driver enabled), odd parity is generated based on the $A$ or $B$ field data input to the driver register. When $\overline{B E}$ is HIGH, the parity output is determined by the four latch outputs of the receiver. Thus, if the driver is enabled, parity is generated and if the driver is in the high-impedance state, the BUS parity is checked.



MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +7 V |
| DC Output Current, Into Outputs (Except Bus) | 30 mA |
| DC Output Current, Into Bus | 100 mA |
| DC Input Current | -30 mA to +5.0 mA |

## ELECTRICAL CHARACTERISTICS

The following conditions apply unless otherwise noted:
Am2916AXC (COM'L) $\quad \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}} \mathrm{MIN} .=4.75 \mathrm{~V} \quad \mathrm{~V}_{\mathrm{CC}} \mathrm{MAX} .=5.25 \mathrm{~V}$
Am2916AXM (MIL) $\quad T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad V_{C C}$ MIN. $=4.50 \mathrm{~V} \quad V_{C C} M A X .=5.50 \mathrm{~V}$
BUS INPUT/OUTPUT CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

| Parameters | Description | Test Conditions (Note 1) |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{v}_{\text {OL }}$ | Bus Output LOW Voltage | $V_{C C}=\mathrm{MIN}$. | $1 \mathrm{OL}=24 \mathrm{~mA}$ |  |  | 0.4 | Volts |
|  |  |  | $1 \mathrm{OL}=48 \mathrm{~mA}$ |  |  | 0.5 |  |
|  | Bus Output HIGH Voltage | $V_{C C}=$ MIN. | $\mathrm{COM}^{\prime} \mathrm{L}, \mathrm{IOH}=-20 \mathrm{~mA}$ | 2.4 |  |  | Volts |
| $\mathrm{V}_{\mathrm{OH}}$ |  |  | $\mathrm{MIL}, \mathrm{IOH}=-15 \mathrm{~mA}$ |  |  |  |  |
| ${ }^{1} 0$ | Bus Leakage Current <br> (High Impedance) | $\begin{aligned} & V_{C C}=M A X . \\ & \text { Bus enable }=2.4 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | $-200$ | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  | 50 |  |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=4.5 \mathrm{~V}$ |  |  | 100 |  |
| IOFF | Bus Leakage Current (Power OFF) | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V} \end{aligned}$ |  |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{1 \mathrm{H}}$ | Receiver Input HIGH Threshold | Bus enable $=2.4 \mathrm{~V}$ |  | 2.0 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Receiver Input LOW Threshold | Bus enable $=2.4 \mathrm{~V}$ | COM'L |  |  | 0.8 | Volts |
|  |  |  | MIL |  |  | 0.7 |  |
| ISC | Bus Output Short Circuit Current | $\begin{aligned} & V_{C C}=M A X . \\ & V_{O}=O V \end{aligned}$ |  | -50 | -120 | -225 | mA |

## Am2916A

## ELECTRICAL CHARACTERISTICS

The following conditions apply unless otherwise noted:
$\begin{array}{llll}\text { Am2916AXC (COM'L) } & \top_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} & V_{C C M I N}=4.75 \mathrm{~V} & V_{C C M A X}=5.25 \mathrm{~V} \\ \text { Am2916AXM (MIL) } & \top_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} & V_{C C M I N}=4.50 \mathrm{~V} & V_{C C} M A X .=5.50 \mathrm{~V}\end{array}$

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

| Parameters | Description | Test Conditions (Note 1) |  |  | Min. | Typ. <br> (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Receiver <br> Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I L} \text { or } V_{I H} \end{aligned}$ | MIL: ${ }^{\text {OH }}=-1.0 \mathrm{~mA}$ |  | 2.4 | 3.4 |  | Volts |
|  |  |  | COM ${ }^{\prime} \mathrm{L}$ : $\mathrm{I}_{\mathrm{OH}}=-2.6 \mathrm{~mA}$ |  | 2.4 | 3.4 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  |  | 3.5 |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Parity <br> Output HIGH Voltage | $\begin{aligned} & V_{C C}=\mathrm{MIN} ., \mathrm{I} \mathrm{OH}=-660 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | MIL | 2.5 | 3.4 |  | Volts |
|  |  |  |  | COM'L | 2.7 | 3.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage (Except Bus) | $\begin{aligned} & V_{C C}=\text { MIN. } \\ & V_{I N}=V_{I L} \text { or } V_{I H} \end{aligned}$ |  | ${ }^{1} \mathrm{OL}=4.0 \mathrm{~mA}$ |  | 0.27 | 0.4 | Volts |
|  |  |  |  | ${ }^{1} \mathrm{OL}=8.0 \mathrm{~mA}$ |  | 0.32 | 0.45 |  |
|  |  |  |  | $1 \mathrm{OL}=12 \mathrm{~mA}$ |  | 0.37 | 0.5 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level (Except Bus) | Guaranteed input for all inputs | $\mathrm{HIGH}$ |  | 2.0 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Leve! | Guaranteed input lo | LOW | MIL |  |  | 0.7 | Volts |
|  |  | for all inputs |  | COM'L |  |  | 0.8 | Volts |
| $V_{1}$ | Input Clamp Voltage (Except Bus) | $\mathrm{V}_{\text {CC }}=$ MIN., I $\mathrm{I}^{\text {N }}=$ |  |  |  |  | -1.2 | Volts |
| IIL | Input LOW Current (Except Bus) | $V_{C C}=$ MAX $V_{\text {IN }}$ |  | $\overline{\mathrm{BE}}, \overline{\mathrm{RLE}}$ |  |  | -0.72 |  |
|  |  |  |  | All other inputs |  |  | -0.36 | mA |
| 1 H | Input HIGH Current (Except Bus) | $V_{\text {CC }}=$ MAX., $V_{\text {IN }}$ |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| $1 /$ | Input HIGH Current (Except Bus) | $V_{\text {CC }}=$ MAX., $V_{\text {IN }}$ |  |  |  |  | 100 | $\mu \mathrm{A}$ |
| ${ }^{\text {I SC }}$ | Output Short Circuit Current | $V_{C C}=$ MAX . |  | RECEIVER | $-30$ |  | $-130$ | m |
|  | (Except Bus) |  |  | PARITY | $-20$ |  | -100 |  |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} .$, All In | = GND |  |  | 75 | 110 | mA |

## SWITCHING CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

| Parameters | Description | Test Conditions | Am2916AXM |  |  | Am2916AXC |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. <br> (Note 2) | Max. | Min. | Typ. <br> (Note 2) | Max. |  |
| ${ }^{\text {tPHL }}$ | Driver Clock (DRCP) to Bus | $\begin{aligned} & C_{L}(B U S)=50 p F \\ & R_{L}(B U S)=130 \Omega \end{aligned}$ |  | 21 | 36 |  | 21 | 32 |  |
| ${ }^{\text {P PLH }}$ |  |  |  | 21 | 36 |  | 21 | 32 | ns |
| ${ }^{\text {t }} \mathrm{ZH}, \mathrm{t}_{\mathrm{ZL}}$ | Bus Enable ( $\overline{\mathrm{BE}}$ ) to Bus |  |  | 13 | 26 |  | 13 | 23 |  |
| ${ }^{\text {t }} \mathrm{HZ}, \mathrm{t}_{\mathrm{L}} \mathrm{Z}$ |  |  |  | 13 | 21 |  | 13 | 18 |  |
| $\mathrm{t}_{\text {s }}$ | Data Inputs ( A or B ) |  | 15 |  |  | 12 |  |  |  |
| $t^{\prime}$ |  |  | 8.0 |  |  | 6.0 |  |  | ns |
| $\mathrm{t}_{\text {s }}$ | Select Inputs (S) |  | 28 |  |  | 25 |  |  |  |
| $\mathrm{t}_{\mathrm{h}}$ |  |  | 8.0 |  |  | 6.0 |  |  | ns |
| tPW | Clock Pulse Width (HIGH) |  | 20 |  |  | 17 |  |  | ns |
| ${ }^{\text {P PLH }}$ | Bus to Receiver Output (Latch Enabled) | $\begin{aligned} C_{\mathrm{L}} & =15 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |  | 18 | 33 |  | 18 | 30 |  |
| ${ }^{\text {tPHL }}$ |  |  |  | 18 | 30 |  | 18 | 27 | ns |
| ${ }_{\text {t PLH }}$ | Latch Enable to Receiver Output |  |  | 21 | 33 |  | 21 | 30 |  |
| tPHL |  |  |  | 21 | 30 |  | 21 | 27 | ns |
| $\mathrm{t}_{\mathrm{s}}$ | Bus to Latch Enable ( $\overline{\mathrm{RLE})}$ |  | 15 |  |  | 13 |  |  |  |
| th |  |  | 6.0 |  |  | 4.0 |  |  | ns |
| tPLH | A or B Data to Odd Parity Output (Driver Enabled) |  |  | 32 | 46 |  | 32 | 42 |  |
| tPHL |  |  |  | 26 | 40 |  | 26 | 36 | ns |
| tPLH | Bus to Odd Parity Output <br> (Driver Inhibited, Latch Enabled) |  |  | 21 | 36 |  | 21 | 32 | ns |
| tPHL |  |  |  | 21 | 36 |  | 21 | 32 |  |
| tPLH | Latch Enable ( $\overline{\mathrm{RLE}}$ ) to Odd Parity Output |  |  | 21 | 36 |  | 21 | 32 | ns. |
| tPHL |  |  |  | 21 | 36 |  | 21 | 32 |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test shoul not exceed one second

## INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.

SWITCHING TEST CIRCUIT



Note: Bus to Receiver output delay is measured by clocking data into the driver register and measuring the $\overline{B U S}$ to $R$ combinatorial delay.

FUNCTION TABLE

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{7}{|c|}{INPUTS} \& \multicolumn{2}{|l|}{INTERNAL TO DEVICE} \& BUS \& OUTPUT \& \multirow{2}{*}{FUNCTION} <br>
\hline S \& $A_{i}$ \& $\mathrm{B}_{\mathrm{i}}$ \& DRCP \& $\overline{\mathrm{BE}}$ \& $\overline{\text { RLE }}$ \& $\overline{O E}$ \& $\mathrm{D}_{\mathrm{i}}$ \& $\mathrm{O}_{\mathbf{i}}$ \& $\overline{\text { BUS }}_{i}$ \& Ri \& <br>
\hline X \& X \& X \& X \& H \& X \& X \& X \& X \& Z \& X \& Driver output disable <br>
\hline X \& X \& X \& X \& X \& X \& H \& X \& X \& X \& Z \& Receiver output disable <br>
\hline X \& $$
\begin{aligned}
& x \\
& x
\end{aligned}
$$ \& $$
\begin{aligned}
& x \\
& x
\end{aligned}
$$ \& $$
\begin{aligned}
& x \\
& x
\end{aligned}
$$ \& $$
\begin{aligned}
& \mathrm{H} \\
& \mathrm{H}
\end{aligned}
$$ \& $$
\begin{aligned}
& L \\
& L
\end{aligned}
$$ \& $$
\begin{aligned}
& \mathrm{L} \\
& \mathrm{~L}
\end{aligned}
$$ \& $$
\begin{aligned}
& x \\
& x
\end{aligned}
$$ \& $$
\begin{aligned}
& \mathrm{L} \\
& \mathrm{H}
\end{aligned}
$$ \& $$
\begin{aligned}
& \mathrm{L} \\
& \mathrm{H}
\end{aligned}
$$ \& $$
\begin{aligned}
& H \\
& L
\end{aligned}
$$ \& Driver output disable and receive data via Bus input <br>
\hline X \& X \& X \& X \& X \& H \& X \& X \& NC \& X \& X \& Latch received data <br>
\hline L \& $$
\begin{array}{|c|}
\hline \mathrm{L} \\
\mathrm{H} \\
\mathrm{X} \\
\mathrm{X} \\
\hline
\end{array}
$$ \& $$
\begin{gathered}
\mathrm{X} \\
\mathrm{X} \\
\mathrm{~L} \\
\mathrm{H}
\end{gathered}
$$ \& $$
\uparrow
$$ \& $$
\begin{aligned}
& \mathrm{x} \\
& \mathrm{x} \\
& \mathrm{x} \\
& \mathrm{x}
\end{aligned}
$$ \& $$
\begin{gathered}
\mathrm{x} \\
\mathrm{x} \\
\mathrm{x} \\
\mathrm{x} \\
\hline
\end{gathered}
$$ \& $$
\begin{aligned}
& \mathrm{X} \\
& \mathrm{x} \\
& \mathrm{x} \\
& \mathrm{X}
\end{aligned}
$$ \& $$
\begin{aligned}
& \mathrm{L} \\
& \mathrm{H} \\
& \mathrm{~L} \\
& \mathrm{H}
\end{aligned}
$$ \& $$
\begin{aligned}
& \mathrm{X} \\
& \mathrm{x} \\
& \mathrm{x} \\
& \mathrm{x}
\end{aligned}
$$ \& $$
\begin{aligned}
& \mathrm{x} \\
& \mathrm{x} \\
& \mathrm{x} \\
& \mathrm{x}
\end{aligned}
$$ \& $$
\begin{gathered}
\mathrm{X} \\
\mathrm{x} \\
\mathrm{x} \\
\mathrm{x} \\
\hline
\end{gathered}
$$ \& Load driver register <br>
\hline X \& $$
\begin{aligned}
& x \\
& x
\end{aligned}
$$ \& $$
\begin{aligned}
& x \\
& x
\end{aligned}
$$ \& $$
\begin{aligned}
& \mathrm{L} \\
& \mathrm{H}
\end{aligned}
$$ \& $$
\begin{aligned}
& x \\
& x
\end{aligned}
$$ \& $$
\begin{aligned}
& x \\
& x
\end{aligned}
$$ \& $$
\begin{aligned}
& x \\
& x
\end{aligned}
$$ \& NC NC \& $$
\begin{aligned}
& x \\
& x
\end{aligned}
$$ \& $$
\begin{aligned}
& x \\
& x
\end{aligned}
$$ \& $$
\begin{aligned}
& x \\
& x
\end{aligned}
$$ \& No driver clock restrictions <br>
\hline X \& X

X \& X \& $$
\begin{aligned}
& x \\
& x
\end{aligned}
$$ \& L \& \[

$$
\begin{aligned}
& x \\
& x
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& x \\
& x
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& \mathrm{L} \\
& \mathrm{H}
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& x \\
& x
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& \mathrm{H} \\
& \mathrm{~L}
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& x \\
& x
\end{aligned}
$$
\] \& Drive Bus <br>

\hline
\end{tabular}

$H=H I G H$
$L=L O W$
$Z=$ HIGH Impedance
$X=$ Don't care
$i=0,1,2,3$

## DEFINITION OF FUNCTIONAL TERMS

$\mathbf{A}_{0}, \mathbf{A}_{1}, \mathbf{A}_{2}, \mathbf{A}_{3}$ The " $A$ " word data input into the two input multiplexer of the driver register.
$\mathbf{B}_{0}, \mathbf{B}_{1}, \mathbf{B}_{2}, \mathbf{B}_{3}$ The " $\mathbf{B}^{\prime}$ word data input into the two input multiplexers of the driver register.

S Select. When the select input is LOW, the A data word is applied to the driver register. When the select input is HIGH, the B word is applied to the driver register.
DRCP Driver Clock Pulse. Clock pulse for the driver register.
$\overline{\mathbf{B E}} \quad$ Bus Enable. When the Bus Enable is HIGH, the four drivers are in the high impedance state.
$\overline{\operatorname{BUS}}_{0}, \overline{\operatorname{BUS}}_{1}$
$\overline{\operatorname{BUS}}_{2}, \overline{\mathrm{BUS}}_{3}$

## $\overline{\text { RLE }}$

$\overline{\mathrm{OE}}$
$\mathbf{R}_{\mathbf{0}}, \mathbf{R}_{1}, \mathbf{R}_{2}, \mathbf{R}_{3}$ The four receiver outputs. Data from the bus is inverted while data from the $A$ or $B$ inputs is non-inverted.
The four driver outputs and receiver inputs (data is inverted).

Receiver Latch Enable. When RLE is LOW, data on the BUS inputs is passed through the receiver latches. When RLE is HIGH, the receiver latches are closed and will retain the data independent of all other inputs.
Output Enable. When the $\overline{\mathrm{OE}}$ input is HIGH, the four three state receiver outputs are in the high-impedance state.

## Metallization and Pad Layout



DIE SIZE .074" X .130"

## APPLICATIONS



Generating or checking parity for 16 data bits.


Using the Am2916A and Am8T26 in a terminated Bus system for the Am9080 MOS Microprocessor.

## Am2917A

## Quad Three-State Bus Transceiver With Interface Logic

## Distinctive Characteristics

- Quad high-speed LSI bus-transceiver
- Three-state bus driver
- D-type register on driver
- Bus driver output can sink 48 mA at 0.5 V max.
- Internal odd 4-bit parity checker/generator
- Receiver has output latch for pipeline operation
- Three-state receiver outputs sink 12 mA
- Advanced low-power Schottky processing
- 100\% reliability assurance testing in compliance with MIL-STD-883
- 3.5 V minimum output high voltage for direct interface to MOS microprocessors


## UNCTIONAL DESCRIPTION

The Am2917A is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edge-triggered flip-flops. The flip-flop outputs are connected to four threestate bus drivers. Each bus driver is internally connected to the input of a receiver. The four receiver outputs drive four D-type latches, that feature three-state outputs. The device also contains a four-bit odd parity checker/generator.
The LSI bus transceiver is fabricated using advanced lowpower Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The three-state bus output can sink up to 48 mA at 0.5 V maximum. The bus enable input ( $\overline{\mathrm{BE}}$ ) is used to force the driver outputs to the high-impedance state. When $\overline{B E}$ is HIGH, the driver is disabled.
The input register consists of four D-type flip-flops with a buffered common clock. The buffered common clock (DRCP) enters the $A_{i}$ data into this driver register on the LOW-toHIGH transition.

Data from the A input is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data is non-inverted from driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable ( $\overline{\mathrm{RLE}}$ ) input. When the $\overline{\operatorname{RLE}}$ input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted and $\overline{O E}$ LOW). When the $\overline{R L E}$ input is HIGH, the latch will close and retain the present data regardless of the bus input. The four latches have three-state outputs and are controlled $\overline{\mathrm{OE}}$ a buffered common three-state control ( $\overline{\mathrm{OE}}$ ) input. When $\overline{\mathrm{OE}}$ is HIGH, the receiver outputs are in the high-impedance state.
The Am2917A features a built-in four-bit odd parity checker/ generator. The bus enable input ( $\overline{\mathrm{BE}}$ ) controls whether the parity output is in the generate or check mode. When the bus enable is LOW (driver enabled), odd parity is generated based on the $A$ field data input to the driver register. When $\overline{B E}$ is HIGH, the parity output is determined by the four latch outputs of the receiver. Thus, if the driver is enabled, parity is generated and if the driver is in the high-impedance state, the BUS parity is checked.



MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to +VCC max |
| DC Input Voltage | -0.5 V to +7 V |
| DC Output Current, Into Outputs (Except BUS) | 30 mA |
| DC Output Current, Into Bus | 100 mA |
| DC Input Current | -30 mA to +5.0 mA |

## ELECTRICAL CHARACTERISTICS

The following conditions apply unless otherwise noted:
Am2917AXC (COM'L) $\quad T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad V_{C C M I N}=4.75 \mathrm{~V} \quad V_{C C} M A X .=5.25 \mathrm{~V}$

Am2917AXM (MIL) $\quad T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad V_{C C} \mathrm{MIN}=4.50 \mathrm{~V} \quad V_{C C} M A X .=5.50 \mathrm{~V}$
B́US INPUT/OUTPUT CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

| Parameters | Description | Test Conditions (Note 1) |  | Min. | Typ. |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{v}_{\mathrm{OL}}$ | Bus Output LOW Voltage | $V_{C C}=$ MIN. | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}$ |  |  | 0.4 | Volts |
|  |  |  | $\mathrm{IOL}=48 \mathrm{~mA}$ |  |  | 0.5 |  |
| $\mathrm{v}_{\mathrm{OH}}$ | Bus Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$. | COM'L, $\mathrm{I}^{\text {OH }}=-20 \mathrm{~mA}$ | 2.4 |  |  | Volts |
|  |  |  | $\mathrm{MIL}, \mathrm{IOH}=-15 \mathrm{~mA}$ |  |  |  |  |
| 10 | Bus Leakage Current (High Impedance) | $\begin{aligned} & V_{C C}=\mathrm{MAX} . \\ & \text { Bus enable }=2.4 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | $-200$ | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  | 50 |  |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=4.5 \mathrm{~V}$ |  |  | 100 |  |
| IOFF | Bus Leakage Current (Power OFF) | $\begin{aligned} & V_{O}=4.5 \mathrm{~V} \\ & V_{C C}=0 \mathrm{~V} \end{aligned}$ |  |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IH }}$ | Receiver Input HIGH Threshold | Bus enable $=2.4 \mathrm{~V}$ |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Receiver Input LOW Threshold | Bus enable $=2.4 \mathrm{~V}$ | COM'L |  |  | 0.8 | Volts |
|  |  |  | MIL |  |  | 0.7 |  |
| ISC | Bus Output Short Circuit Current | $\begin{aligned} & V_{C C}=M A X . \\ & V_{\mathrm{O}}=0 \mathrm{~V} \end{aligned}$ |  | -50 | -120 | -225 | mA |

## Am2917A

## ELECTRICAL CHARACTERISTICS

The following conditions apply unless otherwise noted
$\begin{array}{llll}\text { Am2917AXC (COM'L) } & \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} & V_{C C M I N}=4.75 \mathrm{~V} & V_{C C} M A X .=5.25 \mathrm{~V} \\ \text { Am2917AXM (MIL) } & \mathrm{T}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} & V_{C C M I N}=4.50 \mathrm{~V} & V_{C C M A X}=5.50 \mathrm{~V}\end{array}$
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

| Parameters | Description | Test C | ions | RA | Min. | Typ. <br> (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Receiver <br> Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I L} \text { or } V_{I H} \end{aligned}$ | $\mathrm{MIL}: \mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ |  | 2.4 | 3.4 |  | Volts |
|  |  |  | COM ${ }^{\prime} \mathrm{L} \cdot \mathrm{I}^{\mathrm{OH}}=-2.6 \mathrm{~mA}$ |  | 2.4 | 3.4 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{IOH}=-100 \mu \mathrm{~A}$ |  |  | 3.5 |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Parity <br> Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-660 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | MIL | 2.5 | 3.4 |  | Volts |
|  |  |  |  | COM'L | 2.7 | 3.4 |  |  |
| $\mathrm{v}_{\text {OL }}$ | Output LOW Voltage (Except Bus) | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I L} \text { or } V_{I H} \end{aligned}$ |  | ${ }^{1} \mathrm{OL}=4.0 \mathrm{~mA}$ |  | 0.27 | 0.4 | Volts |
|  |  |  |  | ${ }^{1} \mathrm{OL}=8.0 \mathrm{~mA}$ |  | 0.32 | 0.45 |  |
|  |  |  |  | ${ }^{1} \mathrm{OL}=12 \mathrm{~mA}$ |  | 0.37 | 0.5 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level (Except Bus) | Guaranteed input logical HIGH for all inputs |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level (Except Bus) | Guaranteed input logical LOW for all inputs |  | MIL |  |  | 0.7 | Volts |
|  |  |  |  | COM'L |  |  | 0.8 |  |
| $V_{1}$ | Input Clamp Voltage (Except Bus) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.2 | Volts |
| IIL | Input LOW Current (Except Bus) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  | $\overline{\mathrm{BE}}, \overline{\mathrm{RLE}}$ |  |  | -0.72 | mA |
|  |  |  |  | All other inputs |  |  | -0.36 |  |
| $1_{1 H}$ | Input HIGH Current (Except Bus) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current (Except Bus) | $\mathrm{V}_{\text {CC }}=\mathrm{MAX},. \mathrm{~V}_{\text {IN }}=7.0 \mathrm{~V}$ |  |  |  |  | 100 | $\mu \mathrm{A}$ |
| ISC | Output Short Circuit Current (Except Bus) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. |  | RECEIVER | -30 |  | -130' | mA |
|  |  |  |  | PARITY | -20 |  | -100 |  |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current | $V_{C C}=\mathrm{MAX}$. |  |  |  | 63 | 95 | mA |
| ${ }^{1}$ | Off-State Output Current (Receiver Outputs) | $V_{C C}=M A X$. |  | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | $-50$ |  |

SWITCHING CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

| Parameters | Description |
| :---: | :---: |
| $t_{\text {PHL }}$ | Driver Clock (DRCP) to Bus |
| ${ }^{\text {tPLH }}$ |  |
| ${ }^{\text {t }} \mathrm{H}, \mathrm{t}^{\text {Z }}$ L | Bus Enable ( $\overline{\mathrm{BE}}$ ) to Bus |
| $\mathrm{t}_{\mathrm{HZ}, \mathrm{t}_{\mathrm{L} Z}}$ |  |
| $\mathrm{t}_{\mathrm{s}}$ | A Data Inputs |
| $t^{\text {h }}$ |  |
| ${ }^{\text {tPW }}$ | Clock Pulse Width (HIGH) |
| ${ }^{\text {tPLH }}$ | Bus to Receiver Output (Latch Enabled) |
| tPHL |  |
| tPLH | Latch Enable to Receiver Output |
| ${ }^{\text {tPHL }}$ |  |
| $\mathrm{t}_{\mathrm{s}}$ | Bus to Latch Enable ( $\overline{\mathrm{RLE}}$ ) |
| $t_{\text {h }}$ |  |
| ${ }^{\text {tPLH }}$ | A Data to Odd Parity Out (Driver Enabled) |
| $t_{\text {PHL }}$ |  |
| ${ }^{\text {tPLH }}$ | Bus to Odd Parity Out (Driver Inhibit) |
| tPHL |  |
| ${ }^{\text {tPLH }}$ | Latch Enable ( $\overline{\mathrm{RLE}}$ ) to Odd Parity Output |
| ${ }^{\text {tPHL }}$ |  |
| $\mathrm{t}_{\mathrm{ZH}}, \mathrm{t}_{\mathrm{ZL}}$ | Output Control to Output |
| ${ }^{\text {thz }}$, t ${ }_{\text {LZ }}$ |  |


| Test Conditions | Am2917AXM |  |  | $\begin{gathered} \text { Am2917AXC } \\ \text { Typ. } \end{gathered}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $C_{L}(B U S)=50 \mathrm{pF}$ |  | 21 | 36 |  | 21 | 32 |  |
| $R_{L}$ BUS) $=130 \Omega$ |  | 21 | 36 |  | 21 | 32 |  |
| $\begin{aligned} & C_{L}=15 \mathrm{pF} \\ & R_{\mathrm{L}}=2.0 \mathrm{k} \Omega \end{aligned}$ |  | 13 | 26 |  | 13 | 23 | ns |
|  |  | 13 | 21 |  | 13 | 18 |  |
|  | 15 |  |  | 12 |  |  | ns |
|  | 8.0 |  |  | 6.0 |  |  |  |
|  | 20 |  |  | 17 |  |  | ns |
|  |  | 18 | 33 |  | 18 | 30 | ns |
|  |  | 18 | 30 |  | 18 | 27 |  |
|  |  | 21 | 33 |  | 21 | 30 | ns |
|  |  | 21 | 30 |  | 21 | 27 |  |
|  | 15 |  |  | 13 |  |  | ns |
|  | 6.0 |  |  | 4.0 |  |  |  |
|  |  | 32 | 46 |  | 32 | 42 | ns |
|  |  | 26 | 40 |  | 26 | 36 |  |
|  |  | 21 | 36 |  | 21 | 32 | ns |
|  |  | 21 | 36 |  | 21 | 32 |  |
|  |  | 21 | 36 |  | 21 | 32 | ns |
|  |  | 21 | 36 |  | 21 | 32 |  |
|  |  | 14 | 26 |  | 14 | 23 | ns |
| $C_{L}=5 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega$ |  | 14 | 26 |  | 14 | 23 |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

INPUT/OUTPUT CURRENT
INTERFACE CONDITIONS


Note: Actual current flow direction shown.

SWITCHING TEST CIRCUIT



Note: Bus to Receiver output delay is measured by clocking data into the driver register and measuring the BUS to $R$ combinatorial delay.

| INPUTS |  |  |  |  | INTERNAL TO DEVICE |  | BUS | OUTPUT | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{A}_{\mathbf{i}}$ | DRCP | $\overline{\mathrm{BE}}$ | $\overline{\text { RLE }}$ | $\overline{O E}$ | $\mathrm{D}_{\mathrm{i}}$ | $\mathrm{O}_{\mathbf{i}}$ | BUS ${ }_{\mathbf{i}}$ | Ri |  |
| X | X | H | X | X | X | X | Z | X | Driver output disable |
| X | X | X | X | H | X | X | X | Z | Receiver output disable |
| X X | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ | Driver output disable and receive data via Bus input |
| X | X | X | H | X | X | NC | X | X | Latch received data |
| L $H$ | $\begin{aligned} & \uparrow \\ & \uparrow \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $x$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | Load driver register |
| $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | No driver clock restrictions |
| X <br>  <br> $\times$ | $\begin{aligned} & x \\ & x \end{aligned}$ | L | X X | $\begin{aligned} & x \\ & x \end{aligned}$ | L H | $x$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | Drive Bus |

$H=H I G H \quad Z=$ High Impedance $\quad X=$ Don't Care $\quad i=0,1,2,3$
L = LOW $\quad N C=$ No Change $\quad \uparrow=$ LOW-to-HIGH Transition

## PARITY OUTPUT FUNCTION TABLE

| $\overline{B E}$ | ODD PARITY OUTPUT |
| :---: | :---: |
| $L$ | ODD $=A_{0} \oplus \mathbf{A}_{1} \oplus \mathbf{A}_{2} \oplus \mathbf{A}_{3}$ |
| $H$ | $O D D=\mathbf{Q}_{0} \oplus \mathbf{Q}_{1} \oplus \mathbf{Q}_{2} \oplus \mathbf{Q}_{3}$ |

## Metallization and Pad Layout



## DEFINITION OF FUNCTIONAL TERMS

DRCP Driver Clock Pulse. Clock pulse for the driver register.
$\overline{\mathrm{BE}}$ Bus Enable. When the Bus Enable is LOW, the four drivers are in the high impedance state.

BUS $_{0}$, BUS $_{1}$, BUS $_{2}$, BUS $_{3}$ The four driver outputs and receiver inputs (data is inverted).
$\mathbf{R}_{0}, \mathbf{R}_{1}, \mathbf{R}_{2}, \mathbf{R}_{3}$ The four receiver outputs. Data from the bus is inverted while data from the $A$ or $B$ inputs is noninverted.
$\overline{\text { RLE }}$ Receiver Latch Enable. When $\overline{\operatorname{RLE}}$ is LOW, data on the BUS inputs is passed through the receiver latches. When $\overline{\mathrm{RLE}}$ is HIGH, the receiver latches are closed and will retain the data independent of all other inputs.

ODD Odd parity output. Generates parity with the driver enabled, checks parity with the driver in the high-impedance state.
$\overline{\mathrm{OE}}$ Output Enable. When the $\overline{\mathrm{OE}}$ input is HIGH, the four three-state receiver outputs are in the high-impedance state.

APPLICATIONS


The Am2917A can be used as an I/O Bus Transceiver and Main Memory I/O Transceiver in high-speed Microprocessor Systems.


Using the Am2917A and Am8T26 in a terminated Bus system for the Am9080 MOS Microprocessor.

## HIGH SPEED SCHOTTKY S-MSI AND INTERFACE DATA SHEETS

Definition of Standard Schottky Terms ..... 4-2
Am25S05 ..... 4-3
Am25S07/08 ..... 4-9
Am25S09 ..... 4-29
Am25S10 ..... 4-33
Am25S18 ..... 4-47
Am26S02 ..... 4-51
Am26S10/S11 ..... 4-55
Am26S12/S12A ..... 4-60
Am54S/74S138 ..... 4-65
Am54S/74S139/93S21 ..... 4-69
Am54S/74S151/S251 ..... 4-73
Am54S/74S153/S253 ..... 4-77
Am54S/74S157/S158/93S22 ..... 4-81
Am54S/74S160/S161 ..... 4-85
Am54S/74S174/S175 ..... 4-89
Am54S/74S181 ..... 4-93
Am54S/74S194/S195 ..... 4-99
Am54S/74S240/S241/S242/S243/S244 ..... 4-103
Am54S/74S257/S258 ..... 4-108
Am54S/74S350 ..... 4-112
Am54S/74S373/S533 ..... 4-114
Am54S/74S374/S534 ..... 4-115
Am54S/74S378/S379 ..... 4-118
Am54S/74S388 ..... 4-116
Am54S/74S399 ..... 4-120
Am54S/74S412 ..... 4-122
Am3212/8212 ..... 4-123
Am8T26 ..... 4-130
Am8T26A/8T28 ..... 4-135
Am82S62 ..... 4-140
Am8304 ..... 4-144
Am93S10/S16 ..... 4-148
Am93S48 ..... 4-152
APPLICATION NOTES
Schottky TTL MSI Registers ..... 4-13
Am25S10 Four-Bit Shifter ..... 4-37

## DEFINITION OF A.C. (SWITCHING) TERMS

(All switching times are measured at the 1.5 V logic level unless otherwise noted.)
$\mathbf{f}_{\text {MAX }}$ The highest operating clock frequency.
tPLH The propagation delay time from an input change to an output LOW-to-HIGH transition.
tPHL The propagation delay time from an input change to an output HIGH-to-LOW transition.
tPW Pulse width. The time between the leading and trailing edges of a pulse.
$t_{r}$ Rise time. The time required for a signal to change from $10 \%$ to $90 \%$ of its measured values.
$\boldsymbol{t}_{\mathrm{f}}$ Fall time. The time required for a signal to change from $90 \%$ to $10 \%$ of its measured values.
$\mathbf{t}_{\text {s }}$ Set-up time. The time interval for which a signal must be applied and maintained at one input terminal before an active transition occurs at another input terminal.
$t_{h}$ Hold time. The time interval for which a signal must be retained at one input after an active transition occurs at another input terminal.
$\mathbf{t}_{\mathrm{R}}$ Release time. The time interval for which a signal may be indeterminant at one input terminal before an active transition occurs at another input terminal. (The release time falls within the set-up time interval and is specified by some manufacturers as a negative hold time).
$\mathbf{t}_{\mathrm{HZ}} \mathrm{HIGH}$ to disable. The delay time from a control input change to the three-state output HIGH-level to high-impedance transition (measured at 0.5 V change).
$\mathbf{t}_{\mathrm{LZ}}$ LOW to disable. The delay time from a control input change to the three-state output LOW-level to high-impedance transition (measured at 0.5 V change).
t ZH Enable HIGH. The delay time from a control input change to the three-state output high-impedance to HIGH-level transition.
tZL Enable LOW. The delay time from a control input change to the three-state output high-impedance to LOW-level transition.

## DEFINITION OF D.C. TERMS

H HIGH, applying to a HIGH voltage level.
L LOW, applying to a LOW voltage level.
I Input.
O Output.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
$I_{\text {IL }}$ LOW-level input current with a specified LOW-level voltage applied.
$I_{\text {IH }}$ HIGH-level input current with a specified HIGH-level voltage applied.
IOL LOW-level output current.
$\mathrm{I}_{\mathrm{OH}} \mathrm{HIGH}$-level output current.
$I_{S C}$ Output short-circuit source current.
$I_{C C}$ The supply current drawn by the device from the $V_{C C}$ power supply.
$V_{\text {IL }}$ Logic LOW input voltage.
$\mathbf{V}_{\text {IH }}$ Logic HIGH input vol.tage.
$V_{\mathrm{OL}}$ LOW-level output voltage with $\mathrm{I}_{\mathrm{OL}}$ applied.
$\mathrm{V}_{\mathrm{OH}}$ HIGH-level output voltage with $\mathrm{I}_{\mathrm{OH}}$ applied.

SCHOTTKY PARAMETER MEASUREMENTS FOR THREE-STATE OUTPUTS

## LOAD TEST CIRCUIT



SET-UP, HOLD, AND RELEASE TIMES


Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.
2. Cross hatched area is don't care condition.

## PROPAGATION DELAY



PULSE WIDTH


ENABLE AND DISABLE TIMES


Notes: 1. Diagram shown for Input Control Enable-LOW and Input Control Disable-HIGH.
2. $S_{1}$ and $S_{2}$ of Load Circuit are closed except where shown.

Note: 1. Pulse Generator for All Pulses: Rate $\leqslant 1.0 \mathrm{MHz} ; \mathbf{Z}_{\mathrm{O}}=50 \Omega$; $\mathrm{t}_{\mathrm{r}} \leqslant 2.5 \mathrm{~ns} ; \mathrm{t}_{\mathrm{f}} \leqslant 2.5 \mathrm{~ns}$.

## Am25S05

Four-Bit by Two-Bit 2's Complement Multiplier

## Distinctive Characteristics

- Provides 2's complement multiplication at high speed without correction.
- Can be used in a combinatorial array or in a time sequenced mode.
- Multiplies two 12-bit signed numbers in typically 115 ns .
- Multiplies in active HIGH (positive logic) or active LOW (negative logic) representations.
- Reduced input loading as compared to Am2505.
- 100\% reliability assurance testing in compliance with MIL-STD-883.


## FUNCTIONAL DESCRIPTION

The Am25S05 is a high-speed digital multiplier that can multiply numbers represented in the 2 's complement notation and produce a 2 's complement product without correction. The device consists of a $4 \times 2$ multiplier that can be connected to form iterative arrays able to multiply numbers either directly, or in a time sequenced arrangement. The device assumes that the most significant digit in a word carries a negative weight, and can therefore be used in arrays where the multiplicand and multiplier have different word lengths. The multiplier uses the quaternary algorithm and performs the function $S=X Y+K$ where $K$ is the input field used to add partial products generated in the array. At the beginning of the array the $K$ inputs are available to add a signed constant to the least significant part of the product. Multiplication of an $m$ bit number by an $n$ bit number in an array results in a product having $m+n$ bits so that all possible combinations of product are accounted for. If a conventional 2 's complement product is required the most significant bit can be ignored, and overflow conditions can be detected by comparing the last two product digits.
A number of connection schemes are possible. Figure 1 shows the connection scheme that results in the fastest multiply. If higher speed is required an array can be split into several parts, and the parts added with high-speed look-ahead carry adders
Provision is made in the design for multiplication in the active high (positive logic) or active low (negative logic) representations simply by reinterpreting the active level of the input operands, the product, and a polarity control $\overline{\mathrm{P}}$.

LOGIC SYMBOLS

$V_{C C}=P$ in 24
GND $=\operatorname{Pin} 12$

## LOGIC DIAGRAM



Am25S05 ORDERING INFORMATION

## CONNECTION DIAGRAM

Top View
${ }^{V_{C C} y_{-1}}{ }^{y_{0}}{ }^{y_{1}} \quad \overline{\mathrm{p}} \quad \mathrm{k}_{0} \quad{ }^{k_{1}} \mathrm{k}_{2} \quad \mathrm{k}_{3} \quad \mathrm{~S}_{5} S_{4} \mathrm{C}_{n+4}$


Note: Pin 1 is marked for orientation.

## MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 24 to Pin 12) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| Output Current, Into Outputs | -30 mA |
| DC Input Current | -30 mA to +5 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

Am25S05XC, DC, PC
Am25S05XM, DM Am25S05FM
$T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$T_{C}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=4.75 \mathrm{~V}$ to 5.25 V
$\mathrm{V}_{\mathrm{CC}}=4.50 \mathrm{~V}$ to 5.50 V
$V_{C C}=4.50 \mathrm{~V}$ to 5.50 V

| Parameters | Description | Test Conditions |  | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ | XM | 2.5 | 3.3 |  | Volts |
|  |  | $V_{\text {IN }}=V_{\text {IH }}$ or $V_{\text {IL }}$ | XC | 2.7 | 3.3 |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O L}=20 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  | 0.3 | 0.5 | Volts |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| IIL (Note 2) | Unit Load Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ |  |  |  | -2.0 | mA |
| $\mathbf{I I H}^{(N o t e ~ 2)}$ | Unit Load Input HIGH Current | $V_{C C}=$ MAX., $V_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  | 50 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| ${ }^{\prime} \mathrm{SC}$ | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  | -40 |  | -100 | mA |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current | $V_{C C}=$ MAX.,$Y_{1}=.0 \mathrm{~V}$ |  |  | 120 | 175 | mA |

Note 1. Typical Limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ Ambient and maximum loading.
Note 2. Actual input currents are obtained by multiplying unit load current by the input load factor. (See loading rules)

Switching Characteristics ( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=280 \Omega$ )

| Parameters | From (Input) | To (Output) | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | $\mathrm{C}_{n}$ | $C_{n+4}$ | See Test Table | $\begin{aligned} & 4 \\ & 4 \end{aligned}$ | $\begin{aligned} & 8 \\ & 9 \end{aligned}$ | $\begin{aligned} & 12 \\ & 14 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { t PHL }^{2} \end{aligned}$ | $C_{n}$ | $\mathrm{S}_{0,1,2,3}$ |  | $\begin{aligned} & 6 \\ & 5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 12 \\ & 10 \end{aligned}$ | $\begin{aligned} & 18 \\ & 15 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | $\mathrm{C}_{n}$ | $S_{4,5}$ |  | $\begin{aligned} & 7 \\ & 6 \end{aligned}$ | $\begin{aligned} & 15 \\ & 13 \end{aligned}$ | $\begin{aligned} & 22 \\ & 20 \end{aligned}$ | ns |
| tpLH $t_{\text {PHL }}$ | Any k | $C_{n+4}$ |  | $\begin{aligned} & 3 \\ & 5 \end{aligned}$ | $\begin{array}{r} 6.5 \\ 10 \\ \hline \end{array}$ | $\begin{aligned} & 12 \\ & 15 \end{aligned}$ | ns |
| $\begin{aligned} & \mathbf{t}_{\mathrm{PLH}} \\ & \mathbf{t}_{\mathrm{PHL}} \end{aligned}$ | Any k | $\mathrm{S}_{0,1,2,3}$ |  | $\begin{aligned} & 6 \\ & 4 \end{aligned}$ | $\begin{array}{r} 13.5 \\ 9.5 \end{array}$ | $\begin{aligned} & 20 \\ & 14 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Any k | $S_{4,5}$ |  | $\begin{aligned} & 3 \\ & 3 \\ & \hline \end{aligned}$ | $\begin{aligned} & 15.5 \\ & 12.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 23 \\ & 19 \\ & \hline \end{aligned}$ | ns |
| tpLH ${ }^{\text {tPHL }}$ | Any x | $C_{n+4}$ |  | $\begin{aligned} & 8 \\ & 9 \\ & \hline \end{aligned}$ | $\begin{aligned} & 17 \\ & 18 \end{aligned}$ | $\begin{aligned} & 26 \\ & 27 \end{aligned}$ | ns |
| tplH <br> ${ }^{\text {tPHL }}$ | Any x | $S_{0,1,2,3}$ |  | $\begin{aligned} & 10 \\ & 10 \\ & \hline \end{aligned}$ | $\begin{aligned} & 21 \\ & 21 \end{aligned}$ | $\begin{aligned} & 32 \\ & 32 \end{aligned}$ | ns |
| $\begin{aligned} & \text { t}_{\mathrm{PLLH}} \\ & \text { t }^{\mathrm{PHL}} \end{aligned}$ | Any x | $S_{4,5}$ |  | $\begin{aligned} & 6 \\ & 5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 23.5 \\ & 21.5 \end{aligned}$ | $\begin{aligned} & 35 \\ & 32 \end{aligned}$ | ns |
| tplH ${ }^{\text {tPHL }}$ | Any y | $C_{n+4}$ |  | $\begin{aligned} & 11 \\ & 10 \\ & \hline \end{aligned}$ | $\begin{aligned} & 23 \\ & 20 \end{aligned}$ | $\begin{aligned} & 34 \\ & 30 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { tpHL } \end{aligned}$ | Any y | $S_{0,1,2,3}$ |  | $\begin{aligned} & 11 \\ & 11 \\ & \hline \end{aligned}$ | $\begin{aligned} & 23 \\ & 23 \\ & \hline \end{aligned}$ | $\begin{aligned} & 34 \\ & 34 \end{aligned}$ | ns |
| ${ }^{\text {tPLH }}$ ${ }^{\text {tpHL }}$ | Any y | $S_{4,5}$ |  | $\begin{aligned} & 12 \\ & 12 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 37 \\ & 37 \\ & \hline \end{aligned}$ | ns |

## SWITCHING TIME TEST TABLE

| Input | Outputs | Inputs at 0 V (remaining inputs at 4.5 V ) |
| :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{n}}$ | $C_{n+4}, S_{0123}, S_{45}$ | $P, Y_{-1}, Y_{1}, A \\| X$ |
| $\begin{aligned} & \mathrm{k}_{0} \\ & \mathrm{k}_{1} \\ & \mathrm{k}_{2} \\ & \mathrm{k}_{3} \\ & \mathrm{k}_{3} \end{aligned}$ | $\begin{gathered} C_{n+4}, S_{0123}, S_{45} \\ C_{n+4}, s_{123}, s_{45} \\ c_{n+4}, S_{23}, S_{45} \\ S_{3} \\ S_{45} \end{gathered}$ | $\begin{aligned} & P, Y_{-1}, Y_{1}, A l l X \\ & P, Y_{-1}, Y_{1}, A l l X \\ & P, Y_{-1}, Y_{1}, A l l X \\ & P, Y_{-1}, Y_{1}, A l l X \\ & P, Y_{-1}, Y_{1}, A l l X, C_{n} \end{aligned}$ |
| $\begin{aligned} & x_{-1} \\ & x_{0} \\ & x_{1} \\ & x_{2} \\ & x_{3} \\ & x_{3} \\ & x_{4} \end{aligned}$ | $\begin{gathered} C_{n+4}, S_{0123}, S_{45} \\ C_{n+4}, S_{0123}, S_{45} \\ C_{n+4}, S_{123}, S_{45} \\ C_{n+4}, S_{123}, S_{45} \\ S_{3} \\ S_{45} \\ S_{45} \end{gathered}$ | P, $Y_{1}, A l l k$ <br> $P, Y_{-1}, Y_{1}$, All $k$ <br> $P, Y_{-1}, Y_{1}$, All $k$ <br> $P, Y_{-1}, Y_{1}$, All $k$ <br> $P, Y_{-1}, Y_{1}$, All $k$ <br> $P, Y_{-1}, Y_{1}, A l l k, C_{n}$ <br> $P, Y_{1}$, All k, $C_{n}$ |
| $\begin{aligned} & y_{-1} \\ & y_{0} \\ & y_{1} \end{aligned}$ | $\begin{aligned} & c_{n+4}, S_{0123}, S_{45} \\ & c_{n+4}, S_{0123}, S_{45} \\ & c_{n+4}, S_{0123}, s_{45} \end{aligned}$ | $\begin{aligned} & P, X_{1}, x_{2}, X_{3}, x_{4}, \text { All } k \\ & P, x_{1}, x_{2}, x_{3}, x_{4}, \text { All } k \\ & X_{0}, x_{1}, x_{2}, x_{3}, x_{4}, \text { All } k \end{aligned}$ |

## DEFINITION OF TERMS

## SUBSCRIPT TERMS:

H HIGH, applying to a HIGH logic level or when used with $V_{C C}$ to indicate high $V_{C C}$ value.
I Input.
L LOW, applying to LOW logic level or when used with $\mathrm{V}_{\mathrm{CC}}$ to indicate low $\mathrm{V}_{\mathrm{CC}}$ value.
O Output.

## FUNCTIONAL TERMS

$\mathrm{C}_{\mathrm{n}}$ The carry input to the high-speed adder.
$\mathrm{C}_{\mathrm{n}+4}$ The carry output from the high-speed adder.
$\mathbf{k}_{\mathbf{i}}$ The constant field used for accumulating partial products.
$i=0,1,2,3$. At the beginning of the array the $K$ field can be used to add a 2's complement number to the least significant half of the double length product.
$\overline{\mathbf{P}}$ The polarity control input. This input must be at a low-logic level for numbers in the active high logic representation, and held high for numbers in the active low logic representation.
$\mathbf{S}_{\mathbf{i}}$ The product outputs. $\mathrm{i}=0,1,2,3,4,5$.
$\mathbf{x}_{\mathbf{i}}$ The multiplicand inputs. $\mathrm{i}=-1,0,1,2,3,4$. At the first column
of the array $x_{-1}$ must be held at logic ' 0 ', and at the last column of the array $x_{4}$ is connected to $x_{3}$.
$y_{i}$ The multiplier inputs. $i=-1,0,1$.
At the first row of the array $y_{-1}$ must be held at logic ' 0 '.

## OPERATIONAL TERMS:

$I_{I L}$ Forward input load current.
$\mathrm{I}_{\mathrm{OH}}$ Output HIGH current, forced out of output in $\mathrm{V}_{\mathrm{OH}}$ test.
$\mathrm{I}_{\mathrm{OL}}$ Output LOW current, forced into the output in $\mathrm{V}_{\mathrm{OL}}$ test.
$I_{C C}$ The current drawn by the device from $V_{C C}$ power supply with input and output terminals open.
$\mathbf{I}_{\mathbf{H}}$ Reverse input load current.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
$\mathrm{V}_{\mathrm{IH}}$ Minimum logic HIGH input voltage.
$V_{I L}$ Maximum logic LOW input voltage.
$V_{I N}$ Input voltage applied in $I_{I L}, l_{I H}$ tests.
$\mathrm{V}_{\mathrm{OH}}$ Minimum logic HIGH output voltage with output HIGH current $\mathrm{I}_{\mathrm{OH}}$ flowing out of output.
$\mathrm{V}_{\mathrm{OL}}$ Maximum logic LOW output voltage with output LOW current IOL flowing into output.


Critical speed carries between columns have been interchanged with ${ }^{\prime}$ 's complement carry-ins $\mathrm{Y}_{5}, \mathrm{Y}_{7}, \mathrm{Y}_{9}$, $\mathrm{Y}_{11}$ for highest speed.

Figure 1. High Speed 12×12 2's Complement Multiplication

| MSI INTERFACING RULES |  |  |
| :---: | :---: | :---: |
| Interfacing Digital Family |  |  |
| Advanced Micro Devices 54/7400 Series | 1.25 | 1.25 |
| Advanced Micro Devices 9300/2500 Series | 1.25 | 1.25 |
| FSC Series 9300 | 1.25 | 1.25 |
| TI Series 54/7400 | 1.25 | 1.25 |
| Signetics Series 8200 | 2.5 | 2.5 |
| National Series DM 75/85 | 1.25 | 1.25 |
| DTL Series 930 | 15 | 1.25 |

OPERATION TABLE

| Y Multiplier |  | Operation <br> X Multiplicand |  |
| :---: | :---: | :---: | :---: |
| $\mathrm{Y}-1$ | $\mathrm{Y}_{0}$ | $\mathrm{y}_{1}$ | $\mathrm{~K}+0$ |
| 0 | 0 | 0 | $\mathrm{~K}+\mathrm{X}$ |
| 1 | 0 | 0 | $\mathrm{~K}+\mathrm{X}$ |
| 0 | 1 | 0 | $\mathrm{~K}+2 \mathrm{X}$ |
| 1 | 1 | 0 | $\mathrm{~K}-2 \mathrm{X}$ |
| 0 | 0 | 1 | $\mathrm{~K}-\mathrm{X}$ |
| 1 | 0 | 1 | $\mathrm{~K}-\mathrm{X}$ |
| 0 | 1 | 1 | $\mathrm{~K}-0$ |
| 1 | 1 | 1 |  |

Active Low Inputs and Outputs
' 1 ' = Low, ' 0 ' = High, $\mathrm{P}=$ High
Active High Inputs and Outputs
$' 1$ ' = High, '0' = Low, $\overline{\mathrm{P}}=$ Low

## USER NOTES

1. Arithmetic in the multiplier is performed in the 2 's complement notation, which requires a carry in at the first stage. This is accomplished by connecting the $\mathrm{y}_{\mathrm{i}}$ multiplier bit to the appropriate carry input terminal $i=1,3,5 \ldots$
2. The multiplier can perform multiplication in either the active high (positive logic) or active low (negative logic) representations by reinterpreting the active logic level and by grounding or leaving the polarity control pin $\overline{\mathrm{P}}$ open circuit respectively.
3. Multiplication can be performed in number representations other than 2's complement by either correcting the 2's complement product or adding in a correction at the beginning of the multiplication at the K inputs. 2's complement numbers are represented as: $X_{2}=x-x_{s} 2^{n-1}$

> Number

| representation | Correction |
| :---: | :---: |
| 2 's complement | None |
| 1's complement | Add $\mathrm{x}_{\mathrm{s}} \mathrm{Y}_{2}+\mathrm{y}_{\mathrm{s}} \mathrm{X}_{2}+\mathrm{x}_{\mathrm{s}} \mathrm{y}_{\mathrm{s}}$ at k inputs |
| Unsigned (magnitude) | Extend multiplier and multiplicand one bit at the least significant end. |
|  | Form $x_{0} y_{0}+y_{0} x+x_{0} y$ with conditional adder and add to array shifted |
|  | two places up at $k$ inputs. Force |


| Am25S05 LOADING RULES IN UNIT LOADS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input/Output | Pin No.'s | Input Unit Load |  | Fanout |  |
|  |  | Input HIGH | Input LOW | Output HIGH | Output LOW |
| $\times 4$ | 1 | 0.2 | 0.2 | - | - |
| $\mathrm{c}_{\mathrm{n}}$ | 2 | 0.2 | 0.2 | - | - |
| $\mathrm{x}_{3}$ | 3 | 0.2 | 0.2 | - | - |
| $\mathrm{x}_{2}$ | 4 | 0.4 | 0.4 | - | - |
| $\mathrm{x}_{1}$ | 5 | 0.4 | 0.4 | - | - |
| $\mathrm{x}_{0}$ | 6 | 0.4 | 0.4 | - | - |
| $\mathrm{x}_{-1}$ | 7 | 0.2 | 0.2 | - | - |
| $\mathrm{S}_{0}$ | 8 | - | - | 20 | 10 |
| $\mathrm{s}_{1}$ | 9 | - | - | 20 | 10 |
| $\mathrm{s}_{2}$ | 10 | - | - | 20 | 10 |
| $\mathrm{S}_{3}$ | 11 | - | - | 20 | 10 |
| GND | 12 | - | - | - | - |
| $\mathrm{c}_{\mathrm{n}+4}$ | 13 | - | - | 20 | 10 |
| $\mathrm{S}_{4}$ | 14 | - | - | 20 | 10 |
| $\mathrm{S}_{5}$ | 15 | - | - | 20 | 10 |
| $k_{3}$ | 16 | 2 | 2 | - | - |
| $\mathrm{k}_{2}$ | 17 | 2 | 2 | - | - |
| $\mathrm{k}_{1}$ | 18 | 2 | 2 | - | - |
| $\mathrm{k}_{0}$ | 19 | 2 | 2 | - | - |
| $\overline{\mathrm{P}}$ | 20 | 1 | 1 | - | - |
| $\mathrm{y}_{1}$ | 21 | 0.6 | 0.6 | - | - |
| yo | 22 | 0.6 | 0.6 | - | - |
| v -1 | 23 | 0.6 | 0.6 | - | - |
| $\mathrm{v}_{\mathrm{Cc}}$ | 24 | - | - | - | - |

A Schottky TTL Unit Load is defined as $50 \mu \mathrm{~A}$ at 2.7 V at the HIGH Logic Level and -2.0 mA at 0.5 V at the LOW Logic Level.

Sign magnitude $x_{s}=0, y_{s}=0$ None

$$
\begin{aligned}
& x_{s}=1, y_{s}=0 \\
& x_{s}=0, y_{s}=1 \text { Form }\left[(X Y)_{2}+2^{n-1} y\right] \\
& \left.x_{s}=1, y_{s}=1 \text { Add } 2^{n-1}(x)_{2}+2^{n-1} x\right]-2^{2 n-2}
\end{aligned}
$$

4. For the highest speed array with the multipliers arranged in a parallelogram structure carries between certain multipliers are exchanged with the $y$ carry-ins needed for 2 's complement subtract. The delays in the array are then equalized as best possible as shown in Figure 1.
5. For higher speed multiplication the array can be split into several parts that can be added together with highspeed adders.
6. Rounding off to a single length product can be achieved by adding a ' 1 ' to the array at the most significant positive $k$ input of the array, ignoring the most significant product digit, and using the remainder of the most significant part of the product.
7. Truncation of a product without round off enables some of the multipliers in the array to be removed.


Fig. 2

Metallization and Pad Layout


# Am25S07•Am25S08 <br> Hex/Quad Parallel D Registers With Register Enable 

## Distinctive Characteristics

- 4-bit and 6-bit high-speed parallel registers
- Common clock and common enable
- Positive edge triggered D flip-flops
- 100\% reliability assurance testing in compliance with MIL-STD-883.


## FUNCTIONAL DESCRIPTION

The Am25S07 is a 6-bit, high-speed Schottky register with a buffered common register enable. The Am25S08 is a 4 -bit register with a buffered common register enable. The devices are similiar to the Am54S/74S174 and Am54S/74S175 but feature the common register enable rather than common clear.

Both registers will find application in digital systems where information is associated with a logic gating signal. When the enable is LOW, data on the $D$ inputs is stored in the register on the positive going edge of the clock pulse. When the enable is HIGH, the register will not change state regardless of the clock or data input transitions.

## LOGIC SYMBOLS

Am25S07
Am25S08


LOGIC DIAGRAMS
Am25S07


Am25S08


ORDERING INFORMATION

| Package | Temperature | Am25S07 | Order |
| :---: | :---: | :---: | :---: |
| Rype | Range | AmS08 |  |
| Number | Number |  |  |

## CONNECTION DIAGRAMS <br> Top Views



MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to +V CC max |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)
Am25S07XC, Am25S08×C Am25S07XM, Am25S08×M
Parameters

| Parameters | Description | Test Conditions (Note 1) |  |  | Min. | Typ.(Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | XC | 2.7 | 3.4 |  | Volts |
|  |  |  |  | XM | 2.5 | 3.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=\text { MIN., } I_{O L}=20 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  |  | 0.5 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  |  | 0.8 | Volts |
| $\mathrm{V}_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=$ MIN., $\mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.2 | Volts |
| $I_{I L}$ <br> (Note 3) | Unit Load Input LOW Current | $V_{C C}=$ MAX.,$V_{1 N}=0.5 V$ |  |  |  |  | -2 | mA |
| $I_{1 H}$ <br> (Note 3) | Unit Load Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  | 50 | $\mu \mathrm{A}$ |
| $1 /$ | Input HIGH Current | $V_{C C}=M A X ., V_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  |  | 1.0 | mA |
| ${ }^{\text {ISC }}$ | Output Short Circuit Current (Note 4) | $V_{C C}=$ MAX |  |  | -40 |  | -100 | mA |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current (Note 5) | $V_{C C}=$ MAX . | S07 <br> 508 |  |  | 90 | 144 | mA |
|  |  |  |  |  |  | 60 | 96 |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents = Unit Load Current $\times$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. Outputs open; enable grounded; data inputs at 4.5 V , measured after a momentary ground, then 4.5 V applied to the clock input.

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Clock to Output | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=280 \Omega$ | 4 | 8 | 12 | ns |
| tPHL | Clock to Output |  | 4 | 11.5 | 17 | ns |
| $t_{\text {pw }}$ | Clock Pulse Width |  | 7 |  |  | ns |
| $\mathrm{t}_{\text {s }}$ | Data |  | 5.5 |  |  | ns |
| $\mathrm{t}_{\mathrm{s}}$ | Enable |  | 9 |  |  | ns |
| th | Data |  | 3 |  |  | ns |
| th | Enable |  | 3 |  |  | ns |

Am25S07/08

| Am25S07 LOADING RULES (In STTL Unit Loads) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Input/Output |  |  | Fan | out |
|  | Pin No.'s | Input Unit Load | Output HIGH | Output LOW |
| $\overline{\mathrm{E}}$ | 1 | 1 | - | - |
| $0_{0}$ | 2 | - | 20 | 10 |
| $\mathrm{D}_{0}$ | 3 | 1 | - | - |
| $\mathrm{D}_{1}$ | 4 | 1 | - | - |
| $\mathrm{a}_{1}$ | 5 | - | 20 | 10 |
| $\mathrm{D}_{2}$ | 6 | 1 | - | - |
| $\mathrm{O}_{2}$ | 7 | - | 20 | 10 |
| GND | 8 | - | - | - |
| CP | 9 | 1 | - | - |
| $\mathrm{Q}_{3}$ | 10 | - | 20 | 10 |
| $\mathrm{D}_{3}$ | 11 | 1 | - | - |
| $\mathrm{O}_{4}$ | 12 | - | 20 | 10 |
| $\mathrm{D}_{4}$ | 13 | 1 | - | - |
| $\mathrm{D}_{5}$ | 14 | 1 | - | - |
| $\mathrm{O}_{5}$ | 15 | - | 20 | 10 |
| $\mathrm{V}_{\mathrm{CC}}$ | 16 | - | - | - |

## Am25S08 LOADING RULES (In STTL Unit Loads)

| Input/Output | Pin No.'s | Input <br> Unit Load | Fan-out <br> Output <br> HIGH | Output <br> LOW |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathbf{E}}$ | 1 | 1 | - | - |
| $\mathbf{Q}_{\mathbf{0}}$ | 2 | - | 20 | 10 |
| $\overline{\mathbf{Q}}_{0}$ | 3 | - | 20 | 10 |
| $\mathbf{D}_{0}$ | 4 | 1 | - | - |
| $\mathbf{D}_{1}$ | 5 | 1 | - | - |
| $\overline{\mathbf{Q}}_{1}$ | 6 | - | 20 | 10 |
| $\mathbf{Q}_{1}$ | 7 | - | 20 | 10 |
| $\mathbf{G N D}$ | 8 | - | - | - |
| $\mathbf{C P}$ | 9 | 1 | - | - |
| $\mathbf{Q}_{2}$ | 10 | - | 20 | 10 |
| $\overline{\mathbf{O}}_{2}$ | 11 | - | 20 | 10 |
| $\mathbf{D}_{2}$ | 12 | 1 | - | - |
| $\mathbf{D}_{3}$ | 13 | 1 | - | - |
| $\overline{\mathbf{O}}_{3}$ | 14 | - | 20 | 10 |
| $\mathbf{Q}_{3}$ | 15 | - | 20 | 10 |
| $\mathbf{V}_{\mathrm{CC}}$ | 16 | - | - | - |

A Schottky TTL Unit Load is defined as $50 \mu \mathrm{~A}$ measured at 2.7V HIGH and $\mathbf{- 2 . 0 m A}$ measured at 0.5 V LOW.

## DEFINITION OF FUNCTIONAL TERMS

$\mathrm{D}_{\mathbf{i}}$ The D flip-flop data inputs.
$E$ Enable. When the enable is LOW, data on the $D_{i}$ inputs is transferred to the $\mathrm{Q}_{\mathrm{i}}$ outputs on the LOW-to-HIGH clock transition. When the enable is HIGH , the $\mathrm{Q}_{\mathrm{i}}$ outputs do not change regardless of the data or clock input transitions.
CP Clock Pulse for the register. Enters data on the LOW-toHIGH transition.
$\mathbf{Q}_{\mathbf{i}}$ The TRUE register outputs.
$\overline{\mathbf{a}}_{\mathbf{i}}$ The complement register outputs

FUNCTION TABLE

| Inputs |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathbf{E}}$ | $\mathbf{D}_{\mathbf{i}}$ | $\mathbf{C P}$ | $\mathbf{O}_{\mathbf{i}}$ | $\overline{\mathbf{O}}_{\mathbf{i}}$ |  |
| $H$ | $\times$ | $X$ | NC | NC |  |
| L | $\times$ | $H$ | NC | NC |  |
| L | $X$ | L | NC | NC |  |
| L | L | $\uparrow$ | L | $H$ |  |
| L | $H$ | $\uparrow$ | $H$ | L |  |

$$
\begin{array}{lr}
H=\text { HIGH } & \text { NC }=\text { No Change } \\
L=\text { LOW } & X=\text { Don't Care } \\
\uparrow=\text { LOW-to-HIGH Transition } \\
\overline{\mathrm{O}}_{i} \text { on Am25SO8 Only }
\end{array}
$$

## SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.

APPLICATIONS


Selective Register Loading of Data on Synchronous Clock.


# SCHOTTKY TTL MSI REGISTERS 

By John R. Mick

## INTRODUCTION

There is a continual emphasis on higher and higher speed digital systems. Many TTL MSI functional blocks are now standard items and most high speed digital systems use targe numbers of these devices for storage and control. With the advent of Schottky technology, the most popular of these functional storage and control blocks are now available at still higher speeds. In addition, several new, very useful variations of these products are available so that the digital systems designer now has a comprehensive set of register functions available for todays high speed designs.

## THE Am54S/74S194 AND Am54S/74S195 SHIFT REGISTERS

The logic diagrams of these advanced Schottky registers together with the logic symbol representing their logic function
are shown in Figure 1. These devices are perhaps the most popular four bit shift registers and are useful for a variety of storage and control functions.
For both registers, the outputs change state synchronously following a LOW-to-HIGH transition on the clock input, CP. Both devices have an active-LOW synchronous clear (CLR) which forces all outputs to the LOW state ( $\left.\overline{\mathrm{Q}}_{\mathrm{D}} \mathrm{HIGH}\right)$ independent of any other inputs. All control inputs are buffered to present only one Schottky TTL load to the system, and all outputs can drive 10 Schottky loads in the LOW state and 20 in the HIGH state. Because all the flip-flops are D-type, they do not catch 0 's or 1 's, and the only requirements on any of the inputs is that they meet the short set-up and hold time intervals with respect to the clock LOW-to-HIGH transition.

The Am54S/74S194 shift register operates in four modes under control of the two select inputs, $\mathrm{S}_{0}$ and $\mathrm{S}_{1}$. The four


Figure 1. Logic Diagrams and Logic Symbols for the Am54S/74S194 and Am54S/74S195 Shift Registers.
modes are parallel load (data comes from the parallel inputs), shift right (data comes from the flip-flop to the left, with the $\mathrm{Q}_{\mathrm{A}}$ bit input from R ), shift left (data comes from the flip-flop to the right, with the $Q_{D}$ input from $L$ ), and hold or do nothing (each flip-flop receives data from its own output). It should be noted that on the Am54S/74S194 register there are no restrictions on the $\mathrm{S}_{0}$ and $\mathrm{S}_{1}$ select inputs when the clock is LOW as there are on the Am54/74194 shift register.
The Am54S/74S195 can either parallel load all four register bits via the parallel inputs ( $A, B, C, D$ ) or shift each of the four register bits right one place. The shifting or parallel loading is under control of the shift/load input (S/L). When the shift/load input is LOW, data is loaded from the parallel data inputs; when the shift/load input is HIGH, data is loaded from the register bits on the left. The first bit, $\mathrm{Q}_{\mathrm{A}}$, is loaded via the $J$ and $\bar{K}$ inputs in the shift mode. The Function Tables for the Am54S/74S194 and Am54S/74S195 registers are shown in Figure 2.

## THE Am25S07 AND Am54S/74S174 SIX-BIT REGISTERS

The logic diagrams and logic symbols representing these 6 -bit registers are shown in Figure 3. Both devices consist of six D-type positive edge triggered flip-flops with a buffered common clock. Each flip-flop has a separate D input and a separate Q output.

The Am54S/74S174 register has an asynchronous active-LOW buffered clear input. When the clear input is LOW, the Q outputs are LOW independent of the clock or D inputs.
The Am25S07 is similar to the Am54S/74S174 except the common clear input is replaced by a common active-LOW
clock enable ( $\bar{E}$ ). When the clock enable input is LOW, the data on the D inputs are stored in the register on the positive going edge of the clock. When the clock enable is HIGH, the register will not change state regardless of the clock or data inputs transitions.

This clock enable (or strobe) is extremely useful in many applications since it removes the necessity of gating the clock line of the register. Thus, the register can be controlled to enter data as required without additional clock propagation delay. There are no restrictions on this clock enable. The only requirement is that the clock enable input and data inputs meet the set-up and hold times with respect to the clock LOW-toHIGH transition. The Function Tables for the Am54S/74S174 and Am 25 S 07 registers are shown in Figure 4.

## THE Am25S08 AND Am54S/74S175 FOUR-BIT REGISTERS

The logic diagrams for these four-bit registers and the logic symbols representing them are shown in Figure 5. Both devices consist of four D-type positive edge triggered flip-flops with a buffered common clock. Each flip-flop has a separate D input and separate Q and $\overline{\mathrm{Q}}$ outputs. Having both outputs available makes these registers particularly useful for general purpose decoding and control applications.
These devices are similar to the Am25S07 and Am54S/74S174 registers in that the Am25S08 has a buffered clock enable input and the Am54S/74S175 has an asynchronous active-LOW buffered clear input. The operation is similar to that described in the previous section and the Function Tables are as shown in Figure 4.

## FUNCTION TABLES

Am54S/74S 194

| INPUTS |  |  |  |  |  |  |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FUNCTION | Clear | Mode | Clock | Serial |  | Parallel |  |  |  | $\mathbf{a}_{\mathbf{A}} \mathbf{a}_{\mathbf{B}} \mathbf{a}_{\mathbf{C}} \mathbf{a}_{\mathbf{D}}$ |  |
|  |  | $\mathrm{S}_{1} \mathrm{~S}_{0}$ |  | Left | Right | A | B | C | D |  |  |
| Clear | L | $x \quad x$ | X | X | X | $X$ | X | X | x | L L | L L |
| No Change | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{array}{ll} \mathrm{x} & \mathrm{x} \\ \mathrm{x} & \mathrm{x} \end{array}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | NC NC NC NC | NC NC NC NC |
| Parallel Load | H | H H | $\uparrow$ | X | X | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | $D_{0} D_{1}$ | $\mathrm{D}_{2} \mathrm{D}_{3}$ |
| Shift Right | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{array}{ll} \mathrm{L} & \mathrm{H} \\ \mathrm{~L} & \mathrm{H} \end{array}$ | $\uparrow$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{array}{ll} L & Q_{A} \\ H & Q_{A} \end{array}$ | $\begin{array}{ll} \mathrm{O}_{\mathrm{B}} & \mathrm{a}_{\mathrm{C}} \\ \mathrm{a}_{\mathrm{B}} & \mathrm{a}_{\mathrm{C}} \end{array}$ |
| Shift <br> Left | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{array}{ll} H & L \\ H & L \end{array}$ | $\uparrow$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{array}{ll} a_{B} & a_{C} \\ a_{B} & a_{C} \end{array}$ | $\begin{aligned} & Q_{D} L \\ & Q_{D} H \end{aligned}$ |
| Hold | H | L L | X | X | X | X | X | X | X | NC NC | NC NC |

$$
\begin{aligned}
& \mathrm{H}=\text { HIGH } \quad \mathrm{X}=\text { Don't Care } \\
& \mathrm{L}=\text { LOW } \quad \mathrm{NC}=\text { No Change } \\
& t=\text { LOW-to-HIGH transition. } \\
& \mathrm{D}_{\mathbf{i}}=\text { May be a HIGH or a LOW and the respective output will assume the }
\end{aligned}
$$ same state.

Am54S/74S195

| INPUTS |  |  |  |  |  |  |  |  | OUTPUTS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clear | Shift/ Load | Clock | Serial |  | Parallel |  |  |  | $\mathbf{O}_{\mathbf{A}}$ | $\mathrm{O}_{\mathrm{B}}$ | $a_{C}$ | $a_{D}$ | $\overline{\mathbf{O}}_{\mathbf{D}}$ |
|  |  |  | J | $\overline{\mathrm{K}}$ | A | B | c | D |  |  |  |  |  |
| L | x | x | $x$ | x | $x$ | $x$ | $x$ | $\times$ | L | L | L | L | H |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | L | x x x | x <br> x | x <br> x <br>  | X x | + | x <br> X <br> X | NC | NC | NC NC | NC | NC |
| H | L | $\uparrow$ | X | X | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | $\overline{\mathrm{D}}_{3}$ |
| H | H | $\dagger$ | L | ${ }^{\mathrm{H}}$ | x | X | X | x | $\mathrm{O}_{\mathrm{A}}$ | $\mathrm{a}_{A}$ | $\mathrm{O}_{\mathrm{B}}$ | $\mathrm{a}^{\text {c }}$ | $\overline{\overline{0}} \mathrm{C}$ |
| H | H | $\dagger$ | L | L | x | X | X | x | L | $\mathrm{a}_{\text {A }}$ |  | ${ }^{\text {a }}$ |  |
| H | H | $\dagger$ | H | H | $\times$ | X | X | $\times$ | ${ }^{\text {H }}$ | $a_{A}$ | $\mathrm{O}_{\mathrm{B}}$ | $a_{c}$ | $\square_{\text {a }}^{\text {a }}$ c |
| H | H | $\dagger$ | H | L | $\times$ | $\times$ | $\times$ | $\times$ | $\overline{\mathrm{O}}_{\text {A }}$ | $a_{A}$ | $\mathrm{O}_{\mathrm{B}}$ | ac | $\overline{\mathrm{O}}_{\mathrm{C}}$ |

$$
\begin{array}{lr}
H=\text { HIGH } & X=\text { Don't Care } \\
L=\text { LOW } & N C=\text { No Change } \\
\uparrow=\text { LOW-to-HIGH transition. }
\end{array}
$$

$D_{i}=$ May be a HIGH or a LOW and the respective output will assume the same state.
Notes: 1. If the $J$ and $\bar{K}$ inputs are tied together, the common line becomes a D-Type input to the first bit in the shift mode.
2. Linear feedback shift counters can be made by connecting the $Q_{D}$ and $\bar{Q}_{D}$ outputs to the $\bar{K}$ and J inputs, respectively.

Figure 2. Function Tables for the Am54S/74S194 and Am54S/74S195 Shift Registers.

## LOGIC DIAGRAMS

Am25S07


Am54S/74S174


LOGIC SYMBOLS


Figure 3. Logic Diagram and Logic Symbols for Am25S07 and Am54S/74S174 Registers.

Am25S07, Am25S08

| Inputs |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathbf{E}}$ | $\mathrm{D}_{\mathbf{i}}$ | CP | $\mathrm{Q}_{\mathbf{i}}$ | $\overline{\mathbf{Q}}_{\mathbf{i}}$ |  |
| $H$ | $\times$ | $\times$ | $N C$ | $N C$ |  |
| $L$ | $\times$ | $H$ | $N C$ | $N C$ |  |
| $L$ | $\times$ | $L$ | $N C$ | $N C$ |  |
| $L$ | $L$ | $\uparrow$ | $L$ | $H$ |  |
| $L$ | $H$ | $\uparrow$ | $H$ | $L$ |  |


| $H=$ HIGH | NC $=$ No Change |
| :--- | ---: |
| $L=$ LOW | $X=$ Don't Care |
| $\uparrow=$ LOW-to-HIGH Transition |  |
| $\overline{\mathrm{Q}}_{\mathrm{i}}$ on Am25S08 Only |  |

Change
$\uparrow=$ LOW-to-HIGH Transition
$\overline{\mathrm{Q}}_{\mathrm{i}}$ on Am25S08 Only

$$
\begin{array}{lr}
H=H I G H & X=\text { Don't Care } \\
L=\text { LOW } & \text { NC }=\text { No Change } \\
\uparrow=\text { LOW-to-HIGH Transition } \\
\text { Note: } \overline{\mathrm{O}}_{\mathrm{i}} \text { on Am54S/74S175 only }
\end{array}
$$

Figure 4. Function Tables for Am25S07, Am25S08, Am54S/74S174 and Am54S/74S175 Registers.

## LOGIC DIAGRAMS

Am25S08


Am54S/74S175


LOGIC SYMBOLS

$V_{C C}=\operatorname{Pin} 16$
GND $=P$ in 8
Figure 5. Logic Diagrams and Logic Symbols for Am25S08 and Am54S/74S175 Registers.


Figure 6. Logic Diagram and Logic Symbol for the Am25S09 Register.

## THE Am25S09 FOUR-BIT REGISTER

This device is a four-bit register that features a quad two input multiplexer at the input of the register. This allows data to be stored in the register from either of two different data inputs. The logic diagram and logic symbol for this device is shown in Figure 6.
The register consists of four D-type positive edge triggered flip-flops with a buffered common clock and a two-input multiplexer connected to the $D$ input of each flip-flop. A buffered common select line, $S$, controls the state of the four multiplexers. When the $S$ select input is LOW, the $A$ input word will be stored in the register. When the $S$ select input is HIGH, the B input word will be stored in the register as shown in the Function Table of Figure 7. This ability to select the register input from either of two data sources is particularly useful in many applications. The data from one of two sources may be programmed or perhaps an operate/manual test capability is performed.

## APPLICATIONS

Applications for these registers are numerous. By having both four-bit and six-bit versions available, many general and special data storage applications are easily handled. Also, the registers with the clock enable input provide a unique
capability for many high-speed synchronous systems. With so many Schottky TTL registers available, the digital designer now has the right register for each data storage application. Applications for the registers previously described are shown on the remaining pages.

| FUNCTION TABLE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { SELECT } \\ \mathrm{S} \end{gathered}$ | $\begin{gathered} \text { CLOCK } \\ \text { CP } \end{gathered}$ | $\begin{gathered} \text { DATA } \\ \mathrm{D}_{\mathrm{i}} \mathrm{~A} \end{gathered}$ | $\begin{gathered} \text { INPUTS } \\ \mathrm{D}_{\mathrm{i} B} \end{gathered}$ | $\begin{gathered} \text { OUTPUT } \\ \mathbf{a}_{\mathrm{i}} \end{gathered}$ |
| L | $\uparrow$ | L | X | L |
| L | $\uparrow$ | H | X | H |
| H | $\uparrow$ | X | L | L |
| H | $\uparrow$ | X | H | H |
| H $=$ HIGH Voltage Level <br> $\mathrm{L}=$ LOW Voltage Level <br> X = Don't Care <br> $\mathrm{i}=0,1,2$, or 3 <br> $\uparrow=$ LOW-to-HIGH Transition |  |  |  |  |

Figure 7. Function Table for the Am25S09 Register.


Six-Bit Shift Register with Clock Enable.


Triple Two-Bit Register with Clock Enable.


Dual Three-Bit Shift Register with Clear.


Two-Word Six-Bit Register with Clock Enable Load on the First Word and a Clear on the Second Word.

One useful but often overlooked application for the Am25S07 and Am54S/74S174 is in a shift register connection with the output of one register stage acting as the input of the next register stage. Shift right (or left) connections for these devices are shown. If the Am25S08 or Am54S/74S175 four-bit registers are connected in a similar fashion, both the true and complement outputs are available. This is especially useful in some decoder applications.

Figure 8. D-Type Registers Connected for Shifting.


The normal shift register connection for long words using the Am54S/74S194 features shift-right, shift-left, parallel load or hold data modes. It can be connected to circulate data in either direction or shift in 0's or 1 's at either end. The Am54S/74S195 is connected in a similar fashion, however, the device can shift data in only one direction. Although the Am54S/74S195 is called a shift-right register, it can be used to shift data left by relabeling the shift and parallel inputs and the Q outputs.

Figure 9. Connecting the Am54S/74S194 Shift Register for Longer Words.


The Am25S09 can be used in a $258 \times 4$ memory system with load/recirculate control, and $1 \times 4$ static test capability for the system. This circuit is especially useful in digital filtering where special algorithms require a static single step operation for testing purposes. MOS interface is one STTL unit load at each end. The required pull-up and pull-down resistors are not shown.

Figure 10. Using the Am25S09 with Dynamic Shift Registers.


The Am25S09 used to store a word from either data bus A or data bus B.

Figure 11. Selective Bus Storage with the Am25S09 Register.


Figure 12. The Am25S09 as a LIFO Memory.

$c$

|  | PIN NORMAL DEFINITIONS |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{1 2}$ | $\mathbf{1 3}$ | $\mathbf{1 4}$ | $\mathbf{1 5}$ |  |
| $\mathbf{2}$ | $\mathbf{2}^{\mathbf{2}}$ | $\mathbf{2}^{\mathbf{1}}$ | $\mathbf{2}^{\mathbf{0}}$ |  |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 2 |
| 0 | 1 | 0 | 1 | 5 |
| 1 | 0 | 1 | 0 | 10 |
| 0 | 1 | 0 | 0 | 4 |
| 1 | 0 | 0 | 1 | 9 |
| 0 | 0 | 1 | 1 | 3 |
| 0 | 1 | 1 | 0 | 6 |
| 1 | 1 | 0 | 1 | 13 |
| 1 | 0 | 1 | 1 | 11 |
| 0 | 1 | 1 | 1 | 7 |
| 1 | 1 | 1 | 0 | 14 |
| 1 | 1 | 0 | 0 | 12 |
| 1 | 0 | 0 | 0 | 8 |
| 0 | 0 | 0 | 0 | 0 |

ALTERNATE DEFINITIONS

| PIN NO. |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{1 2}$ | $\mathbf{1 3}$ | $\mathbf{1 4}$ | $\mathbf{1 5}$ | Decimal |
| $\mathbf{2 0}^{\mathbf{0}}$ | $\mathbf{2}^{\mathbf{1}}$ | $\mathbf{2}^{\mathbf{2}}$ | $\mathbf{2}^{\mathbf{3}}$ |  |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 8 |
| 0 | 0 | 1 | 0 | 4 |
| 0 | 1 | 0 | 1 | 10 |
| 1 | 0 | 1 | 0 | 5 |
| 0 | 1 | 0 | 0 | 2 |
| 1 | 0 | 0 | 1 | 9 |
| 0 | 0 | 1 | 1 | 12 |
| 0 | 1 | 1 | 0 | 6 |
| 1 | 1 | 0 | 1 | 11 |
| 1 | 0 | 1 | 1 | 13 |
| 0 | 1 | 1 | 1 | 14 |
| 1 | 1 | 1 | 0 | 7 |
| 1 | 1 | 0 | 0 | 3 |
| 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 |

A high-speed modulo 15 linear feedback shift register takes advantage of the $J$ and $\bar{K}$ inputs on the Am54S/74S195. The "decimal" sequence is determined by the weight assigned to the output pins and many alternate definitions are possible. Registers of longer length can be built by cascading additional Am54S/74S195's. Binary state 15 (all 1 's) is not self-correcting. The clear or parallel load should be used to initialize the register.

Figure 13. Pseudo-Random Feedback Registers.


The clock enable on the Am25S07 or Am25S08 can be used to perform selective register loading from a common data bus. One-half of an Am54S/74S139 dual one-of-four decoder provides the select signals as controlled by the two-bit select field (A and B). The enable input (G) on the Am54S/74S139 can be used to inhibit loading of any of the four registers.

Figure 14. Selecting Data for One Register.


Often a need occurs to delay one or two signals by a few clock cycles. This example shows the Am25S09 providing two clock delays for two input data paths. In addition, a parallel preset (or clear) is available via the load/shift control for initialization. Also, the data delayed by one clock cycle is available if needed.

Figure 15. Dual Two-Bit Right-Shift Register with Full Parallel Load.


## FUNCTION TABLE

| $\mathrm{O}_{3}$ | $\mathrm{o}_{2}$ | $\mathrm{Q}_{1}$ | $\mathrm{o}_{0}$ | $\mathrm{D}_{0}$ | Mplx. <br> State | Mplx. <br> Input |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | 0 | $\mathrm{Q}_{3}$ |
| 0 | 0 | 0 | 1 | 1 | 1 | 0 |
| 0 | 0 | 1 | 1 | 1 | 3 | $\mathrm{Q}_{3}$ |
| 0 | 1 | 1 | 1 | 0 | 7 | 0 |
| 1 | 1 | 1 | 0 | 1 | 6 | $\overline{\mathrm{O}}_{3}$ |
| 1 | 1 | 0 | 1 | 1 | 5 | 0 |
| 1 | 0 | 1 | 1 | 0 | 3 | $\mathrm{Q}_{3}$ |
| 0 | 1 | 1 | 0 | 0 | 6 | $\overline{\mathrm{Q}}_{3}$ |
| 1 | 1 | 0 | 0 | 0 | 4 | 1 |
| 1 | 0 | 0 | 0 | 0 | 0 | $\mathrm{Q}_{3}$ |
| 0 | 0 | 0 | 0 | 1 | 0 | $\mathrm{Q}_{3}$ |

The Am25S08 is shown combined with an Am54S/74S151 eight-input multiplexer to build a 4 -bit shift counter. This technique provides the ability to design many unique codes. By using the Am54S/74S251 eight-input multiplexer with three state outputs, the same register can be used with interchangeable codes depending on which multiplexer output is enabled. The Am54S/74S195 can also be very useful in this application since both the $\mathrm{Q}_{\mathrm{D}}$ and $\overline{\mathrm{Q}}_{\mathrm{D}}$ outputs are available and the J and $\overline{\mathrm{K}}$ inputs can be tied to the multiplexer output to provide a D-type input. This device offers a direct clear as well as a parallel load for initialization to any counter state. However, the true and complement outputs are not available with the Am54S/74S195.

Figure 16. Shift Register Generates Unique Counting Codes.


FUNCTION TABLE

| $s_{\mathbf{2}}$ | $s_{\mathbf{1}}$ | $s_{\mathbf{0}}$ | $w_{\mathbf{0}}$ | $w_{\mathbf{1}}$ | $w_{\mathbf{2}}$ | $w_{\mathbf{3}}$ | $w_{\mathbf{4}}$ | $w_{5}$ | $w_{6}$ | $w_{7}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $D_{0}$ | $D_{1}$ | $D_{2}$ | $D_{3}$ | $D_{4}$ | $D_{5}$ | $D_{6}$ | $D_{7}$ |
| 0 | 0 | 1 | $D_{7}$ | $D_{0}$ | $D_{1}$ | $D_{2}$ | $D_{3}$ | $D_{4}$ | $D_{5}$ | $D_{6}$ |
| 0 | 1 | 0 | $D_{6}$ | $D_{7}$ | $D_{0}$ | $D_{1}$ | $D_{2}$ | $D_{3}$ | $D_{4}$ | $D_{5}$ |
| 0 | 1 | 1 | $D_{5}$ | $D_{6}$ | $D_{7}$ | $D_{0}$ | $D_{1}$ | $D_{2}$ | $D_{3}$ | $D_{4}$ |
| 1 | 0 | 0 | $D_{4}$ | $D_{5}$ | $D_{6}$ | $D_{7}$ | $D_{0}$ | $D_{1}$ | $D_{2}$ | $D_{3}$ |
| 1 | 0 | 1 | $D_{3}$ | $D_{4}$ | $D_{5}$ | $D_{6}$ | $D_{7}$ | $D_{0}$ | $D_{1}$ | $D_{2}$ |
| 1 | 1 | 0 | $D_{2}$ | $D_{3}$ | $D_{4}$ | $D_{5}$ | $D_{6}$ | $D_{7}$ | $D_{0}$ | $D_{1}$ |
| 1 | 1 | 1 | $D_{1}$ | $D_{2}$ | $D_{3}$ | $D_{4}$ | $D_{5}$ | $D_{6}$ | $D_{7}$ | $D_{0}$ |

Two Am25S09 registers with the two input multiplexer can be used in conjunction with two Am25S10 four-bit shifters to implement an eight-bit full end around shifter (barrel shifter) with storage. The Function Table shows the data rotation for the various three-bit select field states.

Figure 17. Eight-Bit Full End Around Shift with Storage.


FUNCTION TABLE

| State Number | Select |  |  |  |  | Output |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{S}_{4}$ | $\mathrm{S}_{3}$ | $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | W | X | Y | z |
| 0 | 0 | 0 | 0 | 0 | 0 | A | C | B | D |
| 1 | 0 | 0 | 0 | 0 | 1 | D | B | A | C |
| 2 | 0 | 0 | 0 | 1 | 0 | C | A | D | B |
| 3 | 0 | 0 | 0 | 1 | 1 | B | D | C | A |
| 4 | 0 | 0 | 1 | 0 | 0 | D | A | C | B |
| 5 | 0 | 0 | 1 | 0 | 1 | C | D | B | A |
| 6 | 0 | 0 | 1 | 1 | 0 | B | C | A | D |
| 7 | 0 | 0 | 1 | 1 | 1 | A | B | D | C |
| 8 | 0 | 1 | 0 | 0 | 0 | B | D | A | C |
| 9 | 0 | 1 | 0 | 0 | 1 | A | C | D | B |
| 10 | 0 | 1 | 0 | 1 | 0 | D | B | C | A |
| 11 | 0 | 1 | 0 | 1 | 1 | C | A | B | D |
| 12 | 0 | 1 | 1 | 0 | 0 | C | B | D | A |
| 13 | 0 | 1 | 1 | 0 | 1 | B | A | C | D |
| 14 | 0 | 1 | 1 | 1 | 0 | A | D | B | C |
| 15 | 0 | 1 | 1 | 1 | 1 | D | C | A | B |
| 16 | 1 | 0 | 0 | 0 | 0 |  |  |  |  |
| 17 | 1 | 0 | 0 | 0 | 1 |  |  |  |  |
| 18 | 1 | 0 | 0 | 1 | 0 |  |  |  |  |
| 19 | 1 | 0 | 0 | 1 | 1 |  |  |  |  |
| 20 | 1 | 0 | 1 | 0 | 0 | D | A | B | C |
| 21 | 1 | 0 | 1 | 0 | 1 | C | D | A | B |
| 22 | 1 | 0 | , | 1 | 0 | B | C | D | A |
| 23 | 1 | 0 | 1 | 1 | 1 | A | B | C | D |
| 24 | 1 | 1 | 0 | 0 | 0 |  |  |  |  |
| 25 | 1 | 1 | 0 | 0 | 1 |  |  |  |  |
| 26 | 1 | 1 | 0 | 1 | 0 |  |  |  |  |
| 27 | 1 | 1 | 0 | 1 | 1 |  |  |  |  |
| 28 | 1 | 1 | 1 | 0 | 0 | C | B | A | D |
| 29 | 1 | 1 | 1 | 0 | 1 | B | A | D | C |
| 30 | 1 | 1 | 1 | 1 | 0 | A | D | C | B |
| 31 | 1 | 1 | 1 | 1 | 1 | D | C | B | A |

Two Am25S10 four-bit shifters are used in conjunction with an Am25S09 register to perform all possible permutations on four inputs. The number of combinations possible on $n$ items is given as $n!$. Thus, for $n$ equal to 4, 24 combinations are possible. The Function Table shows all 32 combinations of the 5 -bit select code including the 8 redundant states. The four outputs are stored via the Am25S09 register. This connection can be particularly useful in security systems and certain random number generation schemes. The eight redundant states can be placed at other select field locations through proper design.

Figure 18. Perform all Permutations on Four Inputs.


The Am54S/74S174 register is used to hold the running partial product of an 8-bit serial-parallel 2's complement multiplier. The Am25S05 2's complement multiplier provides the combinatorial logic of Booth's algorithm. This connection multiplies a parallel X word by a serial Y word (LSB first) to give a resultant serial product word $P$ (LSB first). If the entire product is to be taken in serial form, the $Y$ input sign bit must be extended for the total number of clock cycles. For example, an 8 -bit X multiplied by an 8 -bit Y requires 16 clock cycles and the Y 's sign must be extended for the last eight clock cycles.

Figure 19. Serial-Parallel Multiplication.


The clock enable feature of the Am25S07 can be used to advantage in a high-speed arithmetic logic accumulator. Clearing is accomplished via one of the 16 select states of the Am54S/74S181.

Figure 20. High - Speed Arithmetic Accumulator.

FUNCTION TABLE


| Divide By | Input <br> $\mathbf{A}$ | Input <br> $\mathbf{B}$ | Output |
| :---: | :---: | :---: | :---: |
| 2 | $\mathrm{O}_{0}$ | H | $\mathrm{Q}_{0}$ |
| 3 | $\mathrm{O}_{0}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ |
| 4 | $\dot{\mathrm{Q}_{1}}$ | H | $\mathrm{Q}_{1}$ |
| 5 | $\mathrm{Q}_{1}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ |
| 6 | $\mathrm{O}_{2}$ | H | $\mathrm{O}_{2}$ |
| 7 | $\mathrm{O}_{2}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ |
| 8 | $\mathrm{Q}_{3}$ | H | $\mathrm{O}_{3}$ |

$\mathrm{H}=\mathrm{HIGH}$


FUNCTION TABLE

| Divide By | $\begin{gathered} \text { Input } \\ A \end{gathered}$ | Input B | Output |
| :---: | :---: | :---: | :---: |
| 9 | $\mathrm{O}_{3}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ |
| 10 | $\mathrm{O}_{4}$ | H | $\mathrm{O}_{4}$ |
| 11 | $\mathrm{O}_{4}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ |
| 12 | $\mathrm{O}_{5}$ | H | $\mathrm{O}_{5}$ |
| 13 | $\mathrm{Q}_{5}$ | $\mathrm{Q}_{6}$ | $\mathrm{Q}_{6}$ |
| 14 | $\mathrm{Q}_{6}$ | H | $\mathrm{O}_{6}$ |
| 15 | $\mathrm{O}_{6}$ | $\mathrm{O}_{7}$ | $\mathrm{Q}_{7}$ |
| 16 | $\mathrm{Q}_{7}$ | H | $\mathrm{O}_{7}$ |

$\mathrm{H}=\mathrm{HIGH}$

The Am54S/74S195 shift register can be used in conjunction with one two input NAND gate to form a divider chain of any length. The output waveform will be approximately a $50 \%$ duty cycle. One shift register can be used to cover the range of $\div 2$ through $\div 8$. Using two shift registers, the range of $\div 9$ through $\div 16$ is covered. If three shift registers are used, the range of $\div 17$ through $\div 24$ is possible; and so forth.

Figure 21. Shift Register Counter of any Length.


Am54S/74S181 in Add Mode.
The Am54S/74S174 can be used as the accumulator register in a high-speed digital integrator. The data input is an 8 -bit two's complement number while the data output is a 16 -bit two's complement number. Provision is made to detect integrator overflow. The DC gain of the integrator for a single input sample is 1
$\overline{256}$. Thus, the transfer function of this integrator is given as

$$
W=\sum_{n=0}^{\infty} \frac{E_{n}}{256}
$$

A typical application for such an integrator is to smooth a video signal. For example, a bipolar analog signal is converted to an eight-bit 2's complement representation, via an A/D converter, passed through the integrator, and then reconverted to an analog signal via a D/A converter.

Figure 22. Digital Integrator.

## Am25S09

Quad Two-Input, High-Speed Register

## Distinctive Characteristics

- Four-bit register accepts data from one of two 4-bit input fields.
- Edge triggered clock action
- High-speed Schottky technology.
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.
- Electrically tested and optically inspected dice for the assemblers of hybrid products.


## FUNCTIONAL DESCRIPTION

The Am25S09 is a dual port high-speed, four-bit register using advanced Schottky technology to reduce the effect of transistor storage time. The register consists of four D flip-flops with a buffered common clock, and a two-input multiplexer at the input of each flip-flop. A common select line, S, controls the four multiplexers. Data on the four inputs selected by the $S$ line is stored in the four flip-flops at the clock LOW-to-HIGH transition. When the S input is LOW, the $\mathrm{D}_{\mathrm{i}} \mathrm{A}$ input data will be stored in the register. When the S input is HIGH, the $\mathrm{D}_{\mathrm{iB}}$ input data will be stored in the register.


$$
V_{C C}=P_{\text {in }} 16
$$

GND $=\operatorname{Pin} 8$

LOGIC DIAGRAM


| ORDERING INFORMATION |  |  | CONNECTION DIAGRAM |
| :---: | :---: | :---: | :---: |
| Package Type | Temperature Range | Order <br> Number | $v_{C C} O_{3} D_{3 A} D_{3 B} D_{2 B} D_{2 A} a_{2} \quad C P$ $\square$ |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25S09PC | $\begin{array}{lllllllll}16 & 15 & 14 & 13 & 12 & 11 & 10 & 9\end{array}$ |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25S09DC | Am25509 |
| Dice | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25S09XC |  |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25S09DM | $\begin{array}{llllllll}1 & 2 & 3 & 4 & 5 & 6 & 7 & 8\end{array}$ |
| Hermetic Flat Pak | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25S09FM | $\square \square \square \square \square \square \square \square ~$ |
| Dice | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25S09XM |  |

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Oütput State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

## ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| $\begin{aligned} & \text { Am25S09 } \times \mathrm{C} \\ & \text { Am25So9 } \end{aligned}$ | $\begin{aligned} \mathrm{T}_{\mathrm{A}}= & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{~T}_{\mathrm{A}}= & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & \text { Description } \end{aligned}$ | $\begin{aligned} & V_{C C}=5.0 V \pm 5 \%\left(C O M^{\prime} L\right) \\ & V_{C C}=5.0 V \pm 10 \%(\text { MIL }) \end{aligned}$ | $\begin{aligned} & \mathrm{MIN} .=4.75 \mathrm{~V} \\ & \mathrm{MIN} .=4.5 \mathrm{~V} \end{aligned}$ <br> 1) |  | $\begin{aligned} & 5.25 \mathrm{~V} \\ & 5.5 \mathrm{~V} \end{aligned}$ | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters |  | Test Conditions (Note 1) |  | Min. | Typ.(Note 2) |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ MIN., $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ | COM'L | 2.7 | 3.4 |  | Volts |
|  |  | $V_{\text {IN }}=V_{\text {IH }}$ or $V_{\text {IL }}$ | MIL | 2.5 | 3.4 |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { MIN., } \mathrm{IOL}=20.0 \mathrm{~mA} \\ & \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IH }} \text { or } \mathrm{V}_{\text {IL }} \end{aligned}$ |  |  | 0.3 | 0.5 | Volts |
| $\mathrm{V}_{1 H}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| $\mathrm{V}_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=$ MIN., $\mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | Volts |
| IIL (Note 3) | Unit Load. Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ |  |  |  | -2.0 | mA |
| $I_{1 H}$ <br> (Note 3) | Unit Load Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  | 50 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| ${ }^{\prime} \mathrm{SC}$ | Output Short Circuit Current (Note 4) | $V_{C C}=$ MAX . |  | -40 |  | -100 | mA |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current | $\mathrm{V}_{\text {CC }}=$ MAX. (Note 5) |  |  | 75 | 120 | mA |

Notes: 1. For conditions shown as MIN. or MAX. use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents $=$ Unit Load Current $\times$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. Measured with Select and Clock inputs at 4.5 V ; all data inputs at 0 V ; all outputs open.

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t \mathrm{t}$ L H | Clock to Q HIGH | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=280 \Omega$ |  | 8 | 12 | ns |
| $t_{\text {PHL }}$ | Clock to Q LOW |  |  | 11.5 | 17 | ns |
| $t_{\text {pw }}$ | Clock Pulse Width |  | 7 |  |  | ns |
| $t_{\text {s }}$ | Data Set-up Time |  | 5.5 |  |  | ns |
| $\mathrm{t}_{\text {s }}$ | Select Input Set-up Time |  | 10 |  |  | ns |
| $t_{h}$ | Data Hold Time |  | 3 |  |  | ns |
| $t_{\text {h }}$ | Select Input Hold Time |  | 3 |  |  | ns |



## APPLICATIONS



Am25S09 used in $258 \times 4$ memory system with load/recirculate control, and $1 \times 4$ static test capability for the system. MOS interface is one load at each end. This circuit is especially useful in digital filtering where special algorithms require a static single step operation for testing purposes.


Am25S09 used to store a word from either data bus $A$ or data bus $B$.


## Am25S10

## Distinctive Characteristics

- Shifts 4-bits of data to $0,1,2$ or 3 places under control of two select lines.
- Three-state outputs for bus organized systems.
- 6.5 ns typical data propagation delay
- Alternate source is 54S/74S350
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.


## FUNCTIONAL DESCRIPTION

The Am25S10 is a combinatorial logic circuit that accepts a four-bit data word and shifts the word 0,1,2 or 3 places. The number of places to be shifted is determined by a twobit select field $\mathrm{S}_{0}$ and $\mathrm{S}_{1}$. An active-LOW enable controls the three-state outputs. This feature allows expansion of shifting over a larger number of places with one delay.
By suitable interconnection, the Am25S10 can be used to shift any number of bits any number of places up or down. Shifting can be logical, with logic zeroes pulled in at either or both ends of the shifting field; arithmetic, where the sign bit is repeated during a shift down; or end around, where the data word forms a continuous loop.

LOGIC SYMBOL


LOGIC DIAGRAM


ORDERING INFORMATION

| Package <br> Type | Temperature <br> Range | Order <br> Number |
| :---: | :---: | :---: |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25S10PC |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25S10DC |
| Dice | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25S10XC |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25S10DM |
| Hermetic Flat Pak | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25S10FM |
| Dice | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25S10XM |

## CONNECTION DIAGRAM

Top View


MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to +V CC max |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)
Am25S10×C $\quad T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ Am25S $10 \times \mathrm{M} \quad \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

## Parameters

| Parameters | Description | Test Conditions ( Note 1) |  | Min. | Typ.(Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N ., \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $X M I_{O H}=-2 \mathrm{~mA}$ | 2.4 | 3.4 |  | Volts |
|  |  |  | $\mathrm{XC} 1^{\mathrm{OH}}=-6.5 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |
| $\mathrm{v}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O L}=20 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  | 0.5 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=$ MIN., $\mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  | $-1.2$ | Volts |
| IIL (Note 3) | Unit Load Input LOW Current | $V_{C C}=M A X ., V_{\text {IN }}=0.5 V$ |  |  |  | -2.0 | mA |
| ${ }_{1}{ }_{1 H}$ <br> (Note 3) | Unit Load Input HIGH Current | $V_{C C}=$ MAX., $V_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  | 50 | $\mu \mathrm{A}$ |
| ${ }^{1} \mathrm{O}$ | Off State (High Impedance) | $V_{C C}=M A X$. | $=2.4 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
|  | Output Current |  | $=0.5 \mathrm{~V}$ |  |  | -50 |  |
| 11 | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| ISC | Output Short Circuit Current (Note 4) | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  | -40 |  | -100 | mA |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ MAX., All outputs open, All inputs = GND |  |  | 60 | 85 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
Notes: 1. For conditions shown as $M 1 N$. or $1.25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents $=$ Unit Load Current $\times$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

Switching Characteristics $\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right)$

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | - Data Input to Output | $V_{C C}=5.0 \mathrm{~V}, C_{L}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=280 \Omega$ |  | 5 | 7.5 | ns |
| ${ }_{\text {tPHL }}$ |  |  |  | 8 | 12 |  |
| ${ }^{\text {tPLH }}$ | Select to Output |  |  | 11 | 17 | ns |
| ${ }_{\text {tPHL }}$ |  |  |  | 13 | 20 |  |
| ${ }^{\text {t }} \mathrm{ZH}$ | Output Control $\overline{\mathrm{OE}}$ to Output |  |  |  | 19.5 | ns |
| ${ }^{\text {t }} \mathrm{ZL}$ |  |  |  |  | 21 |  |
| $\mathrm{t}_{\mathrm{HZ}}$ | Output Control $\overline{\mathrm{OE}}$ to Output | $V_{C C}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=280 \Omega$ |  | 5 | 8 | ns |
| ${ }^{\text {t }}$ L |  |  |  | 10 | 15 |  |

## DEFINITION OF FUNCTIONAL TERMS

$I_{i}$ The seven data inputs of the shifter.
$\overline{\mathbf{O E}}$ Enable. When the enable is HIGH, the four outputs are in the high impedance state. When the enable is LOW, the selected $\mathrm{I}_{\mathrm{i}}$ inputs are present at the outputs.
$\mathbf{S}_{\mathbf{0}}, \mathbf{S}_{\boldsymbol{1}}$ Select inputs. Controls the number of places the inputs are shifted.
$\mathbf{Y}_{\mathbf{i}}$ The four outputs of the shifter.

## LOADING RULES (In Unit Loads)

|  |  | Fan-out |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Input/Output | Pin No.'s | Input <br> Unit Load <br> (Note 1) | Output <br> HIGH | Output |
|  |  | XC |  |  |


| $I_{-3}$ | 1 | 1 | - | - | - |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{-2}$ | 2 | 1.5 | - | - | - |
| $I_{-1}$ | 3 | 1.5 | - | - | - |
| $I_{0}$ | 4 | 1.5 | - | - | - |
| $I_{1}$ | 5 | 1.5 | - | - | - |
| $I_{2}$ | 6 | 1.5 | - | - | - |
| $I_{3}$ | 7 | 1 | - | - | - |
| $\mathbf{G N D}$ | 8 | - | - | - | - |
| $S_{1}$ | 9 | 1 | - | - | - |
| $S_{0}$ | 10 | 1 | - | - | - |
| $Y_{3}$ | 11 | - | 40 | 130 | 10 |
| $\mathbf{Y}_{2}$ | 12 | - | 40 | 130 | 10 |
| $\overline{O E}$ | 13 | 1 | - | - | - |
| $\mathbf{Y}_{1}$ | 14 | - | 40 | 130 | 10 |
| $Y_{0}$ | 15 | - | 40 | 130 | 10 |
| $\mathbf{V}_{\text {CC }}$ | 16 | - | - | - | - |

A Schottky TTL Unit Load is defined as $50 \mu \mathrm{~A}$ measured at 2.7 V HIGH and -2.0 mA measured at 0.5 V LOW.

Note: 1. The fan-in on $I_{-2}, I_{-1}, I_{0}, I_{1}$ and $I_{2}$ will not exceed 1.5 Unit Loads when measured at $V_{I L}=0.5 \mathrm{~V}$. As $\mathrm{V}_{1 L}$ is decreased to 0 V , the input current $I_{I L} M A X$. increases to $-4,-6,-8,-6$ and -4 mA respectively due to the decrease in current sharing with the internal select buffer outputs.

## SCHOTTKY INPUT/OUTPUT

 CURRENT INTERFACE CONDITIONS

Note: Actual current flow direction shown.

PERFORMANCE CURVES SWITCHING CHARACTERISTICS


Select to Output
(Typical)


## LOGIC EQUATIONS

$Y_{0}=\bar{S}_{0} \bar{S}_{1} I_{0}+S_{0} \bar{S}_{1} I_{-1}+\bar{S}_{0} S_{1} I_{-2}+S_{0} S_{1} I_{-3}$
$\mathbf{r}_{1}=\bar{s}_{0} \bar{s}_{1} l_{1}+s_{0} \bar{s}_{1} l_{0}+\bar{s}_{0} S_{1} l_{-1}+S_{0} S_{1} l_{-2}$
$r_{2}=\bar{s}_{0} \bar{s}_{1} I_{2}+S_{0} \bar{s}_{1} l_{1}+\bar{S}_{0} S_{1} l_{0}+S_{0} S_{1} l_{-1}$
$Y_{3}=\bar{s}_{0} \bar{s}_{1} l_{3}+s_{0} \bar{s}_{1} I_{2}+\bar{s}_{0} s_{1} I_{1}+s_{0} s_{1} l_{0}$

Note: For additional information, see page 5-54

## TRUTH TABLE

| $\overline{\mathbf{O E}}$ | $\mathrm{S}_{1}$ |  | $\mathrm{I}_{3}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{1}$ | ${ }^{1}$ | I-1 | I-2 | $\mathrm{I}_{-3}$ | $Y_{3}$ | $\mathrm{Y}_{2}$ | $\mathrm{Y}_{1}$ | $\mathrm{Y}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | X | X | X | X | X | Z | Z | Z | Z |
| L | L | L | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | X | $x$ | X | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| L | L | H | X | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | D-1 | x | X | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | D-1 |
| 1 | H | L | x | X | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | D-1 | D-2 | x | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | D-1 | D-2 |
| L | H | H | X | X | X | $\mathrm{D}_{0}$ | D-1 | D-2 | D-3 | $\mathrm{D}_{0}$ | D-1 | D-2 | D-3 |

$$
\begin{aligned}
& H=H I G H \\
& L=L O W
\end{aligned} \quad X=\text { Don't Care }
$$

## APPLICATIONS



16-Bit Shift-Up 0, 1, 2, or 3 Places


8-Bit End Around Shift 0, 1, 2, 3, 4, 5, 6, 7 Places


# Am25S10 FOUR-BIT SHIFTER 

By John R. Mick

## INTRODUCTION

The Am25S10 is a high-speed MSI combinatorial logic block built using advanced Schottky technology. The device has the ability to shift four bits of data $0,1,2$ or 3 places. The Am25S10 has two select lines that are decoded internally to determine the number of places the data is shifted. The device has seven data inputs $I_{-3}, I_{-2}, I_{-1}, I_{0}, I_{1}, I_{2}$, and $I_{3}$ and 4 three-state data outputs $Y_{0}, Y_{1}, Y_{2}$, and $Y_{3}$ as shown in the logic symbol diagram of Figure 1. The three-state outputs allow several devices to be bus organized for shifts of more than three places with a single level device propagation delay time. The three-state outputs are controlled by a single buffered active-LOW output control $\overline{\mathrm{OE}}$. When the output control is LOW, the data outputs will follow the selected data inputs. When the output control is HIGH, the data outputs offer a high-impedance to the data bus.

## FUNCTIONAL DESCRIPTION

The logic equations describing the output shifting capability of the Am25S10 when the output control is LOW are:
$Y_{0}=\bar{S}_{0} \bar{S}_{1} I_{0}+S_{0} \bar{S}_{1} I_{-1}+\bar{S}_{0} S_{1} I_{-2}+S_{0} S_{1} I_{-3}$
$Y_{1}=\bar{S}_{0} \bar{S}_{1} l_{1}+S_{0} \bar{S}_{1} l_{0}+\bar{S}_{0} S_{1} I_{-1}+S_{0} S_{1} I_{-2}$
$Y_{2}=\bar{S}_{0} \bar{S}_{1} l_{2}+S_{0} \bar{S}_{1} l_{1}+\bar{S}_{0} S_{1} l_{0}+S_{0} S_{1} I_{-1}$
$\mathrm{Y}_{3}=\overline{\mathrm{S}}_{0} \overline{\mathrm{~S}}_{1} \mathrm{l}_{3}+\mathrm{S}_{0} \overline{\mathrm{~S}}_{1} \mathrm{l}_{2}+\overline{\mathrm{S}}_{0} \mathrm{~S}_{1} \mathrm{l}_{1}+\mathrm{S}_{0} \mathrm{~S}_{1} \mathrm{l}_{0}$

From these equations it is seen that each output is operationally equivalent to a four-input multiplexer with the inputs connected such that the select code generates successive
one-bit shifts of the input data word. The logic diagram of Figure 2 shows the internal connection of each multiplexer with respect to the seven data inputs. Because of this internal connection scheme, several devices can be connected to perform shifts of $0,1,2$, or 3 places on words of any length.


Figure 1. Logic Symbol and Connection Diagram.


Figure 2. Logic Diagram of the Am25S10.

The operation of the Am 25 S 10 is pictorially depicted in Figure 3. Here, the four shift positions of the data outputs with respect to the data inputs are shown via the dashed lines for the four possible select codes. Figure 4 shows a similiar operation only the notation now represents a seven-bit input word $A_{0}$ through $A_{6}$. The output code for each of the select field combinations applied to the $S_{0}$ and $S_{1}$ inputs is shown in the accompanying Function Table. In addition, the four outputs $Y_{0}$ through $Y_{3}$ can be forced to the high-impedance state by applying a HIGH to the "output control" input. This allows additional shifters to be cascaded on the same output lines, or the shifter array to be connected to a common data bus.


Figure 3. The Four Shift Positions of the Am25S10.

|  | $\begin{aligned} & s_{0}- \\ & s_{1}- \end{aligned}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FUNCTION TABLE |  |  |  |  |  |
| $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | $\mathrm{Y}_{0}$ | $\mathrm{Y}_{1}$ | $\mathrm{Y}_{2}$ | $\mathrm{Y}_{3}$ |
| 0 | 0 | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{6}$ |
| 0 | 1 | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{5}$ |
| 1 | 0 | $A_{1}$ | $A_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ |
| 1 | 1 | $A_{0}$ | $A_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ |
| Positive Logic |  |  |  |  |  |

Figure 4. The Am25S10 4-Bit Shifter Operation.

## INPUT LOADING

The logic diagram of Figure 2 shows the input connection scheme for the seven data inputs of the Am25S10. Table I shows the number of multiplexer inputs connected to each data input as well as the expected an actual Unit Load weighting on each input.

TABLE I

| Pin <br> $\#$ | Data <br> Input | Number of <br> Multiplexer Inputs <br> Connected | Expected <br> Unit <br> Loads | Actual <br> Unit <br> Loads |
| :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{I}-3$ | 1 | 1 | 1 |
| 2 | $\mathrm{I}_{-2}$ | 2 | 2 | 1.5 |
| 3 | $\mathrm{I}_{-1}$ | 3 | 3 | 1.5 |
| 4 | $\mathrm{I}_{0}$ | 4 | 4 | 1.5 |
| 5 | $\mathrm{I}_{1}$ | 3 | 3 | 1.5 |
| 6 | $\mathrm{I}_{2}$ | 2 | 2 | 1.5 |
| 7 | $\mathrm{I}_{3}$ | 1 | 1 | 1 |

Since the number of gate inputs for $I_{-2}, I_{-1}, I_{0}, I_{1}$ and $I_{2}$ data inputs is $2,3,4,3$, and 2 respectively, this could be expected to be the unit load fan-in for these data inputs. However, $I_{\text {IL }}$ current sharing occurs internally with the select buffer outputs to reduce the external fan-in. Since a Schottky TTL unit load is defined as -2.0 mA measured at 0.5 V LOW, the maximum $I_{I L}$ when measured at $V_{I L}=0.5 \mathrm{~V}$ is -3 mA or 1.5 STTL unit loads. As the measure voltage $V_{I L}$ on these data inputs is decreased to 0 V , the measured input current on $\mathrm{I}_{-2}$, $I_{-1}, I_{0}, I_{1}$, and $I_{2}$ can increase to an $I_{I L}$ maximum of $-4,-6$, $-8,-6$ and -4 mA respectively because of the decrease in current sharing with the internal select buffer outputs.

A plot of the typical input voltage versus input current for the data inputs is shown in Figure 5. This Figure shows the increased input current flow (negative current) as the input voltage is decreased. It also shows the effect of the input clamp diode as forward bias in applied.


Figure 5. Typical Input Current Characteristics.

## LOGIC EQUIVALENTS OF THE Am25S10

The Am25S10 exhibits several symmetrical properties that may be of advantage in some designs. These symmetrical properties involve the labeling of the inputs and outputs and the polarity of the select inputs. By relabeling the inputs in reverse order, labeling the outputs in reverse order, and considering the select inputs in positive logic (active-HIGH) or negative logic (active-LOW), eight logic equivalents for the device are possible. Figure 6 shows the operation of the device for the four combinations of input and output definitions for
the positive logic notation while Figure 7 shows the operation of the device for the four combinations for the negative logic notation. The logic symbol for each set of definitions for the input pins and output pins is shown adjacent to the truth table.
This relabeling of pins can provide the designer with some flexibility in printed circuit board layout. Likewise, the select code can be either positive logic or negative logic and the input data will be passed non-inverted. In some cases, the redefinition allows the designer to visualize shifting up versus shifting down for the same select code.


| SELECT PINS |  | DATA INPUT PINS |  |  |  |  |  |  | DATA OUTPUT PINS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 9 | 10 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 11 | 12 | 14 | 15 |
| $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | $1-3$ | I-2 | I-1 | 10 | $\mathrm{I}_{1}$ | $\mathrm{I}_{2}$ | 13 | $r_{3}$ | $\mathrm{Y}_{2}$ | $Y_{1}$ | $\mathrm{Y}_{0}$ |
| 0 | 0 | $x$ | $x$ | $\times$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| 0 | 1 | $x$ | $x$ | $\mathrm{D}_{-1}$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | x | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | $D_{-1}$ |
| 1 | 0 | x | $\mathrm{D}_{-2}$ | $D_{-1}$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | X | $x$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{-1}$ | D-2 |
| 1 | 1 | $\mathrm{D}_{-3}$ | D-2 | D-1 | $\mathrm{D}_{0}$ | $\times$ | X | X | $\mathrm{D}_{0}$ | $\mathrm{D}_{-1}$ | D-2 | D-3 |
| $S_{1}$ | $\mathrm{S}_{0}$ | t-3 | I-2 | I-1 | $1_{0}$ | $\mathrm{I}_{1}$ | 12 | - ${ }_{3}$ | $Y_{0}$ | $\mathrm{Y}_{1}$ | $\mathrm{Y}_{2}$ | $Y_{3}$ |
| 0 | 0 | X | $x$ | x | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| 0 | 1 | X | X | $D_{-1}$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | X | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | D-1 |
| 1 | 0 | X | $\mathrm{D}_{-2}$ | $\mathrm{D}_{-1}$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | x | x | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{-1}$ | $\mathrm{D}_{-2}$ |
| 1 | 1 | $\mathrm{D}_{-3}$ | D-2 | $\mathrm{D}_{-1}$ | $\mathrm{D}_{0}$ | $\times$ | X | X | $\mathrm{D}_{0}$ | $\mathrm{D}_{-1}$ | D-2 | D-3 |
| $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | ${ }^{1} 3$ | ${ }_{2}$ | 11 | ${ }^{1} 0$ | I-1 | I-2 | I-3 | $Y_{0}$ | $\mathrm{Y}_{1}$ | $\mathrm{Y}_{2}$ | $\mathrm{Y}_{3}$ |
| 0 | 0 | $x$ | $x$ | $\times$ | $\mathrm{D}_{0}$ | D-1 | $\mathrm{D}_{-2}$ | $\mathrm{D}_{-3}$ | $\mathrm{D}_{-3}$ | $\mathrm{D}_{-2}$ | $\mathrm{D}_{-1}$ | $\mathrm{D}_{0}$ |
| 0 | 1 | X | $\times$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{-1}$ | D-2 | x | D-2 | $\mathrm{D}_{-1}$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ |
| 1 | 0 | x | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | $D_{-1}$ | x | $x$ | $\mathrm{D}_{-1}$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ |
| 1 | 1 | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | x | X | $\times$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ |
| $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | $\mathrm{I}_{3}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{1}$ | ${ }^{1} 0$ | I-1 | I-2 | $1-3$ | $Y_{3}$ | $\mathrm{Y}_{2}$ | $\mathrm{Y}_{1}$ | $Y_{0}$ |
| 0 | 0 | X | X | X | $\mathrm{D}_{0}$ | D-1 | D-2 | $D_{-3}$ | D-3 | D-2 | $\mathrm{D}_{-1}$ | $\mathrm{D}_{0}$ |
| 0 | 1 | X | X | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | D-1 | D-2 | X | D-2 | D-1 | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ |
| 1 | 0 | X | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | D-1 | X | X | $\mathrm{D}_{-1}$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ |
| 1 | 1 | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | X | X | X | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ |

Positive Logic (HIGH $=1$, LOW $=0$ ) for the select inputs.

Figure 6. Four Possible Input and Output Combinations for the Positive Logic Definition.


Figure 7. Four Possible Input and Output Combinations for the Negative Logic Definition.

## Am25S10 APPLICATIONS

The four-bit shifter is an ideal MSI element for high-speed shifting and scaling in digital systems. By suitable interconnection of the inputs and outputs, shifts of any number of places up or down can be made with a propagation delay of only one device. Shifting can be logical, with zeroes pulled in at either or both ends of the shifting field; arithmetic, where the sign bit is repeated during a shift down; or end around, where the data word forms a continuous loop. The three-state outputs can be used to increase the number of places shifted and also facilitate rapid data bus access in bus organized systems.

The Connection Diagram and Function Table of Figure 8 show a 16 -bit word shifted up $0,1,2$ or 3 places. In this example, the most significant bits $\left(A_{13}, A_{14}, A_{15}\right)$ are discarded and logic zeroes are shifted in at the least significant end.

Figure 9 shows a Connection Diagram and Function Table for a 12-bit word shifted down $0,1,2$ or 3 places. In this example, zeroes are shifted into the most significant bits and the least significant bits are discarded. Notice that one of the alternate definitions and pin assignments has been used to define the Am25S10.

A complete end-around barrel shift of $0,1,2,3,4,5,6$ or 7 places is shown in Figure 10. In this configuration, the threestate capability of the outputs is used to connect one of two Am25S10's to the data output under the control of the $S_{2}$ and
$\overline{\mathrm{S}}_{2}$ select inputs. This technique can be expanded for longer word lengths by using one-of-four or one-of-eight decoders to control the active-LOW "output control" input.

A 13-bit two's complement scaler is shown in Figure 11. For this connection, the sign bit is pulled in at the most significant end and the least significant bits are truncated. Thus, the 13bit two's complement binary output number is scaled to 1 , $1 / 2,1 / 4$, or $1 / 8$ of its input value.

A two-level 16-bit barrel shifter and its associated Function Table are shown in Figure 12. Only eight Am25S10's are required to perform this function. For clarity, the intermediate level of inputs and outputs have been labeled $\mathrm{B}_{\mathrm{i}}$. The sixteenbit output word can be bus connected and controlled via the $\overline{\mathrm{OE}}$ input.

Figure 13 demonstrates a unique way to convert a fixed point positive number to a floating-point mantisa and exponent. The priority encoder is used to determine the most significant bit position of the input word with a binary " 1 ". The priority encoder output is a binary weighted code representing the number of places the input word is to be shifted up. This code controls the Am25S10 shifting array and shifts the input word such that the $\mathrm{Y}_{7}$-bit of the mantisa is always a binary one (except for $A=0$ ). The exponent is of the form $2^{-n}$ where $n$ is the value of the binary weighted code from the priority encoder. Thus, the output of this functional block is of the form $\mathrm{Y}^{-\mathrm{n}}$.


## FUNCTION TABLE

| $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | $\mathrm{Y}_{0}$ | $\mathrm{Y}_{1}$ | $\mathrm{Y}_{2}$ | $\mathrm{Y}_{3}$ | $\mathrm{Y}_{4}$ | $\mathrm{Y}_{5}$ | $\mathrm{Y}_{6}$ | $\mathrm{Y}_{7}$ | $\mathrm{Y}_{8}$ | $\mathrm{Y}_{9}$ | $Y_{10}$ | $\mathrm{Y}_{11}$ | $\mathrm{Y}_{12}$ | $\mathrm{Y}_{13}$ | $\mathrm{Y}_{14}$ | $\mathrm{Y}_{15}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | A | $\mathrm{A}_{5}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{7}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{9}$ | $\mathrm{A}_{10}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{12}$ | $A_{13}$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{15}$ |
| 0 | 1 | 0 | $A_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{7}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{9}$ | $\mathrm{A}_{10}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{12}$ | $\mathrm{A}_{13}$ | $\mathrm{A}_{14}$ |
| 1 | 0 | 0 | 0 | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{7}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{9}$ | $\mathrm{A}_{10}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{12}$ | $\mathrm{A}_{13}$ |
| 1 | 1 | 0 | 0 | 0 | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $A_{5}$ | $A_{6}$ | $\mathrm{A}_{7}$ | $A_{8}$ | $\mathrm{A}_{9}$ | $\mathrm{A}_{10}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{12}$ |

[^36]Figure 8. 16-Bit Shift-Up 0, 1, 2 or 3 Places.

function table

| $\mathbf{s}_{\mathbf{1}}$ | $\mathbf{s}_{\mathbf{0}}$ | $\mathrm{Y}_{\mathbf{0}}$ | $\mathrm{Y}_{\mathbf{1}}$ | $\mathrm{Y}_{\mathbf{2}}$ | $\mathrm{Y}_{\mathbf{3}}$ | $\mathrm{Y}_{\mathbf{4}}$ | $\mathrm{Y}_{\mathbf{5}}$ | $\mathrm{Y}_{\mathbf{6}}$ | $\mathrm{Y}_{\mathbf{7}}$ | $\mathrm{Y}_{\mathbf{8}}$ | $\mathrm{Y}_{\mathbf{9}}$ | $\mathrm{Y}_{\mathbf{1 0}}$ | $\mathrm{Y}_{\mathbf{1 1}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | 0 | $\mathrm{~A}_{0}$ | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{2}$ | $\mathrm{~A}_{3}$ | $\mathrm{~A}_{4}$ | $\mathrm{~A}_{5}$ | $\mathrm{~A}_{6}$ | $\mathrm{~A}_{7}$ | $\mathrm{~A}_{8}$ | $\mathrm{~A}_{9}$ | $\mathrm{~A}_{10}$ | $\mathrm{~A}_{11}$ |
| 0 | 1 | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{2}$ | $\mathrm{~A}_{3}$ | $\mathrm{~A}_{4}$ | $\mathrm{~A}_{5}$ | $\mathrm{~A}_{6}$ | $\mathrm{~A}_{7}$ | $\mathrm{~A}_{8}$ | $\mathrm{~A}_{9}$ | $\mathrm{~A}_{10}$ | $\mathrm{~A}_{11}$ | 0 |
| 1 | 0 | $\mathrm{~A}_{2}$ | $\mathrm{~A}_{3}$ | $\mathrm{~A}_{4}$ | $\mathrm{~A}_{5}$ | $\mathrm{~A}_{6}$ | $\mathrm{~A}_{7}$ | $\mathrm{~A}_{8}$ | $\mathrm{~A}_{9}$ | $\mathrm{~A}_{10}$ | $\mathrm{~A}_{11}$ | 0 | 0 |
| 1 | 1 | $\mathrm{~A}_{3}$ | $\mathrm{~A}_{4}$ | $\mathrm{~A}_{5}$ | $\mathrm{~A}_{6}$ | $\mathrm{~A}_{7}$ | $\mathrm{~A}_{8}$ | $\mathrm{~A}_{9}$ | $\mathrm{~A}_{10}$ | $\mathrm{~A}_{11}$ | 0 | 0 | 0 |

Positive Logic (Alternate Definitions)

Figure 9. 12-Bit Shift-Down 0, 1, 2 or 3 Places.


FUNCTION TABLE

| $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | $\mathrm{Y}_{0}$ | $\mathrm{Y}_{1}$ | $\mathrm{Y}_{2}$ | $\mathrm{Y}_{3}$ | $\mathrm{Y}_{4}$ | $Y_{5}$ | $\mathrm{Y}_{6}$ | $Y_{7}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $\mathrm{A}_{0}$ | $A_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{6}$ | $A_{7}$ |
| 0 | 0 | 1 | $\mathrm{A}_{7}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{5}$ | $A_{6}$ |
| 0 | 1 | 0 | $\mathrm{A}_{6}$ | $A_{7}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $A_{5}$ |
| 0 | 1 | 1 | $A_{5}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{7}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $A_{3}$ | $\mathrm{A}_{4}$ |
| 1 | 0 | 0 | $\mathrm{A}_{4}$ | $A_{5}$ | $A_{6}$ | $A_{7}$ | $\mathrm{A}_{0}$ | $A_{1}$ | $A_{2}$ | $A_{3}$ |
| 1 | 0 | 1 | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $A_{5}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{7}$ | $\mathrm{A}_{0}$ | $A_{1}$ | $\mathrm{A}_{2}$ |
| 1 | 1 | 0 | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{5}$ | $A_{6}$ | $\mathrm{A}_{7}$ | $A_{0}$ | $\mathrm{A}_{1}$ |
| 1 | 1 | 1 | $A_{1}$ | $A_{2}$ | $A_{3}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{7}$ | $A_{0}$ |

Positive Logic
Figure 10. Eight-Bit End Around Shift 0, 1, 2, 3, 4, 5, 6 or 7 Places.


Positive Logic

Figure 11. 13-Bit 2's Complement Scaler.


FUNCTION TABLE


| EXPONENT |  |  | MANTISSA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | $\mathrm{Y}_{0}$ | $\mathrm{Y}_{1}$ | $\mathrm{Y}_{2}$ | $\mathrm{Y}_{3}$ | $\mathrm{Y}_{4}$ | $\mathrm{Y}_{5}$ | $\mathrm{Y}_{6}$ | $\mathrm{Y}_{7}$ |
| 0 | 0 | 0 | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{7}$ |
| 0 | 0 | 1 | 0 | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $A_{5}$ | $A_{6}$ |
| 0 | 1 | 0 | 0 | 0 | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{5}$ |
| 0 | 1 | 1 | 0 | 0 | 0 | $A_{0}$ | $A_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | $A_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | $\mathrm{A}_{0}$ | $A_{1}$ | $\mathrm{A}_{2}$ |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\mathrm{A}_{0}$ |

Positive Logic
Figure 13. Binary Scaling to Give Mantissa and Exponent.


FUNCTION TABLE

| $\mathrm{S}_{3}$ | $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | $\mathrm{Y}_{0}$ | $\mathrm{Y}_{1}$ | $\mathrm{Y}_{2}$ | $\mathrm{Y}_{3}$ | $\mathrm{Y}_{4}$ | $\mathrm{Y}_{5}$ | $\mathrm{Y}_{6}$ | $\mathrm{Y}_{7}$ | $\mathrm{Y}_{8}$ | $\mathrm{Y}_{9}$ | $\mathrm{Y}_{10}$ | $\mathrm{Y}_{11}$ | $\mathrm{Y}_{12}$ | $\mathrm{Y}_{13}$ | $\mathrm{Y}_{14}$ | $\mathrm{Y}_{15}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{7}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{9}$ | $\mathrm{A}_{10}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{12}$ | $\mathrm{A}_{13}$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{15}$ |
| 0 | 0 | 0 | 1 | $\mathrm{A}_{15}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{5}$ | $A_{6}$ | $\mathrm{A}_{7}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{9}$ | $\mathrm{A}_{10}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{12}$ | $\mathrm{A}_{13}$ | $\mathrm{A}_{14}$ |
| 0 | 0 | 1 | 0 | $\mathrm{A}_{14}$ | $\mathrm{A}_{15}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $A_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{5}$ | $A_{6}$ | $\mathrm{A}_{7}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{9}$ | $\mathrm{A}_{10}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{12}$ | $\mathrm{A}_{13}$ |
| 0 | 0 | 1 | 1 | $\mathrm{A}_{13}$ | $\mathrm{A}_{14}$ | $A_{15}$ | $\mathrm{A}_{0}$ | $A_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{7}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{9}$ | $A_{10}$ | $\mathrm{A}_{11}$ | $A_{12}$ |
| 0 | 1 | 0 | 0 | $\mathrm{A}_{12}$ | $A_{13}$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{15}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{5}$ | $A_{6}$ | $\mathrm{A}_{7}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{9}$ | $\mathrm{A}_{10}$ | $\mathrm{A}_{11}$ |
| 0 | 1 | 0 | 1 | $\mathrm{A}_{11}$ | $A_{12}$ | ${ }^{\text {A }} 13$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{15}$ | $A_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $A_{5}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{7}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{9}$ | $\mathrm{A}_{10}$ |
| 0 | 1 | 1 | 0 | A10 | $\mathrm{A}_{11}$ | $\mathrm{A}_{12}$ | $\mathrm{A}_{13}$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{15}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{7}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{9}$ |
| 0 | 1 | 1 | 1 | $\mathrm{A}_{9}$ | $\mathrm{A}_{10}$ | $A_{11}$ | $\mathrm{A}_{12}$ | $\mathrm{A}_{13}$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{15}$ | $A_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{5}$ | $A_{6}$ | $\mathrm{A}_{7}$ | $\mathrm{A}_{8}$ |
| 1 | 0 | 0 | 0 | $\mathrm{A}_{8}$ | $\mathrm{A}_{9}$ | $\mathrm{A}_{10}$ | $A_{11}$ | $\mathrm{A}_{12}$ | $\mathrm{A}_{13}$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{15}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $A_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{7}$ |
| 1 | 0 | 0 | 1 | $\mathrm{A}_{7}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{9}$ | $A_{10}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{12}$ | $A_{13}$ | $\mathrm{A}_{14}$ | $A_{15}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{6}$ |
| 1 | 0 | 1 | 0 | $\mathrm{A}_{6}$ | $\mathrm{A}_{7}$ | $A_{8}$ | $\mathrm{A}_{9}$ | $\mathrm{A}_{10}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{12}$ | $\mathrm{A}_{13}$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{15}$ | $A_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{5}$ |
| 1 | 0 | 1 | 1 | $\mathrm{A}_{5}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{7}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{9}$ | $\mathrm{A}_{10}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{12}$ | $\mathrm{A}_{13}$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{15}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ |
| 1 | 1 | 0 | 0 | $\mathrm{A}_{4}$ | $A_{5}$ | $A_{6}$ | $\mathrm{A}_{7}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{9}$ | $\mathrm{A}_{10}$ | $A_{11}$ | $\mathrm{A}_{12}$ | $\mathrm{A}_{13}$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{15}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ |
| 1 | 1 | 0 | 1 | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $A_{5}$ | $A_{6}$ | $\mathrm{A}_{7}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{9}$ | $\mathrm{A}_{10}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{12}$ | $\mathrm{A}_{13}$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{15}$ | $A_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ |
| 1 | 1 | 1 | 0 | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $A_{5}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{7}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{9}$ | $\mathrm{A}_{10}$ | $\mathrm{A}_{11}$ | $A_{12}$ | $\mathrm{A}_{13}$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{15}$ | $A_{0}$ | $\mathrm{A}_{1}$ |
| 1 | 1 | 1 | 1 | $\mathrm{A}_{1}$ | $A_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{5}$ | $A_{6}$ | $\mathrm{A}_{7}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{9}$ | A 10 | $\mathrm{A}_{11}$ | $\mathrm{A}_{12}$ | $\mathrm{A}_{13}$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{15}$ | $\mathrm{A}_{0}$ |

Positive Logic

Figure 12. Full 16-Bit Barrel Shifter.

## FIXED MULTIPLIERS

Digital systems requiring multiplication by a constant interger or constant fraction can make effective use of the Am25S10 if the constant must be varied over several values. By using four-bit shifters and high-speed adders, very high-speed "constant coefficient" or fixed multipliers can be built. The technique is shown diagrammatically in Figure 14. Here, the input word $C$ is wired to the adder $A$ inputs such that a shift of $\frac{1}{2} \mathrm{C}$ is "built-in". The Am25S10 shifter is wired to the B inputs of the adder such that its four select states represent prescaling of $\frac{1}{4} \mathrm{C}, \frac{1}{8} \mathrm{C}, \frac{1}{16} \mathrm{C}$, and $\frac{1}{32} \mathrm{C}$ of the C input word. If the OE input is used to disable the outputs (high impedance), the adder B inputs will assume the logical one state (HIGH). By adding a "one" at the adder carry input least significant end, the contribution of the $B$ inputs to the sum output is zero and the adder $A$ input will be passed to the output. Thus, the $\overline{\mathrm{OE}}$ input can be used to generate a zero $C$ value from the shifter.

Figure 15 shows the actual connection diagram for a 12-bit two's complement fixed multiplier using the scheme of Figure 14. The $Y$ output weighting is the same as shown in the

Function Table of Figure 14. The $\overline{\mathrm{OE}}$ input is tied directly to the adder least significant $\mathrm{C}_{\mathrm{n}}$ input to complete the shifter "zero" output function.

Figure 16 shows two shifter arrays used in conjunction with one adder. For the shifter A and shifter B select codes shown, twenty multiplication constants are realized with seventeen constants being unique. Other combinations could be used to realize different outputs. The combinations possible can be extended greatly by using multiple adders and multiple shifting arrays. For the example of Figure 16 , the zero shifter output (high-impedance state) is used with only one shifter since only one $\mathrm{C}_{\mathrm{n}}$ input is available.

This technique for fixed constant multipliers can be applied to two's complement, one's complement, sign-magnitude, or magnitude only arithmetic. In so doing, the sign must be handled appropriately and the adder output word size and number range must be considered. For the one's complement case, the all ones representation for zero must be handled separately.


## FUNCTION TABLE

|  |  |  | 4-BIT SHIFTER |  | A INPUT | OUTPUT <br> $\overline{\mathrm{OE}}$ <br>  <br> $\mathrm{S}_{\mathbf{1}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{S}_{\mathbf{0}}$ | \#SHIFTS | OF ADDER | OUTPUT |  |  |  |
| 0 | 0 | 0 | Two | $\frac{1}{4} \mathrm{C}$ | $\frac{1}{2} \mathrm{C}$ | $\frac{3}{4} \mathrm{C}$ |
| 0 | 0 | 1 | Three | $\frac{1}{8} \mathrm{C}$ | $\frac{1}{2} \mathrm{C}$ | $\frac{5}{8} \mathrm{C}$ |
| 0 | 1 | 0 | Four | $\frac{1}{16} \mathrm{C}$ | $\frac{1}{2} \mathrm{C}$ | $\frac{9}{16} \mathrm{C}$ |
| 0 | 1 | 1 | Five | $\frac{1}{32} \mathrm{C}$ | $\frac{1}{2} \mathrm{C}$ | $\frac{17}{32} \mathrm{C}$ |
| 1 | X | X | Hi-Z | 0 C | $\frac{1}{2} \mathrm{C}$ | $\frac{1}{2} \mathrm{C}$ |

Positive Logic

Figure 14. Parallel "Constant Coefficient" Multiplier Block Diagram and Function Table.


Figure 15. 12-Bit 2's Complement "Constant Coefficient" Multiplier.


SHIFTER $A=C, \frac{C}{2}, \frac{C}{4}, \frac{C}{8}$
SHIFTER $B=\frac{C}{4}, \frac{C}{8}, \frac{C}{16}, \frac{C}{32}, 0$
FIXED MULTIPLIER OUTPUT W

| SHIFTER $B$ | $\frac{C}{4}$ | $\frac{C}{8}$ | $\frac{C}{16}$ | $\frac{C}{32}$ | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SHIFTER A | $\frac{5}{4} \mathrm{C}$ | $\frac{9}{8} \mathrm{C}$ | $\frac{17}{16} \mathrm{C}$ | $\frac{33}{32} \mathrm{C}$ | C |
| C | $\frac{3}{4} \mathrm{C}$ | $\frac{5}{8} \mathrm{C}$ | $\frac{9}{16} \mathrm{C}$ | $\frac{17}{32} \mathrm{C}$ | $\frac{1}{2} \mathrm{C}$ |
| $\frac{\mathrm{C}}{2}$ | $\frac{1}{2} \mathrm{C}$ | $\frac{3}{8} \mathrm{C}$ | $\frac{5}{16} \mathrm{C}$ | $\frac{9}{32} \mathrm{C}$ | $\frac{1}{4} \mathrm{C}$ |
| $\frac{\mathrm{C}}{4}$ | $\frac{3}{8} \mathrm{C}$ | $\frac{1}{4} \mathrm{C}$ | $\frac{3}{16} \mathrm{C}$ | $\frac{5}{32} \mathrm{C}$ | $\frac{1}{8} \mathrm{C}$ |
| $\frac{\mathrm{C}}{8}$ |  |  |  |  |  |

Figure 16. Two Shifter Arrays and One Adder Array in a Fixed Multiplier Connection.

## CONCLUSION

The Am25S10 four-bit shifter is a new unique combinatorial logic element offering the system designer new shifting and scaling capability not previously available in a single package.

The three-state output design of the Am25S10 provides increased flexibility in its use and the advanced Schottky construction offers minimum propagation delay. The device can be used to shift any number of bits any number of places; up, down or end-around.

## Am25S18

## Distinctive Characteristics

- Advanced Schottky technology
- Four D-type flip-flops
- Four standard totem-pole outputs
- Four three-state outputs
- 75 MHz clock frequency
- 100\% reliability assurance testing in compliance with MIL-STD-883


## FUNCTIONAL DESCRIPTION

The Am25S18 consists of four D-type flip-flops with a buffered common clock. Information meeting the set-up and hold requirements on the D inputs is transferred to the Q outputs on the LOW-to-HIGH transition of the clock.
The same data as on the Q outputs is enabled at the threestate Y outputs when the "output control" ( $\overline{\mathrm{OE} \text { ) input is LOW. }}$ When the $\overline{\mathrm{OE}}$ input is HIGH , the Y outputs are in the highimpedance state.
The Am25S18 is a 4-bit, high speed Schottky register intended for use in real-time signal processing systems where the standard outputs are used in a recursive algorithm and the three state outputs provide access to a data bus to dump the results after a number of iterations.
The device can also be used as an address register or status register in computers or computer peripherals.
Likewise, the Am25S18 is also useful in certain display applications where the standard outputs can be decoded to drive LED's (or equivalent) and the three-state outputs are bus organized for occasional interrogation of the data as displayed.

ORDERING INFORMATION

| Package <br> Type | Temperature <br> Range | Order <br> Number |
| :---: | :---: | :---: |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25S18PC |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25S18DC |
| Dice | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25S18XC |
| Hermetic DIP <br> Hermetic Flat Pak <br> Dice | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25S18DM |
|  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25S18FM |
|  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25S18XM |



| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ max |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

## ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)



Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents = Unit Load Current x Input Load Factor (see Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test shoud not exceed one second.
5. $\mathrm{I}^{\mathrm{CC}}$ is measured with all inputs at 4.5 V and all outputs open.
6. Measured on $Q$ outputs with $Y$ outputs open. Measured on $Y$ outputs with $Q$ outputs open.

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=280 \Omega$ )

| Parameters | Description |  | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Clock to Q Output |  | $C_{L}=15 \mathrm{pF}$ |  | 6.0 | 9.0 | ns |
| tPHL |  |  |  | 8.5 | 13 |  |
| ${ }^{\text {t }}$ pw | Clock Pulse Width | HIGH |  | 7.0 |  |  | ns |
|  |  | LOW |  | 9.0 |  |  |  |
| $t_{\text {s }}$ | Data |  |  | 5.0 |  |  | ns |
| $t_{h}$ | Data |  |  | 3.0 |  |  | ns |
| tPLH | Clock to Y Output ( $\overline{\mathrm{OE}}$ LOW) |  |  |  | 6.0 | 9.0 | ns |
| ${ }_{\text {tPHL }}$ |  |  |  | 8.5 | 13 |  |
| ${ }^{\text {t }} \mathrm{ZH}$ | Output Control to Output |  |  | $C_{L}=15 p F$ |  | 12.5 | 19 | ns |
| t ZL |  |  |  |  | 12 | 18 |  |  |
| ${ }_{\mathbf{t}}^{\mathrm{HZ}}$ |  |  | $C_{L}=5.0 \mathrm{pF}$ |  | 4.0 | 6.0 |  |  |
| $t_{\text {L }}$ |  |  |  | 7.0 | 10.5 |  |  |
| $f_{\text {max }}$ | Maximum Clock Frequency |  |  | $C_{L}=15 \mathrm{pF}$ | 75 | 100 |  | MHz |


| TRUTH TABLE |  |  |  |  |  | LOADING RULES (In Unit Loads) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUTS |  |  | OUTPUTS |  | NOTES | Input/Output | Pin No.'s | Input Unit Load | Fan-out |  |
| $\overline{O E}$ | $\underset{\text { CP }}{\text { CLOCK }}$ | D | 0 | $\boldsymbol{V}$ |  |  |  |  | Output HIGH | Output LOW |
| H | L | X | NC | Z | - | $\mathrm{D}_{0}$ | 1 | 1 | - | - |
| H | H | $\times$ | NC | Z | - | $\mathrm{a}_{0}$ | 2 | - | 20 | 10* |
| H H | $\uparrow$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | L | $\begin{aligned} & Z \\ & Z \end{aligned}$ | - | $\mathbf{Y}_{0}$ | 3 | - | 40/130 | 10* |
| L | $\uparrow$ | L | L | L | - | $\mathrm{D}_{1}$ | 4 | 1 | - | - |
| $L$ | $\uparrow$ | H | H L | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ | $\overline{1}$ | $\mathrm{Q}_{1}$ | 5 | - | 20 | 10* |
| L | - | - | H | H | 1 | $\mathrm{Y}_{1}$ | 6 | - | 40/130 | 10* |
| $\mathrm{L}=$ LOW $\quad \mathrm{NC}=$ = No chan |  |  |  |  |  | $\overline{O E}$ | 7 | 1 | - | - |
| $H=$ HIGH $\uparrow=$ LOW to HIGH transition <br> $X=$ Don't care $Z=$ High impedance |  |  |  |  |  | GND | 8 | - | - | - |
|  |  |  |  |  |  | CP | 9 | 1 | - | - |
| Note: 1. When $\overline{O E}$ is LOW, the $Y$ output will be in the same logic state as the Q output. |  |  |  |  |  | $\mathrm{Y}_{2}$ | 10 | - | 40/130 | 10* |
|  |  |  |  |  |  | $\mathrm{O}_{2}$ | 11 | - | 20 | 10* |
|  |  |  |  |  |  | $\mathrm{D}_{2}$ | 12 | 1 | - | - |
|  |  |  |  |  |  | $\mathrm{Y}_{3}$ | 13 | - | 40/130 | 10* |
| DEFINITION OF FUNCTIONAL TERMS |  |  |  |  |  | $\mathrm{O}_{3}$ | 14 | - | 20 | 10* |
| $\mathbf{D}_{\mathbf{i}}$ The four data inputs to the register. |  |  |  |  |  | $\mathrm{D}_{3}$ | 15 | 1 | - | - |
| $\mathbf{Q}_{\mathbf{i}}$ The four data outputs of the register with standard |  |  |  |  |  | $\mathrm{V}_{\mathrm{CC}}$ | 16 | - | - | - |
| totem-pole active pull-up outputs. Data is passed noninverted. |  |  |  |  |  | A Schottky TTL Unit Load is defined as $50 \mu \mathrm{~A}$ measured at 2.7 V HIGH and -2.0 mA measured at 0.5 V LOW. |  |  |  |  |
| $\mathbf{Y}_{\mathbf{i}}$ The four three-state data outputs of the register. When the three-state outputs are enabled, data is passed noninverted. A HIGH on the "output control" input forces the $Y_{i}$ outputs to the high-impedance state. <br> CP Clock. The buffered common clock for the register. Enters data on the LOW-to-HIGH transition. <br> $\overline{\mathrm{OE}}$ Output Control. When the $\overline{\mathrm{OE}}$ input is HIGH, the Yi outputs are in the high-impedance state. When the $\overline{\overline{O E}}$ input is LOW, the TRUE register data is present at the $Y_{i}$ outputs. |  |  |  |  |  | *Fan-out on each $Q_{i}$ and $Y_{i}$ output pair should not exceed 15 unit loads ( 30 mA ) for $i=0,1,2,3$. |  |  |  |  |

## SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.


THE Am25S18 USED AS DISPLAY REGISTER WITH BUS INTERROGATE CAPABILITY.


THE Am25S18 AS A VARIABLE LENGTH (1, 2, 3 or 4 WORD) SHIFT REGISTER.


## Am26S02

## Distinctive Characteristics

- Advanced Schottky technology with PNP inputs
- Retriggerable $0 \%$ to $100 \%$ duty cycle
- 28 ns to $\infty$ output pulse width range
- $100 \mathrm{k} \Omega$ maximum timing resistor value
- Am26S02XM typical pulse width change of only $1.0 \%$ over $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ with $\mathrm{R}_{\mathrm{X}}=100 \mathrm{k} \Omega$.
- Am26S02XC typical pulse width change of only $0.4 \%$ over $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ with $\mathrm{R}_{\mathrm{X}}=100 \mathrm{k} \Omega$


## FUNCTIONAL DESCRIPTION

The Am26S02 is a dual DC level sensitive, retriggerable, resettable monostable multivibrator built using advanced Schottky technology. The output pulse duration and accuracy depend on the external timing components of each multivibrator. The Am26S02 features PNP inputs to reduce the input loading.
Provision is made on each multivibrator circuit for triggering the PNP inputs on either the rising or falling edge of an input signal by including an inverting and non-inverting trigger input. These PNP inputs are DC coupled making triggering independent of the input rise or fall time. Each time the monostable trigger input is activated from the OR
trigger gate, full pulse length triggering occurs independent of the present state of the monostable.

The direct clear PNP input allows a timing cycle to be terminated at any time during the cycle. A LOW on the clear input forces the Q output LOW regardless of the $T_{0}$ or $I_{1}$ inputs.

The Am26S02XM has a typical pulse width change of only $1.0 \%$ over the full military $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range and the Am26S02XC has a typical pulse width change of only $0.4 \%$ over the commercial $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range with a $R_{X}=100 \mathrm{k} \Omega$.


MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$. |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| Am26S02×C <br> Am26S02XM | $\begin{aligned} & \mathrm{T}_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & \mathrm{~T}_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{array}{ll} V_{C C}=5.0 \mathrm{~V} \pm 5 \%(C O M ' L) & \text { MIN. }=4.75 \mathrm{~V} \\ V_{C C}=5.0 \mathrm{~V} \pm 10 \%(\mathrm{MIL}) & \text { MIN. }=4.5 \mathrm{~V} \end{array}$ |  | $\begin{aligned} & =5.25 \mathrm{~V} \\ & =5.5 \mathrm{~V} \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description | Test Conditions (Note 1) | Min. | Typ.(Note 2) | Max. |  |
| VOH | Output HIGH Voltage | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA} \\ & V_{\mathrm{IN}}=V_{I H} \text { or } V_{\mathrm{IL}} \end{aligned}$ | 2.5 | 2.8 |  | Volts |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 0.38 | 0.5 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  | 0.8 | Volts |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{C C}=$ MIN., $\mathrm{I}^{\prime}=-18 \mathrm{~mA}$ |  | -0.8 | $-1.2$ | Volts |
| IIL (Note 3) | Input LOW Current | $V_{C C}=M A X ., V_{\text {IN }}=0.5 \mathrm{~V}$ |  | -0.15 | -0.4 | mA |
| $1_{1 H}$ <br> (Note 3) | Input HIGH Current | $V_{C C}=M A X ., V_{\text {IN }}=2.7 \mathrm{~V}$ |  | 0.1 | 20 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $V_{\text {CC }}=$ MAX., $V_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| ISC | Output Short Circuit Current (Note 4) | $\begin{aligned} & V_{C C}=M A X ., V_{O U T}=1.0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C} \text { Only } \end{aligned}$ | -8 | -15 | -35 | mA |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{I}_{1 \mathrm{X}}=0.33 \mathrm{~mA}($ Notes 5.86$)$ |  | 48 | 69 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents $=$ Unit Load $\times$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. ${ }^{C} C C$ is measured with pin 5 and 11 grounded and $I^{\prime} \times$ applied to pins 2 and 14.
6. $I_{1 x}$ is the current into the $R_{x} C_{x}$ node to simulate $R_{x}$.

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )


## DEFINITION OF FUNCTIONAL TERMS:

$\overline{\mathbf{C}}_{\mathbf{D}}$ Asynchronous direct CLEAR. A LOW on the clear input resets the monostable regardless of the other inputs.
$T_{0}$ Active-LOW input. With $I_{1}$ LOW, a HIGH-to-LOW transition will trigger the monostable.
If Active-HIGH input. With $T_{0}$ HIGH, a LOW-to-HIGH transition will trigger the monostable.

Q The TRUE monostable output.
$\overline{\mathbf{Q}} \quad$ The Complement monostable output.

FUNCTION TABLE

| INPUTS |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathbf{C}}_{\mathbf{D}}$ | $\mathbf{I}_{\mathbf{1}}$ | $\overline{\mathbf{T}}_{\mathbf{0}}$ | $\mathbf{Q}$ | $\overline{\mathbf{Q}}$ |
| L | X | X | L | H |
| H | H | X | L | H |
| H | L | $\downarrow$ | $\Omega$ | L |
| H | X | L | L | H |
| H | $\uparrow$ | H | $\Omega$ | I |

$\mathrm{H}=\mathrm{HIGH}$
L $=$ LOW
$\uparrow=$ LOW-to-HIGH Transition
$\downarrow=$ HIGH-to-LOW Transition
$\Omega=$ LOW-HIGH-LOW Pulse
T = HIGH-LOW-HIGH Pulse
$X=$ Don't Care

## LOADING RULES (In Unit Loads)

Fan-out

| Input/Output | Pin No.'s | Input Unit Load | Output HIGH | Output LOW |
| :---: | :---: | :---: | :---: | :---: |
| $c_{X}$ | Mono 11 | - | - | - |
| $\mathrm{R}_{\mathrm{X}} / \mathrm{C}_{\mathrm{X}}$ | 2 | - | - | - |
| $\overline{\bar{C}_{D}}$ | 3 | 0.4 | - | - |
| 11 | 4 | 0.4 | - | - |
| $\mathrm{T}_{0}$ | 5 | 0.4 | - | - |
| 0 | 6 | - | 40 | 10 |
| $\overline{\mathbf{0}}$ | 7 | - | 40 | 10 |
| GND | 8 | - | - | - |
| $\overline{\mathbf{0}}$ | Mono 29 | - | 40 | 10 |
| 0 | 10 | - | 40 | 10 |
| $T_{0}$ | 11 | 0.4 | - | - |
| 11 | 12 | 0.4 | - | - |
| $\overline{\bar{C}}_{\text {D }}$ | 13 | 0.4 | - | - |
| $\mathrm{R}_{\mathrm{X}} / \mathrm{C}_{\mathrm{X}}$ | 14 | - | - | - |
| $\mathrm{C}_{\times}$ | 115 | - | - | - |
| $\mathrm{V}_{\text {CC }}$ | 16 | - | - | - |

A Schottky TTL Unit Load is defined as $50 \mu \mathrm{~A}$ measured at 2.7 V HIGH and -2.0 mA measured at 0.5 V LOW.


Output Pulse Width Versus External Timing Capacitance


Metallization and Pad Layout


DIE SIZE $0.062^{\prime \prime} \times 0.071^{\prime \prime}$

## OPERATION RULES

## TIMING

1. Timing components $C_{X}$ and $R_{x}$ values.

## Operating Temperature Range

|  | $\mathbf{0}^{\circ} \mathbf{C}$ to $\mathbf{7 0}{ }^{\circ} \mathrm{C}$ | $\mathbf{- 5 5 ^ { \circ }} \mathbf{C}$ to $+\mathbf{1 2 5}{ }^{\circ} \mathbf{C}$ |
| :--- | :---: | :---: |
| $\mathrm{R}_{\mathrm{X}}$ MIN. | $5 \mathrm{k} \Omega$ | $5 \mathrm{k} \Omega$ |
| $\mathrm{R}_{x}$ MAX. | $100 \mathrm{k} \Omega$ | $50 \mathrm{k} \Omega$ |
| $\mathrm{C}_{X}$ | any value | any value |

## 2. Remote adjustment of timing.



$$
\begin{aligned}
& R_{1}+R_{2}=R_{x} \\
& R_{1} \geqslant R_{x} \text { MIN. } \\
& R_{2}<R_{x} \text { MAX. }-R_{1}
\end{aligned}
$$

In the above arrangement, $R_{1}$ and $C_{x}$ should be as close as possible to the device pins to minimize stray capacitance and external noise pickup. The variable resistor $\mathrm{R}_{2}$ can be located remotely from the device if reasonable care is used.

## 3. Pulse width change measurements.

The pulse width $\mathrm{t}_{\mathrm{pw}} \mathrm{Q}$ is specified and measured with components of better than $0.1 \%$ accuracy. If measurements are made with reduced component tolerances, the expected accuracy should be adjusted accordingly. Note that pulse width temperature stability improves as $R_{X}$ increases.
4. Timing for $C_{x} \leqslant 1000 \mathrm{pF}$.

When using capacitor of less than or equal to 1000 pF in value, the output pulse width should be determined from the output pulse width versus external timing capacitance graph.
5. Timing for $\mathrm{C}_{\mathrm{X}}>1000 \mathrm{pF}$.

For capacitors of greater than 1000 pF in value, the output pulse width, $\mathrm{t}_{\mathrm{pw}} \mathrm{Q}$, is determined by

$$
\mathrm{t}_{\mathrm{pw}} \mathrm{Q}=0.30 \mathrm{C}_{\mathrm{x}} \mathrm{R}_{\mathrm{x}}\left(1+\frac{0.11}{\mathrm{R}_{\mathrm{x}}}\right)
$$

where
$R_{x}$ is in kilohms
$C_{x}$ is in picofarads
${ }^{t_{p w}} \mathrm{O}$ is in nanoseconds

$R_{1} \leqslant 0.6 \times R_{X} M A X$.

$$
\mathrm{R}_{2}<0.7 \times \mathrm{h}_{\text {FEQ1 }} \times \mathrm{R}_{\mathrm{x}}
$$

6. Protection of electrolytic timing capacitors.

If the electrolytic capacitor to be used as $C_{X}$ cannot withstand 1.0 volt reverse bias, one of the two circuit techniques shown below should be used to protect the electrolytic capacitor from the reverse voltage. The accuracy of the pulse width may be dependent on the diode (transistor) characteristics.
The output pulse width, $t_{p w} \mathrm{O}$ for the diode circuit modifies the previous timing equation as follows:

$$
\mathrm{t}_{\mathrm{pw}} \mathrm{Q}=0.26 \mathrm{C}_{\mathrm{x}} \mathrm{R}_{\mathrm{x}}\left(1+\frac{0.13}{\mathrm{R}_{\mathrm{x}}}\right)
$$

The output pulse width for the transistor circuit is

$$
\mathrm{t}_{\mathrm{pw}} \mathrm{Q}=0.21 \mathrm{C}_{\mathrm{x}} \mathrm{R}_{\mathrm{x}}\left(1+\frac{0.16}{R_{\mathrm{x}}}\right)
$$

Notice that the transistor circuit allows values of timing resistor $R_{2}$ larger than the $R_{x}$ MIN. $<R_{x}<R_{x}$ MAX. to obtain longer output pulse widths for a given $\mathrm{C}_{\mathrm{x}}$.

## TRIGGER AND RETRIGGER

## 1. Triggering.

The minimum pulse width signal into input $\bar{I}_{0}$ or input $I_{1}$ to cause the device to trigger is 20 ns . Refer to the truth table for the appropriate input conditions.

## 2. Retriggering.

The retriggered pulse width, $\mathrm{t}_{\mathrm{pwr}} \mathrm{Q}$, is the time during which the output is active after the device is retriggered during a timing cycle. It differs from the initial pulse width $t_{p_{w}} \mathrm{O}$ timing equation as follows.

$$
t_{p w r} \mathrm{Q}=\mathrm{t}_{\mathrm{pw}} \mathrm{Q}+\mathrm{t}_{\mathrm{pLH}}
$$

where tpLH is the propagation delay time from the $T_{0}$ or $I_{1}$ input to the output. Note that tpLH is typically 14 ns and therefore becomes relatively unimportant as $t_{p w} \mathrm{O}$ increases.
3. Rapid retriggering.

A minimum retriggering time does exist. That is, the device cannot be retriggered until a minimum recovery time has elapsed. The minimum retrigger time is approximately.
$t_{\text {retrig }}$ MIN. $=0.2 C_{x}$
C is in picofarads
t is in nanoseconds


## CLEAR

A LOW on the clear inputs terminates the timing cycle. A new trigger cycle cannot be initiated while the clear is LOW. With the clear HIGH, the device is under the command of the $I_{1}$ and $\bar{I}_{0}$ inputs.

## Am26S10•Am26S11

Quad Bus Transceivers

## Distinctive Characteristics

- Input to bus is inverting on Am26S10
- Input to bus is non-inverting on Am26S11
- Quad high-speed open collector bus transceivers
- Driver outputs can sink 100 mA at 0.8 V maximum
- Bus compatible with Am2905, Am2906, Am2907
- Advanced Schottky processing
- PNP inputs to reduce input loading
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883


## FUNCTIONAL DESCRIPTION

The Am26S10 and Am26S11 are quad Bus Transceivers consisting of four high-speed bus drivers with open-collector outputs capable of sinking 100 mA at 0.8 volts and four high-speed bus receivers. Each driver output is connected internally to the high-speed bus receiver in addition to being connected to the package pin. The receiver has a Schottky TTL output capable of driving ten Schottky TTL unit loads.
An active LOW enable gate controls the four drivers so that outputs of different device drivers can be connected together for party-line operation. The enable input can be conveniently driven by active LOW decoders such as the Am25LS139.
The bus output high-drive capability in the LOW state allows party-line operation with a line impedance as low as $100 \Omega$. The line can be terminated at both ends, and still give considerable noise margin at the receiver. The receiver typical switching point is 2.0 volts.
The Am26S10 and Am26S11 feature advanced Schottky processing to minimize propagation delay. The device package also has two ground pins to improve ground current handling and allow close decoupling between $V_{C C}$ and ground at the package. Both $\mathrm{GND}_{1}$ and $\mathrm{GND}_{2}$ should be tied to the ground bus external to the device package.

ORDERING INFORMATION
Package

Type \begin{tabular}{ccc}
Temperature <br>
Range

$\quad$

Am26S10 <br>
Order <br>
Number

$\quad$

Am26S11 <br>
Order <br>
Number
\end{tabular}

## CONNECTION DIAGRAMS

Top Views


## LOGIC SYMBOLS


$\mathrm{V}_{\mathrm{CC}}=\operatorname{Pin} 16$
$\mathrm{GND}_{1}=\operatorname{Pin} 1$
$\mathrm{GND}_{2}=\operatorname{Pin} 8$

## LOGIC DIAGRAMS

Am26S10


Am26S11


MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$. |
| DC Input Voltage | -0.5 V to +5.5 V |
| Output Current, Into Bus | 200 mA |
| Output Current, Into Outputs (Except Bus) | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)

| Am26S $10 \times \mathrm{C}$, Am26S $11 \times \mathrm{C}$ | $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\mathrm{VCC} 5.0 \mathrm{~V} \pm 5 \%$ (COML) | MIN. $=4.75 \mathrm{~V}$ | 5 V |
| :---: | :---: | :---: | :---: | :---: |
| Am26S10×M, Am26S11×M | $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ (MIL) | MIN. $=4.5 \mathrm{~V}$ | $A X .=5.5$ |


| Parameters | Description | Test Conditions (Not |  | Min. | Typ. (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Receiver Outputs) | $\begin{aligned} & V_{C C}=M I N ., I_{O H}=-1.0 \mathrm{~mA} \\ & V_{I N}=V_{I L} \text { or } V_{I H} \end{aligned}$ | MIL | 2.5 | 3.4 |  | Volts |
|  |  |  | COM'L | 2.7 | 3.4 |  |  |
| $\mathrm{v}_{\mathrm{OL}}$ | Output LOW Voltage (Receiver Outputs) | $\begin{aligned} & V_{C C}=M I N ., 1 O L=20 \mathrm{~mA} \\ & V_{I N}=V_{I L} \text { or } V_{I H} \end{aligned}$ |  |  |  | 0.5 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level (Except Bus) | Guaranteed input logical HIGH for all inputs |  | 2.0 |  |  | Volts |
| $V_{\text {iL }}$ | Input LOW LeveI (Except Bus) | Guaranteed input logical LOW for all inputs |  |  |  | 0.8 | Volts |
| $v_{1}$ | Input Clamp Voltage (Except Bus) | $V_{C C}=$ MIN., $\mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | Volts |
| IIL | Input LOW Current (Except Bus) | $\mathrm{V}_{\mathrm{CC}}=. \mathrm{MAX} ., \mathrm{V}_{1 \mathrm{~N}}=0.4 \mathrm{~V}$ | Enable |  |  | -0.36 | mA |
|  |  |  | Data |  |  | -0.54 |  |
| IIH | Input HIGH Current <br> (Except Bus) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{1 \mathrm{~N}}=2.7 \mathrm{~V}$ | Enable |  |  | 20 | $\mu \mathrm{A}$ |
|  |  |  | Data |  |  | 30 |  |
| 1 | Input HIGH Current (Except Bus) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{1 \mathrm{~N}}=5.5 \mathrm{~V}$ |  |  |  | 100 | $\mu \mathrm{A}$ |
| Isc | Output Short Circuit Current (Except Bus) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. (Note 3) | MIL | -20 |  | -55 | mA |
|  |  |  | COM ${ }^{\text {L }}$ | -18 |  | -60 |  |
| ${ }^{\prime} \mathrm{CCL}$ | Power Supply Current (All Bus Outputs LOW) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} . \\ & \text { Enable }=\mathrm{GND} \end{aligned}$ | Am26S10 |  | 45 | 70 | mA |
|  |  |  | Am26S11 |  |  | 80 |  |

## Bus Input/Output Characteristics

| Parameters | Description | Test | ditions | 1) | Min. | Typ. (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{v}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$. | MIL | $1 \mathrm{OL}=40 \mathrm{~mA}$ |  | 0.33 | 0.5 | Volts |
|  |  |  |  | $1 \mathrm{OL}=70 \mathrm{~mA}$ |  | 0.42 | 0.7 |  |
|  |  |  |  | $1 \mathrm{OL}=100 \mathrm{~mA}$ |  | 0.51 | 0.8 |  |
|  |  |  | COM'L | ${ }^{1} \mathrm{OL}=40 \mathrm{~mA}$ |  | 0.33 | 0.5 |  |
|  |  |  |  | $1 \mathrm{OL}=70 \mathrm{~mA}$ |  | 0.42 | 0.7 |  |
|  |  |  |  | $!{ }^{\text {OL }}=100 \mathrm{~mA}$ |  | 0.51 | 0.8 |  |
| ${ }^{1}$ | Bus Leakage Current | $V_{C C}=M A X$. |  | $\mathrm{V}_{\mathrm{O}}=0.8 \mathrm{~V}$ |  |  | -50 | $\mu \mathrm{A}$ |
|  |  |  | MIL | $\mathrm{V}_{\mathrm{O}}=4.5 \mathrm{~V}$ |  |  | 200 |  |
|  |  |  | COM'L | $\mathrm{V}_{\mathrm{O}}=4.5 \mathrm{~V}$ |  |  | 100 |  |
| IOFF | Bus Leakage Current (Power Off) | $\mathrm{V}_{\mathrm{O}}=4.5 \mathrm{~V}$ |  |  |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {TH }}$ | Receiver Input HIGH Threshold | $\begin{aligned} & \text { Bus Enable }=2.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=\text { MAX } \end{aligned}$ |  | MIL | 2.4 | 2.0 |  | Volts |
|  |  |  |  | COM'L | 2.25 | 2.0 |  |  |
| $\mathrm{V}_{\mathrm{TL}}$ | Receiver Input LOW Threshold | $\begin{aligned} & \text { Bus Enable }=2.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN} \end{aligned}$ |  | MIL |  | 2.0 | 1.6 | Volts |
|  |  |  |  | COM'L |  | 2.0 | 1.75 |  |

[^37]3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

Am26S10/11
Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ )

| Parameters | Description |  | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Data Input to Bus | Am26S10 | $\begin{gathered} R_{B}=50 \Omega \\ C_{B}=50 \mathrm{pF}(\text { Note 1) } \end{gathered}$ |  | 10 | 15 | ns |
| tPHL |  |  |  |  | 10 | 15 |  |
| tPLH |  | Am26S1 |  |  | 12 | 19 |  |
| tPHL |  | Am26S11 |  |  | 12 | 19 |  |
| tPLH | Enable Input to Bus | Am26S10 |  |  | 14 | 18 | ns |
| tPHL |  |  |  |  | 13 | 18 |  |
| tPLH |  | Am26S11 |  |  | 15 | 20 |  |
| ${ }^{\text {tPHL}}$ |  |  |  |  | 14 | 20 |  |
| tPLH | Bus to Receiver Out |  | $R_{B}=50 \Omega, R_{L}=280 \Omega$ |  | 10 | 15 | ns |
| ${ }_{\text {tPHL }}$ |  |  | $C_{B}=50 \mathrm{pF}\left(\right.$ Note 1),$C_{L}=15 \mathrm{pF}$ |  | 10 | 15 |  |
| $t_{r}$ | Bus |  | $\begin{gathered} R_{B}=50 \Omega \\ C_{B}=50 \mathrm{pF}(\text { Note } 1) \end{gathered}$ | 4.0 | 10 |  | ns |
| $\mathbf{t f}_{f}$ | Bus |  |  | 2.0 | 4.0 |  | ns |

Note 1. Includes probe and jig capacitance.

## TRUTH TABLES

Am26S10

| Inputs | Outputs |  |  |
| :---: | :---: | :---: | :---: |
| $\bar{E}$ | I | $\bar{B}$ | Z |
| L | L | H | L |
| L | H | L | H |
| H | X | Y | $\bar{Y}$ |

Am26S11

| Inputs | Outputs |  |  |
| :---: | :---: | :---: | :---: |
| $\bar{E}$ | $\bar{T}$ | $\bar{B}$ | $Z$ |
| L | L | L | H |
| L | $H$ | $H$ | L |
| $H$ | $X$ | $Y$ | $\bar{Y}$ |

$$
\begin{aligned}
\mathrm{H}= & H \text { HGH Voltage Level } \\
\mathrm{L}= & \text { LOW Voltage Level } \\
\mathrm{X}= & \text { Don't Care } \\
\mathrm{Y}= & \text { Voltage Level of Bus (Assumes Control by } \\
& \text { Another Bus Transceiver) }
\end{aligned}
$$

## Am26S10/Am26S11 SCHEMATIC DIAGRAM



## TYPICAL PERFORMANCE CURVES

Typical Bus Output Low Voltage Versus Ambient Temperature


Receiver Threshold Variation $\stackrel{\rightharpoonup}{\leftrightharpoons}$ Versus Ambient Temperature


TYPICAL APPLICATION

$100 \Omega$ PARTY-LINE OPERATION.


## SWITCHING CHARACTERISTICS

TEST CIRCUIT


Note 1. Includes Probe and Jig Capacitance.


# Am26S12•Am26S12A 

## Distinctive Characteristics

- Quad high-speed bus transceivers
- Driver outputs can sink 100 mA at 0.7 V typically
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883
- Choice of receiver hysteresis characteristics


## FUNCTIONAL DESCRIPTION

The Am26S12 - Am26S12A are high-speed quad Bus Transceivers consisting of four high-speed bus drivers with open-collector outputs capable of sinking 100 mA at 0.7 volts and four high-speed bus receivers. Each driver output is brought out and also connected internally to the high-speed bus receiver. The receiver has an input hysteresis characteristic and a TTL output capable of driving ten TTL Loads.
An active LOW, two-input AND gate controls the four drivers so that outputs of different device drivers can be connected together for partyline operation. The enable inputs can be conveniently driven by active LOW decoders such as the Am54S/74S139.
The high-drive capability in the LOW state allows party-line operation with a line impedance as low as $100 \Omega$. The line can be terminated at both ends, and still give considerable noise margin at the receiver. The
hysteresis characteristic of the Am26S12 receiver is chosen so that the receiver output switches to a HIGH logic level when the receiver input is at a HIGH logic level and moves to 1.4 volts typically, and switches to a LOW logic level when the receiver input is at a LOW logic level and moves to 2.0 volts typically. This hysteresis characteristic makes the receiver very insensitive to noise on the bus.
The Am26S12A is functionally identical to the Am26S12 but has a different hysteresis characteristic so that the output switches with the input being typically at 1.2 volts or 2.25 volts. In both devices the threshold margin, the difference between the switching points, is greater than 0.4 volts.


Am26S12/12A
MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ max. |
| DC Input Voltage | -0.5 V to +5.5 V |
| Output Current, Into Outputs (BUS) | 200 mA |
| Output Current, Into Outputs (Receiver) | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

Am26S12 XC-Am26S12AXC $\quad T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ Am26S12XM-Am26S12AXM $\quad T_{A}^{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ (COM Range)
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ (MIL Range) Note 1

| Parameters | Description | Test Conditions | Min. | Typ.(Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\prime} \mathrm{CC}$ | Power Supply Current | $V_{C C}=M A X$. |  | 46 | 70 | mA |
| $I_{\text {B }}$ US | Bus Leakage Current | $V_{C C}=M A X . \text { or } O V$ <br> $V_{B U S}=4.0 \mathrm{~V}$; Driver in OFF State |  |  | 100 | $\mu \mathrm{A}$ |

## Driver Characteristics

| $\mathrm{V}_{\mathrm{OL}}$ <br> (Note 1) | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | COM'L | $\mathrm{I}^{\prime} \mathrm{OL}=100 \mathrm{~mA}$ |  | 0.7 | 0.8 | Volts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{IOL}=60 \mathrm{~mA}$ |  | 0.55 | 0.7 | Volts |
|  |  |  | MIL | $\mathrm{I}^{\mathrm{OL}}=100 \mathrm{~mA}$ |  | 0.7 | 0.85 |  |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Voltage |  |  |  | 2.0 |  |  | Volts |
| VIL | Input LOW Voltage |  |  |  |  |  | 0.8 | Volts |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=$ MIN., $\mathrm{IIN}=-18 \mathrm{~mA}$ |  |  |  |  | -1.2 | Volts |
| 11 | Input Current at Maximum Input Voltage | $V_{C C}=M A X ., V_{1}=5.5 \mathrm{~V}$ |  |  |  |  | 1.0 | mA |
| $I_{\text {IH }}$ | Unit Load Input HIGH Current | $V_{C C}=$ MAX., $V_{1}=2.4 \mathrm{~V}$ |  |  |  | 1.0 | 40 | $\mu \mathrm{A}$ |
| IIL | Unit Load Input LOW Current | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  |  | -0.4 | -1.6 | mA |

## Receiver Characteristics

| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{\mathrm{CC}}=\text { MIN., } \mathrm{IOH}_{\mathrm{OH}}=-800 \mu \mathrm{~A} \\ & \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IL }}(\text { Receiver }) \end{aligned}$ |  | 2.4 |  |  | Volts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N ., I O L=20 \mathrm{~mA} \\ & V_{I N}=V_{I L}(\text { Receiver }) \end{aligned}$ |  |  | 0.4 | 0.5 | Volts |
| $\mathbf{V}_{\mathbf{I H}}$ | Input HIGH Level Threshold | $\bar{E}=H$ | Am26S12 | 1.8 | 2.0 | 2.2 | Volts |
|  |  |  | Am26S12A | 2.05 | 2.25 | 2.45 |  |
| VIL | Input LOW Level Threshold | $\bar{E}=\mathrm{H}$ | Am26S12 | 1.2 | 1.4 | 1.6 | Volts |
|  |  |  | Am26S12A | 1.0 | 1.2 | 1.4 |  |
| $V_{\text {TM }}$ | Input Threshold Margin | $\overline{\mathrm{E}}=\mathrm{H}$ |  | 0.4 |  |  | Volts |
| IOS | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  | -20 |  | -55 | mA |

 operation.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ )

| Parameters | Description | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Turn Off Delay Input to Bus | $C_{L B}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{LB}}=100 \Omega$ |  | 7 | 11 | ns |
| ${ }^{\text {P PHL }}$ | Turn On Delay Input to Bus | $\mathrm{C}_{\text {LB }}=300 \mathrm{pF}, \mathrm{R}_{\mathrm{LB}}=50 \Omega$ |  | 14 | 21 | ns |
| ${ }^{\text {t PLH }}$ | Turn Off Delay Enable to Bus | $C_{L B}=15 \mathrm{pF}, \mathrm{R}_{\text {LB }}=50 \Omega$ |  | 10 | 15 | ns |
| ${ }^{\text {t PHL }}$ | Turn On Delay Enable to Bus | $C_{\text {LB }}=15 \mathrm{pF}, \mathrm{R}_{\text {LB }}=50 \Omega$ |  | 10 | 15 | ns |
| ${ }^{\text {P PLH }}$ | Turn Off Delay Bus to Output | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 18 | 26 | ns |
| ${ }^{\text {t }}$ PHL | Turn On Delay Bus to Output | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 18 | 26 | ns |

## SWITCHING CIRCUITS AND WAVEFORMS



Figure 1. Bus Propagation Delays



PERFORMANCE CURVES


Figure 3

Am26S12A Typical Receiver Input Characteristic


Figure 4

## INPUT/OUTPUT CIRCUITRY



Figure 5

## Am26S12/26S12A APPLICATION



100 2 PARTY.LINE OPERATION.

Figure 6

Metallization and Pad Layout


DIE SIZE: $0.071^{\prime \prime} \times 0.072^{\prime \prime}$

## Am54S/74S138

## 3-Line to 8-Line Decoder/Demultiplexer

## Distinctive Characteristics

- Advanced Schottky technology
- Inverting and non-inverting enable inputs
- Useful in memory decoders and high-speed data transmission
- 100\% reliability assurance testing in compliance with MIL-STD-883


## FUNCTIONAL DESCRIPTION

The Am54S/74S138 is a 3 -line to 8 -line decoder/demultiplexer fabricated using advanced Schottky technology. The decoder has three buffered select inputs $A, B$ and $C$ that are decoded to one of eight $Y$ outputs.
One active-HIGH and two active-LOW enables can be used for gating the decoder or can be used with incoming data for demultiplexing applications. When the enable input function is in the disable state, all eight $Y$ outputs are HIGH regardless of the $A, B$ and $C$ select inputs.

LOGIC DIAGRAM


LOGIC SYMBOL

$V_{C C}=\operatorname{Pin} 16$ GND $=\operatorname{Pin} 8$

Note: Pin 1 is marked for orientation.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C} \mathrm{to}+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to +VCC max. |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| Am74S138 Am54S138 | $\begin{aligned} & \mathrm{T}_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & \mathrm{~T}_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} \pm 5 \%\left(C O M{ }^{\prime}\right) \\ & v_{C C}=5.0 \mathrm{~V} \pm 10 \%(\mathrm{MIL}) \end{aligned}$ | $\begin{aligned} & \text { MIN. }=4.75 \mathrm{~V} \\ & \text { MIN. }=4.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { MAX. }=5.25 \mathrm{~V} \\ & \text { MAX. }=5.5 \mathrm{~V} \end{aligned}$ |  | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description | Test Conditions (Note 1) |  | Min. | Typ. <br> (Note 2) |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | MIL | 2.5 | 3.4 |  | Volts |
|  | Output HIGH Voltage | $V_{I N}=V_{I H}$ or $V_{I L}$ | COM'L | 2.7 | 3.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O L}=20 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  | 0.5 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\text {CC }}=\mathrm{MIN} ., 1$ IN $=-18 \mathrm{~mA}$ |  |  |  | -1.2 | Volts |
| IIL (Note 3) | Input LOW Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ |  |  |  | -2 | mA |
| $I_{1 H}$ (Note 3) | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  | 50 | $\mu \mathrm{A}$ |
| $1 /$ | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| ISC | Output Short Circuit Current (Note 4) | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  | -40 |  | -100 | mA |
| ICC | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ MAX. (Note 5) |  |  | 49 | 74 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents $=$ Unit Load Current $\times$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. Outputs enabled and open.

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Two Level Delay Select to Output | $V_{C C}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=280 \Omega$ |  | 4.5 | 7 | ns |
| tPHL |  |  |  | 7 | 10.5 |  |
| tPLH | Three Level Delay Select to Output |  |  | 7.5 | 12 | ns |
| tPHL |  |  |  | 8 | 12 |  |
| tPLH | G2A or G2B to Output |  |  | 5 | 8 | ns |
| tPHL |  |  |  | 7 | 11 |  |
| tPLH | G1 to Output |  |  | 7 | 11 | ns |
| tPHL |  |  |  | 7 | 11 |  |


| FUNCTION TABLE |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs |  |  |  | Outputs |  |  |  |  |  |  |  |
|  | Enable |  | Select |  |  |  |  |  |  |  |  |
| G1 | 62A | 62B | C B A | $\mathrm{Y}_{0}$ | $\mathrm{Y}_{1}$ | $\mathrm{Y}_{2}$ | $\mathrm{Y}_{3}$ | $\mathrm{Y}_{4}$ | $Y_{5}$ | Y6 | $\mathrm{Y}_{7}$ |
| L | $\times$ | $x$ | $\times \times \times$ | H | H | H | H | H | H | H | H |
| x | H | X | x $\times$ x | H | H | H | H | H | H | H | H |
| x | x | H | $\times \times \times$ | H | H | H | H | H | H | H | H |
| H | L | L | L L L | L | H | H | H | H | H | H | H |
| H | L | L | L L H | H | L | H | H | H | H | H | H |
| H | L | L | L HL | H | H | L | H | H | H | H | H |
| H | L | L | L HH | H | H | H | L | H | H | H | H |
| H | L | L | H L L | H | H | H | H | L | H | H | H |
| H | L | L | HL H | H | H | H | H | H | L | H | H |
| H | L | L | HHL | H | H | H | H | H | H | L | H |
| H | L | L | HHH | H | H | H | H | H | H | H | L |

$\mathrm{H}=\mathrm{HIGH}$
L = LOW
X = Don't care

LOADING RULES (In Unit Loads)

| Input/Output | Pin No.'s | Unit Load | Fan-out |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Output HIGH | Output LOW |
| A | 1 | 1 | - | - |
| B | 2 | 1 | - | - |
| C | 3 | 1 | - | - |
| G2A | 4 | 1 | - | - |
| G2B | 5 | 1 | - | - |
| G1 | 6 | 1 | - | - |
| $Y_{7}$ | 7 | - | 20 | 10 |
| GND | 8 | - | - | - |
| $\mathrm{Y}_{6}$ | 9 | - | 20 | 10 |
| $\mathrm{V}_{5}$ | 10 | - | 20 | 10 |
| $Y_{4}$ | 11 | - | 20 | 10 |
| $\mathrm{Y}_{3}$ | 12 | - | 20 | 10 |
| $\mathrm{Y}_{2}$ | 13 | - | 20 | 10 |
| $\mathrm{Y}_{1}$ | 14 | - | 20 | 10 |
| $\mathrm{Y}_{0}$ | 15 | - | 20 | 10 |
| $\mathrm{V}_{\mathrm{CC}}$ | 16 | - | - | - |

A Schottky TTL Unit Load is defined as $50 \mu \mathrm{~A}$ measured at 2.7 V HIGH and $\mathbf{- 2 . 0 m A}$ measured at 0.5 V LOW.

## DEFINITION OF FUNCTIONAL TERMS:

A, B, C Select. The three select inputs to the decoder.
G1 The active-HIGH enable input. A LOW on the G1 input forces all Y outputs HIGH regardless of any other inputs.
G2A, G2B The active-LOW enable input. A HIGH on either the G2A or G2B input forces all Y outputs HIGH regardless of any other inputs.
$Y_{0}, Y_{1}, Y_{2}, Y_{3}, Y_{4}, Y_{5}, Y_{6}, Y_{7}$ The eight decoder outputs.

## SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.


ONE-OF-SIXTEEN DEMULTIPLEXER

Metallization and Pad Layout


## Am54S/74S139•Am93S21

Dual 2-Line to 4-Line Decoder/Demultiplexer

## Distinctive Characteristics

- Advanced Schottky technology
- 7.5ns typical propagation delay
- Two independent decoders/demultiplexers
- 100\% reliability assurance testing in compliance with MIL-STD-883.


## FUNCTIONAL DESCRIPTION

The Am54S/74S139 and Am93S21 are dual 2-line to 4 -line decoder/demultiplexer units fabricated using advanced Schottky technology. Each decoder has two buffered select inputs A and B which are decoded to one of four Y outputs.
An active LOW enable can be used for gating or can be used as a data input for demultiplexing applications. When the enable is HIGH, all four Y outputs are HIGH, regardless of the $A$ and $B$ inputs.


LOGIC DIAGRAM (One Decoder Shown)


| ORDERING INFORMATION |  |  |  | CONNECTION DIAGRAM |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { Am54S/ } \\ & 74 \mathrm{~S} 139 \end{aligned}$ | Am93S21 |  |
| Package Type | Temperature Range | Order Number | Order Number |  |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | SN74S139N | 93S21PC | $\underset{\text { Am93s21 }}{\text { Am5S }}$ |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | SN74S139J | 93521 DC |  |
| Dice | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | SN74S139X | 93S21XC | [1] $\left.\left.\left.{ }^{2}{ }^{4}\right]^{5}\right]^{6}\right]^{8}$ |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SN54S139J | $93 \mathrm{S21} \mathrm{DM}$ |  |
| Hermetic Flat Pak | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SN54S139W | 93S21FM |  |
| Dice | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SN54S139X | 93S21XM |  |
|  |  |  |  | Note: Pin 1 is marked for orientation. |

MAXIMUM RATINGS(Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -5.0 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$. |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | -30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

Am74S 139, Am93S21×C Am54S 139, Am93S21×M
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 V \pm 5 \%\left(C O M^{\prime} L\right)$
$V_{C C}=5.0 V \pm 10 \%(\mathrm{MIL})$

MIN. $=4.75 \mathrm{~V}$
MIN. $=4.5 \mathrm{~V}$
$\mathrm{MAX} .=5.25 \mathrm{~V}$
MAX. $=5.5 \mathrm{~V}$
Typ.

| Parameters Description |  | Test Conditions (Note 1) |  | Min | (Note 2) | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{IOH}_{\mathrm{OH}}=-1 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | MIL | 2.5 | 3.4 |  | Volts |
|  |  |  | COM'L | 2.7 | 3.4 |  |  |
| $\mathrm{v}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{IOL}=20 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  |  | 0.5 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| $\mathrm{V}_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\text {CC }}=$ MIN., IIN $=-18 \mathrm{~mA}$ |  |  |  | -1.2 | Volts |
| IIL (Note 3) | Unit Load Input LOW Current | $V_{C C}=$ MAX., $V_{\text {IN }}=0.5 \mathrm{~V}$ |  |  |  | -2 | mA |
| $\begin{aligned} & \mathrm{I}_{1 \mathrm{H}} \\ & \text { (Note 3) } \end{aligned}$ | Unit Load Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  | 50 | $\mu \mathrm{A}$ |
| 1 | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| Isc | Output Short Circuit Current (Note 4) | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  | -40 |  | -100 | mA |
| ICC | Power Supply Current | $\mathrm{V}_{\text {cC }}=$ MAX. ( Note 5) |  |  | 60 | 90 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents $=$ Unit Load Current $X$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. ICC is measured with all outputs enabled and open.

## Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Select to Output, 2 Levels of Delay | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=280 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 5 | 7.5 | ns |
| tPHL |  |  |  | 6.5 | 10 |  |
| tPLH | Select to Output, 3 Levels of Delay |  |  | 7 | 12 | ns |
| tPHL |  |  |  | 8 | 12 |  |
| tPLH | Enable to Output, 2 Levels of Delay |  |  | 5 | 8 | ns |
| tPHL |  |  |  | 6.5 | 10 |  |


| FUNCTION TABLE |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUTS |  |  | OUTPUTS |  |  |  |
| ENABLE | SELECT | G | $\mathrm{Y}_{0}$ | $\mathrm{Y}_{1}$ | $\mathrm{Y}_{\mathbf{2}}$ | $\mathrm{Y}_{3}$ |
| H | X | X | H | H | H | H |
| L | L | L | L | H | H | H |
| L | L | H | H | L | H | H |
| L | H | L | H | H | L | H |
| L | H | H | H | H | H | L |

$\mathrm{H}=\mathrm{HIGH}$
L = LOW
X $=$ Don't Care

## DEFINITION OF FUNCTIONAL TERMS

A, B Select. The two select inputs to the decoder.
G Enable. The enable input to the decoder. A HIGH input forces all four $Y$ outputs HIGH regardless of the $A$ and B inputs.
$\mathbf{Y}_{0}, \mathbf{Y}_{1}, \mathbf{Y}_{2}, \mathbf{Y}_{3}$ The four decoder outputs.

## LoAding rules (In Unit Loads)

\left.|  |  |  | Fan-out |  |
| :---: | :---: | :---: | :---: | :---: |
| Input/Output | Pin No.'s | Unit Load | Output | HIGH |
| Output |  |  |  |  |
| LOW |  |  |  |  |$\right]$

A Schottky TTL Unit Load is defined as $50 \mu \mathrm{~A}$ measured at 2.7 V HIGH and -2.0 mA measured at 0.5 V LOW.

## SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.

## APPLICATIONS

## 32-Input Multiplexer

INPUTS


4

Data routing using one Am54S/74S139 as a demultiplexer for two bits.

Metallization and Pad Layout


## Am54S/74S151•Am54S/74S251

Eight-Input Multiplexers


## Distinctive Characteristics

- Advanced Schottky technology
- Switches one of eight inputs to two complementary outputs


## FUNCTIONAL DESCRIPTION

The Am54S/74S151 and the Am54S/74S251 are eightinput multiplexers that switch one of eight inputs onto the inverting and non-inverting outputs under the control of a three-bit select code. The inverting output is one gate delay faster than the non-inverting output.
The Am54S/74S151 provides an active-LOW strobe. When the strobe is HIGH, the inverting output (W) is HIGH and the non-inverting output $(\mathrm{Y})$ is LOW.
The Am54S/74S251 features a three-state output for data bus organization. The active-LOW strobe, or "output control" applies to both the inverting and non-inverting output. When the output control is HIGH, the outputs are in the high-impedance state. When the output control is LOW, the active pull-up output is enabled.

## ORDERING INFORMATION

CONNECTION DIAGRAM
Top View


- Three-state output on Am54S/74S251 for bus organized systems
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883

MAXIMUM RATINGS (Above which the useful life may be impaired).

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ max |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Output | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)
Am74S151, Am74S251 $\quad T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Am54S151, Am54S251
Parameters

|  |  |  |  |  | Mir | (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54S151 | $\begin{aligned} & V_{C C}=\text { MIN. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | 2.5 | 3.4 |  | Volts |
|  |  | 74S151 |  |  | 2.7 | 3.4 |  |  |
|  |  | 54S251 |  | $1 \mathrm{OH}=-2 \mathrm{~mA}$ | 2.4 | 3.4 |  |  |
|  |  | 74S251 |  | $1 \mathrm{OH}=-6.5 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage |  | $\begin{aligned} & V_{C C}=M I N ., I_{O L}=20 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  | 0.5 | Volts |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Level |  | Guaranteed input logical HIGH voltage for all inputs |  | 2 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level |  | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| $V_{1}$ | Input Clamp Voltage |  | $V_{C C}=$ MIN., $I_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | Volts |
| IIL <br> (Note 3) | Unit Load Input LOW Current |  | $V_{C C}=M A X:, V_{\text {IN }}=0.5$ |  |  |  | -2 | mA |
| $I_{1 H}$ <br> (Note 3) | Unit Load Input HIGH Current |  | $V_{C C}=M A X ., V_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  | 50 | $\mu \mathrm{A}$ |
| $1 /$ | Input HIGH Current |  | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1 | mA |
| ${ }_{1}$ (off) | Off-State (High-Impedance) <br> Output Current (S251 only) |  | $\begin{aligned} & V_{C C}=M A X \\ & V_{I N}=V_{I H} \text { or } V_{\text {IL }} \end{aligned}$ | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ |  |  | -50 |  |
| ${ }^{\text {I SC }}$ | Output Short Circuit Current (Note 4) |  |  | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  | -40 |  | -100 | mA |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current |  | $V_{C C}=M A X$ <br> (Note 5) | S151 |  | 45 | 70 | mA |
|  |  |  | S251 |  | 55 | 85 |  |  |

Notes: 1. For conditions shown as MIN: or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents = Unit Load Current $\times$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. ' CC is measured with all outputs open and all inputs at 4.5 V .

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | A, B, or C to Y; 4 Levels | $V_{C C}=5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=280 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 12 | 18 |  |
| ${ }_{\text {tPHL }}$ | of Delay (S151 only) |  |  | 12 | 18 | ns |
| ${ }_{\text {tPLH }}$ | A, B, or C to Y; 4 Levels of Delay (S251 only) |  |  | 12 | 18 | ns |
| tPHL |  |  |  | 13 | 19.5 |  |
| tple | A, B, or C to W; 3 Levels of Delay |  |  | 10 | 15 | ns |
| $t_{\text {PHL }}$ |  |  |  | 9 | 13.5 |  |
| $t_{\text {PLH }}$ | Any D to Y |  |  | 8 | 12 | ns |
| ${ }_{\text {tPHL }}$ |  |  |  | 8 | 12 |  |
| $t_{\text {PLH }}$ | Any D to W |  |  | 4.5 | 7 | ns |
| tPHL |  |  |  | 4.5 | 7 |  |
| ${ }_{\text {tPLH }}$ | Strobe to Y (S151 only) |  |  | 11 | 16.5 | ns |
| tPHL |  |  |  | 12 | 18 |  |
| tPLH | Strobe to W (S151 only) |  |  | 9 | 13 | ns |
| ${ }_{\text {tPHL }}$ |  |  |  | 8.5 | 12 |  |
| ${ }^{\text {t }} \mathrm{ZH}$ | Output Enable to $Y$ (S251 only) | $V_{C C}=5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=280 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 13 | 19.5 | ns |
| t ZL |  |  |  | 14 | 21 |  |
| t ZH | Output Enable to W (S251 only) |  |  | 13 | 19.5 | ns |
| ${ }_{\text {t }} \mathrm{LL}$ |  |  |  | 14 | 21 |  |
| ${ }^{\text {H }} \mathrm{HZ}$ | Output Enable to $Y$ (S251 only) | $V_{C C}=5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=280 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |  | 5.5 | 8.5 | ns |
| $\mathrm{t}_{\mathrm{L}} \mathrm{Z}$ |  |  |  | 9 | 14 |  |
| ${ }^{\mathbf{H}} \mathrm{HZ}$ | Output Enable to W (S251 only) |  |  | 5.5 | 8.5 | ns |
| ${ }_{\text {t }} \mathrm{L}$ |  |  |  | 9 | 14 |  |

FUNCTION TABLE

| INPUTS |  |  |  |  | OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SELECT |  |  | S151 Strobe S | S251 <br> Output Control S | S 151 Output W | $\begin{gathered} \text { S251 Output } \\ \text { Y W } \\ \hline \end{gathered}$ |  |
| X | X | X | H | H | L H | z | z |
| L | L | L | L | L | $\mathrm{D}_{0} \quad \overline{\mathrm{D}}_{0}$ | $\mathrm{D}_{0}$ | $\overline{\mathrm{D}}_{0}$ |
| L | L | H | L | L | $\mathrm{D}_{1} \quad \overline{\mathrm{D}}_{1}$ | $\mathrm{D}_{1}$ | $\overline{\mathrm{D}}_{1}$ |
| L | H | L | L | L | $\mathrm{D}_{2} \quad \overline{\mathrm{D}}_{2}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{2}$ |
| L | H | H | L | L | $\mathrm{D}_{3} \quad \overline{\mathrm{D}}_{3}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{3}$ |
| H | L | L | L | L | $\mathrm{D}_{4} \quad \mathrm{D}_{4}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{4}$ |
| H | L | H | L | L | $\mathrm{D}_{5} \quad \overline{\mathrm{D}}_{5}$ | $\mathrm{D}_{5}$ | $\overline{\mathrm{D}}_{5}$ |
| H | H | L | L | L | $\mathrm{D}_{6} \quad \overline{\mathrm{D}}_{6}$ | $\mathrm{D}_{6}$ | $\overline{\mathrm{D}}_{6}$ |
| H | H | H | L | L | $\mathrm{D}_{7} \quad \overline{\mathrm{D}}_{7}$ | $\mathrm{D}_{7}$ | $\mathrm{D}_{7}$ |


| $H=$ HIGH | $X=$ Don't Care |
| :--- | :--- |
| $L=$ LOW | $Z=$ High Impedance |

$\mathrm{D}_{0}-\mathrm{D}_{7}=$ The output will follow the HIGH-level or LOW-level of the selected input.
$\bar{D}_{0}-\bar{D}_{7}=$ The output will follow the complement of the HIGHlevel or LOW-level of the selected input.

## DEFINITION OF FUNCTIONAL TERMS

A, B, C The three select inputs of the multiplexer.
$\mathrm{D}_{\mathrm{O}}, \mathrm{D}_{1}, \mathrm{D}_{2}, \mathrm{D}_{3}$,
$\mathbf{D}_{4}, \mathbf{D}_{5}, \mathbf{D}_{6}, \mathbf{D}_{7}$ The eight data inputs of the multiplexer.
Y The true multiplexer output.
W The complement multiplexer output.
S Strobe. On the Am54S/74S151, a HIGH on the strobe forces the Y output LOW and the W output HIGH.
S Output Control. On the Am54S/74S251, a HIGH on the output control (or strobe) forces both the W and Y outputs to the high-impedance (off) state.

## LOADING RULES (In Unit Loads)

| Input/Output | Pin No.'s | Input <br> Unit Load | Output <br> HIGH | Output <br> LOW |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{D}_{3}$ | 1 | 1 | - | - |
| $\mathrm{D}_{2}$ | 2 | 1 | - | - |
| $\mathrm{D}_{1}$ | 3 | 1 | - | - |
| $\mathrm{D}_{0}$ | 4 | 1 | - | - |
| Y | 5 | - | 20 | 10 |
| $\mathbf{W}$ | 6 | - | 20 | 10 |
| $\mathbf{S}$ | 7 | 1 | - | - |
| $\mathbf{G N D}$ | 8 | - | - | - |
| $\mathbf{C}$ | 9 | 1 | - | - |
| B | 10 | 1 | - | - |
| $\mathbf{A}$ | 11 | 1 | - | - |
| $\mathrm{D}_{7}$ | 12 | 1 | - | - |
| $\mathrm{D}_{6}$ | 13 | 1 | - | - |
| $\mathrm{D}_{5}$ | 14 | 1 | - | - |
| $\mathrm{D}_{4}$ | 15 | 1 | - | - |
| $\mathrm{V}_{\mathrm{CC}}$ | 16 | - | - | - |

A Schottky TTL Unit Load is defined as $50 \mu \mathrm{~A}$ measured at 2.7V HIGH and -2.0 mA measured at 0.5 V LOW.

## SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



## APPLICATIONS

LOGIC FUNCTION GENERATION


32-INPUT MULTIPLEXER


Am54S/74S151


Am54S/74S251


GND 8

# Am54S/74S153•Am54S/74S253 

## Dual 4-Line To 1-Line Data Selectors/Multiplexers

## Distinctive Characteristics

- Permits multiplexing from $N$ lines to 1 line.
- Performs parallel-to-serial conversion.
- Am54S/74S253 provides three-state outputs for data bus organization.
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.


## FUNCTIONAL DESCRIPTION

These dual four-input multiplexers provide the digital equivalent of a two-pole, four position switch with the position of both switches set by the logic levels supplied to the select inputs $A$ and $B$. Each section of the Am54S/74S153 has a separate active-LOW enable (strobe) input that forces the output of that section LOW when a HIGH level is applied regardless of the other inputs.
The Am54S/74S253 features a three-state output to interface with bus-organized systems. Each section of the Am54S/74S253 has a separate active-LOW output control that disables the output driver (high-impedance state) of that section when a HIGH logic level is applied regardless of the other inputs.

## LOGIC SYMBOL


$V_{C C}=\operatorname{Pin} 16$ GND $=\operatorname{Pin} 8$

LOGIC DIAGRAM


ORDERING INFORMATION

|  |  | Am54S/ <br> 745153 | Am54S/ <br> $74 S 253$ |
| :---: | :---: | :---: | :---: |
| Package | Temperature | Order <br> Range | Order <br> Number |
| Number | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | SN74S153N | SN74S253N |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | SN74S153J | SN74S253J |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | SN74S153X | SN74S253X |
| Dice | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SN54S153J | SN54S253J |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SN54S153W | SN54S253W |
| Hermetic Flat Pak | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SN54S153X | SN54S253X |
| Dice |  |  |  |

CONNECTION DIAGRAM
Top View


Note: Pin 1 is marked for orientation.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$. |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)
Am74S153, Am74S253 Am54S153, Am54S253

## Parameters

| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54S153 | $\begin{aligned} & V_{C C}=M I N ., \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  | $\mathrm{I}^{\mathrm{OH}}=-1 \mathrm{~mA}$ | 2.5 | 3.4 |  | Volts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 74S153 |  |  | 2.7 | 3.4 |  |  |
|  |  | 54S253 |  |  | $\mathrm{IOH}=-2 \mathrm{~mA}$ | 2.4 | 3.4 |  |  |
|  |  | 74S253 |  |  | $1 \mathrm{OH}=-6.5 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage |  | $\begin{aligned} & V_{C C}=M I N ., I_{O L}=20 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  |  | 0.5 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level |  | Guaranteed input logical HIGH voltage for all inputs |  |  | 2 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level |  | Guaranteed input logical LOW voltage for all inputs |  |  |  |  | 0.8 | Volts |
| $V_{1}$ | Input Clamp Voltage |  | $\mathrm{V}_{\text {CC }}=$ MIN., IIN $=-18 \mathrm{~mA}$ |  |  |  |  | -1.2 | Volts |
| IIL <br> (Note 3) | Unit Load Input LOW Current |  | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ |  |  |  |  | -2 | mA |
| $I_{1 H}$ <br> (Note 3) | Unit Load Input HIGH Current |  | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  | 50 | $\mu \mathrm{A}$ |
| $1 /$ | Input HIGH Current |  | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  |  | 1 | mA |
| ${ }^{1} \mathrm{O}$ | Off-State (HIGH Impedance) <br> Output Current <br> Am54S/74S253 Only |  | $V_{C C}=M A X$. |  |  | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ |  |  | -50 |  |  |
| ${ }^{\text {ISC }}$ | Output Short Circuit Current (Note 4) |  |  | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  |  | -40 |  | -100 | mA |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current |  | $\begin{aligned} & V_{C C}=M A X . \\ & \text { (Note 5) } \end{aligned}$ |  |  |  | 45 | 70 | mA |  |
|  |  |  |  |  |  | 55 | 85 |  |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents = Unit Load Current $\times$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. ' CC is measured with all outputs open and all inputs grounded.

## Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )

| Parameters | Description |  | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Data to Output |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=280 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 6 | 9 | ns |
| ${ }^{\text {tPHL }}$ |  |  |  | 6 | 9 | ns |
| ${ }^{\text {tPLH }}$ | Select to Output |  |  |  | 11.5 | 18 | ns |
| tPHL |  |  |  | 12 | 18 |  |
| tPLH | Strobe to Output | S153 |  |  | 10 | 15 | ns |
| tpHL |  | S153 |  |  | 9 | 13.5 |  |
| ${ }^{\text {Z }} \mathrm{H}$ | Output Control to Output | S253 |  | $V_{C C}=5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=280 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 13 | 19.5 | ns |
| ${ }^{\text {Z }} \mathrm{L}$ |  | S253 |  |  |  | 14 | 21 |  |
| ${ }_{\text {thz }}$ | Output Control to Output | S253 | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=280 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |  | 5.5 | 8.5 | ns |  |
| ${ }_{\text {t }} \mathrm{L}$ |  | S253 |  |  | 9 | 14 |  |  |




Am54S/74S253 Dual 4-Input Multiplexer in a Bus-Organized System

Am54S/74S153


Am54S/74S253


DIE SIZE: $0.059^{\prime \prime} \times 0.062^{\prime \prime}$

## Am54S/74S157•Am54S/74S158•Am93S22

## Quadruple 2-Line To 1-Line Data Selectors/ Multiplexers

## Distinctive Characteristics

- Schottky clamp provides improved A.C performance.
- Selects four of eight data inputs with single select line and over-riding strobe.
- Inverting or non-inverting data output configurations.
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883


## FUNCTIONAL DESCRIPTION

These data selectors/multiplexers are used to select a 4-bit word from one of two sources. The four outputs at the Am54S/74S157•Am93S22 present true data with respect to the input data. The four outputs of the Am54S/74S158 present inverted data with respect to the inputs and also minimize propagation delay. A common active-HIGH strobe (active-LOW enable) is provided on all devices.

A single select line, $S$, is used to select one of the two multiplexer input words. When the select is LOW, the A input word is present at the output. When the select is HIGH, the B input word is present at the output.

LOGIC SYMBOLS


$$
\begin{array}{ll}
V_{C C}=\operatorname{Pin} 16 & V_{C C}=\operatorname{Pin} 16 \\
\text { GND }=\operatorname{Pin} 8 & G N D=P \text { in } 8
\end{array}
$$



MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$. |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

## ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| $A m 74 S 157, A m 74 S 158, ~ A m 93 S 22 X C$ | $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%(C O M ' L)$ | $M I N=4.75 \mathrm{~V}$ | $\mathrm{MAX}=5.25 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- | :--- |
| Am54S157, Am54S158, Am93S22XM | $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%(\mathrm{MIL})$ | $\mathrm{MIN}=4.5 \mathrm{~V}$ | $\mathrm{MAX} .=5.5 \mathrm{~V}$ |


| Parameters | Description |  | Test | itions (No |  | Min. | Typ.(Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage |  | $\begin{aligned} & V_{C C}=M I N ., I_{O H}=-1 \mathrm{~mA} \\ & V_{\text {IN }}=V_{\text {IH }} \text { or } V_{\text {IL }} \end{aligned}$ |  | MIL | 2.5 | 3.4 |  | Volts |
|  |  |  | COM'L | 2.7 | 3.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage |  |  |  | $\begin{aligned} & V_{C C}=M I N ., I_{O L}=20 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  |  | 0.5 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level |  | Guaranteed input logical HIGH voltage for all inputs |  |  | 2 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level |  | Guaranteed input logical LOW voltage for all inputs |  |  |  |  | 0.8 | Volts |
| $V_{1}$ | Input Clamp Voltage |  | $\mathrm{V}_{\text {CC }}=$ MIN., $\mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.2 | Volts |
| $I_{I L}$ <br> (Note 3) | Input LOW Current | S or G | $V_{C C}=M A X ., V_{\text {IN }}=0.5 V$ |  |  |  |  | -4 |  |
|  |  | A or B |  |  |  |  |  | -2 | mA |
| ${ }_{1} \mathrm{IH}$ | Input HIGH Current | S or G | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  | 100 |  |
| (Note 3) |  | A or B |  |  |  |  |  | 50 | $\mu \mathrm{A}$ |
| $I_{1}$ | Input HIGH Current |  | $V_{C C}=M A X ., V_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  |  | 1 | mA |
| ${ }^{\prime} \mathrm{SC}$ | Output Short Circuit Current (Note 4) |  | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  |  | -40 |  | -100 | mA |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current |  | $\begin{aligned} & V_{C C}=M A X . \\ & \text { (Note 5) } \end{aligned}$ | S157 |  |  | 50 | 78 |  |
|  |  |  | S158 |  |  | 39 | 61 | mA |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents $=$ Unit Load Current $\times$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. ICC is measured with all outputs open and 4.5 V applied to all inputs.

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )

| Parameters | Description |  | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {tPLH }}$ | Data to Output | S157 | $V_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=280 \Omega$ |  | 5 | 7.5 | ns |
|  |  | S158 |  |  | 4 | 6 |  |
| ${ }^{\text {tPHL }}$ | Data to Output | S157 |  |  | 4.5 | 6.5 | ns |
|  |  | S158 |  |  | 4 | 6 |  |
| ${ }^{\text {tPLH }}$ | Strobe to Output | S157 |  |  | 8.5 | 12.5 |  |
|  |  | S158 |  |  | 6.5 | 11.5 | ns |
| ${ }^{\text {tPHL }}$ | Strobe to Output | S157 |  |  | 7.5 | 12 | ns |
|  |  | S158 |  |  | 7 | 12 |  |
| ${ }^{\text {tPLH }}$ | Select to Output | S157 |  |  | 9.5 | 15 | ns |
|  |  | S158 |  |  | 8 | 12 |  |
| ${ }^{\text {tPHL}}$ | Select to Output | S157 |  |  | 9.5 | 15 | ns |
|  |  | S158 |  |  | 8 | 12 |  |

## FUNCTION TABLE

| INPUTS |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Strobe <br> G | Select <br> S | Data <br> A | Data <br> B | S157 <br> Y | S158 <br> Y |
| H | X | X | X | L | H |
| L | L | L | X | L | H |
| L | L | H | X | H | L |
| L | H | X | L | L | H |
| L | H | X | H | H | L |

$H=H I G H$
L = LOW
X = Don't Care

## LOADING RULES (In Unit Loads)

Fan-out

|  |  | Input | Fan-out |  |
| :---: | :---: | :---: | :---: | :---: |
| Onput/Output | Pin No.'s | Unit Load <br> HIGH | Output <br> LOW |  |
| S | 1 | 2 | - | - |
| 1A | 2 | 1 | - | - |
| 1B | 3 | 1 | - | - |
| 1Y | 4 | - | 20 | 10 |
| 2A | 5 | 1 | - | - |
| 2B | 6 | 1 | - | - |
| 2Y | 7 | - | 20 | 10 |
| GND | 8 | - | - | - |
| 3Y | 9 | - | 20 | 10 |
| 3B | 10 | 1 | - | - |
| 3A | 11 | 1 | - | - |
| 4Y | 12 | - | 20 | 10 |
| 4B | 13 | 1 | - | - |
| 4A | 14 | 1 | - | - |
| G | 15 | 2 | - | - |
| VCC | 16 | - | - | - |

A Schottky TTL Unit Load is defined as $50 \mu \mathrm{~A}$ measured at 2.7 V HIGH and -2.0 mA measured at 0.5 V LOW

## DEFINITION OF FUNCTIONAL TERMS

1A, 2A, 3A, 4A The data inputs for the 4 -bits of the $A$ word.
$1 B, 2 B, 3 B, 4 B$ The data inputs for the 4 -bits of the $B$ word.
$1 \mathrm{Y}, 2 \mathrm{Y} 3 \mathrm{Y}, 4 \mathrm{Y}$ The four outputs of the multiplexer.
G Strobe When the strobe is HIGH, the four outputs of the Am54S/74S157 (Am93S22) are LOW and the outputs of the Am54S/74S158 are HIGH. When the strobe is LOW, the devices are enable to pass data.
S Select When the select input is LOW, the A word is present at the output. When the select input is HIGH, the B word is present at the output.

## SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.

## APPLICATION



Dual 10-Input Multiplexer
Two 10 -input multiplexers are shown above with the select lines common to the two multiplexers. Inputs are selected by an 8421 BCD Address.

## Metallization and Pad Layouts

Am54S/74S157


DIE SIZE 0.065" $\times 0.069^{\prime \prime}$

Am54S/74S158


DIE SIZE 0.065" $\times 0.069^{\prime \prime}$

# Am54S/74S160•Am54S/74S161 <br> BCD Decade/Four-Bit Binary Counters 

## Distinctive Characteristics

- Fully synchronous counting
- Fully synchronous parallel loading
- Edge-triggered clock action
- Advanced Schottky technology
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883


## FUNCTIONAL DESCRIPTION

The Am54S/74S160 and Am54S/74S161 are fully synchronous 4 -bit decimal and binary counters. With the parallel enable ( $\overline{\mathrm{PE}}$ ) LOW, data on the $\mathrm{P}_{0}-\mathrm{P}_{3}$ inputs is parallel loaded on the positive clock transition. When $\overline{\mathrm{PE}}$ is HIGH and both count enables CEP and CET are also HIGH, counting will occur on the LOW-to-HIGH clock transition.
The terminal count state ( 1001 for the Am54S/74S160 and 1111 for the Am54S/74S161) is decoded and ANDed with CET in the terminal count (TC) output. If CET is HIGH and the counter is in its terminal count state, then TC is HIGH.
Both counters have an asynchronous master reset ( $\overline{\mathrm{MR}}$ ). A LOW on the $\overline{M R}$ input forces the Q outputs LOW independent of all other inputs. The only requirements on the $\overline{P E}, C E P, C E T$ and $P_{0}-P_{3}$ inputs is that they meet the set-up time requirements before the clock LOW-to-HIGH transition.

LOGIC SYMBOL

$V_{C C}=P$ in 16
$G N D=P$ in 8

LOGIC DIAGRAMS

Am54S/74S160


Am54S/74S161


## ORDERING INFORMATION

|  |  | Am54S/ | Am54S/ |
| :---: | :---: | :---: | :---: |
| 74S160 | 74S161 |  |  |
| Package | Temperature | Order <br> Range | Number | | Order |
| :---: |
| Number |

## CONNECTION DIAGRAM

Top View


Note: Pin 1 is marked for orientation.

## MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to +V CC max. |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| $A m 74 S 160 X, A m 74 S 161 X$ | $T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%(C O M ' L)$ | $M I N .=4.75 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- |
| $A m 54 S 160 X, A m 54 S 161 X$ | $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%(\mathrm{MIL})$ | $M A X .=5.25 \mathrm{~V}$ |


| Parameters | Description | Test Conditions (Note 1) |  |  | Min. | Typ. (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O H}=-1 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  | MIL. | 2.5 | 3.4 |  | Volts |
|  |  |  |  | COM'L | 2.7 | 3.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., I_{\mathrm{OL}}=20 \mathrm{~mA} \\ & \mathrm{~V}_{I N}=\mathrm{V}_{I H} \text { or } \mathrm{V}_{I L} \end{aligned}$ |  |  |  | 0.35 | 0.5 | Volts |
| $\mathrm{V}_{\mathbf{I H}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  |  | 0.8 | Volts |
| $\mathrm{V}_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.2 | Volts |
| IIL (Note 3) | Input LOW Current | $\begin{aligned} & V_{C C}=M A X ., \\ & V_{I N}=0.5 \mathrm{~V} \end{aligned}$ | P; MR; CEP |  |  |  | -2.0 | mA |
|  |  |  | CET |  |  |  | -3.0 |  |
|  |  |  | $\overline{\text { PE }}$ |  |  |  | -4.0 |  |
|  |  |  | CP |  |  |  | -5.0 |  |
| $I_{1 H}$ (Note 3) | Input HIGH Current | $\begin{aligned} & V_{C C}=M A X . \\ & V_{I N}=2.7 V \end{aligned}$ | P; $\bar{M}$ | ; CEP |  |  | 50 | $\mu \mathrm{A}$ |
|  |  |  | C |  |  |  | 75 |  |
|  |  |  | $\overline{\text { PE }}$ |  |  |  | 100 |  |
|  |  |  | C |  |  |  | 125 |  |
| 1 | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  |  | 1.0 | mA |
| Isc | Output Short Circuit Current (Note 4) | $\mathrm{V}_{C C}=$ MAX . |  |  | -40 | -65 | -100 | mA |
| ICC | Power Supply Current | $\mathrm{V}_{\text {CC }}=$ MAX. (Note 5) |  |  |  | 82 | 127 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents $=$ Unit Load Current $\times$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. Outputs open; $\overline{M R}=O V$; all other inputs HIGH.

## Metallization and Pad Layouts



DIE SIZE 0.078" $\times 0.096^{\prime \prime}$


DIE SIZE 0.078" $\times 0.096^{\prime \prime}$

SWITCHING CHARACTERISTICS $\left(T_{A}=+25^{\circ}\right)$

| Pàrameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $f_{\text {MAX }}$ | Count Frequency | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=280 \Omega$ | 70 | 100 |  | MHz |
| tPLH | Clock to Q |  |  | 6 | 9 | ns |
| tPHL |  |  |  | 8.5 | 13 |  |
| tPLH | Clock to TC |  |  | 12 | 18 | ns |
| ${ }_{\text {tPHL }}$ |  |  |  | 8 | 12 |  |
| tPLH | CET to TC |  |  | 6.5 | 10 | ns |
| ${ }_{\text {t }}$ HHL |  |  |  | 6.5 | 10 |  |
| tPHL | $\overline{\mathrm{MR}}$ to Q |  |  | 14 | 20 | ns |
| $\mathrm{t}_{\mathbf{S}}$ | Recovery Time for MR (inactive) |  | 6 |  |  | ns |
| ${ }^{\text {tpw }}$ | Master Reset Pulse Width |  | 13 |  |  | ns |
| $t_{\text {pw }}$ | Clock Pulse Width HIGH |  | 6 |  |  | ns |
|  | Clock Pulse Width LOW |  | 10 |  |  |  |
| $\mathrm{t}_{\mathbf{s}}$ | Data to Clock |  | 8 |  |  | ns |
| $t_{h}$ |  |  | 0 |  |  |  |
| $\mathrm{t}_{\text {s }}$ | $\overline{\mathrm{PE}}$ to Clock |  | 16 |  |  | ns |
| th |  |  | 0 |  |  |  |
| $\mathrm{t}_{\mathrm{s}}$ | CEP or CET to Clock |  | 12 |  |  | ns |
| $t_{\text {h }}$ |  |  | 0 |  |  |  |

## APPLICATIONS

SYNCHRONOUS MULTISTAGE COUNTING USING CET INPUT ONLY


FASTER SYNCHRONOUS MULTISTAGE COUNTING USING CET AND CEP INPUTS


## DEFINITION OF FUNCTIONAL TERMS

$\overline{\mathrm{PE}}$ Parallel Enable. When $\overline{\mathrm{PE}}$ is LOW, the parallel inputs, $\mathrm{P}_{0}$ through $P_{3}$, are enabled. When $\overline{P E}$ is HIGH, the count function is possible.
CEP Count Enable Parallel. CEP is one of the count enable inputs that must be HIGH for the counter to count.
CET Count Enable Trickle. CET is one of the count enable inputs that must be HIGH for the counter to count. In addition, CET is included in the TC output gate and must be HIGH for TC to be HIGH.
CP Clock Pulse. Causes the required output change on the LOW-to-HIGH transition (Edge-triggered).
$\overline{\text { MR }}$ Master Reset. When the asynchronous master reset is LOW, the $\mathrm{Q}_{0}$ through $\mathrm{O}_{3}$ outputs will be LOW regardless of the other inputs.
$\mathbf{P}_{0}, \mathbf{P}_{1}, \mathbf{P}_{2}, \mathbf{P}_{3}$ The parallel data inputs for the four internal flip-flops.
$\mathbf{O}_{0}, \mathbf{Q}_{1}, \mathbf{Q}_{2}, \mathbf{Q}_{3}$ The four parallel outputs from the counter.
TC Terminal Count. The terminal count output will be HIGH for CET HIGH and binary nine on the Am54S/74S160 or CET HIGH and binary 15 on the Am54S/74S161.

## LOADING RULES (In Unit Loads)

## Fan-out

| Input/Output | Pin No.'s | Input <br> Unit Load | Output <br> HIGH | Output <br> LOW |
| :--- | :--- | :--- | :--- | :--- |


| $\overline{M R}$ | 1 | 1 | - | - |
| :--- | :---: | :---: | :---: | :---: |
| $\mathbf{C P}$ | 2 | 2.5 | - | - |
| $\mathbf{P}_{0}$ | 3 | 1 | - | - |
| $\mathbf{P}_{1}$ | 4 | 1 | - | - |
| $\mathbf{P}_{2}$ | 5 | 1 | - | - |
| $\mathbf{P}_{3}$ | 6 | 1 | - | - |
| $\mathbf{C E P}$ | 7 | 1 | - | - |
| $\mathbf{G N D}$ | 8 | - | - | - |
| $\overline{\mathbf{P E}}$ | 10 | 2 | - | - |
| $\mathbf{C E T}$ | 11 | - | - | - |
| $\mathbf{Q}_{3}$ | 12 | - | 20 | 10 |
| $\mathbf{Q}_{2}$ | 13 | - | 20 | 10 |
| $\mathbf{Q}_{1}$ | 14 | - | 20 | 10 |
| $\mathbf{Q}_{0}$ | 15 | - | 20 | 10 |
| $\mathbf{T C}$ | 16 | - | - | - |
| $\mathbf{V}_{\mathbf{C C}}$ |  |  |  |  |

A Schottky TTL Unit Load is defined as $50 \mu \mathrm{~A}$ measured at 2.7V HIGH and -2.0 mA measured at 0.5 V LOW.

FUNCTION TABLE

| INPUTS |  |  |  |  |  |  |  |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CP | $\overline{\mathrm{MR}}$ | $\overline{\text { PE }}$ | CEP | CET | $\mathrm{P}_{0}$ | $\mathrm{P}_{1}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{3}$ | $\mathrm{O}_{0}$ | $\mathbf{Q}_{1}$ | $\mathrm{Q}_{2}$ | $\mathrm{Q}_{3}$ |
| $\times$ | L | X | $x$ | X | X | X | X | X | L | L | L | L |
| $\uparrow$ | H | L | X | X | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ |
| $\uparrow$ | H | H | L | L | X | X | X | X | NC | NC | NC | NC |
| $\uparrow$ | H | H | L | H | X | $x$ | X | X | NC | NC | NC | NC |
| $\uparrow$ | H | H | H | L | $x$ | $x$ | X | $x$ | NC | NC | NC | NC |
| $\uparrow$ | H | H | H | H | X | X | X | X | COUNT |  |  |  |

$$
\begin{array}{ll}
H=\text { HIGH } & \text { NC }=\text { No Change } \\
L=L O W & \text { Di may be either HIGH or LOW } \\
X=\text { Don't Care } & \uparrow \text { LOW-to-HIGH Transition }
\end{array}
$$

TERMINAL COUNT (TC) TRUTH TABLE

| Am54S/74S160 |  |  |  |  | Am54S/74S161 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CET | $\mathrm{O}_{0}$ | $\mathrm{Q}_{1}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{3}$ | CET | $\mathrm{O}_{0}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{3}$ |  |
| H | H | L | L | H | H | H | H | H | H | H |
| L | $\times$ | x | x | x | L | x | x | x | $\times$ | L |
| x | L | $\times$ | x | x | x | L | x | $\times$ | $\times$ | L |
| x | x | H | $\times$ | x | x | $\times$ | L | x | x | L |
| x | x | x | H | x | x | $x$ | x | L | $\times$ | L |
| x | X | X | X | L | x | x | $\times$ | $\times$ | L | L |

[^38]
## SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.

# Am54S/74S174•Am54S/74S175 <br> Hex/Quadruple D-Type Flip Flops With Clear 

## Distinctive Characteristics

- 4-Bit and 6-Bit high-speed parallel registers.
- Common clock and common clear.
- Positive edge-triggered D flip-flops
- 100\% reliability assurance testing in compliance with MIL-STD-883.


## FUNCTIONAL DESCRIPTION

The Am54S/74S174 is a six-bit, high-speed register and the Am54S/74S175 is a four-bit, high-speed register built using advanced Schottky technology. The registers consist of D-type flip-flops with a buffered common clock and an asynchronous active LOW buffered clear.
When the clear is LOW, the Q outputs are LOW independent of the other inputs. Information meeting the set-up requirements of the D inputs is transferred to the Q outputs on the positive-going edge of the clock pulse.

## LOGIC SYMBOLS



$$
\begin{aligned}
& V_{C C}=\operatorname{Pin} 16 \\
& G N D=\operatorname{Pin} 8
\end{aligned}
$$

LOGIC DIAGRAMS
Am54S/74S174

Am54S/74S175


ORDERING INFORMATION

| ORDERING INFORMATION |  |  |  |
| :---: | :---: | :---: | :---: |
| Package Type | Temperature Range | $\begin{gathered} \text { Am54S/ } \\ 74 \mathrm{~S} 174 \\ \text { Order } \\ \text { Number } \end{gathered}$ | Am54S/ <br> 74S175 <br> Order <br> Number |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | SN74S174N | SN74S175N |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | SN74S174J | SN74S175J |
| Dice | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | SN74S174X | SN74S175X |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SN54S174J | SN54S175J |
| Hermetic Flat Pak | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SN54S174W | SN54S175W |
| Dice | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SN54S174X | SN54S175X |

CONNECTION DIAGRAMS
Top Views

Note: Pin 1 is marked for orientation.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+\mathbf{1 5 0 ^ { \circ } \mathrm { C }}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+\mathbf{1 2 5 ^ { \circ } \mathrm { C }}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | $\mathbf{3 0 \mathrm { mA }}$ |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)


Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \vee, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents $=$ Unit Load Current $\times$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. All outputs open and 4.5 V applied to the data and clear inputs. Measured after a momentary ground, then 4.5 V applied to the clock input.

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )

| Parameters |  | ription | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}$ | Clock to Output |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=280 \Omega$ |  | 8 | 12 | ns |
| $t_{\text {PHL }}$ |  |  |  | 11.5 | 17 |  |
| tPLH | Clear to Output |  |  |  | 10 | 15 | ns |
| $t_{\text {PHL }}$ |  |  |  | 13 | 22 |  |
|  | Pulse Width | Clock |  | 7 |  |  | ns |
| ${ }^{\text {tpw }}$ |  | Clear |  | 10 |  |  |  |
| $\mathrm{t}_{\text {s }}$ | Data Set-up Time |  |  | 5 |  |  | ns |
| $\mathrm{t}_{\text {s }}$ | Set-up Time. Clear Recovery (in-active) to Clock |  |  | 5 |  |  | ns |
| $t_{\text {h }}$ | Data Hold Time |  |  | 3 |  |  | ns |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Clock Frequency |  |  | 75 | 110 |  | MHz |



(Am54S/74S181 in ADD mode)
6-Bit Input, Integrate and Dump for
Magnitude-Only Arithmetic ( 65 samples min. before overflow)

Am54S/74S174


DIE SIZE: $0.070^{\prime \prime} \times 0.083^{\prime \prime}$

Metallization and Pad Layouts
Am54S/74S175


DIE SIZE: $0.067^{\prime \prime} \times 0.073^{\prime \prime}$

## Am54S/74S181

Four-Bit Arithmetic Logic Unit/Function Generator

## Distinctive Characteristics

- Advanced Schottky technology
- Performs 16 arithmetic operations including add, subtract, double and compare.
- Performs all 16 possible logic operations of two variables in typically 11 ns .
- Typical 4-bit add time is 11 ns and carry time is 6 ns .
- Full look-ahead capability for high-speed arithmetic operation on long words.
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.


## FUNCTIONAL DESCRIPTION

The Am54S/74S181 is a 4-bit, high-speed parallel Arithmetic Logic Unit (ALU)/Digital Function Generator. When the mode control (M) is LOW the 16 arithmetic operations are performed under the control of the four select inputs. When the mode control is HIGH the sixteen logic operations are performed on an individual bit basis between the two 4-bit parallel words under the control of the fourselect inputs.
An internal full look-ahead carry scheme is used for highspeed arithmetic operations and provision is made for further look-ahead by including both carry propagate $(\bar{P})$ and carry generate ( $\overline{\mathrm{G}}$ ) outputs.

An open collector output $A=B$ is used to signal the equivalence of the two parallel words. The open collector feature allows for the equivalence function to be expanded as a wired-AND connection for larger word lengths.

In many systems, the carry output $C_{n+4}$ is connected to the next higher $C_{n}$ to provide ripple block arithmetic. The ALU can be used with either active HIGH or active LOW inputs and can be ripple expanded or full look-ahead expanded in either mode. The connection pattern is identical for either logic representation.


MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 24 to Pin 12) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless otherwise noted)

| Am74S181 | $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%(C O M ' L)$ | $\mathrm{MIN} .=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V}$ |
| :---: | :---: | :---: | :---: | :---: |
| Am54S181 | $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=5.0 V \pm 10 \%(\mathrm{MIL})$ | $\mathrm{MIN} .=4.5 \mathrm{~V}$ | MAX $=5.5 \mathrm{~V}$ |


| Parameters | Description |  | Test Conditions (Note 1) |  | Min. | (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Except A=B Output) |  | $V_{C C}=$ MIN., $I_{O H}=-1 \mathrm{~mA}$ | 54 S | 2.5 | 3.4 |  | Volts |
|  |  |  | $V_{\text {IN }}=V_{\text {IH }}$ or $V_{\text {IL }}$ | 74 S | 2.7 | 3.4 |  |  |
| $\mathrm{v}_{\text {OL }}$ | Output LOW Voltage |  | $\begin{aligned} & V_{C C}=M I N ., I O L=20 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  | 0.5 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level |  | Guaranteed input logical HIGH voltage for all inputs |  | 2 |  |  | Volts |
| $V_{\text {IL }}$ | Input Low Level |  | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| $\mathrm{V}_{1}$ | Input Clamp Voltage |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | Volts |
| ${ }^{\mathrm{IOH}}$ | Output HIGH Current for $\mathrm{A}=\mathrm{B}$ Output |  | $\begin{aligned} & V_{C C}=M I N ., V_{O H}=5.5 \mathrm{~V} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  | 250 | $\mu \mathrm{A}$ |
| IIL (Note 3) | Input LOW Current | M | $V_{C C}=M A X ., V_{I N}=0.5 \mathrm{~V}$ |  |  |  | -2 | mA |
|  |  | $\overline{\mathrm{A}}_{i}$ or $\overline{\mathrm{B}}_{i}$ |  |  |  |  | -6 |  |
|  |  | $\mathrm{S}_{\mathrm{i}}$ |  |  |  |  | -8 |  |
|  |  | $\mathrm{C}_{n}$ |  |  |  |  | -10 |  |
| $I_{1 H}$ <br> (Note 3) | Input HIGH Current | M | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\overline{\mathrm{A}}_{i}$ or $\overline{\mathrm{B}}_{i}$ |  |  |  |  | 150 |  |
|  |  | $\mathrm{s}_{\mathrm{i}}$ |  |  |  |  | 200 |  |
|  |  | $\mathrm{C}_{\mathrm{n}}$ |  |  |  |  | 250 |  |
| 1 | Input HIGH Current |  | $V_{C C}=$ MAX., $V_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1 | mA |
| Isc | Output Short Circuit Current (Note 4) (Except A = B Output) |  | $V_{C C}=$ MAX . |  | -40 |  | -100 | mA |
| ICC | Power Supply Current (Note 5) |  | $V_{C C}=$ MAX . |  |  | 120 | 180 | mA |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{~T}_{\mathrm{A}}=125^{\circ} \mathrm{C} \\ & \text { Am54S Flat Package (W) Only } \end{aligned}$ |  |  |  | 159 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents $=$ Unit Load Current $\times$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. I CC is measured under two conditions - typ. and max. apply to both.
A. $S_{i}, M, A_{i}$ at 4.5 V ; all other inputs grounded; outputs open.
B. $S_{i}, M$ at 4.5 V ; all other inputs grounded; outputs open.

Am54S/74S181
SWITCHING CHARACTERISTICS $\left(V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=280 \Omega\right)$

| Parameter | From (Input) | To (Output) | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | $C_{n}$ | $C_{n+4}$ |  |  | 5 | 10.5 | ns |
| tPHL |  |  |  |  | 7 | 10.5 |  |
| tPLH | $\mathrm{C}_{\mathrm{n}}$ | $\bar{F}_{i}$ | $M=O V$ <br> (SUM or DIFF mode) |  | 7 | 12 | ns |
| tPHL |  |  |  |  | 6 | 12 |  |
| tPLH | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\overline{\mathrm{G}}$ | $\begin{gathered} M=0 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=4.5 \mathrm{~V} \\ \mathrm{~S}_{1}=\mathrm{S}_{2}=0 \mathrm{~V}(\text { SUM mode }) \end{gathered}$ |  | 8 | 12 | ns |
| tPHL |  |  |  |  | 7 | 12 |  |
| tPLH | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\overline{\mathrm{G}}$ | $\begin{gathered} M=0 V, S_{0}=S_{3}=0 V, \\ S_{1}=S_{2}=4.5 V(D I F F \text { mode }) \end{gathered}$ |  | 10 | 15 | ns |
| ${ }_{\text {tPHL }}$ |  |  |  |  | 10 | 15 |  |
| tPLH | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\overline{\mathrm{P}}$ | $\begin{array}{r} M=0 V, S_{0}=S_{3}=4.5 V \\ S_{1}=S_{2}=0 V(S U M \text { mode }) \end{array}$ |  | 7.5 | 12 | ns |
| tPHL |  |  |  |  | 7.5 | 12 |  |
| tPLH | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\bar{P}$ | $\begin{gathered} \mathrm{M}=0 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=0 \mathrm{~V}, \\ \mathrm{~S}_{1}=\mathrm{S}_{2}=4.5 \mathrm{~V}(\mathrm{DIFF} \text { mode }) \end{gathered}$ |  | 10 | 15 | ns |
| $t_{\text {PHL }}$ |  |  |  |  | 10.5 | 15 |  |
| $t \mathrm{PLH}$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $F_{j}(\mathrm{j} \geqslant \mathrm{i})$ | $\begin{array}{r} M=0 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=4.5 \mathrm{~V} \\ \mathrm{~S}_{1}=\mathrm{S}_{2}=0 \mathrm{~V}(\mathrm{SUM} \text { mode }) \end{array}$ |  | 10 | 16.5 | ns |
| tPHL |  |  |  |  | 7 | 16.5 |  |
| tPLH | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $F_{j}(\mathrm{j} \geqslant \mathrm{i})$ | $\begin{gathered} M=0 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=0 \mathrm{~V}, \\ S_{1}=S_{2}=4.5 \mathrm{~V}(\mathrm{DIFF} \text { mode }) \end{gathered}$ |  | 12 | 20 | ns |
| tPHL |  |  |  |  | 9 | 22 |  |
| tPLH | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\bar{F}_{i+1}$ | $\begin{aligned} M & =0 V, S_{0}=S_{3}=4.5 \mathrm{~V} \\ S_{1} & =S_{2}=0 V(S U M \text { mode }) \end{aligned}$ |  | 11 | 16.5 | ns |
| ${ }_{\text {tPHL }}$ |  |  |  |  | 11 | 16.5 |  |
| tPLH | $\overline{A_{i}}$ or $\overline{B_{i}}$ | $\bar{F}_{i+1}$ | $\begin{gathered} M=0 \mathrm{~V}, S_{0}=S_{3}=0 \mathrm{~V} \\ \left.S_{1}=S_{2}=4.5 \mathrm{~V} \text { (DIFF mode }\right) \end{gathered}$ |  | 14 | 20 | ns |
| tPHL |  |  |  |  | 14 | 22 |  |
| tPLH | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\overline{F_{i}}$ | $\mathrm{M}=4.5 \mathrm{~V}$ (LOGIC mode) |  | 12 | 20 | ns |
| tPHL |  |  |  |  | 9 | 22 |  |
| tPLH | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $C_{n+4}$ | $\begin{gathered} M=0 \mathrm{~V}, S_{0}=S_{3}=4.5 \mathrm{~V} \\ S_{1}=S_{2}=0 \mathrm{~V}(S U M \text { mode }) \end{gathered}$ |  | 12.5 | 18.5 | ns |
| tPHL |  |  |  |  | 12.5 | 18.5 |  |
| tPLH | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $C_{n+4}$ | $\begin{gathered} M=0 V, S_{0}=S_{3}=0 \mathrm{~V}, \\ \left.S_{1}=S_{2}=4.5 \mathrm{~V} \text { (DIFF mode }\right) \end{gathered}$ |  | 14 | 23 | ns |
| tPHL |  |  |  |  | 15 | 23 |  |
| tPLH | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $A=B$ | $\begin{gathered} M=0 V, S_{0}=S_{3}=0 V \\ S_{1}=S_{2}=4.5 \mathrm{~V}(\text { DIFF mode }) \end{gathered}$ |  | 15 | 23 | ns |
| tPHL |  |  |  |  | 19 | 30 |  |

OPERATION TABLE

| CONTROL INPUTS |  |  |  | ACTIVE LOW INPUTS AND OUTPUTS |  | ACTIVE HIGH INPUTS AND OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{S}_{0}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{2}$ | $\mathrm{S}_{3}$ | Arithmetic ( $M=L, C_{n}=L$ ) | Logic ( $M=H$ ) | Arithmetic ( $M=L, \bar{C}_{n}=H$ ) | Logic ( $\mathrm{M}=\mathrm{H}$ ) |
| L | L | L | L | A minus 1 | $\overline{\mathrm{A}}$ | A | $\overline{\mathrm{A}}$ |
| H | L | L | L | AB minus 1 | $\overline{\mathrm{AB}}$ | $A+B$ | $\overline{A+B}$ |
| L | H | L | L | $A \bar{B}$ minus 1 | $\bar{A}+B$ | $A+\bar{B}$ | $\overline{\mathrm{A}} \mathrm{B}$ |
| H | H | L | L | minus 1 (2's comp.) | Logic '1' | minus 1 (2's comp.) | Logic '0' |
| L | L | H | L | A plus $[\mathrm{A}+\overline{\mathrm{B}}]$ | $\overline{A+B}$ | A plus $A \bar{B}$ | $\overline{\mathrm{AB}}$ |
| H | L | H | L | $A B$ plus $[A+\bar{B}]$ | $\bar{B}$ | $A \bar{B}$ plus $[A+B]$ | $\overline{\mathrm{B}}$ |
| L | H | H | L | $A$ minus $B$ minus 1 | $\overline{\mathrm{A} \oplus \mathrm{B}}$ | $A$ mious $B$ minus 1 | $A \oplus B$ |
| H | H | H | L | $A+\bar{B}$ | $A+\bar{B}$ | $A \bar{B}$ minus 1 | $A \bar{B}$ |
| L | L | L | H | A plus [ $A+B$ ] | $\overline{\mathrm{A}} \mathrm{B}$ | A plus $A B$ | $\overline{\mathrm{A}}+\mathrm{B}$ |
| H | L | L | H | A plus B | $A \oplus B$ | $A$ plus B | $\overline{\mathrm{A} \oplus \mathrm{B}}$ |
| $\underline{L}$ | H | L | H | $A \bar{B}$ plus $[A+B]$ | B | $A B$ plus $[A+\bar{B}]$ | B |
| H | H | L | H | $A+B$ | A + B | $A B$ minus 1 | $A B$ |
| L | L | H | H | A plus $A(2 \times A)$ | Logic ' 0 ' | A plus $\mathrm{A}(2 \times \mathrm{A})$ | Logic '1' |
| H | L | H | H | $A$ plus $A B$ | $A \bar{B}$ | A plus $[A+B]$ | $A+\bar{B}$ |
| L | H | H | H | A plus $A \bar{B}$ | $A B$ | A plus $[A+\bar{B}]$ | $A+B$ |
| H | H | H | H | A | A | A minus 1 | A |
| $\mathrm{L}=$ LOW Voltage Level <br> H = HIGH Voltage Level |  |  |  |  |  |  |  |

## DEFINITION OF FUNCTIONAL TERMS

$\overline{\mathrm{A}}_{0}, \overline{\mathrm{~A}}_{1}, \overline{\mathrm{~A}}_{2}, \overline{\mathrm{~A}}_{3}$ The A data inputs.
$\bar{B}_{0}, \overline{\mathrm{~B}}_{1}, \overline{\mathrm{~B}}_{2}, \overline{\mathrm{~B}}_{3}$ The B data inputs.
$\mathbf{S}_{\mathbf{0}}, \mathbf{S}_{\mathbf{1}}, \mathbf{S}_{\mathbf{2}}, \mathbf{S}_{\mathbf{3}}$ The control inputs used to determine the arithmetic or logic function performed.
$\bar{F}_{0}, \bar{F}_{1}, \bar{F}_{2}, \bar{F}_{3}$ The data outputs of the ALU.
$\mathbf{M}$ The mode control inputs used to select either the arithmetic or logic operations.
$\mathbf{C}_{\boldsymbol{n}}$ The carry-in input of the ALU.
$\mathbf{C}_{\mathrm{n}+4}$ The carry-look-ahead output of the four-bit input field. $\overline{\mathbf{G}}$ The carry-generate output for use in multi-level lookahead schemes.
$\overline{\mathbf{P}}$ The carry-propagate output for use in multi-level lookahead schemes.
A = B The open collector comparator output that can be used to determine equivalence. This output is HIGH whenever the four $\bar{F}$ outputs are HIGH.

## USER NOTES

1. Throughout this data sheet, the active LOW input and output terminology has been used. For the active HIGH definition, the nomenclautre shown under the active HIGH logic symbol should be substituted.
2. Arithmetic operations are performed on a word basis.
3. Logic operations are performed on a bit basis.
4. Arithmetic in 1's complement notation requires an end around carry.
5. Subtraction in 2 's complement notation requires a carry in ( $\mathrm{C}_{\mathrm{n}}=$ HIGH) for the active LOW case and ( $\overline{\mathrm{C}}_{\mathrm{n}}=$ LOW) for the active HIGH case.
6. The $A=B$ output only indicates that the four $\bar{F}$ outputs are all HIGH.

LOADING RULES (In Unit Loads)

|  |  | Output Drive |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input/Output | Pin No.'s | Input <br> Unit Load | HIGH | Output <br> LOW |


| $\bar{B}_{0}$ | 1 | 3 | - | - |
| :---: | :---: | :---: | :---: | :---: |
| $\bar{A}_{0}$ | 2 | 3 | - | - |
| $\mathrm{S}_{3}$ | 3 | 4 | - | - |
| $\mathrm{S}_{2}$ | 4 | 4 | - | - |
| $\mathrm{S}_{1}$ | 5 | 4 | - | - |
| $\mathrm{S}_{0}$ | 6 | 4 | - | - |
| $\mathrm{C}_{\mathrm{n}}$ | 7 | 5 | - | - |
| M | 8 | 1 | - | - |
| $\bar{F}_{0}$ | 9 | - | 20 | 10 |
| $\bar{F}_{1}$ | 10 | - | 20 | 10 |
| $\bar{F}_{2}$ | 11 | - | 20 | 10 |
| GND | 12 | - | - | - |
| $\bar{F}_{3}$ | 13 | - | 20 | 10 |
| $A=B$ | 14 | - | O/C | 10 |
| $\overline{\mathbf{P}}$ | 15 | - | 20 | 10 |
| $C_{n+4}$ | 16 | - | 20 | 10 |
| $\overline{\mathbf{G}}$ | 17 | - | 20 | 10 |
| $\overline{\mathbf{B}}_{3}$ | 18 | 3 | - | - |
| $\overline{\mathbf{A}}_{3}$ | 19 | 3 | - | - |
| $\bar{B}_{2}$ | 20 | 3 | - | - |
| $\bar{A}_{2}$ | 21 | 3 | - | - |
| $\bar{B}_{1}$ | 22 | 3 | - | - |
| $\overline{\mathbf{A}}_{1}$ | 23 | 3 | - | - |
| $\mathrm{V}_{\text {CC }}$ | 24 | - | - | - |

$\mathrm{O} / \mathrm{C}=$ Open Collector
A Schottky unit load is defined as $50 \mu \mathrm{~A}$ measured at 2.7 V HIGH and -2.0 mA measured at 0.5 V LOW.

## SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.

## SUM MODE TEST TABLE

FUNCTION INPUTS: $S_{0}=S_{3}=4.5 \mathrm{~V}, \mathrm{~S}_{1}=\mathrm{S}_{2}=\mathrm{M}=0 \mathrm{~V}$

| Parameter | Input Under Test | Other Input Same Bit |  | Other Data Inputs |  | Output Under Test | Output <br> Waveform |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Apply 4.5V | Apply 0V | Apply 4.5V | Apply 0V |  |  |
| ${ }^{\text {tPLH }}$ | $\bar{A}_{i}$ | $\bar{B}_{i}$ | None | Remaining $\bar{A}$ and $\bar{B}$ | $c_{n}$ | $\bar{F}_{i}\left(i_{i} \geqslant{ }_{j}\right)$ | $\begin{aligned} & \text { In- } \\ & \text { Phase } \end{aligned}$ |
| ${ }_{\text {tPLH }}$ | $\bar{B}_{i}$ | $\bar{A}_{i}$ | None | Remaining $\overline{\mathbf{A}}$ and $\overline{\mathbf{B}}$ | $\mathrm{C}_{n}$ | $\bar{F}_{i}\left(\geqslant_{i}\right)$ | $\begin{aligned} & \text { In- } \\ & \text { Phase } \end{aligned}$ |
| tPLH | $\bar{A}_{i}$ | $\bar{B}_{i}$ | None | $c_{n}$ | Remaining $\bar{A}$ and $\bar{B}$ | $\bar{F}_{i+1}$ | InPhase |
| ${ }^{\text {tPLH }}$ | $\bar{B}_{\mathbf{i}}$ | $\bar{A}_{i}$ | None | $c_{n}$ | Remaining $\overline{\mathrm{A}}$ and $\overline{\mathrm{B}}$ | $\bar{F}_{i+1}$ | In- Phase |
| ${ }_{\text {tPLH }}$ | $\bar{A}_{i}$ | $\bar{B}_{\mathbf{i}}$ | None | None | Remaining $\overline{\mathrm{A}}$ and $\overline{\mathrm{B}}, \mathrm{C}_{\mathrm{n}}$ | $\overline{\mathbf{P}}$ | $\begin{aligned} & \text { In- } \\ & \text { Phase } \end{aligned}$ |
| ${ }_{\text {tPLH }}$ | $\bar{B}_{i}$ | $\bar{A}_{i}$ | None | None | Remaining $\bar{A}$ and $\bar{B}, C_{n}$ | $\overline{\mathbf{P}}$ | InPhase |
| ${ }^{\text {tPLH }}$ | $\bar{A}_{i}$ | None | $\bar{B}_{i}$ | Remaining $\overline{\mathrm{B}}$ | Remaining $\bar{A}, \mathrm{C}_{\mathrm{n}}$ | $\overline{\text { G }}$ | In- Phase |
| ${ }_{\text {tPLH }}$ | $\bar{B}_{i}$ | None | $\bar{A}_{i}$ | Remaining $\overline{\mathrm{B}}$ | Remaining $\bar{A}, \mathrm{C}_{\mathrm{n}}$ | $\overline{\mathrm{G}}$ | InPhase |
| ${ }_{\text {tPLH }}$ | $\bar{A}_{i}$ | None | $\bar{B}_{i}$ | Remaining $\overline{\mathrm{B}}$ | Remaining $\bar{A}, \mathrm{C}_{\mathrm{n}}$ | $C_{n+4}$ | Out-of- <br> Phase |
| ${ }^{\text {tPLH }}$ | $\bar{B}_{i}$ | None | $\bar{A}_{i}$ | Remaining $\overline{\mathrm{B}}$ | Remaining $\overline{\mathrm{A}}, \mathrm{C}_{\boldsymbol{n}}$ | $C_{n+4}$ | Out-of- <br> Phase |
| ${ }_{\text {tPLH }}$ | $c_{n}$ | None | None | All $\bar{A}$ | All $\bar{B}$ | Any $\bar{F}$ or $\mathrm{C}_{\mathrm{n}+4}$ | InPhase |

DIFF MODE TEST TABLE
FUNCTION INPUTS: $\mathrm{S}_{1}=\mathrm{S}_{2}=4.5 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=\mathrm{M}=0 \mathrm{~V}$

| Parameter | Under Test | Other Input Same Bit |  | Other Data Inputs |  | Output Under Test | Output Waveform |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Apply 4.5V | Apply 0V | Apply 4.5V | Apply 0 V |  |  |
| $t_{\text {PLH }}$ | $\bar{A}_{i}$ | None | $\bar{B}_{i}$ | Remaining $\overline{\mathrm{A}}$ | Remaining $\overline{\mathrm{B}}, \mathrm{C}_{\mathrm{n}}$ | $\bar{F}_{i}\left({ }_{i} \geqslant{ }_{i}\right)$ | $\ln -$Phase |
| ${ }^{\text {t }}$ PHL |  |  |  |  |  |  |  |
| tPLH | $\bar{B}_{i}$ | $\bar{A}_{i}$ | None | Remaining $\bar{A}$ | Remaining $\overline{\mathrm{B}}, \mathrm{C}_{\mathrm{n}}$ | $\bar{F}_{i}\left({ }_{i} \geqslant_{i}\right)$ | Out-ofPhase |
| tPHL |  |  |  |  |  |  |  |
| tPLH | $\bar{A}_{i}$ | None | $\bar{B}_{i}$ | Remaining $\overline{\mathrm{B}}, \mathrm{C}_{\mathrm{n}}$ | Remaining $\bar{A}$ | $\bar{F}_{i+1}$ | $\begin{aligned} & \text { In- } \\ & \text { Phase } \end{aligned}$ |
| ${ }^{\text {tPHL }}$ |  |  |  |  |  |  |  |
| ${ }^{\text {tPLH }}$ | $\stackrel{\rightharpoonup}{B}^{\text {i }}$ | $\bar{A}_{i}$ | None | Remaining $\overline{\mathrm{B}}, \mathrm{C}_{\mathrm{n}}$ | Remaining $\overline{\mathrm{A}}$ | $\bar{F}_{i+1}$ | Out-ofPhase |
| tPHL |  |  |  |  |  |  |  |
| ${ }_{\text {tPLH }}$ | $\bar{A}_{i}$ | None | $\bar{B}_{i}$ | None | Remaining $\overline{\mathrm{A}}$ and $\overline{\mathrm{B}}, \mathrm{C}_{\mathrm{n}}$ | $\overline{\text { P }}$ | $\ln -$Phase |
| ${ }^{\text {tPHL }}$ |  |  |  |  |  |  |  |
| tPLH | $\bar{B}_{\mathbf{i}}$ | $\bar{A}_{i}$ | None | None | Remaining $\bar{A}$ and $\bar{B}, \mathrm{C}_{\mathrm{n}}$ | $\overline{\mathrm{P}}$ | Out-ofPhase |
| tPHL |  |  |  |  |  |  |  |
| tPLH | $\bar{A}_{i}$ | $\bar{B}_{i}$ | None | None | Remaining $\bar{A}$ and $\bar{B}, C_{n}$ | $\overline{\mathrm{G}}$ | $\begin{aligned} & \text { In- } \\ & \text { Phase } \end{aligned}$ |
| tPHL |  |  |  |  |  |  |  |
| tPLH | $\bar{B}_{i}$ | None | $\bar{A}_{i}$ | None | Remaining $\overline{\mathrm{A}}$ and $\overline{\mathrm{B}}, \mathrm{C}_{\mathrm{n}}$ | $\overline{\mathrm{G}}$ | Out-of- <br> Phase |
| $t_{\text {P }}^{\text {PL }}$ |  |  |  |  |  |  |  |
| ${ }^{\text {tPLH }}$ | $\bar{A}_{i}$ | None | $\bar{B}_{i}$ | Remaining $\bar{A}$ | Bemaining $\overline{\mathrm{B}}, \mathrm{C}_{\mathrm{n}}$ | $A=B$ | $\begin{gathered} \text { In- } \\ \text { Phase } \end{gathered}$ |
| ${ }_{\text {tPHL }}$ |  |  |  |  |  |  |  |
| tPLH | $\bar{B}_{i}$ | $\bar{A}_{i}$ | None | Remaining $\bar{A}$ | Remaining $\overline{\mathrm{B}}, \mathrm{C}_{\mathrm{n}}$ | $A=B$ | Out-ofPhase |
| tPHL |  |  |  |  |  |  |  |
| tPLH | $\bar{A}_{i}$ | $\bar{B}_{i}$ | None | None | Remaining $\overline{\mathrm{A}}$ and $\overline{\mathrm{B}}, \mathrm{C}_{\mathrm{n}}$ | $C_{n+4}$ | Out-ofPhase |
| tPHL |  |  |  |  |  |  |  |
| $t_{\text {tPLH }}$ | $\bar{B}_{i}$ | None | $\bar{A}_{i}$ | None | Remaining $\bar{A}$ and $\bar{B}, C_{n}$ | $C_{n+4}$ | InPhase |
| tPHL |  |  |  |  |  |  |  |
| $t_{\text {PLH }}$ | $c_{n}$ | None | None | All $\overline{\mathrm{A}}$ and $\overline{\mathrm{B}}$ | None | $\begin{aligned} & \text { Any } \bar{F} \\ & \text { or } C_{n+4} \end{aligned}$ | InPhase |
| tPHL |  |  |  |  |  |  |  |

## LOGIC MODE TEST TABLE

FUNCTION INPUTS: $\mathrm{S}_{1}=\mathrm{S}_{2}=\mathrm{M}=4.5 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=0 \mathrm{~V}$

| Parameter | Input Under Test | Other Input Same Bit |  | Other Data Inputs |  | Output Under Test | Output Waveform |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Apply 4.5V | Apply 0V | Apply 4.5V | Apply 0V |  |  |
| $\frac{t_{\text {PLH }}}{\text { tenL }^{\prime}}$ | $\bar{A}_{i}$ | $\bar{B}_{i}$ | None | None | Remaining $\overline{\mathrm{A}}$ and $\overline{\mathrm{B}}, \mathrm{C}_{\boldsymbol{n}}$ | $\bar{F}_{i}$ | Out-ofPhase |
| ${ }_{\text {tPLH }}$ | $\bar{B}_{i}$ | $\bar{A}_{i}$ | None | None | Remaining $\overline{\mathrm{A}}$ and $\overline{\mathrm{B}}, \mathrm{C}_{n}$ | $\bar{F}_{i}$ | Out-ofPhase |

## APPLICATIONS

12-Bit Adder/Subtractor
(2's Complement)


If one input is defined active-HIGH and the second input is defined active-LOW, the sixteen arithmetic and logic functions of the ALU are reordered as shown in the function table.


$\mathrm{L}=$ Low Voltage Level
$H=$ High Voltage Level

## Metallization and Pad Layout



# Am54S/74S194•Am54S/74S195 

## Four-Bit High-Speed Shift Registers

## Distinctive Characteristics

- Parallel load or shift right with $J \bar{K}$ inputs on Am54S/74S195
- Shift left, right, parallel load or do nothing on Am54S/74S194
- Fully synchronous shifting and parallel loading
- Buffered common clock
- Buffered common active-LOW clear
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883


## FUNCTIONAL DESCRIPTION

The Am54S/74S194 and Am54S/74S195 are 4-bit registers that exhibit fully synchronous operation in all operating modes. The Am54S/74S195 can either parallel load all four register bits via the parallel inputs ( $A, B, C, D$ ) or shift each of the four register bits right one place. The shifting or parallel loading is under control of the shift/load input ( $\mathrm{S} / \mathrm{L}$ ). When the shift/load input is LOW, data is loaded from the parallel data inputs; when the shift/load input is HIGH, data is loaded from the register bits on the left. The first bit, $\mathrm{Q}_{\mathrm{A}}$, is loaded via the J and $\overline{\mathrm{K}}$ inputs in the shift mode.
The Am54S/74S194 operates in four modes under control of the two select inputs, $\mathrm{S}_{0}$ and $\mathrm{S}_{1}$. The four modes are parallel load (data comes from the parallel inputs), shift right (data comes from the flip-flop to the left, with the $\mathrm{O}_{\mathrm{A}}$ bit input from R ),
shift left (data comes from the flip-flop to the right, with the $Q_{D}$ input from L), and hold or do nothing (each flip-flop receives data from its own output).
For both devices the outputs change state synchronously following a LOW-to-HIGH transition on the clock input, CP. Both devices have an active-LOW asynchronous clear (CLR) which forces all outputs to the LOW state ( $\overline{\mathrm{Q}}_{\mathrm{D}} \mathrm{HIGH}$ ) independent of any other inputs. All control inputs are buffered to present only one Schottky TTL load to the system, and all outputs can drive 10 Schottky loads in the LOW state and 20 in the HIGH state. Because all the flip-flops are D-type they do not catch 0's or 1 's, and the only requirements on any inputs is that they meet the short set-up and hold time intervals with respect to the clock LOW-to-HIGH transition.


MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

## ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

Am74S 194, Am74S 195 Am54S 194, Am54S 195 $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Description

| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | Am74 | 2.7 | 3.4 |  | Volts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Am54 | 2.5 | 3.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  |  |  | 0.5 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  |  | 0.8 | Volts |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.2 | Volts |
| IIL (Note 3) | Unit Load Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ |  |  |  |  | -2 | mA |
| $I_{1 H}$ <br> (Note 3) | Unit Load Input HIGH Current | $V_{C C}=M A X ., V_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  | 50 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  |  | 1 | mA |
| ${ }^{\text {I SC }}$ | Output Short Circuit Current (Note 4) | $V_{C C}=M A X$. |  |  | -40 |  | -100 | mA |
| ${ }^{\text {I CC }}$ | Power Supply Current | $V_{C C}=\mathrm{MAX}$. | S194 (N | \& 7) |  | 85 | 135 | mA |
|  |  |  | $\begin{aligned} & 54 S 195 \\ & \text { (Note 6) } \\ & \hline \end{aligned}$ |  |  | 70 | 99 |  |
|  |  |  | $\begin{aligned} & 74 \mathrm{~S} 195 \\ & \text { (Note 6) } \end{aligned}$ |  |  | 70 | 109 |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents $=$ Unit Load Current $\times$ Input Load Factor (See Loading Rules)
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. Outputs open. Inputs A, B, C, D grounded. Inputs $S_{0}, S_{1}$, Clear, L, R, at 4.5 V . Measured after a momentary ground, then 4.5 V applied to clock.
6. Outputs open. S/L grounded. A, B, C, D, J, $\bar{K}$ at 4.5 V . Measured after applying a momentary ground then 4.5 V to the clear followed by ground then 4.5 V to clock.
7. For $T_{A}=125^{\circ} \mathrm{C} ;{ }^{1} \mathrm{CC}$ MAX. $=110 \mathrm{~mA}$ for Am 54 S 194 W .

Switching Characteristics $\left(T_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right)$

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {P }}$ LH | Clock to Output | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=280 \Omega$ | 4 | 8 | 12 | ns |
| ${ }_{\text {t }}^{\text {PHL }}$ | Clock to Output |  | 4 | 11 | 16.5 | ns |
| ${ }_{\text {t }}$ H HL | Clear to Output |  |  | 12.5 | 18.5 | ns |
| ${ }^{\text {pw }}$ | Clock Pulse Width |  | 7 |  |  | ns |
| ${ }_{\text {t }}^{\text {pw }}$ | Clear Pulse Width |  | 12 |  |  | ns |
| $t_{s}$ | Mode Control Set-up Time |  | 11 |  |  | ns |
| $t_{s}$ | Data Input Set-up Time |  | 5 |  |  | ns |
| $\mathrm{t}_{\mathrm{s}}$ | Clear Recovery to Clock |  | 9 |  |  | ns |
| $t_{h}$ | Data Hold Time |  | 3 |  |  | ns |
| $t_{R}$ | Shift/Load Release Time Am54S/74S195 |  |  |  | 6 | ns |
| $\mathrm{f}_{\mathrm{MAX}}$. | Maximum Clock Frequency |  | 70 | 105 |  | MHz |

## DEFINITION OF FUNCTIONAL TERMS

J, $\overline{\mathbf{K}}$ The logic inputs used for controlling the $\mathrm{Q}_{\mathrm{A}}$ flip-flop of the Am54S/74S195 register when S/L is HIGH.
CLR Clear. The asynchronous master reset input.
CP Clock pulse for the register. Enters data on the LOW-to-HIGH transition.
S/L Shift/Load. The input for selection of parallel or serial shifting for the AM54S/74S195 register. S/L LOW selects parallel entry.
$\mathbf{S}_{\mathbf{0}}, \mathbf{S}_{1}$ The mode select inputs of the Am54S/74S194.
A, B, C, D The four parallel data inputs for the register.
$R$ The serial input to the $\mathrm{Q}_{\mathrm{A}}$ flip-flop of the Am54S/ 74S194 in the right shift mode.
$L$ The serial input to the $Q_{D}$ flip-flop of the Am54S/ 74S194 in the left shift mode.
$\mathbf{Q}_{\mathrm{A}}, \mathbf{Q}_{\mathrm{B}}, \mathbf{Q}_{\mathrm{C}}, \mathbf{Q}_{\mathrm{D}}$ The four true outputs of the register.
$\overline{\mathbf{Q}}_{\mathrm{D}}$ The complement output of the $\mathrm{Q}_{\mathrm{D}}$ flip-flop. (Am54S/ 74S195 only).

## LOADING RULES (In Unit Loads)

| $\begin{gathered} \text { Am54S/ } \\ 74 S 195 \\ \text { Input/Output } \\ \hline \end{gathered}$ | $\begin{gathered} \text { Am54S/ } \\ \text { 74S194 } \\ \text { Input/Output } \end{gathered}$ | Pin No.'s | Input Unit Load | Fan <br> Output HIGH | -out <br> Output <br> LOW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | CLR | 1 | 1 | - | - |
| J | R | 2 | 1 | - | - |
| $\overline{\mathbf{K}}$ | A | 3 | 1 | - | - |
| A | B | 4 | 1 | - | - |
| B | C | 5 | 1 | - | - - |
| C | D | 6 | 1 | - | - |
| D | L | 7 | 1 | - | - |
| GND | GND | 8 | - | - | - |
| Shift/Load | $\mathrm{S}_{0}$ | 9 | 1 | - | - |
| CP | $\mathrm{S}_{1}$ | 10 | 1 | - | - |
| $\overline{\mathbf{Q}}_{\mathbf{D}}$ | - | 11 | - | 20 | 10 |
| - | CP | 1 | 1 | - | - |
| $\mathbf{Q}_{\text {D }}$ | $\mathbf{Q}_{\text {D }}$ | 12 | - | 20 | 10 |
| $\mathbf{Q}_{C}$ | $\mathbf{Q}_{C}$ | 13 | - | 20 | 10 |
| $\mathrm{O}_{\mathrm{B}}$ | $\mathbf{Q}_{\mathbf{B}}$ | 14 | - | 20 | 10 |
| $\mathbf{Q}_{\text {A }}$ | $\mathbf{Q}_{\text {A }}$ | 15 | - | 20 | 10 |
| $\mathbf{v}_{\text {CC }}$ | $\mathbf{V}_{\text {CC }}$ | 16 | - | - | - |

FUNCTION TABLE
Am54S/74S194

| INPUTS |  |  |  |  |  |  |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FUNCTION | Clear | Mode | Clock | Serial |  | Parallel |  |  |  | $\mathbf{Q}_{\mathbf{A}} \mathbf{a}_{\mathbf{B}}$ | $\mathrm{O}_{C} \mathrm{O}_{\mathrm{D}}$ |
|  |  | $\mathrm{S}_{1} \mathrm{~S}_{0}$ |  | Left | Right | A | B | C | D |  |  |
| Clear | L | $\times \quad \times$ | X | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | L L | L L |
| No Change | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{array}{ll\|} \hline x & x \\ x & x \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \text { NC NC } \\ & \text { NC NC } \end{aligned}$ | NC NC NC NC |
| Parallel Load | H | H H | $\uparrow$ | X | X | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{0} \mathrm{D}_{1}$ | $\mathrm{D}_{2} \mathrm{D}_{3}$ |
| Shift Right | $\begin{aligned} & H \\ & H \end{aligned}$ | $\begin{array}{ll} \mathrm{L} & \mathrm{H} \\ \mathrm{~L} & \mathrm{H} \end{array}$ | $\begin{aligned} & \uparrow \\ & \uparrow \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{array}{ll} L & Q_{A} \\ H & Q_{A} \end{array}$ | $\begin{aligned} & \mathrm{a}_{\mathrm{B}} \mathrm{Q}_{\mathrm{C}} \\ & \mathrm{a}_{\mathrm{B}} \mathrm{Q}_{\mathrm{C}} \end{aligned}$ |
| Shift Left | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{array}{ll} H & L \\ H & L \end{array}$ | $\begin{aligned} & \uparrow \\ & \uparrow \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \hline x \\ & x \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & x \\ & x \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline x \\ & x \\ & \hline \end{aligned}$ | $\begin{array}{ll} \mathrm{Q}_{\mathrm{B}} & \mathrm{Q}_{\mathrm{C}} \\ \mathrm{a}_{\mathrm{B}} & \mathrm{a}_{\mathrm{C}} \end{array}$ | $\begin{array}{ll} Q_{D} & L \\ Q_{D} & H \end{array}$ |
| Hold | H | L L | X | X | X | X | X | X | $\times$ | NC NC | NC NC |

$\mathrm{H}=\mathrm{HIGH}$
L = LOW
X = Don't Care

$$
N \hat{N C}=\text { No Change }
$$

= LOW-to-HIGH transition.
$\mathrm{D}_{\mathrm{i}}=$ May be a HIGH or a LOW and the respective output will assume the same state.

## FUNCTION TABLE

 Am54S/74S195| INPUTS |  |  |  |  |  |  |  |  | OUTPUTS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clear | Shift/ Load | Clock | Serial |  | Parallel |  |  |  | $\mathbf{O}_{\mathbf{A}}$ | $\mathrm{O}_{\mathrm{B}}$ | $0_{c}$ | $0_{\text {D }}$ | $\overline{\mathbf{O}}_{\mathbf{D}}$ |
|  |  |  | $J$ | K | A | B | C | D |  |  |  |  |  |
| L | $x$ | x | X | $x$ | $\times$ | x | $x$ | $x$ | L | L | L | L | H |
| H | X | L | X | x | X | X | $\times$ | x | NC | NC | NC | NC | NC |
| H | X | H | X | X | X | x | $\times$ | X | NC | NC | NC | NC | NC |
| H | L | $\uparrow$ | X | X | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | $\overline{\mathrm{D}}_{3}$ |
| H H H | H H | $\uparrow$ | L | H L | $\times$ $\times$ $\times$ $\times$ | $\times$ $\times$ $\times$ | $\times$ $\times$ $\times$ | $\times$ $\times$ $\times$ $\times$ | $\mathrm{Q}_{\mathrm{A}}$ | ${ }^{Q_{A}}$ | $\mathrm{Q}_{\mathrm{B}}$ | ${ }^{\text {ac }}$ | $\bar{\square}_{\overline{\mathrm{a}}}^{\mathrm{C}} \mathrm{C}$ |
| H | H | 1 | H | H | $\times$ | $\times$ | x | $\times$ | H | $\mathrm{Q}^{\text {A }}$ | $\mathrm{O}_{\mathrm{B}}$ | ${ }^{\text {a }}$ |  |
| H | H | $\uparrow$ | H | L | $\times$ | x | $\times$ | $\times$ | $\overline{\mathrm{O}}_{\text {A }}$ | $\mathrm{a}_{\text {A }}$ | $\mathrm{O}_{\mathrm{B}}$ | $\mathrm{a}_{\mathrm{C}}$ | $\overline{\mathrm{a}}_{\mathrm{C}}$ |

$H=H$ IGH $\quad X=$ Don't Care
$L=$ LOW $\quad N C=$ No Change
$\uparrow=$ LOW - to-HIGH transition.
$D_{i}=$ May be a HIGH or a LOW and the respective output will assume the same state.
Notes: 1. If the $J$ and $\bar{K}$ inputs are tied together, the common line becomes a $D-$ Type input to the first bit in the shift mode.
2. Linear feedback shift counters can be made by connecting the $Q_{D}$ and $\bar{Q}_{D}$ outputs to the $\bar{K}$ and $J$ inputs, respectively.

## SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown

## APPLICATIONS

## HIGH-SPEED MOD 15 LINEAR FEEDBACK SHIFT REGISTER

Sequence is $0,1,2,5,10,4,9,3,6,13,11,7,14,12,8,0(15$ is non-self correcting; use clear to initialize)


12-BIT SHIFT-LEFT, SHIFT-RIGHT, PARALLEL-LOAD REGISTER


Metallization and Pad Layouts


# Am54S/74S240•Am54S/74S241 Am54S/74S242•Am54S/74S243 <br> Am54S/74S244 

Octal Buffers/Line Drivers/Line Receivers With Three-State Outputs

## DISTINCTIVE CHARACTERISTICS

- Three-state outputs drive bus lines directly
- Advanced Schottky processing.
- Hysteresis at inputs improve noise margin
- PNP inputs reduce D.C. loading on bus lines
- $\mathrm{V}_{\mathrm{OL}}$ of 0.55 V at 64 mA for Am 74 S ; 48 mA for Am 54 S
- Data-to-output propagation delay times:

Inverting - 7.0ns MAX
Non-inverting - 9.0ns MAX

- Enable-to-output - 15.0ns MAX
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883
- 20 pin hermetic and molded DIP packages for Am54S/ 74S240, Am54S/74S241, and Am54S/74S244


## FUNCTIONAL DESCRIPTION

These buffers/line drivers, used as memory-address drivers, clock drivers, and bus oriented transmitters/receivers, provide improved PC board density. The outputs of the commercial temperature range versions have 64 mA sink and 15 mA source capability, which can be used to drive terminated lines down to $133 \Omega$. The outputs of the military temperature range versions have 48 mA sink and 12 mA source current capability.
Featuring 0.2 V minimum guaranteed hysteresis at each low-current PNP data input, they provide improved noise rejection and high-fan-out outputs to restore Schottky TTL levels completely.
The Am54S/74S240, Am54S/74S241 and Am54S/74S244 have four buffers which are enabled from one common line, and the other four buffers are enabled from another common line. The Am54S/74S240 is inverting, while the Am54S/ 74S241 and Am54S/74S244 present true data at the outputs.
The Am54S/74S242 and Am54S/74S243 have the two 4-line data paths connected input-to-output on both sides to form an asynchronous transceiver/buffer with complementing enable inputs. The Am54S/74S242 is inverting, while the Am54S/74S243 presents non-inverting data at the outputs.

## CONNECTION DIAGRAMS

Top Views

## Am54S/74S240



Am54S/74S241


Am54S/74S242


Note: Pin 1 is marked for orientation.

Am54S/74S244


## ORDERING INFORMATION

| Package <br> Type | Temperature <br> Range | Am54S/74S240 | Am54S/74S241 | Am54S/74S242 | Am54S/74S243 | Am54S/74S244 |
| :--- | :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| Hermetic | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SN54S240J | SN54S241J | SN54S242J | SN54S243J | SN54S244J |
| Dice | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM54S240X | AM54S241X | AM54S242X | AM54S243X | AM54S244X |
| Hermetic | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | SN74S240J | SN74S241J | SN74S242J | SN74S243J | SN74S244J |
| Molded | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | SN74S240N | SN74S241N |  |  | SN74S244N |
| Dice | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM74S240X | AM74S241X | AM74S242X | AM74S243X | AM74S244X |

## LOGIC DIAGRAMS

Am54S/74S240


Am54S/74S241









Am54S/74S244










$\overline{2 \mathrm{G}}-\mathrm{O}$

Am54S/74S242


Am54S/74S243


[^39]| MAXIMUM RATINGS above which the useful life may be impaired |  |
| :--- | ---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current | 150 mA |
| DC Input Current | -30 mA to +5.0 mA |

## Am54S/74S240/S241/S242/S243/S244

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Noted:

| Am54S240/S241/S242/S243/S244 (MIL) | $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}(\mathrm{MIN})=.4.50 \mathrm{~V}$ | $V_{C C}(\mathrm{MAX})=.5.50 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- |
| Am74S240/S241/S242/S243/S244 (COM'L) | $\mathrm{T}_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}(\mathrm{MIN})=.4.75 \mathrm{~V}$ | $V_{C C}(\mathrm{MAX})=.5.25 \mathrm{~V}$ |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE Typ.

| Parameter | Description |  |  | Test Conditions (Note 1) |  |  | Min. | (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | High-Level Input Voltage |  |  |  |  |  | 2.0 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Low-Level Input Voltage |  |  |  |  |  |  |  | 0.8 | Volts |
| $\mathrm{V}_{\text {IK }}$ | Input Clamp Voltage |  |  | $\mathrm{V}_{C C}=$ MIN., $\mathrm{I}=-18 \mathrm{~mA}$ |  |  |  |  | -1.2 | Volts |
|  | Hysteresis ( $\mathrm{V}_{\mathrm{T}+}-\mathrm{V}_{\mathrm{T}-}$ ) |  |  | $V_{C C}=$ MIN . |  |  | 0.2 | 0.4 |  | Volts |
| $\mathrm{v}_{\mathrm{OH}}$ | High-Level Output Voltage |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{V}_{\text {IL }}=0.8 \mathrm{~V} \\ & \mathrm{IOH}=-3.0 \mathrm{~mA} \end{aligned}$ |  |  | 2.4 | 3.4 |  | Volts |
|  |  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \\ & \mathrm{V}_{\mathrm{IL}}=0.5 \mathrm{~V} \end{aligned}$ | MIL, $\mathrm{IOH}^{\text {a }}=-12 \mathrm{~mA}$ |  | 2.0 |  |  |  |
|  |  |  |  | COM'L, $\mathrm{I}^{\text {OH }}=-15 \mathrm{~mA}$ | 2.0 |  |  |  |
|  | Low-Level Output Voltage |  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} . \\ & \mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V} \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathrm{MIL}, \mathrm{IOL}=48 \mathrm{~mA} \\ \hline \mathrm{COM}^{\prime} \mathrm{L}, \mathrm{IOL}=64 \mathrm{~mA} \\ \hline \end{array}$ |  |  |  | 0.55 | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ |  |  |  |  |  |  |  |  | 0.55 | Volts |
| ${ }^{\text {I OZH }}$ | Off-State Output Current, High Level Voltage Applied |  |  | $\begin{aligned} & V_{C C}=\text { MAX. } \\ & V_{I H}=2.0 \mathrm{~V} \\ & V_{I L}=0.8 \mathrm{~V} \end{aligned}$ |  | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
| 'ozi | Off-State Output Current, Low-Level Voltage Applied |  |  |  |  | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ |  |  | -50 |  |
| 1 | Input Current at Maximum Input Voltage |  |  | $V_{C C}=$ MAX., $V_{1}=5.5 \mathrm{~V}$ |  |  |  |  | 1.0 | mA |
| $\mathrm{I}_{\mathbf{H}}$ | High-Level Input Current, Any Input |  |  | $\mathrm{V}_{C C}=$ MAX., $\mathrm{V}_{1 H}=2.7 \mathrm{~V}$ |  |  |  |  | 50 | $\mu \mathrm{A}$ |
| I/L | Low-Level Input Current |  | Any A | $V_{C C}=M A X ., V_{\text {IL }}=0.5 \mathrm{~V}$ |  |  |  |  | -400 | $\mu \mathrm{A}$ |
|  |  |  | Any G |  |  |  |  |  | -2.0 | mA |
| Ios | Short-Circuit Output Current (Note 3) |  |  | $\mathrm{V}_{C C}=\mathrm{MAX}$. |  |  | -50 |  | -225 | mA |
| ${ }^{\text {I CC }}$ | Supply Current | $\begin{aligned} & \text { Am54S/74S240 } \\ & \text { Am54S/74S242 } \end{aligned}$ | All Outputs | $V_{C C}=\text { MAX }$ <br> Outputs open |  | MIL |  | 80 | 123 | mA |
|  |  |  | HIGH |  |  | COM'L |  | 80 | 135 |  |
|  |  |  | All Outputs |  |  | MIL |  | 100 | 145 |  |
|  |  |  | Low |  |  | COM ${ }^{\text {L }}$ |  | 100 | 150 |  |
|  |  |  | Outputs at Hi-Z |  |  | MIL |  | 100 | 145 |  |
|  |  |  |  |  |  | COM'L |  | 100 | 150 |  |
|  |  | $\begin{aligned} & \text { Am54S/74S241 } \\ & \text { Am54S/74S243 } \\ & \text { Am54S/74S244 } \end{aligned}$ |  | $V_{C C}=M A X$ <br> Outputs open |  | MIL |  | 95 | 147 | mA |
|  |  |  | HIGH |  |  | COM'L |  | 95 | 160 |  |
|  |  |  | All Outputs |  |  | MIL |  | 120 | 170 |  |
|  |  |  | LOW |  |  | COM'L |  | 120 | 180 |  |
|  |  |  | Outputs at Hi-Z |  |  | MIL |  | 120 | 170 |  |
|  |  |  |  |  |  | COM'L |  | 120 | 180 |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under recommended operating conditions.
2. All typical values are $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

Am54S/74S241
SWITCHING CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$
Parameter

| aramet | Description | Test Conditions | Min. | Typ. | Max. | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Propagation Delay Time, Low-to-High-Level Output | $C_{L}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=90 \Omega($ Note 3$)$ |  | 4.5 | 7.0 |  | 6.0 | 9.0 | ns |
| tPHL | Propagation Delay Time, High-to-Low-Level Output |  |  | 4.5 | 7.0 |  | 6.0 | 9.0 | ns |
| ${ }^{\text {Z }}$ L | Output Enable Time to Low Level |  |  | 10 | 15 |  | 10 | 15 | ns |
| ${ }^{\text {t }} \mathrm{ZH}$ | Output Enable Time to High Level |  |  | 6.5 | 10 |  | 8.0 | 12 | ns |
| ${ }_{\text {t }} \mathrm{L}$ | Output Disable Time from Low Level | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=90 \Omega($ Note 3$)$ |  | 10 | 15 |  | 10 | 15 | ns |
| thz | Output Disable Time from High Level |  |  | 6.0 | 9.0 |  | 6.0 | 9.0 | ns |

Test Conditions

Am54S/74S240 Am54S/74S242

Am54S/74S243 Am54S/74S244

LOAD CIRCUIT FOR THREE-STATE OUTPUTS


VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS


Notes: 1. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. 2. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. 3. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily. PRR $\leqslant 1 . O M H z, Z \mathrm{OUT} \approx 50 \Omega$ and $t_{r} \leqslant 2.5 n \mathrm{n}, \mathrm{t}_{\mathrm{f}} \leqslant 2.5 \mathrm{~ns}$.

## FUNCTION TABLES

## Am54S/74S242

| INPUTS |  |  | OUTPUTS |
| :---: | :---: | :---: | :---: |
| $\overline{\mathbf{1 G}}$ | $\mathbf{2 G}$ | A | Y |
| H | L | X | Z |
| L | H | L | H |
| L | H | H | L |

Am54S/74S240

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\overline{\mathbf{G}}$ | A | $\mathbf{Y}$ |
| H | X | Z |
| L | H | L |
| L | L | H |

Am54S/74S241
Am54S/74S243

| INPUTS |  |  | OUTPUTS |
| :--- | :---: | :---: | :---: |
| $\overline{\mathbf{1 G}}$ | $\mathbf{2 G}$ | A | Y |
| H | L | X | Z |
| L | H | H | H |
| L | H | L | L |

Am54S/74S244

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\bar{G}$ | A |  |
| H | X | $Z$ |
| L | H | $H$ |
| L | L | L |

## APPLICATIONS

Am54S/74S241'S USED AS REPEATER/LEVEL RESTORER


'S240 USED AS SYSTEM AND/OR MEMORY BUS DRIVER -4-BIT ORGANIZATION CAN BE APPLIED TO HANDLE BINARY OR BCD


## APPLICATIONS (Cont.)

INDEPENDENT 4-BIT BUS DRIVERS/RECEIVERS in A SINGLE PACKAGE


PARTY-LINE BUS SYSTEM
WITH MULTIPLE INPUTS, OUTPUTS, AND RECEIVERS


Metallization and Pad Layout
Am54S/74S240 • Am54S/74S241 • Am54S/74S244


# Am54S/74S257•Am54S/74S258 

## Quadruple 2-Line To 1-Line Data

## Distinctive Characteristics

- Three-state outputs interface directly with bus organized systems
- Schottky clamp provides improved AC performance
- Pin assignments identical with Am54S/74S157 and Am54S/74S158
- 100\% reliability assurance testing in compliance with MIL-STD-883


## FUNCTIONAL DESCRIPTION

The 2-line to 1 -line data selector multiplexer can be used to transfer data to a common data bus directly by using the three-state capability of the device. With the output control $(\overline{\mathrm{OE}}) \mathrm{HIGH}$, the four outputs of the data selector are in the high impedance state. With the output control LOW, the selected four bits (A or B inputs) are bussed onto the four data lines.
The typical propagation delay times from data input to output average 4.8 ns for the $\mathrm{Am} 54 \mathrm{~S} / 74 \mathrm{~S} 257$ and 4 ns for the Am54S/74S258. Also, to minimize the possibility that two outputs will attempt to drive the common bus to opposite logic levels, the output enable circuitry is designed such that the output disable times are shorter than the output enable times.


Am54S257, Am74S257 LOGIC DIAGRAMS


## ORDERING INFORMATION

|  |  | Am54S/ | Am54S/ |
| :---: | :---: | :---: | :---: |
| Package | Temperature | 74S257 <br> Order <br> Range | 74S258 <br> Order <br> Number |
| Number |  |  |  |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | SN74S257N | SN74S258N |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | SN74S257J | SN74S258J |
| Dice | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | SN74S257X | SN74S258X |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SN54S257J | SN54S258J |
| Hermetic Flat Pack | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SN54S257W | SN54S258W |
| Dice | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SN54S257X | SN54S258X |

Am54S/74S257/258
MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{cc}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| Am74S257/S <br> Am54S257/S | $\begin{aligned} & \mathrm{T}_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & \mathrm{~T}_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{array}{ll} V_{C C}=5.0 V \pm 5 \% & \left.\left(C o m^{\prime}\right)\right) \\ V_{c c}=5.0 \mathrm{~V} \pm 10 \% & (\mathrm{Mil}) \end{array}$ | $\begin{aligned} & \text { Min }=4.75 \mathrm{~V} \\ & \mathrm{Min}^{2}=4.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \operatorname{Max}=5.25 \mathrm{~V} \\ & \operatorname{Max}=5.5 \mathrm{~V} \end{aligned}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description |  | Test Conditions (Note 1) |  | Min. | Typ. <br> (Note 2) | Max. | Units |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} .$ | $54 \mathrm{~S}, \mathrm{I} \mathrm{OH}=-2 \mathrm{~mA}$ | 2.4 | 3.4 |  | Volts |
|  |  |  | or $V_{\text {IL }}$ | $74 \mathrm{~S}, 1 \mathrm{OH}=-6.5 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage |  | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V} \\ & V_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA} \end{aligned}$ |  |  |  | 0.5 | Volts |
| $\mathbf{V}_{\text {IH }}$ | Input HIGH Level |  | Guaranteed input logical HIGH voltage for all inputs |  | 2 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level |  | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| $V_{1}$ | Input Clamp Voltage |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | Volts |
| IIL | Unit Load Input LOW Current | S Input | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ |  |  |  | -4 |  |
|  |  | Any Other |  |  |  |  | -2 | mA |
| I/H <br> (Note 3) | Unit Load Input HIGH Current | $S$ Input | $V_{C C}=M A X ., V_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  | 100 |  |
|  |  | Any Other |  |  |  |  | 50 | A |
| 11 | Input HIGH Current |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{1 \mathrm{~N}}=5.5 \mathrm{~V}$ |  |  |  | 1 | mA |
| ${ }^{1} \mathrm{O}$ | Off-State (HIGH Impedance) Output Current |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. | $\mathrm{V}_{0}=2.4 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{0}=0.5 \mathrm{~V}$ |  |  | -50 |  |
| ${ }^{\text {I SC }}$ | Output Short Circuit Current (Note 4) |  |  | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  | -40 |  | -100 | mA |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current | All Outputs HIG | $\begin{aligned} & V_{C C}=\text { MAX. } \\ & \text { (Note } 5 \text { ) } \end{aligned}$ | Am54S/74S257 |  | 44 | 68 | mA |
|  |  | All Outputs HIGH |  | Am54S/74S258 |  | 36 | 56 |  |
|  |  | All Outputs LOW |  | Am54S/74S257 |  | 60 | 93 | mA |
|  |  |  |  | Am54S/74S258 |  | 52 | 81 |  |
|  |  | All Outputs OFF |  | Am54S/74S257 |  | 64 | 99 | mA |
|  |  |  |  | Am54S/74S258 |  | 56 | 87 |  |

Notes: 1. For conditions shown as MIN. or MAX. use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual Input Currents $=$ Unit Load Current $\times$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time and duration of the short circuit test should not exceed one second.
5. 'CC is measured with all outputs open and all possible inputs grounded while achieving the stated output conditions.

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| Parameters | Description |  | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {tPLH}}$ | Data to Output | S257 | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=280 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 5 | 7.5 |  |
|  |  | S258 |  |  | 4 | 6 | ns |
| ${ }^{\text {tPHL }}$ | Data to Output | S257 |  |  | 4.5 | 6.5 | ns |
|  |  | S258 |  |  | 4 | 6 |  |
| ${ }_{\text {tPLH }}$ | Select to Output | S257 |  |  | 8.5 | 15 | ns |
|  |  | S258 |  |  | 8 | 12 |  |
| ${ }^{\text {tPHL }}$ | Select to Output | S257 |  |  | 8.5 | 15 | ns |
|  |  | S258 |  |  | 7.5 | 12 |  |
| ${ }^{\text {t }} \mathrm{ZH}$ | Control to Output |  |  |  | 13 | 19.5 | ns |
| ${ }^{\text {t }} \mathrm{L}$ L |  |  |  | 14 | 21 |  |
| ${ }_{\text {thz }}$ | Control to Output |  |  | $V_{C C}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=280 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |  | 5.5 | 8.5 | ns |
| ${ }_{\text {t }} \mathrm{L} \mathrm{Z}$ |  |  |  |  | 9 | 14 |  |  |




8-Word, 4-Bit Multiplexer

## APPLICATION BRIEF - THREE STATE OUTPUTS

When a three-state Schottky output is in the high-impedance state, the maximum off-state leakage current is specified as $50 \mu \mathrm{~A}$ at 2.4 V and $-50 \mu \mathrm{~A}$ at 0.5 V . This leakage loading must be added to the input loading of the devices connected to the data bus for worst-case design. For this reason, the output HIGH source current of the three-state devices are specified with $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ for the Am 54 S series and $\mathrm{I}_{\mathrm{OH}}=-6.5$ mA for the Am74S series. The output LOW sink current for all Am54S/74S devices is specified as $\mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA}$ at 0.5 V .
The high current sinking and sourcing capability allows many three-state outputs to be bus-organized and drive several TTL inputs reliably. An example of the $I_{O H}$ and $I_{O L}$ loading calculations is shown in Table I. The important factor for bus-organized three-state outputs is not to exceed either the HIGH-state or the LOW-state maximum loading.

TABLE I

| NO. OF LOADING DEVICES ON BUS | TYPE LOAD |  | DATA BUS HIGH LOAD | DATA BUS LOW LOAD |
| :---: | :---: | :---: | :---: | :---: |
| 36 | 54S/74S outputs Hi-Z 54S/74S inputs |  | $50 \mu \mathrm{~A} \times 36=1.8 \mathrm{~mA}$ | $-50 \mu \mathrm{~A} \times 36=-1.8 \mathrm{~mA}$ |
| 4 |  |  | $50 \mu \mathrm{~A} \times 4=.2 \mathrm{~mA}$ | $-2 m A \times 4=-8.0 m A$ |
|  |  |  | 2.0 mA | -9.8mA |
| OUTPUT LOADING USED |  | Am54S | MAXIMUM | ~ 50\% |
|  |  | Am74S | ~ 31\% | ~50\% |

Metallization and Pad Layouts

Am54S/74S257


DIE SIZE 0.065" $\times 0.069^{\prime \prime}$

Am54S/74S258


DIE SIZE 0.065" $\times 0.069^{\prime \prime}$

## Am54S/74S350 <br> Four-Bit Shifter With Three-State Outputs

## Distinctive Characteristics

- Shifts 4-bits of data to $0,1,2$ or 3 places under control of two select lines.
- Three-state outputs for bus organized systems.
- 6.5 ns typical data propagation delay.
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.


## FUNCTIONAL DESCRIPTION

The Am54S/74S350 is a combinatorial logic circuit that accepts a four-bit data word and shifts the word $0,1,2$ or 3 places. The number of places to be shifted is determined by a two-bit select field $\mathrm{S}_{0}$ and $\mathrm{S}_{1}$. An active-LOW enable controls the three-state outputs. This feature allows expansion of shifting over a larger number of places with one delay.
By suitable interconnection, the Am54S/74S350 can be used to shift any number of bits any number of places up or down. Shifting can be logical, with logic zeroes pulled in at either or both ends of the shifting field; arithmetic, where the sign bit is repeated during a shift down; or end around, where the data word forms a continuous loop.

LOGIC SYMBOL

$V_{C C}=P$ in 16
GND $=P$ in 8

LOGIC DIAGRAM


## CONNECTION DIAGRAM

Top View


Note: Pin 1 is marked for orientation

Am54S/74S350
MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$. |
| DC Input Voltage | $-0.5 \mathrm{~V} \mathrm{to}+5.5 \mathrm{~V}$ |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| SN74S350 | $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%(C O M \prime \mathrm{~L})$ | $\mathrm{MIN}=4.75 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- |
| SN54S350 | $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%(\mathrm{MIL})$ | $\mathrm{MAX}=5.25 \mathrm{~V}$ |
|  | $\mathrm{C}_{\mathrm{C}}$ | $=4.5 \mathrm{~V}$ |  |


| Parameters | Description | Test Conditions (Note 1) |  | Min. | Typ.(Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{VOH}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=\text { MIN. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | MIL, $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | 2.4 | 3.4 |  | Volts |
|  |  |  | $\mathrm{COM}^{\prime} \mathrm{L}, \mathrm{I} \mathrm{OH}=-6.5 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O L}=20 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  | 0.5 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| $\mathrm{V}_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | Volts |
| IIL | Unit Load Input LOW Current | $V_{C C}=M A X ., V_{\text {IN }}=0.5 V$ |  |  |  | -2.0 | mA |
| $\mathrm{I}_{1 \mathrm{H}}$ | Unit Load Input HIGH Current | $V_{C C}=M A X ., V_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  | 50 | $\mu \mathrm{A}$ |
| 10 | Off State (High Impedance) Output Current | $V_{C C}=M A X$. | $=2.4 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
|  |  |  | $=0.5 \mathrm{~V}$ |  |  | -50 |  |
| 11 | Input HIGH Current | $V_{C C}=$ MAX., $V_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| ${ }^{\text {ISC }}$ | Output Short Circuit Current (Note 3) | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  | -40 |  | -100 | mA |
| ${ }^{\prime} \mathrm{CC}$ | Power Supply Current | $V_{C C}=$ MAX., All outputs open, All inputs = GND |  |  | 60 | 85 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH |  | $V_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=280 \Omega$ |  | 5 | 7.5 | ns |
| ${ }^{\text {PPHL }}$ | Data Input to Output |  |  | 8 | 12 |  |
| tPLH | Select to Output |  |  | 11 | 17 | ns |
| ${ }_{\text {tPHL }}$ |  |  |  | 13 | 20 |  |
| t ZH | Output Control $\overline{\mathrm{OE}}$ to Output |  |  |  | 19.5 | ns |
| ${ }^{\text {t }} \mathrm{ZL}$ |  |  |  |  | 21 |  |
| t HZ | Output Control $\overline{\mathrm{OE}}$ to Output | $V_{C C}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=280 \Omega$ |  | 5 | 8 | ns |
| ${ }^{\text {t }}$ LZ |  |  |  | 10 | 15 |  |

## Am54S/74S373 • Am54S/74S533 <br> Octal Latches with Three-State Outputs

## DISTINCTIVE CHARACTERISTICS

- 8 latches in a single package
- Am54S/74S373 has non-inverting outputs
- Am54S/74S533 has inverting outputs
- $\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}(\mathrm{max})$ at $\mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA}$
- Three-state outputs interface directly with bus organized systems
- Hysteresis on latch enable input for improved noise margin
- High speed - Clock to output $12 n$ s typical
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am54S/74S373 is an octal latch with three-state outputs for bus organized system applications. The latching flip-flops appear to be transparent to the data (data changes asynchronously) when latch enable, G , is HIGH. When G is LOW, the data that meets the set-up times is latched. Data appears on the bus when the output enable, $\overline{O E}$, is LOW. When $\overline{O E}$ is HIGH the bus output is in the high-impedance state.
Am25S373 and Am25S533 versions are also available offering $\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ (max) at $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA}$.

Outputs $Y_{0}$ through $Y_{7}$ are inverted on the Am54S/74S533.

CONNECTION DIAGRAM
Top View


Note: Pin 1 is marked for orientation.
$V_{C C}=P$ in 20
GND $=P$ in 10
LOGIC SYMBOL

$+10$

# Am54S/74S374 • Am54S/74S534 <br> 8-Bit Registers with Three-State Outputs 

## DISTINCTIVE CHARACTERISTICS

- Eight-bit, high speed parallel registers
- Am54S/74S374 has non-inverting outputs
- Am54S/74S534 has inverting outputs
- Positive, edge-triggered, D-type flip-flops
- Buffered common clock and buffered common threestate control
- $\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}(\mathrm{max})$ at $\mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA}$
- High speed - Clock to output 11 ns typical
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The Am54/74S374 and Am54S/74S534 are eight-bit registers built using high speed Schottky technology. The registers consist of eight D-type flip-flops with a buffered common clock and a buffered three-state output control. When the output enable $(\overline{\mathrm{OE}})$ input is LOW, the eight outputs are enabled. When the $\overline{\mathrm{OE}}$ input is HIGH , the outputs are in the three-state condition.
Input data meeting the set-up and hold time requirements of the $D$ inputs is transferred to the $Y$ outputs on the LOW-to-HIGH transition of the clock input.
The devices are packaged in a space-saving (0.3-inch row spacing) 20-pin package.

Am25S374 and Am25S534 versions are also available offering $\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}(\max )$ at $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA}$.

## LOGIC DIAGRAM

Am54S74S374


Outputs $Y_{0}$ through $Y_{7}$ are inverted on the Am54/74S534.
MPR-363
CONNECTION DIAGRAM
Top View



MPR-365

# Am54S/74S378•Am54S/74S379 <br> Hex/Quad Parallel D Registers With Register Enable 

## Distinctive Characteristics

- 4-bit and 6-bit high-speed parallel registers
- Common clock and common enable
- Positive edge triggered D flip-flops
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.


## FUNCTIONAL DESCRIPTION

The Am54S/74S378 is a 6-bit, high-speed Schottky register with a buffered common register enable. The Am54S/74S379 is a 4-bit register with a buffered common register enable. The devices are similar to the Am54S/74S174 and Am54S/ 74S175 but feature the common register enable rather than common clear.
Both registers will find application in digital systems where information is associated with a logic gating signal. When the enable is LOW, data on the D inputs is stored in the register on the positive going edge of the clock pulse. When the enable is HIGH, the register will not change state regardless of the clock or data input transitions.

## LOGIC SYMBOLS

Am54S/74S378
Am54S/74S379


$$
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=\operatorname{Pin} 16 \\
& \mathrm{GND}=\operatorname{Pin} 8
\end{aligned}
$$

## LOGIC DIAGRAMS

Am54S/74S378


Am54S/74S379


## CONNECTION DIAGRAMS

Top Views

Am54S/74S378


Am54S/74S379


Note: Pin 1 is marked for orientation.

Am54S/74S378 • Am54S/74S379
MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$. |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)


Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. Outputs open; enable grounded; data inputs at 4.5 V , measured after a momentary ground, then 4.5 V applied to the clock input.

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Clock to Output | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=280 \Omega$ | 4 | 8 | 12 | ns |
| tPHL | Clock to Output |  | 4 | 11.5 | 17 | ns |
| ${ }_{\text {t }}^{\text {pw }}$ | Clock Pulse Width |  | 7 |  |  | ns |
| $\mathrm{t}_{\text {s }}$ | Data |  | 5.5 |  |  | ns |
| $t_{s}$ | Enable |  | 9 |  |  | ns |
| th | Data |  | 3 |  |  | ns |
| th | Enable |  | 3 |  |  | ns |

# Am54S/74S388 <br> Quad D Register With Standard And Three-State Outputs 

## Distinctive Characteristics

- Advanced Schottky technology
- Four D-type flip-flops
- Four standard totem-pole outputs
- Four three-state outputs
- 75 MHz clock frequency
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883


## FUNCTIONAL DESCRIPTION

The Am54S74S388 consists of four D-type flip-flops with a buffered common clock. Information meeting the set-up and hold requirements on the D inputs is transferred to the Q outputs on the LOW-to-HIGH transition of the clock.
The same data as on the Q outputs is enabled at the threestate $Y$ outputs when the "output control" ( $O E$ ) input is LOW. When the OE input is HIGH, the Y ouptuts are in the highimpedance state.
The Am54S/74S388 is a 4-bit, high-speed Schottky register intended for use in real-time signal processing systems where the standard outputs are used in a recursive algorithm and the three state outputs provide access to a data bus to dump the results after a number of iterations.
The device can also be used as an address register or status register in computers or computer peripherals.
Likewise, the Am54S/74S388 is also useful in certain display applications where the standard outputs can be decoded to drive LED's (or equivalent) and the three-state outputs are bus organized for occasional interrogation of the data as displayed.

## LOGIC SYMBOL


$V_{C C}=\operatorname{Pin} 16$
GND $=\operatorname{Pin} 8$


## Am54S/74S388

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | $-0.5 \mathrm{~V} \mathrm{to}+5.5 \mathrm{~V}$ |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| SN74S388 <br> SN54S388 <br> Parameters | $\begin{gathered} \mathrm{T}_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ { }^{\top} \mathrm{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \text { Description } \end{gathered}$ | $\begin{array}{r} V_{C C}=5.0 V \pm 5 \%(\mathrm{COM} \\ V_{C C}=5.0 V \pm 10 \%(\mathrm{MIL} \\ \text { Test Con } \end{array}$ |  | $\begin{aligned} & \text { MIN. }=4.75 \\ & \text { MIN. }=4.5 \mathrm{~S} \end{aligned}$ <br> (Note 1) | $\begin{aligned} & \mathrm{M} \\ & \mathrm{M} \end{aligned}$ | $\begin{aligned} & =5.25 \mathrm{~V} \\ & =5.5 \mathrm{~V} \\ & \text { Min. } \end{aligned}$ | Typ. <br> (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M_{I N} . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | Q $\mathrm{I}^{\mathrm{OH}}=-1 \mathrm{~mA}$ |  | MIL | 2.5 | 3.4 |  | Volts |
|  |  |  |  |  | COM'L | 2.7 | 3.4 |  |  |
|  |  |  | Y | $\mathrm{MIL}, \mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ |  | 2.4 | 3.4 |  |  |
|  |  |  |  | $\mathrm{COM}^{\prime} \mathrm{L}, \mathrm{I}^{\mathrm{OH}}=-6.5 \mathrm{~mA}$ |  | 2.4 | 3.2 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage (Note 6) | $\begin{aligned} & V_{C C}=M I N ., I_{O L}=20 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  |  |  | 0.5 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  |  |  | 0.8 | Volts |
| $v_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=$ MIN., $\mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  |  | -1.2 | Volts |
| $I_{1 L}$ | Input LOW Current | $V_{C C}=M A X ., V_{\text {IN }}=0.5 \mathrm{~V}$ |  |  |  |  |  | -2.0 | mA |
| ${ }_{1 / H}$ | Input HIGH Current | $V_{C C}=M A X ., V_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  |  | 50 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $V_{C C}=M A X ., V_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  |  |  | 1.0 | mA |
| $\mathrm{I}_{0}$ | Y Output Off-State <br> Leakage Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. |  | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  |  | 50 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{V}_{\mathrm{O}}=$ | 4V |  |  | -50 |  |
| ${ }^{\text {I SC }}$ | Output Short Circuit Current (Note 3) | $V_{C C}=$ MAX. |  |  |  | -40 |  | -100 | mA |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current | $\mathrm{V}_{\text {CC }}=$ MAX. $($ Note 4) |  |  |  |  | 80 | 130 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test shoud not exceed one second.
4. ICC is measured with all inputs at 4.5 V and all outputs open.
5. Measured on $Q$ outputs with $Y$ outputs open. Measured on $Y$ outputs with $Q$ outputs open.

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=280 \Omega$ )

| Parameters | Description |  | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Clock to Q Output |  | $C_{L}=15 \mathrm{pF}$ |  | 6.0 | 9.0 | ns |
| tPHL |  |  |  | 8.5 | 13 |  |
| $t_{\text {pw }}$ | Clock Pulse Width | HIGH |  | 7.0 |  |  | ns |
|  |  | LOW |  | 9.0 |  |  |  |
| $\mathrm{t}_{5}$ | Data |  |  | 5.0 |  |  | ns |
| $t_{\text {h }}$ | Data |  |  | 3.0 |  |  | ns |
| tPLH | Clock to $Y$ Output ( $\overline{O E}$ LOW) |  |  |  | 6.0 | 9.0 | ns |
| tPHL |  |  |  | 8.5 | 13 |  |
| ${ }^{1} \mathrm{ZH}$ | Output Control to Output |  |  | $C_{L}=15 p F$ |  | 12.5 | 19 | ns |
| t 2 L |  |  |  |  | 12 | 18 |  |  |
| $\mathrm{t}_{\mathrm{HZ}}$. |  |  | $C_{L}=5.0 p \mathrm{~F}$ |  | 4.0 | 6.0 |  |  |
| $t_{L Z}$ |  |  |  | 7.0 | 10.5 |  |  |
| $f_{\text {max }}$ | Maximum Clock Frequency |  |  | $C_{L}=15 \mathrm{pF}$ | 75 | 100 |  | MHz |

Quad Two-Input, High-Speed Register

## Distinctive Characteristics

- Four-bit register accepts data from one of two 4-bit input fields
- Edge triggered clock action
- High-speed Schottky technology
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883


## FUNCTIONAL DESCRIPTION

The Am54S/74S399 is a dual port high-speed, four-bit register using advanced Schottky technology to reduce the effect of transistor storage time. The register consists of four D flip-flops with a buffered common clock, and a two-input multiplexer at the input of each flip-flop. A common select line, S , controls the four multiplexers. Data on the four inputs selected by the $S$ line is stored in the four flip-flops at the clock LOW-to-HIGH transition. When the S input is LOW, the $D_{i A}$ input data will be stored in the register. When the $S$ input is $H I G H$, the $D_{i B}$ input data will be stored in the register.


LOGIC DIAGRAM


## CONNECTION DIAGRAM

Top View


Note: Pin 1 is marked for orientation.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Oütput State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$. |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| SN74S399 SN54S399 | $\begin{aligned} & \mathrm{T}_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & \mathrm{~T}_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & V_{C C}=5.0 V \pm 5 \%\left(C O M^{\prime} \mathrm{L}\right) \\ & V_{C C}=5.0 V \pm 10 \%\left(\mathrm{MIL}^{2}\right) \end{aligned}$ | $\begin{aligned} & \mathrm{IN}=4.75 \mathrm{~V} \\ & \mathrm{IN} .=4.5 \mathrm{~V} \end{aligned}$ | MAX. $=5.25 \mathrm{~V}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description | Test Conditions (Note 1) |  | Min. | Typ.(Note 2) | Max. | Units |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ | COM'L | 2.7 | 3.4 |  | Volts |
|  |  | $V_{\text {IN }}=V_{\text {IH }}$ or $V_{\text {IL }}$ | MIL | 2.5 | 3.4 |  |  |
| $\mathrm{v}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OL}}=20.0 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 0.3 | 0.5 | Volts |
| $\mathrm{VIH}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| $\mathrm{V}_{1}$ | Input Clamp Voltage | $V_{C C}=$ MIN., $I_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  | $-1.2$ | Volts |
| $I_{\text {IL }}$ | Unit Load. Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ |  |  |  | -2.0 | mA |
| ${ }^{1 / H}$ | Unit Load Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  | 50 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| ${ }^{1} \mathrm{SC}$ | Output Short Circuit Current (Note 3) | $V_{C C}=$ MAX . |  | -40 |  | $-100$ | mA |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current | $\mathrm{V}_{\text {CC }}=$ MAX. $($ Note 4) |  |  | 75 | 120 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. Measured with Select and Clock inputs at 4.5 V ; all data inputs at 0 V ; all outputs open

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {tPLH }}$ | Clock to Q HIGH | $V_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=280 \Omega$ |  | 8 | 12 | ns |
| $t_{\text {PHL }}$ | Clock to Q LOW |  |  | 11.5 | 17 | ns |
| ${ }_{\text {tpw }}$ | Clock Pulse Width |  | 7 |  |  | ns |
| $t_{\text {s }}$ | Data Set-up Time |  | 5.5 |  |  | ns |
| $\mathbf{t}_{\text {s }}$ | Select Input Set-up Time |  | 10 |  |  | ns |
| $t_{h}$ | Data Hold Time |  | 3 |  |  | ns |
| $t_{h}$ | Select Input Hold Time |  | 3 |  |  | ns |

# Am54S/74S412 <br> Eight-Bit Input/Output Port 

The 54S/74S412 is Texas Instruments' second source part number to the AMD/Intel 8212 device.
See the Am8212 data sheet for full information.

# Am3212•Am8212 <br> Eight-Bit Input/Output Port 

## Distinctive Characteristics

- Fully parallel, 8-bit data register and buffer replacing latches, multiplexers and buffers needed in microprocessor systems.
- 4.0V output high voltage for direct interface to MOS microprocessors, such as the Am9080A family.
- Input load current $250 \mu \mathrm{~A}$ max.
- Reduces system package count


## FUNCTIONAL DESCRIPTION

All of the principal peripheral and input/output functions of a Microcomputer System can be implemented with the Am3212 - Am8212. The Am3212 - Am8212 input/output port consists of an 8 -latch with 3 -state output buffers along with control and device selection logic, which can be used to implement latches, gated buffers or multiplexers.


- Available for operation over both commercial and military temperature ranges.
- Advanced Schottky processing with 100\% reliability assurance testing in compliance with MIL-STD-883.
- Service request flip-flop for interrupt generation
- Three-state outputs sink 15 mA
- Asynchronous register clear with clock over-ride


Note: Pin 1 is marked for orientation.

PIN DEFINITION

| $\mathrm{DI}_{1}-\mathrm{DI}_{8}$ | DATA IN |
| :--- | :--- |
| $\mathrm{DO}_{1}-\mathrm{DO}_{8}$ | DATA OUT |
| $\overline{\mathrm{DS}} \overline{1}_{1}-\mathrm{DS}_{2}$ | DEVICE SELECT |
| MD | MODE |
| STB | STROBE |
| $\overline{\mathrm{INT}}$ | INTERRUPT (ACTIVE LOW) |
| $\overline{\mathrm{CLR}}$ | CLEAR (ACTIVE LOW) |

## ORDERING INFORMATION

| Package <br> Type | Temperature <br> Range | Order <br> Number |
| :---: | :---: | :---: |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM8212DM |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | D8212 |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | P8212 |
| Dice | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM8212XC |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | D3212 |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MD3212 |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | P3212 |

## FUNCTIONAL DESCRIPTION (Cont'd)

## Data Latch

The 8 flip-flops that make up the data latch are of a " $D$ " type design. The output ( Q ) of the flip-flop will follow the data input (D) while the clock input (C) is high. Latching will occur when the clock (C) returns low.
The data latch is cleared by an asynchronous reset input $(\overline{\mathrm{CLR}}$ ). (Note: Clock (C) Overrides Reset ( $\overline{\mathrm{CLR}}$ )).

## Output Buffer

The outputs of the data latch ( O ) are connected to 3 -state, non-inverting output buffers. These buffers have a common control line (EN); this control line either enables the buffer to transmit the data from the outputs of the data latch (Q) or disables the buffer, forcing the output into a high impedance state. (3-state). This high-impedance state allows the Am3212 - Am8212 to be connected directly onto the microprocessor bi-directional data bus.

## Control Logic

The Am3212 • Am8212 has control inputs $\overline{\mathrm{DS}}_{1}, \mathrm{DS}_{2}, \mathrm{MD}$ And STB. These inputs are used to control device selection, data latching, output buffer state and service request flipflop.

## $\overline{\mathrm{DS}}_{1}, \mathrm{DS}_{2}$ (Device Select)

These 2 inputs are used for device selection. When $\overline{\mathrm{DS}}_{1}$ is low and $\mathrm{DS}_{2}$ is high ( $\overline{\mathrm{DS}}_{1} \cdot \mathrm{DS}_{2}$ ) the device is selected. In the selected state the output buffer is enabled and the service request flip-flop (SR) is asynchronously set.

## MD (Mode)

This input is used to control the state of the output buffer and to determine the source of the clock input (C) to the data latch.
When MD is high (output mode) the output buffers are enabled and the source of clock (C) to the data latch is from the device selection logic ( $\overline{\mathrm{DS}}_{1} \cdot \mathrm{DS}_{2}$ ).
When MD is low (input mode) the output buffer state is determined by the device selection logic $\left(\overline{\mathrm{DS}}_{1} \cdot \mathrm{DS}_{2}\right)$ and the source of clock (C) to the data latch is the STB (Strobe) input.

## STB (Strobe)

This input is used as the clock (C) to the data latch for the input mode $M D=0$ ) and to synchronously reset the service request flip-flop (SR).
Note that the SR flip-flop is negative edge triggered.

## Service Request Flip-Flop

The SR flip-flop is used to generate and control interrupts in microcomputer systems. It is asynchronously set by the $\overline{C L R}$ input (active low). When the (SR) flip-flop is set it is in the non-interrupting state.
The output of the (SR) flip-flop ( Q ) is connected to an inverting input of a "NOR" gate. The other input to the "NOR" gate is non-inverting and is connected to the device selection logic ( $\overline{\mathrm{DS}}_{1} \cdot \mathrm{DS}_{2}$ ). The output of the "NOR" gate ( $\overline{\mathrm{INT}}$ ) is active low (interrupting state) for connection to active low input priority generating circuits.

## TRUTH TABLE

| STB | MD | $\overline{\mathbf{D S}_{\mathbf{1}}}-\mathbf{D S}_{\mathbf{2}}$ | Data Out Equals |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Three-State |
| 1 | 0 | 0 | Three-State |
| 0 | 1 | 0 | Data Latch |
| 1 | 1 | 0 | Data Latch |
| 0 | 0 | 1 | Data Latch |
| 1 | 0 | 1 | Data $\ln$ |
| 0 | 1 | 1 | Data $\ln$ |
| 1 | 1 | 1 | Data $\ln$ |


| CLR | $\overline{\mathbf{D S}_{1}}-\mathbf{D S}_{\mathbf{2}}$ | STB | SR $^{*}$ | $\overline{\text { INT }}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 | 0 |
| 1 | 1 | $乙$ | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | $乙$ | 1 | 0 |
|  |  |  |  |  |
|  |  |  |  |  |

$\overline{C L R}$ - Resets Data Latch

- Sets SR Flip-Fiop (no effect on Output Buffer)
* Internal SR Flip-Flop

Am3212•Am8212
MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage | -0.5 V to +7.0 V |
| Output Voltage | -0.5 V to +7.0 V |
| Input Voltages | -1.0 V to +5.5 V |
| Output Current (Each Output) | 125 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)
P8212, D8212, P3212, D3212 (COM'L) $\quad T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$
Am8212DM, MD3212 (MIL)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 V \pm 10 \%$
DC CHARACTERISTICS

| Parame | Description | Test Conditions |  | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IF | Input Load Current <br> ACK, $\mathrm{DS}_{2}, \mathrm{CR}, \mathrm{DI}_{1}$ - $\mathrm{DI}_{8}$ Inputs | $V_{F}=0.45 \mathrm{~V}$ |  |  |  | -0.25 | mA |
| $\mathrm{I}_{\mathrm{F}}$ | Input Load Current MD Input | $V_{F}=0.45 \mathrm{~V}$ |  |  |  | -0.75 | mA |
| $\mathrm{I}_{\mathrm{F}}$ | Input Load Current DS ${ }_{1}$ Input | $\mathrm{V}_{\mathrm{F}}=0.45 \mathrm{~V}$ |  |  |  | -1.0 | mA |
| $\mathrm{I}_{\mathrm{R}}$ | Input Leakage Current ACK, DS, CR, DI $1_{1}$ - DI 8 Inputs | $\mathrm{V}_{\mathrm{R}}=5.25 \mathrm{~V}$ |  |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{R}}$ | Input Leakage Current MO Input | $\mathrm{V}_{\mathrm{R}}=5.25 \mathrm{~V}$ |  |  |  | 30 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{R}}$ | Input Leakage Current DS ${ }_{1}$ Input | $\mathrm{V}_{\mathrm{R}}=5.25 \mathrm{~V}$ |  |  |  | 40 | $\mu \mathrm{A}$ |
| $\mathrm{v}_{\mathrm{C}}$ | Input Forward Voltage Clamp | $\mathrm{I}_{\mathrm{C}}=-5.0 \mathrm{~mA}$ | $\mathrm{COM}^{\prime} \mathrm{L}$ |  |  | -1.0 | Volts |
|  |  |  | MIL |  |  | -1.2 |  |
| $V_{\text {IL }}$ | Input LOW Voltage |  | COM ${ }^{\prime}$ L |  |  | 0.85 | Volts |
|  |  |  | MIL |  |  | 0.80 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage | $\mathrm{I}^{\prime} \mathrm{LL}=15 \mathrm{~mA}$ |  | 2.0 |  |  | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage |  |  |  |  | 0.45 | Volts |
| $\mathrm{v}_{\mathrm{OH}}$ | Output HIGH Voltage | $1 \mathrm{OH}=-1.0 \mathrm{~mA}$ | COM'L | 3.65 | 4.0 |  | Volts |
|  |  |  | MIL | 3.3 | 4.0 |  |  |
|  |  | $1 \mathrm{OH}=-0.5 \mathrm{~mA}$ | MIL | 3.5 | 4.0 |  |  |
| ISC | Short Circuit Output Current | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ |  | -15 |  | -75 | mA |
| $\left\|\mathrm{I}_{0}\right\|$ | Output Leakage Current High Impedance | $\mathrm{V}_{\mathrm{O}}=0.45 \mathrm{~V} / 5.25 \mathrm{~V}$ |  |  |  | 20 | $\mu \mathrm{A}$ |
| ICC | Power Supply Current | Note 2 |  |  | 90 | 130 | mA |

AC CHARACTERISTICS (Note 3)

| Parameter | Description | Min. | Typ. (Note 1 | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {p }}$ w | Pulse Width | 30 | 8 |  | ns |
| ${ }^{\text {tpd }}$ | Data to Output Delay |  | 12 | 30 | ns |
| $t_{\text {we }}$ | Write Enable to Output Delay |  | 18 | 40 | ns |
| $\mathrm{t}_{\text {set }}$ | Data Set-up Time | 15 |  |  | ns |
| $t_{\text {h }}$ | Data Hold Time | 20 |  |  | ns |
| $\mathrm{tr}_{r}$ | Reset to Output Delay |  | 18 | 40 | ns |
| $\mathrm{t}_{\text {s }}$ | Set to Output Delay |  | 15 | 30 | ns |
| $\mathrm{t}_{\mathrm{e}}$ | Output Enable/Disable Time |  | 14 | 45 | ns |
| $\mathrm{t}_{\mathrm{c}}$ | Clear to Output Delay |  | 25 | 55 | ns |

## CAPACITANCE (Note 4)

$F=1.0 \mathrm{MHz}, V_{B I A S}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
TEST LOAD ( 15 mA and 30 pF )

| Parameters | Typsription | Max. | Units |  |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | $\mathrm{DS}_{1} \mathrm{MD}$ Input Capacitance | 9.0 | 12 | pF |
| $\mathrm{C}_{\mathrm{IN}}$ | $\mathrm{DS}_{2}, \mathrm{CK}, \mathrm{ACK}, \mathrm{DI}_{1}-\mathrm{DI}_{8}$ <br> Input Capacitance | 5.0 | 9.0 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | $\mathrm{DO}_{1}-\mathrm{DO}_{8}$ Output Capacitance | 8.0 | 12 | pF |

Notes: 1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
2. $C L R=S T B=H I G H ; D S_{1}=D S_{2}=M D=L O W$; all data inputs are gound, all data outputs are open.
3. Conditions of Test: a) Input pulse amplitude $=2.5 \mathrm{~V}$
b) Input rise and fall times 5.0 ns
c) Between 1.0 V and 2.0 V measurements made at 1.5 V with 15 mA and 30 pF Test Load

4. This parameter is sampled and not $100 \%$ tested.
*Including Jig and Probe Capacitance.

TIMING DIAGRAM


Note: Alternative Test Load.


## TYPICAL CHARACTERISTICS



Data to Output Delay Versus Load Capacitance


Output Current Versus Output LOW Voltage


Data to Output Delay Versus Temperature


Output Current Versus Output HIGH Voltage


## LOGIC SYMBOLS

input device


OUTPUT DEVICE



Detailed

Symbolic


## GATED BUFFER (3-STATE)

By tying the mode signal low and the strobe input high, the data latch is acting as a straight through gate. The output buffers are then enabled from the device selection logic $\overline{\mathrm{DS}}_{1}$ and $\mathrm{DS}_{2}$.
When the device selection logic is false, the outputs are 3-state.
When the device selection logic is true, the input data from the system is directly transferred to the output.


## Bi-Directional Bus Driver

Two Am3212 - Am8212's wired back-to back can be used as a symmetrical drive, bi-directional bus driver. The devices are controlled by the data bus input control which is connected to $\overline{\mathrm{DS}}_{1}$ on the first Am3212 - Am8212 and to DS 2 on the second. While one device is active, and acting as a straight through buffer the other is in its 3 -state mode.

## Interrupting Input Port

The Am3212 - Am8212 accepts a strobe from the system input source, which in turn clears the service request flip-flop and interrupts the processor. The processor then goes through a service routine, identifies the port, and causes the device selection logic to go true - enabling the system input data onto the data bus.



## TYPICAL APPLICATIONS OF THE Am8212 (Cont'd)

## Interrupt Instruction Port

The Am3212 - Am8212 can be used to gate the interrupt instruction, normally RESTART instructions, onto the data bus. The device is enabled from the interrupt acknowledge signal from the microprocessor and from a port selection signal. This signal is normally tied to ground. ( $\overline{\mathrm{DS}}_{1}$ could be used to multiplex a variety of interrupt instruction ports onto a common bus).


## Output Port (With Hand-Shaking)

The Am3212 • Am8212 is used to transmit data from the data bus to a system output. The output strobe could be a hand-shaking signal such as "reception of data" from the device that the system is outputting to. It in turn, can interrupt the system signifying the reception of date. The selection of the port comes from the device selection logic. $\left(\overline{\mathrm{DS}}_{1} \cdot \mathrm{DS}_{2}\right)$.


## Am9080A Status Latch

The input to the Am3212 • Am8212 latch comes directly from the Am9080A data bus. Timing shows that when the SYNC signal is true ( $\overline{\mathrm{DS}}_{1}$ input), and $\phi 1$ is true,
( $\overline{\mathrm{DS}}_{1}$ input) then the status data will be latched into the Am3212 - Am8212. The mode signal is tied high so that the output on the latch is active and evabled all the time.


## Am8T26

## Distinctive Characteristics

- Advanced Schottky technology
- 40 mA driver sink current
- Three-state outputs on driver and receiver
- PNP inputs
- 20 ns max. driver propagation delay
- 18ns max. receiver propagation delay
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883


## FUNCTIONAL DESCRIPTION

The Am8T26 is a high speed bus transceiver consisting of four bus drivers with three-state outputs and four bus receivers, also with three-state outputs. Each driver output is internally connected to a receiver input. Both the drivers and receivers have PNP inputs.
One buffered common "bus enable" input is connected to the four drivers and another buffered common "receiver enable" input is connected to the receivers. A LOW on the bus enable ( $B / E$ ) input forces the four driver outputs to the high-impedance state. A HIGH on the bus enable allows input data to be transferred onto the data bus.
A HIGH on the receiver enable ( $R / E$ ) input forces the four receiver outputs to the high-impedance state while a LOW on the receiver enable input allows the received data to be transferred to the output. The complementary design of the bus enable and receiver enable inputs allows these control inputs to be connected together externally such that a single transmit/receive function is derived.

## LOGIC SYMBOL



LOGIC DIAGRAM


## ORDERING INFORMATION

| Package <br> Type | Temperature <br> Range | Order <br> Number |
| :---: | :---: | :--- |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | N8T26B |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | N8T26F |
| Dice | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | AM8T26XC |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | S8T26F |
| Dice | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM8T26XM |

## CONNECTION DIAGRAM

 Top View

Am8T26
MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$. |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

## ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

N8T26 $\quad T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
S8T26 $\quad \mathrm{T}_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \quad$ MIN. $=4.75 \mathrm{~V} \quad$ MAX. $=5.25 \mathrm{~V}$

| Parameters | Description | Test Conditions (Note 1) |  | Min. | Typ. <br> (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Driver Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{1 H} \text { or } \mathrm{V}_{I L} \end{aligned}$ |  | 2.6 | 3.1 |  | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ | Driver Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N ., I O L=40 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  | 0.5 | Volts |
| $\mathrm{V}_{\mathrm{OH}}$ | Receiver Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O H}=-2 m A \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  | 2.6 | 3.1 |  | Volts |
| $\mathrm{V}_{\text {OL }}$ | Receiver Output LOW Voltage | $\begin{aligned} & V_{C C}=\text { MIN., } I_{O L}=-16 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  | 0.5 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.85 | Volts |
| $V_{1}$ | Input Clamp Voltage | $V_{C C}=$ MIN., $I_{I N}=-5 \mathrm{~mA}$ |  |  |  | -1.0 | Volts |
| IIL <br> (Note 3) | Input LOW Current | $V_{C C}=M A X ., V_{1 N}=0.4 V$ |  |  |  | -0.2 | mA |
| $I_{I H}$ (Note 3) | Input HIGH Current | $V_{C C}=$ MAX., $V_{\text {IN }}=5.25 \mathrm{~V}$ |  |  |  | 25 | $\mu \mathrm{A}$ |
| ${ }^{\prime} \mathrm{SC}$ | Output Short Circuit Current (Note 4) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ | Driver | -50 |  | -150 | mA |
|  |  |  | Receiver | -30 |  | -75 |  |
| ICC | Power Supply Current | $V_{C C}=M A X$. |  |  |  | 87 | mA |
| ${ }^{1} \mathrm{O}$ | Bus Leakage Current with Driver Off | $\begin{aligned} & V_{C C}=M A X ., V_{B U S}=2.6 \mathrm{~V} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  | 100 | $\mu \mathrm{A}$ |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents = Unit Load Current $\times$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \stackrel{\mathrm{V}_{\mathrm{C}}}{ }=5.0 \mathrm{~V}$ )

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {P PLH }}$ | Driver Input to Bus | Figure 1 |  | 16 | 20 | ns |
| ${ }_{\text {tPHL }}$ |  |  |  | 16 | 20 |  |
| tPLH | Bus to Receiver Output | Figure 2 |  | 13 | 18 | ns |
| tPHL |  |  |  | 6 | 10 |  |
| ${ }^{\mathbf{Z}} \mathrm{L}$ | Driver Enable to Bus | Figure 3 |  | 29 | 38 | ns |
| ${ }^{\text {t }} \mathrm{L}$ Z |  |  |  | 35 | 43 |  |
| t ZL | Receiver Enable to <br> Receiver Output | Figure 4 |  | 20 | 30 | ns |
| tLZ |  |  |  | 10 | 17 |  |

## DEFINITION OF FUNCTIONAL TERMS

$D_{0}, D_{1}, D_{2}, D_{3}$ The four driver inputs.
$\mathbf{B}_{0}, \mathbf{B}_{1}, \mathbf{B}_{\mathbf{2}}, \mathbf{B}_{\mathbf{3}}$ The four driver outputs and receiver inputs (data is inverted).
$\mathbf{R}_{\mathbf{0}}, \mathbf{R}_{\mathbf{1}}, \mathbf{R}_{\mathbf{2}}, \mathbf{R}_{\mathbf{3}}$ The four receiver outputs. Data from the bus is inverted while data from the driver inputs is noninverted.
B/E Bus enable input. When the bus enable input is LOW, the four driver outputs are in the high-impedance state.
R/E Receiver enable input. When the receiver enable input is HIGH, the four receiver outputs are in the high-impedance state.

## LOADING RULES (In Unit Loads)

| Input/Output | Pin No.'s | LOW <br> Input Unit Load | Fan-out |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Output <br> HIGH | Output LOW |
| R/E | 1 | 1/8 | - | - |
| $\mathrm{R}_{0}$ | 2 | - | 50 | 10 |
| $\mathrm{B}_{0}$ | 3 | 1/16 | 250 | 25 |
| $\mathrm{D}_{0}$ | 4 | 1/8 | - | - |
| $\mathrm{R}_{1}$ | 5 | - | 50 | 10 |
| $\mathrm{B}_{1}$ | 6 | 1/16 | 250 | 25 |
| $\mathrm{D}_{1}$ | 7 | 1/8 | - | - |
| GND | 8 | - | - | - |
| $\mathrm{D}_{2}$ | 9 | 1/8 | - | - |
| $\mathrm{B}_{2}$ | 10 | 1/16 | 250 | 25 |
| $\mathrm{R}_{2}$ | 11 | - | 50 | 10 |
| $\mathrm{D}_{3}$ | 12 | 1/8 | - | - |
| $\mathrm{B}_{3}$ | 13 | 1/16 | 250 | 25 |
| $\mathrm{R}_{3}$ | 14 | - | 50 | 10 |
| B/E | 15 | 1/8 | - | - |
| $\mathrm{v}_{\mathrm{CC}}$ | 16 | - | - | - |

A TTL Unit Load is defined as -1.6 mA measured at 0.4 V LOW and $40 \mu \mathrm{~A}$ measured at 2.4 V HIGH.

DRIVER FUNCTION TABLE

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $B / E$ | $D_{\mathbf{i}}$ | $B_{\mathbf{i}}$ |
| $L$ | $X$ | $Z$ |
| $H$ | $L$ | $H$ |
| $H$ | $H$ | $L$ |

L = LOW
X $=$ Don't Care
$H=H I G H \quad Z=$ High Impedance
$\mathrm{i}=0,1,2$, or 3

RECEIVER FUNCTION TABLE

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| R/E | $\mathbf{B}_{\mathbf{i}}$ | $\mathbf{R}_{\mathbf{i}}$ |
| $H$ | $X$ | $Z$ |
| $L$ | $L$ | $H$ |
| $L$ | $H$ | $L$ |

$$
\begin{array}{ll}
L=\text { LOW } & X=\text { Don't Care } \\
H=H I G H & Z=\text { High Impedance } \\
i=0,1,2, \text { or } 3 &
\end{array}
$$

INPUT/OUTPUT CURRENT INTERFACE CONDITIONS


Note: Actual current flow direction shown.

## AC TEST CIRCUITS AND WAVEFORMS

PROPAGATION DELAY (Data In to Bus)


Figure 1

## PROPAGATION DELAY (Bus to Receiver Out)



INPUT PULSE:
$\mathrm{t}_{\mathrm{f}}=\mathrm{t}_{\mathrm{f}}=5 \mathrm{~ns} \mathrm{(10} \mathrm{\%} \mathrm{to} 90 \%$ )
freq $=10 \mathrm{MHz}$ ( $50 \%$ duty cycle)
Amplitude $=2.6 \mathrm{~V}$

Figure 2

PROPAGATION DELAY (Bus Enable to Bus Output)


Figure 3
PROPAGATION DELAY. (Receive Enable to Receive Output)


Figure 4

## APPLICATION



Metallization and Pad Layout


# Am8T26A•Am8T28 <br> Schottky Three-State Quad Bus Driver/Receiver 

## Distinctive Characteristics

- Advanced Schottky technology
- 48 mA driver sink current
- Three-state outputs on driver and reciever
- PNP inputs
- Am8T26A has inverting outputs
- Am8T28 has non-inverting outputs
- Driver propagation delay - 14 ns max. for 8 T 26 A ; 17 ns max. for 8T28
- Receiver propagation delay -14 ns max. for 8T26A; 17ns max. for 8T28
- 100\% reliability assurance testing in compliance with MIL-STD-883


## FUNCTIONAL DESCRIPTION

The Am8T26A/Am8T28 are high speed bus transceivers consisting of four bus drivers with three-state outputs and four bus receivers, also with three-state outputs. Each driver output is internally connected to a receiver input. Both the drivers and receivers have PNP inputs.
One buffered common "bus enable" input is connected to the four drivers and another buffered common "receiver enable" input is connected to the receivers. A LOW on the bus enable $(B / E)$ input forces the four driver outputs to the high-impedance state. A HIGH on the bus enable allows input data to be transferred onto the data bus.
A HIGH on the receiver enable (R/E) input forces the four receiver outputs to the high-impedance state while a LOW on the receiver enable input allows the received data to be transferred to the output. The complementary design of the bus enable and receiver enable inputs allows these control inputs to be connected together externally such that a single transmit/receive function is derived.

LOGIC SYMBOL


LOGIC DIAGRAMS

| MAXIMUM RATINGS (Above which the useful life may be impaired) |  |
| :--- | ---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to +V CC max. |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs (Receiver) | 30 mA |
| DC Output Current, Into Outputs (BUS) | 80 mA |
| DC Input Current | -30 mA to +5.0 mA |

## ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

The Following Conditions Apply Unless Otherwise Noted:
N8T26A, N8T28 $T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}\left(\mathrm{COM} \mathrm{M}^{\prime}\right) \quad \mathrm{MIN} .=4.75 \mathrm{~V} \quad \mathrm{MAX} .=5.25 \mathrm{~V}$

S8T26A, S8T28 $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (MIL) MIN. $=4.50 \mathrm{~V}$ MAX. $=5.50 \mathrm{~V}$

| DC CHAR <br> Parameters | CTERISTICS OVER OPER <br> Description | G TEMPERATURE RANGE <br> Test Conditions (Note 1) | Min. | Typ. <br> (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Driver |  |  |  |  |  |  |
| IIL | Low Level Input Current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -200 | $\mu \mathrm{A}$ |
| $1 / 1$ | Low Level Input Current (Disabled) | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -25 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | High Level Input Current ( $\mathrm{D}_{\mathrm{I}}, \mathrm{D}_{\mathrm{E}}$ ) | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }} \mathrm{MAX}$. |  |  | 25 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | IOUT $=48 \mathrm{~mA}$ ( Note 5) |  |  | 0.5 | Volts |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | IOUT $=-10 \mathrm{~mA}, \mathrm{~V}_{\text {CC }}=\mathrm{V}_{\text {CC }}$ MIN. ( Note 6) | 2.4 |  |  | Volts |
| Ios | Short Circuit Output Current | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=\mathrm{V}_{\text {CC }}$ MAX. ( Note 4) | -50 |  | -150 | mA |
| Receiver |  |  |  |  |  |  |
| 1 IL | Low Level Input Current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -200 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{1} \mathrm{H}$ | High Level Input Current ( $\mathrm{R}_{\mathrm{E}}$ ) | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }} \mathrm{MAX}$. |  |  | 25 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | ${ }^{1}$ OUT $=20 \mathrm{~mA}$ ( Note 5) |  |  | 0.5 | Volts |
| $\mathrm{v}_{\mathrm{OH}}$ | High Level Output Voltage | $\mathrm{I}^{\text {OUT }}=-100 \mu \mathrm{~A}, \mathrm{~V}_{\text {CC }}=5.0 \mathrm{~V}$ | 3.5 |  |  | Volts |
|  |  | 'OUT $=-2.0 \mathrm{~mA}$ (Note 6) | 2.4 |  |  |  |
| Ios | Short Circuit Output Current | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=\mathrm{V}_{\text {CC }} \mathrm{MAX}$. | -30 |  | -75 | mA |

## Both Driver and Receiver

| $\mathrm{V}_{\text {TL }}$ | Low Level Input Threshold Voltage |  |  | 0.85 |  | Volts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TH }}$ | High Level Input Threshold Voltage |  |  |  | 2.0 | Volts |
| ${ }^{1} \mathrm{O}$ | Low Level Output Off Leakage Current |  | $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ |  | -100 | $\mu \mathrm{A}$ |
|  | High Level Output Off Leakage Current |  | $\mathrm{V}_{\text {OUT }}=2.4 \mathrm{~V}$ |  | 100 | $\mu \mathrm{A}$ |
| $V_{1}$ | Input Clamp Voltage |  | $\mathrm{I}_{\mathrm{IN}}=-12 \mathrm{~mA}$ |  | -1.0 | Volts |
| PWR/ $I_{C C}$ | Power/Current Consumption | Am8T26A | $V_{C C}=V_{C C} M A X$. |  | 457/87 | $\mathrm{mW} / \mathrm{mA}$ |
|  |  | Am8T28 | $\mathrm{V}_{C C}=\mathrm{V}_{C C} \mathrm{MAX}$. |  | 578/110 |  |


| Switching | racteristics ( $\mathrm{T}_{\mathrm{A}}=+2$ | 5.0 V ) |  | m8T2 |  |  | m8T2 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Min. | Typ. | Max. | Units |
| ${ }^{\text {tPLH }}$ | Driver Input to Bus |  |  | 10 | 14 |  | 13 | 17 | ns |
| tPHL | Driver Input to Bus | Figure 1 |  | 10 | 14 |  | 13 | 17 |  |
| tple |  |  |  | 9.0 | 14 |  | 12 | 17 | ns |
| $t_{\text {P }}$ | Bus to Receiver Output | Figure 2 |  | 6.0 | 14 |  | 9.0 | 17 |  |
| t ZL | Driver Enable to Bus | Figure 3 |  | 19 | 25 |  | 21 | 28 | ns |
| ${ }_{\text {t }}$ | Driver Enable to Bus | Figure |  | 15 | 20 |  | 18 | 23 |  |
| ${ }^{\text {t }}$ L | Receiver Enable to | Fig |  | 15 | 20 |  | 18 | 23 | ns |
| tLZ | Receiver Output | Figure 4 |  | 10 | 15 |  | 13 | 18 |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents $=$ Unit Load Current $\times$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. Output sink current is supplied through a resistor to $\mathrm{V}_{\mathrm{CC}}$.
6. Measurements apply to each output and the associated data input independently.

## DEFINITION OF FUNCTIONAL TERMS

$\mathbf{D}_{\mathbf{0}}, \mathbf{D}_{1}, \mathbf{D}_{\mathbf{2}}, \mathbf{D}_{\mathbf{3}}$ The four driver inputs.
$\mathbf{B}_{\mathbf{0}}, \mathbf{B}_{\mathbf{1}}, \mathbf{B}_{\mathbf{2}}, \mathbf{B}_{\mathbf{3}}$ The four driver outputs and receiver inputs (data is inverted).
$\mathbf{R}_{\mathbf{0}}, \mathbf{R}_{\mathbf{1}}, \mathbf{R}_{\mathbf{2}}, \mathbf{R}_{\mathbf{3}}$ The four receiver outputs. Data from the bus is inverted while data from the driver inputs is noninverted.
B/E Bus enable input. When the bus enable input is LOW, the four driver outputs are in the high-impedance state.
R/E Receiver enable input. When the receiver enable input is HIGH, the four receiver outputs are in the high-impedance state.

## LOADING RULES (In Unit Loads)

|  |  | LOW |
| :---: | :---: | :---: | :---: | :---: |
| Input |  |  |$\quad$| Fan-out |
| :---: |
| Output | Output

A TTL Unit Load is defined as -1.6 mA measured at 0.4 V LOW and $40 \mu \mathrm{~A}$ measured at 2.4 V HIGH .

## DRIVER FUNCTION TABLE

| INPUTS |  | Am8T26A <br> OUTPUT | Am8T28 <br> OUTPUT |
| :---: | :---: | :---: | :---: |
| B/E | $D_{i}$ | $B_{i}$ | $B_{i}$ |
| $L$ | $X$ | $Z$ | $Z$ |
| $H$ | $L$ | $H$ | $L$ |
| $H$ | $H$ | $L$ | $H$ |

$\mathrm{L}=$ LOW $\quad \mathrm{X}=$ Don't Care
$H=H I G H \quad Z=$ High Impedance
$\mathrm{i}=\mathbf{0 , 1 , 2}$, or 3

## RECEIVER FUNCTION TABLE

| INPUTS |  | Am8T26A <br> OUTPUT | Am8T28 <br> OUTPUT |
| :---: | :---: | :---: | :---: |
| R/E | $\mathbf{B}_{\mathbf{i}}$ | $\mathbf{R}_{\mathbf{i}}$ | $\mathbf{R}_{\mathbf{i}}$ |
| $H$ | X | Z | Z |
| L | L | $H$ | L |
| L | H | L | H |

L = LOW $\quad X=$ Don't Care
$H=$ HIGH $\quad Z=$ High Impedance
$i=0,1,2$, or 3

INPUT/OUTPUT CURRENT INTERFACE CONDITIONS


Note: Actual current flow direction shown.

## AC TEST CIRCUIJS AND WAVEFORMS

## PROPAGATION DELAY (Data In to Bus)



Figure 1
PROPAGATION DELAY (Bus to Receiver Out)


INPUT PULSE:
$\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=5 \mathrm{~ns}(10 \%$ to $90 \%)$
freq $=10 \mathrm{MHz}(50 \%$ duty cycle)
Amplitude $=2.6 \mathrm{~V}$

Figure 2

PROPAGATION DELAY (Bus Enable to Bus Output)


> INPUT PULSE: $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=5 \mathrm{~ns}(10 \%$ to $90 \% \%$ freq $=5 \mathrm{MHz}(50 \%$ duty cycle) Amplitude $=2.6 \mathrm{~V}$

Figure 3
———_


Figure 4


Metallization and Pad Layouts

Am8T26A


## Am82S62

Nine-Input Parity Checker/Generator

## Distinctive Characteristics

- ODD/EVEN parity outputs
- Inhibit input to disable both outputs
- High-speed expansion input $-\mathrm{P}_{9}$
- PNP inputs
- Advanced Schottky technology
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.


## FUNCTIONAL DESCRIPTION

The Am82S62 is a 9-bit parity generator/parity checker with both an ODD parity output and an EVEN parity output. The device can be used to detect errors in data transmission or data retrieval systems as well as to generate this parity check bit.
The Am82S62 features one special high-speed input (P9) to facilitate expansion. The propagation delay to the outputs through this path is considerably reduced when compared to the $\mathrm{P}_{1}$ through $\mathrm{P}_{8}$ paths. This short delay path allows parity checkers/generators of larger size than 9 -bits to be built with a minimum of additional delay.
The device is built using advanced Schottky technology and incorporates PNP input transistors to reduce input loading to 0.4 STTL unit loads. The EVEN output is one gate propagation delay time shorter than the ODD output.

LOGIC SYMBOL

$V_{C C}=\operatorname{Pin} 14$
GND $=\operatorname{Pin} 7$

LOGIC DIAGRAM


## Am82S62

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 14 to Pin 7) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

## ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless otherwise noted)

| $\begin{aligned} & \text { N82S62 } \\ & \text { S82S62 } \end{aligned}$ | $\begin{aligned} & =0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \\ & =-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | $\pm 5 \% \quad$ MIN. $=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description | Test Conditions (Note 1) |  | Min. | Typ. <br> (Note 2) | Max. | Units |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | S82 | 2.5 |  |  | Volts |
|  |  | $V_{\text {IN }}=V_{\text {IH }}$ or $V_{\text {IL }}$ | N82 | 2.7 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O L}=20 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  | 0.5 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| VIL | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\text {CC }}=$ MIN., $I_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | Volts |
| IIL | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ | P9 |  |  | -0.4 | mA |
| (Note 3) |  |  | Others |  |  | -0.8 |  |
| $I_{1 H}$ <br> (Note 3) | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}$ |  |  |  | 10 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| ${ }^{\text {I SC }}$ | Output Short Circuit Current (Note 4) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  | -40 |  | -100 | mA |
| ${ }^{\prime} \mathrm{CC}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ MAX. (Note 5) |  |  |  | 67 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents $=$ Unit Load Current $\times$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. $P_{1}$ through $P_{9}$ grounded; inhibit at 4.5 V ; outputs open.

## Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )



| TRUTH TABLE |  |  |  |  | LOADING RULES (In Unit Loads) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INHIBIT | NUMBER OF P INPUTS |  | OUTPUT |  | Input/Output | Pin No.'s | $\begin{gathered} \text { Input } \\ \text { Unit Load } \end{gathered}$ | Fan-out |  |
|  | LOW | HIGH | ODD | EVEN |  |  |  | Output HIGH | Output LOW |
| L | 0 | 9 | H | L | $\mathrm{P}_{1}$ | 1 | 0.4 | - | - |
| L | 1 | 8 | L | H |  | 2 | 0.4 | - | - |
| L | 2 | 7 | H | L | ${ }^{+}$ | 2 | 0.4 | - | - |
| L | 3 | 6 | L | H | $\mathrm{P}_{3}$ | 3 | 0.4 | - | - |
| L | 4 | 5 | H | L | $\mathrm{P}_{4}$ | 4 | 0.4 | - | - |
| L | 5 | 4 | L | H | $\mathrm{P}_{9}$ | 5 | 0.2 | - | - |
| L | 6 | 3 | H | L | ODD | 6 | - | 20 | 10 |
| L | 7 | 2 | L | H | GND | 7 | - | - | - |
| L | 8 | 1 | H | L | InHIBIT | 8 | 0.4 | - | - |
| L | 9 | 0 | L | H | EVEN | 9 | - | 20 | 10 |
| H | x | $\times$ | L | L | $\mathrm{P}_{5}$ | 10 | 0.4 | - | - |
|  | x |  | L | L | $\mathrm{P}_{6}$ | 11 | 0.4 | - | - |
| $\begin{aligned} & H=\text { HIGH } \\ & L=L \text { LOW } \\ & X=\text { Don't Care } \end{aligned}$ |  |  |  |  | ${ }^{\text {P7 }}$ | 12 | 0.4 | - | - |
|  |  |  |  |  | $\mathrm{P}_{8}$ | 13 | 0.4 | - | - |
|  |  |  |  |  | $\mathrm{v}_{\mathrm{cc}}$ | 14 | - | - | - |
|  |  |  |  |  | A Schottky TTL Unit Load is defined as $50 \mu \mathrm{~A}$ measured at 2.7 V HIGH and -2.0 mA measured at 0.5 V LOW. |  |  |  |  |
| DEFINITION OF FUNCTIONAL TERMS <br> $\mathbf{P}_{\mathbf{1}}$ through $\mathbf{P}_{\mathbf{9}}$ The nine inputs to the parity tree. <br> INHIBIT A HIGH on the inhibit input forces both the odd output and even output LOW regardless of the $P$ inputs. When the inhibit is LOW, the odd and even outputs will always be of opposite phase. <br> ODD The odd parity output of the device. When an odd number of $P$ inputs are at a HIGH level, the odd output will be HIGH. <br> EVEN The even parity output of the device. When an even number of $P$ inputs are at a HIGH level, the even output will be HIGH. |  |  |  |  | SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS |  |  |  |  |
|  |  |  |  |  |  | DRivi | Tput |  |  |
|  |  |  |  |  |  |  |  |  | $-\mathrm{H}$ |
| LOGIC EQUATIONS$\begin{aligned} & \text { ODD Output }=P_{1}{ }^{\oplus P_{2}}{ }^{\oplus P_{3}}{ }^{\oplus P_{4}}{ }^{\oplus P_{5}}{ }^{\oplus P_{6}}{ }^{\oplus P_{7}}{ } \mathrm{P}_{8}{ }^{\oplus P_{9}} \end{aligned}$ |  |  |  |  | Note: Actual current flow direction shown. |  |  |  |  |

## APPLICATION

## 16-BIT PARITY GENERATOR WITH INVERT CONTROL



Metallization and Pad Layout


## Am73/8304B

Octal Three-State Bidirectional Transceiver

## DISTINCTIVE CHARACTERISTICS

- 8-bit bidirectional data flow reduces system package count
- Three-state inputs/outputs for interfacing with bus-oriented systems
- PNP inputs reduce input loading
- $\mathrm{V}_{\mathrm{CC}}-1.15 \mathrm{~V} \mathrm{~V}_{\mathrm{OH}}$ interfaces with TTL, MOS, and CMOS
- $48 \mathrm{~mA}, 300 \mathrm{pF}$ bus drive capability
- Transmit/Receive and Chip Disable simplify control logic
- 20 pin ceramic and molded DIP package
- Low power - 8mA per bidirectional bit
- Advanced Schottky processing
- Bus port stays in hi-impedance state during power up/down
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## GENERAL DESCRIPTION

The Am73/8304Bs are 8-bit three-state Schottky transceivers. They provide bidirectional drive for bus-oriented microprocessor and digital communications systems. Straight through bidirectional transceivers are featured, with 16 mA drive capability on the A ports and 48 mA bus drive capability on the $B$ ports. PNP inputs are incorporated to reduce input loading.
One input, Transmit// $\overline{\text { eceive }}$ determines the direction of logic signals through the bidirectional transceiver. The Chip Disable input disables both $A$ and $B$ ports by placing them in a threestate condition.
The output high voltage $\left(\mathrm{V}_{\mathrm{OH}}\right)$ is specified at $\mathrm{V}_{\mathrm{CC}}-1.15 \mathrm{~V}$ minimum to allow interfacing with MOS, CMOS, TTL, ROM, RAM, or microprocessors.

LOGIC DIAGRAM



Note: Pin 1 is marked for orientation.

LOGIC SYMBOL


Am8304B
ABSOLUTE MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Supply Voltage | 7.0 V |
| Input Voltage | 5.5 V |
| Output Voltage | 5.5 V |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Noted:
Am7304B
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{CC}} \mathrm{MIN}=4.5 \mathrm{~V}$
$\mathrm{V}_{\mathrm{CC}} \mathrm{MAX}=5.5 \mathrm{~V}$
Am8304B $\quad \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}} \mathrm{MIN}=4.75 \mathrm{~V} \quad \mathrm{~V}_{\mathrm{CC}} \mathrm{MAX}=5.25 \mathrm{~V}$

DC ELECTRICAL CHARACTERISTICS over operating temperature range

| Param | Description | Test Conditions |  |  | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A PORT ( $\mathrm{A}_{0}-\mathrm{A}_{7}$ ) |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | Logical "1" Input Voltage | $C D=0.8 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{A}}=2.0 \mathrm{~V}$ |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Logical "0" Input Voltage | $\begin{aligned} & C D=0.8 \mathrm{~V}, \\ & T / \bar{R}=2.0 \mathrm{~V} \end{aligned}$ | Am83040B |  |  |  | 0.8 | Volts |
|  |  |  | Am7 | 304B |  |  | 0.7 |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $\begin{aligned} & C D=0.8 \mathrm{~V}, \\ & T / \bar{R}=0.8 \mathrm{~V} \end{aligned}$ |  | $=-0.4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}{ }^{-1.15}$ | $\mathrm{V}_{\mathrm{CC}}-0.7$ |  | Volts |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}$ | $=-3.0 \mathrm{~mA}$ | 2.7 | 3.95 |  |  |
| VoL | Logical "0" Output Voltage | $\begin{aligned} & C D=0.8 \mathrm{~V}, \\ & T / \bar{R}=0.8 \mathrm{~V} \end{aligned}$ | ${ }^{1} \mathrm{OL}$ | $=8 \mathrm{~mA}$ |  | 0.3 | 0.4 | Volts |
|  |  |  | Am8 | $304 \mathrm{~B}, \mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  |
| los | Output Short Circuit Current | $\begin{aligned} & \mathrm{CD}=0.8 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{MAX} ., \text { Note } 2 \end{aligned}$ |  |  | -10 | -38 | -75 | mA |
| $\mathrm{I}_{\mathbf{H}}$ | Logical "1" Input Current | $\mathrm{CD}=0.8 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=2.0 \mathrm{~V}, \mathrm{~V}_{1}=2.7 \mathrm{~V}$ |  |  |  | 0.1 | 80 | $\mu \mathrm{A}$ |
| 1 | Input Current at Maximum Input Voltage | $C D=2.0 \mathrm{~V}, \mathrm{~V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}} \mathrm{MAX}$. |  |  |  |  | 1 | mA |
| IIL | Logical "0" Input Current | $\mathrm{CD}=0.8 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=2.0 \mathrm{~V}, \mathrm{~V}_{1}=0.4 \mathrm{~V}$ |  |  |  | -70 | -200 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $C D=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{IN}}=-12 \mathrm{~mA}$ |  |  |  | -0.7 | -1.5 | Volts |
| Iod | Output/Input Three-State Current | $C D=2.0 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -200 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{V}_{\mathrm{O}}=4.0 \mathrm{~V}$ |  |  | 80 |  |
| B PORT ( $\mathrm{B}_{0}-\mathrm{B}_{7}$ ) |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | Logical "1" Input Voltage | $C D=0.8 \mathrm{~V}, \mathrm{~T}$ | 0.8 V |  | 2.0 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Logical "0" Input Voltage | $\mathrm{CD}=0.8 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=0.8 \mathrm{~V}$ |  | Am8304B |  |  | 0.8 | Volts |
|  |  |  |  | Am7304B |  |  | 0.7 |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $\mathrm{CD}=0.8 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=2.0 \mathrm{~V}$ |  | $\mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}{ }^{-1.15}$ | $\mathrm{V}_{\mathrm{CC}}-0.8$ |  | Volts |
|  |  |  |  | $\mathrm{I}_{\mathrm{OH}}=-5 \mathrm{~mA}$ | 2.7 | 3.9 |  |  |
|  |  |  |  | $\mathrm{l}_{\mathrm{OH}}=-10 \mathrm{~mA}$ | 2.4 | 3.6 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical "0" Output Voltage | $\mathrm{CD}=0.8 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=2.0 \mathrm{~V}$ |  | $\mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA}$ |  | 0.3 | 0.4 | Volts |
|  |  |  |  | $1 \mathrm{OL}=48 \mathrm{~mA}$ |  | 0.4 | 0.5 |  |
| los | Output Short Circuit Current | $\begin{aligned} & C D=0.8 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{MAX} ., \text { Note } 2 \end{aligned}$ |  |  | -25 | -50 | -150 | mA |
| $\mathrm{I}_{\mathbf{I H}}$ | Logical "1" Input Current | $C D=0.8 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=0.8 \mathrm{~V}, \mathrm{~V}_{1}=2.7 \mathrm{~V}$ |  |  |  | 0.1 | 80 | $\mu \mathrm{A}$ |
| 1 | Input Current at Maximum Input Voltage | $C D=2.0 \mathrm{~V}, \mathrm{~V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{1}=\mathrm{V}_{C C} \mathrm{MAX}$. |  |  |  |  | 1 | mA |
| I/L | Logical "0" Input Current | $\mathrm{CD}=0.8 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=0.8 \mathrm{~V}, \mathrm{~V}_{1}=0.4 \mathrm{~V}$ |  |  |  | -70 | -200 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $C D=2.0 \mathrm{~V}, \mathrm{I}_{1 \mathrm{~N}}=-12 \mathrm{~mA}$ |  |  |  | -0.7 | -1.5 | Volts |
| lod | Output/Input Three-State Current | $C D=2.0 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -200 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{V}_{\mathrm{O}}=4.0 \mathrm{~V}$ |  |  | 200 |  |
| CONTROL INPUTS CD, T/R |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | Logical "1" Input Voitage |  |  |  | 2.0 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Logical "0" Input Voltage |  |  |  |  |  | 0.8 | Volts |
| $\mathrm{I}_{\text {IH }}$ | Logical "1" Input Current | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  |  | 0.5 | 20 | $\mu \mathrm{A}$ |
| 1 | Input Current at Maximum Input Voltage | $\mathrm{V}_{C C}=$ MAX., $\mathrm{V}_{1}=\mathrm{V}_{C C}$ MAX. |  |  |  |  | 1.0 | mA |
| IIL | Logical "0" Input Current | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  | T/ $\overline{\mathrm{R}}$ |  | -0.1 | -. 25 | mA |
|  |  |  |  | CD |  | -0.25 | -. 5 |  |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $\mathrm{I}_{\mathrm{IN}}=-12 \mathrm{~mA}$ |  |  |  | -0.8 | -1.5 | Volts |
|  |  | POWER SUPPLY CURRENT |  |  |  |  |  |  |
| ${ }^{\text {Icc }}$ | Power Supply Current |  |  |  |  | 60 | 100 | mA |
|  |  | $\mathrm{CD}=\mathrm{V}_{\text {INA }}=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=2 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=\mathrm{MAX}$. |  |  |  | 80 | 130 |  |

AC ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| Param | Description | Test Conditions | Min. | (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A PORT DATA/MODE SPECIFICATIONS |  |  |  |  |  |  |
| tpdHLA | Propagation Delay to a Logical " 0 " from B Port to A Port | $\begin{aligned} & \mathrm{CD}=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=0.4 \mathrm{~V}(\text { Figure 1) } \\ & \mathrm{R}_{1}=1 \mathrm{k}, \mathrm{R}_{2}=5 \mathrm{k}, \mathrm{C}_{1}=30 \mathrm{pF} \end{aligned}$ |  | 14 | 18 | ns |
| ${ }^{\text {tpDLLHA }}$ | Propagation Delay to a Logical "1" from B Port to A Port | $\begin{aligned} & C D=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=0.4 \mathrm{~V} \text { (Figure 1) } \\ & \mathrm{R}_{1}=1 \mathrm{k}, \mathrm{R}_{2}=5 \mathrm{k}, \mathrm{C}_{1}=30 \mathrm{pF} \end{aligned}$ |  | 13 | 18 | ns |
| $t_{\text {PLZA }}$ | Propagation Delay from a Logical "0" to Three-State from CD to A Port | $\begin{aligned} & \mathrm{B}_{0} \text { to } \mathrm{B}_{7}=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=0.4 \mathrm{~V} \text { (Figure 3) } \\ & \mathrm{S}_{3}=1, \mathrm{R}_{5}=1 \mathrm{k}, \mathrm{C}_{4}=15 \mathrm{pF} \end{aligned}$ |  | 11 | 15 | ns |
| $\mathrm{t}_{\text {PHZA }}$ | Propagation Delay from a Logical " 1 " to Three-State from CD to A Port | $\begin{aligned} & \mathrm{B}_{0} \text { to } \mathrm{B}_{7}=2.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=0.4 \mathrm{~V} \text { (Figure 3) } \\ & \mathrm{S}_{3}=0, \mathrm{R}_{5}=1 \mathrm{k}, \mathrm{C}_{4}=15 \mathrm{pF} \end{aligned}$ |  | 8 | 15 | ns |
| $t_{\text {PZLA }}$ | Propagation Delay from Three-State to a Logical "0" from CD to A Port | $\begin{aligned} & \mathrm{B}_{0} \text { to } \mathrm{B}_{7}=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=0.4 \mathrm{~V} \text { (Figure 3) } \\ & \mathrm{S}_{3}=1, \mathrm{R}_{5}=1 \mathrm{k}, \mathrm{C}_{4}=30 \mathrm{pF} \end{aligned}$ |  | 27 | 35 | ns |
| $t_{\text {PZHA }}$ | Propagation Delay from Three-State to a Logical " 1 " from CD to A Port | $\begin{aligned} & \mathrm{B}_{0} \text { to } \mathrm{B}_{7}=2.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=0.4 \mathrm{~V} \text { (Figure } 3 \text { ) } \\ & \mathrm{S}_{3}=0, \mathrm{R}_{5}=5 \mathrm{k}, \mathrm{C}_{4}=30 \mathrm{pF} \end{aligned}$ |  | 19 | 25 | ns |
| B PORT DATA/MODE SPECIFICATIONS |  |  |  |  |  |  |
| ${ }^{\text {P PDHLB }}$ | Propagation Delay to a Logical "0" from A Port to B Port | $\begin{aligned} & C D=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=2.4 \mathrm{~V} \text { (Figure 1) } \\ & \mathrm{R}_{1}=100 \Omega, \mathrm{R}_{2}=1 \mathrm{k}, C_{1}=300 \mathrm{pF} \end{aligned}$ |  | 18 | 23 | ns |
|  |  | $\mathrm{R}_{1}=667 \Omega, \mathrm{R}_{2}=5 \mathrm{k}, \mathrm{C}_{1}=45 \mathrm{pF}$ |  | 11 | 18 |  |
| ${ }^{\text {tPDLHB }}$ | Propagation Delay to a Logical " 1 " from A Port to B Port | $\begin{aligned} & C D=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=2.4 \mathrm{~V} \text { (Figure 1) } \\ & \mathrm{R}_{1}=100 \Omega, \mathrm{R}_{2}=1 \mathrm{k}, \mathrm{C}_{1}=300 \mathrm{pF} \end{aligned}$ |  | 16 | 23 | ns |
|  |  | $\mathrm{R}_{1}=667 \Omega, \mathrm{R}_{2}=5 \mathrm{k}, \mathrm{C}_{1}=45 \mathrm{pF}$ |  | 11 | 18 |  |
| $t_{\text {PLZB }}$ | Propagation Delay from a Logical "0" to Three-State from CD to B Port | $\begin{aligned} & A_{0} \text { to } A_{7}=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=2.4 \mathrm{~V} \text { (Figure 3) } \\ & S_{3}=1, R_{5}=1 \mathrm{k}, C_{4}=15 \mathrm{pF} \end{aligned}$ |  | 13 | 18 | ns |
| ${ }^{\text {t }}$ PHZB | Propagation Delay from a Logical " 1 " to Three-State from CD to B Port | $\begin{aligned} & A_{0} \text { to } A_{7}=2.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=2.4 \mathrm{~V} \text { (Figure 3) } \\ & S_{3}=0, R_{5}=1 \mathrm{k}, C_{4}=15 \mathrm{pF} \end{aligned}$ |  | 8 | 15 | ns |
| ${ }^{\text {t PZLB }}$ | Propagation Delay from Three-State to a Logical "0" from CD to B Port | $\begin{aligned} & A_{0} \text { to } A_{7}=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=2.4 \mathrm{~V} \text { (Figure 3) } \\ & \mathrm{S}_{3}=1, R_{5}=100 \Omega, C_{4}=300 \mathrm{pF} \end{aligned}$ |  | 32 | 40 | ns |
|  |  | $\mathrm{S}_{3}=1, \mathrm{R}_{5}=667 \Omega, \mathrm{C}_{4}=45 \mathrm{pF}$ |  | 16 | 22 |  |
| ${ }^{\text {tPZHB }}$ | Propagation Delay from Three-State to a Logical " 1 " from CD to B Port | $\begin{aligned} & A_{0} \text { to } A_{7}=2.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=2.4 \mathrm{~V} \text { (Figure 3) } \\ & \mathrm{S}_{3}=0, R_{5}=1 \mathrm{k}, \mathrm{C}_{4}=300 \mathrm{pF} \end{aligned}$ |  | 26 | 35 | ns |
|  |  | $\mathrm{S}_{3}=0, \mathrm{R}_{5}=667 \Omega, \mathrm{C}_{4}=45 \mathrm{pF}$ |  | 14 | 22 |  |
| TRANSMIT RECEIVE MODE SPECIFICATIONS |  |  |  |  |  |  |
| $\mathrm{t}_{\text {PHzR }}$ | Propagation Delay from a Logical " 1 " to Three-State from $T / \bar{R}$ to A Port | $\begin{aligned} & C D=0.4 \mathrm{~V} \text { (Figure 2) } \\ & S_{1}=1, R_{4}=100 \Omega, C_{3}=300 \mathrm{pF} \\ & S_{2}=0, R_{3}=1 \mathrm{k}, C_{2}=15 \mathrm{pF} \end{aligned}$ |  | 7 | 12 | ns |
| $t_{\text {PLZ }}$ | Propagation Delay from a Logical "0" to Three-State from $T / \bar{R}$ to A Port | $\begin{aligned} & C D=0.4 \mathrm{~V}(\text { Figure 2) } \\ & S_{1}=0, R_{4}=1 \mathrm{k}, C_{3}=300 \mathrm{pF} \\ & S_{2}=1, R_{3}=1 \mathrm{k}, C_{2}=15 \mathrm{pF} \end{aligned}$ |  | 10 | 14 | ns |
| ${ }_{\text {tPHzT }}$ | Propagation Delay from a Logical " 1 " to Three-State from $T / \bar{R}$ to B Port | $\begin{aligned} & C D=0.4 \mathrm{~V} \text { (Figure 2) } \\ & S_{1}=0, R_{4}=1 \mathrm{k}, \mathrm{C}_{3}=15 \mathrm{pF} \\ & S_{2}=1, \mathrm{R}_{3}=5 \mathrm{k}, \mathrm{C}_{2}=30 \mathrm{pF} \end{aligned}$ |  | 16 | 22 | ns |
| ${ }^{\text {tplZ }}$ | Propagation Delay from a Logical " 0 " to Three-State from $T / \bar{R}$ to $B$ Port | $\begin{aligned} & C D=0.4 \mathrm{~V}(\text { Figure 2) } \\ & \mathrm{S}_{1}=1, \mathrm{R}_{4}=1 \mathrm{k}, \mathrm{C}_{3}=15 \mathrm{pF} \\ & \mathrm{~S}_{2}=0, \mathrm{R}_{3}=1 \mathrm{k}, \mathrm{C}_{2}=30 \mathrm{pF} \end{aligned}$ |  | 17 | 22 | ns |
| ${ }^{\text {tPRL }}$ | Propagation Delay from Transmit Mode to a Logical "0", $\mathrm{T} / \overline{\mathrm{R}}$ to A Port | $\mathrm{t}_{\text {PRL }}=\mathrm{t}_{\text {PHZT }}+\mathrm{t}_{\text {PDHLA }}$ |  | 25 | 40 | ns |
| ${ }^{\text {tPRH }}$ | Propagation Delay from Transmit Mode to a Logical "1", $T / \overline{\mathrm{R}}$ to A Port | $\mathrm{t}_{\text {PRH }}=\mathrm{t}_{\text {PLIZ }}+\mathrm{t}_{\text {PDLHA }}$ |  | 30 | 40 | ns |
| $t_{\text {PTL }}$ | Propagation Delay from Receive Mode to a Logical "0", $T / \bar{R}$ to B Port | $\mathrm{t}_{\text {PTL }}=\mathrm{t}_{\text {PHZR }}+\mathrm{t}_{\text {PDHLB }}$ |  | 25 | 35 | ns |
| ${ }^{\text {tPTH }}$ | Propagation Delay from Receive Mode to a Logical " 1 ", $T / \bar{R}$ to B Port | $\mathrm{t}_{\text {PTH }}=\mathrm{t}_{\text {PLZR }}+\mathrm{t}_{\text {PDLHB }}$ |  | 26 | 35 | ns |

Notes: 1. All typical values given are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
2. Only one output at a time should be shorted.

FUNCTIONAL TABLE

| Inputs | Conditions |  |  |
| :--- | :---: | :---: | :---: |
| Chip Disable | 0 | 0 | 1 |
| Transmit//Receive | 0 | 1 | $X$ |
| A Port | Out | In | $\mathrm{HI}-\mathrm{Z}$ |
| B Port | In | Out | $\mathrm{HI}-\mathrm{Z}$ |

## SWITCHING TIME WAVEFORMS <br> AND AC TEST CIRCUITS


$\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}<10 \mathrm{~ns}$
10\% to $90 \%$

Figure 1. Propagation Delay from A Port to B Port or from B Port to A Port



Note: $C_{2}$ and $C_{3}$ include test fixture capacitance.

Figure 2. Propagation Delay from $T / \bar{R}$ to $A$ Port or B Port.


$$
\begin{gathered}
\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}<10 \mathrm{~ns} \\
10 \% \text { to } 90 \%
\end{gathered}
$$

Figure 3. Propagation Delay from CD to A Port or B Port.

# Am93S10•Am93S16 

BCD Decade/Four-Bit Binary Counters

## Distinctive Characteristics

- Fully synchronous counting
- Fully synchronous parallel loading
- Edge-triggered clock action
- Advanced Schottky technology
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.


## FUNCTIONAL DESCRIPTION

The Am93S10 and Am93S16 are fully synchronous 4-bit decimal and binary counters. With the parallel enable ( $\overline{\mathrm{PE}}$ ) LOW, data on the $\mathrm{P}_{0}-\mathrm{P}_{3}$ inputs is parallel loaded on the positive clock transition. When $\overline{\mathrm{PE}}$ is HIGH and both count enables CEP and CET are also HIGH, counting will occur on the LOW-to-HIGH clock transition.
The terminal count state (1001 for the Am93S10 and 1111 for the Am93S16) is decoded and ANDed with CET in the terminal count (TC) output. If CET is HIGH and the counter is in its terminal count state, then TC is HIGH.
Both counters have an asynchronous master reset ( $\overline{\mathrm{MR}}$ ). A LOW on the $\overline{M R}$ input forces the Q outputs LOW independent of all other inputs. The only requirements on the $\overline{P E}, C E P, C E T$ and $P_{0}-P_{3}$ inputs is that they meet the set-up time requirements before the clock LOW-toHIGH transition.


Am93S10 • Am93S16
MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

## ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

Am93s10XC, Am93s16×C
Am93S10XM, Am93S16XM
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$
$\mathrm{T}_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 V \pm 5 \%$ (COM'L)
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ (MIL)

MIN. $=4.75 \mathrm{~V} \quad$ MAX. $=5.25 \mathrm{~V}$
MIN. $=4.5 \mathrm{~V} \quad$ MAX. $=5.5 \mathrm{~V}$

| Parameters | Description | Test Conditions (Note 1) |  |  | Min. | Typ. <br> (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O H}=-1 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  | XM | 2.5 | 3.4 |  | Volts |
|  |  |  |  | XC | 2.7 | 3.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O L}=20 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  | 0.35 | 0.5 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level $\quad 1$ | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  |  | 0.8 | Volts |
| $\mathrm{V}_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.2 | Volts |
| $I_{I L}$ <br> (Note 3) | Input LOW Current | $\begin{aligned} & V_{C C}=M A X ., \\ & V_{I N}=0.5 V \end{aligned}$ | P; MR; CEP |  |  |  | -2.0 | mA |
|  |  |  | CET |  |  |  | -3.0 |  |
|  |  |  | $\overline{\mathrm{PE}}$ |  |  |  | -4.0 |  |
|  |  |  | CP |  |  |  | -5.0 |  |
| $I_{I H}$ <br> (Note 3) | Input HIGH Current | $\begin{aligned} & V_{C C}=M A X . \\ & V_{I N}=2.7 V \end{aligned}$ | P; |  |  |  | 50 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  |  | 75 |  |
|  |  |  |  |  |  |  | 100 |  |
|  |  |  | CP |  |  |  | 125 |  |
| 11 | Input HIGH Current | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  |  | 1.0 | mA |
| ${ }^{\text {I SC }}$ | Output Short Circuit Current (Note 4) | $V_{C C}=$ MAX . |  |  | -40 | -65 | -100 | mA |
| ${ }^{\text {CC }}$ | Power Supply Current | $\mathrm{V}_{\text {CC }}=$ MAX. (Note 5) |  |  |  | 82 | 127 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents = Unit Load Current $\times$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. Outputs open; $\overline{M R}=0 \mathrm{~V}$; all other inputs HIGH.

## Metallization and Pad Layouts



## SWITCHING CHARACTERISTICS $\left(T_{A}=+25^{\circ}\right)$

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {MAX }}$ | Count Frequency | $V_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=280 \Omega$ | 70 | 100 |  | MHz |
| tPLH | Clock to Q |  |  | 6 | 9 | ns |
| tPHL |  |  |  | 8.5 | 13 |  |
| tPLH | Clock to TC |  |  | 12 | 18 | ns |
| tPHL |  |  |  | 8 | 12 |  |
| tPLH | CET to TC |  |  | 6.5 | 10 | ns |
| tPHL |  |  |  | 6.5 | 10 |  |
| tPHL | $\overline{\mathrm{MR}}$ to Q |  |  | 14 | 20 | ns |
| $\mathrm{t}_{\mathbf{S}}$ | Recovery Time for MR (inactive) |  | 6 |  |  | ns |
| ${ }^{\text {tow }}$ | Master Reset Pulse Width |  | 13 |  |  | ns |
|  | Clock Pulse Width HIGH |  | 6 |  |  | ns |
| ${ }^{\text {tpw }}$ | Clock Pulse Width LOW |  | 10 |  |  |  |
| $\mathrm{t}_{\text {s }}$ | Data to Clock |  | 8 |  |  | ns |
| $\mathrm{t}_{\mathrm{h}}$ |  |  | 0 |  |  |  |
| $t_{s}$ | $\overline{P E}$ to Clock |  | 16 |  |  | ns |
| $t_{h}$ |  |  | 0 |  |  |  |
| $t_{s}$ | CEP or CET to Clock |  | 12 |  |  | ns |
| $t_{h}$ |  |  | 0 |  |  |  |

## APPLICATIONS

SYNCHRONOUS MULTISTAGE COUNTING USING CET INPUT ONLY


FASTER SYNCHRONOUS MULTISTAGE COUNTING USING CET AND CEP INPUTS


## DEFINITION OF FUNCTIONAL TERMS

$\overline{\mathrm{PE}}$ Parallel Enable. When $\overline{\mathrm{PE}}$ is LOW, the parallel inputs, $\mathrm{P}_{0}$ through $P_{3}$, are enabled. When $\overline{P E}$ is HIGH, the count function is possible.
CEP Count Enable ParalleI. CEP is one of the count enable inputs that must be HIGH for the counter to count.
CET Count Enable Trickle. CET is one of the count enable inputs that must be HIGH for the counter to count. In addition, CET is included in the TC output gate and must be HIGH for TC to be HIGH.
CP Clock Pulse. Causes the required output change on the LOW-to-HIGH transition (Edge-triggered).
$\overline{\text { MR }}$ Master Reset. When the asynchronous master reset is LOW, the $\mathrm{O}_{0}$ through $\mathrm{Q}_{3}$ outputs will be LOW regardless of the other inputs.
$\mathbf{P}_{0}, \mathbf{P}_{1}, \mathbf{P}_{2}, \mathbf{P}_{3}$ The parallel data inputs for the four internal flip-flops.
$\mathbf{Q}_{0}, \mathbf{Q}_{1}, \mathbf{Q}_{2}, \mathbf{Q}_{3}$ The four parallel outputs from the counter.
TC Terminal Count. The terminal count output will be HIGH for CET HIGH and binary nine on the Am93S10 or CET HIGH and binary 15 on the Am93S16.

## LOADING RULES (In Unit Loads)

|  |  |  | Fan-out |  |
| :---: | :---: | :---: | :---: | ---: |
| Input/Output | Pin No.'s | Input <br> Unit Load | Output <br> HIGH | Output <br> LOW |
| $\overline{\mathbf{M R}}$ | 1 | 1 | - | - |
| $\mathbf{C P}$ | 2 | 2.5 | - | - |
| $\mathbf{P}_{0}$ | 3 | 1 | - | - |
| $\mathbf{P}_{1}$ | 4 | 1 | - | - |
| $\mathbf{P}_{2}$ | 5 | 1 | - | - |
| $\mathbf{P}_{3}$ | 6 | 1 | - | - |
| $\mathbf{C E P}$ | 7 | 1 | - | - |
| $\mathbf{G N D}$ | 8 | - | - | - |
| $\overline{\mathbf{P E}}$ | 9 | 2 | - | - |
| $\mathbf{C E T}$ | 10 | 1.5 | - | - |
| $\mathbf{Q}_{3}$ | 11 | - | 20 | 10 |
| $\mathbf{Q}_{2}$ | 12 | - | 20 | 10 |
| $\mathbf{Q}_{1}$ | 13 | - | 20 | 10 |
| $\mathbf{Q}_{0}$ | 14 | - | 20 | 10 |
| $\mathrm{TC}^{2}$ | 15 | - | 20 | 10 |
| $\mathbf{V}_{\mathrm{CC}}$ | 16 | - | - | - |

A Schottky TTL Unit Load is defined as $50 \mu \mathrm{~A}$ measured at 2.7 V HIGH and -2.0 mA measured at 0.5 V LOW.

FUNCTION TABLE

| INPUTS |  |  |  |  |  |  |  |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CP | $\overline{M R}$ | $\overline{\text { PE }}$ | CEP | CET | $\mathrm{P}_{0}$ | $\mathrm{P}_{1}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{3}$ | $\mathrm{O}_{0}$ | $\mathrm{Q}_{1}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{3}$ |
| x | L | x | x | x | x | $\times$ | $\times$ | $\times$ | L | L | L | L |
| $\uparrow$ | H | L | $\times$ | x | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ |
| $\uparrow$ | H | H | L | L | X | $\times$ | $\times$ | $\times$ | NC | NC | NC | NC |
| $\uparrow$ | H | H | L | H | x | x | x | $\times$ | NC | NC | NC | NC |
| $\uparrow$ | H | H | H | L | x | x | x | x | NC | NC | NC | NC |
| $\uparrow$ | H | H | H | H | X | X | X | x |  |  |  |  |

$H=H I G H$
NC $=$ No Change
X = Don't Care
$\uparrow$ LOW-to-HIGH Transition

TERMINAL COUNT (TC) TRUTH TABLE

| Am93S10 |  |  |  |  | Am93S16 |  |  |  |  | TC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CET | $\mathrm{O}_{0}$ | $\mathrm{Q}_{1}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{3}$ | CET | $\mathrm{O}_{0}$ | $\mathrm{Q}_{1}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{3}$ |  |
| H | H | L | L | H | H | H | H | H | H | H |
| L | $\times$ | x | x | x | L | x | $x$ | X | x | L |
| x | L | $\times$ | x | x | x | L | x | x | x | L |
| x | x | H | x | x | x | x | L | x | x | L |
| x | x | x | H | x | x | x | x | L | x | L |
| $\times$ | $\times$ | x | x | L | x | x | x | x | L | L |

[^40]
## SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.

## Am93S48

Twelve-Input Parity Checker/Generator

## Distinctive Characteristics

- Generates or checks parity over 12 bits
- Advanced Schottky technology
- Same delay to EVEN and ODD parity outputs
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.


## FUNCTIONAL DESCRIPTION

The Am93S48 is a high-speed, 12 -input parity checker or parity generator. The device is built using advanced Schottky technology and also incorporates PNP input transistors to reduce the input loading to only 0.4 STTL Unit Loads.
Both an ODD parity output and an EVEN parity output are obtained with the same propagation delay. This is accomplished by using an output structure that looks at the input as three 4-bit parity trees.

LOGIC SYMBOL

$V_{C C}=\operatorname{Pin} 16$

$$
\text { GND }=\operatorname{Pin} 8
$$



MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$. |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| Am93S48×C <br> Am93S48×M | $\begin{aligned} & \mathrm{T}_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} \pm 5 \%\left(C O M^{\prime} \mathrm{L}\right) \\ & V_{C C}=5.0 \mathrm{~V} \pm 10 \% \text { (MIL) } \end{aligned}$ | $\begin{aligned} & \mathrm{MIN} .=4.75 \mathrm{~V} \\ & \mathrm{MIN} .=4.5 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & \text { MAX. }=5.25 \mathrm{~V} \\ & \text { MAX. }=5.5 \mathrm{~V} \end{aligned}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description | Test Conditions (Note 1) |  | Min. | Typ. <br> (Note 2) | Max. | Units |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ MIN., $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | XC | 2.7 |  |  | Volts |
|  |  | $V_{\text {IN }}=V_{\text {IH }}$ or $V_{\text {IL }}$ | XM | 2.5 |  |  |  |
| $\mathrm{v}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O L}=20 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  | 0.5 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIG voltage for all inputs |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| $\mathrm{V}_{1}$ | Input Clamp Voltage | $\mathrm{V}_{C C}=$ MIN., $\mathrm{IIN}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | Volts |
| $I_{I L}$ <br> (Note 3) | Input LOW Current | $V_{C C}=M A X ., V_{\text {IN }}=0.5 V$ |  |  |  | -0.8 | mA |
| $I_{I H}$ <br> (Note 3) | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  | 20 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| ${ }^{\prime} \mathrm{SC}$ | Output Short Circuit Current (Note 4) | $V_{C C}=$ MAX., $V_{\text {OUT }}=0.0 \mathrm{~V}$ |  | -40 |  | -100 | mA |
| ${ }^{\text {ICC }}$ | Power Supply Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} .($ Note 5) |  |  | 57 | 80 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{C}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents $=$ Unit Load Current $\times$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. Both outputs open; all inputs at 4.5 V .

## SWitching Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | $\mathrm{I}_{0}$ through $\mathrm{I}_{11}$ to | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=280 \Omega$ |  | 19 | 28 | ns |
| tPHL | Even Output |  |  | 19 | 28 | ns |
| tPLH | $\mathrm{I}_{0}$ through $\mathrm{I}_{11}$ to Odd Output |  |  | 19 | 28 | ns |
| tPHL |  |  |  | 19 | 28 | ns |

## TRUTH TABLE

| NUMBER OF I INPUTS |  | OUTPUT |  |
| :---: | :---: | :---: | :---: |
| LOW | HIGH | ODD | EVEN |
| 0 | 12 | L | H |
| 1 | 11 | H | L |
| 2 | 10 | L | H |
| 3 | 9 | H | L |
| 4 | 8 | L | H |
| 5 | 7 | H | L |
| 6 | 6 | L | H |
| 7 | 5 | H | L |
| 8 | 4 | L | H |
| 9 | 3 | H | L |
| 10 | 2 | L | H |
| 11 | 1 | H | L |
| 12 | 0 | L | H |

$H=H I G H$
L = LOW
X = Don't Care

## LOADING RULES (In Unit Loads)

|  |  | Fan-out |  |
| :--- | :---: | :---: | :---: |
| Input/Output | Pin No.'sInput <br> Unit Load | Output <br> HIGH | Output |
| LOW |  |  |  |


| $I_{5}$ | 1 | 0.4 | - | - |
| :---: | :---: | :---: | :---: | :---: |
| $I_{6}$ | 2 | 0.4 | - | - |
| $I_{7}$ | 3 | 0.4 | - | - |
| $I_{8}$ | 4 | 0.4 | - | - |
| $I_{9}$ | 5 | 0.4 | - | - |
| $I_{10}$ | 6 | 0.4 | - | - |
| $I_{11}$ | 7 | 0.4 | - | - |
| GND | 8 | - | - | - |
| $P O$ | 9 | - | 20 | 10 |
| $P_{2}$ | 10 | - | 20 | 10 |
| $I_{0}$ | 11 | 0.4 | - | - |
| $I_{1}$ | 12 | 0.4 | - | - |
| $I_{2}$ | 13 | 0.4 | - | - |
| $I_{3}$ | 14 | 0.4 | - | - |
| $I_{4}$ | 15 | 0.4 | - | - |
| $V_{C C}$ | 16 | - | - | - |

A Schottky TTL Unit Load is defined as $50 \mu \mathrm{~A}$ measured at 2.7 V HIGH and $\mathbf{- 2 . 0 \mathrm { mA }}$ measured at 0.5 V LOW.

## DEFINITION OF FUNCTIONAL TERMS

$I_{0}$ through $I_{11}$ The twelve inputs to the parity tree.
ODD The ODD parity output of the device. When an ODD number of 1 inputs are at a HIGH level, the ODD output will be HIGH.
EVEN The EVEN parity output of the device. When an EVEN number of 1 inputs are at a HIGH level, the EVEN output will be HIGH.

## LOGIC EOUATIONS

Odd Output $=I_{0} 0^{\oplus \mid} 1^{\oplus \mid} 2^{\oplus \mid} 3^{\oplus \mid} 4^{\oplus \mid} 5^{\oplus \mid} 6^{\oplus 1} 7^{\oplus 1} 8^{\oplus 1} 9^{\oplus \mid} 10^{\oplus 1} 11$


## SCHOTTKY INPUT/OUTPUT

 CURRENT INTERFACE CONDITIONS

Note: Actual current flow direction shown.

## APPLICATIONS

12-BIT PARALLEL ODD/EVEN PARITY CHECKER/GENERATOR


32-BIT PARITY CHECKER/GENERATOR


Metallization and Pad Layout


## Digital Signal Processing Handbook

Edited by<br>John R. Mick Manager, Digital Applications Bipolar Microprocessors and Digital Logic

## Contributors

## Clive Ghest

Roy Levy
John R. Mick
John Springer

## TABLE OF CONTENTS

Page
5-2
Introduction
5-3
5-3
Basic Digital Filter Theory
Basic Digital Filter Theory
5-12
5-12
Digital Filter Design
5-19
5-19
Airborne MTI Radar - A Digital Filter Application Example
Airborne MTI Radar - A Digital Filter Application Example
5-23
Understanding Booth's Algorithm in 2's Complement
Understanding Booth's Algorithm in 2's Complement Digital Multiplication
5-28
A High-Speed Serial/Parallel Multiplier - The Am25LS14
5-37
5-37
Mechanization of the Am25LS14
How to Multiply and Divide in Two's Complement ..... 5-41
Hardware
The Am25S05, Am2505 and Am25L05 Schottky, Standard and Low-Power TTL 2's Complement Digital Multipliers ..... 5-49

## INTRODUCTION

The significant cost reductions which have been achieved with digital integrated circuits in recent years have allowed digital processing techniques to be applied in many new fields. One of the most important of these is digital signal processing.

Digital arithmetic processors are now used to perform frequency analysis, correlation and filtering functions which, at one time, were the exclusive province of analog systems. Digital signal processors have several obvious advantages over analog approaches. These include precision and programmability as well as insensitivity to temperature, power supply variations, and component aging.

Digital signal processors are similar to general-purpose digital computers except for the need to perform large numbers of multiplications. The first digital signal processors frequently used general-purpose adders programmed to do the multiplication. More recently, integrated circuits such as the Advanced Micro Devices' Am2505 two's complement multiplier were introduced specifically for this function. The Am2505 was quickly accepted as the industry standard device for military applications. It was soon followed by high-speed, Am2505, and low-power, Am25L05, versions. Although these devices significantly reduced the cost and improved the performance of signal processors used for digital filters and Fast Fourier Transform analyzers, digital techiques were still only economically viable for very sophisticated applications.

The development of low-power Schottky technology, which provides the same performance as standard TTL at up to one-fifth the power dissipation, now permits the design of low-cost MSI and LSI devices suitable for use in general commercial digital signal processing systems. Advanced Micro Devices has recently introduced a number of products designed specifically for these applications. They include the Am25LS14 Serial/Parallel Multiplier, Am25LS15 Quad Adder/Subtractor and the Am25LS22 8-Bit Serial/Parallel Register.

This handbook offers a general introduction to digital signal processing techniques. Particular emphasis has been given to the application of low-power Schottky integrated circuits in the design of digital filters.

We hope that this information will aid engineers in implementing digital signal processing methods in cost conscious commercial systems. Typical applications include process control, data compression, data transmission, spectrum analyzers, medical electronics and special purpose instrumentation as well as hardware multiplication and division in high-speed minicomputer designs.

# BASIC DIGITAL FILTER THEORY 

By John R. Mick

## INTRODUCTION

Digital filtering applications are rapidly expanding as new developments in technology provide increased packing density in complex integrated circuits. Until recently digital filter processing algorithms have been used primarily in computer simulations, sampled data analysis and data reduction computations. The variety of complex integrated circuits suitable in size, weight, power and cost for real-time processing of video signals by digital techniques is increasing steadily. With the increasingly extensive application of digital processors to many systems, more and more importance is placed on the development of mathematical tools for the analysis and design of sampled data systems. In particular the classical methods of difference equation solutions are available to the designer as well as the " $z$-transform" calculus solutions. The latter analytical method results in considerable simplification and understanding of the problems associated with sampled-data systems.
This application note presents a brief review of these concepts. A brief introduction to sampling theory is presented and a review of the difference equation as applicable to digital filtering follows. Several digital filter configurations are outlined and a summary of the most useful transforms for designing digital filters is also presented.

## Definition

The term "digital filter" refers to a computational algorithm performed on a sampled input signal resulting in a transformed output signal. The input signal is a sequence of numbers from either an analog-to-digital converter or a direct digital input source. The computational process can correspond to highpass filtering, low-pass filtering, band-pass filtering, integration, differentiation etc. The output signal is either a direct digital sequence or a regenerated analog signal from a digital-toanalog converter.

## Advantages

Several unique advantages are offered by the digital approach to signal processing. These include:

1. Performance from unit to unit is stable and repeatable.
2. Arbitrarily high precision is achieved that is limited only by the number of bits carried in memory and by the input and output resolution capabilities.
3. No impedance matching problems exist in the digital domain.
4. Critical filter break frequencies can be placed without restriction (influences the precision required).
5. Component value variation problems normally associated with capacitors and resistors due to temperature changes or age are nonexistent.
6. Greater flexibility is achieved since filter response can be changed by varying the proper arithmetic coefficients.
7. The intrinsic possibility of time-sharing major implementation sections exists (adders, subtractors, multipliers etc).
8. Small size results from integrated circuit implementation.
9. Periodic calibration as is required with analog circuits is eliminated.
10. Performance limitations of physical analog components are avoided.

## THE SAMPLING PROCESS

It's convenient to think of the sampling process as an impulse modulation of a continuous input signal. Accordingly if the input signal $v(t)$ is sampled every $T$ seconds, an output signal results denoted $\mathrm{v}^{*}(\mathrm{t})$. This is shown in Figure 1.


Figure 1. Sampler Representation.

The ideal sampler is represented by using the Dirac delta function to express a unit impulse train $\delta(\mathrm{t}-\mathrm{nT})$. This notation represents impulses occurring at each $t=n T$ seconds for $n$ equal to positive integers. The ideal sampler $\delta_{T}(t)$ for a continuous train of regularly spaced pulses is described for positive time sequences by the following equation:
$\delta_{T}(t)=\sum_{n=0}^{\infty} \delta(t-n T)$
The sampler output signal is written in terms of a continuous input signal and the ideal sampler unit impulse train as

$$
\begin{equation*}
\mathrm{v}^{*}(\mathrm{t})=\mathrm{v}(\mathrm{t}) \sum_{\mathrm{n}=0}^{\infty} \delta(\mathrm{t}-\mathrm{n} T) \tag{2}
\end{equation*}
$$

This equation is rewritten to include the input signal as a time function when $t=n T$ as
$v^{*}(t)=\sum_{n=0}^{\infty} v(n T) \delta(t-n T)$
(3)

This equation shows that the sampler output is an impulse train with an amplitude equal to the continuous input signal amplitude at the sampling instant.
The Laplace transform of the ideal sampler is the Laplace transform of the Dirac impulse train $\delta_{T}(t)$ and is given by
$\mathcal{L}\left[\delta_{T}(t)\right]=\mathcal{L}\left[\sum_{n=0}^{\infty} \delta(t-n T)\right]=\sum_{n=0}^{\infty} e^{-n T s}$
since the Laplace transform of the unit impulse function $\delta(t-n T)$ is $e^{-n T s}$.

Using equation 4, the Laplace transform of equation 3, the sampler output becomes
$V^{*}(s)=\sum_{n=0}^{\infty} v(n T) e^{-n T s}$
This is very similar to the definition of the continuous Laplace transform
$V(s)=\int_{0}^{\infty} v(t) e^{-s t} d t$
except that the integral is replaced by a summation evaluated at the sampling instants $t=n T$ of the unit impulse train.

## Time Domain Sampling

The time domain analysis of the above described sampler is best understood by considering a continuous sinusoidal input signal
$v(t)=A \sin (w t)$
Using equation 3, the sampler output for the sinusoidal input is
$V^{*}(t)=\sum_{n=0}^{\infty} A \sin (w n T) \delta(t-n T)$
Figure 2 shows the time domain response of a sinusoidal input signal, a sampler, and a sampler output as described by the above equations, where the sampling rate is considerably higher than the continuous input frequency.
Using equation 5, the Laplace transform of equation 8 describing the sampler output for the sinusoidal input is
$V^{*}(s)=\sum_{n=0}^{\infty} A \sin (w n T) e^{-n T s}$

(a) Input Signal

(b) Ideal Sampler

(c) Sampler Output

Figure 2. Time Domain Sampling.

The time domain analysis gives a useful picture of the sampler characteristics as a function of time; however, the complete picture also requires an analysis of the sampler in the frequency domain.

## Frequency Domain Sampling

To examine the characteristics of the ideal sampler in the frequency domain, the Laplace transform of the ideal sampler as established in equation 4 is expanded as

$$
\begin{equation*}
\sum_{n=0}^{\infty} e^{-n T s}=1+e^{-s t}+e^{-2 s T}+e^{-3 s T}+\ldots \tag{10}
\end{equation*}
$$

The closed form of this geometric series is
$\sum_{n=0}^{\infty} e^{-n T s}=\frac{1}{1-e^{-s T}}$

Thus the Laplace transform of the sampler output is given by the convolution of the ideal sampler and the continuous input signal as
$V^{*}(s)=V(s)^{*}\left[\frac{1}{1-e^{-s T}}\right]$
Since convolution in the s-domain requires contour integration 21 , only the result is stated; the sampler output for a continuous input is
$V^{*}(s)=\frac{1}{T} \sum_{n=-\infty}^{\infty} V\left(s+j n w_{s}\right)$

It is important to note that the sampler and its output are periodic with period $j w_{s}$. This means $V^{*}(s)$ is equal to $V^{*}\left(s+j w_{s}\right)$ and is represented in the s-plane by periodic strips along the jw axis. As a result, the sampler causes a periodic single line spectrum in the frequency domain occurring at each integer multiple of the sampling frequency.
Assuming a continuous sinusoidal input signal

$$
\begin{equation*}
v(t)=A \sin \left(w_{a} t\right) \tag{14}
\end{equation*}
$$

and a sampler operating at radian frequency $\mathrm{w}_{\mathrm{s}}$, the output spectrum is periodic with spurious sidebands located at all multiples of $w_{s}$. The input spectrum is centered around each of these spurious multiples of the sampling frequency. This is shown in Figure 3.

## The Z-Transform

The z-transform is used to describe a sampled data system in much the same way as the Laplace transform is used to describe a continuous time system. The z-transform of a signal describes the signal at the sampling instant and therefore contains information about the corresponding time function at the sampling instants only. The z-transform is obtained by making the substitution

$$
\begin{equation*}
\mathrm{z}=\mathrm{e}^{\mathrm{s} T} \tag{15}
\end{equation*}
$$

or

$$
\begin{equation*}
\mathrm{s}=\frac{1}{\mathrm{~T}} \ln (\mathrm{z}) \tag{16}
\end{equation*}
$$

where $z$ is interpreted as a complex transform variable. Thus, every continuous signal that has a Laplace transform also has a z-transform by a simple substitution.


Figure 3. Frequency Domain Sampling.

Since the Laplace transform of a sampler is periodic, the $z$-transform performs a change of variable which retains the $s$-plane pole-zero configuration while stripping the function of its repetitive character. Thus, the z-transform allows simple algebraic manipulation of the polynomials in the $z$-plane just as the Laplace transform does for the polynomials in the s-plane.
The above substitution maps the periodic strip from $-w_{s} / 2$ to $+w_{s} / 2$ of the $j w$-axis of the s-plane onto the unit circle of the $z$-plane where $w_{s}$ is the sampling frequency. The remainder of this strip in the left-hand, s-plane is mapped inside the unit circle in the $z$-plane. This is shown in Figure 4.

(a) s-Plane

(b) z-Plane

Figure 4. S-Plane to z-Plane Transformation.

Successive $w_{s}=2 \pi / T$ strips of the left hand side of the s-plane are mapped into the same unit circle of the z-plane. Likewise, the corresponding right-half strip is mapped as the exterior of the unit circle in the z-plane. If a transfer function is to be stable, its poles are in the left half of the s-plane; thus, the poles of the transformed function must lie within the unit circle in the z-plane. It follows that the z-plane poles and zeros occur on the real axis or in complex conjugate pairs.
The interval from $-w_{s} / 2$ to $+w_{s} / 2$ is known as the Nyquist interval. This interval places a bound on the bandwidth of the input signal to the sampler such that if the input signal is not bandlimited to below the radian frequency $\mathrm{w}_{\mathrm{s}} / 2$, it cannot be recovered exactly at the output. Figure 5 a shows the aliasing problems on the input spectrum after sampling if the input signal is not bandlimited while Figure 5b shows the spectrum of a bandlimited signal before and after sampling.
Using the substitution $z=e^{s T}$ on equation 3, the $z$-transform output for a sampled input signal is found as

$$
\begin{equation*}
V^{*}(z)=\sum_{n=0}^{\infty} v(n T) z^{-n} \tag{17}
\end{equation*}
$$

where $z^{-n}$ is a delay operator and $n$ is an integer representing the number of past unit delays.

## THE DIFFERENCE EQUATION

In linear continuous (analog) filter theory, linear differential equations is one mathematical tool available to describe the transfer function. Similarly, in linear digital (sampled) filter theory, the linear difference equation is available as a mathematical tool for analysis and synthesis.


Figure 5. Effect of Bandlimiting Before Sampling.

## Basic Digital Filter Theory

The linear difference equation is used to define the sampled output pulse amplitude $\mathrm{y}(\mathrm{t})$ as a function of the present input pulse and any number of past input and output pulses. A general form of the difference equation ${ }^{13}$ is

$$
\begin{equation*}
y(n T)=\sum_{i=0}^{N} A_{i} x(n T-i T)+\sum_{i=1}^{M} B_{i} y(n T-i T) \tag{18}
\end{equation*}
$$

where the notation $\mathrm{x}(\mathrm{nT})$ represents the present input sample and the $x(i T)$ are past input samples. Similarly, $y(n T)$ is the present output sample and the $y(i T)$ are past output samples. The $A_{i}$ and $B_{i}$ coefficients are a set of constants which determine the response of the filter.
The $z$-transform of the general difference equation 18 is derived by using equation 17 and is given as

$$
y(z)=x(z) \sum_{i=0}^{N} A_{i} z^{-i}+y(z) \sum_{i=1}^{M} B_{i} z^{-i}
$$

This equation is interpreted as: the present output is equal to the present and past inputs each multiplied by the respective coefficient $A_{i}$ plus the past outputs each multiplied by the respective coefficient $\mathrm{B}_{\mathrm{i}}$. Equation 19 is rewritten in the normal transfer function form as

$$
\begin{equation*}
H(z)=\frac{y(z)}{x(z)}=\frac{\sum_{i=0}^{N} A_{i} z^{-i}}{1-\sum_{i=1}^{M} B_{i} z^{-i}} \tag{20}
\end{equation*}
$$

This is the general form of a transfer function in the $z$-plane that can be made equal to a transfer function in the s-plane to realize the sampled equivalent of a linear continuous filter.

## First Order Equation

A first order difference equation is written as
$y(n T)=A_{0} \times(n T)+A_{1} x(n T-T)+B_{1} y(n T-T)$
The z-transform of this difference equation is
$E_{o}(z)=A_{0} E_{i}(z)+A_{1} z^{-1} E_{i}(z)+B_{1} z^{-1} E_{0}(z)$
where $E_{o}$ is used to represent the output signal and $E_{i}$ is used to represent the input signal. The transfer function is obtained by rewriting this equation as
$\frac{E_{0}(z)}{E_{i}(z)}=H(z)=\frac{A_{0}+A_{1} z^{-1}}{1-B_{1} z^{-1}}=\frac{A_{0} z+A_{1}}{z-B_{1}}$
This transfer function can be implemented as shown in Figure 6.

## Second Order Equation

$A$ second order difference equation is written as

$$
\begin{aligned}
y(n T)= & A_{0} \times(n T)+A_{1} \times(n T-T)+A_{2} \times(n T-2 T) \\
& +B_{1} y(n T-T)+B_{2} y(n T-2 T)
\end{aligned}
$$

The $z$-transform of this difference equation is

$$
\begin{gather*}
E_{0}(z)=A_{0} E_{i}(z)+A_{1} z^{-1} E_{i}(z)+A_{2} z^{-2} E_{i}(z)  \tag{25}\\
+B_{1} z^{-1} E_{0}(z)+B_{2} z^{-2} E_{0}(z)
\end{gather*}
$$



Figure 6. Implementation of First Order Difference Equation.

The transfer function is obtained by rewriting this equation as $\frac{E_{0}(z)}{E_{i}(z)}=H(z)=\frac{A_{0}+A_{1} z^{-1}+A_{2} z^{-2}}{1-B_{1} z^{-1}-B_{2} z^{-2}}=\frac{A_{0} z^{2}+A_{1} z+A_{2}}{z^{2}-B_{1} z-B_{2}}(26)$ This transfer function can be implemented as shown in Figure 7.

## Difference Equation Summary

The first and second order difference equations, their z-transform functions, and their circuit implementations serve as illustrative examples of the equivalence of the mathematical description and the hardware associated with digital filters. Since the $z$-transform is equal to the Laplace transform by means of the substitution $z=e^{s T}$, the first and second order implementations are mathematically related to s-plane transfer functions. A great wealth of information for design and synthesis of analog filters using Laplace transforms is available in the literature. It is therefore possible to use these procedures to design an equivalent analog transfer function, then transform this function to the $z$-plane and implement an equivalent digital filter using an appropriate configuration.

## DIGITAL FILTER CONFIGURATIONS

If the output $y(n T)$ of a digital filter is a function of the present and past input samples, the filter is termed nonrecursive. That is, all $B_{i}$ of the general difference equation and zero. (Reference equation 27). If the past output samples are included in the algorithm, then the digital filter is termed recursive.

## Canonical Forms

There are three canonical forms of realizing a general recursive digital filter. These are the direct form, the cascade form and the parallel form.
In the direct form the output sequence is calculated by implementing the difference equation directly. Since the general equation is
$y(n T)=\sum_{i=0}^{N} A_{i} x(n T-i T)+\sum_{i=1}^{M} B_{i} y(n T-i T)$


Figure 7. Implementation of Second Order Difference Equation.


Figure 8. Direct Canonical Form.
the direct form digital filter takes the configuration of Figure 8. Figure 9 depicts another configuration of the direct canonic form in which the memory elements $\left(z^{-1}\right)$ are shared by the feedback and feedforward loops. This direct form suffers from the fact that the pole locations are extremely sensitive functions of the coefficients $B_{i}$ for higher order filters ${ }^{7}$. This directly affects the precision required for the entire digital filter.
In the cascade form the digital filter is implemented from the transfer function written as a product of factors.

$$
\mathrm{K}_{1}
$$

$$
H(z)=A \frac{\prod_{i=1}^{K_{2}}\left(1+a_{i} z^{-1}+b_{i} z^{-2}\right)}{\prod_{i=1}\left(1+c_{i} z^{-1}+d_{i} z^{-2}\right)}
$$

This configuration consists of a series of lower order filters connected in cascade as shown in Figure 10. The pole coefficients $c_{i}$ and $d_{i}$ are not nearly as sensitive as the direct figuration ${ }^{4}$. Therefore, this form is especially practical for higher order filters.
The parallel canonical form is implemented by writing the transfer function as a sum of partial fractions.
$H(z)=A_{0}+\sum_{i=1}^{K}\left[B_{i} \frac{a_{i}+b_{i} z^{-1}}{1+c_{i} z^{-1}+d_{i} z^{-2}}\right]$

This configuration consists of a group of lower order filters each operating on the input signal with the output of the parallel bank of filters summed together as in Figure 11.


Figure 9. Direct Canonical Form With Feedback and Feedforward Loops Sharing the Same Memory.


Figure 10. Cascade Canonical Form.

## Other Configurations

Figure 12 illustrates a recursive one-pole, one-zero building block while Figure 13 represents a recursive two-pole, twozero building block. In these structures, the $B_{i}$ determine the pole locations in the $z$-plane while the $A_{i}$ determine the zero locations in the $z$-plane.
A general recursive two-pole building block with the $z$-plane transfer function is shown in Figure 14.
It is apparent that many digital filter configurations can be
designed. Each configuration has properties that may or may not be desirable depending on the particular application. Thus, each application must be treated individually and it is difficult to generalize that one configuration is always superior.

## SYNTHESIS TECHNIQUES

There are three transform techniques that find the greatest application in the design of digital filters from continuous transfer functions. These are the standard $z$-transform, the bilinear z-transform and the matched z-transform.


Figure 11. Parallel Canonical Form.


Figure 12. Recursive One-Pole Structure.

## Standard Z-Transform Method

The standard $z$-transform, also known as the impulse invariant technique, utilizes the partial fraction expansion of the continuous filter transfer function. This transformation preserves the impulse response of the sampled continuous filter and is best suited for low-pass and band-pass applications.
In using this technique the Laplace transform partial fraction expansion terms are replaced by the appropriate $z$-transform terms. The substitutions used are shown in Table 1.
From this it is seen that the standard z-transform technique gives a transfer function of the form
$H(z)=A_{0}+\sum_{i=1}^{K} \frac{a_{i}}{1-b_{i} z^{-1}}+\sum_{j=1}^{L} \frac{a_{j}+b_{j} z^{-1}}{1+c_{j} z^{-1}+d_{j} z^{-2}}$
where any of the above coefficients may be zero.
Thus, the coefficients are defined uniquely and the digital filter can be implemented directly using one-pole and twopole building blocks in the parallel canonical form as described in the previous section.

## Bilinear Transformation Method

The bilinear z-transform is an algebraic mapping transformation utilizing the substitution
$\mathrm{s}=\frac{2\left(1-z^{-1}\right)}{\mathrm{T}\left(1+z^{-1}\right)}$
This transform maps a sampling interval from $-\mathrm{j} \mathrm{w}_{\mathrm{s}} / 2$ to $+\mathrm{j} \mathrm{w}_{\mathrm{s}} / 2$ in the s-plane onto the unit circle in the z-plane. It should be noted however, that this transform does not yield a linear map as does the substitution $z=e^{s t}$; that is, a non-linear warping of the frequency scale in the z-plane results. The magnitude of this warping is given by
$W_{A}=\frac{2}{T} \operatorname{Tan}\left(\frac{w_{D} T}{2}\right)$
where $\quad w_{A}=s$-plane frequency
$w_{D}=z$-plane warped frequency
In searching the literature on the bilinear z-transform, ${ }^{3,4,5}$ another substitution is presented that is very similar to equation 31 ; that is
$s \rightarrow \frac{z-1}{z+1}$
with the warping function given as
$w_{A} \rightarrow \operatorname{Tan}\left(\frac{w_{D} T}{2}\right)$
Occasionally this causes confusion since the units are not the same. In practice, however, both substitutions yield the same pole-zero configuration since the $\mathrm{w} / \mathrm{T}$ terms will factor and cancel. This is best understood by making the respective substitutions in a general transfer function for a complex pole-pair such as
$H(s)=\frac{w^{2}}{s^{2}+2 \delta w s+w^{2}}$
and comparing the $z$-plane pole positions that result.
When using the bilinear z-transform care must be taken when the break frequencies are near the half sampling frequency. An illustration of this fact and an appreciation of the warping required is best illustrated by an example. Table 2 shows various digital filter break frequencies and the required warped analog frequencies for a 1000 Hz sampling rate. Figure 15 shows graphically the non-linear frequency scale mapping of the bilinear z-transform.
Thus the bilinear z-transform is a powerful tool in digital filtering and may be utilized with either the partial fraction expansion or the rational fraction form of the Laplace transfer function. It is especially useful in MTI radar filters since the break frequencies of the high-pass and band-pass filters used are normally very low compared with the sampling frequency. This means that the warping is very small and the digital design very closely approximates the analog design.

## Matched Z-Transform

The matched $z$-transform is somewhat of a compromise between the standard and bilinear z-transforms. It is an exponential mapping transform which gives a z-plane transfer function with poles and zeros matched to those of the continuous function.
Real poles or zeros are mapped using the substitution
$s-a \rightarrow 1-z^{-1} e^{a T}$


Figure 13. Recursive Two-Pole Structure.


Figure 14. General Two-Pole Building Block.
while complex poles or zeros are mapped using the substitution
$(s-a)^{2}+b^{2} \rightarrow 1-2 z^{-1} e^{a T} \operatorname{Cos}(b T)+z^{-2} e^{2 a T}$
The resulting $z$-plane transfer function is normally factored into numerator and denominator polynomials that are easily implemented using one and two-pole building blocks in the cascade canonical form.
The matched $z$-transform yields the same pole configuration as the standard $z$-transform; however, the zero configuration may require some modification to give satisfactory results. This usually entails the addition of zeros at the half sampling frequency $(z=-1)$ to give the desired result. ${ }^{8}$

TABLE I. Standard z-Transform Substitutions.

| $f(t)$ | $F(s)$ | $F(z)$ |
| :---: | :---: | :---: |
| $e-a T$ | $\frac{1}{s+a}$ | $\frac{z}{z-e^{-a T}}$ |
| $\sin \left(w_{0} t\right)$ | $\frac{w_{0}}{s^{2}+w_{0}^{2}}$ | $\frac{z \sin \left(w_{0} T\right)}{z^{2}-2 z \cos \left(w_{0} T\right)+1}$ |
| $\cos \left(w_{0} t\right)$ | $\frac{s}{s^{2}+w_{0}{ }^{2}}$ | $\frac{z\left(z-\cos \left(w_{0} T\right)\right)}{z^{2}-2 z \cos \left(w_{0} T\right)+1}$ |

TABLE II. Digital Filter Warping Relation.

$$
f_{A}=\frac{1}{\pi T} \tan \left(\pi f_{D} T\right) \quad T=10^{-3} \text { seconds }
$$

| Desired <br> Digital Filter <br> Break Frequency <br> $\mathbf{f D}_{\mathrm{D}}$ | Prewarped <br> Analog Frequency <br> $\mathbf{f}_{\mathbf{A}}$ | $\boldsymbol{\operatorname { t a n } ( \pi \mathbf { f } _ { \mathbf { D } } T )}$ |
| :---: | :---: | :---: |
| $\mathbf{H z}$ | 50.5 |  |
| 50 | 103.2 | .15838 |
| 100 | 231 | .32492 |
| 200 | 318 | .72654 |
| 250 | 438 | 1.0000 |
| 300 | 978 | 1.3764 |
| 400 | 2010 | 3.0777 |
| 450 | 4050 | 6.3138 |
| 475 | $?$ | 12.706 |
| 500 |  | $\infty$ |

Figure 15. Bilinear 2-Transform Frequency Scale Warping.

## BIBLIOGRAPHY

1. Burrus, C. S., and T. W. Parks, "Time Domain Design of Recursive Digital Filters," IEEE Transactions on Audio and Electroacoustics, Vol. AU-18, No. 2, June, 1970, pp. 137-141.
2. Crystal, T. H., and L. Ehrman, "The Design and Application of Digital Filters with Complex Coefficients," IEEE Transactions on Audio and Electroacoustics, Vol. AU-16, September, 1968, pp. 315-320.
3. Gold, B., and C. M. Rader, Digital Processing of Signals, McGrawHill, Inc., New York, 1969.
4. Golden, R. M., "Digital Filter Synthesis by Sampled-Data Transformation," IEEE Transactions on Audio and Electroacoustics, Vol. AU-16, September, 1968, pp. 321-329.
5. Golden, R. M., and J. F. Kaiser, "Design of Wideband SampledData Filters," Bell System Technical Journal, July 1964, pp. 1533-1546.
6. Helms, H. D., "Nonrecursive Digital Filters; Design Methods for Achieving Specifications on Frequency Response," IEEE Transactions on Audio and Electroacoustics, VoI. AU-16, September, 1968, pp. 336-342.
7. Jackson, L. B., J. F. Kaiser, and H. S. McDonald, "An Approach to the Implementation of Digital Filters," IEEE Transactions on Audio and Electroacoustics, Vol. AU-16, September, 1968, pp. 413-421.
8. Jury, E. I., Sampled-Data Control Systems,, John Wiley \& Sons, New York, 1958, Chapters 1, 8.
9. Knowles, J. B., and E.M. Olcayto, "Coefficient Accuracy and Digital Filter Response," IEEE Transactions on Circuit Theory, Vol. CT-15, March, 1968, pp. 31-41.
10. Koivo, A. J., "Quantization Error and Design of Digital Control Systems," IEEE Transactions on Automatic Control, Vol. 1, February, 1969, pp. 55-58.
11. Kuo, F. F., and J. F. Kaiser, System Analysis by Digital Computer, John Wiley \& Sons, New York, 1966, Chapter 7.
12. Monroe, A. J., Digital Processes for Sampled-Data Systems, John Wiley \& Sons, New York, 1962, Chapters 2, 6, 7, 11.
13. Nowak, D. J., and P. E. Schmid, "Introduction to Digital Filters," IEEE Transactions on Electromagnetic Compatibility, Vol. EMC10, June, 1968, pp. 210-220.
14. Otnes, R. K., "An Elementary Design Procedure for Digital Filters," IEEE Transactions on Audio and Electroacoustics, Vol. AU-16, September, 1968, pp. 330-335.
15. Rader, C.M., and B. Gold, "Effects of Parameter Quantization on the Poles of a Digital Filter," Proceedings of the IEEE, Vol. 55, May, 1967, pp. 688-689.
16. Rader, C. M., and B. Gold, "Digital Filter Design Techniques in the Frequency Domain," Proceedings of the IEEE, Vol. 55, February, 1967, pp. 149-171.
17. Rader, C. M., and B. Gold, "Effects of Quantization Noise in Digital Filters," 1966 Spring Joint Computer Conference, AFIPS Proceedings, Vol. 28, 1966, pp. 213-219.
18. Rader, C. M., et al., "On Digital Filtering," IEEE Transactions on Audio and Electroacoustics, Vol. AU-16, September, 1968, pp. 303-314.
19. Ragazzini, J. R., and G. F. Franklin, Sampled-Data Control Systems, McGraw-Hill, New York, 1958, Chapters 4, 5.
20. Steiglitz, K., "Computer-Aided Design of Recursive Digital Filters," IEEE Transactions on Audio and Electroacoustics, Vol. AU-18, No. 2, June, 1970, pp. 123-129.
21. Tou, J. T., Digital and Sampled-Data Control Systems, McGrawHill, New York, 1959.
22. Truxal, J. G., Control System Synthesis, McGraw-Hill, New York, 1955, Chapter 9.
23. Tufts, D. W., D. W. Rorabacher, and W. E. Mosier, "Designing Simple, Effective Digital Filters,"' IEEE Transactions on Audio and Electroacoustics, Vol. AU-18, No. 2, June, 1970, pp. 142-158.

# DIGITAL FILTER DESIGN 

By John R. Mick

There are several important considerations in determining parameters for the design of a digital filter. Many trade-offs exist in the selection of configuration, arithmetic, memory type, A/D converters, D/A converters etc. Some of the key parameters are examined here.
The most important single item in the digital filter design is the selection of the configuration. Because of this, an analysis of both a two-pole filter section and a single-pole filter section are presented here. The analysis concentrates primarily on the high-pass filter characteristics; however, it can also be performed on band-pass or low-pass recursive digital filters.

## COMPLEX POLE ANALYSIS

Since the implementation of many digital filters is typically a cascaded combination of two-pole sections composed of complex conjugate pairs of poles, it is important to examine this case in detail. The $z$-transform analysis of a normalized complex conjugate pair of poles in the s-plane follows and reveals several important equations for the design of digital filters.

Assume a general two-pole transfer function of
$H(s)=\frac{K}{\left(s-s_{1}\right)\left(s-s_{2}\right)}$
where $s_{1}=(-x+j y) w_{a}$

$$
s_{2}=(-x-j y) w_{a}
$$

such that these poles lie on a normalized unit circle in the splane and are scaled to their actual analog radian frequency by a multiplier $w_{a}$ as shown in Figure 1.
Substituting $s_{1}$ and $s_{2}$ into $H(s)$, the transfer function is
$H(s)=\frac{K}{\left(s+x w_{a}\right)^{2}+\left(y w_{a}\right)^{2}}$
Expanding the denominator of this transfer function and remembering that $x^{2}+y^{2}=1$, the resultant transfer function becomes
$H(s)=\frac{K}{s^{2}+2 x w_{a} s+w_{a}{ }^{2}}$
This is similar to the usual textbook equation of
$G(s)=\frac{K_{0} w_{n}{ }^{2}}{s^{2}+2 \zeta w_{n} s+w_{n}{ }^{2}}$
Clearly, $x$ is equivalent to $\zeta$ (zeta), the damping ratio, and $w_{a}$ is equivalent to $w_{n}$, the resonant break frequency.
Since equation 3 describes a continuous analog function and since a digital filter usually is operating as a sampling system with a zero-order hold in the video channel before the filter, this continuous function is transformed to the z-plane for easier algebraic manipulation. Since high-pass filtering is to be described, the equivalent form of the bilinear $z$-transform is


Figure 1. General Two-Pole s-Plane Plot.
used. Note that in a low-pass filter section, the zero locations do not affect the pole locations. This form uses the substitution, $s=(z-1) /(z+1)$. The $z$-plane transfer function becomes
$H(z)=\left[\frac{K}{1+2 \times w_{a}+w_{a}^{2}}\right]\left[\frac{(z+1)^{2}}{z^{2}-2\left(\frac{1-w_{a}^{2}}{1+2 \times w_{a}+w_{a}^{2}}\right) z+\frac{1-2 \times w_{a}+w_{a}^{2}}{1+2 \times w_{a}+w_{a}^{2}}}\right](5)$
where a gain multiplier factors from the transfer function when it is put in standard form. The poles in the z-plane are
$z_{1}, z_{2}=\frac{1-w_{a}^{2} \pm j 2 w_{a} \sqrt{1-x^{2}}}{1+2 x w_{a}+w_{a}{ }^{2}}$
Also, it is important to recognize that when using the bilinear $z$-transform, the analog radian break frequency $w_{a}$ must be prewarped by the relation
$w_{a}=\tan \left(\frac{w_{D} T}{2}\right)=\tan \left(\pi f_{D} T\right)$
where $f_{D}$ is the desired break frequency of the digital filter and $T$ is the sampling interval. The prewarping is a function of the sampling rate which means that as the sampling rate is changed, the pole locations of the transfer function change. The transfer function derived in equation 5 is equivalent to the $z$-transform of a second order difference equation. This difference equation is
$H(z)=\frac{A_{0}+A_{1} z^{-1}+A_{2} z^{-2}}{1-B_{1} z^{-1}-B_{2} z^{-2}}$
which can be rearranged to eliminate $A_{2}$ and the variables renamed for convenience as
$H(z)=G\left[\frac{B+A z^{-1}+z^{-2}}{1-C z^{-1}+D z^{-2}}\right]=G\left[\frac{B z^{2}+A z+1}{z^{2}-C z+D}\right]$
The DC gain $(z=1)$ of this transfer function is
DC Gain $=G\left[\frac{B+A+1}{1-C+D}\right]$


Figure 2. Canonical Two-Pole Digital Filter Implementation.

Implementation of this transfer function is shown in Figure 2.
This analysis results in the general z-plane transfer function of equation 5 that is equivalent to the general s-plane transfer function for a complex conjugate pair. The transfer function of equation 5 determines the numerical values for the multipliers in the digital design and yields a digital filter that is equivalent to its analog counterpart.

## INTERNAL MAGNIFICATION - CANONICAL FORM

The internal magnification within the digital filter building block is analyzed to determine the number of additional storage bits that must be provided in memory over and above the input quantization number of bits. This is accomplished by deriving the internal transfer function at each memory input (or output) and computing the peak magnification expected. Also, by setting $z=1$, the DC magnification is determined.

The internal transfer function at the memory output within the filter of Figure 2 is
$\frac{E_{A}}{E_{i}}=\frac{z^{-2}}{1-C z^{-1}+D z^{-2}}=\frac{1}{z^{2}-C z+D}$
The magnitude squared of this internal transfer function is computed by multiplying the denominator polynomial by its complex conjugate. That is

$$
\begin{equation*}
\left|\frac{E_{A}}{E_{i}}\right|^{2}=\frac{1}{\left(z^{2}-C z+D\right)\left(z^{*} 2-C z^{*}+D\right)} \tag{12}
\end{equation*}
$$

which results in

$$
\begin{equation*}
\left|\frac{E_{A}}{E_{i}}\right|^{2}=\frac{1}{1+C^{2}+D^{2}+2 D \cos (2 w T)-2 C(D+1) \cos (w T)} \tag{13}
\end{equation*}
$$

Differentiating the denominator with respect to $w$ and setting the result equal to zero yields
$\frac{d(D E N O M)}{d w}=0=+2 T C(D+1) \sin (w T)-4 D T \sin (2 w T)$
Thus, the frequency at which the peak internal magnification is reached is
$\cos (w T)=\frac{C(D+1)}{4 D} \leqslant 1.0$
$f=\frac{1}{2 \pi T} \cos ^{-1}\left(\frac{C(D+1)}{4 D}\right)$
Computing the peak magnitude at this frequency using the squared magnitude function yields
$M_{A}=\left|\frac{E_{A}}{E_{i}}\right|=\frac{1}{\sqrt{\left(1-\frac{C^{2}}{4 D}\right)(1-D)^{2}}}$
which is the maximum magnification within this two-pole building block. One extra bit must be provided in both memories of this filter for each factor of two or fraction thereof as computed in this magnification for stable operation of the filter. Figure 3 shows the upper right hand quadrant of the $z$-plane, with contours of constant magnification factor, $M$, (same as $M_{A}$ ) plotted thereon. The lower right hand quadrant is the mirror image of this plot since the poles appear as complex conjugate pairs.
The pole locations as seen from equation 11 for the internal transfer function of this filter are
$z_{1}, z_{2}=\frac{C}{2} \pm j \frac{\sqrt{\left|C^{2}-4 D\right|}}{2}$


Figure 3. Peak Gain of Canonical Two-Pole Digital Filter for Pole Position in the z-Plane.
where $\quad|4 D|>\left|C^{2}\right|$
A typical plot of these poles is shown in Figure 4. As these poles are moved toward the point $z=1$ in Figure 4, the break frequency of the filter is lowered with respect to the sampling rate. From this, it can be seen that the real part of the pole is approaching 1.0; thus, the value of C is approaching 2.0 . Likewise, the imaginary part of the pole is approaching 0.0 ; thus, the absolute value of $C^{2}-4 D$ is approaching zero. Since C is near $2.0, \mathrm{D}$ is approaching 1.0 for this condition. When these values of $\mathrm{C}=2$ and $\mathrm{D}=1$ are inserted into the maximum magnification equation, it is found that the peak value goes to infinity. This is easily checked by looking at the DC gain of the internal transfer function by substituting $z=1$; it is
$M_{D}=\left.\frac{E_{A}}{E_{i}}\right|_{z=1}=\frac{1}{1-C+D}$
and for $C=2.0$ and $D=1.0$ is found to be infinite. The internal DC magnification for this two-pole building block is plotted as a function of pole position in Figure 5 for the upper right hand quadrant of the z-plane. The lower right hand quadrant is the mirror image since the poles occur in complex conjugate pairs.


Figure 4. Internal z-Plane Pole Location of Two-Pole Section.

## INTERNAL MAGNIFICATION - IMPROVED FORM

The canonical form two-pole, two-zero building block yields an internal transfer function that requires an increasing number of extra storage bits as the cut-off frequency is lowered with constant sampling rate. As the cut-off frequency is designed nearer to zero, the required extra bits can easily be five or ten times the total input quantization number of bits. This has an almost direct effect on the cost of the processor. Therefore, it is essential that a configuration is found that minimizes the internal magnification. The digital filter shown in Figure 6 has this characteristic. The improvement is provided by the zero that is in the internal transfer function. This tends to cancel the effect of the poles and greatly reduces the internal magnification.
The analysis of the filter configuration of Figure 6 demonstrates the improvement realized. The overall filter transfer function is
$H(z)=\frac{(z-1)^{2}}{z^{2}-C z+D}$
The internal transfer function at the output of the first memory is
$\frac{E_{B}}{E_{i}}=\frac{D+z(1-C)}{z^{2}-C z+D}$


$$
M=M_{D} \text { of equation } 19
$$

Figure 5. DC Gain of Canonical Two-Pole Digital Filter for Pole Position in the z-Plane.

Notice the DC gain of this memory element is not a function of the coefficient values but is
$\left.\frac{E_{B}}{E_{i}}\right|_{z=1}=\frac{D+1-C}{1-C+D}=1$
The frequency at which the peak magnitude within this part of the filter occurs is
$\cos (w T)=\alpha=\frac{-\left(D^{2}+(1-C)^{2}\right)}{2 D(1-C)} \pm$
$\frac{\sqrt{\left(D^{2}+(1-C)^{2}\right)^{2}-(1-C)\left[C D(C-3 D)-C(1-C)^{2}-D(1-D)^{2}\right]}}{2 D(1-C)}$
$f=\frac{1}{2 \pi T} \cos ^{-1}(\alpha)$
The peak magnitude reached at this frequency is
$M_{B}=\left|\frac{E_{B}}{E_{i}}\right|=\sqrt{\frac{(1-C)^{2}+D^{2}+2 D(1-C) \cos (w T)}{(1-D)^{2}+C^{2}-2(C+C D) \cos (w T)+4 D \cos ^{2}(w T)}}$
Examining the transfer function $E_{B} / E_{i}$ shows that a discontinity exists at $\mathrm{C}=1$. Here the internal transfer function reduces to
$H(z)=\frac{D}{z^{2}-C z+D}$
The peak frequency of $\mathrm{H}(\mathrm{z})$ for this condition can be determined from
$\cos (w T)=\frac{(1+D)}{4 D} \leqslant 1.0$
and the peak magnitude at this frequency is
$M_{B}\left|C=1=\left|\frac{E_{B}}{E_{i}}\right|=\frac{D}{\sqrt{(1-D)^{2}\left(1-\frac{1}{4 D}\right)}}\right.$
The internal transfer function at the output of the second memory word of the filter in Figure 6 is
$\frac{E_{F}}{E_{i}}=H(z)=\frac{1-z}{z^{2}-C z+D}$

| Filter Coefficients |  | z-Plane |  | Canonical Magnification |  | Improved Form |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Memory \#1 | Memory \#2 |  |
| C | D |  |  | Real | Imag. | DC | Peak | DC | Peak | DC | Peak |
| 62/32 | 31/32 | . 97 | . 17 |  |  | 32.0 | 181.0 | 1.0 | 31.2 | 0.0 | 32.3 |
| 61/32 | 31/32 | . 95 | . 17 | 32.0 | 90.9 | 1.0 | 15.1 | 0.0 | 16.1 |
| 60/32 | 29/32 | . 94 | . 17 | 32.0 | 61.4 | 1.0 | 9.7 | 0.0 | 10.7 |
| 58/32 | 27/32 | . 91 | . 15 | 32.0 | 39.0 | 1.0 | 5.4 | 0.0 | 6.4 |
| 54/32 | 23/32 | . 84 | . 08 | 32.0 | 32.0 | 1.0 | 2.6 | 0.0 | 3.6 |
| 50/32 | 20/32 | . 78 | . 12 | 32.0 | 16.0 | 1.0 | 1.7 | 0.0 | 2.7 |

Table 1. Magnification Examples


Figure 6. Improved Two-Pole Digital Filter.

The DC gain ( $z=1$ ) of this memory element is zero-a marked improvement from the canonical form. The frequency at which the peak magnitude occurs in this memory can be computed from
$\cos (w T)=1 \pm \frac{C-1+D}{2 \sqrt{D}} \leqslant 1.0$
the peak magnitude reached at this frequency is
$M_{F}=\left|\frac{E_{F}}{E_{i}}\right|=\sqrt{\frac{2-2 \cos (w T)}{(1-D)^{2}+C^{2}-2(C+C D) \cos (w T)+4 D \cos ^{2}(w T)}}$
An example of the improvement offered by the filter in Figure 6 is shown in Table 1 where the results of several examples using these equations are tabulated. As a result of this analysis it is obvious that an improved form of filter configuration exists. The equations are readily programmed on a general purpose digital computer to assist in the design phase by carrying out the computations for various arithmetic coefficients.

## SINGLE POLE ANALYSIS

For systems where an odd number of poles in the digital processor provides acceptable performance, at least one real pole is required in the digital filter transfer function. To analyze this condition consider the s-plane plot for a single high-pass section. A "zero" is located at zero and a "pole" is located at -a on the real axis in the s -plane as shown in

Figure 7a. The resultant s-plane transfer function for the high-pass section is
$H(s)=\frac{s}{s+a}$

Using the equivalent bilinear form of the z-transform, the $z$-plane transfer function is
$H(z)=\left(\frac{1}{1+a}\right)\left[\frac{z-1}{z+\frac{(a-1)}{(a+1)}}\right]$
and the pole and zero are plotted in Figure 7b. As in the twopole analysis, the frequency scale must be prewarped due to the non-linear transformation to achieve the desired digital filter implementation
$a=\tan \left(\frac{w_{D} T}{2}\right)$
where $a=$ design s-plane radian frequency

$$
w_{D}=\text { desired digital filter cut-off radian frequency }
$$

Figure 8 shows a one-pole, one-zero digital filter implementation where the $z$-plane transfer function is
$H(z)=\frac{z-1}{z-C}$

The coefficient C is determined from
$C=\frac{1-a}{1+a}$
If the overall transfer function gain of the digital filter is critical, a gain multiplier equal to $1 /(1+a)$ must be placed after the single-pole section. The internal transfer function of this single-pole cell at the memory output $\mathrm{E}_{\mathrm{A}}$ is
$\frac{E_{A}(z)}{E_{i}(z)}=\frac{z^{-1}(1-C)}{1-C z^{-1}}=\frac{1-C}{z-C}$
The peak gain occurs at DC for this filter and is computed by setting $z=1$. For this filter configuration the $D C$ gain is unity.


Figure 7. Single-Pole s-Plane and z-Plane Plot.


Figure 8. Single-Pole, Single-Zero Digital Filter.

## ARITHMETIC

Once the digital filter configuration is selected, several other decisions must be made concerning the actual operations within this configuration. These decisions regarding the numbering system, arithmetic, multipliers etc. influence each other; however, throughout this discussion they are considered independently.
The first of these decisions is the binary number system used. Since the arithmetic to be performed by the digital processor includes addition, subtraction, and multiplication of both
positive and negative numbers, the two's complement numbering system is the best binary representation system for realtime digital processors. The two's complement representation is utilized throughout the digital filter as long as a bipolar numbering quantization scheme is required.

The coefficient multipliers C, D and G of Figure 2 can be easily implemented using the Am25LS14 serial/parallel multiplier. Likewise, the additions and subtractions required can be performed using the Am25LS15 quad serial adder/subtractor. The basic signal flow is shown in Figure 9. This figure is an oversimplification since it does not show all the timing and control as well as the delays required in the data path to enable the serial data to arrive at the appropriate adder inputs at the necessary sequence time. The figure does show the basic architecture required to implement the canonical two-pole, two-zero building block using the Am25LS14 and Am25LS15. Also the figure does demonstrate a key point. That is, the entire arithmetic section (assuming 8 -bit coefficients) can be implemented using five Am25LS14's and one Am25LS15; a significant hardware reduction compared to any other implementation scheme. The delays, timing and control can be designed as required for each application.
The hardware required to implement the improved two-pole, high-pass filter depicted in Figure 6 is demonstrated in Figure 10. Here the required single flip-flop delay in the serial data path is shown. Thus all memories, multipliers, adder/subtractors and the D-type flip-flop can be clocked in unison and the LSB's reach the data path inputs in synchronism throughout the algorithm.
This two-pole, high-pass filter arithmetic section is implemented using only one Am25LS15 and two Am25LS14's for 8 -bit $C$ and $D$ coefficients. The memory length can be as required for the design accuracy of the application. This example assumes that the digital number range has the required dynamic range to handle the maximum expected magnification within the filter. Round-off, truncation, overflow etc. can be handled in other ways as required by the design. If roundoff is required an additional adder section can be placed in front of the memory and plus one added at the appropriate bit to perform the rounding. A microprogrammed statemachine approach is recommended as the control means to provide the required input signals and timing. Likewise one section of an Am25LS15 adder can be used to detect overflow if required.
The single-pole, single-zero digital filter section as shown in Figure 8 can also be easily implemented using the Am25LS14, Am25LS15 and the serial memory as required.
From these examples it is seen that the Am25LS14 and Am25LS15 can be used to perform all multiplication, addition and subtraction required in a digital filter algorithm implemented in serial/parallel hardware. While not specifically discussed in these examples, it should be recognized that the Am25LS22 and Am25LS299 are also applicable to the memory portions of the filters. However care must be exercised when using the sign extend feature of the Am25LS22 so that data for the next cycle is not lost.
For example the first memory (left hand side) of Figure 10 can be implemented using a single Am25LS22 (8-bit truncated word).
The second memory (right hand side), however, requires an Am25LS22 preceded by an Am25LS299 (or another Am25LS22) so that the data out of the first adder can be retained while the sign extend function is being performed in this memory.


Figure 9. Canonical Two-Pole, Two-Zero Recursive Digital Filter Using the Am25LS14 and Am25LS15.

## FILTER GAIN

The s-plane transfer function for a complex pair of poles yields a z-plane transfer function from which a gain multiplier is factored as shown in equation 5 and is
$\frac{K}{1+2 \times w_{a}+w_{a}{ }^{2}}$

While the $K$ is in the initial s-plane transfer function assumption, the quantity $1 /\left(1+2 \times w_{a}+w_{a}^{2}\right)$ is a constant that must be recognized as it is usually greater than 1.0. This means that in the cascade two-pole, building-block approach, the maximum input dynamic range to each section is increasing by this quantity. Therefore a gain coefficient multiplier may be required between each two-pole building block to reduce the input dynamic range to the original $A / D$ converter output equivalent. Likewise the gain at any point throughout the filter can be modified if the designer desires using the gain multiplier approach.
Another form of gain that must be considered in the cascade implementation is the order in which the two-pole sections are placed. It is desirable to place the over-damped poles first in the cascade configuration followed by the under-damped poles. The reason for this requirement is that the under-damped pole pair transfer function has gain at or near the pole pair cut off frequency and thus the input dynamic range to the next cascaded section is magnified.

## OTHER CONSIDERATIONS

In addition, there are other areas the designer can investigate in detail while designing digital filters. The most notable of these is the response of the filter to internal and external noise. It is not the intent of this application note to develop the general theory of noise in digital filters since to some extent that already exists in the literature $1,2,3,4,5$.
Another consideration regards the A/D converter. The dynamic range of the $A / D$ converter is selected as required where each bit provides six db dynamic range. The variance of the quantization steps (noise) associated with the $A / D$ converter can be shown ${ }^{5}$ to be
$\sigma^{2}=\frac{E^{2}}{12}$
where $E$ is the quantization step. If the $A / D$ converter is selected as having eight bits, $E^{2}$ has 48 db range and the quantization noise power is a factor of $12(11 \mathrm{db})$ below this level.
Also of importance is the noise due to the multiplication truncation effect, sometimes called the "deadband" effect. Basically this noise causes the internal values within the filter to terminate prematurely. That is, the same steady-state value is not reached as could be reached if infinite-precision arithmetic is used. The easiest demonstration of this effect is to examine the actual hardware response (or computer simula-


Figure 10. Two-Pole, High-Pass Recursive Digital Filter.
tion) of a high-pass filter to an impulse input. After several iterations the filter will "hang up" as the edge of the deadband is reached. Thus it will not decay to zero as might be expected.
Another effect which can sometimes result with a constant input is that a small steady-state oscillation can occur. Typically this behavior occurs as a low amplitude square wave with frequency of PRF/2. The cause of this oscillation is due to noise components which are introduced at the various multipliers within the filter each time the algorithm is iterated; the filter then magnifies the component at PRF/2.
These intricacies demonstrate the need for exhaustive computer simulation of the filter, once designed, to insure operation as desired. Simple Fortran math model programs that allow multiplier and memory truncation as well as $A / D$ quantization effects to occur can quickly demonstrate the various characteristics of the filter.

## TEST EQUIPMENT

One of the most important areas the digital designer must make provision for in the design of a digital filter is the ability to test the various components of the filter (adders, multipliers etc.) after the hardware is constructed. Two techniques can be applied in this application where each gives a partial testing capability. These two techniques are static testing and dynamic testing using special purpose test equipment.

The digital filter should be designed to provide easy access to test points that contain data lines to all of the bits in a complete word. In this manner the complete word including sign is available to the special test set which contains both static readout capability and dynamic readout capability.

Provision should be made in the design to allow any dynamic memories to be replaced by static memories. Thus the digital filter can be "single stepped" such that the outputs of the multipliers and adders can be monitored on readout devices such as lamps or octal display tubes. These readouts can be checked against a computer printout of an exact simulation of the digital filter and the test set. This gives the capability of
tracing any defective components or wiring errors in the equipment. Manual switches are used to enter data into the filter and then the filter "stepped along." The corresponding output states are observed to demonstrate that no deviation occurs from the computer tabulation. This is equivalent to checking either the step response or the impulse response of the filter in slow motion depending on the input switch manipulation.

In dynamic testing, digital-to-analog (D/A) converters within the test set can be plugged into the same test points as used in the static mode. The output from the D/A converter is an analog signal viewable on an oscilloscope. Thus, the operation of the filter at various points can be checked at normal operating frequencies and the results observed to determine compliance to the desired performance. In the dynamic mode, the step response, impulse response or Bode response can be determined.

It is important in working with digital filter designs to have a comprehensive test plan included as part of the design. If this is not done, it is almost impossible to "trouble-shoot" such a complex piece of equipment and the desired operation may never be completely verified.

[^41]
# AIRBORNE MTI RADARA Digital Filter Application Example 

By John R. Mick

A typical non-coherent airborne MTI radar system is shown in Figure 1. This system transmits an RF pulse of width $\tau$ at a carrier frequency of $f_{0}$ that has a wave length $\lambda$. The receiver output is a video signal representing the echo return power of the ground patch that is defined by the antenna beam width, transmitter pulse width, and depression angle from the aircraft. This received signal contains both the fixed-target and moving-target information from each range cell. The fixed-target return is termed "clutter" since it represents the unwanted signal. The moving-target echo causes a doppler frequency envelope on the received signal and this doppler frequency is

$$
f_{d}=\frac{2 V_{r}}{\lambda} \cos (\theta)
$$

where
$f_{d}=$ doppler frequency in Hz
$\mathrm{V}_{\mathrm{r}}=$ velocity of target in $\mathrm{m} / \mathrm{sec}$
$\lambda=$ wave length of transmitted frequency in $m$
$\theta=$ angle between radar antenna boresight and target velocity vector

The MTI processor detects the moving-target doppler in the received video signal while rejecting the fixed-target clutter return by using a range-gated, high-pass filter. The term "range-gating" refers to the technique of applying individual segments of ground patch echo to corresponding individual high-pass filter elements. The range-gated processor can extract moving-target echos from the clutter return even if the clutter


Figure 1. Typical Non-Coherent Airborne MTI Radar System.
echo is 20 or 30 db greater than the moving-target echo signal. ${ }^{7}$ The output of the MTI processor is displayed on an appropriate display such as a cathode ray tube or solid state display.
"Clutter is distinguished from receiver noise by its relatively narrow, low-frequency spectrum, which implies that these echoes are correlated from one sample to the next. Because of this property it is possible to reduce the effects of clutter with filters that reject energy at the clutter frequencies but that pass the doppler-shifted echoes from targets having higher velocities than the clutter. A processor that distinguishes moving targets from clutter by virtue of differences in their spectra is called a moving target indicator or simply MTI!" 6 The clutter spectral spread is effected by aircraft motion, antenna scanning, and radar imperfections. Radar imperfections include transmitted frequency change, amplitude modulation of the transmitted pulse, pulse width jitter, and time jitter between the trigger pulse and transmitted pulse. Also, the clutter is effected by wind effects on the surface terrain foliage such as trees and bushes.

The presence of a moving target within a range resolution cell causes an amplitude modulation of consecutive returns in that cell. A resolution cell has the width of the ground surface illuminated by the antenna azimuth beam width, and the length determined by the range resolution of the radar. After many returns, the resolution cell has an output waveform envelope defined by the moving-target doppler frequency $f_{d}$ described by equation 1. The output spectrum after the envelope detector in the receiver is shown in Figure 2. Here, the video spectrum for a single cell consists of a large clutter return along with a moving target return.
Because of the spurious sidebands produced by the sampling process, the clutter spectrum is imaged at all integer multiples of the sampling rate, also known as the pulse repetition frequency (PRF). Due to the envelope detection process of the intermediate frequency (IF) signal, all doppler frequencies are found to be "folded" into the positive frequency range from DC to one-half the sampling rate (PRF/2). In addition the moving-target spectrum is found on each side of the clutter spectrum at all integer multiples of the PRF.


Figure 2. Receiver Output Spectrum.

## Airborne MTI Radar

## DELAY LINE CANCELLERS

Historically, the first MTI detection device used to extract the moving-target doppler echo in the presence of clutter was the delay line canceller. Usually, it consisted of an analog delay line length $T=1.0 / \mathrm{PRF}$ seconds and a subtractor as shown in Figure 3.


Figure 3. Single Delay Line Canceller.

Here, successive returns of the radar from the same range cell are subtracted resulting in an output that is equal to the pulse-to-pulse fluctuations of the radar return. Since fixed targets have a constant amplitude return, the output is zero in the ideal system. When a moving target is added, there is a variation of return amplitude from pulse to pulse as defined by the doppler frequency envelope; thus, an output related to this variation results from the delay line canceller for this range cell.

The amplitude response $\mathrm{H}(\mathrm{f})$ for the single delay line canceller is

$$
|H(f)|=K|\sin (\pi T f)|
$$

where $T$ is the sampling interval, $f$ is the input frequency, and K is a gain constant. Thus the delay line canceller has a transfer response that is a function of the inter-pulse period and is zero at DC and integer multiples of the PRF as shown in Figure 4.


Figure 4. Frequency Response of Single-Delay-Line Canceller and Double-Delay-Line Canceller.

A double delay line canceller can be used to increase the clutter rejection of an MTI system. Figure 5 shows two equivalent forms of a double delay line canceller. The $z^{-1}$ notation is the unit delay operator and refers to a delay equal to one interpulse period of the radar. Each canceller has the transfer function

$$
\frac{E_{o}}{E_{i}}=\left(z^{-1}-1\right)^{2}=\frac{(z-1)^{2}}{z^{2}}
$$

The amplitude response for these cancellers is

$$
|H(f)|=K_{1}\left|\sin ^{2}(\pi f \mathrm{f})\right|
$$



Figure 5. Double Delay Line Canceller.

As is seen, the double delay line canceller has a sine-squared response rather than the sine response of a single delay line canceller as shown in Figure 4. As a result, a greater attenuation of the clutter spectrum is realized. It is possible in theory to combine three, four or more delay lines in various configurations to give multiple zeros at the origin in the s-plane. However, these become very difficult to implement since very slight changes in delay time cause significant reductions in cancellation. Even the double delay line canceller is difficult to implement reliably.

## ANALOG RANGE-GATE FILTER

The analog range-gated filter represents a more sophisticated radar technique for separating moving target returns from fixed target returns by detection of the doppler shift in frequency due to the target motion. The combinations of a moving target or targets with a larger fixed target within a resolution cell causes an amplitude modulation of consecutive returns from that cell. ${ }^{7}$
A block diagram of a simple analog range-gated filter is shown in Figure 6. Here input switch $S_{1}$ and output switch $S_{1}$ are closed simultaneously for a period equal to the radar pulse width $\tau$.

This causes the radar echo return for the range cell to be stored on capacitor $\mathrm{C}_{1}$. The final voltage on $\mathrm{C}_{1}$ each time switch $\mathrm{S}_{1}$ closes, is equal to the instantaneous value of the radar video input at the end of each sampling interval $\tau$. Therefore, the input switch and capacitor form a zero order hold circuit. After input switch $\mathrm{S}_{1}$ is opened, the analog voltage equal to the return echo will remain as an input to filter number one. At the same time, the output switch $\mathrm{S}_{1}$ applies the present output of the filter to the output line.


Figure 6. Simple Analog Range-Gated Filter.

At the instant switches $\mathrm{S}_{1}$ are opened, switches $\mathrm{S}_{2}$ are closed for $\tau$ seconds and action similar to that described above takes place. Likewise, when switches $\mathrm{S}_{2}$ are opened, switches S3 are closed and this continues sequentially until switches $\mathrm{S}_{\mathrm{N}}$ are activated.
As is seen, each filter element receives radar echo return from successive range cells approximately equivalent of $\mathrm{c} / 2$ in range since a two-way trip is required for the radar energy and where c equals the speed of light. Thus each analog filter is gated to receive a small range patch of radar echo return; thereby, the name analog range-gated filter is derived.
One important aspect of this type of MTI system is that since the filters are time multiplexed, the resolution cells are essentially independent. However successive returns are highly correlated since they represent echoes from essentially the same ground patch. The filter element used to extract the moving target doppler is designed to provide a very sharp rejection of the clutter spectrum while providing near uniform gain to the widest possible band of frequencies containing moving target echoes. This is accomplished with a sharp cutoff high-pass filter, usually with at least 24 db per octave attenuation. The amplitude response of the filter in one element of a range-gated filter is shown in Figure 7 and is compared with the response of a single delay line canceller.
There are many variations that can be derived from the basic analog range-gated filter shown in Figure 6. These include input and output multiplexing schemes to reduce switching speed requirements, various analog filter cut-off frequency control techniques to allow the widest possible acceptance band for moving target frequencies as determined by the spectral spread of the clutter return, etc. Each configuration is still basically a device to separate the moving-target signal spectrum from the fixed-target signal spectrum.

## DIGITAL RANGE-GATED PROCESSOR

A digital range-gated processor is a highly sophisticated radar technique for extracting moving target echoes. The digital range-gated filter performs the identical function as the analog range-gated filter; however, the hardware implementation of the two types of filters is notably different.
A block diagram of a simple digital range-gated processor is shown in Figure 8. Here input switch $\mathrm{S}_{1}$ is closed for $\tau$ seconds to store the final instantaneous value of the radar return echo voltage for the first range cell on capacitor $\mathrm{C}_{1}$. When switch $S_{1}$ is opened switches $S_{2}$ and $S_{3}$ are closed. The second range cell video return is stored on capacitor $\mathrm{C}_{2}$. Thus, switches $S_{1}$ and $S_{3}$ along with capacitors $C_{1}$ and $C_{2}$ provide two first order hold circuits. Meanwhile switch $\mathrm{S}_{2}$ applies the voltage on $\mathrm{C}_{1}$ to the analog-to-digital (A/D) converter. In the $A / D$ converter the analog voltage is quantitized to a binary number representation. After $\tau$ seconds, $\mathrm{S}_{2}$ and $\mathrm{S}_{3}$ are opened and $S_{1}$ and $S_{4}$ are closed resulting in similar action. This process of alternating the $S_{1}, S_{4}$ pair and the $S_{2}, S_{3}$ pair continues until the desired range is covered by the processor and each resolution cell echo return in quantized.
The binary output from the $A / D$ converter is applied to the digital filter which, in effect, consists of N individual filters as in the previous analog example. Here, however, the arithmetic circuitry is implemented only once and is time shared among all filter elements in the processor. This is easily achieved since the individual filters operate sequentially. The output of each individual filter element is applied sequentially to the digital-to-analog (D/A) converter resulting in a continuous video MTI output synchronous in range with the radar video input.
One of the key advantages of the digital filter is that the arithmetic operations are all handled by the same hardware for each filter cell. This means each individual filter element has exactly the same transfer function. That is, each has exactly the same mid-band gain, cut-off frequency, and attenuation. In the case of individual analog filters, amplifier gains tend to differ and component values vary initially as well as with temperature and age.
A digital memory word is required for each pole of each cell in the range-gated processor and no sharing is possible. The analog equivalent of this is the storage supplied by capacitors and inductors, since these are the components that provide the terms ( $s \mathrm{~L}$ and $1 / \mathrm{sC}$ ) associated with the poles in the Laplace transfer function. Many additional advantages of the digital filter approach to MTI radar exist. These will become apparent as the design criteria are examined in more detail.


Figure 7. Spectral Response of Filter Element.

## Airborne MTI Radar



Figure 8. Simple Digital Range-Gated Processor.

## SUMMARY

Chronologically the delay line cancellers were the first MTI detection devices for pulse-doppler radar systems. An improvement in detectability was added to the system by the use of the analog range-gated filter. This improvement is related to the sharper filter cut-off characteristic which increases the rejection to clutter. Likewise, additional canceller gain is supplied to the doppler signal from slower moving targets.

The most recent improvement in MTI radar processors is a result of the digital implementation of the range-gated processor. The improvement is provided by several features inherent in the digital filter design. These include: the uniform gain provided by all cells of the processor, the ability to move the cut-off frequency to various points near the clutter spectrum, the freedom from variations due to parts aging, and the reduced size and power afforded by arithmetic time sharing.

## BIBLIOGRAPHY

1. Barton, D. K., Radar System Analysis, Prentice-Hall, 1964, Chapter 7.
2. Berkowitz, R. S., Modern Radar, John Wiley \& Sons, 1965, Chapter 3, (B. D. Steinberg), pp. 506-520.
3. Brennan, L. E., and I.S. Read, "Quantization Noise in Digital Moving Target Indication Systems," IEEE Trans. Aerospace and Electronic Systems, Vol. AES-2, November, 1966, pp. 655-658.
4. Fowler, C. H., A. P. Uzzo, and A. E. Ruvin, "Signal Processing Techniques for Surrveillance Radar Sets." IRE Transactions on Military Electronics, April, 1961, pp. 103-108.
5. Linder, R. A., and G. H. Kutz, "Digital Moving Target Indicators," Supplement to IEEE Transactions on Aerospace and Electronic Systems, Vol. AES-3, November, 1967, pp. 374-385.
6. Nathanson, F. E., Radar Design Principles, McGraw-Hill, 1969, Chapters 8, 9, 14.
7. Skolnik, M. I., Introduction to Radar Systems, McGraw-Hill, New York, 1962, Chapter 4.
8. Skolnik, M. I., Radar Handbook, McGraw-Hill, New York, 1970, Chapter 17.
9. Urkowitz, H., "Analysis and Synthesis of Delay Line Periodic Filters," IRE Transactions on Circuit Theory, June, 1957, pp. 41-53.
10. Zverev, A. I., "Digital MTI Radar Filters," IEEE Transactions on Audio and Electroacoustics, Vol. AU-16, September, 1968, pp. 422-432.

# Understanding Booth's Algorithm in 2's Complement Digital Multiplication 

By John R. Mick

## INTRODUCTION

At the present time, digital machines perform multiplication using either serial techniques, serial-parallel techniques, or all-parallel techniques. The multiplication speeds can be very slow to very fast depending on the exact hardware implementation used and the hardware constraints imposed.

The Am25LS14 can be used to perform multiplication of 2 's complement numbers with a minimum of hardware. The The new Am25LS14 provides the capability to perform very high speed direct hardware multiplications and is especially suited for real-time digital processing applications. This device will find applications in minicomputers, recursive or nonrecursive digital filters, Fast Fourier Transform processors, adaptive digital integrators and many other digital implementations of special arithmetic algorithms.

## MULTIPLICATION DEFINITION

According to Webster's Dictionary, multiplication is "a mathematical operation that at its simplest is an abbreviated process of adding an integer to itself a specified number of times and that is extended to other numbers in accordance with laws that are valid for integers." This definition is particularly appropriate for binary numbers in that all hardware binary multiplication schemes make an "add" or "no-add" decision and maintain the "weighting" rules of binary numbers. The two numbers involved in the operation are usually called the multiplicand (the number to be multiplied) and the multiplier
(the number that multiplies) with the result being called the product (later in this application note the partial products or partial sums will be important).
Binary multiplication is performed as in the following four digit example. The terms X and Y are:

$$
\begin{aligned}
& x=x_{0}\left(2^{0}\right)+x_{1}\left(2^{1}\right)+x_{2}\left(2^{2}\right)+x_{3}\left(2^{3}\right) \\
& x=x_{0}(1)+x_{1}(2)+x_{2}(4)+x_{3}(8) \\
& Y=y_{0}(1)+y_{1}(2)+y_{2}(4)+y_{3}(8)
\end{aligned}
$$

where $x_{i}$ and $y_{i}$ can assume a " 0 " or " 1 " value for $i=$ $0,1,2$ or 3.
If $X$ is the multiplicand and $Y$ is the multiplier, the product $S$ of $X \cdot Y$ is

$$
\begin{aligned}
S=X \cdot Y & =y_{0}(1)\left[x_{0}(1)+x_{1}(2)+x_{2}(4)+x_{3}(8)\right] \\
& +y_{1}(2)\left[x_{0}(1)+x_{1}(2)+x_{2}(4)+x_{3}(8)\right] \\
& +y_{2}(4)\left[x_{0}(1)+x_{1}(2)+x_{2}(4)+x_{3}(8)\right] \\
& +y_{3}(8)\left[x_{0}(1)+x_{1}(2)+x_{2}(4)+x_{3}(8)\right]
\end{aligned}
$$

In the above example, it can be seen that three additions are required to generate the product $S$ of $X \cdot Y$; the first two of these are usually called partial products or partial sums. In order to examine the weighting of the binary numbers in the above example, the complete partial product solution is shown in Figure 1 and the weights of the $x$ terms and $y$ terms have been combined.


Figure 1. Multiplication of Two Unsigned 4-bit Numbers $X$ and $Y$.

## Understanding Booth's Algorithm

The $s_{7}(128)$ term represents the carry out of the final summation. As is seen, the multiplication of two 4 -bit unsigned words results in an 8 -bit product. This can be extended to a general statement; that is, the multiplication of a m-bit unsigned number with a $n$-bit unsigned number gives a $m+n$ bit resultant unsigned product. This number may be truncated of course and rules will be given later for determining the resulting accuracy when the hardware is being reduced.

It should be recognized that the product terms associated with $y_{0}$ and $y_{1}$ can be added in one adder and the product terms associated with $y_{2}$ and $y_{3}$ can be added in a second adder at the same time; thereby giving two partial products after one adder propagation delay time. These two partial sums can then be added in a third adder to give the resultant product of the multiplication.

One technique for reducing multiplication time that is presently being used in serial and serial-parallel multipliers is to ignore addition when the multiplier bit is a logic " 0 ." When this is done the number of terms to be added is equal to the number of 1 's in the multiplier word. This method can be extended in such a way that strings of 1 's can also be ignoredthis leads to an important new technique for performing high speed multiplication. This technique will be discussed in greater detail later.

| $\begin{gathered} \text { Sign } \\ \text { bit } \\ -2^{3} \\ -8 \end{gathered}$ | Two's Complement |  |  | Decima Number |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
|  | $2^{2}$ | $2^{1}$ | 20 |  |
|  | 4 | 2 | 1 |  |
| 0 | 1 | 1 | 1 | +7 |
| 0 | 1 | 1 | 0 | +6 |
| 0 | 1 | 0 | 1 | +5 |
| 0 | 1 | 0 | 0 | +4 |
| 0 | 0 | 1 | 1 | +3 |
| 0 | 0 | 1 | 0 | +2 |
| 0 | 0 | 0 | 1 | +1 |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | -1 |
| 1 | 1 | 1 | 0 | -2 |
| 1 | 1 | 0 | 1 | -3 |
| 1 | 1 | 0 | 0 | -4 |
| 1 | 0 | 1 | 1 | -5 |
| 1 | 0 | 1 | 0 | -6 |
| 1 | 0 | 0 | 1 | -7 |
| 1 | 0 | 0 | 0 | -8 |

Figure 2. Full Definition of a 4-bit Two's Complement Binary Number.

## TWO'S COMPLEMENT NOTATION

This section is presented as a quick review of the two's complement numbering system and is intended to give insight for the designer not familiar with two's complement notation. The two's complement numbering system is a technique for describing positive and negative numbers in a convenient notation. When contrasted with other numbering systems such as sign-magnitude and one's complement, it has the advantage of only having one representation for the number "zero." Also, two's complement numbers can be added or subtracted without concern for the sign of each number as the result will be correct in two's complement notation.
In 2's complement notation, the sign bit is a logical " 0 " for positive numbers and a logical " 1 " for negative numbers. Four bits may be used to represent the numbers +7 to -8 as shown in Figure 2. Notice that the sign bit does carry magnitude information that has a negative value.

From this example, it is readily apparent that the magnitude of the negative numbers is not represented by its associated magnitude bits if the sign bit is ignored as is the case for the positive numbers. One way to find the absolute magnitude of a negative 2's complement number is to invert all bits and add plus binary one as in the example below:

| 1011 | Negative 2's complement number |
| ---: | :--- |
| 0100 | Inverted |
| +0001 | One Added |
| 0101 | Result |

From this example, it is seen that the magnitude of this negative numbers is five.
Likewise, to form a negative 2's complement number, the positive representation is taken, inverted, and plus binary one is added as shown.

| Positive number +3 |  |
| :--- | ---: |
| $\quad$ Binary representation | 0011 |
| Inverted | 1100 |
| One added | +0001 |
| Minree in two's complement | $\mathbf{1 1 0 1}$ |

The advantage of two's complement in many computers and digital processors is that addition and subtraction can be performed without regard to whether the numbers being added or subtracted are positive or negative. Examples of addition are shown in Figure 3. Note that overflows are discarded.


Figure 3. Examples of Two's Complement Addition.

Subtraction is much like addition except that the number being subtracted (subtrahend) must be inverted and have one added to its value. It is then added to the minuend. This addition of +1 represents no problem in the hardware because the carry in ( $\mathrm{c}_{\mathrm{n}}$ ) of the least significant adder can be used for this purpose - not an additional adder. Figure 4 shows examples of subtraction.

|  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Minuend | $0001+1$ | $1110-2$ | $1110-2$ | $1010-6$ |
| Subtrahend | $0101+5$ | $0110+6$ | $1101-3$ | $1101-3$ |
| Minuend | 0001 | 1110 | 1110 | 1010 |
| Inverted Subtrahend | $\frac{1010}{1011}$ | $\frac{1001}{0111}$ | $\frac{0010}{0000}$ | $\frac{0010}{1100}$ |
| Add | $\underline{0001}$ | $\frac{0001}{1100}$ | $\frac{0001}{0001}$ | $\frac{0001}{1101}$ |
| Add One | -4 | -8 | +1 | -3 |
| Result (Binary) |  |  |  |  |
| Result (Decimal) |  |  |  |  |
|  |  |  |  |  |

Figure 4. Examples of Two's Complement Subtraction.

From these examples, one might conclude that multiplication is simply the product of one 2 's complement number with the other. Unfortunately, this is not correct for negative numbers. One obvious technique for multiplication in which negative numbers are represented by 2 's complements is to determine the signs and magnitudes of the operands, multiply the magnitudes, and then if the result is negative, cast the result into 2's complement form. It seems preferable, however, to devise a scheme for multiplying such numbers more simply. Booth's method will be considered for this purpose.

## BOOTH'S ALGORITHM

In the usual methods of digital multiplication, the multiplier digits are examined in turn and when the multiplier digit is a logical " 1, " the multiplicand is added to the running partial sum in the appropriate weight. For each multiplier digit, there is a relative one-digit shift between the multiplicand and partial sum whether there has been an addition or not. Booth's algorithm provides a tool whereby more than one shift at a time may be made, depending on the grouping of strings of logic 1's or logic 0's. This multiple shifting ability may be used to "speed up" the multiplication process.

Ordinary multiplication (disregarding signed numbers) can be performed by summing a series of partial products, each of which is one bit of the multiplier word, $Y$, times the entire multiplicand word, X , times the weight of the Y multiplier bit. That is,

$$
\pi=\sum_{i-0}^{n-1} y_{i} \cdot x \cdot 2^{i}
$$

where $n=$ number of bits in $Y$
This method, usually designated "add and shift", is simply performed by ANDing the $i$-th multiplier bit, $y_{i}$, with the X value giving a result of $X$ or 0 , and then adding this result ( X or 0 ) to the present partial product to generate a new partial product. The new partial product is then shifted one place toward the LSB. This divides it by 2 or, effectively, multiplies X by 2 relative to the partial product. The process
is then repeated for the next more significant bit of Y . This algorithm will work for 2's complement values of $Y$ if for the most significant bit of $Y$, the sign bit, a subtraction rather than addition is performed. This results because the MSB of a 2's complement number effectively carries a negative rather than positive weight as shown in the following Y definition.

$$
\begin{aligned}
Y= & -y_{n-1}\left(2^{n-1}\right)+y_{n-2}\left(2^{n-2}\right)+y_{n-3}\left(2^{n-3}\right)+\ldots \\
& +y_{0}\left(2^{0}\right)
\end{aligned}
$$

Booth's algorithm is a multiplication technique which can reduce the number of operations required for multiplication. It operates on the fact that a string of 0's in the multiplier requires no additions but just shifting, and a string of 1 's in the multiplier running from bit weight $2^{r}$ to weight $2^{s}$ can be treated as $2^{s+1}-2^{r}$. For example, if $Y=001110$ (LSB on right), then $r=1$ and $s=3$ and $2^{4}-2^{1}=14$. While the add and shift algorithm for this example requires three additions (if additions are ignored for $\mathrm{Y}_{\mathrm{i}}=0$ ), Booth's algorithm requires only two operations. These are an addition at weight $2^{\mathrm{s}+1}$ and a subtraction at weight $2^{r}$. The algorithm can be verbally stated as follows:

- Examine the multiplier bit by bit beginning with the least significant bit and shifting the partial product relative to the multiplicand as each bit is examined.
- Subtract the multiplicand from the partial product when you find the first 1 in a string of 1 's, add the multiplicand to the partial product when you find the first 0 in a string of 0 's and do nothing when the bit is identical to the previous multiplier bit.

The significant features of this algorithm are that:

1. It can require n operations (compare, add/subtract, shift) for an $n$ bit multiplier (of alternating 0 's and 1 's) but it usually requires fewer of these and the remainder are of the type compare, shift operations.
2. It works for $X$ in 2 's complement because addition and subtraction logic are identical for unsigned and 2's complement numbers.
3. It works for $Y$ in 2's complement directly, because if $Y$ ends in a string of 1 's, the last operation will be a subtraction at the appropriate weight.

The basic algorithm as developed by Booth is as follows: $y_{i}$ is the $i$-th most significant bit of an $n$-bit multiplier representation. $y_{-1}$ is zero. $y_{0}$ is the least significant bit. $y_{n-1}$ is the sign bit. X is the multiplicand.

Starting with $\mathrm{i}=0, \mathrm{y}_{\mathrm{i}}$ and $\mathrm{y}_{\mathrm{i}-1}$ are compared:
1.) If $y_{i}=y_{i-1} ;$ add $0 x$.
2.) If $y_{i}=1$ and $y_{i-1}=0$; subtract $1 X$ (the multiplicand) from the partial product. (Add the 2 's complement).
3.) If $y_{i}=0$ and $y_{i-1}=1$; add $1 X$ to the partial product.

Two examples of this rules are shown in Figure 5.

## Understanding Booth's Algorithm

$$
\begin{aligned}
& \text { Example 1: } \\
& \begin{array}{lllllll}
1 & 1 & 0 & 1 & 1 \\
1 & 1 & 0 & 0 & 1 & (0)=-5 \\
= & -7
\end{array}
\end{aligned}
$$

Figure 5. Examples of Booth's Algorithm for Two's Complement Multiplication.

Based on these rules as developed by Booth, it is a straight forward process to make a table of desired action for each of the four possible two-bit combinations under inspection. This is shown below. $K$ is the partial product before this level of the algorithm and is zero initially.

Table of Operation for Booth's Algorithm

| $\mathrm{y}_{\mathrm{i}-1}$ | $\mathrm{y}_{\mathrm{i}}$ | Function | Partial Product |
| :---: | :--- | :--- | :--- |
| 0 | 0 | Do nothing | $\mathrm{K}+0$ |
| 1 | 0 | Add X | $\mathrm{K}+\mathrm{X}$ |
| 0 | 1 | Subtract X | $\mathrm{K}-\mathrm{X}$ |
| 1 | 1 | Do nothing | $\mathrm{K}+0=\mathrm{K}-0$ |

Note that when $y_{i}=0$ and add is required and when $Y_{i}=1$ a subtract is used. Also, when $\mathrm{y}_{\mathrm{i}} \oplus \mathrm{y}_{\mathrm{i}-1}=1$ the multiplicand is added (or subtracted) fromt eh running partial product K and when $y_{i} \oplus y_{i-1}=0$, zero is used.

## INTEGER MULTIPLICATION

We can multiply 2 's complement numbers in either integer or fractional form. The primary difference is in the thought process of the designer. When the binary patterns are treated as integers, the 2 's complement numbers can be represented as

$$
\begin{aligned}
& X=x-x_{s} 2^{n-1} \\
& Y=y-y_{s} 2^{m-1}
\end{aligned}
$$

where

$$
\begin{aligned}
& x_{\mathbf{s}}=\text { sigh bit of } X \text { (one or zero) } \\
& y_{\mathrm{s}}=\text { sign bit of } Y \text { (one or zero) } \\
& \mathrm{x}=\text { magnitude bits of } X \text { (less sign) } \\
& \mathrm{y}=\text { magnitude bits of } Y \text { (less sign) } \\
& \mathrm{n}=\text { number of bits in } X \text { word } \\
& \mathrm{m}=\text { number of bits in } Y \text { word }
\end{aligned}
$$

For example, if six bits are assumed for $\mathrm{X}, \mathrm{n}=6$ and the sign bit has a weight of $-2^{6-1}=-2^{5}=-32$. The other magnitude bits have their normal weight and since there are five other magnitude bits, they are $2^{0}, 2^{1}, 2^{2}, 2^{3}$, and $2^{4}$. Thus, $2^{\prime}$ s complement integer numbers for $\mathrm{n}=6$ bits are as shown below:

| Integer <br> Decimal <br> Number <br> Equivalent | Magnitude bits |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $-2^{5}$ | $2^{4}$ | $2^{3}$ | $2^{2}$ | $2^{1}$ | $2^{0}$ |
|  | $\begin{gathered} \text { Sign } \\ -32 \end{gathered}$ | 16 | 8 | 4 | 2 | 1 |
| 14 | 0 | 0 | 1 | 1 | 1 | 0 |
| 31 | 0 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| -7 | 1 | 1 | 1 | 0 | 0 | 1 |
| -25 | 1 | 0 | 0 | 1 | 1 | 1 |
| -32 | 1 | 0 | 0 | 0 | 0 | 0 |

When the product of $X$ and $Y$ is considered, the following equation results:

$$
S=x Y=x_{s} y_{s} 2^{m+n-2}-x y_{s} 2^{m-1}-y x_{s} 2^{n-1}+x y
$$

The 2's complement product requires $m+n$ bits in order to represent all possibilities. Note that there is only one condition where the $m+n$ bits are required; that condition being:

$$
X=-2^{n-1} \text { and } Y=-2^{m-1}
$$

This condition gives $S=X Y=2^{m+n-2}$ which requires $m+n$ digits in a 2 's complement signed integer number.

Consider $\mathrm{n}=6$ and $\mathrm{m}=4$, then $\mathrm{x}_{\mathrm{s}}$ has weight -32 and $\mathrm{y}_{\mathrm{s}}$ has weight -8 . For $X=-32$ and $Y=-8$, the product $X Y$ is +256 . The 2 's complement representation is 0100000000 . Ten bits are required to properly represent the 2 's complement number. All other combinations of values for $X$ and $Y$ require only $m+n-1$ bits to represent the 2's complement number. For $n=6$ and $m=4$ in this case, the ninth bit represents the pro: duct sign. Consider ( +7 ) $\times(-31)$ is equal to -217 or 100100111. Notice that 1100100111, the ten bit 2's complement representation is identical in value.

The general requirement for the product solution of $X Y$ is:

$$
S=X Y=s-s_{s} 2^{m+n-1}
$$

and all binary operations must be carried through $m+n$ bits in the product soltuion unless a simplification is assumed.

## FRACTIONAL MULTIPLICATION

Fractional multiplication is identical with integer multiplication but the notation is changed. The fractional number range is usually limited to $-1 \leqslant x \leqslant 1-2^{-(n-1)}$.
The fractional 2 's complement binary numbers can be represented as:

$$
\begin{aligned}
& X=x 2^{-(n-1)}-x_{s} \\
& Y=y 2^{-(m-1)}-y_{S} \\
& K=k 2^{-(p-1)}-k_{s}
\end{aligned}
$$

where the notation is as with integer arithmetic. The sign bit now has a weight of $-2^{0}=-1$ and the other magnitude bits have their normal fractional weight.
Two's complement numbers for $\mathrm{n}=6$ are as shown below.

| Fractional <br> Equivalent | $-2^{0}$ | $2^{-1}$ | $2^{-2}$ | $2^{-3}$ | $2^{-4}$ | $2^{-5}$ |
| :--- | ---: | :---: | :---: | :---: | :---: | :---: |
|  | -1 | $1 / 2$ | $1 / 4$ | $1 / 8$ | $1 / 16$ | $1 / 32$ |
| $14 / 32=7 / 16$ | 0 | 0 | 1 | 1 | 1 | 0 |
| $31 / 32$ | 0 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $-7 / 32$ | 1 | 1 | 1 | 0 | 0 | 1 |
| $-25 / 32$ | 1 | 0 | 0 | 1 | 1 | 1 |
| $-32 / 32=-1$ | 1 | 0 | 0 | 0 | 0 | 0 |

The notation difference in the fractional representation is that all the integer representations have been divided by $2^{(n-1)}$.

The fractional product $X Y$ is
$S=X Y=x_{s} y_{s}-x_{s} y 2^{-(m-1)}-y_{s} \times 2^{-(n-1)}+x y 2^{-(m+n-2)}$

Again, $m+n$ bits are required to cover all possible combinations. Note that $X=-1$ and $Y=-1$ results in $X Y=+1$ which is beyond the normal range. In order to cover this possibility, the sign bit should be given a weight of -2 (instead of -1 ); the next most significant bit is weight +1 , the next is $+1 / 2$, and so forth. If the -1 times -1 possibility is excluded only $m+n-1$ bits are required.

This general equation requires the sign bit to have a weight of -2 and all arithmetic to be carried to $m+n$ bits to represent the two's complement solution.

# A HIGH-SPEED SERIAL/PARALLEL MULTIPLIER THE Am25LS14* 

By John Mick, John Springer and Clive Ghest

## INTRODUCTION

The Am25LS14 is a complete 8-bit Serial/Parallel Multiplier fabricated as a single 16 -pin LSI chip. The device accepts a parallel two's complement or unsigned multiplicand and multiplies it by any arbitrary length serial two's complement or unsigned multiplier. The resulting product is a correct and complete serial two's complement or unsigned product. The complete product of an $8 \times 8$ multiplication can be performed in 16 clock cycles. Any number of Am25LS14 devices can be cascaded with no additional logic, so that the parallel multiplicand can be easily expanded to any number of bits. Mixed signed (two's complement) and unsigned multiplication is possible, generating a product in signed two's-complement form.

## MULTIPLIER CHARACTERISTICS

The requirements for a good general purpose IC multiplier for use in a wide range of commercial applications are as follows:

- It should be inexpensive
- It should be fast
- It should be easy to use
- It should be adaptable to any word length
- It should handle signed numbers in two's complement notation without correction.

The first two of these requirements tend to be incompatible and in the past have required two types of circuits: one which was designed to be as fast as possible and another which compromised speed for cost. The last two requirements limit the method used to perform the multiplication to an algorithm which works in two's complement notation and is the same for all bits, so that the "sign bit" is treated identically with the other bits.


Figure 2. Logic Symbol for the Am25LS14 (16-Pin Device)
The Am25LS14 offers an optimum solution to these requirements. It operates by taking the whole multiplicand in parallel and utilizing a single bit at a time of the multiplier word to form partial products in an internal register. The output is a serial bit stream representing the product of the parallel multiplicand word and the serial multiplier word.

## THE LOGIC FUNCTION

A simplified logic diagram of the Am25LS14 Serial/Parallel multiplier is shown in Figure 1 and the 16 -pin logic symbol for the device is shown in Figure 2. The multiplier consists of four basic parts; a storage register used to hold the multiplicand word during the multiplication, the adder/subtractor logic containing both a partial product register and a carry/borrow register, a flip-flop and exclusive-NOR gate operating on the serial multiplier string presented at the Y input to provide a


Figure 1. Functional Logic Diagram for the Am25LS14
*The Am25LS14 is manufactured under U. S. Patent No. 3,878,985 issued April 22, 1975.
control signal to the adder/subtractor logic, and a logic mode circuit to alter the multiplicand from two's complement to unsigned notation as controlled by the $M$ input. The adder/ subtractor logic and product and carry/borrow register is iterative; that is, it consists of eight identical cells with a small change in the eighth cell to efficiently incorporate the multiplicand word sign logic. For a detailed description of the logic design of the Serial/Parallel multiplier, refer to the application note "Mechanization of the Serial/Parallel Multiplier" by John R. Mick.

Prior to a multiplication, the internal multiplier sum and carry registers are reset by applying a LOW to the clear input. The 8 -bit multiplicand data is applied to the X inputs and is latched into the multiplicand register as the clear input goes HIGH. This internal multiplicand storage is useful because the multiplicand need not be held constant during the multiplication allowing these inputs to be bus organized. The Serial/ Parallel multiplier is now ready to receive the first least significant multiplier bit. The least significant bit of the multiplier word is presented at the Y serial input and when the clock changes from LOW to HIGH, the multiplier produces the first least significant product bit at the serial data output, S. In each succeeding clock period, the next more significant multiplier bit is presented at the $Y$ input and the next more significant product bit is present at the S output. After 8 clock periods, the multiplier serial input string has been exhausted but the most significant half of the product is still in the internal registers of the Am25LS14 Serial/Parallel multiplier and must be clocked out. If the multiplier is an unsigned word, then during the extraction of the most significant half of the product, the multiplier Y input must be held at logic zero. If, however, the multiplier is a two's-complement signed word, then the most significant bit (sign bit) of the multiplier word must be repeated at the Y input until the complete product has been obtained. The multiplicand can be either an unsigned number or a two's-complement number depending upon the logic polarity of the mode input, $M$. This mode input should be held at a LOW logic level (ground) if the multiplicand is in two's-complement notation and the $\mathrm{X}_{7}$ input is a two's complement sign bit, and it should be held at a HIGH logic level (pulled up through a register to $\mathrm{V}_{\mathrm{CC}}$ ) if the 8 -bit multiplicand is unsigned (magnitude only number).

The $K$ input is used for expansion purposes. To increase the length of the multiplicand word by using multiple devices, the S output of a higher order device is connected to the K input of the next lower order devices. The clear lines are connected together and the clock lines are connected together. All the mode inputs except the one on the most significant device are held at a HIGH logic level. Whether the multiplicand is signed or unsigned is determined only by the $M$ input of the most significant device. A 24 -bit by $n$-bit multiplier is shown in Figure 3. The $K$ input is held LOW at the most significant device indicating a two's complement multiplicand. The multiplier input can be any length, with $n+24$ clock periods required for the multiplication. The resulting product is $n+24$ bits long.

If the multiplicand is not an even multiple of 8 bits, then for an unsigned multiplicand the remaining most significant multiplicand inputs are held LOW at logic zero, while for a two's-complement multiplicand, the remaining multiplicand inputs must be connected to the multiplicand sign bit so that the sign is extended and can be interpreted correctly. Figure 4 shows a $12 \times n$ Serial/Parallel multiplier connection for a two's-complement signed multiplicand. The resulting product is $n+12$ bits long and only $n+12$ clock periods are required to generate the correct product.

The Function Table for the Am25LS14 multiplier operation is given in Figure 5. As shown, the $K$ input is the sum expansion input and allows for the cascading of devices. The mode input, $M$, is used in conjuction with cascading to determine the most significant bit of the multiplicand and controls the multiplicand sign definition.

## TIMING

Although the Serial/Parallel multiplier requires only $m+n$ clock periods to produce a full length product, (where m is the multiplicand word length and $n$ is the multiplier word length) a practical system may use two additional clock periods. The first additional clock period is used to reset the multiplier at the beginning of a multiplication by using the clear input. This is shown in the timing diagram of Figure 6. This clears the partial product register, the carry/borrow register and the


Figure 3. Three Am25LS14's Cascaded to Make a 1-Bit by 24-Bit Serial-Parallel Multiplier


Figure 4. A 12-Bit by N-Bit Two's Complement Multiplier Using Two Am25LS14's

| INPUTS |  |  |  |  |  | INTERNAL | OUTPUT | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C L R}$ | CP | K | M | $\mathrm{X}_{\mathbf{i}}$ | Y | $Y_{-1}$ | S |  |
| - | - | L | L | - | - | - | - | Most Significant Multiplier Device |
| - | - | CS | H | - | - | - | - | Devices Cascaded in Multiplier String |
| L | - | - | - | OP | - | L | L | Load New Multiplicand and Clear Internal Sum and Carry Registers |
| H | - | - | - | - | - | - | - | Device Enabled |
| H | $\uparrow$ | -. | - | - | L | L | AR | Shift Sum Register |
| H | $\uparrow$ | - | - | - | L | H | AR | Add Multiplicand to Sum Register and Shift |
| H | $\uparrow$ | - | - | - | H | L | AR | Subtract Multiplicand from Sum Register and Shift |
| H | $\uparrow$ | - | - | - | H | H | AR | Shift Sum Register |

[^42]Figure 5. Function Table Showing the Operation of the Am25LS14
control flip flop, and loads the new multiplicand into the $X$ holding latch. At this same time, the multiplier word can be loaded into a Parallel-to-Serial converter (such as the Am25LS22) ready for presenting to the Serial/Parallel multiplier $Y$ input. During the first time period after the clear
signal, the least significant bit of the multiplier is presented to the Y input of the Am25LS14 and in the next clock period the first bit of the product, $\mathrm{S}_{0}$, is available at the S output of the device. For the next $\mathrm{n}-1$ clock periods, the multiplier bits are presented one at a time to the multiplier Y input and the


Figure 6. Timing Diagram Showing 18 Clock Cycle Operation of $\mathbf{8 \times 8}$ Multiplication
product bits are available one at a time from the $S$ output. For the remaining $m$ clock periods, the Serial/Parallel multiplier requires that either the most significant bit of the multiplier word, Y, be repeated (two's complement operation) or a string of zeroes be applied (if the multiplier is to be treated as an unsigned number) to the Y input.

It is possible to perform an $m+n$ multiplication using only one additional clock cycle. This requires that the clear pulse is presented at the same time as $\mathrm{Y}_{0}$, the least significant Y multiplier bit. Since the minimum clear pulse width is 20 ns and the clear recovery time is 18 ns , the time duration must be at least 38 ns minimum for this clock period. A timing diagram for this mode of operation is shown in Figure 7.

Many applications, especially when using two's complement operands, do not required a full $n+m$ bit product but only an $m+n-1$ bit product. For example, if fractional operands in
the number range of -1 to $1-2^{-(n-1)}$ and -1 to $1-2^{-(m-1)}$ are assumed, only the case of -1 times -1 requires $m+n$ bits to represent the product. All other combinations can be represented correctly in two's complement notation by $m+n-1$ bits. That is, when dealing with fractions, only one bit to the left of the binary point carrying a weight of -1 is required except for the one special case. This can be used to remove one additional clock cycle from the multiplication process as shown in Figure 8. The same reasoning applies to integer representations where the largest negative numbers are $-2^{(m-1)}$ and $-2^{(n-1)}$. Only $m+n$ bits are required to handle the case of $\left(-2^{(m-1)}\right)$ $\left(-2^{(n-1)}\right)$. All other products require only $m+n-1$ bits for a correct two's complement product. Let's take an example. If $\mathrm{m}=4$ and $\mathrm{n}=3$, then seven bits are required to represent ( -8 ) -$(-4)=(+32)$ in two's complement. All other products for a 3 -bit and 4 -bit multiplicand and multiplier can be represented correctly in two's complement form with a 6-bit representation.


Figure 7. Timing Diagram Showing 17 Clock Cycle Operation of $8 \times 8$ Multiplication


Figure 8. Timing Diagram Showing $\mathbf{1 6}$ Clock Cycle Operation for an $8 \times 8$ Multiplication (Assumes a 15-Bit Product Representation)

## ROUNDING AND TRUNCATION

Truncation is performed in the Am25LS14 by ignoring the appropriate number of least significant bits (LSB's). Unfortunately, no clock cycles can be saved when truncating because the product is being developed LSB first. Therefore, the truncated bits are the first bits out of the Am25LS14 multiplier. The subsystem must be clocked the total number of times $(m+n)$ to develop the two's complement product. This does have the advantage of saving register bits to hold the product from the device.

To date, the recommended method of rounding is to use onefourth of an Am25LS15 to perform rounding. This technique involves adding a one at the bit prior to the LSB of the final product using one input of the Am25LS15. The product from the multiplier is connected to the other input. This does require one extra clock cycle to implement rounding. This technique works for any combination of multiplicand bits, multiplier bits and desired product bits.

## APPLICATIONS

## Eight-Bit by Eight-Bit Multiplier

A circuit which generates a 16 -bit product from an 8 -bit by 8 -bit multiplication is depicted in Figure 9. This sub-system consists of one Am25LS14 serial/parallel multiplier and two Am25LS22 8 -bit registers. This configuration accepts an 8 -bit multiplicand and an 8 -bit multiplier from an 8 -bit data bus. It will return a 16 -bit product ( 8 -bit upper byte and 8 -bit lower byte) using the same 8 -bit bus.

The Am25LS22 is an 8 -bit register designed for performing various functions with the Am25LS14. It can be used to hold the multiplier word initially, perform the sign-extend function and then hold part of the product. It has separate serial input/output capability as well as shared parallel input/outputs.

The timing sequence for controlling this circuit is shown in Figure 10. Twenty-two clock cycles are used in this example to fully load, multiply and unload the multiplier subsystem. Thus, such an arrangement can be used with any of the popular 8 -bit MOS microprocessors such as the $8080,6800,2650$, F8 and others. This allows the multiplication to be performed outside of the MOS microprocessor with about two to three orders of magnitude improvement in speed.

Referring to the timing sequence of Figure 10, the multiplier word is loaded into the Am25LS22 register at time $T_{1}$ and the multiplicand word is loaded in the Am25LS14 latches during time $T_{1}$. The multiplicand and multiplier words must be loaded in this order since there is no hold function on the Am25LS14 multiplier.

During time $T_{2}$ through $T_{10}$, the least significant product bits are generated and clocked into holding register B . Meanwhile the multiplier sign bit is being extended in Register A. The sign extend is performed only for the eight clock cycles $\mathrm{T}_{2}$ through $T_{9}$. During time $T_{11}$ through $T_{18}$, the most significant 8 -bits of the product are developed in the Am25LS14 multiplier. $T_{8}$ is used to load the product sign bit from the multiplier into the Am25LS22 B register. During the time $\mathrm{T}_{1}$ through $\mathrm{T}_{8}$, the least significant half of the product is transferred from register $B$ to register $A$. The remaining two clock cycles, $\mathrm{T}_{19}$ and $\mathrm{T}_{20}$ are used to unload the product upper and lower byte back onto the 8 -bit data bus.

The control signals required for this multiplier are shown in Figures 9 and 10. Notice that the clear input to the Am25LS14 and the Serial/Parallel (S/P) input to the Am25LS22 can be connected together with the appropriate don't cares eliminated. Other control signals to the Am25LS22 include the register enable (RE), sign extend (SE), and the three-state control ( $\overline{\mathrm{OE}}$ ). These signals can be generated using a counter and combinatorial logic gates or a counter and small PROM.


Figure 9. An 8-Bit by 8 -Bit Multiplier with a Full 16-Bit Product Store. The Inputs and Outputs are Bus Organized on an 8-Bit Bus

|  |  | Am25LS14 |  |  | Am25LS22's |  |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TIME | I/O BUS | Y | CLR | S | S/P | RE | SE |  | B |  |
| $\mathrm{T}_{0}$ | Multiplier | X | X | X | L | L | X |  | H | Load Multiplier (Y) |
| T1 | Multiplicand | X | L | X | X | H | X | H | H | Load Multiplicand (X) |
| T2 | X | $Y_{0}$ | H | L | H | L | L | H | H |  |
| T3 | X | $Y_{1}$ | H | $\mathrm{S}_{0}$ | H | L | L | H | H |  |
| T4 | $x$ | $\mathrm{Y}_{2}$ | H | $\mathrm{S}_{1}$ | H | L | L | H | H |  |
| $\mathrm{T}_{5}$ | X | $\mathrm{Y}_{3}$ | H | $\mathrm{S}_{2}$ | H | L | L | H | H | Present $\mathrm{Y}_{\mathrm{i}}$ to multiplier. Read $\mathrm{S}_{\mathrm{i}}$ into Register B. |
| $\mathrm{T}_{6}$ | X | $Y_{4}$ | H | $\mathrm{S}_{3}$ | H | L | L | H | H | Extend $Y$ sign. |
| T7 | X | $Y_{5}$ | H | $\mathrm{S}_{4}$ | H | L | L | H | H |  |
| T8 | X | $Y_{6}$ | H | $\mathrm{S}_{5}$ | H | L | L | H | H |  |
| T9 | X | $Y_{S}$ | H | $\mathrm{S}_{6}$ | H | L | L | H | H |  |
| T10 | X | $Y_{S}$ | H | $\mathrm{S}_{7}$ | H | L | H | H | H |  |
| T11 | X | $Y_{S}$ | H | $\mathrm{S}_{8}$ | H | L | H | H | H |  |
| T12 | X | $Y_{S}$ | H | $\mathrm{S}_{9}$ | H | L | H | H | H |  |
| T13 | X | $Y_{S}$ | H | $\mathrm{S}_{10}$ | H | L | H | H | H | Continue Multiplication using $Y_{S}$ in register. Load |
| T14 | X | $Y_{S}$ | H | $\mathrm{S}_{11}$ | H | L | H | H | H | least significant part of product into Register A |
| T15 | $x$ | $Y_{S}$ | H | $\mathrm{S}_{12}$ | H | L | H | H | H | and most significant in Register B. |
| T16 | X | $Y_{S}$ | H | $\mathrm{S}_{13}$ | H | L | H | H | H |  |
| T17 | X | $Y_{S}$ | H | $\mathrm{S}_{14}$ | H | L | H | H | H |  |
| T18 | X | X | H | $\mathrm{S}_{15}$ | H | L | H | H | H | Load MSB into Register. |
| T19 | Product Lower Byte | X | X | X | X | H | X | L | H | Unload product Lower byte onto bus. |
| $\mathrm{T}_{20}$ | Product Upper Byte | X | X | X | X | H | X | H | L | Unload product Upper byte onto bus. |

$H=$ HIGH $\quad L=$ LOW $\quad X=$ Don't Care
Figure 10. Timing Sequence for an $8 \times 8$ Multiplier with Full 16-Bit Product Register


Figure 11. Complex Arithmetic Multiply $P_{C}=\left(A_{R} B_{R}-A_{1} B_{1}\right)+j\left(A_{R} B_{1}+A_{1} B_{R}\right)$

## The Am25LS14

## COMPLEX ARITHMETIC MULTIPLIER

The Am25LS14 serial/parallel multiplier, the Am25LS15 adder/subtractor, and the Am25LS22 eight-bit register can be used to perform rapid multiplication in complex arithmetic processors. In complex arithmetic notation, each variable is assumed to have a real part and an imaginary part. Thus, complex variables $A_{C}$ and $B_{C}$ may be represented as:

$$
\begin{aligned}
& A_{C}=A_{R}+j A_{1} \\
& B_{C}=B_{R}+j B_{1}
\end{aligned}
$$

The product of $A_{C}$ and $B_{C}$ is, of course, complex product $P_{C}$ where:

$$
\begin{aligned}
& P_{C}=P_{R}+j P_{1}=A_{C} B_{C} \\
& P_{C}=\left(A_{R}+j A_{1}\right)\left(B_{R}+j B_{1}\right) \\
& P_{C}=\left(A_{R} B_{R}-A_{1} B_{1}\right)+j\left(A_{R} B_{1}+A_{1} B_{R}\right)
\end{aligned}
$$

From this discussion, the real and imaginary values of the product $P_{C}$ are readily identified. These are:

$$
\begin{aligned}
& P_{R}=A_{R} B_{R}-A_{1} B_{1} \\
& P_{1}=A_{R} B_{1}+A_{1} B_{R}
\end{aligned}
$$

The circuitry required to implement this complex multiplier is shown in Figure 11. In this example, the real and imaginary values of the $A_{C}$ variable are loaded into the two Am25LS22 registers. The real and imaginary values of the $B_{C}$ variable are
loaded into the latches of the Am25LS14. This loading of the data could be performed simultaneously using all four inputs $A_{R}, A_{l}, B_{R}$ and $B_{l}$ or it could be performed sequentially using a pair of inputs or a single input at a time.

Once the incoming $A_{C}$ and $B_{C}$ data have been loaded, the devices are clocked such that the four intermediate products are formed as shown in Figure 11. Then, two of the four adder/subtractors in the Am25LS15 are used to complete the generation of real product term $\mathrm{P}_{\mathrm{R}}$ and the imaginary product term $\mathrm{P}_{\mathbf{I}}$.

These product terms $P_{R}$ and $P_{1}$ can be loaded into four additional Am25LS22 registers to hold the double length product terms $P_{R}$ and $P_{1}$ (assume least significant bit truncation). After the complex multiplication has been completed, the $P_{R}$ and $P_{\mathrm{I}}$ variables can be returned to the processor, memory or other destination by using the parallel bus outputs of the Am25LS22.

## OTHER APPLICATIONS

Other examples of applications using the Am25LS14 as well as the Am25LS15 and Am25LS22 are shown in Figures 12 through 15. Each of these applications is intended to give the design engineer a new approach to solving numerical problems involving digital multiplication.


Four Am25LS14's can be used to implement the product of five variables $Y, X_{A}, X_{B}, X_{C}$ and $X_{D}$. If each input variable is eight bits, a 40 -bit product results and the multiplier array must be clocked 40 times. This requires the 8 -bit $Y$ variable to be sign extended for 32 additional clock cycles.

Figure 12. Multiple Operand Multiplications


One Am25LS14, Am25LS15 and Am25LS22 can be used to perform several arithmetic functions. Four such functions are shown above. All use a product equal to the multiplicand times the multiplier in combination with a function of the multiplier. Additional combinations are possible, especially if more flip-flops are used to change the relative weight of the multiplier or product function.

Figure 13.


A 12 -bit by 8 -bit unsigned multiplication is performed by tying the four most significant multiplicand bits LOW to logic zero. The Am25LS22 is loaded with the 8 -bit unsigned multiplier. As the multiplier is shifted, a "zero-fill" is accomplished using the $D_{A}$ input on the Am25LS22. Note the MSB M-input is HIGH on the most significant Am25LS14.

Figure 14.


One Am25LS14 and Am25LS22 can be used to perform the function $A^{2}$ on an input variable $A$. The 8 -bit value for $A$ is loaded into the Am25LS22 register in serial form using the $\mathrm{D}_{\mathrm{A}}$ input. Once loaded, the A value can be transferred to the Am25LS14 multiplicand latches via the $D Y_{i}$ outputs. Then the product of $A \cdot A$ is formed resulting in $A^{2}$ at the Am25LS14 output.

Figure 15.

# MECHANIZATION OF THE Am25LS14 SERIAL/PARALLEL MULTIPLIER 

By John R. Mick

The Am25LS14 Serial/Parallel Multiplier uses Booth's algorithm to give the correct two's complement product without the need of post multiplication correction. The algorithm requires that two bits of the multiplier are examined at each time period. These bits are $V_{a}$, the multiplier bit at the present time $t_{a}$, and $\mathrm{y}_{\mathrm{a}-1}$, the multiplier bit at the previous time $\mathrm{t}_{\mathrm{a}-1}$. The assumption is made that at each time, $t_{a}$, it is the last multiplier bit in the word and, therefore, it carries a negative weight; if it is a logic one, a subtraction takes place at this weight. If this was not the last bit in the word, a correction takes place during the next time period. The logic, therefore, not only has to examine the multiplier bit $y_{a}$ in the current time but also the previous $\mathrm{y}_{\mathrm{a}-1}$ in order to discover whether a correction is necessary.

The algorithm is performing the function:

$$
\begin{aligned}
\mathrm{S}=\sum_{\mathrm{a}=0}^{\mathrm{n}-1}\{
\end{aligned} \quad \begin{aligned}
&\left.\mathrm{y}_{\mathrm{a}}\left(-2^{a}\right)+y_{a-1}\left(2^{a-1}\right)\right\} \\
& \text { where: } \mathrm{S}=\text { the product } \mathrm{X} \bullet \mathrm{Y}, \\
& \mathrm{X}=\text { the multiplicand } \\
& \mathrm{Y}_{\mathrm{a}}=\text { the current multiplier bit } \\
& \mathrm{Y}_{\mathrm{a}-1}=\text { the previous multiplier bit } \\
&-2^{a}= \text { two's complement weight of the current } \\
& \text { multiplier bit } \\
&+2^{\mathrm{a}-1}= \text { two's complement weight of the previous } \\
& \text { multiplier bit } \\
& \mathrm{n}=\text { total number of bits in the multiplier }
\end{aligned}
$$

Obviously, if at $t_{a}, y_{a}$ is a one and $X$ is positive, then $S$ is negative. If $X$ is negative, then $S$ is positive for $y_{a}=1$ at $a=n-1$ which is exactly what is required at the last bit operation during a two's complement multiplication.

The four possibilities of $y_{a} y_{a-1}$ give the following requirements in order to satisfy Booth's algorithm.

| $\frac{Y_{a} V_{a-1}}{0}$ | 0 |  |
| :---: | :---: | :--- |
| 0 | 1 | Function <br> No arithmetic operation. Shift partial product rela- <br> tive to multiplier. |
| 1 | 0 | Add multiplicand to partial product, S , and shift <br> new partial product. |
| 1 | 1 | Subtract multiplicand from partial product, S , and <br> shift new partial product. |
| No arithmetic operation (perform correction by <br> executing both add and subtract of equation 1$).$ <br> Shift partial product relative to multiplier. |  |  |

The last entry with $\mathrm{y}_{\mathrm{a}} \mathrm{V}_{\mathrm{a}-1}=1$, 1 is made up of an addition and a subtraction of the multiplicand at weights offset by 2. This is used to perform the correction associated with the previous iteration where $y_{a}$ was also a logic 1 and given nega-
tive weight. Since a shift has now taken place, the addition of $\left(X y_{a-1} 2^{a-1}\right)$ cancels the previous subtraction of $-X y_{a} 2^{a}$ before the shift and has the effect of extending the sign of the running partial product.

## IMPLEMENTING THE CARRY

The next consideration in the Am25LS14 Serial/Parallel Multiplier is the carry scheme to be used for the arithmetic section. Since an essential characteristic of the design is a very high processing rate, the carry scheme must have as few a number of gate delays as possible. There are many look-ahead carry schemes but they all suffer from two problems. The carry network becomes increasingly complex as the word length is increased and in any practical scheme, additional delay is incurred for longer word lengths. What is required is a method where the carry delay is short and independent of the word length of the multiplicand.

One method of obtaining this result is called a "stored carry adder" and is particularly suited to serial/parallel arithmetic. The concept is straightforward but is complicated in the Am25LS14 because not only are carries generated but also borrows. (It assists understanding if these borrows are treated as negative carries.) In the stored carry scheme, when an addition (or subtraction) takes place, instead of the carry (borrow) being presented to the next arithmetic stage so as to affect the next sum bit and be used to generate the carry at that stage for the next stage, the carry is stored in a flip-flop at the same stage and incorporated into the arithmetic at the next time iteration of the addition (subtraction).

A combinatorial design of an MSI Serial/Parallel Multiplier is shown in Figure 1. The inputs to the Am25LS181 adder/ subtractor are the partial product and the multiplicand. The multiplicand is gated by a function of the $\mathrm{y}_{\mathrm{a}} \mathrm{Y}_{\mathrm{a}}-1$ multiplier bits by using the mode control of the Am25LS181. The sum or new partial product out of the 'LS181 adder/subtractor is shifted one place down and stored in the next lower stage partial product register made up of the Am25LS174's. In each adder stage, the generated carry goes to the next higher adder stage internally.

The stored carry concept is shown in Figure 2. Here, the inputs to the full adder are the partial product, the multiplicand gated by the $\mathrm{y}_{\mathrm{a}} \mathrm{V}_{\mathrm{a}-1}$ and the previously stored carry generated at the same stage during the previous cycle. The outputs of the full adder are the sum which is stored in the sum partial product flip-flop at the next lower stage and the carry which is stored in the carry flip-flop at the same stage and is not shifted down. The stored carry concept uses an additional flip-flop per multiplicand bit compared to the standard MSI approach, but the delay between consecutive clock pulses is short and remains the same, independent of the number of stages. In the MSI approach, the total propagation delay is a function of the length of the Am25LS181 adder network. It is possible to have a combination of combinatorial carry


Figure 1. An MSI Implementation of the Serial/Parallel Multiplier Algorithm


Figure 2. This Carry Save Cell Could Be Used in a Shift and Add Algorithm for a Serial/Parallel Multiplication
and stored carry by storing every second or fourth carry generated and so on. However, the best compromise between delay and complexity appears to be satisfied in low-power Schottky technology by incorporating an extra carry flip-flop at each multiplicand stage and storing the carry for each full adder.

## UNDERSTANDING THE ITERATIVE CELL OF THE Am25LS14

In order to fully understand the iterative cell of the Am25LS14, it is necessary to view the cell block diagram of Figure 2. What is desired is to define the logic operation of the multiplicand enable gate and the full adder/subtractor. From the development of Booth's algorithm, it has been shown that $y_{0}$ and $y_{-1}$ ( $\mathrm{y}_{\mathrm{a}}$ and $\mathrm{Y}_{\mathrm{a}-1}$ respectively) control the add/subtract function as well as the pass multiplicand/pass zero function. The full adder/subtractor and control gate, therefore, must have $\mathrm{y}_{0}$, $y_{-1}$ and $x_{i}$ as inputs. Also, the carry saved from the previous iteration is an input, $\mathrm{C}_{\mathrm{i}}$, as well as the sum bit, $\mathrm{S}_{\mathrm{i}}$, from the previous iteration. The adder/subtractor must generate a new sum bit, $\mathrm{S}_{0}$, and a new carry/borrow bit, $\mathrm{C}_{0}$.
For any multiplication, there is only one value of $x_{i}$ at each cell. That is, $x_{i}$ is either a logic 1 or a logic 0 . Thus, each case for $x_{i}$ can be treated separately. Let us assume that $x_{i}=0$ as the input to cell shown in Figure 2. It is soon recognized that based on Booth's algorithm, the required operation is add nothing, subtract nothing or do nothing. Thus, if the carry flip-flop is reset initially, the only possible logic 1 into the cell is at the $S_{i}$ input since $x_{i}=0$ and $C_{i}=0$ initially. This results because the value at both the $B$ and $C$ inputs to the adder/subtractor are always zero. Therefore, the carry flipflop can never be set to a one because the carry out is always zero. Thus, $S_{0}$ is always set equal to the value at $B$ and the cell executes a simple pass function. This is shown in the top 16 states of Table I. Table I shows all the combinatorial output states of the adder/subtractor as a function of the five input variables to the cell; these are $\mathrm{x}_{\mathrm{i}}, \mathrm{y}_{0}, \mathrm{y}_{-1}, \mathrm{~S}_{\mathrm{i}}$ and $\mathrm{C}_{\mathrm{i}}$.
The more interesting case, obviously, is the condition where the $x_{i}$ input is a logic 1 for the multiplicand bit at this cell. The easiest way to explain this case is to view the last 16 states of Table 1 . This should result in considerable misunderstanding not to mention the initial frustration.
Let's try to take this table apart and make some sense out of it. First of all, remember that due to the operation of Booth's algorithm, additions and subtractions must be interleaved. Two additions or two subtractions cannot be sequential. This is an extremely important key in understanding the cell operation.
In Table I, notice that states 16 through 19 execute a do nothing based on Booth's algorithm since $y_{0}=0$ and $y_{-1}=0$. Likewise, states 20 through 23 execute an add the multiplicand to the running partial product since $y_{0}=0$ and $y_{-1}=1$. States 24 through 27 requires the multiplicand to be subtracted from the running partial product and states 28 through 31 are also do nothing. It is essential to observe that only one time cycle can be spent in states 20 through 23 or 24 through 27. This is because two additions or subtractions cannot be sequential. Also, certain states result in definite possible state transitions depending on the new $\mathrm{y}_{0} \mathrm{y}_{1}$ value. For example, state 24 can only lead to states $21,23,29$ or 31. State 23 can only go to states $16,18,24$ or 26 on the next cycle and so forth. However, once in states 16 through 19, you can remain in states 16 through 19 indefinitely, and once in states 28 through 31 you can remain in states 28 through 31 indefinitely.

So what? After careful scrutinization, it will be realized that the sum, $\mathrm{S}_{0}$, and carry, $\mathrm{C}_{0}$, outputs of the adder/subtractor cell of Figure 2 can only represent the function of the block if the following is true:

- To define the operation of states 16 through 23 , the $\mathrm{S}_{0}$ output is weight 1 and $C_{0}$ is weight 2 .
- To define the operation of states 24 through 31 , the $\mathrm{S}_{0}$ output is weight 1 and $C_{0}$ is weight -2 .

This results in the carry/borrow definition for the adder/subtractor. Remembering that the running partial product is shifted before the next cycle, the $c_{i}$ input of the full adder/ subtractor is, of course, at weight +1 or -1 after the shift. Once Table $I$ is accepted, all that remains is to generate the required logic for the cell. That is, the logic equations for $\mathrm{S}_{0}$ and $\mathrm{C}_{0}$. Simply stated, the equations for the adder/subtractor cell are as follows:
$S_{0}=S_{i} \oplus C_{i} \oplus\left[X_{i}\left(y_{-1} \oplus y_{0}\right)\right]$
$\mathrm{C}_{0}=\left(\mathrm{S}_{\mathrm{i}} \oplus \mathrm{y}_{0}\right)\left[\mathrm{C}_{\mathrm{i}} \oplus \mathrm{X}_{\mathrm{i}}\left(\mathrm{y}_{0} \oplus \mathrm{y}_{-1}\right)\right]$

These are the equations implemented in each cell of the Am25LS14 with a slight modification to the MSB cell.

Table I
Function Table for an Am25LS14 Cell

| State | $X_{i}$ | Yo | Y-1 | $S_{i}$ | $\mathrm{C}_{\mathrm{i}}$ | $S_{0}$ | $\mathrm{C}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 1 | - | - |
| 2 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| 3 | 0 | 0 | 0 | 1 | 1 | - | - |
| 4 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 5 | 0 | 0 | 1 | 0 | 1 | - | - |
| 6 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |
| 7 | 0 | 0 | 1 | 1 | 1 | - | - |
| 8 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 9 | 0 | 1 | 0 | 0 | 1 | - | - |
| 10 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| 11 | 0 | 1 | 0 | 1 | 1 | - | - |
| 12 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| 13 | 0 | 1 | 1 | 0 | 1 | - | - |
| 14 | 0 | 1 | 1 | 1 | 0 | 1 | 0 |
| 15 | 0 | 1 | 1 | 1 | 1 | - | - |
| 16 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 17 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| 18 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |
| 19 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |
| 20 | 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 21 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| 22 | 1 | 0 | 1 | 1 | 0 | 0 | 1 |
| 23 | 1 | 0 | 1 | 1 | 1 | 1 | 0 |
| 24 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |
| 25 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| 26 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| 27 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |
| 28 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| 29 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| 30 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |
| 31 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |



Figure 3.

## LOGIC DIAGRAM

A full logic depiction of the Am25LS14 is shown in Figure 3. Each of the seven least significant cells of the device are identical. These are the cells shown as stage 0 through stage 6.

Only the eighth (MSB) cell (stage 7) has a modification to handle the Mode ( M ) and expansion ( K ) inputs to allow cas cading. Also, the sum flip-flop output is connected to the opposite side compared to the other cells.

# HOW TO MULTIPLY AND/OR DIVIDE IN TWO'S COMPLEMENT HARDWARE <br> By Roy Levy 

A question that is asked of our application group almost daily is "How do I multiply and divide in two's complement hardware". AMD has designed a family of integrated circuits to aid systems' and subsystems' designers in solving some of the complicated arithmetic problems. These circuits are:

- Am25S05 - Schottky Four-Bit by Two-Bit Two's Complement Multiplier.*
- Am2505 - TTL Four-Bit by Two-Bit Two's Complement Multiplier.
- Am25L05 - Low-Power Four-Bit by Two-Bit Two's Complement Multiplier.
- Am2503 - Successive Approximation Register.
- Am25L03 - Low-Power Successive Approximation Register.
- Am25LS22 - Eight-Bit Serial/Parallel Register with Sign Extend.
- Am25LS14 - Eight-Bit Serial/Parallel Two's Complement Multiplier.
- Am25LS15 - Quad Serial Adder/Subtractor.

The problem of two's complement multiply can be solved using AMD devices in either of two ways dependent on speed requirements. One is by using the Am25LS14 and performing a serial by parallel multiply and iterating the algorithm through all " $Y$ " bits of the serial multiplier word (see Figure 1). This particular solution assumes the use of an eight-bit data bus and loads an eight-bit multiplicand into Am25LS14 in two's complement notation and an eight-bit multiplier into the first Am25LS22. After 17 clock cycles, the 16 -bit product will be forced into the two 8-bit Am25LS22 registers.

The second and faster method of two's complement multiplication is that of Figure 2. This method employs the use of the Am25S05. The connection symbology will be seen in Figure 3. This implementation can be modified for speed or
*Further applications of the Am25S05 are shown in "The Am25S05, Am2505 and Am25L05 2's Complement Digital Multipliers" application note contained in the Advanced Micro Devices' Schottky and Low-Power Data Book.
power by substituting the Am2505 or Am25L05 for the Am25S05; Table $A$ shows a comparison of power and speed for these devices. Table $B$ shows the trade-off when applied to a multiplier array. Rearranging the inputs allows for multiply in a modified number system; i.e., Sign-magnitude or two's complement by one's complement (see Figures 3 and 4).

Division can be accomplished by using the recursion algorithm (or trial and error). In this method (Figure 5), a trial quotient is formed and the product of the trial quotient and division is tested against the actual dividend and the result (sign) noted. If the sign is positive, the MSB quotient is set to a one; if not, a zero is stored. This procedure is repeated for all bits of the desired quotient-MSB first, LSB last. The output of this divide is available in serial or in parallel form. Specifically, the divisor, dividend and trial quotient are all treated as two's complement numbers. Note that the first trial vlaue is integer -1 . The operations performed are:

For $\mathrm{O}_{\mathrm{S}}$, the sign digit of the quotient:
If $D_{7}=0$ and $-\frac{D}{2}<P$, Set $Q_{S}=0$ Otherwise $Q_{S}=1$
If $D_{7}=1$ and $-\frac{D}{2}<p$, Set $Q_{S}=1$ Otherwise $Q_{S}=0$

For the remaining quotient digits:
If $D_{7}=0$ and $T_{i-1} D+\frac{D}{2}<P$, Set $Q_{i}=1$ otherwise $Q_{i}=0$
If $D_{7}=1$ and $T_{i-1} D+\frac{D}{2}<P$, Set $Q_{i}=0$ otherwise $Q_{i}=1$
where $T_{i}$ is the $i$ th trial value held in the SAR.

Since the complement of the most significant bit of the register is used rather than the true output so that resetting the register presents -1 to the multiplier array, the change in

## APPLICATIONS



Figure 1. Bus Oriented 8 -Bit $\times 8$-Bit Multiplier with 16 -Bit Product.


Figure 2. $8 \times 8$ Multiplication Array for 2's Complement Numbers. Both the Actual Connection Diagram and System Block Diagram are Shown.

## Figure 3.

## CONNECTION DIAGRAMS

Within this Appendix, the symbol shown at left below is used to represent the Am25S05, Am2505, or Am25LO5. The symbol at left should be interpreted as equivalent to the symbol at right.


Table A-1 is a summary of the typical switching characteristics for each path through the multiplier.

TABLE A
TYPICAL SWITCHING CHARACTERISTICS

$$
\left(\frac{\mathrm{tPHL}+\mathrm{tPLH}}{2}\right)
$$

| PATH | Am25S05 | Am2505 | Am25L05 | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{C}_{\mathrm{n}+4}$ | 8.5 | 13.5 | 32.5 | ns |
| $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{S}_{03}$ | 11.0 | 16.5 | 36.0 | ns |
| $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{S}_{45}$ | 14.0 | 19.5 | 44.0 | ns |
| $k$ to $\mathrm{C}_{\mathrm{n}+4}$ | 8.25 | 13.5 | 31.0 | ns |
| $k$ to $\mathrm{S}_{03}$ | 11.5 | 16.5 | 36.5 | ns |
| $k$ to $\mathrm{S}_{45}$ | 14.0 | 21.5 | 51.5 | ns |
| $x$ to $\mathrm{C}_{n+4}$ | 17.5 | 21.0 | 63.5 | ns |
| $x$ to $\mathrm{S}_{03}$ | 21.0 | 25.0 | 70.0 | ns |
| $X$ to $S_{45}$ | 22.5 | 29.5 | 85.0 | ns |
| $Y$ to $C_{n+4}$ | 21.5 | 33.0 | 75.0 | ns |
| $Y$ to $\mathrm{S}_{03}$ | 23.0 | 35.0 | 83.5 | ns |
| $Y$ to $S_{45}$ | 25.0 | 38.5 | 93.5 | ns |
| ${ }^{1} \mathrm{CC}{ }^{\text {(TYP.) }}$ | 120 | 90 | 30 | mA |

TABLE B
TYPICAL SPEED \& POWER
FOR
TWO'S COMPLEMENT MULTIPLICATION

| ARRAY SIZE | Am25S05 |  | Am2505 |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Y•X | \# |  |  |  |
| DEVICES |  |  |  |  |

NOTE: With Curry's Interchanged to Reverse Speed.
algorithm between the sign bit and the rest of the bits is automatically taken care of.

The $D / 2$ factor in the equations is used to round off the quotient. A double length dividend is assumed. The Am9324 comparator array is wired for a two's complement comparison with the sign digit of the product and dividend crossed over, the divident sign bit forming part of the multiplier word and the product sign bit forming part of the dividend word.

It is evident that the divider can be used as either a divider or a multiplier (Figure 6) by substituting the inputs, outputs and providing buffering. The required control function is subject to the specific usage. Figure 7 indicated the application with bus-oriented computers such as Am9080A, 8080A, 6800, etc. To achieve this configuration, it will be necessary to add storage registers and three-state drivers. As most machines are clocked, the Divisor/Multiplier and dividend registers must be
provided to retain this data for the period of operation. In order to avoid interference with the bus structure, all replies must be isolated from the data bus until requested by the machine (CPU). Certain exceptions can be made if the system will tolerate a temporary clock, stoppage while the multiplier/divider is operating. Although the operation is fast, timing consideration must be factored. The slowest operation (divide) will produce results in 16 clock pulses after completion of the loading and statusing operations. The typical sequence is as follows:

Multiply Sequence

1. Load status
2. Load multiplicand
3. Load multiplier
4. Sequence $\approx$ four clocks
5. Read LSB product
6. Read MSB product

Divide Sequence

1. Load status
2. Load LSB dividend
3. Load MSB dividend
4. Load divisor
5. Sequence $\approx 12$ clocks
6. Read quotient


Figure 3. $8 \times 8$ Multiplication Array for Sign-magnitude Numbers.

$X=x-x_{s}\left(2^{n-1)}\right.$ (2's Complement Number)
$Y_{1}=y-y_{s}\left(2^{m-1}-1\right)$ (1's Complement Number)
$X Y_{1}=X Y+y_{s} X$ (2's Complement Product

Figure 4. 2's Complement Multiplicand, 1's Complement Multiplier and 2's Complement Product.

How to Multiply And/Or Divide


Figure 5. 2's Complement Rounded Division.


Figure 6. 2's Complement Multiplier/Divider.


## SUGGESTED PARTS

A -2 ea. Am25LS374
B -2 ea. Am25L.S240
C - 1 ea. Am25LS374
D - 1 ea. Am25LS138

Figure 7. 8-bit by 8-bit Multiplier/Divider.

# The Am25S05, Am2505 and Am25L05 Schottky, Standard and Low Power TTL 2's Complement Digital Multipliers 

By John R. Mick

## INTRODUCTION

This application note is an updated and expanded version of the "A 2's complement Digital Multiplier - the Am2505" application note by R.C. Ghest, published in November, 1971. The device is now available in three technologies. The Am25S05 is a very high speed 2's complement multiplier built using advanced Schottky technology. The Am2505 is a standard power MSI element for medium speed applications. The Am25L05 is a low-power MSI circuit for slower speed applications.

The Am25S05, Am2505, and Am25L05 can be used in iterative arrays to perform multiplication of 2 's complement numbers with a minimum of hardware. The new Am25S05 provides the capability to perform very high speed direct hardware multiplications and is especially suited for real-time digital processing applications. These devices will find applications in minicomputers, recursive or non-recursive digital filters, Fast Fourier Transform processors, adaptive digital integrators and many other digital implementations of special arithmetic algorithms.

At the present time, digital machines perform multiplication using either serial techniques, serial-parallel techniques, or allparallel techniques. The multiplication speeds can be very slow to very fast depending on the exact hardware implementation used and the hardware constraints imposed. The Am25S05, Am2505, and Am25L05 are particularly suited for either all parallel multiplication or serial-parallel multiplication.

## MULTIPLICATION DEFINITION

According to Webster's Dictionary, multiplication is "a mathematical operation that at its simplest is an abbreviated process of adding an integer to itself a specified number of times and that is extended to other numbers in accordance with laws
that are valid for integers." This definition is particularly appropriate for binary numbers in that all hardware binary multiplication schemes make an "add" or "no-add" decision and maintain the "weighting" rules of binary numbers. The two numbers involved in the operation are usually called the multiplicand (the number to be multiplied) and the multiplier (the number that multiplies) with the result being called the product (later in this application note the partial products or partial sums will be important).
Binary multiplication is performed as in the following four digit example. The terms $X$ and $Y$ are:

$$
\begin{aligned}
& X=x_{0}\left(2^{0}\right)+x_{1}\left(2^{1}\right)+x_{2}\left(2^{2}\right)+x_{3}\left(2^{3}\right) \\
& X=x_{0}(1)+x_{1}(2)+x_{2}(4)+x_{3}(8) \\
& Y=y_{0}(1)+y_{1}(2)+y_{2}(4)+y_{3}(8)
\end{aligned}
$$

where $x_{i}$ and $y_{i}$ can assume a " 0 " or " 1 " value for $i=$ $0,1,2$ or 3 .
If $X$ is the multiplicand and $Y$ is the multiplier, the product $S$ of $X \cdot Y$ is

$$
\begin{aligned}
S=x \cdot Y & =y_{0}(1)\left[x_{0}(1)+x_{1}(2)+x_{2}(4)+x_{3}(8)\right] \\
& +y_{1}(2)\left[x_{0}(1)+x_{1}(2)+x_{2}(4)+x_{3}(8)\right] \\
& +y_{2}(4)\left[x_{0}(1)+x_{1}(2)+x_{2}(4)+x_{3}(8)\right] \\
& +y_{3}(8)\left[x_{0}(1)+x_{1}(2)+x_{2}(4)+x_{3}(8)\right]
\end{aligned}
$$

In the above example, it can be seen that three additions are required to generate the product $S$ of $X \cdot Y$; the first two of these are usually called partial products or partial sums. In order to examine the weighting of the binary numbers in the above example, the complete partial product solution is shown in Figure 1 and the weights of the $x$ terms and $y$ terms have been combined.

|  |  |  | Multiplicand Multiplier |  |  | $\begin{aligned} & x_{3}(8) \\ & y_{3}(8) \end{aligned}$ |  | $\begin{aligned} & x_{2}(4) \\ & x_{2}(4) \end{aligned}$ | + | $\begin{aligned} & x_{1}(2) \\ & y_{1}(2) \end{aligned}$ | $\begin{aligned} & +x_{0}(1) \\ & +y_{0}(1) \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{x}_{3} \mathrm{y}_{1}(16)$ | + | $\begin{aligned} & x_{3} y_{0} \\ & x_{2} y_{1} \end{aligned}$ |  | $\begin{aligned} & x_{2} y_{0}(4) \\ & x_{1} y_{1} \end{aligned}$ | + + | $\begin{aligned} & x_{1} y_{0}(2) \\ & x_{0} y_{1}(2) \end{aligned}$ | $+\mathrm{x}_{0} \mathrm{y}_{0}(1)$ |
|  |  | $\begin{aligned} & \text { Carry (32) } \\ & \times_{3} \mathrm{~V}_{2}(32) \end{aligned}$ |  | $\begin{array}{r} \mathrm{Ps}_{4}(16) \\ \mathrm{x}_{2} \mathrm{Y}_{2}(16) \end{array}$ | $\begin{aligned} & + \\ & + \end{aligned}$ | $\begin{array}{r} \mathrm{Ps}_{3}(8) \\ \times \mathrm{x}_{1} \mathrm{~V}_{2}(8) \end{array}$ |  | $\begin{array}{r} \mathrm{Ps}_{2}(4) \\ \times_{0} \mathrm{Y}_{2}(4) \end{array}$ | $+$ | $\mathrm{Ps}_{1}$ (2) | $+\mathrm{Ps}_{0}$ (1) |
| Carry (64) | + | $\mathrm{Ps}_{5}$ (32) | + | $\mathrm{Ps}_{4}(16)$ | + | $\mathrm{Ps}_{3}(8)$ |  | $\mathrm{Ps}_{2}(4)$ | + | $\mathrm{Ps}_{1}$ (2) | $+\mathrm{Ps}_{0}$ (1) |
| $\times_{3} \mathrm{~V}_{3}{ }^{(64)}$ | $+$ | $\mathrm{x}_{2} \mathrm{~V}_{3}{ }^{(32)}$ | + | $\mathrm{x}_{1} \mathrm{y}_{3}{ }^{(16)}$ |  | $\times_{0} \mathrm{y}_{3}(8)$ |  |  |  |  |  |
| $s_{7}(128)+s_{6}(64)$ | + | $\mathrm{s}_{5}(32)$ | + | $s_{4}{ }^{(16)}$ | + | $s_{3}(8)$ |  | $\mathrm{s}_{2}(4)$ | + | $s_{1}(2)$ | $+\mathrm{s}_{0}(1)$ |

Figure 1. Multiplication of Two Unsigned 4-bit Numbers X and Y

The $s_{7}$ (128) term represents the carry out of the final summation. As is seen, the multiplication of two 4-bit unsigned words results in an 8 -bit product. This can be extended to a general statement; that is, the multiplication of a m-bit unsigned number with a $n$-bit unsigned number gives a $m+n$ bit resultant unsigned product. This number may be truncated of course and rules will be given later for determining the resulting accuracy when the hardware is being reduced.

It should be recognized that the product terms associated with $y_{0}$ and $y_{1}$ can be added in one adder and the product terms associated with $y_{2}$ and $y_{3}$ can be added in a second adder at the same time; thereby giving two partial products after one adder propagation delay time. These two partial sums can then be added in a third adder to give the resultant product of the multiplication.

One technique for reducing multiplication time that is presently being used in serial and serial-parallel multipliers is to ignore addition when the multiplier bit is a logic " 0 ." When this is done the number of terms to be added is equal to the number of 1 's in the multiplier word. This method can be extended in such a way that strings of 1's can also be ignoredthis leads to an important new technique for performing high speed multiplication. This technique will be discussed in greater detail later.


Figure 2. Full Definition of a 4-bit Two's Complement Binary Number

## TWO'S COMPLEMENT NOTATION

This section is presented as a quick review of the two's complement numbering system and is intended to give insight for the designer not familiar with two's complement notation. The two's complement numbering system is a technique for describing positive and negative numbers in a convenient notation. When contrasted with other numbering systems such as sign-magnitude and one's complement, it has the advantage of only having one representation for the number "zero." Also, two's complement numbers can be added or subtracted without concern for the sign of each number as the result will be correct in two's complement notation.
In 2's complement notation, the sign bit is a logical " 0 " for positive numbers and a logical " 1 " for negative numbers. Four bits may be used to represent the numbers +7 to -8 as shown in Figure 2. Notice that the sign bit does carry magnitude information that has a negative value.
From this example, it is readily apparent that the magnitude of the negative numbers is not represented by its associated magnitude bits if the sign bit is ignored as is the case for the positive numbers. One way to find the absolute magnitude of a negative 2 's complement number is to invert all bits and add plus binary one as in the example below:

| 1011 | Negative 2's complement number |
| ---: | :--- |
| 0100 | Inverted |
| +0001 | One Added |
| 0101 | Result |

From this example, it is seen that the magnitude of this negative numbers is five.

Likewise, to form a negative 2's complement number, the positive representation is taken, inverted, and plus binary one is added as shown.

| Positive number +3 |  |
| :--- | ---: |
| $\quad$ Binary representation | 0011 |
| Inverted | 1100 |
| One added | +0001 |
|  | 1101 |

The advantage of two's complement in many computers and digital processors is that addition and subtraction can be performed without regard to whether the numbers being added or subtracted are positive or negative. Examples of addition are shown in Figure 3. Note that overflows are discarded.


Figure 3. Examples of Two's Complement Addition

Subtraction is much like addition except that the number being subtracted (subtrahend) must be inverted and have one added to its value. It is then added to the minuend. This addition of +1 represents no problem in the hardware because the carry in ( $\mathrm{c}_{\mathrm{n}}$ ) of the least significant adder can be used for this purpose - not an additional adder. Figure 4 shows examples of subtraction.

|  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Minuend | $0001+1$ | $1110-2$ | $1110-2$ | $1010-6$ |
| Subtrahend | $0101+5$ | $0110+6$ | $1101-3$ | $1101-3$ |
| Minuend | 0001 | 1110 | 1110 | 1010 |
| Inverted Subtrahend | $\frac{1010}{1011}$ | $\frac{1001}{0111}$ | $\frac{0010}{0000}$ | $\frac{0010}{1100}$ |
| Add | $\underline{0001}$ | $\frac{0001}{1100}$ | $\frac{0001}{1000}$ | $\frac{0001}{1101}$ |
| Add One | -4 | -8 | +1 | -3 |
| Result (Binary) |  |  |  |  |
| Result (Decimal) |  |  |  |  |
|  |  |  |  |  |

Figure 4. Examples of Two's Complement Subtraction.
From these examples, one might conclude that multiplication is simply the product of one 2 's complement number with the other. Unfortunately, this is not correct for negative numbers. One obvious technique for multiplication in which negative numbers are represented by 2 's complements is to determine the signs and magnitudes of the operands, multiply the magnitudes, and then if the result is negative, cast the result into 2's complement form. It seems preferable, however, to devise a scheme for multiplying such numbers more simply. Booth's method will be considered for this purpose.

## BOOTH'S ALGORITHM

In the usual methods of digital multiplication, the multiplier digits are examined in turn and when the multiplier digit is a logical " 1, " the multiplicand is added to the running partial sum in the appropriate weight. For each multiplier digit, there is a relative one-digit shift between the multiplicand and partial sum whether there has been an addition or not. Booth's algorithm provides a tool whereby more than one shift at a time may be made, depending on the grouping of strings of logic 1's or logic 0's. This multiple shifting ability may be used to "speed up" the multiplication process.

The basic algorithm as developed by Booth is as follows: $\mathrm{y}_{\mathrm{i}}$ is the $i$-th most significant bit of an $n$-bit multiplier representation. $y_{-1}$ is zero. $y_{0}$ is the least significant bit. $y_{n-1}$ is the sign bit. X is the multiplicand.

Starting with $i=0, y_{i}$ and $y_{i-1}$ are compared:
1.) If $y_{i}=y_{i-1}$; add $0 x$.
2.) If $y_{i}=1$ and $y_{i-1}=0$; subtract 1 X (the multiplicand) from the partial product. (Add the 2 's complement).
3.) If $\mathrm{y}_{\mathrm{i}}=0$ and $\mathrm{y}_{\mathrm{i}-1}=1$; add 1 X to the partial product.

Two examples of these rules are shown in Figure 5.

Example 1:


Figure 5. Examples of Booth's algorithm for two's complement multiplication

Based on these rules as developed by Booth, it is a straight forward process to make a table of desired action for each of the four possible two-bit combinations under inspection. This is shown below. K is the partial product before this level of the algorithm and is zero initially.

Table of Operation for Booth's Algorithm

| $\mathrm{y}_{\mathrm{i}-1}$ | $\mathrm{y}_{\mathrm{i}}$ | Function | Partial Product |
| :---: | :--- | :--- | :--- |
| 0 | 0 | Do nothing | $\mathrm{K}+0$ |
| 1 | 0 | Add X | $\mathrm{K}+\mathrm{X}$ |
| 0 | 1 | Subtract X | $\mathrm{K}-\mathrm{X}$ |
| 1 | 1 | Do nothing | $\mathrm{K}+0=\mathrm{K}-0$ |

As stated earlier, one of the initial goals is to develop an algorithm that provides the ability to look ahead more than one bit at a time. Therefore, the above table for one multiplier bit $\mathrm{y}_{\mathrm{i}}$ is expanded to Table I for two multiplier bits, $\mathrm{y}_{\mathrm{i}}$ and $y_{i+1}$.

TABLE I - BOOTH'S ALGORITHM FOR TWO MULTIPLIER BITS TAKEN SIMULTANEOUSLY.

| $y_{i-1}$ | Input |  | $\begin{gathered} \text { For } \\ y_{i-1}, y_{i} \end{gathered}$ | $\begin{gathered} \text { For } \\ y_{i}, y_{i+1} \end{gathered}$ | Net Result $y_{i-1}, y_{i}, y_{i+1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | K+0 | K+0 | K+0 |
| 1 | 0 | 0 | K+X | K+0 | K+X |
| 0 | 1 | 0 | K-X | K+2X | K+X |
| 1 | 1 | 0 | K-0 | K+2X | K+2X |
| 0 | 0 | 1 | K+0 | K-2X | K-2X |
| 1 | 0 | 1 | K+X | K-2X | K-X |
| 0 | 1 | 1 | K-X | K-0 | K-X |
| 1 | 1 | 1 | K-0 | K-0 | K-0 |

From Table I for two multiplier bits, the following conclusions can be drawn:
1.) The $y_{i+1}$ bit can be used as an add/subtract control where logic " 0 " is add and logic " 1 " is subtract.
2.) The function $y_{i-1} \oplus y_{i}$ can be used as a $X$ weight control indicating the addition or subtraction of $X$ to the partial product K .
3.) The function $y_{i-1} y_{i} \bar{y}_{i+1}+\bar{y}_{i-1} \bar{y}_{i} y_{i+1}$ can be used as a $2 X$ weight control indicating the addition or subtraction of $2 X$ to the partial product $K$.
4.) When in the subtract mode, the 2 's complement of $X\left(\bar{X}\right.$ plus one) is added. Thus the $x_{i}$ bits are exclusive OR'ed with the add/subtract control $\mathrm{y}_{\mathrm{i}+1}$. The plus one is generated in the partial product LSB by connecting the $y_{i+1}$ to the first $c_{n}$ of the adder used to add $X$ and $K$.
5.) When $2 X$ is being subtracted, the carry into the second LSB of the partial product is generated by connecting the first $\mathrm{c}_{\mathrm{n}}$ to $\mathrm{y}_{\mathrm{i}+1}$ and $\mathrm{x}_{-1}$ to logic 0 .

Thus, all required functions of Table 1 can be implemented using combinatorial logic elements. The resultant output is a "partial product" of the total multiplication product. Remember that if $y_{i+1}$ is 1 , then $y$ has been treated as a negative number up to that point so the partial product may not really be correct yet.

Both $y_{i-1} \oplus y_{i}$ and $y_{i-1} \quad y_{i} \bar{y}_{i+1}+\bar{y}_{i-1} \bar{y}_{i} y_{i+1}$ are symmetric functions. This provides the ability to change from positive logic to negative logic $(X=\bar{X}, Y=\bar{Y})$ with the combinatorial functions remaining unchanged.

## THE AM25S05

The Am25S05 is an advanced Schottky MSI circuit that implements the algorithm previously developed in this application note. It can be used to multiply signed or unsigned numbers in various number representations and performs multiplications in either positive or negative logic. This discussion applies to the Am2505 and Am25L05 as well; but the Am25S05 has been assumed to provide a single device for discussion purposes.

The logic diagram of the Am25S05 is shown in Figure 6. The logic symbols and connection diagram are shown in Figure 7. The Am25S05 consists of five parts: a multiplier decoder, a shifting array, a complementer, a high speed adder, and a overflow and sign control.

## 1.) Multiplier Decoder

The multiplier decoder generates the required control signals for the shifting array and complementer. First, it decodes whether $0 \mathrm{X}, 1 \mathrm{X}$ or 2 X of the X multiplicand is to be added to the incoming partial product. Second, the multiplier decoder generates the add/subtract command. The decoder generates the functions.

$$
\begin{array}{ll}
A=y_{i-1} \oplus y_{i} & 1 X \text { used } \\
B=y_{i-1} y_{i} \bar{y}_{i+1}+\bar{y}_{i-1} \bar{y}_{i} y_{i+1} & 2 X \text { used } \\
C=\bar{P} \bar{y}_{i+1}+P\left(y_{i+1} A+\bar{y}_{i-1} y_{i}\right) & \text { add/subtract } \\
\text { (P input LOW = positive logic; } P \text { input } & \text { HIGH = negative } \\
\text { logic; } P \text { defined true for negative logic). }
\end{array}
$$

The "zero" times the multiplicand is obtained by $\bar{A} \bar{B}$. The $P$ input controls the add/subtract sequence so that the multiplier can work in either the positive or negative logic representation. The function includes terms to handle logic " $0 X$ " independent of the positive or negative logic representation when the decoding functions A and B are both false.

## 2.) Shifting Array

The shifting array generates 0,1 or 2 times the multiplicand and applies this to the complementer. X is inverted through the shifting array and " 0 " is implemented as all HIGH's out of the array. The $x_{-1}$ input is used to shift up the next lower order bit for the 2 X function.

## 3.) Complementer

The complementer consists of a set of exclusive-NOR circuits controlled by the add/subtract function. The add command applies a " 0 " to each exclusive-NOR while a subtract applies a " 1 " to each exclusive-NOR. The add command thereby causes each output of the shifting array to be inverted. Thus, the $x_{i}$ inputs are applied non-inverted to the high speed adder in the add mode and applied inverted in the subtract mode.

## 4.) High-Speed Adder

The high-speed adder is a 4-bit high-speed parallel carry lookahead adder that adds the selected function of the multiplicand, X , to the partial product presented at the K inputs. The adder also has a carry input, $\mathrm{C}_{\mathrm{n}}$; a carry output $\mathrm{C}_{\mathrm{n}+4}$; and four sum outputs, $\mathrm{S}_{0}$ to $\mathrm{S}_{3}$.

## 5.) Overflow and Sign Control

At the most significant end of the array, i.e. where the sign bits are processed, a problem arises when an overflow occurs as a result of (a) an addition or subtraction or (b) the need to use 2 X in the adder. To overcome these overflow situations, the sign digits of the multiplicand and partial product must be repeated twice. Luckily some logic minimization is possible and the $S_{4}$ and $S_{5}$ outputs, which are the most significant bits of the 6 -bit signed product, can be generated quite easily. These two outputs are required only at the most significant end of each iterative step of a multiplication. In order to re-


Figure 6. Logic Diagram for the Am25S05


Figure 7. Logic Symbol and Connection Diagram for the Am25S05
duce input loading on $x_{3}$, an additional $x_{4}$ input is provided which is a part of this overflow circuitry. The $x_{4}$ input must be connected to $x_{3}$ at the most significant end of the array only and can be left unconnected elsewhere.

## ITERATIVE ARRAYS USING THE Am25S05

Since the Am25S05 is a $2 \times 4$ multiplier and performs the arithmetic function $S=X Y+K$, it can be used as an iterative cell in multiplication schemes. The number of multiplier devices required for the multiplication of a $n$-bit $X$ by an $m$-bit Y is given by

$$
\text { Number of devices }=\left(\frac{n}{4}\right)\left(\frac{m}{2}\right)
$$

where $X$ and $Y$ are the multiplicand and multiplier, respectively. (Note - fractions must be rounded up).
When the array is extended, only the $\mathrm{S}_{0}$ through $\mathrm{S}_{3}$ outputs are used in the partial product until the most significant end of the array is reached. Then, the $S_{4}$ and $S_{5}$ outputs are used for the most significant bits. Thus, a $4 \times 2$ multiplication
gives a 6 -bit output; an $8 \times 2$ multiplication gives a 10 -bit output; a $12 \times 2$ multiplication gives a 14 -bit output and so forth. For the $12 \times 2$ multiplication case, $\mathrm{S}_{0}$ through $\mathrm{S}_{3}$ are the outputs of the two least significant multipliers and $\mathrm{S}_{0}$ through $\mathrm{S}_{5}$ are the outputs of the most significant multiplier to provide the 14 -bit result. When the multiplier array is expanded in the $Y$ direction, it is expanded on a row by row basis. The S outputs of one row are connected to the $K$ inputs of the following row that are shifted up by two bits in the $X$ direction (A weight of $2^{2}=4$ ). The two least significant output bits not connected ( $\mathrm{S}_{0}$ and $\mathrm{S}_{1}$ ) provide two of the array outputs.
Figure 8 shows four Am25S05's connected to form a $4 \times 8$ array that produces a 2 's complement product from a 4 -bit 2's complement multiplier and an 8 -bit 2 's complement multiplicand. The scheme is shown for the positive logic representation; for the negative logic representation, P must be held high rather than LOW, and ' 1 's and ' 0 's must be reinterpreted. Since the first iteration is treated as if the previous operation were an addition, the $\mathrm{x}_{-1}$ and $\mathrm{y}_{-1}$ inputs are held at logic ' 0 '. The $\mathrm{S}_{4}$ and $\mathrm{S}_{5}$ outputs are ignored except at the most significant edge of the array. The K inputs allow the accumulation

## Am25S05/Am2505/Am25L05



Figure 8. 2's Complement $8 \times 4$ Multiplication. Active High Levels
of partial products as information passes through the array. Since at the first stage the partial product does not exist, the $K$ inputs can be used to add in a number at the least significant end of the product. Otherwise the K inputs should be held at logic ' 0 '. This feature is very useful as many arithmetic processes consist of a series of multiplication and additions, and these K inputs may save additional devices. For multiplication with longer word lengths, the array can be extended in both the X and Y directions.
Figure 10 shows the straightforward method of stacking multipliers so as to accumulate partial products and generate a resultant product.

Figure 9 diagrammatically shows the connection scheme for the $12 \times 12$ multiplier of Figure 10 , the straightforward parallelogram structure. The longest propagation delay path is shown by the arrow. The typical propagation delay of this path is computed as shown in Table II. Note that this is not the maximum speed connection.
In the diagram of Figure 9, the shorthand notation inside the individual multiplier notation represents the "system" bit numbers connected to the $y_{0}$ and $x_{0}$ bits respectively. Thus, if the system words are $A$ and $B, 4.8$ represent $A_{4}$ is connected to $y_{0}$ of that multiplier element and $B_{8}$ is connected to $x_{0}$ of that multiplier element. Remember, each individual Am25S05 is labeled $y_{-1}, y_{0}, y_{1}, x_{-1}, x_{0}, x_{1}, x_{2}, x_{3}$ and $x_{4}$. When connected in an iterative system, these inputs should be relabeled to $y_{i-1}, y_{i}, y_{i+1}, x_{j-1}, x_{j}, x_{j+1}, x_{j+2}, x_{j+3}$ and $\mathrm{x}_{\mathrm{j}+3}$ (not $\mathrm{x}_{\mathrm{j}+4}$ ). Then the ij nomenclature inside the element is for the subscript of the system bit numbers.


Figure 9. Diagrammatical Representation of Standard $12 \times 12$ Parallelogram Structure and Longest Propagation Path

TABLE II - CALCULATION OF TYPICAL PROPAGATION DELAY FOR PARALLELOGRAM $12 \times 12$ MULTIPLIER

|  | ${ }^{\text {tPLH }}$ <br> Typical | ${ }^{\text {t PHL }}$ <br> Typical |  | $\frac{{ }^{{ }^{P} P L H}+{ }^{\text {tPHL }}}{}$ |
| :---: | :---: | :---: | :---: | :---: |
| $y_{i}$ to $C_{n+4}$ | 23 ns | 20 ns |  | 21.5 ns |
| $C_{n}$ to $C_{n+4}$ | 8 ns | 9 ns |  | 8.5 ns |
| $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{S}_{03}$ | 12 ns | 10 ns |  | 11.0 ns |
| $k_{i}$ to $C_{n+4}$ | 6.5 ns | 10 ns |  | 8.25 ns |
| 4 Additional $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{S}_{03}$ and $k_{i}$ to $C_{n+4}$ paths |  |  |  | 77.0 ns |
| $C_{n}$ to $S_{45}$ | 15 ns | 13 ns |  | 14.0 ns |
|  |  |  | Total | 140.25 ns |




Figure 11. High Speed $12 \times 12$ 2's Complement Multiplication

A second, faster configuration for the connection of a $12 \times 12$ multiplier in a parallelogram-type structure is shown in the connection diagram of Figure 11 and diagramatically in Figure 12. The significant difference between the connection in Figure 11 and the connection in Figure 10 involves the y inputs connected to the carry inputs. Notice in Figure 10 that there are $y$ inputs going into carry inputs down the left edge of the array to add " 1 " at the LSB of the partial product during subtraction. Every odd $\mathrm{y}_{\mathrm{i}+1}$ goes into a carry of weight i . However, within the array there are carry signals lying in the critical speed path with the same weight as these $y$ inputs. By interchanging some of these $y$ inputs with carries higher up in the array, it is possible to shorten the critical speed path. For example, the carry out of the first Am25SO5 has a weight of $2^{4}$ as does the $\mathrm{y}_{5}$ input in the third row carry in. By interchanging these two signals as shown in Figure 11, the first Am25S05 is removed from the critical speed path. The carry between the first and second devices in the second row has a weight of $2^{6}$ and may be interchanged with the $y_{7}$ signal. This interchanging may be continued across and down the array wherever applicable. The general philosophy of this method is to equalize the delays through the array from the top to all parts of the output rather than having some output bits available very rapidly and others more slowly. The result is that the longest propagation delay path will also be decreased. Table III shows the computation for the typical propagation delay of the longest path for this connection.


Figure 12. Diagrammatical Representation of High-Speed $12 \times 12$ Parallelogram Structure and Longest Propagation Path

TABLE III - CALCULATION OF TYPICAL PROPAGATION DELAY FOR $12 \times 12$ MULTIPLIER WITH CARRIES MOVED

|  | ${ }^{\text {tpLH }}$ <br> Typical | ${ }^{\text {tPHL }}$ Typical | $\frac{{ }^{{ }^{\text {PLH }}+{ }^{t} P H L}}{2}$ |
| :---: | :---: | :---: | :---: |
| $\mathrm{y}_{\mathrm{i}}$ to $\mathrm{S}_{03}$ | 23 ns | 23 ns | 23 ns |
| $k_{i}$ to $S_{03}$ | 13.5 ns | 9.5 ns | 11.5 ns |
| $k_{i}$ to $\mathrm{C}_{\mathrm{n}+4}$ | 6.5 ns | 10 ns | 8.25 ns |
| $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{S}_{03}$ | 12 ns | 10 ns | 11.0 ns |
| 2 Additional $k_{i}$ to $C_{n+4}$ and $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{S}_{03}$ paths | $2(8.25+11.0) \mathrm{ns}$ |  | 38.5 ns |
| $k_{i}$ to $C_{n+4}$ | 6.5 ns | 10 ns | 8.25 ns |
| $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{S}_{45}$ | 15 ns | 13 ns | 14.0 ns |
|  |  | Total | 114.5 ns |

A third configuration for a $12 \times 12$ multiplier is shown diagrammatically in Figure 13. In this structure, four of the Am25S05's have been moved vertically while maintaining the relative partial sum weights. This results in an increase in speed over the standard parallelogram structure by decreasing the maximum propagation path length. The speed of this triangular structure, Figures 13 and 15 , is the same as that of the parallelogram structure with carries moved, Figures 11 and 12.

Figure 14 diagrammatically illustrates the connection scheme for $16 \times 16$ arrays connected in the three types of structures previously described. In each method the carry-in connection


Figure 13. Diagrammatical Representation of $12 \times 12$ Multiplier in Triangular Array


Fig. 14 (b)


Fig.14(c)

Figure 14. $16 \times 16$ Multiplier Connection Schemes


Figure 15. Connection for $12 \times 12$ Configuration in the Triangular Array.

TABLE IV - TYPICAL MULTIPLICATION TIME IN NANOSECONDS.

| Array Size <br> $\mathbf{Y \times X}$ | Number of <br> Am25S05's | Time (ns) <br> Method 1 | Time (ns) <br> Method 2 <br> Method 3 |
| :---: | :---: | :---: | :---: |
| $4 \times 4$ | 2 | 39 | - |
| $4 \times 8$ | 4 | 55 | - |
| $4 \times 12$ | 6 | 64 | - |
| $8 \times 8$ | 8 | 94 | 76 |
| $8 \times 12$ | 12 | 102 | 94 |
| $8 \times 16$ | 16 | 111 | 102 |
| $12 \times 12$ | 18 | 141 | 115 |
| $12 \times 16$ | 24 | 149 | 132 |
| $12 \times 20$ | 30 | 157 | 141 |
| $16 \times 16$ | 32 | 188 | 153 |
| $16 \times 20$ | 40 | 196 | 171 |
| $16 \times 24$ | 48 | 205 | 179 |
| $20 \times 20$ | 50 | 235 | 192 |
| $20 \times 24$ | 60 | 243 | 209 |
| $20 \times 28$ | 70 | 251 | 218 |
| $24 \times 24$ | 72 | 282 | 230 |
| $24 \times 28$ | 84 | 290 | 248 |
| $24 \times 32$ | 96 | 299 | 256 |
| $28 \times 28$ | 98 | 329 | 269 |
| $28 \times 32$ | 112 | 337 | 286 |
| $32 \times 32$ | 128 |  | 307 |

to the $C_{n}$ level is shown. If no connection is shown, it is assumed that $C_{n+4}$ is connected to the next $C_{n}$. Table IV shows the delays and package count for various size multiplier arrays using these three connection methods.

## FASTER MULTIPLICATION USING ADDITIONAL ADDERS

If faster multipliers are required, the multiplication array can be split into several parts and the partial products from these parts added using high-speed carry look-ahead adders. This method results in a substantial increase in speed - especially for larger multipliers - with relatively few additional packages. One connection for a $16 \times 16$ multiplier using one level of additional partial product adders is shown diagrammatically in Figure 16.
This method involves breaking the array into two $8 \times 16$ indirectly structured arrays. The first contains all $X$ connections and the $Y$ connections to the $0,1,4,5,8,9,12$ and 13 bits. The second array contains all $X$ connections and the $Y$ connections to the $2,3,6,7,10,11,14$ and 15 bits. In all cases, the $y_{i-1}$ bit is connected to the correct weight bit. For example, $y_{i-1}$ is connected to bit 5 for $y_{0}=6$ and $y_{1}=7$. Notice that for both $8 \times 16$ structures, the $y_{i-1}$ bits are cross coupled to the other array. The typical speed computation for this connection is shown in Table V.

Another connection scheme for a $16 \times 16$ multiplier using three additional partial product adders (two levels) is shown in Figure 17. Here, the multiplier is broken into four $4 \times 16$ arrays. Then the outputs of two of the arrays are combined in one high-speed adder and at the same time the outputs of the other two arrays are combined in another high speed adder.


Figure 16. Multiplier Connection with One Level of Additional Adders

TABLE V - CRITICAL PROPAGATION DELAY PATH FOR $16 \times 16$ MILTIPLIER WITH ONE LEVEL OF ADDERS.


The resultant sums of the two high speed adders are combined in a third high speed adder which gives the total multiplication result. The typical speed computation for the longest path of this connection is shown in Table VI.

The advantage of the scheme shown in Figure 17 is that about one-half of the total delay is in the external adder. A further decrease in the average multiplication time can be achieved by storing the partial sums in registers or latches, then adding the stored parts in the high speed adders. This results in a two-step time sequenced mode of operation.

## TIME-SEQUENCED MULTIPLIERS

The Am25S05 can be used as the main element in a timesequenced multiplier. This is illustrated in Figure 18. The multiplier and partial product are shifted two places after each
iteration. Three single-length registers are required: one holds the multiplicand; the other two hold the double-length product. The least significant part of this double-length register originally holds the multiplier, which is sequentially shifted out during the computation. A shift of two places is obtained by splitting the multiplier and partial product into odd and even parts and placing the odd bits in one shift register and the even bits in the other. A shift of one place of both registers then effectively acts as a shift of two places.

The scheme can be extended to use any number of even multiplier bits. As the number of bits increases, the multiplication time increases, and the amount of ancillary hardware increases. When Am25S05's are used in a combinational array, the array does not require any additional devices. Time-sequenced multipliers are worthwhile mainly if the word lengths are long or if the auxiliary registers can be shared with other arithmetic operations. This is one example of a serial-parallel multiplier.

## INTEGER MULTIPLICATION

The Am25S05 can multiply 2's complement numbers in either integer or fractional form. The primary difference is in the thought process of the designer. When the binary patterns are treated as integers, the 2 's complement numbers can be represented as

$$
\begin{aligned}
X & =x-x_{s} 2^{n-1} \\
Y & =y-y_{s} 2^{m-1} \\
K & =k-k_{s} 2^{p-1}
\end{aligned}
$$

where

| $x_{S}$ | $=$ sign bit of $X$ (one or zero) |
| :--- | :--- |
| $y_{S}$ | $=$ sign bit of $Y$ (one or zero) |
| $k_{S}$ | $=$ sign bit of $K$ (one or zero) |
| $x$ | $=$ magnitude bits of $X$ (less sign) |
| $y$ | $=$ magnitude bits of $Y$ (less sign) |
| $k$ | $=$ magnitude bits of $K$ (less sign) |
| $n$ | $=$ number of bits in $X$ word |
| $m$ | $=$ number of bits in $Y$ word |
| $p$ | $=$ number of bits in $K$ word |

For example, if six bits are assumed for $\mathrm{X}, \mathrm{n}=6$ and the sign bit has a weight of $-2^{6-1}=-2^{5}=-32$. The other magnitude bits have their normal weight and since there are five other magnitude bits, they are $2^{0}, 2^{1}, 2^{2}, 2^{3}$, and $2^{4}$. Thus, $2^{\prime}$ s complement integer numbers for $\mathrm{n}=6$ bits are as shown below:

|  | Magnitude bits |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Integer <br> Decimal <br> Number <br> Equivalent | $-2^{5}$ <br> Sign <br> -32 | $2^{4}$ | $2^{3}$ | $2^{2}$ | $2^{1}$ | $2^{0}$ |
| 14 | 0 | 0 | 4 | 2 | 1 |  |
| 31 | 0 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| -7 | 1 | 1 | 1 | 0 | 0 | 1 |
| -25 | 1 | 0 | 0 | 1 | 1 | 1 |
| -32 | 1 | 0 | 0 | 0 | 0 | 0 |



Figure 17. Multiplier Connection with Two Levels of Additional Adders

TABLE VI - CRITICAL PROPAGATION DELAY PATH FOR $16 \times 16$ MULTIPLIER WITH TWO LEVELS OF ADDERS

|  | ${ }^{\text {tPLH }}$ <br> Typical | ${ }^{\text {tPHL }}$ <br> Typical | $\frac{t^{\mathrm{PLH}}+{ }^{\mathrm{t} P H L}}{2}$ |
| :---: | :---: | :---: | :---: |
| $y_{i}$ to $C_{n+4}$ | 23.0 ns | 20.0 ns | 21.5 ns |
| $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{S}_{03}$ | 12.0 ns | 10.0 ns | 11.0 ns |
| $k_{i}$ to $C_{n+4}$ | 6.5 ns | 10.0 ns | 8.25 ns |
| $C_{n}$ to $C_{n+4}$ | 8.0 ns | 9.0 ns | 8.5 ns |
| $C_{n}$ to $\mathrm{S}_{03}$ | 12.0 ns | 10.0 ns | 11.0 ns |
| A to $\mathrm{C}_{\mathrm{n}+4}$ | Am54S/7 | 1 Assumed | 12.5 ns |
| $C_{n}$ to $F$ | Am54S/7 | 1 Assumed | 7.0 ns |
| $A$ to $C_{n+4}$ | Am54S/7 | 1 Assumed | 12.5 ns |
| $C_{n}$ to $C_{n+4}$ | Am54S/7 | 1 Assumed | 7.0 ns |
| $C_{n}$ to $F$ | Am54S/7 | 1 Assumed | 7.0 ns |
|  |  |  | tal 106.75 ns |

When the product of X and Y is considered, the following equation results:

$$
S=x Y=x_{s} y_{s} 2^{m+n-2}-x y_{s} 2^{m-1}-y x_{s} 2^{n-1}+x y
$$

The 2's complement product requires $m+n$ bits in order to represent all possibilities. Note that there is only one condition where the $m+n$ bits are required; that condition being:

$$
X=-2^{n-1} \text { and } Y=-2^{m-1}
$$

This condition gives $S=X Y=2^{m+n-2}$ which requires $m+n$ digits in a 2 's complement signed integer number.

Consider $\mathrm{n}=6$ and $\mathrm{m}=4$, then $\mathrm{x}_{\mathrm{s}}$ has weight -32 and $\mathrm{y}_{\mathrm{s}}$ has weight -8 . For $X=-32$ and $Y=-8$, the product $X Y$ is +256 . The 2 's complement representation is 0100000000 . Ten bits are required to properly represent the 2 's complement number. All other combinations of values for $X$ and $Y$ require only $m+n-1$ bits to represent the 2's complement number. For $\mathrm{n}=6$ and $\mathrm{m}=4$ in this case, the ninth bit represents the pro: duct sign. Consider (+7) $\times(-31)$ is equal to -217 or


5

Figure 18. $8 \times 8$ Time Sequenced Multiplier
100100111. Notice that 1100100111, the ten bit 2's complement representation is identical in value.

The general requirement for the product solution of $X Y$ is:

$$
S=X Y=s-s_{s} 2^{m+n-1}
$$

and all binary operations must be carried through $m+n$ bits in the product soltuion unless a simplification is assumed.

In the Am25S05 (as well as the Am2505 and Am25L05), the sum output, $S$, of the device is:

$$
S=X Y+K
$$

This can be seen in Figure 6.
The devices are designed such that in an iterative array, the $K$ inputs to the adder are available only at the initial least significant partial product input. Thus in an iterative system, the sum is defined as:

$$
S=x_{s} y_{s} 2^{m+n-2}-x y_{s} 2^{m-1}-\left(y x_{s}+k_{s}\right) 2^{n-1}+x y+k
$$

The $\mathrm{k}_{\mathrm{s}}$ term can contribute at weight $2^{\mathrm{n}-1}$ and the k term at weight $2^{0}=1$. Thus, $m+n$ bits are sufficient to contain all possible values of $S=X Y+K$.

## FRACTIONAL MULTIPLICATION

Fractional multiplication using the Am25S05 is identical with integer multiplication but the notation is changed. The fractional number range is usually limited to $-1 \leqslant X \leqslant 1-2^{-(n-1)}$.

The fractional 2 's complement binary numbers can be represented as:

$$
\begin{aligned}
& X=x 2^{-(n-1)}-x_{s} \\
& Y=y 2^{-(m-1)}-y_{S} \\
& K=k 2^{-(p-1)}-k_{s}
\end{aligned}
$$

where the notation is as with integer arithmetic. The sign bit now has a weight of $-2^{0}=-1$ and the other magnitude bits have their normal fractional weight.
Two's complement numbers for $\mathrm{n}=6$ are as shown below.

| Fractional <br> Equivalent | $-2^{0}$ | $2^{-1}$ | $2^{-2}$ | $2^{-3}$ | $2^{-4}$ | $2^{-5}$ |
| :--- | ---: | :---: | :---: | :---: | :---: | :---: |
| $14 / 32=7 / 16$ | 0 | 0 | 1 | 1 | 1 | 0 |
| $31 / 32$ | 0 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $-7 / 32$ | 1 | 1 | 1 | 0 | 0 | 1 |
| $-25 / 32$ | 1 | 0 | 0 | 1 | 1 | 1 |
| $-32 / 32=-1$ | 1 | 0 | 0 | 0 | 0 | 0 |

The notation difference in the fractional representation is that all the integer representations have been divided by $2^{(n-1)}$.

The fractional product $X Y$ is
$S=X Y=x_{s} y_{s}-x_{s} Y 2^{-(m-1)}-y_{s} \times 2^{-(n-1)}+x y 2^{-(m+n-2)}$

Again, $\mathrm{m}+\mathrm{n}$ bits are required to cover all possible combinations. Note that $X=-1$ and $Y=-1$ results in $X Y=+1$ which is beyond the normal range. In order to cover this possibility, the sign bit should be given a weight of -2 (instead of -1 ); the next most significant bit is weight +1 , the next is $+1 / 2$, and so forth. If the -1 times -1 possibility is excluded only $\mathrm{m}+\mathrm{n}-1$ bits are required.

The Am25S05 used in an iterative structure produces a fractional sum $S=X Y+K$, but the $K$ inputs are now at the same weight as the least significant partial product inputs. Thus $K=k 2^{-(m+n-2)}-k_{s} 2^{-(m-1)}$. The sum is:

$$
\begin{aligned}
S=X Y+K & =x_{s} y_{x}-\left(x_{s} y+k_{s}\right) 2^{-(m-1)}-y_{s} x^{2^{-(n-1)}} \\
& +(x y+k) 2^{-(m+n-2)}
\end{aligned}
$$

This general equation requires the sign bit to have a weight of -2 and all arithmetic to be carried to $\mathrm{m}+\mathrm{n}$ bits to represent the two's complement solution.
In conventional minicomputer 2 's complement multiplication of fractional numbers, the product, S , has only $\mathrm{m}+\mathrm{n}-1$ bits and is constrained in the range of $-1 \leqslant S \leqslant 1-2^{-(m+n-2)}$ with the most significant bit (sign bit) having a weight of -1 . Outside of this range, an overflow indication is given. The Am25S05 produces a product of $\mathrm{m}+\mathrm{n}$ digits so that all product results $\mathrm{XY}+\mathrm{K}$ are correctly represented and the sign bit has weight -2 . Notice that if $K=0$ (the condition in conventional machine multiplication), $\mathrm{m}+\mathrm{n}$ digits are required only for $\mathrm{X}=\mathrm{Y}=-1$. Thus if S is used with $\mathrm{m}+\mathrm{n}-1$ bits, the most significant bit of the Am25S05 array can be ignored, and an overflow indication can be generated by $\mathrm{S}_{-2} \oplus \mathrm{~S}_{+1}\left(\mathrm{~S}_{5} \oplus \mathrm{~S}_{4}\right.$ on the most significant Am25S05 output).

In fractional notation, the $K$ inputs add to the least significant end of the adder. If $K$ is negative, the $k_{s}$ bit is in effect repeated completely across the most significant part of the product via the $x_{4}$ input and $S_{4}$ and $S_{5}$ outputs. If a double length K addition is required, an adder can be appended to the most significant part of the product with the carry-in terminal connected to $\mathrm{k}_{\mathrm{s}}$ so that the " 1 "s across the most significant part of the product are removed and the desired most significant bits added. Figure 19 shows a $4 \times 4$ multiplication with double length addition while Figure 20 shows numeric examples of $4 \times 4$ multiplications.

In the connection scheme of Figure 19, an Am25S05 has been used as an adder to provide the desired overflow operation at the most significant end of the word. With the y input connection shown, the adder performs $\mathrm{S}=\mathrm{X}$ plus K with the $\mathrm{S}_{4}$ output correct for this 2's complement number range. The $\mathrm{S}_{5}$ output is not used. If K is limited to the range of $-1-1 / 8 \leqslant K$ $\leqslant \frac{63}{64}$, an adder such as the Am54S/74S181 or Am54S/74S283 can be used to perform the addition of the most significant K bits. In this case only 8 bits will be required to represent the product and it will be in the range of $-2 \leqslant S \leqslant 1 \frac{63}{64}$.


Figure 19. $4 \times 4$ Fractional Double Length Multiplication and Addition.

## ROUND-OFF

It is often convenient to use only the most significant half of a product. This product should be rounded off; that is, it should approximate the best n -bit answer possible. This can be done by examining the least significant half of the product, and if it is greater than or equal to a certain value, (normally $1 / 2$ that of the least significant digit of the truncated product) adding a ' 1 ' to its most significant position.
Forming a rounded $t$-bit product from a conventional product constrained within the range $-1 \leqslant S \leqslant 1-2-(m+n-2)$ can be accomplished by adding a ' 1 ' to the $K$ input at weight

|  | ER- |  | 1/2 | 1/4 | 1/8 | 1/16 | 1/32 | 1/64 | Fractional value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Example \#1 |  |  |  |  |  |  |  |  |  |
| $Y$ |  | 0 | 0 | 1 | 1 |  |  |  | 3/8 |
| XY | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 15/64 |
| +K | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 3/64 |
| Sign extended via $\mathbf{k}_{\text {S }}$ |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & X Y+K \quad 0 \\ & \text { Example \#2 } \\ & X \end{aligned}$ |  | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 18/64 |
|  |  |  |  |  |  |  |  |  |  |
|  |  | 1 | 0 | 0 | 0 |  |  |  | -7/8 |
| Y |  | 0 | 1 | 0 | 0 |  |  |  | 1/2 |
| XY | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | -28/64 |
| +K | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | -1/64 |
| Sign extended via $\mathrm{k}_{\mathrm{s}}$ |  |  |  |  |  |  |  |  |  |
| $X Y+K$ | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | -29/64 |
| Example \#3 |  |  |  |  |  |  |  |  |  |
| X |  | 1 | 1 | 0 | 1 |  |  |  | -3/8 |
| Y |  | 1 | 0 | 0 | 1 |  |  |  | -7/8 |
| XY | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |  |
| +K | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Sign extended via $\mathrm{k}_{\text {s }}$ |  |  |  |  |  |  |  |  |  |
| $X Y+K$ | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 21/64 |

Figure 20. Three Examples of Two's Complement $4 \times 4$ Multiplications
$2^{-t}$. For the case where $t=m=n$, this is one $k$ position lower than the $K$ sign digit. An example of rounding for $t=m=n=4$ is shown below.

| X | $=$ | 0. | 0 | 1 | 1 |  |  | $=3 / 8$ |  |
| :--- | :--- | ---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Y | $=$ | 0. | 1 | 0 | 1 |  |  |  | $=5 / 8$ |
| XY | $=$ | 00. | 0 | 0 | 1 | 1 | 1 | 1 | $=15 / 64$ |
| +K | $=$ | 00. | 0 | 0 | 0 | 1 | 0 | 0 |  |
| S | $=00$. | 0 | 1 | 0 | 0 | 1 | 1 |  |  |

Rounded $t$-bit product from the 2 t -bit product is
S
0. $0 \quad 1 \quad 0$
$=1 / 4$

For the case $m=4$ and $n=8$, the sum of $n+m$ is 12 . If a six bit rounded product is desired, $\mathrm{a}^{\text {" }} 1$ " is added at weight $2^{-6}$. If an eight bit rounded product is desired, a one is added at weight $2^{-8}$.
If the sum output is not constrained as before but covers the range $-2 \leqslant S \leqslant 2-2-(m+n-2)$, care must be taken when rounding. For the case where $m=n$ is rounded to $m(o r n)$ bits the " 1 " is to be added at the $\mathrm{k}_{\mathrm{s}}(\operatorname{sign})$ weight. The multiplier would treat this as a negative $\mathrm{k}_{\mathrm{s}}$ sign bit and it would be extended up through the array most significant bit. Therefore, this connection cannot be made. It is recommended that for this case, the $\mathrm{k}_{\mathrm{s}}$ sign bit be connected to logic " 0 " and all lower order $k$ bits be connected to logic " 1 ". This comes very near the desired rounding criteria; otherwise an additional adder is required at the output to add a one at the $\mathrm{k}_{\mathrm{s}}$ weight only.


## TRUNCATION

If the user is prepared to accept a truncated product where the product is incorrect by some fraction of a least significant digit, the number of IC's required for the multiplication can be reduced. The designer can determine the accuracy required for his application and remove packages as long as the error does not exceed the desired accuracy.

A simple procedure for examining the effects of removing each Am25S05 is as follows. Each $4 \times 2$ multiplier can effect 5 bits of the output partial product by its $\mathrm{S}_{0}, \mathrm{~S}_{1}, \mathrm{~S}_{2}, \mathrm{~S}_{3}$, and $\mathrm{C}_{\mathrm{n}+4}$ output. As each package is removed, the effect on each bit level can be evaluated by summing the total bits involved.
This is best shown by an example. Assume a $12 \times 12$ multiplier with a 24 -bit result (Reference Figure 12). When the $0 \cdot 0$ multiplier ( yx ) is removed, the 5 LSB's are effected. If the $2 \cdot 0$ multiplier is removed, then the first eight LSB's are effected as shown in Table VII. If the 0.4 multiplier is also removed, then two multipliers have been removed from row one and one multiplier from row two. Only the first nine bits of row one can be effected by the removal of two multipliers. Since $\mathrm{C}_{\mathrm{n}+4}$ of 0.0 was considered before, the $\mathrm{S}_{0}$ bit of 0.4 cannot be added a second time. Therefore, when the 0.4 multiplier is removed, only the $S_{1}, S_{2}, S_{3}$ and $C_{n+4}$ bits effect the result. This is shown in Table VII by cancelling the $\mathrm{S}_{0}$ bit of" $0 \cdot 4$ removed". When the 4.0 multiplier is removed from row 3 the $S_{0}, S_{1}, S_{2}, S_{3}$ and $C_{n+4}$ bits effect the result. When the $2 \cdot 4$ multiplier is removed from row 2 , the $S_{0}$ bit cannot be considered.

Thus, from Table VII it can be seen that when $0 \cdot 0,2 \cdot 0,0 \cdot 4,4 \cdot 0$ and $2 \cdot 4$ are removed, the first 12 LSB's are effected and the 12 bit sum output will be accurate to about $3 / 4$ LSB at this point. Thus, 5 multiplier packages can be removed from a $12 \times 12$ multiplier and maintain a $3 / 4$ LSB accuracy. Note that 18 devices are required for full accuracy. If the $6 \cdot 0$ multiplier
is removed from row 4, the 12-bit result will be accurate to about 1 LSB, but only 12 devices are required rather than 18.

One further note on truncation; when a binary word is truncated, the accuracy is not $\pm 1$ LSB or $\pm 1 / 2$ LSB, etc. The truncated result can never increase the magnitude of the LSB because this would include rounding. Thus, a truncated result is always the sum, S , plus zero magnitude of the LSB and minus $1,1 / 2$ or $1 / 4$ (or any other number) LSB. The magnitude always becomes more negative for either positive or negative numbers.

From this discussion, it should be apparent that the designer can remove packages and truncate the product to any desired bit length and accuracy. When the product is truncated, no speed increase usually occurs, since the removed multipliers are not in the longest critical speed path. This assumes that the highest speed connection is being used.

## MULTIPLICATION IN OTHER NUMBER REPRESENTATIONS

Although 2's complement multiplication is the one most widely used, multiplication in other number representations often must be performed. The Am25S05 can be used to perform these multiplications if appropriate care is used and the proper connections are made.

## UNSIGNED (Magnitude-only) MULTIPLICATION

The most straightforward technique to perform magnitudeonly multiplication is to generate two "always positive" two's complement numbers. This is accomplished by adding a logic " 0 " as the mostsignificant bit of each word, thereby generating a positive sign bit. This increases both the $X$ and $Y$ word lengths by one bit. The Am25S05 can be used "as is" to perform this multiplication and the two most significant multiplier
sum bits are ignored. Thus, if $\mathrm{m}=4$ and $\mathrm{n}=6$ in a magnitudeonly representation, a $5 \times 7$ multiplier configuration is required. The two MSB's of the 12 -bit sum are ignored which result in a 10 -bit product solution in a magnitude-only representation. Note that the multiplier still performs XY + $K$ and $m+n$ bits are sufficient to contain all possibilities. (A $6 \times 8$ connection is actually used).

A second technique for unsigned multiplication also requires extending the word length one bit, but need not require a larger array. A logic " 0 " is appended to each word as a positive sign bit; then the LSB of each word is considered separately.

$$
\begin{aligned}
& X_{e}=x_{0}+2 x-x_{s} 2^{n} \\
& Y_{e}=y_{0}+2 y-y_{s} 2^{m}
\end{aligned}
$$

Since $x_{S}=y_{S}=0$, the extended product is

$$
x_{e} Y_{e}=4 x y+2 x y_{0}+2 y x_{0}+x_{0} y_{0}
$$

A $n$-bit by $m$-bit multiplier array can be used to generate $4 x y$ and a conditional adder can be used to generate $2 \mathrm{xy}_{0}+2 \mathrm{yx} \mathrm{O}_{0}$. The term from this adder can be added to the multiplier array at the $K$ input. The 1,2 and 4 show the proper weighting for each term. The term $\mathrm{x}_{0} \mathrm{y}_{0}$ is just an AND function and cannot produce a carry output. The first stage of the conditional adder produces the first bit of the product. The remaining product digits are produced at the output of the multiplier array. The sign digits $\mathrm{x}_{\mathrm{s}}, \mathrm{y}_{\mathrm{s}}$ and $\mathrm{k}_{\mathrm{s}}$ are held at logic 0 and the two most significant multiplier sum bits are ignored. The advantage of this connection is that the conditional adder is connected to the K inputs and in some cases the total multiplication time may be faster than if the above method is used.
It should also be noted that depending on the word lengths being used, it may only be necessary to extend one of the input words ( X or Y ) beyond the iterative array convenient length. Then it may be possible to use the K inputs as most of the conditional adder.

## SIGN-MAGNITUDE MULTIPLICATION

The most straightforward technique for performing sign magnitude multiplication is to split the sign from the magnitude and perform the magnitude multiplication as described in the magnitude-only section. The sum sign bit is $s_{s}=x_{s} \bar{y}_{s}+\bar{x}_{s} y_{s}=$ $\mathrm{x}_{\mathrm{s}} \oplus \mathrm{y}_{\mathrm{S}}$, which can be performed in an external exclusive-OR circuit. Note that for a sign magnitude notation, $m=5$ and $\mathrm{n}=7$ only $\mathrm{m}+\mathrm{n}-1=11$ bits are needed for the sign-magnitude XY product. Caution - care must be taken when using the $K$ inputs because a negative product plus $K$ may be positive and no provision is made for this in the sign bit representation. The notation used for a sign-magnitude word is:

$$
\begin{aligned}
& X_{s m}=x\left(1-2 x_{s}\right) \\
& Y_{s m}=y\left(1-2 y_{s}\right)
\end{aligned}
$$

The $\mathrm{X}_{\mathrm{sm}} \mathrm{Y}_{\mathrm{sm}}$ product is $\mathrm{S}_{\mathrm{sm}}=\mathrm{X}_{\mathrm{sm}} \mathrm{Y}_{\mathrm{sm}}=\mathrm{xy}\left(1-2 \mathrm{x}_{\mathrm{s}}\right)\left(1-2 \mathrm{y}_{\mathrm{s}}\right)=$ $x y\left(1-2 x_{s}-2 y_{s}+4 x_{s} y_{s}\right)$
The Am25S05 2's complement multiplier produces the product: $S=X Y=x_{s} y_{s} 2^{m+n-2}-x y_{s} 2^{m-1}-y x_{s} 2^{n-1}+x y$

The resulting solution for the sign magnitude multiplication if the signs are included in the Am25S05 connection is

$$
\begin{aligned}
S_{s m}= & \left(X Y-x_{s} y_{s} 2^{m+n-2}+x y_{s} 2^{m-1}+y x_{s} 2^{n-1}\right) \\
& \left(1-2 x_{s}-2 y_{s}+4 x_{s} y_{s}\right)
\end{aligned}
$$

There are four conditions for $x_{s} y_{s}$ and the correction required in each case is as shown below:

| $x_{s} Y_{s}$ | $X Y_{s m}$ |  |
| :--- | :---: | :---: |
| 00 | $X Y$ | (no correction) |
| 10 | $-X Y-y 2^{n-1}$ |  |
| 01 | $-X Y-x 2^{m-1}$ |  |
| 11 | $X Y-2^{m+n-2}+x 2^{m-1}+y 2 n-1$ |  |

Since the terms to be added begin at weight $2^{m-1}, 2^{n-1}$ or $2^{m+n-2}$, they must operate on the most significant part of the product. Therefore, additional adders are required at the output to make the proper connection. The technique of keeping the sign bits separate from the multiplier array and setting $K=0$ is recommended.

## ONE'S COMPLEMENT MULTIPLICATION

One's complement multiplication does not have a straightforward method as do unsigned or sign-magnitude multiplication schemes. The notation used to represent a 1 's complement number is

$$
\begin{aligned}
& x_{1}=x-x_{s}\left(2^{n-1}-1\right) \\
& Y_{1}=y-y_{s}\left(2^{m-1}-1\right) \\
S_{1}=x_{1} y_{1}= & x y+x y_{s}\left(1-2^{m-1}\right)+y x_{s}\left(1-2^{n-1}\right)+ \\
& x_{s} y_{s}\left(1-2^{n-1}-2^{m-1}+2^{m+n-2}\right)
\end{aligned}
$$

If the $X$ and $Y$ word length are the same, then $m=n$ and the product reduces to:
$S_{1}=x_{1} Y_{1}=x y+\left(x y_{s}+y x_{s}\right)\left(1-2^{n-1}\right)+x_{s} y_{s}\left(1-2^{n}+2^{2 n-2}\right)$
The Am25S05 product for $m=n$ is

$$
X Y=x_{s} y_{s} 2^{2 n-2}-\left(x y_{s}+y x_{s}\right) 2^{n-1}+x y
$$

Remembering the definitions for $X$ and $Y$ in 2's complement, the solution for the one's complement multiplication sum for $m=n$ is

$$
\begin{aligned}
& S_{1}=X Y+x y_{s}+y x_{s}+x_{s} y_{s}\left(1-2 \cdot 2^{n-1}\right) \\
& S_{1}=x Y+x_{s} Y+y_{s} X+x_{s} y_{s}
\end{aligned}
$$

Note that the one's complement word relates to the two's complement word as

$$
\begin{aligned}
& X_{1}=X+x_{s} \\
& Y_{1}=Y+y_{s}
\end{aligned}
$$

Therefore, the one's complement solution can also be given as

$$
S_{1}=X Y+x_{s} Y_{1}+y_{s} X_{1}-x_{s} y_{s}
$$

The four conditions for $\mathrm{x}_{\mathrm{s}} \mathrm{y}_{\mathrm{s}}$ with $\mathrm{m}=\mathrm{n}$ are:

| $\mathrm{x}_{\mathbf{s}} \mathrm{Y}_{\mathrm{s}}$ | $\mathrm{X}_{1} \mathrm{Y}_{1}$ Result <br> Correction Requires 2's Complement <br> Inputs and 2's Complement Addition | $\mathrm{X}_{1} \mathrm{Y}_{1}$ Result <br> Correction Requires 1's Complement <br> Inputs and 1's Complement Addition | $\mathrm{X}_{1} \mathrm{Y}_{1}$ Result <br> Correction Requires 1's Complement <br> Inputs and 2's Complement Addition |
| :---: | :---: | :---: | :---: |
| 00 | XY | XY |  |
| 10 | $X Y+Y$ | $X Y+Y_{1}$ | $X Y$ |
| 01 | $X Y+X$ | $X Y+X_{1}$ | $X Y+Y_{1}-1$ |
| 11 | $X Y+X+Y+1$ | $X Y+X_{1}+Y_{1}-1$ | $X Y+X_{1}-1$ |

Since the correction to be added is at weight $2^{0}=1$, the $K$ inputs can conveniently be used for this purpose. Note that two designs have been described. The first requires having both one's complement numbers $X_{1}$ and $Y_{1}$ available converted to 2 's complement numbers $X$ and $Y$. The second requires only one's complement numbers but requires an addition of -1 (in one's complement notation). Thus, a conditional adder can be used to produce $x_{s} Y_{1}+y_{s} X_{1}-x_{s} y_{s}$, and the sum can be added to the multiplier at the $K$ inputs.

If $m$ is not equal to $n$, then the product $X_{1} Y_{1}$, using the Am25S05 is $S_{1}=X_{1} Y_{1}=X Y+x y_{s}+y x_{s}+x_{S} y_{S}\left(1-2^{n-1}-2^{m-1}\right)$. Note that the same type of solution is possible as with $m=n$. $S_{1}=X_{1} Y_{1}=X Y+y_{s} X_{1}+x_{s} Y,-x_{s} Y_{s}$.
Thus, a conditional adder can be used and the solution is identical with the four conditions shown for $\mathrm{x}_{\mathrm{s}} \mathrm{y}_{\mathrm{s}}$ when $\mathrm{m}=\mathrm{n}$. The only difference is that the adder will use the m and n word lengths which must be extended sufficiently to cause repetition of the sign bit across the multipliers array.

## THE $y_{-1}$ BIT

It has been stated repeatedly that the multiplier array performs the function $S=X Y+K$. This result assumes that the $Y_{-1}$ system bit is held at zero. If $Y_{-1}$ is held at logic " 1 ", the array function becomes $S=X Y+K+X=X(Y+1)+K$ which may be expanded to include $Y_{-1}$ as $S=X Y+K+Y_{-1} X=$ $\mathrm{X}\left(\mathrm{Y}+{ }_{\mathrm{y}-1}\right)+\mathrm{K}$ where $\mathrm{Y}_{-1}$ is either logic 1 or 0 . There are some applications of the multiplier array that can take advantage of this ability to add $X$ to the product $X Y$.


Figure 21. Polynomial Evaluation

## APPLICATIONS

The multiplier is ideal for hardware multiplication in general and special purpose computers, digital filter circuits, Fast Fourier Transform (FFT) processors, and special purpose digital machines. In the applications described in the following figures, the multiplier array is shown as a box which performs the function $S=X Y+K$. Care must be exercised in scaling the numbers appropriately. Likewise, various other registers and adders are assumed to have a word length sufficient to handle the accuracy and magnification required. Figure 21 shows two multiplier arrays connected to generate a quadratic in $x$. This can be extended to form polynomials with higher powers of $x$.
A multiplier array connected to perform higher order polynomial evaluation in a time sequenced mode is shown in Figure 22. Note that the output register is initialized to 0 and the constants sequentially applied to the K input.
Figure 23 shows a single-pole, low-pass, recursive digital filter. The $z$-plane pole location is at $\mathrm{z}=\mathrm{C}$ where C is a constant. The register is used as the unit time delay operator $z^{-1}$. The $K$ inputs can be used for the least significant bits of the data


Figure 22. Time Sequenced Polynomial Evaluation
input $\mathrm{E}_{\mathrm{i}}$. In some designs, only the K input bits are required for the entire $E_{i}$ input word. The $D C$ gain at $z=+1$ is $1 /(1-C)$.
A single pole, high-pass recursive digital filter is shown in Figure 24. The $z$-plane pole location is at $z=C$. Note the $z$-plane zero at $z=1$ which results in a DC gain of 0 , i.e., a high-pass filter.
A two-pole, low-pass recursive digital filter of canonical form is shown in Figure 25. This block produces a complex conjugate pair of poles in the z-plane when $|4 D|>\left|C^{2}\right|$. The pole locations are $z_{1}, z_{2}=\frac{C}{2} \pm j \frac{\sqrt{I C^{2}-4 D \mid}}{2}$. This configuration can be used as a two-pole building block in more complex Butterworth or Chebychef filters. The DC gain is $1 /(1-C+D)$. This value is usually very close to the peak internal build up which occurs at a frequency just below the filter break frequency. Also shown is the case in which the input word length has been extended to full length.
Figure 26 shows a general two-pole, two-zero recursive canonical structure. By appropriately selecting the A, B, C, and D constants in this configuration, the building block can be used as a high-pass, low-pass, or band-pass digital filter. The DC gain is $(1+A+B) /(1-C+D)$. The pole locations are the same as for Figure 24. The zero pair will be complex if $A$ is negative and $|4 B|>\left|A^{2}\right|$. If $A=-2$ and $B=1$, then the zeros are at $(z-1)^{2}$ and a two-pole, high-pass filter results.


Figure 23. Single-Pole, Low Pass Recursive Digital Filter


Figure 24. Single-pole, High-pass Recursive Digital Filter.


Figure 25. Two-pole, Low-pass Recursive Digital Filter


Figure 27. General Two-pole, Two-zero Recursive Digital Filter Building Block


Figure 26. Canonical Two-pole, Two-zero Recursive Digital Filter.

A general two-pole building block is shown in Figure 27. There are several options for arranging the multipliers and adders depending on the application. The z-plane transfer function is also shown in Figure 27. The multiplier constants locate the poles and zeros of the filter. Also, the internal characteristics of the filter can be adjusted using the constants.
In all of the digital filter examples shown, the single unit delay register, $z^{-1}$, can be replaced with multi-word resisters. Thus, the arithmetic structure can be time shared by sequentially changing the multiplier constants. Also, such things as comb filters or range-gated filters can be designed using long word length registers. Remember, however, that each pole implemented requires one memory word and no sharing is possible. A non-recursive digital filter is shown in Figure 28. These structures are useful as equalizers and for certain filter applications. These structures have a finite transient response whereas the recursive filter transient response tends to be infinite.
This same non-recursive structure can be implemented as shown in Figure 29. Here one multiplier and one register are used in a time-sequenced mode. Thus, with the non-recursive structure, both the multipliers and memory may be time shared. The coefficients A, B, C, etc., are evaluated by determining the transient response of the filter desired and implementing the $z$-transform constants as the multiplier constants. As shown, each constant is stored in a separate register and then multiplexed to the multiplier. This may be more convenient for adaptive filters. Otherwise, the constants can be stored in a shift register that is connected to the $Y$ input of the multiplier.


Figure 29. Time Sequenced Non Recursive Digital Filter


Figure 28. Non-recursive Digital Filter

Figure 30 shows how the square root of a number is formed using a multiplier array built with Am25S05 digital multipliers as the function generator. The successive approximation registers provide the estimate that is then squared and compared with the number whose root is required. If the square of the trial value is less than the number whose root is desired, then a " 1 " is fed back to change the register bit under consideration. The time to achieve a square root is essentially $\mathrm{n}+1$ multiply times. The network can easily be modified to perform operations of the type $r=\left(X^{2}+Y^{2}+Z^{2}\right)^{1 / 2}$. The multiplier array can be used to generate the various squares, add the products and then compare the result against a trial value derived from the same multiplier array. The time required would then be $\mathrm{n}+4$ multiplication times.
Another application frequently used is the division operation. This can be performed by multiplying the trial value, $n$, by the divisor and comparing the result against the dividend. If the dividend is larger then the trial value has to be increased; if the dividend is smaller then the trial value has to be reduced. The operation is fairly straightforward for unsigned division; with signed division a few problems occur.

For 2's complement integer division the logic is shown in Figure 31.

The divisor, dividend and trial quotient are all treated as 2's complement numbers. The first trial value is all ones ( -1 ).

The operations performed are:
For $\mathrm{Q}_{\mathrm{S}}$, the sign digit of the quotient:

$$
\begin{aligned}
& \text { If } D_{7}=0 \text { and }-\frac{D}{2}<P \text { Set } Q_{S}=0 \text { Otherwise } Q_{S}=1 \\
& \text { If } D_{7}=1 \text { and }-\frac{D}{2}<P \text { Set } Q_{S}=1 \text { Otherwise } Q_{S}=0
\end{aligned}
$$

For the remaining quotient digits:

$$
\begin{aligned}
& \text { If } \mathrm{D}_{7}=0 \text { and } \mathrm{T}_{\mathrm{i}-1} \mathrm{D}+\frac{\mathrm{D}}{2}<\mathrm{P} \text { Set } \mathrm{Q}_{\mathrm{i}}=1 \text { Otherwise } \mathrm{Q}_{\mathrm{i}}=0 \\
& \text { If } \mathrm{D}_{7}=1 \text { and } \mathrm{T}_{\mathrm{i}-1} \mathrm{D}+\frac{\mathrm{D}}{2}<\mathrm{P} \text { Set } \mathrm{Q}_{\mathrm{i}}=0 \text { Otherwise } \mathrm{Q}_{\mathrm{i}}=1
\end{aligned}
$$

where $T_{i}$ is the $i$ th trial value held in the SAR.


Figure 30. Square Root Evaluation by Recursion


Figure 31. 2's Complement Rounded Division

Since the complement of the most significant bit of the register is used rather than the true output so that resetting the register presents -1 to the multiplier array, the change in algorithm between the sign bit and the rest of the bits is , automatically taken care of.

The $\mathrm{D} / 2$ factor in the equations is used to round off the quotient. A double length dividend is assumed. The comparator is wired for a 2's complement comparison with the sign digit of the product and dividend crossed over, the dividend sign bit forming part of the multiplier word and the product sign bit forming part of the dividend word.

## APPENDIX A

## CONNECTION DIAGRAMS

Within this Appendix, the symbol shown at left below is used to represent the Am25S05, Am2505, or Am25L05. The symbol at left should be interpreted as equivalent to the symbol at right.


Table A-1 is a summary of the typical switching characteristics for each path through the multiplier. Table A-2 is a summary of speed and power for various size multiplier arrays using the parellelogram connection with carries interchanged (Reference Fig. A-1 and A-2).

TABLE A-1

TYPICAL SWITCHING CHARACTERISTICS

$$
\left(\frac{\mathrm{tPHL}+\mathrm{tPLH}}{2}\right)
$$

| PATH | Am25SO5 | Am2505 | Am25LO5 | UNIT |
| :--- | :---: | :---: | :---: | :---: |
| $C_{n}$, $C_{n+4}$ | 8.5 | 13.5 | 32.5 | ns |
| $C_{n}$ to $S_{03}$ | 11.0 | 16.5 | 36.0 | ns |
| C $_{n}$ to $S_{45}$ | 14.0 | 19.5 | 44.0 | ns |
| k to $C_{n+4}$ | 8.25 | 13.5 | 31.0 | ns |
| k to $S_{03}$ | 11.5 | 16.5 | 36.5 | ns |
| k to $S_{45}$ | 14.0 | 21.5 | 51.5 | ns |
| X to $C_{n+4}$ | 17.5 | 21.0 | 63.5 | ns |
| X to $S_{03}$ | 21.0 | 25.0 | 70.0 | ns |
| X to $S_{45}$ | 22.5 | 29.5 | 85.0 | ns |
| Y to $C_{n+4}$ | 21.5 | 33.0 | 75.0 | ns |
| Y to $S_{03}$ | 35.0 | 83.5 | ns |  |
| Y to $S_{45}$ | 23.0 | 38.5 | 93.5 | ns |

TABLE A-2

## TYPICAL SPEED \& POWER <br> FOR <br> TWO'S COMPLEMENT MULTIPLICATION

| ARRAY SIZE |  | Am25S05 |  | Am2505 |  | Am25 05 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Y •X | \# DEVICES | SPEED <br> ns | POWER WATTS | SPEED <br> ns | POWER WATTS | SPEED <br> ns | POWER WATTS |
| $4 \times 4$ | 2 | 39 | 1.2 | 60 | 0.9 | 145 | 0.3 |
| 4×8 | 4 | 55 | 2.4 | 83 | 1.8 | 186 | 0.6 |
| $4 \times 12$ | 8 | 64 | 4.8 | 96 | 3.6 | 219 | 1.2 |
| $8 \times 8$ | 8 | 76 | 4.8 | 115 | 3.6 | 262 | 1.2 |
| $8 \times 12$ | 12 | 94 | 7.2 | 143 | 5.4 | 320 | 1.8 |
| $8 \times 16$ | 16 | 102 | 9.6 | 156 | 7.2 | 353 | 2.4 |
| $12 \times 12$ | 18 | 115 | 10.8 | 175 | 8.1 | 396 | 2.7 |
| $12 \times 16$ | 24 | 132 | 14.4 | 203 | 10.8 | 454 | 3.6 |
| $12 \times 20$ | 30 | 141 | 18.0 | 216 | 13.5 | 487 | 4.5 |
| $16 \times 16$ | 32 | 153 | 19.2 | 235 | 14.4 | 530 | 4.8 |
| $16 \times 20$ | 40 | 171 | 24.0 | 263 | 18.0 | 588 | 6.0 |
| $16 \times 24$ | 48 | 179 | 28.0 | 276 | 21.6 | 621 | 7.2 |
| $20 \times 20$ | 50 | 192 | 30.0 | 295 | 22.5 | 664 | 7.5 |
| $20 \times 24$ | 60 | 209 | 36.0 | 323 | 27.0 | 722 | 9.0 |
| $20 \times 28$ | 70 | 218 | 42.0 | 336 | 31.5 | 755 | 10.5 |
| $24 \times 24$ | 72 | 230 | 43.2 | 355 | 32.4 | 798 | 10.8 |
| $24 \times 28$ | 84 | 248 | 48.0 | 383 | 36.0 | 856 | 12.0 |
| 24×32 | 96 | 256 | 52.8 | 396 | 39.6 | 889 | 13.2 |
| $28 \times 28$ | 98 | 269 | 54.0 | 415 | 40.5 | 932 | 13.5 |
| $28 \times 32$ | 112 | 286 | 62.4 | 443 | 46.8 | 990 | 15.6 |
| $32 \times 32$ | 128 | 307 | 72.0 | 475 | 54.0 | 1066 | 18.0 |



Figure A-1. $8 \times 8$ Multiplication Array for 2's Complement Numbers. Both the Actual Connection Diagram and System Block Diagram are Shown.


Figure A-2. $16 \times 16$ 2's Complement Multiplication Array.


Figure A-3. $16 \times 16$ 2's Complement Multiplication Array Truncated to a 20-bit Product with $\sim 1$ LSB Accuracy.


Figure A-4. $16 \times 16$ 2's Complement Multiplication Array Truncated to a 16 -bit Product with $\sim 11 / 2$ LSB Accuracy.


5

Figure A-5. $12 \times 12$ Multiplication Array Using one Level of Adders. (Similar to Figure 16 on $12 \times 12$ Array.)

(Continued next page)
Figure A-6. $16 \times 16$ Multiplier Using Two Levels of Adders, (Reference Fig. 17).


$H=H I G H$

## Am54S/74S181 in ADD mode.

Figure A-6. (Con't) $16 \times 16$ Multiplier Using Two Levels of Adders, (Reference Fig. 17).


Figure A-7. $8 \times 8$ Multiplication Array for Sign-magnitude Numbers.


$$
\begin{aligned}
& X=x-x_{s}\left(2^{n-1}\right)\left(2^{\prime} s \text { Complement Number }\right) \\
& Y_{1}=y-y_{s}\left(2^{m-1}-1\right)(1 \text { 's Complement Number }) \\
& X Y_{1}=X Y+y_{s} X\left(2^{\prime} s\right. \text { Complement Product) }
\end{aligned}
$$

Figure A-8. 2's Complement Multiplicand, 1's Complement Multiplier and 2's Complement Product.


FUNCTION TABLE FOR DECODE

| $\mathrm{Y}_{\mathbf{0}}$ | $\mathrm{X}_{\mathbf{0}}$ | $\mathrm{C}_{\mathbf{n}}$ | M | $\mathrm{S}_{\mathbf{3}}$ | $\mathrm{S}_{\mathbf{2}}$ | $\mathrm{S}_{\mathbf{1}}$ | $\mathrm{S}_{\mathbf{0}}$ | S181 <br> Function | Algorithm <br> Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | 0 | X | H | L | L | H | H | 0 | Add O |
| 0 | 1 | X | H | H | L | H | L | B | Add Y to XY |
| 1 | 0 | H | L | L | L | L | L | A | Add X to XY |
| 1 | 1 | H | L | H | L | L | H | A Plus B | Add X Plus Y <br> to XY |

$$
\begin{aligned}
& 0=\text { Logic " } 0^{\prime \prime}=L=\text { LOW } \\
& 1=\text { Logic " } 1 \prime \prime=H=H \text { HGH } \\
& X=\text { Don't Care }
\end{aligned}
$$

Figure A-9. $8 \times 8$ Multiplier for Unsigned Numbers Using the Product $X_{e} Y_{e}=4 x y+2 x y_{o}+2 y x_{0}+x_{0} y_{o}$.


FUNCTION TABLE

| Xs | $\mathrm{Y}_{\mathbf{s}}$ | Function | $\mathbf{M}$ | $\mathbf{S}_{\mathbf{3}}$ | $\mathbf{S}_{\mathbf{2}}$ | $\mathbf{S}_{\mathbf{1}}$ | $\mathbf{S}_{\mathbf{0}}$ | $\mathbf{C}_{\boldsymbol{n}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | L | L | L | H | H | L |
| 0 | 1 | $\mathrm{Y}-1$ | L | H | H | H | H | H |
| 1 | 0 | -1 | L | L | L | H | H | H |
| $\mathbf{1}$ | 1 | $\mathrm{Y}+1$ | L | L | L | L | L | L |

Figure A-10. Multiplication of Two 8-bit 1's Complement Numbers Resulting in a 16-bit 1's Complement Product.

## General Information

- Package Outlines ..... 6-2
- Ordering Information ..... 6-10- Product Assurance Document
15-010 Rev. D ..... 6-12
Sales Office Listing ..... 6-18


## PACKAGE OUTLINES

## METAL CAN PACKAGES

## H-8-1



H-10-1


G-12-1


| AMD Pkg. | H-8-1 |  | H-10-1 |  | G-12-1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Common Name | TO-99 Metal Can |  | TO-100 <br> Metal Can |  | TO-8 <br> Metal Can |  |
| $38510$ <br> Appendix C | A-1 |  | A-2 |  | - |  |
| Parameters | Min. | Max. | Min. | Max. | Min. | Max. |
| A | . 165 | . 185 | . 165 | . 185 | . 155 | . 180 |
| e | . 185 | . 215 | . 215 | . 245 | . 390 | . 410 |
| e1 | . 090 | . 110 | . 105 | . 125 | . 090 | . 110 |
| F | . 013 | . 033 | . 013 | . 033 | . 020 | . 030 |
| k | . 027 | . 034 | . 027 | . 034 | . 024 | . 034 |
| k1 | . 027 | . 045 | . 027 | . 045 | . 024 | . 038 |
| L | . 500 | . 570 | . 500 | . 610 | . 500 | . 600 |
| L1 |  | . 050 |  | . 050 |  |  |
| L2 | . 250 |  | . 250 |  |  |  |
| $\alpha$ | $45^{\circ}$ | BSC | $36^{\circ}$ | C |  |  |
| $\phi$ b | . 016 | . 019 | . 016 | . 019 |  |  |
| $\phi \mathrm{b} 1$ | . 016 | . 021 | . 016 | . 021 | . 016 | 021 |
| $\phi \mathrm{D}$ | . 350 | . 370 | . 350 | . 370 | . 590 | . 610 |
| $\phi \mathrm{D}_{1}$ | . 305 | . 335 | . 305 | . 335 | . 540 | . 560 |
| $\phi \mathrm{D}_{2}$ | . 120 | . 160 | . 120 | . 160 | . 390 | . 410 |
| Q | . 015 | . 045 | . 015 | . 045 |  |  |

Notes: 1. Standard lead finish is bright acid tin plate or gold plate.
2. $\phi \mathrm{b}$ applies between $\mathrm{L}_{1}$ and $\mathrm{L}_{2} . \phi \mathrm{b}_{1}$ applies between $\mathrm{L}_{1}$ and 0.500 " beyond reference plane.

## PACKAGE OUTLINES (Cont.)

## MOLDED DUAL IN-LINE PACKAGES

P-8-1


P-14-1


P-18-1



P-16-1


P-20-1


P-22-1


## PACKAGE OUTLINES (Cont.)

## MOLDED DUAL IN-LINE PACKAGES (Cont.)

P-24-1


P-28-1


P-40-1


| AMD Pkg. | P-8-1 |  | P-10-1 |  | P-14-1 |  | P-16-1 |  | P-18-1 |  | P-20-1 |  | P-22-1 |  | P-24-1 |  | P-28-1 |  | P-40-1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| A | . 150 | . 200 | . 150 | . 200 | . 150 | . 200 | . 150 | . 200 | . 150 | . 200 | . 150 | . 200 | . 150 | . 200 | . 170 | . 215 | . 150 | . 200 | . 150 | . 200 |
| b | . 015 | . 022 | . 015 | . 020 | . 015 | . 020 | . 015 | . 020 | . 015 | . 020 | . 015 | . 020 | . 015 | . 020 | . 015 | . 020 | . 015 | . 020 | . 015 | . 020 |
| b1 | . 055 | . 065 | . 055 | . 065 | . 055 | . 065 | . 055 | . 065 | . 055 | . 065 | . 055 | . 065 | . 055 | . 065 | . 055 | . 065 | . 055 | . 065 | . 055 | . 065 |
| c | . 009 | . 011 | . 009 | . 011 | . 009 | . 011 | . 009 | . 011 | . 009 | . 011 | . 009 | . 011 | . 009 | . 011 | . 009 | . 011 | . 009 | . 011 | . 009 | . 011 |
| D | . 375 | . 395 | . 505 | . 550 | . 745 | . 775 | . 745 | . 775 | . 895 | . 925 | 1.010 | 1.050 | 1.080 | 1.120 | 1.240 | 1.270 | 1.450 | 1.480 | 2.050 | 2.080 |
| E | . 240 | . 260 | . 240 | . 260 | . 240 | . 260 | . 240 | . 260 | . 240 | . 260 | . 250 | . 290 | . 330 | . 370 | . 515 | . 540 | . 530 | . 550 | . 530 | . 550 |
| $E_{2}$ | . 310 | . 385 | . 310 | . 385 | . 310 | . 385 | . 310 | . 385 | . 310 | . 385 | . 310 | . 385 | . 410 | . 480 | . 585 | . 700 | . 585 | . 700 | . 585 | . 700 |
| e | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 |
| L | . 125 | . 150 | . 125 | . 150 | . 125 | . 150 | . 125 | . 150 | . 125 | . 150 | . 125 | . 150 | . 125 | . 160 | . 125 | . 160 | . 125 | . 160 | . 125 | . 160 |
| Q | . 015 | . 060 | . 015 | . 060 | . 015 | . 060 | . 015 | . 060 | . 015 | . 060 | . 015 | . 060 | . 015 | . 060 | . 015 | . 060 | . 015 | . 060 | . 015 | . 060 |
| S1 | . 010 | . 030 | . 040 | . 070 | . 040 | . 065 | . 010 | . 040 | . 030 | . 040 | . 025 | . 055 | . 015 | . 045 | . 035 | . 065 | . 040 | . 070 | . 040 | . 070 |

Notes: 1. Standard lead finish is tin plate or solder dip.
2. Dimension $\mathrm{E}_{2}$ is an outside measurement.

HERMETIC DUAL IN-LINE PACKAGES

D-8-1


D-14-1


D-8-2


D-14-2


D-14-3


D-16-1


## PACKAGE OUTLINES (Cont.)

HERMETIC DUAL IN-LINE PACKAGES (Cont.)

D-18-1


D-20-1


D-22-1



D-20-2


D-22-2


D-24-2


## PACKAGE OUTLINES (Cont.)

HERMETIC DUAL IN-LINE PACKAGES (Cont.)

D-28-1


D-40-2



| AMD Pkg. | D-8-1 |  | D-8-2 |  | D-14-1 |  | D-14-2 |  | $\begin{gathered} \text { D-14-3 } \\ \text { (Note 2) } \\ \hline \end{gathered}$ |  | D-16-1 |  | D-16-2 |  | D-18-1 |  | D-18-2 |  | D-20-1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Common Name | CERDIP |  | $\begin{aligned} & \text { SIDE- } \\ & \text { BRAZED } \end{aligned}$ |  | CERDIP |  | $\begin{aligned} & \text { SIDE- } \\ & \text { BRAZED } \end{aligned}$ |  | $\begin{aligned} & \text { METAL } \\ & \text { DIP } \\ & \hline \end{aligned}$ |  | CERDIP |  | $\begin{aligned} & \text { SIDE- } \\ & \text { BRAZED } \end{aligned}$ |  | CERDIP |  | $\begin{aligned} & \text { SIDE- } \\ & \text { BRAZED } \end{aligned}$ |  | CERDIP |  |
| $\begin{aligned} & 38510 \\ & \text { Appendix C } \end{aligned}$ |  |  | - |  | D-1(1) |  | D-1(3) |  | D-1(1) |  | D-2(1) |  | D-2(3) |  | - |  | - |  | - |  |
| Parameters | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| A | . 130 | . 200 | . 100 | . 200 | . 130 | 200 | . 100 | . 200 | . 100 | . 200 | . 130 | . 200 | . 100 | . 200 | . 130 | . 200 | . 100 | . 200 | . 140 | . 220 |
| b | . 016 | . 020 | . 015 | . 022 | . 016 | . 020 | . 015 | . 022 | . 015 | . 023 | . 016 | . 020 | . 015 | . 022 | . 016 | . 020 | . 015 | . 022 | . 016 | . 020 |
| $\mathrm{b}_{1}$ | . 050 | . 070 | . 040 | . 065 | . 050 | . 070 | . 040 | . 065 | . 030 | . 070 | . 050 | . 070 | . 040 | . 065 | . 050 | . 070 | . 040 | . 065 | . 050 | . 070 |
| c | . 009 | . 011 | . 008 | . 013 | . 009 | . 011 | . 008 | . 013 | . 008 | . 011 | . 009 | . 011 | . 008 | . 013 | . 009 | . 011 | . 008 | . 013 | . 009 | . 011 |
| D | . 370 | . 400 | . 500 | . 540 | . 745 | . 785 | . 690 | . 730 | . 660 | . 785 | . 745 | . 785 | . 780 | . 820 | . 870 | . 920 | . 850 | . 930 | . 935 | . 970 |
| E | . 240 | . 285 | . 260 | . 310 | . 240 | . 285 | . 260 | . 310 | . 230 | . 265 | . 240 | . 310 | . 260 | . 310 | . 280 | . 310 | . 260 | . 310 | . 245 | . 285 |
| $\mathrm{E}_{1}$ | . 300 | . 320 | . 290 | . 320 | . 290 | . 320 | 290 | . 320 | . 290 | . 310 | . 290 | . 320 | . 290 | . 320 | . 290 | . 320 | . 290 | . 320 | . 290 | . 320 |
| e | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 |
| L | . 125 | . 150 | . 125 | . 160 | . 125 | . 150 | 125 | . 160 | . 100 | . 150 | . 125 | . 150 | . 125 | . 160 | . 125 | . 150 | . 125 | . 160 | . 125 | . 150 |
| Q | . 015 | . 060 | . 020 | . 060 | . 015 | . 060 | . 020 | . 060 | . 020 | . 080 | . 015 | . 060 | . 020 | . 060 | . 015 | . 060 | . 020 | . 060 | . 015 | . 060 |
| $\mathrm{S}_{1}$ | . 004 |  | . 005 |  | . 010 |  | . 005 |  | . 020 |  | . 005 |  | . 005 |  | . 005 |  | . 005 |  | . 005 |  |
| $\alpha$ | $3^{\circ}$ | $13^{\circ}$ |  |  | $3^{\circ}$ | $13^{\circ}$ |  |  | $3^{\circ}$ | $13^{\circ}$ | $3{ }^{\circ}$ | $13^{\circ}$ |  |  | $3^{\circ}$ | $13^{\circ}$ |  |  | $3^{\circ}$ | $13^{\circ}$ |
| Standard Lead Finish | $b$ |  | b or c |  | b |  | b or c |  | c |  | b |  | b or c |  | b |  | b or c |  | $b$ |  |


| AMD Pkg. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Common Name |  | EZED | CER |  |  | ZED | CER | DIP | $\begin{array}{r} \text { SID } \\ \text { BRA } \end{array}$ |  | CER | EW | CER | DIP | $\begin{gathered} \text { SII } \\ \text { BRA } \end{gathered}$ | ZED | $\begin{aligned} & \text { SII } \\ & \text { BRA } \end{aligned}$ | E- ZED | $\mathbf{B R}$ | E- |
| $\begin{aligned} & 38510 \\ & \text { Appendix C } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Parameters | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| A | . 100 | . 200 | . 140 | 220 | . 100 | . 200 | . 150 | . 225 | . 100 | . 200 | . 150 | 225 | . 150 | 225 | . 100 | 200 | . 100 | 200 | . 100 | 200 |
| b | . 015 | . 022 | . 016 | . 020 | . 015 | . 022 | . 016 | . 020 | . 015 | . 022 | . 016 | . 020 | . 016 | . 020 | . 015 | . 022 | . 015 | . 022 | . 015 | . 022 |
| b1 | . 040 | . 065 | . 045 | . 065 | . 030 | . 060 | . 045 | . 065 | . 030 | . 060 | . 045 | . 065 | . 045 | . 065 | . 030 | . 060 | . 030 | . 060 | . 030 | . 060 |
| c | . 008 | . 013 | . 009 | . 011 | . 008 | . 013 | . 009 | . 011 | . 008 | . 013 | . 009 | . 011 | . 009 | . 012 | . 008 | . 013 | . 008 | . 013 | . 008 | . 013 |
| D | . 950 | 1.010 | 1.045 | 1.110 | 1.050 | 1.110 | 1.230 | 1.285 | 1.170 | 1.200 | 1.235 | 1.280 | 1.440 | 1.490 | 1.380 | 1.420 | 1.960 | 2.040 | 2.370 | 2.430 |
| E | . 260 | . 310 | . 360 | . 405 | . 360 | . 410 | . 510 | . 545 | . 550 | . 610 | . 510 | . 550 | . 510 | . 545 | . 560 | 600 | . 550 | . 610 | . 570 | . 610 |
| $E_{1}$ | . 290 | . 320 | . 390 | 420 | . 390 | . 420 | . 600 | . 620 | . 590 | . 620 | . 600 | . 630 | . 600 | . 620 | 590 | . 620 | . 590 | . 620 | . 590 | . 620 |
| e | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | 110 | . 090 | . 110 | . 090 | . 110 |
| $L$ | . 125 | . 160 | . 125 | . 150 | . 125 | . 160 | 120 | . 150 | . 120 | . 160 | . 120 | . 150 | . 125 | . 150 | . 120 | . 160 | . 120 | . 160 | . 125 | . 160 |
| Q | . 020 | . 060 | . 015 | . 060 | . 020 | . 060 | . 015 | . 060 | . 020 | . 060 | . 015 | . 060 | . 015 | . 060 | . 020 | . 060 | . 020 | . 060 | . 020 | . 060 |
| $\mathrm{S}_{1}$ | . 005 |  | . 005 |  | . 005 |  | . 010 |  | . 005 |  | . 010 |  | . 010 |  | . 005 |  | . 005 |  | . 005 |  |
| $\alpha$ |  |  | $3^{\circ}$ | $13^{\circ}$ |  |  | $3^{\circ}$ | $13^{\circ}$ |  |  | $3^{\circ}$ | $13^{\circ}$ | $3^{\circ}$ | $13^{\circ}$ |  |  |  |  |  |  |
| Standard Lead Finish | b or c |  | b |  | b or c |  | b |  | $b$ or c |  |  |  | b |  | $b$ |  | b or c |  | borc |  |

Notes: 1. Load finish $b$ is tin plate. Finish c is gold plate.
2. Used only for LM108/LM108A.
3. Dimensions $E$ and $D$ allow for off-center lid, meniscus and glass overrun.

## PACKAGE OUTLINES (Cont.)




F-14-1 and F-14-2


F-20-1


F-24-1




Note: Notch is pin 1 index on cerpack.
F-22-1


F-24-3


## PACKAGE OUTLINES (Cont.)

F-28-1


## FLAT PACKAGES (Cont.)

F-42-1


| AMD Pkg. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Common NAME | CER | ACK | $\begin{gathered} \mathrm{ME} \\ \text { FLAT } \\ \hline \end{gathered}$ | $\begin{aligned} & \text { PL } \\ & \text { PAK } \end{aligned}$ | CER | ACK | $\begin{aligned} & \text { ME } \\ & \text { FLAT } \end{aligned}$ | $\begin{aligned} & \text { AL } \\ & \text { PAK } \end{aligned}$ | CER | ACK | $\begin{array}{r} \text { ME } \\ \text { FLAI } \end{array}$ | AL | CER | ACK | $\begin{aligned} & \text { ME } \\ & \text { FLAT } \end{aligned}$ | $\begin{aligned} & \text { AL } \\ & \text { PAK } \end{aligned}$ |
| $\begin{aligned} & 38510 \\ & \text { Appendix C } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Parameters | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| A | 045 | . 080 | . 045 | . 080 | . 045 | . 080 | . 045 | 085 | . 045 | . 085 | . 045 | . 085 | . 045 | 085 | . 045 | . 090 |
| b | 015 | 019 | . 012 | . 019 | . 015 | . 019 | . 012 | . 019 | . 015 | . 019 | . 015 | . 019 | . 015 | 019 | . 015 | . 019 |
| c | 004 | 006 | . 003 | . 006 | . 004 | 006 | . 003 | . 006 | . 004 | . 006 | . 003 | . 006 | . 004 | . 006 | . 003 | . 006 |
| D | . 230 | 255 | 235 | 275 | 230 | . 255 | . 230 | 270 | . 370 | . 425 | . 370 | 400 | . 490 | . 520 | . 380 | . 420 |
| $\mathrm{D}_{1}$ |  |  |  | . 275 |  |  |  | 280 |  |  |  | 410 |  |  |  | 440 |
| E | . 240 | 260 | . 240 | 260 | . 240 | . 260 | 240 | 260 | . 245 | . 285 | . 245 | . 285 | . 245 | 285 | . 380 | . 420 |
| $\mathrm{E}_{1}$ |  | 275 |  | . 280 |  | 275 |  | 280 |  | 290 |  | . 305 |  | . 290 |  | . 440 |
| e | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 | . 045 | 055 | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 |
| L | 300 | . 370 | . 300 | 370 | . 300 | . 370 | . 300 | . 370 | . 300 | . 370 | . 300 | . 370 | . 300 | . 370 | . 250 | . 320 |
| $L_{1}$ | 920 | . 980 | 920 | 980 | . 920 | . 980 | . 920 | . 980 | . 920 | . 980 | . 920 | . 980 | . 920 | . 980 | . 920 | . 980 |
| 0 | . 010 | . 040 | 010 | 040 | . 010 | . 040 | . 010 | . 040 | . 020 | . 040 | . 010 | . 040 | . 020 | . 040 | . 010 | . 040 |
| $\mathrm{S}_{1}$ | . 005 |  | 005 |  | . 005 |  | . 005 |  | . 005 |  | . 005 |  | . 005 |  |  |  |
| Standard Lead Finish | b |  | c |  | b |  | c |  | b |  | c |  | b |  | c |  |


| AMD Pkg. | F-24-1 |  | F-24-2 |  | F-24-3 |  | F-28-1 |  | F-42-1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Common Name | CERPACK |  | METALFLAT PAK |  | $\begin{aligned} & \text { METAL } \\ & \text { FLAT PAK } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { METAL } \\ & \text { FLAT PAK } \\ & \hline \end{aligned}$ |  | CERAMIC FLAT PAK |  |
| $\begin{aligned} & 38510 \\ & \text { Appendix C } \end{aligned}$ | F-6 |  | F-8 |  | - |  | - |  | - |  |
| Parameters | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| A | . 050 | . 090 | . 045 | . 090 | . 045 | . 090 | . 045 | . 080 | . 070 | . 115 |
| b | . 015 | . 019 | . 015 | . 019 | . 015 | . 019 | . 015 | . 019 | . 017 | . 023 |
| c | . 004 | . 006 | . 003 | . 006 | . 003 | . 006 | . 003 | . 006 | . 006 | . 012 |
| D | . 580 | . 620 | . 360 | . 410 | . 380 | . 420 | . 360 | 410 | 1.030 | 1.090 |
| $\mathrm{D}_{1}$ |  |  |  | 420 |  | . 440 |  | 410 |  | 1.090 |
| E | . 360 | . 385 | . 245 | 285 | . 380 | 420 | . 360 | 410 | . 620 | . 660 |
| $E_{1}$ |  | . 410 |  | . 305 |  | 440 |  | 410 |  | . 660 |
| e | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 | . 045 | 055 | . 045 | . 055 |
| L | . 265 | . 320 | . 300 | . 370 | 250 | . 320 | . 270 | 320 | . 320 | . 370 |
| $L_{1}$ | . 920 | . 980 | . 920 | . 980 | . 920 | . 980 | . 955 | 1.000 | 1.300 | 1.370 |
| 0 | . 020 | . 040 | . 010 | . 040 | . 010 | . 040 | . 010 | 040 | . 020 | . 060 |
| $\mathrm{S}_{1}$ | . 005 |  | . 005 |  | 0 |  | 0 |  | . 005 |  |
| Standard Lead Finish |  | b |  | c |  | c |  | c |  | c |

Notes: 1. Lead finish b is tin plate. Finish c is gold plate.
2. Dimensions $\mathrm{E}_{1}$ and $\mathrm{D}_{1}$ allow for off-center lid, meniscus, and glass overrun.

## ORDERING INFORMATION

All Advanced Micro Devices' products listed are stocked locally and distributed nationally by Franchised Distributors. See back of this book for the location nearest you. Please consult them for the latest price revisions. For direct factory orders, call Advanced Micro Devices, 901 Thompson Place, Sunnyvale, California 94086, (408) 732-2400, TWX: 910-339-9280, TELEX: 34-6306.

## Minimum Order

The minimum direct factory order is $\$ 100.00$ for a standard product.
The minimum direct factory order for Class B, burned-in, product is $\$ 250.00$.

## Proprietary Product Ordering, Package and Temperature Range Codes

The following scheme is used to identify Advanced Micro Devices' proprietary products.


## Package Style

D = Hermetic DIP
F = Flat Package
P = Molded DIP
$\mathrm{X}=$ Dice

## Temperature Range

C = Commercial
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$M=$ Military
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

## Additional Processing

$B=$ Burn-in (Signifies full MIL-STD-883 Class B product for military temperature range devices)
$\mathrm{T}=$ Additional high temperature testing

## Second Source Product Ordering, Package and Temperature Range Codes

An order number and marking system identical to the original manufacturer's is used for the Advanced Micro Devices' pin-for-pin and electrically equivalent circuit.

The following example is the ordering scheme for Advanced Micro Devices' second source to Texas Instruments' products.


## Package Style <br> $J=$ Hermetic DIP <br> $N=$ Molded DIP <br> W = Flat Package <br> $\mathrm{X}=$ Dice

Temperature Range

$$
\begin{aligned}
74= & \text { Commercial } \\
& 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\
54= & \text { Military } \\
& -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
\end{aligned}
$$

## Additional Processing

$B=$ Burn-in (Signifies full MIL-STD-883 Class B product for military temperature range devices)
$\mathrm{T}=$ Additional high temperature testing

## STANDARD PRODUCT PROCESSING AND OPTIONS

## 1. AMD STANDARD PRODUCT - CLASS C PROCESSING

All products manufactured by Advanced Micro Devices, including Bipolar Logic and Interface, Memory and Microprocessors, Linear and MOS/LSI meet the quality requirements of MIL-M-38510. In addition all products, both commercial and military temperature range receive the $100 \%$ screening procedures defined in the current revision of MIL-STD-883, Method 5004, Class C. This processing is described in Advanced Micro Devices' Product Assurance Document 15-010.
a) Internal visual inspection: Method 2010. Condition B.
b) High temperature storage: Method 1008 , Condition C ; $150^{\circ} \mathrm{C}, 24$ hours.
c) Temperature cycling: Method 1010 , Condition $\mathrm{C} ;-65^{\circ} \mathrm{C}, 150^{\circ} \mathrm{C}, 10$ cycles.
d) Constant acceleration: Method 2001, Condition E; $30,000 \mathrm{~g} ., \mathrm{Y}_{1}$ plane. (Hermetic packages only.)
e) Fine leak: Method 1014, Condition A; $5 \times 10^{-8} \mathrm{~atm} \mathrm{cc}$ per second. (Hermetic packages only.)
f) Gross leak: Method 1014, Condition C,, Step 2. (Hermetic packages only.)
g) Continuity test at $100^{\circ} \mathrm{C}$ to $0.01 \%$ AQL. (Molded packages only.)
h) Final electrical test: $100 \%$ D.C. and functional testing at $25^{\circ} \mathrm{C}$ and Group A sample per Method 5005 .

To order this product, use the order number shown for the product desired. Example: AM2501DM for full military temperature range part in dual-in-line package, AM2501DC for commercial temperature range in dual-in-line package.
As noted, all material is processed to Class $C$ and no additional price adders are imposed to deliver this level of reliability

## 2. CLASS B PROCESSING

## Military Temperature Range

Standard product is upgraded to Class B with a 160 -hour burn-in at $125^{\circ} \mathrm{C}$ followed by $100 \%$ electrical testing of D.C. parameters at $25^{\circ} \mathrm{C}$, $125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ and A.C. parameters at $25^{\circ} \mathrm{C}$.
Burn-in conditions are steady state power (MIL-STD-883, Method 1015.1, Condition B) for linear circuits, and steady state power and reverse bias (Condition C) for all others. Standard burn-in circuit specifications for any device are available upon request. Condition D burn-in is available to special order. Consult your local AMD sales office for price and delivery.
To order this product, use the order number shown for the product desired and add the suffix "B". Example: AM2501DM-B for military temperature product in dual-in-line package with burn-in as described, SN54LS174W-B for military temperature range product in flat pack with burn-in. This processing meets all of the requirements of MIL-STD-883, Class B product.

## Commercial Temperature Range

Standard AMD Class C commercial temperature range product is burned-in for use in non-military systems to a modified Class B program. A 160 hour burn-in, to a method meeting the requirements of Method 1015.1, Conditions A and B, is followed by the standard Class $C$ electrical test procedures.
To order this level of screening, use the order number shown for the commercial device and add the suffix " B ". Examples: AM25LS175DC-B and SN74LS153N-B.

## 3. CLASS S PROCESSING (FORMERLY CLASS A)

Class $S$ processing is recommended only for applications where replacement is extremely difficult and reliability is imperative. This material is only produced to special order. Consult AMD for further details.

## 4. DICE

To assist hybrid manufacturers on prototype products, all AMD dice are available in quantities of 10 pieces or more. All dice are supplied in carriers, are glass scratch protected, and except for some LSI devices, are subjected to complete functional and parametric testing. Advanced Micro Devices' dice are $100 \%$ optically inspected to meet MIL-STD-883, Method 2010 Cond. B quality levels. Detailed information on additional extended dice testing and processing is available by contacting Advanced Micro Devices.

# PRODUCT ASSURANCE <br> MIL-M-38510 • MIL-STD-883 <br> AMD Document 15-010 Rev. D 


#### Abstract

The product assurance program at Advanced Micro Devices defines manufacturing flow, establishes standards and controls, and confirms the product quality at critical points. Standardization under this program assures that all products meet military and government agency specifications for reliable ground applications. Further screening for users desiring flight hardware and other higher reliability classes is simplified because starting product meets all initial requirements for high-reliability parts.

The quality standards and screening methods of this program are equally valuable for commercial parts where equipment must perform reliably with minimum field service.


Two military documents provide the foundation for this program. They are:

MIL-M-38510 - General Specification for Microcircuits
MIL-STD-883 - Test Methods and Procedures for Microelectronics

MIL-M-38510 describes design, processing and assembly workmanship guidelines for military and space-grade integrated circuits. All circuits manufactured by Advanced Micro Devices for full temperature range $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ operation meet these quality requirements of MIL-M-38510.

MIL-STD-883 defines detail testing and inspection methods for integrated circuits. Three of the methods are quality and processing standards directly related to product assurance:

Test Method 2010 defines the visual inspection of integrated circuits before sealing. By confirming fabrication and assembly quality, inspection to this standard assures the user of reliable circuits in long-term field applications. Standard inspection at Advanced Micro Devices includes all the requirements of the latest revision of Method 2010, condition B.

Test Method 5004 defines three reliability classes of parts. All must receive certain basic inspection, preconditioning and screening stresses. The classes are:

Class C - Used where replacement can be readily accomplished. Screening steps are given in the AMD processing flow chart.

Class B - Used where maintenance is difficult or expensive and where reliability is vital. Devices are upgraded from Class C to Class B by 160 -hour burn-in at $125^{\circ} \mathrm{C}$ followed by more extensive electrical measurements. All other screening requirements are the same.

Class A - Used where replacement is extremely difficult and reliability is imperative. Class A screening selects extra reliability parts by expanded visual and X-ray inspection, further burn-in, and tighter sampling inspection.

All hermetically sealed integrated circuits (military and commercial) manufactured by Advanced Micro Devices are screened to MIL-STD-883, Class C.

Optional extended processing to MIL-STD-883, Class B is available for all AMD integrated circuits. Parts procured to this screening are marked with a " $-B^{\prime \prime}$ following the standard part number, except that linear 100, 200 or 300 series are marked"/ $883 B^{\prime \prime}$.

All molded integrated circuits receive Class C screening except that centrifuge and hermeticity steps are omitted for solid-package parts.

[^43]
## MANUFACTURING, SCREENING AND INSPECTION <br> FOR <br> INTEGRATED CIRCUITS

All integrated circuits are screened to MIL-STD-883, Method 5004, Class C; quality conformance inspection where required is performed to Class $B$ quality levels on either Class $B$ or Class $C$ product.

All full-temperature-range $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ circuits are manufactured to the workmanship requirements of MIL-M38510.

The flow chart identifies processing steps as they relate to MIL-STD-883 and MIL-M-38510.




## GROUP A ELECTRICAL TESTS

 From MIL-STD-883, Method 5005, Table I| Subgroups | LTPD <br> (Note 1) | Initial Sample Size |
| :---: | :---: | :---: |
| Subgroup 1 - Static tests at $25^{\circ} \mathrm{C}$ | 5 | 45 |
| Subgroup 2 - Static tests at maximum rated operating temperature | 7 | 32 |
| Subgroup 3 - Static tests at minimum rated operating temperature | 7 | 32 |
| Subgroup 4 - Dynamic tests at $25^{\circ} \mathrm{C}$ - Linear devices | 5 | 45 |
| Subgroup 5 - Dynamic tests at maximum rated operating temperature - Linear devices | 7 | 32 |
| Subgroup 6 - Dynamic tests at minimum rated operating temperature - Linear devices | 7 | 32 |
| Subgroup 7 - Functional tests at $25^{\circ} \mathrm{C}$ | 5 | 45 |
| Subgroup 8 - Functional tests at maximum and minimum rated operating temperatures | 10 | 22 |
| Subgroup 9 - Switching tests at $25^{\circ} \mathrm{C}$ - Digital devices | 7 | 32 |
| Subgroup 10 - Switching tests at maximum rated operating temperature - Digital devices (Note 2) | 10 | 10 |
| Subgroup 11 - Switching tests at minimum rated operating temperature - Digital devices (Note 2) | 10 | 10 |

1. Sampling plans are based on LTPD tables of MIL-M-38510. The smaller initial sample size, based on zero rejects allowed, has been chosen unless otherwise indicated. If necessary, the sample size will be increased once to the quantity corresponding to an acceptance number of 2 . The minimum reject number in all cases is 3 .
2. These subgroups are usually performed during initial device characterization only.

## OPTIONAL EXTENDED PROCESSING <br> CLASS B <br> Steps 101 Through 110

Advanced Micro Devices offers several extended processing options to meet customer high-reliability requirements. These are defined in AMD document 00-003. The flow chart below outlines Option B, a $160-\mathrm{hr}$. burn in. Military temperature range devices processed to this flow (in the left column) meet the screening requirements of MIL-STD-883, Class B.


## BEGINNING MATERIAL

Standard product taken after completion of step 20 (electrical test)

## BURN IN

MIL-STD-883, Method 1015: $160 \mathrm{hr}, \mathbf{1 2 5}^{\circ} \mathrm{C}$, or time-temperature equivalents as allowed by Method 1015.

FINAL ELECTRICAL TEST
MIL-STD-883, Method 5004.
Military: Testing subgroups as defined for Class B. Static and functional at 3 temperatures, dynamic or switching at room temperature.
Commercial: Repeat step 20.
QUALITY GROUP A ELECTRICAL SAMPLE (TABLE I)
MIL-STD-883, Method 5005 and Table I. Quality levels as defined for Class B.

QUALITY CONFORMANCE TESTS, GROUPS B, C, AND D
MIL-STD-883, Method 5005. Sample life and environmental tests if required by purchase order. Further information on specifying this is given in AMD document 00-003.

## DATA PREPARATION AND REVIEW

## MARK, INSPECT, PACK FOR SHIPMENT

Standard AMD parts with this burn-in option are marked with "-B" after the part number, except that linear 100, 200 or 300 series are marked "/883B".

## QUALITY INSPECTION, PRE-SHIPMENT

Confirmation of marking, physical quality, and product identity.

## QUALITY INSPECTION FOR SHIPMENT RELEASE

Final review of shipment against order.

## SHIP TO CUSTOMER

Military temperature range parts meet screening requirements of MIL-STD-883, Class B.

## OTHER OPTIONS

Document 00-003, "Extended Processing Options", further defines Option B as well as other screening or sampling options available or special order. Available options are listed here for reference.

| Option | Description | Effect |
| :---: | :---: | :---: |
| A | Modified Class A screen (The AMD-A program) | Provides space-grade product, following most Class A requirements of MIL-STD-883, Method 5004. |
| B | 160-hr operating burn in | Upgrades a part from Class C to Class B. |
| X | Radiographic inspection (X-ray) | Related to Option A. Provides limited internal inspection of sealed parts. |
| S | Scanning Electron Microscope (SEM) metal inspection | Sample inspection of metal coverage of die. |
| V | Preseal visual inspection to MIL-STD-883, Method 2010, Cond. A | More stringent visual inspection of assemblies and die surfaces prior to seal. |
| P | Particle impact noise (PIN) screen with ultrasonic detection. | Detects loose particles of approximately 0.5 mil size or larger, which could affect reliability in zero-G or high vibration applications. |
| Q | Quality conformance inspection (Group B, C and D life and environmental tests) | Samples from the lot are stressed and tested per Method 5005. The customer's order must state which groups are required. Group B destroys 16 devices; Group C, 92 devices; Group D, 60 devices. |




ALABAMA
Hamilton/Avnet Electronics
305 Oster Dr. N.W
Tel: (205) $533-1170$
Hall-Mark Electronics
4739 Commercial Drive
Huntsville, Alabama 35805
Tel (205) 837-8700

## ARIZONA

Liberty Electronics
8155 North 24th Avenue
Phoenix, Arizona 850
Tel ( 602 ) 249-2232
Hamilton/Avnet Electronics
2615 S. 21st Street
Phoenix. Arizona 85034
Tel: (602) 275-7851
TWX: $910-951-1535$

## CALIFORNIA

Avnet Electronics
350 Mc
350 McCormick
Irvine Inve Costa Mesa, California 92626 Tel: (714) 754-6084
TWX $910-595-1928$

Bell Industries
1161 N. Fairoaks Avenue Sunnyvale, California 94086 Sunnyvale, Californi
Tel: (408) $734-8570$
TWX: $910-339-9378$
Elmar Electronics
Elmar Electronics
2288 Charleston Road Mountain View. Calitornia 94042 Tel: (415) $961 \cdot 3611$
TWX $910-379-6437$
Hamilton Electro Sales
10912 W. Washington Blva.
Tel: (213) $558-2100$
(714) $522-8220$
TWX $910-340-6364$

TELEX $910-340-7073$
TELEX 67-36-92
Hamilton/Avnet Electronics
575 East Middlefield Road
Mountain View. Callfornia 94040 Tel (415) 961.7000
TWX $910-379.6486$

Hamilton/Avnet Electronics
8917 Complex Drive
San Diego. California 92123 Tel (714) $279-242$
TELEX 69-54-15

Liberty Electronics
8248 Mercury Court
San Diego, Callfornia 92111
Tel (714) 565-9171
TWX 910-335-1590
Schweber Electronics
17811 Gillette
Irvine, California 92714
Tel (714) 556 -3880
TWX 910-595-1720
Liberty Electronics
124 Maryland Avenue
El Segundo, CA 90545
TWX 910.348-7140
910.348-7111

## CANADA

Hamilton Avnet Electronic
2670 Paulus
St Laurent. Quebec, Canada H4S1G2 TWX 610-421-3731

Hamilton Avnet Electronics
6291.16 Dorman Road

Mississauga, Ontario, Canada L4V1H2
Tel (416) $677-7432$
TWX $610-492-8867$
Hamilton Avnet Electronics
1735 Courtwood Crescent
Ottawa. Ontarıo. Canada K2C3J2
TWX 610.562-1906
RAE Electronics
1629 Main Street
Vancouver British Columbia
Vancouver, British Columbia
Canada V6A2W5
Tel (604) 687-2621
TELEX 0454550
Future Electronics
5647 Ferrier Street Montreal
Tel (514) 735-5775
Shipping
12 Mercer
Natick, Massachusetts 01760
Future Electronics
44 Fasken Drive
Rexdale. Ontarıo, Canada
Tel (416) 677-7820

Future Electronic
130 Albert Street
Ottawa, Ontario Canada K1P564
rel: (613) 232.7757

## colorado

Imar Electronics
Commerce City. Colorado 80022 Tel: (303) 287-9611
TWX $910-936-0770$
amilton/Avnet Electronics
921 N. Broadway
Telver, Colorado 80216
Tel (303) 534-1212
TWX $910-931-0510$
Century Electronics
8155 W
48th Aven
Weatridge, Colorado 80033
el: (303) 424-1985

## CONNECTICUT

Hamilton/Avnet Electronics
643 Danbury Road Georgetown, Connecticut 06829 Tel: (203) 762-0361
Schweber Electronics
Finance Drive
Commerce industrial Park Danbury. Connecticu
Tel: (203) $792-3500$
Arrow Electronics
295 Treadwell Street
Tel: (203) 248-3801
TWX 710-465-0780
Wilshire Electronics
2554 State Street
Tel: (203) 281-1166
TWX 710-465-0747

## FLORIDA

Arrow Electronics
Suite 10 Road N.W.
Palm Bay. Florida 22905
Tel: (305) 725-1480
Arrow Electronics
1001 N.W. 62nd St., Suite 402 Tel: (305) 776-7790
Hall-Mark Electronics
233 Lake Ellenor Dr
el: (305) 855-4020
TWX: 810-850-0183
Hamilton/Avnet Electronics
6800 N.W. 20th Ave.
Tel: (305) 971-2900
Schweber Electronics
2830 North 28 Terrace
Tel (305) 927-0511
Summit Electronics of Florida
1200 Stirling Road
Building \#6
Dania. Florida 33004
GEORGIA
Arrow Electronics
3406 Oak Cliff Road
Doraville, GA 30340
Tel: (404) $455-4054$
TWX 810-757-4213
TWX 810-757-4213

## $67001-85$

Norcross, Georgia 3007
Tel (404) 448-0800
Schweber Electronics
126 Pleasantdale Road
Atlanta. Georgıa 303
Tel (404) 449-9170

## Llinois

Arrow Electronics
Schaumburg. Illinois 60193
Tel: (312) 893-9420
Hamilton/Avnet Electronic 3901 North 25th Avenue Tel (312) 678-6310 TWX 910-227-0060
Schweber Electronics
275 Brummel Avenue 6007 Elk Grove vilage. (312) 593-2740 TWX 910-222-3453

## K.ANSAS

Hall-Mark Electronics
11870 West 91 st Street Shawnee Mission, Kansas 66214 Tel (913) 888.474

Hamilton/Avnet Electronics 37 Lenexa Industrial Center 9900 Pflumm Road Lenexa, Kansas 6621
Tel: $(913) 888-8900$

## MARYLAND

Arrow Electronics
4801 Benson Avenue
Baltimore. Maryland 21227
Hall-Mark Electronics
665 Amberton Drive
Baltimore, Maryland 21227 Tel: (301) 796-9300
TWX $710-862-1942$

Hamilton/Avnet Electronics
7235 Standard Drive
Hanover. Maryland 21076
Tel: (301) 796-5000
TWX: $710-862-1861$
TELEX: 8-79-68
Schweber Electronic
9218 Gaither Rd.
Gaithersburg, MD 20760

MASSACHUSETTS
Arrow Electronics
Woburn. Massachusetts 01801
Tel: (617) 933-8130
Hamilton/Avnet Electronics
100 East Commerce Way
Tel (617) 933-8020
TWX: 710-393-1201
Schweber Electronics
Schweber Electron
213 Third Avenue
Waltham, Massachusetts 02154 Tel: (617) 890-8484
Wilshire Electronics
Burlington. Massachusetts 01803
Tel: (617) 272-8200
TWX: 710-332-6359
MICHIGAN
Arrow Electronics
3921 Varsity Drive
Ann Arbor, Michigan 48104
Tel: (313) 971 -8820
TWX: 810-223-6020
Hamilton/Avnet Electronic
12870 Farmington Road
Livonia, Michigan 48
TWX: 810-242-8775
Schweber Electronics
33540 Schoolcraft
Livonia, Michigan 48150

## MINNESOTA

9700 Newton Avenue South
Bloomington, Minnesota 5543
Tel: (612) 888-5522
Hall-Mark Electronics
Suite 10
Bloomington. Minnesota 55431
Tel (612) 884-9056
Hamilton/Avnet Electronics
7449 Cahill Rd.
Edina, Minnesota 55435
Schweber Electronic
7402 Washington Avenue South
Eden Prairie. Minnesota 55343
Tel: (612) 941-5280

## MISSOURI

Hall-Mark Electronics
13789 Rider Trail
Earth City. Missouri 63045
$\mathrm{Tel}(314) \cdot 291-5350$
$\mathrm{TWX}: 910.760-0671$
Hamilton/Avnet Electronics
364 Brookes Lane
Hazelwood. Missouri 63042
Tel: (314) $731-1144$
TELEX $44-23-48$

## NEW JERSEY

Arrow Electronics
Moorestown, New Jersey 08057
Tel: (609) 235-1900
Arrow Electronics
285 Midland Ave.
Saddle Brook. NJ
Tel (201) 797-5800
TWX 710-988-2206
Hamilton/Avnet Electronics
18 Little Falls Road
Cedar Grove, New Jersey 07009
Tel (201) 239-0800
TWX 710-994-5787

Hamilton/Avnet Electronics
13 Gaither Drive
East Gate Industrial Park
Mt. Laurel. New Jersey 08057
Tel
Schweber Electro
Somerset. New Jersey 08873
Tel: (201) 469-6008
Wilshire Electronics Group
$W 21$ Bergen Avenue
Jersey City. New Jersey 07306
Tel: (201) 653-4939
Wilshire Electronics
Wilshire Electronics
Clifton, New Jersey 07015
Tel (201) 340-1900
TWX: 710-989-7052

## NEW MEXICO

Century Electronics
Albuquerque. New Mexico 87123
Tel ( 505 ) 292-2700
TWX $910-989-0625$
Hamilton/Avnet Electronics
2450 Baylor Drive S.E.
Tel: (505) 765-1500
NEW YORK
Arrow Electronics
900 Broad Hollow Road Farmingdale. New York 11735

Hamilton/Avnet Electronics
167 Clay Road
Rochester, New York 14623 Tel: (716) 442-7820
Hamilton/Avnet Electronics
70 State Street
Westbury L.I. New York 11590
Tel: (516) $333-5800$
TWX: $510-222-8237$
Hamilton/Avnet Electronics
6500 Joy Road
E. Syracuse. New York 13057

Tel: (315) 437-2642
TWX: $710-541-0959$
Schweber Electronics
2 Town Line Circle
Tel: (716) 461-4000
Schweber Electronics
Jericho Turnpike
Westbury, New York 11590
TWX: 510-222-9470
$510-222-3660$
Summit Distributors, Inc
916 Main Street
Tel: (716) 884-3450
Wilshire Electronics
1855 New Highway, Unit B
Long Island, NY 11735
Tel (516) 293-5775
TWX: 510-224-6109
Wilshire Electronics
1260 Scottsville Road
Tel: (716) 235-7620
TWX: 510-253-5226
Wilshire Electronics
10 Hooper Road
Endwell, NY 13760
TWX: 510-252-0194
NORTH CAROLINA
Arrow Electronics
1377-G South Park Drive
Tel: (919) 996-2039
Hall-Mark Electronics
1208 Front Street, Building K
Raleigh, North Carolina 27609
TWX:510-928-1831
Hamilton/Avnet Electronics
2803 Industrial Drive
Tel (919) 829-8030

## OHIO

Arrow Electronics
23500 Mercantile Road
Cleveland. Ohio 44122
TWX 810-427-9298
Arrow Electronics
3100 Plainfield Road
Kettering, Ohio 45432
Tel (513) 253-9176
TWX 810-459-1611

Hamilton/Avnet Electronics
118 Westpark Road
Tel: (513) $433-0610$ TWX: 810-450-2531
Hamilton/Avnet
761 Beta Drive, Suite E
Tel: (216) 461-1400
Schweber Electronics
3880 Commerce Park Road
eachwood. Ohio 44122
Sheridan/Cincinnati
10 Knolicrest Drive
eincinnati, Ohio 45222
el (513) 761 -5432
PENNSYLVANIA
all-Mark Electron
458 Pike Road
Pike Industrial Park
Huntingdon Valley,
Pennsylvania 19006
el: (215) 355-7300

Schweber Electronics
01 Rock Road
Tel (215) 441 . 600
Tel: (215) 441 -0600

## TEXAS

Hall-Mark Electronics
9333 Forest Lane
Tel : (214) 234-7300
TWX: 910-867-4721
Hall-Mark Electronics
8000 Westglen
ouston, Texas 77063
TWX: 910-881-271
Hamilton/Avnet Electronics
4445 Sigma Road
Tel: (214) $661-8661$
TELEX 73-05-11
Hamilton/Avnet Electronics
3939 Ann Arbor Street
3939 Ann Arbor Stree
PO Box 42802
Houston, Texas 77042
Tel: (713) $780-1771$
Schweber Electronics
14177 Proton Road
Tel : (214) 661-5010
TWX:910-860-5493



[^0]:    *In development.

[^1]:    *In development.

[^2]:    Note 1. Per industry convention, $f_{\text {max }}$ is the worst case value of the maximum device operating frequency with no constraints on $t_{r}, t_{f}$, pulse width or duty cycle.

[^3]:    * AC performance over the operating temperature range is guaranteed by testing defined in Group $A$, Subgroup 9 .

[^4]:    *AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

[^5]:    *AC performance over the operating temperature range is guaranteed by testing defined in Group $A$, Subgroup 9 .

[^6]:    Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
    2. Typical limits are $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
    3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
    4. ICC is measured with all outputs open and all inputs at 4.5 V .
    5. ICC is measured with all outputs open and all data and select inputs at 4.5 V under conditions: A) Strobe grounded. B) Strobe at 4.5 V

[^7]:    *AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

[^8]:    *AC performance over the operating temperature range, is guaranteed by testing defined in Group A, Subgroup 9.

[^9]:    Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
    2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
    3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
    4. I CC is measured with all outputs open and 4.5 V applied to all inputs.

[^10]:    *AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

[^11]:    *AC performance over the operating temperature range is guaranteed by testing defined in Group $A$, Subgroup 9 .

[^12]:    *AC performance over operating temperature range is guaranteed by testing defined in Group $A$, Subgroup 9 .

[^13]:    * AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9 .

[^14]:    *Each bit is shifted to the next more significant position.

[^15]:    *AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

[^16]:    *AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

[^17]:    *Possible destructive oscillation may occur if the transceivers are enable in both directions at once.

[^18]:    *AC performance over the operating temperature range is guaranteed by testing defined in Group $A$, Subgroup 9

[^19]:    *AC performance over the operating temperature range is guaranteed by testing defined in Group $A$, Subgroup 9 .

[^20]:    *AC performance over the operating temperature range is guaranteed by testing defined in Group $A$, Subgroup 9 .

[^21]:    *AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9 .

[^22]:    DIE SIZE $0.061^{\prime \prime} \times 0.075^{\prime \prime}$

[^23]:    Note: The Advanced Micro Devices' LS381 products were designed prior to publication of data sheets by T.I. Review specifications for possible differences. Am25LS2517 has been second sourced as the 54/74LS382.

[^24]:    *AC performance over the operating temperature range is guaranteed by testing defined in Group $A$, Subgroup 9 .

[^25]:    $H=$ HIGH Voltage Level
    L = LOW Voltage Level
    $X=$ Don't Care $\quad i=0,1,2$, or 3
    $\uparrow=$ LOW-to-HIGH Transition

[^26]:    *AC performance over the operating temperature range is guaranteed by testing defined in Group $A$, Subgroup 9.

[^27]:    * $A C$ performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

[^28]:    Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the appllcable device type.
    2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
    3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
    4. $D_{1}-D_{7}, A, B, C, P O L, \overline{M E}, C L R$ at GND. All other inputs and outputs open. Measured after a momentary ground then 4.5 V applied to clock input.

[^29]:    A versatile one-of-sixteen Test Select with Polarity Control and Test Select Hold.

[^30]:    *AC performance over the operating temperature range is guaranteed by testing defined in Group $A$, Subgroup 9 .

[^31]:    $H=$ HIGH $\quad L=$ LOW $\quad X=$ Don't Care $\quad Z=$ High Impedance

[^32]:    Notes: 1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
    2. Symbols and definitions correspond to EIA RS-423 where applicable.

[^33]:    Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
    2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading
    3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second

[^34]:    Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type
    Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading
    Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second

[^35]:    Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

[^36]:    Positive Logic

[^37]:    Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type
    2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.

[^38]:    $\mathrm{H}=\mathrm{HIGH}$
    $\mathrm{L}=\mathrm{LOW}$
    $X=$ Don't Care

[^39]:    Note: All gates have input hysteresis.

[^40]:    $\mathrm{H}=\mathrm{HIGH}$
    $L=$ LOW
    X = Don't Care

[^41]:    ${ }^{1}$ Rader, C. M., and B. Gold, "Effects of Quantization Noise in Digital Filters," (1966 Spring Joint Computer Conference, AFIPS Proceedings, Vol. 28, 1966), pp. 213-219.
    2Jackson, L. B., "On the Interaction of Roundoff Noise and Dynamic Range in Digital Filters," (Bell System Technical Journal, Vol. 49, No. 2, February, 1970), pp. 159-184.
    ${ }^{3}$ Knowles, J. B., and E. M. Olcayto, "Coefficient Accuracy and Digital Filter Response," (IEEE Transactions on Circuit Theory, Vol. CT-15, March, 1969), pp. 31-41.
    ${ }^{4}$ Koivo, A. J., "Quantization Error and Design of Digital Control Systems," (IEEE Transactions on Automatic Control, Vol. 1, February, 1964), pp. 55-58.
    $5^{\text {Gold, }}$ B., and C. M. Rader, Digital Processing of Signals, (McGrawHill, Inc., New York, 1969), Ch. 4.

[^42]:    $H=H I G H$
    $L=$ LOW
    = LOW-to-HIGH transition
    CS = Connected to S output of higher order device
    $O P=X_{i}$ latches open for new data ( $i=0,7$ )
    $A R=$ Output as required per Booth's algorithm

[^43]:    Test Method 5005 defines qualification and quality conformance procedures. Subgroups, tests and quality levels for each class are given for Group A (electrical), Group B (mechanical quality measurements related to the user's assembly environment), Group C (die related tests) and Group D (package related tests). Group A tests are always performed; Group B, C and D may be specified by the user. Tables I, II, III and IV give standard test groupings and quality levels for Class B screened devices. These quality levels are used as a minimum for all tests for either Class B or Class $C$ parts.

