

Service Manual





٠



Manual Part No. 16510-90901 Microfiche Part No. 16510-90801

PRINTED: SEPTEMBER 1987

CERTIFICATION

Hewlett-Packard Company certifies that this product met its published specifications at the time of shipment from the factory. Hewlett-Packard further certifies that its calibration measurements are traceable to the United States National Bureau of Standards, to the extent allowed by the Bureau's calibration facility, and to the calibration facilities of other International Standards Organization members.

WARRANTY

This Hewlett-Packard product is warranted against defects in material and workmanship for a period of one year from date of shipment. During the warranty period, Hewlett-Packard Company will, at its option, either repair or replace products which prove to be defective.

For warranty service or repair, this product must be returned to a service facility designated by HP. Buyer shall prepay shipping charges to HP and HP shall pay shipping charges to return the product to Buyer. However, Buyer shall pay all shipping charges, duties, and taxes for products returned to HP from another country.

HP warrants that its software and firmware designated by HP for use with an instrument will execute its programming instructions when properly installed on that instrument. HP does not warrant that the operation of the instrument or software, or firmware will be uninterrupted or error free.

LIMITATION OF WARRANTY

The foregoing warranty shall not apply to defects resulting from improper or inadequate maintenance by Buyer, buyer-supplied software or interfacing, unauthorized modification or misuse, operation outside the environmental specifications for the product, or improper site preparation or maintenance.

NO OTHER WARRANTY IS EXPRESSED OR IMPLIED. HP SPECIFICALLY DISCLAIMS THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

EXCLUSIVE REMEDIES

THE REMEDIES PROVIDED HEREIN ARE BUYER'S SOLE AND EXCLUSIVE REMEDIES. HP SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, WHETHER BASED ON CONTRACT, TORT, OR ANY OTHER LEGAL THEORY.

ASSISTANCE

Product maintenance agreements and other customer assistance agreements are available for Hewlett-Packard products.

For any assistance, contact your nearest Hewlett-Packard Sales and Service Office. Addresses are provided at the back of this manual.

CWA584

SAFETY CONSIDERATIONS

GENERAL - This is a Safety Class I Instrument (provided with terminal for protective earthing).

OPERATION - BEFORE APPLYING POWER verify that the power transformer primary is matched to the available line voltage, the correct fuse is installed, and Safety Precautions are taken (see the following warnings). In addition, note the instrument's external markings which are described under "Safety Symbols."

WARNING

- o Servicing instructions are for use by service-trained personnel. To avoid dangerous electric shock, do not perform any servicing unless qualified to do so.
- oBEFORE SWITCHING ON THE INSTRUMENT, the protective earth terminal of the instrument must be connected to the protective conductor of the (mains) powercord. The mains plug shall only be inserted in a socket outlet provided with a protective earth contact. The protective action must not be negated by the use of an extension cord (power cable) without a protective conductor (grounding). Grounding one conductor of a twoconductor outlet is not sufficient protection.
- olf this instrument is to be energized via an auto-transformer (for voltage reduction) make sure the common terminal is connected to the earth terminal of the power source.
- o Any interruption of the protective (grounding) conductor (inside or outside the instrument) or disconnecting the protective earth terminal will cause a potential shock hazard that could result in personal injury.
- o Whenever it is likely that the protection has been impaired, the instrument must be made inoperative and be secured against any unintended operation.
- o Only fuses with the required rated current, voltage, and specified type (normal blow, time delay, etc.) should be used Do not use repaired fuses or short circuited fuseholders. To do so could cause a shock or fire hazard.
- o Do not operate the instrument in the presence of flammable gasses or fumes. Operation of any electrical instrument in such an environment constitutes a definite safety hazard.

- o Do not install substitute parts or perform any unauthorized modification to the instrument.
- o Adjustments described in the manual are performed with power supplied to the instrument while protective covers are removed. Energy available at many points may, If contacted, result in personal injury.
- o Any adjustment, maintenance, and repair of the opened instrument under voltage should be avoided as much as possible, and when inevitable, should be carried out only by a skilled person who is aware of the hazard involved.
- o Capacitors inside the instrument may still be charged even If the instrument has been disconnected from its source of supply.

SAFETY SYMBOLS

Instruction manual symbol. The product will be marked with this symbol when it is necessary for the user to refer to the instruction manual in order to protect against damage to the product.

Indicates hazardous voltages.

Earth terminal (sometimes used in manual to indicate circuit common connected to grounded chassis).

WARNING

The WARNING sign denotes a hazard. It calls attention to a procedure, practice, or the like, which, if not correctly

performed or adhered to, could result in personal injury. Do not proceed beyond a WARNING sign until the indicated conditions are fully understood and met.

CAUTION

The CAUTION sign denotes a hazard. It calls attention to an operating procedure, practice, or the like, which, if not correctly performed or adhered to, could result in damage to or destruction of part or all of the product. Do not proceed beyond a CAUTION sign until the indicated conditions are fully understood or met.

TABLE OF CONTENTS

SECTION	PAG	E
I. GENERAL	INFORMATION 1	-1
1-1. 1-2. 1-3. 1-4. 1-5. 1-6. 1-7. 1-8. 1-9.	Introduction1Modules Covered By Manual1Safety Requirements1Product Description1Accessories Supplied1Accessories Available1Specifications1Operating Characteristics1Recommended Test Equipment1	-1 -1 -1 -2 -2 -2 -2 -2 -2 -2 -2 -2 -2 -2 -2 -2
II. INSTALLA	TION 2	-1
2-1. 2-2. 2-3. 2-4. 2-5. 2-6. 2-7. 2-8. 2-9. 2-10. 2-11. 2-12.	Introduction2Initial Inspection2Preparation For Use2Power Requirements2Safety Requirements2Probe Cable Installation2Installation2Module Installation2Operating Environment2Storage2Packaging2Tagging For Service2	-1 -1 -1 -1 -1 -1 -2 -4 -4 -4 -4
III. PERFORM	/ANCE TESTS	-1
3-1. 3-2. 3-3. 3-4. 3-5. 3-6. 3-7. 3-8. 3-9. 3-10. 3-11. 3-12. 3-13. 3-14. 3-15.	Introduction3Recommended Test Equipment3Test Record3Performance Test Interval3Performance Test Procedures3Test Connector3Clock, Qualifier, and Data Input Tests3Clock, Qualifier, and Data Input Tests 13Clock, Qualifier, and Data Input Tests 23Clock, Qualifier, and Data Input Tests 33Clock, Qualifier, and Data Input Tests 43Clock, Qualifier, and Data Input Tests 53Clock, Qualifier, and Data Input Tests 43Clock, Qualifier, and Data Input Tests 53Clock, Qualifier, and Data Input Tests 73Clock, Qualifier, and Data Input Tests 7	-1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -
3-16. 3-17.	Inresnoid Accuracy Test 3-3 Dynamic Range Test 3-3	30 37

TABLE OF CONTENTS

SECTION PAGE 4-4. Recommended Test Equipment 4-1 4-5. Extender Board Installation 4-1 4-7. Adjustment And Calibration Check 4-4 5-3. Replaceable Parts List 5-1 6-7. Module Replacement 6-14

۷

LIST OF TABLES

TABLE TITLE

1-1. 1-2. 1-3.	HP 16510A Specifications 1 HP 16510A Operating Characteristics 1 Recommended Test Equipment 1-	-3 -4 12
3-1.	Performance Test Record	42
5-1. 5-2.	Reference Designators and Abbreviations 5 Replaceable Parts 5	j-3 j-4

LIST OF ILLUSTRATIONS

FIGURE TITLE

PAGE

2-1.	Endplate Overlap	2-2
2-2.	Cable Position	2-3
2-3.	Endplate Overlap	2-3
3-1.	Test Connector	3-1
3-2.	Setup for Clock, Qualifier, and Data Inputs Test 1	3-2
3-3.	Waveform for Clock, Qualifier, and Data Inputs Test 1	3-3
3-4.	Configuration Screen	3-3
3-5.	Format Screen	3-4
3-6.	Trace Screen	3-4
3-7.	Listing Screen	3-5
3-8.	Setup for Clock, Qualifier, and Data Inputs Test 2	3-6
3-9.	Waveform for Clock, Qualifier, and Data Inputs Test 2	3-7
3-10.	Trace Screen	3-7
3-11.	Listing Screen	3-8
3-12.	Setup for Clock, Qualifier, and Data Inputs Test 3	3-9
3-13.	Waveforms for Clock, Qualifier, and Data Inputs Test 3	3-10
3-14.	Listing Screen	3-10
3-15.	Setup for Clock, Qualifier, and Data Inputs Test 4	3-12
3-16.	Waveforms for Clock, Qualifier, and Data Inputs Test 4	3-13
3-17.	Configuration Screen	3-13
3-18.	Format Screen	3-14
3-19.	Trace Screen	3-14
3-20.	Listing Screen	3-15
3-21.	Setup for Clock, Qualifier, and Data Inputs Test 5	3-16
3-22.	Waveforms for Clock, Qualifier, and Data Inputs Test 5	3-17
3-23.	Listing Screen	3-17
3-24.	Setup for Clock, Qualifier, and Data Inputs Test 6	3-19
3-25.	Waveforms for Clock, Qualifier, and Data Inputs Test 6	3-20
3-26.	Format Screen	3-20
3-27.	Listing Screen	3-21
3-28.	Setup for Clock, Qualifier, and Data Inputs Test 7	3-22
3-29.	Waveforms for Clock, Qualifier, and Data Inputs Test 7	2-23
3-30.	Format Screen	3-23

LIST OF ILLUSTRATIONS

FIGURE TITLE

PAGE

3-31.	
	Listing Screen
3-32.	Setup for Glitch Test
3-33.	Waveform for Glitch Test
3-34	Configuration Screen
3-35	Format Screen
3-36	Trace Screen 3-28
3_37	Timing Screen
2 22	Satur for Threehold Accuracy Test
2 20	Configuration Screen
2 10	Format Screen
3-40.	Trace Screen 333
0-41.	Moveform Sereen 2.24
0.42.	Waveform Screen
3-43.	
3-44.	Formal Screen
3-45.	Format Screen
3-46.	Setup for Dynamic Hange Test
3-47.	Configuration Screen 3-38
3-48.	Format Screen 3-38
3-49.	Trace Screen
3-50.	Waveform Screen
3-51.	Waveform Screen
4-1	Endplate Overlap 4-2
4-1. 4-1	Extended Board and Module 4-3
4.3	Adjustment Pot Leastion
4 -0.	
ΛΛ	Aujustinent Für Lucation
4-4.	Startup Screen
4-4. 4-5.	Aujustinent Pot Location 4-4 Startup Screen 4-5 Pod Threshold Field 4-5
4-4. 4-5.	Aujustinent Pot Location 4-4 Startup Screen 4-5 Pod Threshold Field 4-5
4-4. 4-5. 6-1.	Aujustitient Pot Location 4-4 Startup Screen 4-5 Pod Threshold Field 4-5 HP 16510A State/Timing Analyzer Block Diagram 6-1
4-4. 4-5. 6-1. 6-2.	Aujustitient Fot Location 4-4 Startup Screen 4-5 Pod Threshold Field 4-5 HP 16510A State/Timing Analyzer Block Diagram 6-1 Startup Screen 6-3
4-4. 4-5. 6-1. 6-2. 6-3.	Aujustitient Fot Location 4-4 Startup Screen 4-5 Pod Threshold Field 4-5 HP 16510A State/Timing Analyzer Block Diagram 6-1 Startup Screen 6-3 Load Test System 6-4
4-4. 4-5. 6-1. 6-2. 6-3. 6-4.	Aujustitient Fot Location 4-4 Startup Screen 4-5 Pod Threshold Field 4-5 HP 16510A State/Timing Analyzer Block Diagram 6-1 Startup Screen 6-3 Load Test System 6-4 Test System Screen 6-4
4-4. 4-5. 6-1. 6-2. 6-3. 6-4. 6-5.	Aujustitient Pot Location 4-4 Startup Screen 4-5 Pod Threshold Field 4-5 HP 16510A State/Timing Analyzer Block Diagram 6-1 Startup Screen 6-3 Load Test System 6-4 Test System Screen 6-4 Main Test menu 2
4-4. 4-5. 6-1. 6-2. 6-3. 6-4. 6-5. 6-6.	Aujustinent Pot Location4-4Startup Screen4-5Pod Threshold Field4-5HP 16510A State/Timing Analyzer Block Diagram6-1Startup Screen6-3Load Test System6-4Test System Screen6-4Main Test menu6-5Chip 1 Tests Run Screen6-5
4-4. 4-5. 6-1. 6-2. 6-3. 6-4. 6-5. 6-6. 6-7.	Aujustitient Pot Location 4-4 Startup Screen 4-5 Pod Threshold Field 4-5 HP 16510A State/Timing Analyzer Block Diagram 6-1 Startup Screen 6-3 Load Test System 6-4 Test System Screen 6-4 Main Test menu 2 6-5 Chip 1 Tests Run Screen 6-5 Stop Field 6-6
4-4. 4-5. 6-1. 6-2. 6-3. 6-4. 6-5. 6-6. 6-7. 6-8.	Aujustitient Fot Location 4-4 Startup Screen 4-5 Pod Threshold Field 4-5 HP 16510A State/Timing Analyzer Block Diagram 6-1 Startup Screen 6-3 Load Test System 6-4 Test System Screen 6-4 Main Test menu 6-5 Chip 1 Tests Run Screen 6-5 Stop Field 6-6 Exit Test System 6-6
4-4. 4-5. 6-1. 6-2. 6-3. 6-4. 6-5. 6-6. 6-7. 6-8. 6-9	Aujustitient Fot Location 4-4 Startup Screen 4-5 Pod Threshold Field 4-5 HP 16510A State/Timing Analyzer Block Diagram 6-1 Startup Screen 6-3 Load Test System 6-4 Test System Screen 6-4 Main Test menu 6-5 Chip 1 Tests Run Screen 6-5 Stop Field 6-6 Exit Test System 6-6 Troubleshooting Flow Chart 6-8
4-4. 4-5. 6-1. 6-2. 6-3. 6-4. 6-5. 6-6. 6-7. 6-8. 6-9. 6-10	Aujustitient Fot Location 4-4 Startup Screen 4-5 Pod Threshold Field 4-5 HP 16510A State/Timing Analyzer Block Diagram 6-1 Startup Screen 6-3 Load Test System 6-4 Test System Screen 6-4 Main Test menu ° Chip 1 Tests Run Screen 6-5 Stop Field 6-6 Exit Test System 6-6 Troubleshooting Flow Chart 6-8 Endplate Overhang 6-14
4-4. 4-5. 6-1. 6-2. 6-3. 6-4. 6-5. 6-6. 6-7. 6-8. 6-9. 6-10. 6-11	Aujustitient For Location 4-4 Startup Screen 4-5 Pod Threshold Field 4-5 HP 16510A State/Timing Analyzer Block Diagram 6-1 Startup Screen 6-3 Load Test System 6-4 Test System Screen 6-4 Main Test menu 6-5 Chip 1 Tests Run Screen 6-5 Stop Field 6-6 Exit Test System 6-6 Troubleshooting Flow Chart 6-8 Endplate Overhang 6-14 Cable Position 6-15
4-4. 4-5. 6-1. 6-2. 6-3. 6-3. 6-4. 6-5. 6-6. 6-7. 6-8. 6-9. 6-10. 6-11. 6-12.	Aujustment For Euclation 4-4 Startup Screen 4-5 Pod Threshold Field 4-5 HP 16510A State/Timing Analyzer Block Diagram 6-1 Startup Screen 6-3 Load Test System 6-4 Test System Screen 6-4 Main Test menu 6-5 Chip 1 Tests Run Screen 6-5 Stop Field 6-6 Exit Test System 6-6 Troubleshooting Flow Chart 6-8 Endplate Overhang 6-14 Cable Position 6-15
4-4. 4-5. 6-1. 6-2. 6-3. 6-3. 6-4. 6-5. 6-6. 6-7. 6-8. 6-9. 6-10. 6-11. 6-12. 6-12.	Augustment Por Location 4-4 Startup Screen 4-5 Pod Threshold Field 4-5 HP 16510A State/Timing Analyzer Block Diagram 6-1 Startup Screen 6-3 Load Test System 6-4 Test System Screen 6-4 Main Test menu 6-5 Chip 1 Tests Run Screen 6-5 Stop Field 6-6 Exit Test System 6-6 Troubleshooting Flow Chart 6-8 Endplate Overhang 6-14 Cable Position 6-15 Endplate Overhang 6-15 Endplate Overhang 6-15 Endplate Overhang 6-15
4-4. 4-5. 6-1. 6-2. 6-3. 6-3. 6-4. 6-5. 6-6. 6-7. 6-8. 6-9. 6-10. 6-11. 6-12. 6-13.	Augustment For Ebration 4-4 Startup Screen 4-5 Pod Threshold Field 4-5 HP 16510A State/Timing Analyzer Block Diagram 6-1 Startup Screen 6-3 Load Test System 6-4 Test System Screen 6-4 Main Test menu 6-5 Chip 1 Tests Run Screen 6-5 Stop Field 6-6 Exit Test System 6-6 Troubleshooting Flow Chart 6-8 Endplate Overhang 6-14 Cable Position 6-16 Endplate Overhang 6-16
4-4. 4-5. 6-1. 6-2. 6-3. 6-3. 6-4. 6-5. 6-6. 6-7. 6-8. 6-9. 6-10. 6-11. 6-12. 6-13. 6-14.	Augustinent Por Location4-4Startup Screen4-5Pod Threshold Field4-5HP 16510A State/Timing Analyzer Block Diagram6-1Startup Screen6-3Load Test System6-4Test System Screen6-4Main Test menu6-5Chip 1 Tests Run Screen6-5Stop Field6-6Exit Test System6-6Troubleshooting Flow Chart6-8Endplate Overhang6-14Cable Position6-15Endplate Overhang6-16Endplate Overhang6-17Card On Antistatic Mat6-18
4-4. 4-5. 6-1. 6-2. 6-3. 6-3. 6-4. 6-5. 6-6. 6-7. 6-8. 6-9. 6-10. 6-11. 6-12. 6-13. 6-14. 6-15.	Augustment Por Decator4-4Startup Screen4-5Pod Threshold Field4-5HP 16510A State/Timing Analyzer Block Diagram6-1Startup Screen6-3Load Test System6-4Test System Screen6-4Main Test menu6-5Chip 1 Tests Run Screen6-5Stop Field6-6Exit Test System6-6Troubleshooting Flow Chart6-8Endplate Overhang6-14Cable Position6-15Endplate Overhang6-16Endplate Overhang6-17Card On Antistatic Mat6-18Retainer And Screws6-18

TABLE OF CONTENTS

GENERAL INFORMATION

1.1.	Introduction	1-1
1-2.	Modules Covered By Manual	1-1
1-3.	Safety Requirements	1-1
1-4.	Product Description	1-2
1-5.	Accessories Supplied	1-2
1-6.	Accessories Available	1-2
1-7.	Specifications	1-2
1-8.	Operating Characteristics	1-2
1-9.	Recommended Test Equipment	1-2

1-1. INTRODUCTION

This service manual contains information for testing, adjusting, and servicing the HP 16510A State/Timing Module. Also included are installation procedures and a list of recommended test equipment. This manual is divided into six sections as follows:

- I General Information
- II Installation
- III Performance Tests
- IV Adjustments
- V Replaceable Parts
- VI Service

Information for operating, programming, and interfacing the HP 16510A State/Timing Module is contained in the HP 16510A State/Timing Operating and Programming Manual supplied with each module.

The General Information Section includes safety requirements, a product description, and a list of accessories supplied and of accessories available. Also included are tables listing specifications and operating characteristics, and a list of recommended test equipment.

Listed on the title page of this manual is a Microfiche part number. This number can be used to order 4 X 6 inch microfilm transparencies of the manual. Each microfiche contains up to 96 photo-duplicates of the manual pages. The microfiche package also includes the latest Manual Changes supplement as well as pertinent Service Notes.

SECTION I GENERAL INFORMATION

To complete the service documentation for your system, place this service manual in the 3-ring binder with your Logic Analysis System Service Manual.

1-2. MODULES COVERED BY THIS MANUAL

The information covered in this manual is for the HP 16510A State/Timing Module. If the card has changed, a new card number will be assigned and the manual will be accompanied by a Manual Changes Supplement. This supplement explains the changes and how to adapt the manual to the newer card.

In addition to the change information, the supplement may contain information for correcting errors in the manual. To keep this manual as current and accurate as possible, Hewlett-Packard recommends that you periodically request the latest Manual Changes Supplement.

1-3. SAFETY REQUIREMENTS

Specific warnings, cautions, and instructions are placed wherever applicable throughout the manual. These must be observed during all phases of operation, service, and repair of the module. Failure to comply with them violates safety standards of design, manufacture, and intended use of this module. Hewlett-Packard assumes no liability for the failure of the customer to comply with these safety requirements.

1-4. PRODUCT DESCRIPTION

The HP 16510A State/Timing Module is an 80 channel, 25 MHz state, 100 MHz timing logic analyzer. It can be configured as two independent state analyzers or one state and one timing analyzer. Some of the main features are:

- Simultaneous state/state, or simultaneous state/timing analysis.
- Time interval; number of states; pattern search; minimum, maximum, and average time interval statistics.
- Uses transitional timing to store data only when there is a transition.
- 5 clock inputs, 4 clock qualifiers, storage qualification, time and number of state tagging, and prestore.
- Small lightweight probing.

1-5. ACCESSORIES SUPPLIED

The following accessories are supplied with the HP 16510A State/Timing module. Quantity one unless shown otherwise.

- Operating manual set
- Service manual
- 16 Channel Lead Sets, grey tip (HP 01650-61608) Qty 5
- 16 Channel Probe Cable (HP 16510-61602) Qty 2

- 16 Channel Probe Cable (HP 16510-61603) Qty 3
- Grabbers (Set of 20) (HP 5959-0288) Qty 5

1-6. ACCESSORIES AVAILABLE

- Termination adapter (HP 01650-63201)
- Service Data Supplement (16510-90903)

1-7. SPECIFICATIONS

Module specifications are listed in Table 1-1. These specifications are the performance standards against which the module is tested.

1-8. OPERATING CHARACTERISTICS

Table 1-2 is a listing of the module operating characteristics. The operating characteristics are not specifications, but are typical operating characteristics included as additional information for the user.

1-9. RECOMMENDED TEST EQUIPMENT

Equipment required to test and maintain the HP 16510A State/Timing Module is listed in table 1-3. Other equipment may be substituted if it meets or exceeds the critical specifications listed in the table.

HP 16510A SPECIFICATIONS

PROBES

Minimum Swing: 600 mV peak-to-peak.

Threshold Accuracy:	Voltage Range	Accuracy
	-2.0V to +2.0V	±150 mV
	-9.9V to -2.1V	±300 mV
	+2.1V to +9.9V	±300 mV

Dynamic Range: ± 10 volts about the threshold.

STATE MODE

Clock Repetition Rate:

Single phase is 25 MHz maximum. With time or state counting, minimum time between states is 60 ns. Both mixed and demultiplexed clocking use master-slave clock timing; master clock must follow slave clock by at least 10 ns and precede the next slave clock by >50 ns.

Clock Pulse Width: ≥ 10 ns at threshold.

Setup Time: Data must be present prior to clock transition, \geq 10 ns.

Hold Time:

Data must be present after rising clock transition on all pods; 0 ns.

Data must be present after falling clock transition on pods 1,3 and 5; 0 ns.

Data must be present after falling clock transition on pods 2 and 4; 1 ns.

TIMING MODE

Minimum Detectable Glitch: 5 ns wide at the threshold.

HP 16510A OPERATING CHARACTERISTICS

PROBES

Input RC: 100 K Ω ±2% shunted by approximately 8 pF at the probe tip.

TTL Threshold Preset: +1.6 volts.

ECL Threshold Preset: -1.3 volts.

Threshold Range: -9.9 to +9.9 volts in 0.1V increments.

Threshold Setting:

Threshold levels may be defined for pods 1, 2, and 3 on an individual basis and one threshold may be defined for pods 4 and 5.

Minimum Input Overdrive: 250 mV or 30% of the input amplitude, whichever is greater.

Maximum Voltage: ±40 volts peak.

MEASURMENT CONFIGURATIONS

Analyzer Configurations:	Analyzer 1	Analyzer 2
	Timing	Off
	Off	Timing
	State	Off
	Off	State
	Timing	State
	State	Timing
	State	State
	Off	Off

Channel Assignment:

Each group of 16 channels (a pod) can be assigned to Analyzer 1, Analyzer 2, or remain unassigned. The HP 16510A contains 5 pods.

STATE ANALVEIS	•
STATE ANALISIS	
MEMORY	
Data Acquisition:	1024 samples/channel.
TRACE SPECIFICATION	
Clocks:	
	Five clocks are available and can be used by either one or two state analyzers at any time. Clock edges can be ORed together and operate in single phase, two phase demultiplexing, or two phase mixed mode. Clock edge is selectable as positive, negative, or both edges for each clock.
Clock Qualifier:	
	The high or low level of up to four clocks can be ANDed with the clock specification. Setup time: 20 ns; hold time: 5 ns.
Pattern Recognizers:	Each recognizer is the AND combination of bit (0, 1, or X) patterns
	analyzer is on. Four are available to each analyzer when two state analyzers are on.
Range Recognizers:	
	Recognizes data which is numerically between or on two specified patterns (ANDed combination of 0s and/or 1s). One range term is available and is assigned to the first state analyzer turned on. The maximum size is 32 bits.
Qualifier:	
	A user-specified term that can be anystate, nostate, a single pattern recognizer, range recognizer, or logical combination of pattern and range recognizers.
Sequence Levels:	
	There are eight levels available to determine the sequence of events required for trigger. The trigger term can occur anywhere in the first seven sequence levels.
Branching:	
	Each sequence level has a branching qualifier. When satisfied, the analyzer will restart the sequence or branch to another sequence level.

Occurrence Counter:	Sequence qualifier may be specified to occur up to 65535 times before advancing to the next level.	
Storage Qualification:	Each sequence level has a storage qualifier that specifies the states that are to be stored.	
Enable/Disable:	Defines a window of post-trigger storage. States stored in this win-	
Prestore:	Stores two qualified states that precede states that are stored.	
TAGGING		
State Tagging:	Counts the number of qualified states between each stored state. Measurement can be shown relative to the previous state or relative to trigger. Maximum count is 4.4×10^{12} .	
Time Tagging:	Measures the time between stored states, relative to either the previous state or the trigger. Maximum lime between states is 48 hours.	
	With tagging on, the acquisition memory is halved; minimum time between states is 60 ns.	
SYMBOLS		
Pattern Symbols:	User can define a mnemonic for the specific bit pattern of a label. When data display is SYMBOL, mnemonic is displayed where the bit pattern occurs. Bit pattern can include 0s, 1s, and don't cares.	
Range Symbols:	User can define a mnemonic covering a range of values. Bit pattern for lower and upper limits must be defined as a pattern of 0s and 1s. When data display is SYMBOL, values within the specified range are displayed as mnemonic + offset from base of range.	
Number of Pattern and Range Symbols: 100 per analyzer.		
	Symbols can be down-loaded over RS-232-C.	

TIMING ANALYSIS

TRANSITIONAL TIMING MODE

Sample is stored in acquisition memory only when the data changes. A time tag stored with each sample allows reconstruction of waveform display. Time covered by a full memory acquisition varies with the number of pattern changes in the data.

Sample Period: 10 ns.

Maximum Time Covered By Data: 5000 seconds.

Minimum Time Covered by Data: 10.24 μ s.

GLITCH CAPTURE MODE

Data sample and glitch information stored every sample period.

Sample Period:

20 ns to 50 ms in a 1-2-5 sequence dependent on s/div and delay settings.

Memory Depth: 512 samples/channel.

Time Covered by Data: Sample period X 512.

WAVEFORM DISPLAY

Sec/div:

10 ns to 100 s; 0.01% resolution.

Delay:

-2500 s to 2500 s; presence of data dependent on the number of transitions in data between trigger and trigger plus delay (transitional timing).

Accumulate:

Waveform display is not erased between successive acquisitions.

Overlay Mode:

Mulliple channels can be displayed on one waveform display line. Primary use is to view summary of bus activity.

Maximum Number Of Displayed Waveforms: 24

TIME INTERVAL ACCUP	ACY
Channel to Channel S	kew: 4 ns typical.
Time Interval Accurac	sy:
	± (sample period + channel-to-channel skew + 0.01% of time interval reading).
	DN
Asynchronous Pattern	1 :
	Trigger on an asynchronous pattern less than or greater than specified duration. Pattern is the logical AND of specified low, high, or don't care for each assigned channel. If pattern is valid but dura- tion is invalid, there is a 20 ns reset time before looking for patterns again.
Greater Than Duration	n:
	Minimum duration is 30 ns to 10 ms with 10 ns or 0.01% resolution, whichever is greater. Accuracy is +0 ns to -20 ns. Trigger occurs at pattern + duration.
Less Than Duration:	
	Maximum duration is 40 ns to 10 ms with 10 ns or 0.01% resolution, whichever is greater. Pattern must be valid for at least 20 ns. Accuracy is +20 ns to -0 ns. Trigger occurs at the end of the pattern.
Glitch/Edge Triggerin	g:
	Trigger on glitch or edge following valid duration of asynchronous pattern while the pattern is still present. Edge can be specified as rising, falling or either. Less than duration forces glitch and edge triggering off.

MEASUREMENT AND DISPLAY FUNCTIONS

AUTOSCALE (TIMING ANALYZER ONLY)

Autoscale searches for and displays channels with activity on the pods assigned to the timing analyzer.

ACQUISITION SPECIFICATIONS

Arming:

Each analyzer can be armed by the run key, the other analyzer, or the Intermodule Bus.

Trace Mode:

Single mode acquires data once per trace specification; repetitive mode repeats single mode acquisitions until stop is pressed or until time interval between two specified patterns is less than or greater than a specified value, or within or not within a specified range. There is only one trace mode when two analyzers are on.

LABELS

Channels may be grouped together and given a six character name. Up to 20 labels in each analyzer may be assigned with up to 32 channels per label. Primary use is for naming groups of channels such as address, data, and control busses.

INDICATORS

Activity Indicators:	Provided in the Configuration, State Format, and Timing Format menus for identifying high, low, or changing states on the inputs.
Markers:	Two markers (X and 0) are shown as dashed lines on the display.
Trigger:	Displayed as a vertical dashed line in the timing waveform display and as line 0 in the state listing display.
MARKER FUNCTIONS	
Time Interval:	The X and 0 markers measure the time interval between one point on a timing waveform and trigger, two points on the same timing waveform, two points on different waveforms, or two states (time tagging on).

Dalla States (State Ar	
Della States (State Ar	nalyzer Only):
	The X and 0 markers measure the number of tagged states betweer one state and trigger, or between two states.
Patterns:	The X and 0 markers can be used to locate the nth occurrence of a specified pattern before or after trigger, or after the beginning of data. The 0 marker can also find the nth occurrence of a pattern before or after the X marker.
Statistics:	X to 0 marker statistics are calculated for repetitive acquisitions. Patterns must be specified for both markers and statistics are kept only when both patterns can be found in an acquisition. Statistics are minimum X to 0 time, maximum X to 0 time, average X to 0 time, and ratio of valid runs to total runs.
RUN/STOP FUNCTIONS	
Run:	Slarts acquisition of data in specified trace mode.
Stop:	In single trace mode or the first run of a repetitive acquisition, STOF halts acquisition and displays the current acquisition data. For sub- sequent runs in repetitive mode, STOP halts acquisition of data and does not change current display.
DATA DISPLAY/ENTRY	
Display Modes:	State listing; timing waveforms; interleaved, time-correlated listing of two state analyzers (time tagging on); time-correlated state listing and timing waveform display (state listing in upper half, timing waveform in lower half, and time tagging on).
Timing Waveform:	Pattern readout of timing waveforms at X or 0 marker.

AUXILIARY POWER

Power Through Cables:

2/3 amp @ 5V per cable. 2 amp @ 5V per HP 16510A

Current Draw Per Card:

3 amp @ 5V per HP 16510A

OPERATING ENVIRONMENT

Temperature:

Instrument, 0 ° to 55 ° C (+32 ° to 131 ° F). Probe lead sets and cables, 0 ° to 65 ° C (+32 ° to 149 ° F).

Humidity:

Instrument, up to 95% relative humidity at +40 ° C (+104 ° F).

Altitude: To 4600 m (15,000 ft).

Vibration:

Operation: Random vibration 5-500 Hz, 10 minutes per axis, ~0.3 g (rms).

Non-operating:

Random vibration 5-500 Hz, 10 minutes per axis, ~ 2.41 g (rms); and swept sine resonant search, 5-500 Hz, 0.75 g (0-peak), 5 minute resonant dwell @ 4 resonances per axis.

INSTRUMENT	CRITICAL SPECIFICATIONS	RECOMMENDED MODEL	USE*	
OSCILLOSCOPE	dual channel dc to 300 MHz	HP 54201A	Р, Т	
PULSE GENERATOR	5 ns pulse width 20 ns period 1.3 ns risetime double pulse	HP 8161A/020	Ρ	
POWER SUPPLY	+ or - 10.2 V output current: 0 - 0.4 amperes	HP 6216B	Ρ	
POWER SPLITTER	50 ohms dc to 300 MHz	HP 11549A	Ρ	
ADAPTER	Type N male to BNC female (qty 2)	HP 1250-0780	P.	
ADAPTER	Type N male to BNC male	HP 1250-0082	Р	
DMM	3.5 digit resolution	HP 3478A	Ρ, Α	
EXTENDER BOARD	No Substitute	HP 16500-69004	А, Т	
50 Ohm Feedthru	Qty 2	HP 10100C	Р	
* P=Performance Tests A=Adjustments T=Troubleshooting				

Table 1-3. Recommended Test Equipment

TABLE OF CONTENTS

INSTALLATION

2-1.	Introduction	2-1
2-2.	Initial Inspection	2-1
2-3.	Preparation For Use	2-1
2-4.	Power Requirements	2-1
2-5.	Safety Requirements	2-1
2-6.	Probe Cable Installation	2-1
2-7.	Installation	2-1
2-8.	Module Installation	2-2
2-9.	Operating Environment	2-4
2-10.	Storage	2-4
2-11.	Packaging	2-4
2-12.	Tagging For Service	2-4

SECTION II

2-1. INTRODUCTION

This section explains, how to initially inspect the HP 16510A State/Timing Module, how to prepare it for use, storage and shipment. Also included are procedures for module installation.

2-2. INITIAL INSPECTION

Inspect the shipping container for damage. If the shipping container or cushioning material is damaged, it should be kept until the contents of the shipment have been checked for completeness and the module has been checked mechanically and electrically. The contents of the shipment should be as listed in the "ACCESSORIES SUPPLIES" paragraph located in Section I.

Procedures for checking electrical performance are in Section III. If the contents of the container are incomplete, there is mechanical damage or defect, or the instrument does not pass the performance tests, notify the nearest Hewlett-Packard office.

If the shipping container is damaged, or the cushioning material shows signs of stress, notify the carrier as well as the Hewlett-Packard office. Keep the shipping material so the carrier can inspection it. The Hewlett-Packard office will arrange for repair or replacement at Hewlett-Packard's option without waiting for claim settlement.

2-3. PREPARATION FOR USE

WARNING

Read the Safety Considerations in the front of this manual and in Section I before installing or operating this module.

2-4. POWER REQUIREMENTS

All power supplies required for operating the HP 16510A State/Timing Module are supplied to the module through the backplane connector.

2-5. SAFETY REQUIREMENTS

Specific warnings, cautions, and instructions are placed wherever applicable throughout the manual. These must be observed during all phases of operation, service, and repair of the module. Failure to comply with them violates safety standards of design, manufacture, and intended use of this module. Hewlett-Packard assumes no liability for the failure of the customer to comply with these safety requirements.

2-6. PROBE CABLE INSTALLATION

The HP 16510A State/Timing Module comes with probe cables installed by the factory. If a cable is to be switched or replaced, refer to "PROBE CABLE REPLACEMENT" in Section VI of this manual.

2-7. INSTALLATION

CAUTION

Do not install, remove or replace the module in the instrument unless the instrument power is turned off.

The HP 16510A State/Timing Module will take up one slot in the card cage. For every additional HP 16510A State/Timing Module you install, you will need an additional slot. They may be installed in any slot and in any order. The installation procedure for the module is shown step-by-step in paragraph 2-8.

2-8. MODULE INSTALLATION

CAUTION

The effects of ELECTROSTATIC DISCHARGE can damage electronic components. Use grounded wriststraps and mats when you are performing any kind of service to this module.

INSTALLATION CONSIDERATIONS:

- The HP 16510A State/Timing Module(s) can be installed in any available card slot and in any order.
- Cards or filler panels below the empty slots intended for module installation do not have to be removed.
- The probe cables do not have to be removed to install the module.

PROCEDURE:

- a. Turn instrument power switch off, unplug power cord and disconnect any input connections.
- b. Starting from the top, loosen thumb screws on filler panel(s) and card(s).
- c. Starting from the top, begin pulling card(s) and filler panel(s) out half way. See figure 2-1.



Figure 2-1. Endplate Overlap

- d. Lay the cable(s) flat and pointing out to the rear of the card. See figure 2-2.
- e. Slide the analyzer card approximately half way into the card cage.
- f. If you have more analyzer cards to install repeat step d and e.



Figure 2-2. Cable Position

- g. Firmly seat bottom card into backplane connector. Keep applying pressure to the center of card endplate while tightening thumb screws finger tight.
- h. Repeat for all cards and filler panels in a bottom to top order. See figure 2-3.



Figure 2-3. Endplate Overlap

i. Any filler panels that are not used should be kept for future use. Filler panels **must** be installed in all unused card slots for correct air circulation.

2-9. OPERATING ENVIRONMENT

The operating environment is listed in table 1-2 of Section I of this manual. Note should be made of the non-condensing humidity limitation. Condensation within the instrument can cause poor operation or malfunction. Protection should be provided against internal condensation.

The HP 16510A State/Timing Card will operate at all specifications within the temperature and humidity range given in table 1-2. However, reliability is enhanced when operating the module within the following ranges.

Temperature: +20 to +35°C (+68 to +95°F) Humidity: 20% to 80% non-condensing

2-10. STORAGE

The module may be stored or shipped in environments within the following limits:

Temperature: -40°C to +75°C Humidity: Up to 90% at 65°C Altitude: Up to 15,300 meters (50,000 feet)

The module should also be protected from temperature extremes which cause condensation on the module.

2-11. PACKAGING

The following general instructions should be used for repacking the module with commercially available materials.

- Wrap module in anti-static plastic.
- Use a strong shipping container. A double-wall carton made of 350 lb. test material is adequate.
- Use a layer of shock-absorbing material 70 to 100 mm (3 to 4 inch) thick around all sides of the module to provide firm cushioning and prevent movement inside the container.
- Seal shipping container securely.
- Mark shipping container FRAGILE to ensure careful handling.
- In any correspondence, refer to module by model number and board number.

2-12. TAGGING FOR SERVICE

If the module is to be shipped to a Hewlett-Packard office for service or repair, attach a tag showing owner (with address), complete board number, and a description of the service required.

TABLE OF CONTENTS

PERFORMANCE TESTS

3-1.	Introduction	3-1
3-2.	Recommended Test Equipment	3-1
3-3.	Test Record	3-1
3-4.	Performance Test Interval	3-1
3-5.	Performance Test Procedures	3-1
3-6.	Test Connector	3-1
3-7.	Clock, Qualifier, and Data Input Tests	3-2
3-8.	Clock, Qualifier, and Data Input Tests 1	3-2
3-9.	Clock, Qualifier, and Data Input Tests 2	3-6
3-10.	Clock, Qualifier, and Data Input Tests 3	3-9
3-11.	Clock, Qualifier, and Data Input Tests 4	3-12
3-12.	Clock, Qualifier, and Data Input Tests 5	3-16
3-13.	Clock, Qualifier, and Data Input Tests 6	3-19
3-14.	Clock, Qualifier, and Data Input Tests 7	3-22
3-15.	Glitch Test	3-25
3-16.	Threshold Accuracy Test	3-30
3-17.	Dynamic Range Test	3-37

3-1. INTRODUCTION

The procedures in this section test the HP 16510A State/Timing Analyser's electrical performance using the specifications listed in Section I as the performance standards. All tests can be performed without access to the interior of the instrument. At the end of this section is a form that can be used as a record of performance test results.

3-2. RECOMMENDED TEST EQUIPMENT

Equipment recommended for performance tests is listed in table 1-3. Any equipment that satisfies the critical specifications given in the table may be substituted for the recommended models.

3-3. TEST RECORD

Results of performance tests may be tabulated on the Performance Test Record (table 3-1) at the end of the procedures. The test record lists all of the tested specifications and their acceptable limits. The results recorded on the test record may be used for comparison in periodic maintenance and troubleshooting or after repairs and adjustments have been made.

3-4. PERFORMANCE TEST INTERVAL

Periodic performance verification of the HP 16510A State/Timing Module is required at two year intervals. The instrument's performance should be verified after it has been serviced, or if improper operation is suspected. Further checks requiring access to the interior of the instrument are included in the adjustment section, but are not required for the performance verification.

SECTION III PERFORMANCE TESTS

3-5. PERFORMANCE TEST PROCEDURES

All performance tests should be performed at the instruments environmental operating temperature and after a 15-minute warm up period.

3-6. TEST CONNECTOR

The performance tests and adjustments require connecting pulse generator outputs to probe pod inputs. Figure 3-1 is a test connector that may be built to allow testing of multiple channels (up to eight at one time). The test connector consists of a BNC connector and a length of wire. Connecting more than eight channels to the test connector at a time will induce loading of the circuit and true signal representation will degrade. Test results may not be accurate if more than eight channels are connected to the test connector.

The Hewlett-Packard part number for the BNC connector in figure 3-1 is 1250-1032. An equivalent part may be used in place of the Hewlett-Packard part.





3-7. CLOCK, QUALIFIER, AND DATA INPUTS TESTS

3-8. Clock, Qualifier, and Data Inputs Test 1

Description:

This test verifies maximum clock rate with counting mode and the setup and hold times for the falling edge of all clocks to pods 1,3 and 5.

Specification:

Clock repetition rate: With time or state counting mode on, minimum time between states is 60 ns.

Hold time: Data must be present after falling edge of all clocks; 0 ns. Setup time: Data must be present prior to clock transition; \geq 10ns.

Equipment:

Pulse Generator	HP (8161A/020
Oscilloscope	ł	IP 54201A
Power Splitter	ł	HP 11549A
50 Ohm Feedthru (2)	F	IP 10100C
Test Connectors (2) see figure 3-1		

Procedure:

1. Connect the HP 16510A and test equipment as in figure 3-2.



Figure 3-2. Setup for Clock, Qualifier, and Data Inputs Test 1

Note

In this setup, eight channels are connected to test eight channels at a time. Ground lead must be grounded to ensure accurate test results. 2. Adjust pulse generator for the output in figure 3-3.



Figure 3-3. Waveform for Clock, Qualifier, and Data Inputs Test 1

- 3. Assign the pod under test to Analyzer 1 in the Configuration screen as in figure 3-4. Refer to steps a and b if unfamiliar with menus.
 - a. Touch Type field of Analyzer 1 and set to State.
 - b. Assign the pod to be tested to Analyzer 1.



Figure 3-4. Configuration Screen

- 4. Assign appropriate clock, falling edge, and 8 channels of the pod under test to a label in the Format screen as shown in figure 3-5. Refer to steps a and b if unfamiliar with the menus.
 - a. Touch **Clock** field and set appropriate clock for a falling edge.
 - b. Touch Labels and turn labels on.



Figure 3-5. Format Screen

- 5. Set the **Trace** screen without sequencing levels and set **Count** to **States** as shown in figure 3-6. Refer to a and b if unfamiliar with the menus.
 - a. Touch Count and set to Anystate.
 - b. Touch Prestore and set to Off.



Figure 3-6. Trace Screen

6. Touch Run. The Listing screen will be displayed and will show F's for the channels under test. See figure 3-7.



Print Run

Figure 3-7. Listing Screen

Note

To ensure consistent pattern of F's in listing, use Roll field and knob to scroll through State Listing.

- 7. Disconnect the channels under test from the test connector and connect the remaining channels on this pod.
- 8. Assign the remaining eight channels to the label, then repeat step 6.
- 9. Disconnect the pod of channels under test from the probe tip assembly and connect the next pod (pods 1,3 or 5) of data channels to be tested.
- 10. Return to the **Configuration** screen and repeat steps 3 through 9 until all the pods have been tested.
- 11. After pods 1,3 and 5 have been tested, repeat steps 3 through 10 assigning the next clock (clocks J,K,L,M or N).

3-9. Clock, Qualifier, and Data Inputs Test 2

Description:

This performance test verifies the setup and hold time specification for the rising edge transition of all clocks.

Specification:

Setup Time: Data must be present prior to clock transition; \geq 10 ns. Hold Time: Data must be present after rising clock transition; 0 ns.

Equipment:

Pulse Generator	, 8161	A/020
Oscilloscope	HP 5	4201A
Power Splitter	HP 1	1549A
50 Ohm Feedthru (2)	HP 10	0100C
Test Connectors (2) see figure 3-1		

Procedure:

1. Connect the HP 16510A and test equipment as in figure 3-8.



Figure 3-8. Setup for Clock, Qualifier, and Data Inputs Test 2

Note

In this setup, eight channels are connected to test half of the pod at a time. Ground lead must be grounded to ensure accurate test results. 2. Adjust pulse generator for output in figure 3-9.



Figure 3-9. Waveform for Clock, Qualifier, and Data Inputs Test 2

- 3. Assign the pod under test to Analyzer 1 in the Configuration screen as in previous test figure 3-4.
- 4. Assign appropriate clock, rising clock transition, and eight channels of the pod under test to the label in the Format screen as shown in previous test figure 3-5.
- 5. Set up the Trace screen without sequencing levels and set Count to Off as in figure 3-10.



Figure 3-10. Trace Screen

6. Touch Run. The Listing screen will be displayed and will list 0 for the channels under test as in figure 3-11.



Figure 3-11. Listing Screen

- 7. Disconnect the channels under test from the test connector and connect the remaining eight channels of the pod.
- 8. Assign the remaining eight channels to the label, then repeat step 6.
- 9. Disconnect the pod of channels under test from the probe tip assembly and connect the next pod of data channels to be tested.
- 10. Return to Configuration screen and repeat steps 3 through 9 until all pods have been tested.
- 11. After all pods have been tested, repeat steps 3 through 10 for each clock.
3-10. Clock, Qualifier, and Data Inputs Test 3

Description:

This performance test verifies the hold time specifications for the falling clock transitions of all clocks to pods 2 and 4.

Specification:

Hold Time: Data must be present after falling clock transitions; 1 ns.

Equipment:

Pulse Generator	' 816 HP	61A/020 54201A
Power Splitter	HP	11549A
50 Ohm Feedthru (2)	ΗP	10100C
Test Connectors (2) see figure 3-1		

Procedure:

1. Connect the HP 16510A and test equipment as in figure 3-12.



Figure 3-12. Setup for Clock, Qualifier, and Data Inputs Test 3

Note

In this setup, eight channels are connected to test half of the pod at a time. Ground lead must be grounded to ensure accurate test results. 2. Adjust the pulse generator for outputs in figure 3-13. Use double pulse mode of the pulse generator for the clock waveform.



Figure 3-13. Waveforms for Clock, Qualifier, and Data Inputs Test 3

- 3. Assign the pods under test to Analyzer 1 in the Configuration screen as in previous test figure 3-4.
- 4. Assign the falling edge of the appropriate clock and eight channels to label as in previous test figure 3-5.
- 5. Set up the Trace screen without sequencing levels and Count Off as in previous test figure 3-10.
- 6. Touch Run. The Listing screen will be displayed and alternate F's and 0's will be displayed as in figure 3-14.



Figure 3-14. Listing Screen

- 7. Disconnect the channels under test from the test connector and connect the remaining channels of the pod.
- 8. Assign the remaining eight channels to the label, then repeat slep 6.
- 9. Disconnect the pod of data channels under test from the probe tip assembly and connect the next pod (pods 2 and 4) of data channels to be tested.
- 10. Return to **Configuration** screen and repeat steps 3 through 9 until bolh pods have been tested.
- 11. After pods 2 and 4 are tested, repeat steps 4 through 10 with other clocks (J,K,L,M and N).

3-11. Clock, Qualifier, and Data Inputs Test 4

Description:

This test verifies maximum clock rate with counting mode and the setup times for the falling edge of all clocks to pods 2 and 4.

Specification:

Clock repetition rate: With time or state counting mode on, minimum time between states is 60 ns.

Setup time: Data must be present prior to clock transition, ≥10ns.

Equipment:

Pulse Generator HF	· 816	51A/020
Oscilloscope	ΗP	54201A
Power Splitter	ΗP	11549A
50 Ohm Feedthru (2)	ΗP	10100C
Test Connectors (2) see figure 3-1		

Procedure:

1. Connect the HP 16510A and test equipment as in figure 3-15.



Figure 3-15. Setup for Clock, Qualifier, and Data Inputs Test 4

16518/1886/18-87

Note

In this setup, eight channels are connected to test eight channels at a time. Ground lead must be grounded to ensure accurate test results. 2. Adjust pulse generator for the output in figure 3-16.



Figure 3-16. Waveform for Clock, Qualifier, and Data Inputs Test 4

- 3. Assign the pod under test to Analyzer 1 in the Configuration screen as in figure 3-17. Refer to steps a and b if unfamiliar with menus.
 - a. Touch Type field of Analyzer 1 and set to State.
 - b. Assign the pod to be tested to Analyzer 1.



Figure 3-17. Configuration Screen

- 4. Assign appropriate clock, falling edge, and eight channels of the pod under test to a label in the Format screen as shown in figure 3-18. Refer to steps a and b if unfamiliar with the menus.
 - a. Touch Clock field and set appropriate clock for a falling edge.
 - b. Touch Labels and turn labels on.



Figure 3-18. Format Screen

- 5. Set the Trace screen without sequencing levels and set Count to States as shown in figure 3-19. Refer to a and b if unfamiliar with the menus.
 - a. Touch Count and set to Anystate.
 - b. Touch Prestore and set to Off.



Figure 3-19. Trace Screen

6. Touch Run. The Listing screen will be displayed and will show F's for the channels under test. See figure 3-20.



Figure 3-20. Listing Screen

Note

To ensure consistent pattern of F's in listing, use Roll field and knob to scroll through State Listing.

- 7. Disconnect the channels under test from the test connector and connect the remaining eight channels to be tested.
- 8. Assign the remaining eight channels to the label, and repeat step 6.
- 9. Disconnect the pod of channels under test from the probe tip assembly and connect the next pod (pods 2 and 4) of data channels to be tested.
- 10. Return to the **Configuration** screen and repeat steps 3 through 9 until all the pods have been tested.
- 11. After pods 2 and 4 have been tested, repeat steps 3 through 10 assigning the next clock (J,K,L,M and N).

3-12. Clock, Qualifier, and Data Inputs Test 5

Description:

This performance test verifies the minimum swing voltages of the input probes and the maximum clock rate of the HP 16510A when it is in single phase mode.

Specification:

Minimum swing: 600 mV peak-to-peak

Clock repetition rate: Single phase is 25 MHz maximum.

Clock pulse width: ≥ 10 ns at threshold.

Equipment:

Pulse Generator H	IP 8	8161	A/020
Oscilloscope	. ト	1P 5	4201A
50 Ohm Feedthru (2)	. н	IP 1	0100C
Test Connectors (2) see figure 3-1			

Procedure:

1. Connect the HP 16510A and test equipment as in figure 3-21.



Figure 3-21. Setup for Clock, Qualifier, and Data Inputs Test 5

Note

In this setup, eight channels are connected to test half of the pod at a time. Ground lead must be grounded to ensure accurate test results. 2. Adjust pulse generator for the output in figure 3-22. Use double pulse mode of the pulse generator for the clock pulse.



Figure 3-22. Waveforms for Clock, Qualifier, and Data Input Test 5

- 3. Assign pod under test to Analyzer 1 as in previous test figure 3-4.
- 4. Assign appropriate clock, rising clock edge, and channels under test to label in Format screen as in previous test figure 3-5.
- 5. Set up the **Trace** screen without sequencing levels, and **Count Off** as in previous test figure 3-10.
- 6. Touch Run. The Listing screen will be displayed showing alternating F's and O's for the channels under test as in figure 3-23.



Figure 3-23. Listing Screen

,

- 7. Disconnect the channels under test from the test connector and connect the remaining channels.
- 8. Repeat step 6.

.

- 9. Disconnect the pod of data channels under test from the probe tip assembly and connect the next pod of data channels to be tested.
- 10. Return to **Configuration** screen and repeat sleps 3 through 9 until all pods have been tested with each clock.

3-13. Clock, Qualifier, and Data Inputs Test 6

Description:

This performance test verifies the maximum clock rate for mixed mode clocking during state operation.

Specification:

Clock repetition rate: Single phase is 25 MHz maximum. With time or state counting, minimum time between states is 60 ns. Both mixed and demultiplexed clocking use master-slave clock timing; master clock must follow slave clock by at least 10 ns and precede the next slave clock by > 50 ns.

Equipment:

Pulse Generator	ΗP	8161A/020
Oscilloscope	1	HP 54201A
50 Ohm Feedthru	ł	HP 10100C
Test Connectors (2) see figure 3-1		

Procedure:

1. Connect the HP 16510A and lest equipment as in figure 3-24 by connecting channels 0-3 and 8-11 of the pod under test to the test connector. On the slave clock transition the four bits of the lower byle are transferred to the logic analyzer, and on the master clock transition the four bits of the upper byte are transferred to the logic analyzer.



Figure 3-24. Setup for Clock, Qualifier, and Data Inputs Test 6

Note

In this setup, eight channels are connected to test half of the pod at one time. Ground lead must be grounded to ensure accurate test results. 2. Adjust pulse generator for the output in figure 3-25. Use double pulse mode of the pulse generator for clock waveform.



Figure 3-25. Waveforms for Clock, Qualifier, and Data Inputs Test 6

- 3. Assign the pods under test to Analyzer 1 in Configuration screen as in previous test figure 3-4.
- 4. Set up the Format screen as in figure 3-26, assigning the falling clock transition as master and the rising transition as slave. Refer to steps a through c if unfamiliar with the menus.
 - a. Touch Clock field, then touch Mixed Clocks.
 - b. Assign falling clock transition to master clock and rising clock transition to slave clock.
 - c. Assign all channels to pod under test.



Figure 3-26. Format Screen

- 5. Set up Trace screen without sequencing levels, as in previous test figure 3-6, but with Count Off.
- 6. Press RUN. The Listing screen will be displayed as in figure 3-27.



Figure 3-27. Listing Screen

- 7. Disconnect the channels under test from the lest connector and connect the remaining channels (4-7 and 12-15) of the pod.
- 8. Repeat step 6.
- 9. Disconnect the pod of data channels under test from the probe tip assembly and connect the next pod of data channels to be tested.
- 10. Return to **Configuration** screen and repeat steps 3 through 9 until all pods have been tested with each clock.

3-14. Clock, Qualifier, and Data Inputs Test 7

Description:

This performance test verifies the maximum clock rate for demultiplexed clocking during state operation.

Specification:

Clock repetition rate: Single phase is 25 MHz maximum. With time or state counting, minimum time between states is 60 ns. Both mixed and demultiplexed clocking use master-slave clock timing; master clock must follow slave clock by at least 10 ns and precede the next slave clock by > 50 ns.

Equipment:

Pulse Generator	HP 8161A/020
Oscilloscope	
50 Ohm Feedthru	HP 10100C
Test Connectors (2) see figu	ure 3-1

Procedure:

 Connect the HP 16510A and test equipment as in figure 3-28 by connecting channels 0 -7 of the pod under test to test connector.



Figure 3-28. Setup for Clock, Qualifier, and Data Inputs Test 7

Note

In this setup, eight channels are connected to test half of the pod at one time. Ground lead must be grounded to ensure accurate test results. 2. Adjust pulse generator for the output in figure 3-29. Use double pulse mode of pulse generator for clock waveform.



Figure 3-29. Waveforms for Clock, Qualifier, and Data Inputs Test 7

- 3. Assign the pods under test to Analyzer 1 in Configuration screen as shown in previous test figure 3-4.
- 4. Set up the Format screen as in figure 3-30, assigning the falling clock transition as master and the rising transition slave. Refer to steps a through c if unfamiliar with the menus.
 - a. Touch Master I Slave, then Demultiplex.
 - b. Assign falling clock transition to master clock and rising clock transition to slave clock.
 - c. Assign all channels to pod under test.



Figure 3-30. Format Screen

- 5. Set up the Trace screen without sequencing levels as in previous test figure 3-6 but with Count Off.
- 6. Touch Run. The Listing screen will be displayed as in figure 3-31.





- 7. Disconnect the channels under test from the test connector and connect the remaining channels of the pod.
- 8. Repeat step 6.
- 9. Disconnect the pod of data channels under test from the probe tip assembly and connect the next pod of data channels to be tested.
- 10. Return to **Configuration** screen and repeat steps 3 through 9 until all pods have been tested with each clock.

3-15. GLITCH TEST

Description:

This performance test verifies the glitch detection specification.

Specification:

Minimum detectable glitch: 5 ns wide at the threshold.

Equipment:

Pulse Generator		HP 8161A/020
Oscilloscope		HP 54201A
50 Ohm Feedthr	u	HP 10100C
Test Connector ((2) see figure 3-1	

Procedure:

1. Connect the test equipment as in figure 3-32. The clock input is not used for the glitch performance test.





Note

In this setup, eight channels are connected to test half of the pod at one time. Ground lead must be grounded to ensure accurate test results. 2. Set pulse generator for output in figure 3-33.



Figure 3-33. Waveform for Glitch Test

- 3. Set up the **Configuration** screen for assigning of pod under test to **Analyzer 1** as in figure 3-34. Refer to steps a through c if unfamiliar with menus.
 - a. Select Configuration screen.
 - b. Set analyzer Type to Timing.
 - c. Assign pod under lest to Analyzer 1.



Figure 3-34. Configuration Screen

- 4. Set up the Format screen to assign all bits of pod under test to a label as in figure 3-35. Follow steps a and b if unfamiliar with the menus.
 - a. Touch label for pod under test.
 - b. Assign all channels in pod under test to label.



Figure 3-35. Format Screen

.

- 5. Set up the Trace screen as in figure 3-36. Follow steps a through c if unfamiliar with menus.
 - a. Set Acquisition Mode to Glitch.
 - b. Set Find Pattern to all DON'T CARE (X's) and present for >30.00 ns.
 - c. Set Then find Glitch on all channels.





6. Touch **Run**, then drag finger to **Single**. The analyzer will acquire data and show glitches on channels under test as in figure 3-37.

State/Timing C Haveform 1	Print Run
Accumulate Off Sample period = 20.00	0 ns
s/Div 100 ns Delay 0 s Off	
BIT 2	
BIT 3	
BIT 4	
BIT 5 11111111111111111111111111111111111	
BIT 6	

Figure 3-37. Timing Screen

Note

If system clock and data synchronize, glitches may be displayed on the **Timing** screen as valid data transition levels.

- 7. Disconnect channels under test and connect remaining eight channels to be tested.
- 8. Repeat step 6.
- 9. Disconnect pod of data channels under test from probe tip assembly and connect the next pod of data channels to be tested.
- 10. Return to **Configuration** screen and repeat steps 3 through 9 until the pods have been tested.

3-16. THRESHOLD ACCURACY TEST

Description:

This procedure verifies the threshold accuracy within the three ranges stated in the specification.

Specification:

Threshold accuracy: 150 mV accuracy over the range -2.0 to +2.0 volts; 300 mV accuracy over the ranges -9.9 to -2.1 volts and +2.1 to +9.9 volts.

Equipment:

Power Supply HP 6216B Test Connector (2) see figure 3-1

Procedure:

1. Connect the test equipment as in figure 3-38.



Figure 3-38. Setup for Threshold Accuracy Test

Note

In this setup, eight channels are connected to test half of the pod at a time. Ground lead must be grounded to ensure accurate test results.

- 2. Set up the **Configuration** screen for assigning pod under test to **Analyzer 1** as in figure 3-39. Follow steps a and b if unfamiliar with menus.
 - a. Select Configuration screen.
 - b. Assign pod under test to Analyzer 1.



Figure 3-39. Configuration Screen

- 3. Configure the Format screen for User defined pod threshold of +0.0 V for the pod under test and assign all bits of the pod to a label as in figure 3-40. Refer to steps a through c if unfamiliar with menus.
 - a. Select Format screen.
 - b. Assign User defined pod threshold.
 - c. Assign all bits of pod under test to label.



Figure 3-40. Format Screen

- 4. Configure the Trace screen for Glitch Acquisition mode as in figure 3-41. Follow steps a through d if unfamiliar with menus.
 - a. Select Trace screen.
 - b. Assign Glitch Acquisition mode.
 - c. Set Find Pattern to all DON'T CARE (x's) and present for >30.00 ns.
 - d. Set Then find Glitch on all channels.



Figure 3-41. Trace Screen

5. Adjust the power supply output for +150 mV.

.

6. Press Run, then drag finger to Single. Data displayed on Waveform screen will all be high for the pod under test as in figure 3-42.

Stat	e/Timing C) (Waveform 1)	Print Run
Accur	nulate ff Sample per	iod = 20.000 ns
\$/D1 100	v ns Delay Markers Off	
BIT	<u>ol</u>	
BIT	1	
BIT	2	
BIT	3	
віт	4	
віт	5	
BIT	6	
BTT	7	

Figure 3-42. Waveform Screen

- 7. Adjust power supply for output of -150 mV.
- 8. Touch Run. Data displayed on the Waveform screen will be all low for the channels under test as in figure 3-43.

State	/Timing C Hoveform 1 (Print) Run				
Accum	Accumulate Off Sample period - 20.000 ns				
s/Div 100	s/Div Delay 100 ns 0 s Off				
BIT					
BIT	1				
віт	2				
віт :	3				
BIT	4				
BIT S	5				
BIT	5				
BIT	7				

Figure 3-43. Waveform Screen

- 9. Return to the Format screen and change User defined Pod Threshold to +9.9 V as in figure 3-44. Refer to steps a and b if unfamiliar with menus.
 - a. Touch Waveform, then touch Format.
 - b. Touch the pod threshold level assignment field and set to new level.



Figure 3-44. Format Screen

- 10. Adjust power supply for output of +10.2 V.
- 11. Touch Run. Data displayed on the Waveform screen will be all high for the pod under test as in previous figure 3-42.
- 12. Adjust power supply for output of +9.6 V.
- 13. Touch Run. Data displayed on the Waveform screen will be all low as in previous figure 3-43.

14. Change the User defined Pod Threshold in the Format screen to -9.9 V as in figure 3-45.



Figure 3-45. Format Screen

- 15. Adjust power supply for output of -9.6 V.
- 16. Touch Run. Data displayed in the Waveform screen will be all high for pod under test as in figure 3-42.
- 17. Adjust power supply for output of -10.2 V.
- 18. Touch Run. Data displayed in the Waveform screen will be all low for pod under test as in figure 3-43.
- 19. Disconnect the eight channels connected to test connector and connect remaining channels of pod to be tested.
- 20. Repeat steps 14 through 18 and then steps 3 through 13.
- 21. Disconnect pod of data channels under test from probe tip assembly and connect next pod of data channels to be tested.
- 22. Return to **Configuration** screen and repeat steps 2 through 21 until all pods have been tested.

3-17. DYNAMIC RANGE TEST

Description:

This procedure verifies the dynamic range of the threshold of each pod.

Specification:

Dynamic Range: ±10 volts about the threshold.

Equipment:

```
Power Supply ...... HP 6216B
Test Connector (2) see figure 3-1
```

Procedure:

1. Connect the test equipment as in figure 3-46.



Figure 3-46. Setup for Dynamic Range Test

Note

In this setup, eight channels are connected to test half of the pod at a time. Ground lead must be grounded to ensure accurate test results.

- 2. Set up the **Configuration** screen for assigning of the pod under test to **Analyzer 1** as In figure 3-47.
 - a. Select Configuration screen.
 - b. Assign pod under test to Analyzer 1.



Figure 3-47. Configuration Screen

3. Configure the Format screen for User defined pod threshold of -1.0 V for the pod under test and assign all the bits of the pod to a label as in figure 3-48.



Figure 3-48. Format Screen

- 4. Configure the Trace screen for Glitch Acquisition mode as in figure 3-49. Refer to steps a through c if unfamiliar with menus.
 - a. Select Trace screen and assign Glitch Acquisition mode.
 - b. Set Find Pattern to all DON'T CARE (X's) and present for >30.00 ns.
 - c. Set Then find Glitch on all channels.



Figure 3-49. Trace Screen

5. Adjust the power supply output for +9.0 V.

6. Touch Run. Data displayed on Waveform screen will be all high for pod under test as in figure 3-50.



Figure 3-50. Waveform Screen

- 7. Adjust power supply for output of -9.0 V.
- 8. Change Format screen for threshold of +1.0 V.
- 9. Touch Run. Data displayed on the Waveform screen will be all low for channels under test as in figure 3-51.

.

.

State, Accumu Off S/Div 100 n	/Timing C) Haveform 1 Print Stop (HACHINE 1 ' Haiting for Trigger Sample period = 20.000 ns Delay 0 s) Markers Off
BIT O	
BIT 1	
BIT 2	
BIT 3	······································
BIT 4	
BIT 5	
BIT 6	
BIT 7	

Figure 3-51. Waveform Screen

- 10. Disconnect channels under test and connect remaining eight channels of pod being tested.
- 11. Repeat steps 3, 5, and 6 through 9.
- 12. Disconnect pod of data channels under test from probe tip assembly and connect next pod of data channels to be tested.
- 13. Return to Configuration screen and repeat steps 2 through 12 until all pods are tested.

.

Table 3-1. Performance Test Record

Hewlett-Pac Model 1651 State/Timir Board Number	ckard IOA ng Card Recommended Calibratic Interval 24 Months	Tested by Work Order No Date Tested
PARAGRAPH	ТЕЅТ	RESULTS
3-8	CLOCK, QUALIFIER, AND DATA INPUTS TEST 1	Passed Failed POD1 POD3 POD5
3-9	CLOCK, QUALIFIER, AND DATA INPUTS TEST 2	POD1
3-10	CLOCK, QUALIFIER, AND DATA INPUTS TEST 3	POD2 POD4
3-11	CLOCK, QUALIFIER, AND DATA INPUTS TEST 4	POD2 POD4
3-12	CLOCK, QUALIFIER, AND DATA INPUTS TEST 5	POD1
3-13	CLOCK, QUALIFIER, AND DATA INPUTS TEST 6	POD1 POD2 POD3 POD4 POD5

PARAGRAPH	TEST	RESULTS		
3-14	CLOCK, QUALIFIER, AND DATA INPUTS TEST 7	Passed Failed POD1		
3-15	GLITCH TEST	POD1 POD2 POD3 POD4 POD5		
3-16	THRESHOLD ACCURACY TEST	POD1 POD2 POD3 POD4 POD5		
3-17	DYNAMIC RANGE TEST	POD1 POD2 POD3 POD4 POD5		

Table 3-1. Performance Test Record (cont.)

TABLE OF CONTENTS

ADJUSTMENTS

4-1.	Introduction	4-1
4-2.	Calibration Interval	4-1
4-3.	Safety Requirements	4-1
4-4.	Recommended Test Equipment	4-1
4-5.	Extender Board Installation	4-1
4-6.	Instrument Warmup	4-4
4-7.	Adjustment And Calibration Check	4-4
Extender Board Installation (cont.)

CAUTION

The effects of ELECTROSTATIC DISCHARGE can damage electronic components. Grounded wriststraps and mats should be used when performing any kind of service to this module.

INSTALLATION CONSIDERATIONS:

- Any empty slots may be used in the card cage.
- If there are other modules installed in the card cage, it will be easier to use the same slot that the HP 16510A card came out of.
- Cards or filler panels below the slot intended for extender board installation do not have to be removed.

PROCEDURE:

- a. Turn instrument power switch off, unplug power cord and disconnect any input connections.
- b. Starting from the top, loosen thumb screws on filler panel(s) and card(s).
- c. Starting from the top, begin pulling card(s) and filler panel(s) out half way. See figure 4-1.



Figure 4-1. Endplate Overlap

- d. Pull card to be serviced, completely out.
- e. Push all other cards back into card cage, but **not completely in**, so they won't be in the way for extender board installation.

- f. Slide extender board completely into card cage making sure it is firmly seated in backplane connecter.
- g. Plug HP 16510A card into extender board. See figure 4-2.



Figure 4-2. Extender Board and Module

4-6. INSTRUMENT WARMUP

Adjustments or calibration checks should be performed at the instruments environmental ambient temperature and after a 15 minute warm-up.

4-7. ADJUSTMENT AND CALIBRATION CHECK

There is one calibration check on the HP 16510A card. If calibration is out, there will be one adjustment to make. This adjustment is preset at the factory and normally **should not** need adjustment. If, after referring to section 3-4, "PERFORMANCE TEST INTERVAL", the reference voltage is suspected as a problem, perform the following procedure.

DESCRIPTION:

This procedure will check and adjust the +5 Volt reference for the D/A converter.

EQUIPMENT:

DMM HP 3478A

PROCEDURE:

a. Connect the positive lead from the multimeter to the TP and the negative lead to the TP GND. For the location of the test points and the adjustable resistor, refer to figure 4-3.





- b. Select a range on the multimeter that will measure as close to +5.000 Volts as possible.
- c. From the startup screen shown in figure 4-4, touch these fields in the ordered sequence below:
 - 1. System
 - 2. State/Timing (If multiple HP 16510A cards, pick one to be adjusted)
 - 3. Configuration
 - 4. Format



Figure 4-4. Startup Screen

d. Touch the pod threshold field as shown in figure 4-5.





e. Touch User and set threshold to +9.9 Volts, then touch Done.

- f. With a non-metallic adjustment tool, adjust the variable resistor R76 until the multimeter reads 0.99 Volts (± 0.001 V).
- g. Set user defined threshold level to -9.9 Volts.
- h. Read the voltage displayed and note the difference between this reading and -0.99 Volts. Adjust R76 so this difference in halved (± 0.001 V).

Examples:

If reading is + 0.95 V, the difference is .04 V. Adjust R76 for + 0.97 V.

If reading is + 0.97 V, the difference is .02 V. Adjust R76 for + 0.98 V.

- i. Turn instrument off and unplug the power cord.
- j. Disconnect test equipment and remove the HP 16510A card from the extender board.
- k. Remove the extender board from the mainframe.
- I. To reinstall the module, refer to steps d through i of paragraph 2-8, "MODULE INSTALLATION".

SECTION IV ADJUSTMENTS

4-1. INTRODUCTION

This section provides information on when to calibrate the module and how to calibrate, adjust and warm up the module. Also included in this section are equipment setups, a list of recommended test equipment and a procedure for installation of the extender board.

4-2. CALIBRATION INTERVAL

To maintain proper operation of the HP 16510A State/Timing Module, calibration should be performed at approximately two year intervals when the instrument is being used under normal operating conditions. If the instrument is used more than one shift per day, it may have to be calibrated more often.

New modules are preadjusted at the factory to meet the specifications listed in Section 1 of this manual. Before any adjustments are made to the module, the performance tests in Section III should be done. If the performance tests are within specifications, then adjustments are not necessary. If adjustments are necessary, refer to the safety summary at the front of this manual.

4-3. SAFETY REQUIREMENTS

Specific warnings, cautions, and instructions are placed wherever applicable throughout the manual. These must be observed during all phases of operation, service, and repair of the module. Failure to comply with them violates safety standards of design, manufacture, and intended use of this module. Hewlett-Packard assumes no liability for the failure of the customer to comply with these safety requirements.

4-4. RECOMMENDED TEST EQUIPMENT

Recommended adjustment test equipment is listed in table 1-3. Any equipment that satisfies the critical specifications given in the table may be substituted for the recommended models.

4-5. EXTENDER BOARD INSTALLATION

Before any adjustments or calibration checks are done, the HP 16510A Card must be installed on an extender board. The procedure for this installation is on the next page.

TABLE OF CONTENTS

REPLACEABLE PARTS

5-1.	Introduction	5-1
5-2.	Abbreviations	5-1
5-3.	Replaceable Parts List	5-1
5-4.	Ordering Information	5-1
5-5.	Exchange Assemblies	5-1
5-6.	Direct Mail order System	5-2

SECTION V REPLACEABLE PARTS

5-1. INTRODUCTION

This section contains parts and ordering information for the HP 16510A State/Timing Module. Table 5-1 lists the reference designations and abbreviations used throughout this manual. Table 5-2 lists all replaceable parts by reference designator.

5-2. ABBREVIATIONS

Table 5-1 lists abbreviations used throughout the manual. In some cases two forms of the abbreviations are used, one in all capital letters, the other partially or not capitalized. This was done because the abbreviations in the parts list are always all capitals. However, in other parts of the manual other abbreviation forms are used with both lower and uppercase letters.

5-3. REPLACEABLE PARTS LIST

Table 5-2 lists replaceable parts and is organized as follows:

- a. Electrical assemblies in alphanumerical order by reference designation.
- b. Chassis-mounted parts in alphanumerical order by reference designation.
- c. Electrical assemblies and their components in alphanumerical order by reference designation.

The information given for each part consists of the following:

- a. Complete reference designation.
- b. Hewlett-Packard part number.
- c. Total quantity (Qty) of instrument.

d. Description of part.

e. Check digit.

The total quantity for each part is only given once at the first appearance of the part number in the list.

5-4. ORDERING INFORMATION

To order a part listed in the replaceable parts table, quote the Hewlett-Packard part number, check digit, indicate the quantity required, and address the order to the nearest Hewlett-Packard office.

To order a part that is not listed in the replaceable parts table, include the instrument model number, instrument serial number, the description and function of the part, and number of parts required. Address the order to the nearest Hewlett-Packard office.

5-5. EXCHANGE ASSEMBLIES

Exchange assemblies are available when a repairable assembly is returned to Hewlett-Packard. These assemblies have been set up on the Blue-stripe Exchange program. This allows the customer to exchange the faulty assembly with one that has been repaired, calibrated, and performance verified by the factory. The cost is significantly less than that of a new assembly.

Exchange assemblies are listed in a separate section in the replaceable parts table. They have a part number in the form XXXXX-695XX (where the new parts would be XXXXX-665XX). Before ordering a blue-stripe assembly, check with your local parts or repair organization for procedures.

5-6. DIRECT MAIL ORDER SYSTEM

Within the USA, Hewlett-Packard can supply parts through direct mail order. The advantages are as follows:

- a. Direct ordering and shipment from Hewlett Packard Parts Center in Mountain View, California.
- b. No maximum or minimum on any mail order (there is a minimum order for parts ordered through local Hewlett Packard offices when orders require billing and invoicing).

- c. Prepaid transportation (there is a small handling charge for each order).
- d. No invoices to provide these advantages, check or money order must accompany each order.

Mail order forms and specific ordering information are available through your local Hewlett Packard offices.

Table 5-1. Reference	Designators	and	Abbreviations.

	REFERENCE DESIGNATORS								
A BT C CR DL DS E	-assembly -fan;motor -battery -capacitor -diode;diode thyristor; varactor -delay line =annunciator;lamp;LED -misc. electrical part	FL FL J MP P	-fuse -filter -hardware -electrical connector (stationary portion);jack -coii;inductor -misc. mechanical part -electrical connector (moveable portion);plug	Q R RT S T T B T P	=transistor;SCR; triode thyristor =resistor =thermistor =switch:jumper =transformer =terminal board =test point	U -in m V -ele VR -ve b W -ca X -so Y -cr el	tegrated circuit; icrocircuit ectron tube; glow lamp oltage regulator; reakdown diode uble scket ystal unit(piezo- ectric or quartz)		
					_				
			ABE	REVIATION	5				
A A/D AC ADJ AL ANLG ANSI ASYCHRI ANSI ASYIG ASYNCHRI ASYNCHRI ASYNCHRI ASYNCHRI ASYNCHRI ASYNCHRI ASYNCHRI BAL BC BBR BBN BBR BBN BC C AL CC CC CC CC CC CC CC CC CC CC CC CC CC	-amperes -analog-to-digital -alternating current -adjust(ment) -aluminum -ampilifer -analog -American National Standards Institute -assembly -assembly -assigmatism O -asynchronous -attenuator -American wire gauge -bianary -bianary -bianary -bianary -bianary -biandwidth -ceramic;cermet (resistor) -calibrate;calibration -carbon composition -counterclockwise -ceramic -cubic feet/minute -choke -channel -channel -chaneter -complementary metal- oxide-semiconductor -counter -connector -connector -connector -connector -connector -connector -connector -connector -connector -connector -connector -connector -connector -connector -conter -digital-to-analog -d	DWL ECL ELAS EXT FC FD FFE FFL FFL FFT FW FRT FT FW FRD GRND GRAT GRV HD HGT HCCL IN HD HGT HCCL IN IN INCL IN IN INCL IN IN INCL IN IN IN IN INCL IN IN IN IN IN IN IN IN IN IN IN IN IN	<pre>=dowel =eniitter coupled logic =elastomeric =external =farads;metal film (resistor) =carbon film/ composition =feed =fip-flop =flat =foam;from =front =gain bandwidth product . =full wave =fixed =generator =ground(ed) =generator =ground(ed) =generator =ground(ed) =generator =graticule =ground(ed) =generator =ground(ed) =generator =ground(ed) =generator =ground(ed) =hardware =hard</pre>	MFR MICPROC MINTR MISC MLD MMSC MLD MMO MTG MTLC MUX MW NC NMOS NPN NPRN NFR NPRN NFR NPRN NFR NFR NFR NFR NFR NFR NFR NFR NFR N	<pre>-manufacturer -microprocessor -miniature -miccellaneous -molded -millimeter -metal oxide -mounting -metallic -metallic -motifielexer -milliwatt -nano(10-9) -no connection -n-channel metal- oxide-semiconductor -negative-positive- negative-positive- negative-positive- negative -neoprene -not recommended for field replacement -not separately replaceable -numeric -order by description -octal -outside diameter -operational amplifier -oscillator -plastic -part of -port dissipation -picofards -plug in -plate(d) =programmable logic array -plastic =positive-negative- positive-position -poctniometer -postive-position -precision -precision -precision -precision -precision -prestine -partinel -partalel -parts per million -precision -precision -postite -positive-pask -parts per million -precision -precision -precision -positive-pask -parted wirewound -power -reset-set -random-access memory -rectifier</pre>	RNDM RNDG RS SCR CGGLLIF SSS SSS SSS SSCR SSCR SSCR SSS SSCR S	<pre>-round -read-only memory -rotary pulse generator -receiver =Schottky-clamped; seconds(time) -screw;Silicon controlled rectifier -second(time);secondary -segment -selector -segment -shift -silicon -single in-line package -shift -silicon -solenid -solenid -solenid -solenid -special -solenid -special -solenid -special -square -shift register -static -standard -special -stubeaxial -timperature coefficient -time delay -thread(ed) -thick -through -tets point -tasping -transitor-transistor -transmitter -transmitter -transitor-transistor -transmitter -voltage.controlled -voltage.filtered -vertical -vertical -vertical -without -without -without -without -without -without -without -voltage.controlled -vertical -voltage.filtered -vertical -without -without -without -voltage.controlled -voltage.controlled -vertical -voltage.controlled -verti</pre>		
DIP	=diameter =dual in-line package	LK	=lock	RECT	=rectifier	w/o	=without		
DIV	=division	LKWR	=lockwasher	RET RF	=retainer =radio frequency	WW	=wirewound =transistor		
DPDT	=drect memory access #double-pole,	LV	=low power schottky =low voltage	RGLTR	=regulator	ZNR	=zener		
DRC DRVR	aouble-throw =DAC refresh controller =driver	M Mach Max	=mega(10°);megonms; meter(distance) =machine =maximum	RK RK RMS	=register =rack =root-mean-square	оғ оқ	=degree Ceisius (Centigrade) =degree Fahrenheit =degree Kelvin		

1

Reference Designation	HP Part Number	CD	Qty.	Description	Mfr Code	Mfr Part Number
	16510-61602 16510-81601 5959-0288 16510-13501 16510-69501	2 1 4 9 6	2 3 5 1 1	PROBE CABLE SHIELDED PROBE CABLE GRABBER SET 20 HP 16510A OPER SYSTEM DISC HP 18510A EXCHANGE ASSY.		
	01650-61608 0515-0430 0515-0665 0510-0684 16500-29101	6 3 6 9	5 3 4 2 1	LEAD SET GREY M3 X 6 T10 ENDPLATE SCREW M3 X 14 PH T10 RETAINING RING THUMBSCREW RETAINING RING GROUND SPRING		
	16510-90901 16510-94301 01650-94303 16500-41201 16510-40501	5 7 7 3 6	1 1 5 1	SERVICE MANUAL STATE/TIMING LABEL PROBE LABEL RIBBON CABLE ID CLIP CARD ENDPLATE		
	16510-40502 16500-22401 2110-0003	7 5 0	1 2 1	CABLE RETAINER ENDPLATE THUMBSCREW FUSE 3 AMP		
		-				

TABLE OF CONTENTS

SERVICE

6-1.	Introduction	6-1
6-2.	Safety Requirements	6-1
6-3.	Recommended Test Equipment	6-1
6-4.	Module Block Diagram and Theory Of Operation	6-1
6-5.	Self Tests	6-3
6-6.	Troubleshooting	6-7
6-7.	Module Replacement	6-14
6-8.	Probe Cable Replacement	6-17

SECTION VI SERVICE

6-1. INTRODUCTION

This section contains information for servicing the HP 16510A State/Timing Analyzer Module. Included is a block level theory and procedures for self diagnostics and troubleshooting. If the module or a cable is determined faulty, procedures are provided for module and cable replacement.

6-2. SAFETY REQUIREMENTS

Specific warnings, cautions, and instructions are placed wherever applicable throughout the manual. These must be observed during all phases of operation, service, and repair of the module. Failure to comply with them violates safety standards of design, manufacture, and intended use of this module. Hewlett-Packard assumes no liability for the failure of the customer to comply with these safety requirements.

6-3. RECOMMENDED TEST EQUIPMENT

Table 1-3 lists recommended test equipment. Any equipment that satisfies the critical specification given in the table may be substituted for the recommended models.

6-4. MODULE BLOCK DIAGRAM AND THEORY OF OPERATION

The following paragraphs contain block level theory of operation. This theory is not intended for component level troubleshooting, rather it is to be used to help isolate a module failure to card level.

For component level troubleshooting, the HP 16510A Service Data Supplement is required. This supplement contains schematics, component level theory of operation, component locators and a parts list for the HP 16510A State/Timing Analyzer Module.

The HP 16510A State/Timing Module is a one board, 80 channel state/timing analyzer. It will run timing data up to 100 MHz and state data up to 25 MHz. See figure 6-1.



Figure 6-1. HP 16510A State/Timing Analyzer Block Diagram

Interface And IMB

The microprocessor interface circuits include the system data transceiver and the address buffers.

The intermodule bus circuitry (IMB) enables the state/timing analyzer module to trigger/arm other modules or be triggered/armed by the state of another module in the mainframe.

Probes

The probes are a passive design. Each probe pod contains 16 data input lines which can be used for either state or timing measurements and a state clock input. Each pod has a common ground for state mode and grounding at the probe tip for timing measurements.

Pod Termination and Comparators

Input data from the probe pods are terminated by an RC network. This termination network, along with the probe tips, provide a 10X input attenuation. Input data is then compared to a user defined threshold level. If threshold levels are valid, the comparators shape the data and clock signals into square waves and output them as single ended signals at ECL levels.

Data Acquisition

Data acquisition in the state mode happens when some combination of one or more of the five state clocks match a user defined pattern. The data acquisition circuits monitor the input data, clocks, and analyzer configuration. When everything matches, the analyzer will trigger and data storage begins.

Data acquisition in the timing mode happens when input data matches a user defined timing pattern or range. When the acquisition chips are in agreement that their patterns match, the analyzer begins to trigger asynchronously at an internal clock rate specified by the user, and data storage begins.

6-5. SELF TESTS

Self tests for the HP 16510A State/Timing Analyzer Module will identify the improper operation of major functional areas in the module. They are not intended for component level diagnostics. If there are multiple state/timing modules, they must be selected for testing at the main Test System menu.

All self tests can be run without access to the interior of the instrument. If a failure is found, the troubleshooting chart in paragraph 6-6 will instruct you to change the module or cable.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
{ CAUTION

The effects of ELECTROSTATIC DISCHARGE can damage electronic components. Grounded wriststraps and mats should be used when you perform any kind of service to this instrument or the cards in it.

### SELF TEST ACCESS PROCEDURE:

- a. Disconnect all inputs and turn power switch on.
- b. From the startup screen shown in figure 6-2, touch Configuration field, then touch Test.



Figure 6-2. Startup Screen

c. Touch box to load Test System. See figure 6-3.

System (	Test			Pr	int
	Touch t	oox to Lo	oad Test	System	
Card ID codes:	SLOT A none	SLOT 8 none	SLOT C none	SLOT D none	SLOT E 031

Figure 6-3. Load Test System

d. From test screen in figure 6-4, touch **Test System**, then touch **State/Timing**. (If multiple state/timing modules, select the one to be tested)



Figure 6-4. Test System Screen

e. Figure 6-5 is the main self test menu. Self tests can be run individually by touching a specific test field, or all tests automatically one time by touching "All Analyzer Tests". When "All Analyzer Tests" is run, the test status will change to "TESTED". When individual tests are run, the status will change to either "PASSED or FAILED".



Figure 6-5. Main Test Menu

- f. Touch Chip 1 Tests.
- g. An individual test run screen, see figure 6-6, will give the test name, a brief description of the test, number of test runs, and the number of test failures.

State/	Timing E	Prin	t
			Run
	Chip 1 Tasts	runs	failures
<u>í</u>	communication	0	0
U U	analyzer IC	0	0
d	threshold	U	Ū
U U	This test checks the th	reshold, memory and	I CPU
d	interface for the spe acquisition chip.	cified state/timing	]
Υ			Done
n l			
ן שייי		Status UNIESTED	

Figure 6-6. Chip 1 Tests Run Screen

- h. Touch Run, then drag finger to Single or Repetitive.
- i. During the time a Single run or a Repetitive run is executing, the **Run** field will change to **Stop**.

j. To stop a Repetitive run, touch Stop. See figure 6-7. To exit the test touch Done.

Pri	nt
· · · ·	Stop
runs	failures
0	0
0	0
0	0
he threshold, memory an e specified state/timin	d CPU Ig
	Done
	Pri o o ne threshold, memory an a specified state/timin

- Figure 6-7. Stop Field
- k. To exit the self tests, touch the following fields in the numbered sequence below:
  - 1. State/Timing
  - 2. Test System
  - 3. Configuration
  - 4. Exit Test
- I. Touch the box to Exit Test System. See figure 6-8.

Test System	Exit Test			Pr	int
	Touch I	box to Ex	kit Test	System	
Card ID codes:	SLOT A none	SLOT B none	SLOT C none	SLOT D none	SLOT E 031

Figure 6-8. Exit Test System

### **TEST DESCRIPTIONS:**

#### Chip 1 Tests

This test checks the threshold, memory, and CPU interface for the specified state/timing acquisition chip.

### Chip 2 Tests

This test checks the threshold, memory, and CPU interface for the specified state/timing acquisition chip.

#### Chip 3 Tests

This test checks the threshold, memory, and CPU interface for the specified state/timing acquisition chip.

#### **Chip 4 Tests**

This test checks the threshold, memory, and CPU interface for the specified state/timing acquisition chip.

#### Chip 5 Tests

This test checks the threshold, memory, and CPU interface for the specified state/timing acquisition chip.

### 6-6. TROUBLESHOOTING

If self tests indicate a failure, begin at the **Start** of the troubleshooting flow chart shown in figure 6-9. When a specific test fails, you will be instructed to replace a faulty module or you will be referred to other flow charts for the isolation of the faulty module or cable.



Figure 6-9. Troubleshooting Flow Chart



Figure 6-9. Troubleshooting Flow Chart (cont.)

TROUBLESHOOTING SHEET

N



Figure 6-9. Troubleshooting Flow Chart (cont.)

ო



Figure 6-9. Troubleshooting Flow Chart (cont.)



Figure 6-9. Troubleshooting Flow Chart (cont.)

ŝ



Figure 6-9. Troubleshooting Flow Chart (cont.)

### 6-7. MODULE REPLACEMENT

## CAUTION

The effects of ELECTROSTATIC DISCHARGE can damage electronic components. Use grounded wriststraps and mats when performing any kind of service to this module.

### **INSTALLATION CONSIDERATIONS:**

- The HP 16510A State/Timing Module(s) can be installed in any available card slot and in any order.
- Cards or filler panels below the slot intended for module installation do not have to be removed.
- The probe cables do not have to be removed to install the module.

### **PROCEDURE:**

- a. Turn instrument power switch off, unplug power cord and disconnect any input or output connections.
- b. Starting from the top, loosen thumb screws on filler panel(s) and card(s).
- c. Starting from the top, begin pulling card(s) and filler panel(s) out half way. See figure 6-10.



All multi-card modules will be cabled together. Care should be taken to pull these cards out together.



Figure 6-10. Endplate Overlap

- d. Pull the faulty state/timing module completely out.
- e. Push all other cards into card cage, but not completely in. This is to get them out of the way for state/timing module installation.
- f. Replace faulty card, or cable in module (if faulty cable, see paragraph 6-8, "CABLE REPLACEMENT").
- g. To reinstall module, lay cable flat and pointing out to the rear of card. See figure 6-11.



Figure 6-11. Cable Position

- h. Slide card approximately half way into mainframe card slot.
- i. If there are more modules to install, repeat steps h and i, until all modules are in place.

- j. Firmly seat bottom card into backplane connector. Keep applying pressure to the center of card endplate while tightening thumb screws finger tight.
- k. Repeat for all cards and filler panels in a bottom to top order. See figure 6-12.



Figure 6-12. Endplate Overlap

I. Any filler panels that are not used should be kept for future use. Filler panels **must** be installed in all unused card slots for correct air circulation.

### 6-8. PROBE CABLE REPLACEMENT

# CAUTION

The effects of ELECTROSTATIC DISCHARGE can damage electronic components. Use grounded wriststraps and mats when performing any kind of service to this instrument or the cards in it.

### **PROCEDURE:**

- a. Turn the insrument power switch off, unplug power cord and disconnect any input or output connections.
- b. Starting from the top, loosen thumb screws on all filler panel(s) and card(s).
- c. Starting from the top, begin pulling all filler panel(s) and card(s) out half way. See figure 6-13.



All multi-card modules will be cabled together. Care should be taken to pull these cards out together.





d. Pull HP 16510A State/Timing Module to be serviced completely out.

e. Lay card on antistatic mat with cable(s) flat and pointing out to rear of card. See figure 6-14.



Figure 6-14. Card On Antistatic Mat

f. Using a No. 10 torx @ driver, remove four screws that hold cable retainer onto card. See figure 6-15.



Figure 6-15. Retainer And Screws

- CABLES CABLES KEY 16510/EX02
- g. Remove cable(s) from card connector(s) and install new cable(s). See figure 6-16.



- h. Install cable retainer.
- i. At this point go to step g of paragraph 6-7, "MODULE REPLACEMENT", and continue installation of cards.

