Technical Manual

DRAM512/2M

512Kbyte/2Mbyte DYNAMIC MEMORY MODULE

for the VMEbus

Revision B

Second Edition Copyright 1985 by VMEspecialists

# 1. General Product Description

The VMEspecialists DRAM512/2M (figure 1) is a series of highperformance dynamic RAM memory modules fully compatible with the VMEbus. These memory modules have the following features:

8, 16, and 32 bit data transfers

24 and 32 bit addressing

512 Kbyte (using 64K DRAMS) and 2 Mbyte (256K DRAMS) capacities

Data retention on power fail

Byte parity

Programmable interrupter

Error logging

Provisions for field upgrade to 2 Mbytes through device replacement/jumper change

Write/read access times: 215/255 ns. typ.

The memory module is constructed on a four layer printed circuit board. Extensive use is made of programmable logic and under the chip, low inductance capacitors. Machine screw sockets are optionally available for memory devices of the DRAM512. With this option, the board can be upgraded in the field to 2 Megabytes.

This series of high performance memory modules are exceptionally well suited for providing economical and reliable, high capacity, general purpose memory for VME-based computer systems.

# 2. Part Numbers

512Kbyte, 64K RAMS, memories in machine screw sockets: DRAM512-S 512Kbyte, 64K RAMS, without memory sockets: DRAM512-NS

2Mbyte, 256K RAMS, memories in machine screw sockets: DRAM2M

#### 3. Greetings

All of us at VMEspecialists extend our welcome to you as you join our growing family of customers. We sincerely believe that product support is a crucial element of the product you have purchased. Please do not hesitate to contact us for applications assistance. Of course, the product manual is the most concise and accurate reference and careful attention here will in most instances prepare you for an easy and uneventful installation.

	• <u>+</u> =+•if				· Shilling and
				for the	
	M. Andrews M. A.			Range	
		erapa. Siziri di Akarang Akis Katalahiri ya Akarang Akis			ĴĒ
	ka katalan kata Katalan katalan k				an a
	MARK 2011 「新潟県市村営業的小校大都に設定」では、1000 「新潟ない」		Contractor of the second		
			A CONTRACTOR		1
				and a second s	
	and an and a second		A TRAN		5
and the second s	and Sector Secto				
	and the set of the set			en manne	न्तु व
antistiadeset antistiation 11 Contenting 11				htti indonisi	
				Anntaria	A second se
Construction and a second s Second second					
			<b>E HART</b>		
			Zaninai		
A Statistical Con- MICTERDENA MICTERDENA MICTERDENA	Real Constant And Andrew C. Constant Martine Constant Constant Martine Constant Martine Constant	nininini fi Illesiyi Misti I	E.		
And the second se		an an an an a S Thomas an an a Thomas an Thomas an	SMTALST		Contract local
				1 Participation	-

Figure 1. The DFRM5j2/28 Memory Module

-

5. <u>Specifications</u>

Capacity:	512k bytes (with 64k RAMS) 2M bytes (with 256k RAMS)
Word size:	8, 16, 32 bits
Addressing range:	24 or 32 bits of address (as set by address modifier)
Addressing:	In units of board capacity (memory) In 256 byte increments (control and status)
Error detection:	Byte parity (odd)
Access time:	215 ns. typ. (write) 255 ns. typ. (read)
Minimum cycle time:	333 ns. (write) 460 ns. (read)
	Address and cycle times given above assume a minimum time interval between address and data strobes.
Refresh:	Automatic, and transparent to user One 292 ns. cycle approx. every 14 microseconds.
Form factor:	VME double height
VME compatibility:	SLAVE DATA TRANSFER:
	Memory A32, D32 SLAVE Control registers: A16, D8 SLAVE
	INTERRUPTER: ANY ONE OF I(k) k=17 (STAT)
	PHYSICAL CONFIGURATION: EXP
Operating modes:	Memory read/write/read-modify-write Refresh Interrupt write interrupt vector read error log write control register
Environmental:	Operating temperature: O to 55 degrees C Storage temperature: -40 to 80 degrees C
	Operating humidity: 0 to 90% (no condensation) Storage humidity: 0 to 90% (no condensation)
	Operating altitude: -1000 to 10,000 feet ASL Storage altitude: -1000 to 20,000 feet ASL
	Vibration: Normal stresses of transport

8

Power requirements (2 Mbyte assembly):

Module configured for data retention during power fail:

Standby: 900 mA MAX (675 mA TYP) at +5SB 2.0 A MAX (1.4 A TYP) at +5, not required for data retention

Active reading/writing:

1.5 A MAX at +5SB (frequent 16 bit xfrs) 1.2 A TYP at +5SB (1 Mhz. 16 bit transfers)

2.0 A MAX (1.4 A TYP) at +5 VDC

Module not configured for retention during power fail:

Standby:

2.9 A MAX (2.1 A TYP) at +5 VDC

Active reading/writing:

4.4 A MAX at +5 VDC (max rate 32 bit transfers)
2.6 A TYP at +5 VDC, 1 Mhz; 16 bit data transfers

:

262 mm. high, 20 mm. wide, 180 mm. deep (viewed from front panel)

WEIGHT:

SIZE:

0.52 Kg, 1.15 pounds.

# 6. Installation and Jumper Options

Prior to installation, the board options must be configured by way of jumpers. Options include memory and I/O register addressing, interrupt level selection, and RAM power source selection. In addition, it may be necessary to jumper the VME backplane to insure proper continuity of the interrupt acknowledge daisy chain. Refer to figure 2 for assistance in locating jumper positions.

6.1 Memory addressing

For boards of 2Mbyte capacity, REMOVE jumpers: C1 C2

> C6 С7

For boards of 512Kbyte capacity, INSERT jumpers: C6 C7

Memory modules are addressed in units of board capacity. For 512K boards addressing is based on the values of A19-A31, and for 2Mbyte boards, addressing is based on A21-A31. Address lines are mapped to jumper positions as follows:

A19 C1	A24 D1
A20 C2	A25 D2
A21 C3	A26 D3
A22 C4	A27 D4
A23 C5	A28 D5
	A29 D6
	A30 D7
	A31 D8 MSB

For those systems which are limited entirely to 24bits of address generation, D1-D8 may be ignored. An inserted jumper selects a corresponding address value of "O", a removed jumper selects "1". Boards are ordinarily shipped with a starting address of HEX 000000.

EXAMPLE: 512Kbyte module, starting address of 00200000 hex:

JUMPER	<u>2</u>	JUMPER D	
5 4 6 3 7 2 1 -	A23 A22 (IN FOR 512K) A21 (IN FOR 512K) A20 A19	5 A28 4 A27 6 A29 3 A26 7 A30 2 A25 8 A31 1 A24	The ordering at left matches the ordering of jumpers on the board, from top to bottom.

# 6.2 Control Register Addressing

The control registers include the interrupt vector register, three error logging registers, and the mode control register. These are accessed using the supervisory short I/O transfer (16 bits of address). These registers may be entirely neglected if the user does not desire interrupts on error. However, it is important to be sure that there is no conflict with short I/O addresses of other modules in the VMEsystem.

Memory modules have been configured at the factory for a base I/O address of FFOO hex. The module occupies 256 bytes of I/O space.

Select a short I/O base address using jumpers B1-B8:

A15 .... B7 A14 .... B6 A13 .... B5 A12 .... B4 A11 .... B3 A10 .... B2 A9 .... B1 A8 .... B8

An inserted jumper selects a corresponding address value of "O", an absent jumper selects "1".

EXAMPLE: Select an I/O base address of 4E00.

Jumper B

A10 A12 A9 A13 A14 A15	· · · · · · · · · · · · · · · · · · ·	2 4 1 5 6 7	The ordering at left matches the ordering of jumpers on the board from top to bottom.

6.3 Interrupt Level Selection

If interrupt capability is desired, it is necessary to jumper a request level and an IDENTICAL acknowledge level. Interrupt levels range from 1 to 7, with level 7 having highest priority. Your board has been configured at the factory for interrupt level 6.

Jumper the request level with jumper group A. Wire-wrap a jumper from post "A" to the number of the corresponding interrupt level.

EXAMPLE: Use request level 4.

. 1 .2 .3 Jumper Group A

Use the following table to jumper the corresponding acknowledge level on jumper group E:

Interrupt Level	<u>E1</u>	<u>E2</u>	<u>E3</u>	
1 2 3 4 5 6 7	IN OUT IN OUT IN	IN OUT OUT IN IN OUT OUT	IN IN OUT OUT OUT OUT	The sequence of jumpers on your board is, from top to bottom: E3 E2 E1

#### 6.4 RAM Power Strapping

The VMEbus provides for an optional +5V standby power supply which can be used to maintain functions such as Time of Day clocks and non-volatile memories. There is a 1.5 Amp limit to the current any single card can draw from that supply. In systems which do not perform longword (32 bit) transfers, the RAM current draw on this dynamic memory board will meet those requirements and those users may choose to power the RAM chips and associated circuitry necessary for data retention from the standby power source. The factory wired configuration uses only the main +5V. source.

To use the +5V STANDBY power supply: JUMPER W2, REMOVE W1 and W1A.

To power the entire module from the normal +5V source: JUMPER W1, W1A. REMOVE W2.

#### 6.5 BERR\* Assertion Option

As provided by the factory, BERR\* is asserted only on an illegal longword transfer. Parity errors result in the generation of interrupts when interrupts are enabled. In this configuration, jumper W3 must be OUT.


You have the option of asserting BERR\* on illegal transers or on parity errors. In this case, INSERT W3 and replace the socketed device at location 19B (part number 0204-0003) with part number 0204-0007. Because the cycle acknowledgement must now be delayed until the computation of the parity, this configuration delays the read access time by 80 ns.

# 6.6 Installation in a VMEsystem

The dynamic memory module connects all bus grants in to the corresponding bus grants out. It remains necessary to be sure of the following:

- [1] The slot occupied by this module must have the interrupt acknowledge daisy chain jumper (P1-21A, P1-22A) removed.
- [2] All empty slots in the system should provide continuity of the interrupt acknowledge and bus grant daisy chains:

JUMPER ON EMPTY SLOTS, P1 CONNECTOR: 21A-22A IACK 4B-5B BGO 6B-7B BG1 8B-9B BG2 10B-11B BG3



# 7. Theory of Operation

The memory array is organized as four banks of 64K (256K) by 18 bits. All memory devices share the same CAS/ address strobe, but there are four RAS/ lines, corresponding to the four banks. During a refresh operation, all four RAS/ lines act in unison. During a byte or word read, only one RAS/ is active and during a longword read, two RAS/ lines are active, to enable a full 36 bit transfer. Writes proceed similarly, except that there are two W/ write enable lines, one dedicated to the high byte, and one to the low byte. In this way, high byte, low byte, word, and longword writes are all possible through a combination of RAS/ and W/ signals (figure 3). CAS/ is, of course, active on every cycle except refesh. Those devices which are not selected see a CAS/ ONLY cycle which, in contrast to the RAS/ ONLY cycle, draws no added supply current.

Memory reads or writes are disabled on reset, or when the supply voltage drops below approximately 4.5 V. This minimum voltage for initiating a memory transfer is determined by the zener diode CR1. Transistor 01 provides current gain and correspondingly higher sensitivity to variations in the supply voltage.

Extensive use is made of programmable logic for control and timing. Central to timing of the dynamic memories is a state machine, the device at 19B, clocked at 24 Mhz, which generates such signals as RAS/, CAS/, ROW ADDRESS ENABLE/, COL ADDRESS ENABLE/, RDERR/ (Parity error on memory read), REFRESH/, and DTACK\*. Another programmable device at location 5A decodes address modifiers and signals when a memory transfer request'MREQ/ or a control transfer IORQ/ is in progress.

The module responds to memory transfer requests within any selected contiguous 512 or 2048 Kbyte block within a 4 Gbyte total address space. During short I/O control transfers, the module responds to any selected 256 byte block within the 64 Kbyte I/O space.

7.1 Modes of Operation

The memory module is capable of the following functions:

Memory read: Byte/Word/Longword Memory write: Byte/Word/Longword Memory read-modify-write: Byte/Word/Longword Refresh Interrupt Control register write Error logging register read Interrupt vector write

All these functions occur in response to commands on the VMEbus except for refresh, which is automatically performed approximately once every 14 microseconds. While a refresh is in progress, requests for memory read or write will be held off until the refresh cycle is complete. During a refresh cycle, one row of all 72 dyanmic RAMS is recharged with a RAS/ only cycle.

	Even Word Address		Odd Word Address		
	Even Byte Address	Odd Byte Address	Even Byte Address	Odd Byte Address	
D3	1	D23	D15	D07	D00
		AS2 AS4		AS1 AS3	A18 = 0 A18 = 1
	W2	W 1	W2	. W1	
Byte Adr	XXX00	XXXO1	XXX10	XXX11	÷
BYTE ACCES	<u>SS</u>				,
L WORD* A01 DS1* DS0*	high low low high	high low high low	high high low high	high high high low	
WORD ACCES	<u>SS</u>				
LWORD* A01 DS1* DS0*	high low low low	NOTE 1	high high low low	NOTE 1	
LONGWORD A	CCESS				
LWORD* A01 DS1* DS0*	low low low low	NOTE 2	NOTE 2	NOTE 2	

LONGWORD

# NOTES:

Not legal to access 16 bits of data at an odd byte address
 Not legal to access 32 bits of data at odd byte or word addresses

Figure 3. Byte, Word, and Longword Addressing

# 7.2 Error Logging

When a parity error occurs on memory read, and interrupts have been enabled, the memory module generates an interrupt request on the preselected level and latches the offending address into a set of error logging registers which may be read at a later time for diagnostic purposes.


The three error logging registers are accessable through supervisory short-I/O byte reads. Their addresses (relative to the I/O BASE address defined in section 6.2) and contents are as follows:

> A6 Α5 Α4 A3 A2 A1 DS1/ DSO/ ADDRM at address I/O BASE + 3 A14 A13 A12 A10 Α9 8A Α7 A11 ADDRH at address I/O BASE + 1 LWORD/ A21 A20 A19 A15

ADDRL at address I/O BASE + 5

# 7.3 Using the Control Register

The control register provides programmable control over interrupt enable and self-test functions. It is accessed by supervisory short I/O byte writes to the I/O base address (section 6.2) plus an offset of 3.



The FERR capability aids in the testing of interrupt service software. It can also be used to test the board's interrupter and error logger.

# 7.4 Defining an Interrupt Vector

The interrupt vector resides in an on-board register. The vector value (0 to 255) may be specified dynamically through supervisory short I/O byte writes to the I/O base address (section 6.2) plus an offset of 1.

# 7.5 Address Modifier Codes

The memory module fully decodes the address modifier lines, and responds to those listed below:

Codes for memory read/write:

3E	Standard	supervisory	program	access
3D	Standard	supervisory	data acc	ess

- 3A Standard non-privileged program access
- 39 Standard non-privileged data access
- OE Extended supervisory program access OD Extended supervisory data access
- OA Extended non-privileged program accessO9 Extended non-privileged data access

Code for control register read/write:

2D Short supervisory I/O access

Short address uses 15 address lines (A01-A15) Standard address uses 23 address lines (A01-A23) Extended address uses 31 address lines (A01-A31)

# 7.6 Locating a failed RAM device

After an initial period of test, modern dynamic memory devices are remarkably reliable. The most common cause of failure is incorrect insertion into the socket, but devices can also be damaged by electrostatic charges and improper handling. Other possible causes of damage include operation at excessive temperatures or supply voltages. The table below will help in identifying the damaged device.

DATA BIT	IN ERROR	A18 = 0	A18 = 1
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 10		21C 19C 19D 19E 21F 21E 21D 17F 15D 15F 6E 6C 4C 4F 11F 13C 11E 13D 13E	20C 18C 18D 18E 18F 20F 20E 20D 16E 16F 14E 16C 14C 14D 14F 5F 5E 5D 5C 3E 3D 3F 10F 12C 10D 10E 12D 12E
PARITY BITS:			
D0-D7 D8-D15 D16-D23 D24-D31		8D 8C 8E 8F	7D 7C 7E 7F

# P1 Connector Assignments:

PIN NUMBER	ROW A SIGNAL MNEMONIC	ROW B SIGNAL MNEMONIC	ROW C SIGNAL MNEMONIC
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 9 20 21 22 24 25 27 28 9 30 31 32	D00 D01 D02 D03 D04 D05 D06 D07 GND SYSCLK GND DS1* DS0* WRITE* GND DTACK* GND DTACK* GND IACK* IACKIN* IACKOUT* AM4 A07 A06 A05 A04 A03 A02 A01 - 12V +5V	BBSY* BCLR* ACFAIL* BGOIN* BGOUT* BG1N* BG2IN* BG2IN* BG2OUT* BG3IN* BG3OUT* BR0* BR1* BR2* BR3* AM0 AM1 AM2 AM3 GND SERCLK SERDAT GND IRQ7* IRQ5* IRQ5* IRQ4* IRQ3* IRQ2* JRQ1* +5 STDBY +5V	D08 D09 D10 D11 D12 D13 D14 D15 GND SYSFAIL* BERR* SYSRESET* LWORD* AM5 A23 A22 A21 A20 A19 A18 A17 A16 A15 A14 A17 A16 A15 A14 A13 A12 A11 A10 A09 A08 +12V +5V
31 32	- 12V +5V	+5 STDBY +5V	+12V +5V

.

# Notes:

BGIN lines are connected to BGOUT lines on board The following lines are not used: BBSY\*, BCLR\*, ACFAIL\*, SYSFAIL\*, BRO\*, BR1\*, BR2\*, BR3\*, SERCLK, SERDAT, -12V, +12V


# P2 Connector Pin Assignments:


PIN NUMBER	ROW B SIGNAL MNEMONIC
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 9 20 21 22 23 24 25 27 28 29 30 31 32	+5V GND RESERVED A24 A25 A26 A27 A28 A29 A30 A31 GND +5V D16 D17 D18 D19 D20 D21 D22 D23 GND D24 D25 D26 D27 D28 D29 D30 D31 GND +5V
32	+5V

Notes: Rows A and C are not used.


IC. POWER THBLE									
Power:									
	QIY	TYPE	No. Pive	100	GND REFERENCE DESIGNATIONS		MAN1/SELECTABLE		
	72	4164-15	16	B	16 CJ-CZI, DJ-DZI, EJ-EZI, F	-3-F21	S OPTIONALLY 41256	- 15	
	1	0101-0001	25	20	18 18		m		
	1	0201-0002	20	20	10 913		5		
	11	0204-0203	20	20	10 198		5		
	1.	1204-0004	20	20	10 8B		M		
	5	0204-0006		20	10 5A 10 1213, 138, 148, 15, 15A		S da la chier Million de		
	3	7465214	20	20	10 1213, 138, 148, 13, 15A 10 6A, 7A, 10A		120-140 and 1E: M; 15A:S M		
	A	74 8245	20	10	10 IA, ZA, IBA, ZIA		m		
	2	74 F240	120	20	10 134, 194	1	M		
	4	745280	14	14	7 18,28, 17A,20A		M		
	3	7415688	20	20	10 1A, 8A, 16B		M		1
	ĺ,	7915 393	14	14	7 16A		S		
	1	745242	14	14	7 118		M		
	11	74530	14	14	7 12AA		M		
	1	THESIGIA	16	16	8 5B		Μ		
	1	74 1 138	16	16	8 186		Μ		
	/	796577	14	1	11 178		M		
	1	746585	16	16	8 11A		M		
	2	741.5245	20	20	10 1D, 2D		m		
	1	74LS123	16	16	8 20B 7 21B		S 5		
	17	24 Mmz asc. 74F174	16	16	7 21B 8 194		5		
	1		1			I			
P1.32A >									
PI-320 >									
P2-1B									
P2-130 >									
12.320 >									
		L' a			¥ 20-		SELECTABLE		
		T 33,0fo	4 <del>+</del>	••	•		•••		
$P_{1-2A} \rightarrow P_{1-2A} = P_{1-2A} $									
PI-11A	>		-3	•					
P1-15A	>					- <del> </del> -			
FI-ITA ;	<b>&gt;</b>				57	RAM ARAM BYPASS			
PI-194 ;		P	21-3113	>		COPS			
P 1-208			538	-			: 25,1+d TA		
PI-738						C16-C23, C	26-629: 1.0, ofd CERAM.	SCALE: NA APPROVED BY	DRAWN BY
							10-16.03 0.03 ptd inp ond	DATE 3/8/85	REVISED
							. JULO SURANC AT EVERY MEMORY		
(2-278)						LYFU CE	LUCATIONJ.	DRAM 5/2/2M PS. 1 of 7	Rev B
P2-316									DRAWING NUMBER
★								POWER DISTRIBUTION	0900-0017

#### 11 X 17 PRINTED ON NO. 1000H CLEARPRINT .






11 K 17 PRINTED ON NO. 1000H CLEARPRINT .



11 X 17 PRINTED ON NO. 1000H CLEARPRINT .



11 X 17 PRINTED ON NO 1000H CLEARPRINE .

