

SPERRY UNIVAC

70 Series Option Board Operation and Service

Mini-Computer Operations
2722 Michelson Drive
P.O. Box C-19504
Irvine, California 92713

UNIVAC[®]

**70 SERIES OPTION BOARD
OPERATION AND SERVICE MANUAL**

98A 9906 054


FEBRUARY 1978

The statements in this publication are not intended to create any warranty, express or implied. Equipment specifications and performance characteristics stated herein may be changed at any time without notice. Address comments regarding this document to Sperry Univac, Mini-Computer Operations, Publications Department, 2722 Michelson Drive, P.O. Box C-19504, Irvine, California, 92713.

© 1978 SPERRY RAND CORPORATION.

Sperry Univac is a division of Sperry Rand Corporation

Printed in U.S.A.



CHANGE RECORD

Page Number	Issue Date	Change Description
Various	1/78	Deleted all references to Varian.

Change Procedure:

When changes occur to this manual, updated pages are issued to replace the obsolete pages. On each updated page, a vertical line is drawn in the margin to flag each change and a letter is added to the page number. When the manual is revised and completely reprinted, the vertical line and page-number letter are removed.

LIST OF EFFECTIVE PAGES

Page Number	Change in Effect
All	Complete revision

944731-008

TABLE OF CONTENTS

SECTION 1 GENERAL DESCRIPTION

1.1 FUNCTIONAL DESCRIPTION	1-1
1.1.1 Teletype Controller.....	1-1
1.1.2 Power Failure/Restart	1-1
1.1.3 Real-Time Clock	1-1
1.1.4 Memory Protection	1-3
1.1.5 Memory Parity	1-3
1.1.6 Priority Memory Access.....	1-3
1.2 SPECIFICATIONS.....	1-3
1.3 RELATED PUBLICATIONS.....	1-8

SECTION 2 INSTALLATION

2.1 INSPECTION.....	2-1
2.2 PHYSICAL DESCRIPTION	2-1
2.3 INTERCONNECTION	2-1

SECTION 3 OPERATION

3-1

SECTION 4 THEORY OF OPERATION

4.1 TELETYPE CONTROLLER	4-1
4.1.1 Signal Interfaces.....	4-1
4.1.1.1 Teletype Interface.....	4-3
4.1.1.2 PIM Interface.....	4-6
4.1.2 Circuit Description.....	4-6
4.1.2.1 Initial Condition.....	4-6
4.1.2.2 TC/Common-Logic Interface.....	4-7
4.1.2.3 TC Output (Write).....	4-8
4.1.2.4 Loading the Output Buffer and MOS Transmitter.....	4-10
4.1.2.5 Output to the TTY.....	4-10
4.1.2.6 TC Input (Read).....	4-10
4.1.3 Programming.....	4-11
4.2 POWER FAILURE/RESTART.....	4-13
4.2.1 Timing.....	4-14
4.2.2 Circuit Description.....	4-14
4.2.3 Programming.....	4-17
4.3 REAL-TIME CLOCK	4-18
4.3.1 Timing.....	4-20
4.3.2 Circuit Description.....	4-20
4.3.2.1 Instruction Decoder and Control Logic.....	4-21
4.3.2.2 Free-Running Counter	4-22
4.3.2.3 Clock Control Logic	4-22
4.3.2.4 Input Timing Source	4-22
4.3.2.5 Variable Interval Logic.....	4-22
4.3.2.6 Memory Overflow Detection Logic.....	4-25
4.3.2.7 Interrupt Control Logic.....	4-25
4.3.3 Programming.....	4-25
4.4 MEMORY PROTECTION	4-27
4.4.1 Error Sequences.....	4-31

CONTENTS

4.4.2 Circuit Description.....	4-33
4.4.3 Programming.....	4-34
4.5 MEMORY PARITY.....	4-35
4.5.1 Circuit Description.....	4-35
4.5.2 Programming.....	4-36
4.6 PRIORITY MEMORY ACCESS.....	4-36
4.6.1 PMA Option/Controller Interface.....	4-37
4.6.2 Timing.....	4-37
4.6.3 Circuit Description.....	4-43
4.6.4 Programming.....	4-45

SECTION 5 MAINTENANCE

5.1 TELETYPE CONTROLLER.....	5-1
5.1.1 Equipment.....	5-1
5.1.2 Test Programs.....	5-1
5.1.3 TC/TTY Troubleshooting.....	5-1
5.2 POWER FAILURE/RESTART.....	5-2
5.2.1 Equipment.....	5-2
5.2.2 Test Program.....	5-2
5.2.3 Troubleshooting.....	5-2
5.3 REAL TIME CLOCK.....	5-3
5.3.1 Equipment.....	5-3
5.3.2 Test Program.....	5-3
5.3.3 Troubleshooting.....	5-3
5.4 MEMORY PROTECTION.....	5-3
5.4.1 Equipment.....	5-3
5.4.2 Test Program.....	5-3
5.4.3 Troubleshooting.....	5-3
5.5 PARITY.....	5-5
5.6 PRIORITY MEMORY ACCESS.....	5-5
5.6.1 Equipment.....	5-6
5.6.2 Troubleshooting.....	5-6

SECTION 6 MNEMONICS

6.1 TELETYPE CONTROLLER.....	6-1
6.2 POWER FAILURE, RESTART.....	6-2
6.3 REAL TIME CLOCK.....	6-2
6.4 MEMORY PROTECTION.....	6-4
6.5 MEMORY PARITY.....	6-4
6.6 PRIORITY MEMORY ACCESS.....	6-5

LIST OF ILLUSTRATIONS

Figure 1-1. Option Board Block Diagram.....	1-2
Figure 1-2. PMA Interfacing.....	1-4
Figure 1-3. Memory Access.....	1-5
Figure 2-1. The Option Board Installed.....	2-1
Figure 4-1. Common-Logic Timing for Data-Transfer-In.....	4-1
Figure 4-2. TC Block Diagram.....	4-2
Figure 4-3. TC Clock Jumpers for Various Transfer Rates.....	4-3

CONTENTS

Figure 4-4. Optical Coupler Isolation for TC/TTY Interface	4-5
Figure 4-5. Typical TTY Character	4-5
Figure 4-6. Input Character Sampling	4-6
Figure 4-7. Maladjusted Input Clock	4-6
Figure 4-8. TC Software Initialization Timing	4-7
Figure 4-9. Processor-to-TC Output Timing	4-8
Figure 4-10. TC Data-Transfer-Out Timing	4-9
Figure 4-11. Input Timing TTY to TC	4-10
Figure 4-12. TC Data-Transfer-In Timing	4-10
Figure 4-13. PF/R Functional Block Diagram	4-13
Figure 4-14. Power-Up Timing at the Power Supply-PF/R Interface	4-14
Figure 4-15. Power-Up Timing at the PF/R-Processor Interface	4-14
Figure 4-16. Power-Down Timing at the Power Supply-PF/R Interface	4-15
Figure 4-17. Power-Down Timing at the PF/R-Processor Interface	4-15
Figure 4-18. Control Logic Sequence	4-16
Figure 4-19. Typical PF/R Service Routine	4-16
Figure 4-20. RTC Block Diagram	4-19
Figure 4-21. Timing Source Selection	4-19
Figure 4-22. Variable Interval Counter and Load Buffer Timing	4-23
Figure 4-23. Variable-Interval Interrupt Timing	4-24
Figure 4-24. Typical RTC Service Routine	4-27
Figure 4-25. MP Block Diagram	4-28
Figure 4-26. Mask Register Bit Assignment	4-29
Figure 4-27. Memory Assignment Example	4-30
Figure 4-28. Parity Option	4-36
Figure 4-29. Typical PMA Control-Line-Out	4-38
Figure 4-30. Typical PMA Bidirectional-Bus Line	4-39
Figure 4-31. Typical Address-or Control-Line-In	4-40
Figure 4-32. PMA Output (Reading)	4-41
Figure 4-33. PMA Input (Writing)	4-42
Figure 4-34. PMA Option Block Diagram	4-44
Figure 5-1. Basic Input/Output Test Program	5-1

LIST OF TABLES

Table 1-1. Option Board Configurations	1-1
Table 1-2. Option Board Specifications	1-5
Table 1-3. TC Specifications	1-6
Table 1-4. PF/R Specifications	1-6
Table 1-5. RTC Specifications	1-7
Table 1-6. MP Specifications	1-7
Table 1-7. PARITY Specifications	1-7
Table 1-8. PMA Specifications	1-8
Table 4-1. TC and TTY Instructions	4-11
Table 4-2. ASCII TTY Codes	4-12
Table 4-3. Major RTC Functions	4-20
Table 4-4. RTC Instructions	4-25
Table 4-5. MP Error Conditions Possible During Single- Word Instructions in Unprotected Area	4-32
Table 4-6. MP Error Conditions Possible During Double- Word Instructions in Unprotected Area	4-32
Table 4-7. Interrupt Addresses for MP Errors	4-35
Table 4-8. MP I/O Instructions	4-35
Table 5-1. Parity Check Pattern	5-5

SECTION 1 GENERAL DESCRIPTION

This manual contains the specifications, installation information, mnemonics lists, maintenance data, and theory of operation for the option board. Depending on the system configuration, the option board contains some or all of the following features:

- Common logic
- I/O Control logic
- Teletype controller (TC)
- Keyboard/display terminal controller
- Power failure/restart (PF/R)
- Real-time clock (RTC)
- Memory protection (MP)
- Memory parity logic
- Priority memory access (PMA) (see note)

Note: PMA cannot be added in the field.

1.1 FUNCTIONAL DESCRIPTION

The V70 Series option board contains mainframe features for the SPERRY UNIVAC V70 Series Computer Systems. Table 1-1 lists the nine available option board configurations together with current requirements for each -5V dc operating voltage. The current requirements for the -12V dc and -24V dc operating voltages are listed in table 1-2 and are the same for all configurations.

Figure 1-1 is a block diagram of the option board and its interfaces. Communication between the option board and the processor board is through the common logic. Buffer repowering in the common logic reduces the load on the processor I/O bus and also reduces the numbers of integrated circuits (IC) required for the options. The processor I/O control section, which is located on the option board, is discussed in the V70 Series Processor Manual.

1.1.1 Teletype Controller

The Teletype controller (TC) is a control and interface device for data transfers between the processor board and a Model 33 or 35 Teletype. Data is transferred between the processor board and the TC in 8-bit bytes over the I/O bus under either interrupt or sense control. Data is transferred between the TC and the Teletype over a serial, asynchronous, full duplex interface.

Note: The keyboard/display terminal (CRT) uses the same controller (with minor modification) as the Teletype. Throughout this manual, all references to Teletype (TTY) also pertain to CRT.

Table 1-1. Option Board Configurations

Configurations	Current
1 I/O control logic	2.5 amps
2 Common logic, I/O control logic, Memory, parity logic*	3.3 amps
3 Common logic, I/O control logic, RTC, TC, CRT, PF/R	5.5 amps
4 Common logic, I/O control logic, Memory, parity logic*, RTC, TC, CRT, PF/R	5.9 amps
5 Common logic, I/O control logic, Memory, parity logic*, RTC, TC, CRT, PF/R, MP	7.9 amps
6 Common logic, I/O control logic, Memory, parity logic*, RTC, CRT (only), PF/R, PMA	7.9 amps
7 Common logic, I/O control logic, Memory, parity logic*, RTC, TC, CRT, PF/R, PMA	10.0 amps
8 Common logic, I/O control logic, Memory, parity logic*, RTC, TC, CRT, PF/R, MP, PMA	12.0 amps
9 Common logic, I/O control logic, Memory, parity logic*, RTC, CRT (only), PF/R, MP, PMA	12.0 amps

*The memory parity logic is functional only when the entire system memory is comprised of optional parity core and/or parity semiconductor memory modules (16 bit).

1.1.2 Power Failure/Restart

The power failure/restart (PF/R) protects, during loss or reduction of ac prime power, the program in progress and the contents of computer memory and registers. Upon restoration of power, the PF/R automatically restarts the computer and causes it to reenter the interrupted program at the point of interruption.

Power reduction, failure, or turn-off initiates a power-down cycle during which the PF/R completes execution of the current instruction and then interrupts the processor, directing it to the address of the SAVE subroutine. This service subroutine loads the contents of the volatile registers (A, B, X, P, and overflow) into preselected addresses in memory. After the execution of SAVE, the PF/R disables the processor and memory until power is restored.

When power is restored so that all power-up conditions are satisfied, the PF/R enables the processor and memory, initiates the system-start signal, and directs the processor to the address of the RESTORE subroutine. This service subroutine reloads the registers with the saved data, and contains a jump instruction that directs the processor to reenter the program at the point of interruption and continue execution.

GENERAL DESCRIPTION

1.1.3 Real-Time Clock

The real-time clock (RTC) provides the following real-time functions:


- Variable-interval interrupt
- Memory-overflow interrupt
- Readable free-running counter

The *variable-interval interrupt* has three preselectable hardware timing sources: (1) a 10 kHz signal (standard unless otherwise specified), (2) line frequency from the power supply, or (3) a user-supplied external source. The

software-selectable interval can be anywhere in the range one to 4,095.

The *memory-overflow interrupt*, which operates in conjunction with the Variable-Interval Interrupt (VII), is implemented by loading an increment-memory-and-replace instruction into the VII address. This is monitored by the overflow-detection logic, which triggers the memory-overflow interrupt when the contents of the variable-interval-interrupt are incremented to 040001.

The 16-bit *readable free-running counter* is continually updated and read under program control. Counter timing is based on the 10kHz-clock, the variable-interval interrupt rate, the line frequency, or a user-supplied external source.



VII-1160 1

Figure 1-1. Option Board Block Diagram

1.1.4 Memory Protection

Memory protection (MP) prevents unauthorized or unintentional program access to, or modification of, protected areas of memory.

Memory is divided into 512-word segments, each of which can be either protected or unprotected. Segments not designated as protected are, by definition, unprotected. The protected/unprotected status of each segment is stored in the MP in four 16-bit mask registers that are loaded by I/O instructions from the processor. These mask registers can store the status of up to 64 memory segments.

The MP monitors the address of the instruction being processed, the address specified by the next instruction in sequence, and the address specified by the effective address. Using this information and the status of the stored segment, the MP determines and operates on errors.

When a program is executed in unprotected memory, any of the following operations constitutes an error:

- Overflowing into a protected segment
- Writing into a protected segment
- Jumping into a protected segment
- Executing an I/O instruction in an unprotected segment
- Executing a halt instruction in an unprotected segment

When the MP detects an error, execution of the current instruction is completed. However, if the instruction specifies writing or I/O operations, the contents of the A, B, and X registers and memory are not modified. Processor program processing is then interrupted and directed to one of five preassigned memory addresses. From this address, the program is directed to a user-written service subroutine for error analysis and correction.

NOTE: By definition, an error cannot exist during the execution of a protected instruction even when it indirectly references an unprotected address.

When the memory map option is installed, memory protection is disabled.

1.1.5 Memory Parity Logic

The memory parity logic generates and checks parity for all memory access. The parity check/generator generates parity on memory writing operations, and checks it on reading operations. The parity control generates an interrupt request when a parity error is detected. The parity logic is functional only when the entire system memory is comprised of optional parity core memory and/or parity semiconductor memory modules (18 bit).

1.1.6 Priority Memory Access

The priority memory access (PMA) is the interface (figure 1-2) between memory and the four data-transfer channels. The channels have hardware-fixed priorities. All signals transmitted on these channels are controlled by an interlock scheme that makes the interface independent of circuit and cable speed. This permits processing of data using a wide variety of transfer rates and circuit speeds.

The PMA continuously scans the four channels and generates acknowledgments as required. The order of priority for memory access on the B port is:

- PMA
- Direct memory access (DMA)
- 620 compatible direct memory access
- Processor

In dual port systems in which the processor is configured on port A, requests to separate memory modules will cause both requests to be serviced at the same time (figure 1-3)

After receiving an acknowledgment, the PMA controller clears the request unless consecutive memory cycles are required, in which case the line remains set. The controller then enables the 20-bit address bus, gates the data onto the 16/18-bit bidirectional bus, and, if a reading operation was requested, enables the read line. When the buses are stable, the data transfer begins. When the PMA detects the memory-data-ready signal from memory, it gates the data to the PMA bus and clears the acknowledgment. For reading operations, the controller uses the trailing edge of the acknowledgment signal to clock the data.

Up to eight controllers can share the PMA option. Where several controllers are connected to a given channel, only one can be active at a time.

The memory access logic scans the PMA and DMA request lines at the main system clock rate. If the lines are not enabled, the processor controls all memory cycles. If the PMA, DMA, or 620 compatible DMA request lines are enabled, the processor is locked out of memory after a request is recognized, and no other unit has access to memory as long as a PMA request is enabled. PMA requests thus take priority over those from the DMA. PMA requests are, however, ignored in case of power failure.

1.2 SPECIFICATIONS

Tables 1-2 through 1-8 contain the physical, electrical, and operational specifications for the option board and each of the options.





Figure 1-2. PMA Interfacing

1-171-154



Note: The processor, parity, and PMA are all connected to port B on a V72 system.

VT11-15624

Figure 1-3. Memory Access

Table 1-2. Option Board Specifications

Parameter	Description
Organization	Contains circuits for the common logic: I/O control logic, TC, PF, R, RTC, MP, memory parity logic, and PMA on a 15.6-by-19-inch (39.6-by-48.3-cm) circuit board
Logic Levels	High: +2.4 to +5.5V dc Low: 0.0 to +0.5V dc
Interconnection	Plugs into the backplane of the computer mainframe; interface signals are routed via card-edge connectors. PMA bus and TC signals pass through separate connectors at the rear of the board
Power requirements	-12V dc at 10 milliamperes 24V ac at 10 milliamperes +5V dc at 12 amperes (maximum)
Operational Environment	0 to 50 degrees C; 0 to 90 percent relative humidity without condensation

GENERAL DESCRIPTION

Table 1-3. TC Specifications

Parameter	Description
Organization	Contains input and output registers, timing control circuitry for simultaneous two-way transmission, and processor/TTY interface logic
Peripheral Device	Sperry Univac modified Model 33 ASR 35 ASR, or 35 KSR Teletype unit
Transmission Speed	Controlled by TTY: ten characters per second (100 milliseconds per character) at either random or sustained rate
Modes of Operation	Input: from TTY keyboard or paper-tape reader Output: to TTY printer or paper-tape punch
Device Address	001
Memory Access	Controlled by the processor
Interrupts	Write ready and read ready available to PIM

Table 1-4. PF/R Specifications

Parameter	Description
Organization	Contains sequencer logic, power-up, power-down logic, start-processor logic, and interrupt logic
Priority Assignment	Second only to MP on I/O bus
Interrupt Addresses	Power-down SAVE subroutine at 040 and 041; power-up RESTORE subroutine at 042 and 043
Service Subroutines	When power fails, SAVE stores volatile register contents, then halts the processor When power is restored, RESTORE reloads volatile registers, then enables program resumption

GENERAL DESCRIPTION

Table 1-5. RTC Specifications

Parameter	Description
Modes of Operation	Variable-interval interrupt, memory overflow interrupt, interval accumulation, time-of-day accumulation, and event accumulation
FRC Capability	Counts up to 0177777 with three hardware-selectable timing sources
I/O Capability	Seven external control and two data transfer instructions
Timing Sources	<p>10 kHz \pm 1 percent, squarewave, variable interval interrupt range 100 microseconds to 409.5 milliseconds (in 100-microsecond increments)</p> <p>Line frequency, derived from 24V rms sinewave, variable-interval interrupt range (nominal) 16.7 milliseconds to 66.3 seconds (in 16.7-millisecond increments) at 60 Hz, and 20.0 milliseconds to 81.9 seconds (in 20.0-millisecond increments) at 50 Hz</p> <p>External timing (user-supplied): minimum positive duration, 5.0 microseconds; minimum negative duration, 5.0 microseconds</p>
Interrupt Priority	Determined by position on the priority chain

Table 1-6. MP Specifications

Parameter	Description
Protection capacity	Up to 64 segments (512 word) of memory
Modes of Operation	Detects halt, overflow, I/O, writing, and jump errors
Interrupt Priority	Highest on the I/O bus priority chain
I/O Capability	Six external-control and eight data-transfer

Table 1-7. PARITY Specifications

Parameter	Description
Mode of Operation	Interrupt logic issues interrupt request upon detection of a parity error
Interrupt Priority	Follows PF/R and MP on the I/O bus
I/O	I/O interface via the interval I/O bus logic
Bus	Generates and checks parity on either the A or B bus, but not both. The hardware-selectable bus is the same as that used by the processor.

GENERAL DESCRIPTION

Table 1-8. PMA Specifications

Parameter	Description
Number of Channels	Four, with hardware-assigned priority
Maximum Number of Controllers per PMA	Eight, variously distributed among the four channels (only one active controller per channel at a given time)
Maximum Cable Length	20 feet (6 meters)
Latency (Typical for 10-foot cable assuming 60 nanosecond user controller delay)	530 nanoseconds (min) 1190 nanoseconds (max)
Maximum transfer rate (Typical for 10-foot cable assuming 60 nanosecond user-controller delay)	Semiconductor memory 1.10 MHz (write) 1.01 MHz (read) Core memory 1.01 MHz (write) 0.93 MHz (read)
Control Signals	Interlocked responses to all signals allow true asynchronous operation
Priority	Second only to PFR

1.3 RELATED DOCUMENTATION

Documents such as logic diagrams, schematics and parts lists are supplied in a system documentation package. This manual is assembled when the equipment is shipped, and reflects the configuration of a specific system.

The following list contains the part numbers of other manuals pertinent to the V70 series computers (the x at the end of each document number is the revision number and can be any digit 0 through 9):

Title	Manual Number
V70 Architecture Reference Manual	98A 9906 00x
V70 Processor Manual	98A 9906 02x
V70 Semiconductor Memory Manual	98A 9906 04x
V76 System Reference Manual	98A 9906 23x
V77-600 System Reference Manual	98A 9906 40x
MAINTAIN III Manual	98A 9952 07x

SECTION 2 INSTALLATION

This section describes the steps to be taken during the unpacking and installation of the option board, gives a physical description of the board, and lists the pin assignments.

2.1 INSPECTION

The option board has been inspected and packed to ensure its arrival in good working order. To prevent damaging the board, take reasonable care during unpacking and handling. Check the shipping list to ensure that all equipment has been received. Immediately after unpacking, inspect the equipment for shipping damage. If any is found:

- Notify the transportation company
- Notify Sperry Univac
- Save all packing material

2.2 PHYSICAL DESCRIPTION

The option board is a 15.6 by 19-inch (39.6 by 48.3 cm) printed circuit (PC) board that mounts in any mainframe chassis slot (figure 2-1).

The integrated circuits (ICs) on the option board are dual-in-line, plastic-encased chips. Under certain circumstances, some ceramic ICs are used.

2.3 INTERCONNECTION

The option board interfaces with other system components through card-edge connectors plus connectors mounted at the rear of the board. These connectors carry all signals indicated by the block diagram (figure 1-1) as interfacing with the rest of the system. TC and PMA-bus signals pass through the connectors at the rear of the board to special cables leading to the Teletype and PMA controller (respectively). The memory bus provides the interface between memory and the option board (MP, PARITY, and PMA). Except for the PMA, which does not use the I/O bus, all I/O signals between the CPU and the option board are repowered in the option board common logic and distributed via the option bus within the board.

Option-board pin assignments are listed as part of the logic diagram (91B0401) in the system documentation package. The signal mnemonics are defined in section 6.




Figure 2-1. Typical Option Board Installation

SECTION 3

OPERATION

The option board has no operating controls or indicators. Computer operations that affect the option board are explained in the V70 Series Processor Manual.

SECTION 4

THEORY OF OPERATION

Option-board logic (logic diagram 91B0401) may consist of one or more of the circuit blocks shown in the option board block diagram (figure 1-1). Signal mnemonics for the option board are defined in section 6. As shown in figure 1-1, all option board features (except PMA) are interconnected by the option bus. This bus is the interface between the individual sections and the option board common logic. The common logic in turn is the interface between the option board and the bidirectional I/Q bus which carries data and control signals to and from the rest of the system.

The PMA has its own PMA bus. The three options that deal directly with memory (MP PARITY, and PMA) are also connected to the memory bus.

The common logic circuits consist of buffered system control lines (IUJX-1 to OIUJX+, DRYX-1 to ODRYX+, FRYX-1 to OFRYX+, SYRT-1 to OSYRT+, IUAX-1 to OIUAX+, IUCX-1 to OIUCX+, and OIURX- via OIURX+ to IURX-1) and a set of mutually exclusive drivers and gates that either transfer data from the option bus (OB00- through OB15-) to the bidirectional I/Q bus (EB00-1 through EB15-1) or vice versa. Thus, for a data-transfer-in (timing figure 4-1), receivers are disabled by OBOUTA- and OBOUTB- while the drivers are enabled by OBOUT+ and OBOUTB+. On data-transfer-out, the reverse is true. LK82+ creates the 12.1212 MHz internal option-board clock.

4.1 TELETYPE CONTROLLER

The Teletype controller (TC) (figure 4-2) consists of the following functional blocks: instruction decoding and control logic, MOS transmitter/receiver, TC clock, data-transfer-out buffer register, and the TTY interface logic.

The *instruction decoding and control logic* responds to processor data-transmission requests and supplies interrupt signals for priority interrupt module (PIM) control. The TC

decodes the device address (01) from the low-order six bits of the option bus (OB00- through OB05-) producing TDA+ after ANDing with not interrupt acknowledge (OIAUX-). If an address is on the option bus, it is recognized when OIUAX+ is false. The I/O-TC interface provides for TC initialization and storage for processor-TC data transfers in a two-word format. The control logic generates signals to control other TC logic blocks, including the MOS transmitter/receiver. It also provides logic for external control instructions and initialization.

The *MOS transmitter/receiver* is a single 40-pin chip. It monitors all data transfers between the TC and the TTY, including parallel-to-serial data conversion and transmission to the TTY, serial-to-parallel data conversion for transfer from the TTY to the processor, and data flags to the instruction decoding and control logic.


The *TC clock* supplies timing signals to the MOS transmitter/receiver and the control logic by counting-down a 24.2424 MHz signal from the processor internal crystal-controlled oscillator. The counter can be programmed using jumpers to vary the transfer rate (figure 4-3).

The *data-transfer-out buffer register* provides the necessary buffering for data transmission.

The *TTY interface logic* provides a three-line interface from the TC to the TTY. The interface lines are isolated from the TC by optical couplers to control possible high voltages in the TTY interface (up to 140V ac during power surges).

4.1.1 Signal Interfaces

The TC interfaces with the basic computer and a factory modified TTY. No other options are required; however, the TC can interface with a PIM to provide character-ready interrupts.



V711-1563

Figure 4-1. Common-Logic Timing for Data-Transfer-In




Figure 4-2. TC Block Diagram

5771-104

BAUD RATE	E42 TO E43	E40 TO E41	E38 TO E39	E36 TO E37	E34 TO E35	E32 TO E33	E30 TO E31	E28 TO E29	E26 TO E27	E24 TO E25	E22 TO E23	E20 TO E21
	110 bps *	X	X	X	X		X	X	X		X	
150 bps	X		X	X	X	X		X	X	X	X	
300 bps		X	X		X	X	X	X				
1200 bps			X	X			X	X	X	X		X

X = INSTALL JUMPER

* = 110bps IS STANDARD

VTII-1565A

Figure 4-3. TC Clock Jumpers for Various Transfer Rates

4.1.1.1 Teletype Interface

The TC interfaces a model 33 or 35 TTY via the option board TTY connector. The TTYs are modified at the factory prior to delivery to the customer. To modify the 33 ASR TTY.

- a. Set the TTY for 20 mA operation. This includes the addition of a wire that enables the TTY to supply "battery" for the send and receive data loops to the clock card (the TTY is the current source for the TC optical couplers).
- b. Set the TTY for full-duplex operation.
- c. Disable the WRU contacts.
- d. Disable parity on the keyboard.
- e. Modify the answer-back drum.
- f. Install the 180801 function lever.

The model 35 is similarly modified. Model 33 and 35 TTYs are electrically interfaced and cabled to the TC in almost the same manner, even though they are physically quite different in appearance and in their internal operation.

The cable used for the TC/TTY interface for the 33 ASR runs from S connector plug P2 in the TTY to option board TC connector J8 at the rear of the CPU. The S connector is located at the right rear, top row second connector from the right. The TTY cable is normally 20 feet long with nine leads, three of which are used with standard Teletypes.

The TTY end of the cable (P2) includes two other wires. Pins 7, 4, and 5 are interconnected. These connections tie together internal TTY leads brought into the S connector plug as part of the wiring. Note that both ends of the cable are keyed to ensure proper mating.

NOTE

The TTY cable is normally installed at the TTY by Sperry Univac before customer delivery. The model 33 TTY requires about 3 amperes of ac power, and the model 35 TTY about 6 amperes.

TTY DESIGN: The 33 ASR is primarily designed for light to medium use. Normally, it is the basic computer input/output device and is the most widely used unit. Its full-duplex operating mode allows simultaneous input and output.

The 35 ASR performs the same function as the 33 ASR, but it is designed for heavy sustained use.

The 35 KSR is used for keyboard send/receive only and lacks the paper tape punch (PTP) and paper tape reader (PTR) capability of the ASR models. The operating characteristics are similar to model 33 keyboard operation. This unit is also designed for heavy, sustained use.

TTY INPUT METHODS: TTY input can be via the keyboard or the PTR. At the keyboard, the operator types at a random rate not greater than 10 characters per second (cps), the maximum rate for TTY input. Standard eight-level paper tapes are read by the PTR at a rate of 10 cps.

THEORY OF OPERATION

TTY OUTPUT METHODS: TTY output is either printed (typed) or punched on paper tape. For the printer or the PTP, the TC sends control codes or data at a random rate or at the maximum output rate of 10 cps. Data are printed, or control functions, such as line feed or carriage return, are performed on the printer. Similarly, control codes regulate the operation of the PTP, and data are punched into eight-level paper tape.

TTY SWITCHES: The ON/OFF switch controls the motor. The power supply and battery for TC relay drivers remain on, independent of this switch.

The line switch controls the TC/TTY interface. In the ON-LINE position, the interface is complete, and the TTY is under CPU control. In the OFF-LINE position, the TTY is independent of the TC, and can be used for printing or preparing tapes.

The following switches control the tape and are not on the 35 KSR. The START/STOP/FREE switch on the PTR causes the tape to move in START, to stop in STOP, and to be released from the sprocket drive wheel in FREE. Pressing BSP on the PTP backspaces the tape one character. Pressing REL removes pressure from the tape. Pressing LOCK ON locks the punch on (prevents change of punch status). Pressing UNLOCK unlocks the punch and enables punch status change by the TC or from the keyboard.

The 35 ASR mode switch mechanism enables the following operating modes.

Position	Keyboard	Reader	Printer	Punch
K	On line	Disabled	On line	Off line
KT	On line	On line	On line	On line
T	Off line	On line	On line	Off line
TTS	Off line	On line	Disabled	Off line
TTR	Off line	Disabled	Disabled	On line

TTY FUNCTION CODES: The TTY receives the following control codes from the TC that cause it to perform specific functions. An enabling code must follow a disabling code. (Codes R, T, Q, and S are not applicable to the 35 KSR.)

Code	Bit Format	Function
Control A	10000001	Enable printer
Control D	10000011	Disable printer
Control R	10010010	Enable punch
Control T	10010100	Disable punch
Control Q	10010001	Enable reader
Control S	10010011	Disable reader

OPTICAL COUPLER ISOLATION: Optical couplers (figure 4-4) in the TC comprise the actual interface between the TC and the TTY. The couplers physically and electrically isolate

the two units. The receiving coupler, is driven by the TTY. The sending coupler, is driven by the TC. The couplers switch approximately 20 milliamperes of current on or off the line. This method of interfacing is called "make/break". Each coupler can be said to drive or be driven by a current loop. When there is current flowing through a coupler, the current loop is closed. The line is then in the make condition (also referred to as the mark condition). When no current is flowing through the coupler, the current loop is open. The line is then in the break condition (also referred to as the space condition). The steady state of the loops is the mark condition when both the computer and TTY power supplies are on, and both couplers are active. When computer power is off the current loop is maintained on the transmitter via the coupler and is kept in the mark condition. When the TTY power is off, the steady state of the current loop is in the break condition, and neither is active.

Except for the difference in switching control location, the input and output loops have identical functions. The factory-modified system is full-duplex to provide simultaneous transmission of data in both directions.

The current source for the two loops originates in the TTY and is sometimes referred to as "battery." The TC uses no loop source current, since it is isolated by the optical couplers. Typical current in a factory-modified TTY interface loop is 20 mA.

The coupler-controlled current-loop interface method enables the processor-TC and the TTY to be placed far apart without noise interference, ground loops, etc., affecting the system. Normally, the TTY cable is 20 feet long.


When either the TTY or the TC sends data, the optical couplers operate (make or break) to conform to the character pattern being sent. Characters are sent or received serially by the current loop.

TTY CHARACTER BIT FORMAT: Each Teletype character or command is serial and is divided into 11 periods or bits consisting of one start bit, eight data bits, and two stop bits (see figure 4-5).

The bit pattern for the character shown in figure 4-5 is 10101011. The bit length is 9.1 milliseconds and the bit rate is 110 bits per second (bps). The character length is 100 milliseconds, and the character rate is 10 cps. The start bit is always a space = zero bit = no current in loop = loop open. Data bits are either mark or space. A mark = one bit = current in loop = loop closed.

The eighth data bit is always mark. It can be used by the TTY as an even parity bit (optional). The stop bits in the character bracket the data bits. This simplifies the design and operation of the TC input circuitry.


THEORY OF OPERATION



NOTE: Equivalent, not actual, circuit with two independent current loops for full-duplex operation. The current loops may have a single common current source and return wire. Isolation is achieved by optical couplers.

VT11-1467

Figure 4-4. Optical Coupler Isolation for TC/TTY Interface



VT11-1468


Figure 4-5. Typical TTY Character

THEORY OF OPERATION

NOTE

The expression, the TTY is running open, means the send loop to the TTY lacks current = steady spacing condition. This occurs if coupler K2 remains open, if the loop current source fails, or if the send loop opens at any point.

TTY INPUT CHARACTER: The receiving circuitry synchronizes at start-bit time. The bit pattern is sampled and shifted in the center of the start bit and continues at the center of each data bit through to the eighth data bit (figure 4.6). When the last data bit has been sampled and shifted, the character is ready for transfer to permanent storage (e.g., the computer). The TC enables transfer to the CPU at the end of the first stop bit. The stop bit period is used for the transfer of the character to the processor; therefore, these bits are not sampled.



VTII-0456

Figure 4-6. Input Character Sampling


To keep the receiving unit synchronized with the sending TTY, the receiving oscillator or equivalent timing circuit must be allowed to stop and restart when the start bit for the next character occurs. If the sending device outputs a new start bit before the receiving oscillator has time to stop and recover, the two units are out of synchronization and erroneous data result. The next new character start bit may occur immediately after the stop bit or may not occur for an indefinite time interval. This is typical of asynchronous transmission. The receiving unit must be able to receive and synchronize to new data at any time.

TTY OUTPUT CHARACTER: The TTY is assumed ready to receive data at any time. The TC output sequence begins when a character is loaded in the MOS transmitter. A continuously running oscillator circuit is synchronized when ready to send a start bit. All bit times (start and data) are equal, and each bit takes 16 oscillator periods.

When the last data bit is sent, the TC obtains a new character from the CPU in preparation for the next character transmission. The oscillator in the TC continues to run during the stop bit. Typically, the TC obtains a new character during the last stop bit. If there are no more output characters, the TC oscillator continues running and places a steady one-bit level on the output line. The TTY can then await a new start bit which occurs on the next output character.

ASYNCHRONOUS TRANSMISSION: The previous paragraphs detailed basic TTY input and output. Several points should be stressed:

- The sending unit transmits at a full or random rate at any time.
- The receiving unit must be able to accept data at any time, at a full or random rate.
- The receiving unit must resynchronize with each new start bit (every character) to maintain proper synchronization.
- The length of the output character must be carefully maintained. The receiving circuit can normally tolerate some distortion (less than 1/2 bit per total character). The waveforms of figure 4-7 illustrate an example of proper output character length but maladjusted input timing.



VTII-0458

Figure 4-7. Maladjusted Input Clock

4.1.1.2 PIM Interface

The TC provides two interrupt line outputs: one (IUBB-I) indicates that the input buffer is ready, a second (IUAA-I) indicates that the transmitter is ready for another byte of data. These lines must be wired to PIM interrupt line inputs when it is desired to operate the TTY under interrupt control rather than sense control. The computer system must, of course, contain a PIM to operate under interrupt control.


4.1.2 Circuit Description

The TC operating theory described herein is a sequential series of functional operations that exercise the TC circuits. To better understand the functional operation of the circuits themselves, refer to logic diagram 91B0401 (system documentation package), timing diagrams (figures 4.8 through 4-12), mnemonics (section 6), and interface data (section 4.1.1)


4.1.2.1 Initial Condition

When computer power is first turned on, the TC and the processor circuitry are in an undefined state. Pressing the RESET switch on the control panel initializes the TC (and the processor) to properly perform various functions under program control. This enables the TC to monitor the TTY for input characters and to accept output characters from the processor to the TTY. When initialized, the TC also

EXC INSTRUCTION TIMING



SENSE INSTRUCTION TIMING



1711-149

Figure 4-8. TC Control Timing

transmits a steady mark to the TTY by keeping the transmitting optical coupler active. The TC can also be initialized under program control but the instruction cannot be issued while the TC is in communication with the TTY. Figure 4-8 shows the software initialization timing.

NOTE

An initialization instruction performs the same function as pressing the RESET switch.

4.1.2.2 TC/Common-Logic Interface

The processor controls the TC with external control and data transfer instructions via the option bus. When such an instruction is issued, the following device sequence occurs: TDA + is high if the proper address (01) is put

on the option bus and OIUAX - is low (no interrupt or DMA). TDA - high enables the instruction-generation gates

The functions of the option bus signals are: OB00- through OB05- enable the device address signal TDA +; OB06- enables the output-ready sense response TTS +; OB07- enables the input-ready sense response TRS +. In addition, the bidirectional signals OB00- through OB07- enable the data-transfer-out buffer register OB11- enables the software reset one-shot, OB12- enables sense response SERX-I, OB13- enables the input sequence, and OB14- enables the output sequence.

OIUAX + inhibits TC selection when the processor has an interrupt or direct memory access (DMA) in process. The processor can issue any of several instructions. All of the following instructions issue a device address and OFRYX + (FRYX-I) and several issue ODRYX + (DRYX-I).

THEORY OF OPERATION

- a. Sense output ready (OB06-): OFRYX + only
- b. Sense input ready (OB07-): OFRYX + only
- c. Execute (initialize) (OB11-): OFRYX + only
- d. Output (load transmit buffer register) (OB14-): OFRYX + and ODRYX +
- e. Input (read input buffer register) (OB13-): OFRYX + and ODRYX +

Figures 4-8, 4-9, and 4-12 contain the timing diagrams for these instructions.

If a sense condition is met, SERX-i goes low. Under sense control a sense instruction is normally issued before input or output. SERX-i low is enabled by either TTAREA + or TRS -, the latter being the AND of TOE- and TORA +

TTAREA + and TRS + signify respectively that the TC has an input character or is ready to accept an output character.

When initialized, the TC is set to enable immediate output under processor control. TRS + is not true until the TTY has loaded a complete character into the receiving half of the receiver/transmitter.

When the processor issues an output instruction, an OFRYX + / ODRYX + sequence sets and resets flip-flop TDT0 +. When the processor issues an input instruction, an OFRYX + / ODRYX + sequence sets and resets flip-flop TDT1 +.

4.1.2.3 TC Output (Write)

During a TC output operation, portions of the TC common-logic interface, output timing control, the MOS trans-






Figure 4-9. Processor-to-TC Output Timing

THEORY OF OPERATION



NOTE 1: The MOS transmitter is double-buffered to permit loading of a second character at any time during the transmission of the first character except when TTBFEA- is low.

NOTE 2: Clock detail (16x)



Start time, the negative transition of TTROA+ for the start bit, is on the first negative transition of TCLK+ following the negative, asynchronous TBRL- pulse.

VTI-1571

Figure 4-10. TC Data-Transfer-Out Timing

mitter/receiver, and portions of the TC/TTY interface are used. Circuit elements are control flip-flops, a group of gates enabled by the option-bus signals, a programmable free-running clock that is synchronized with the processor, the transmitting half of the MOS transmitter/receiver, and an output coupler to the TTY with associated drivers. The data and control output waveforms illustrate the loading of the output from the processor to the TC and thence to the device (figures 4-9 and 4-10). For these waveforms, as-

sume that the TC has been initialized, the transfer rate is 110 bps, the data is in 11-bit format, the processor has sensed write ready and has issued an output instruction, and the output character is 10101010 binary. Data are output from the processor in a two-word format, the first contains the device address (01) and the function, and the second is character data. The device address is sampled on the trailing edge of FRYX-1, and data are sampled on the trailing edge of DRYX-1.

THEORY OF OPERATION

4.1.2.4 Loading the Output Buffer and MOS Transmitter

Loading of the output buffer register occurs from the leading to the trailing edge of DRYX-1. The data present on the buffer register inputs at the trailing edge of DRYX-1 are latched into the buffer and presented to the MOS transmitter via TTDB0+ through TTDB7+. The trailing edge of DRYX-1 also enables the TBRL- loading signal to the MOS transmitter. The character to be transmitted is loaded into the MOS transmitter on the trailing edge of TBRL-.


4.1.2.5 Output to the TTY

When the character to be transmitted has been loaded into the MOS transmitter buffer register, automatic data-

transmission begins. The MOS device generates the start-bit, eight data bits, and two stop-bits without the intervention or supervision by the TC. The MOS transmitter serial-output signal TTRO+ goes low to signal, via the optical coupler, the beginning of transmission.

4.1.2.6 TC Input (Read)


During a TC input operation, portions of the TC/TTY or TC/Infoton interface, input timing control, the MOS transmitter/receiver, and portions of the TC/common-logic interface are used. Circuit elements are control flip-flops, a group of gates to enable the option bus, and an input optical coupler from the TTY. The data and control waveforms illustrate the loading of the input from the device to the TC and thence to the processor (figures 4-11 and 4-12). For these waveforms, assume that the TC has been ini-



NOTE 1: At a continuous transfer rate, the processor has approximately one "character time" to respond and read the character out of the MOS receiver. If an input instruction is not issued during this period, data are lost.

4-11-157

Figure 4-11. Input Timing TTY to TC



4-12-157

Figure 4-12. TC Data-Transfer-In Timing

THEORY OF OPERATION

ialized, the device has just begun to transmit a character, and the input optical coupler is deactivated. Character reading is initiated by the negative transition of TRI- signaling the start-bit. From this transition to the positive transition of the data-ready signal TDR- all operations are under control of the MOS transmitter. The positive transition of TDR- indicates that the character has been received and loaded into the MOS device. About 500 nanoseconds later the data appear at the MOS device outputs TRR00 - through TRR07 -. *The processor has approximately one "character time" to execute a data-transister-in instruction before data are lost.* During the execution of this instruction the common-logic drivers are enabled by QBOUT- low TDR- clears the TDR flip-flop within the MOS device and prepares the next character. Data are transferred to the processor on the trailing edge of DRX-1.

4.1.3 Programming

The TC can be programmed directly under processor control (with or without interrupts).

The TC can supply interrupts (input ready and output ready) to the PIM when this option is included in the computer system, thus saving computing time and simplifying software since programmed delay and sense loops can be avoided. With this feature, the program running in the processor is interrupted at the proper time.

The software initializes the TC (as does pressing the RESET switch on the control panel). The TC is then ready to accept output from the processor and is also capable of accepting an input character from the TTY. The software normally issues a sense instruction and, if a sense-ready condition exists, follows it with a reading (input) or loading (output) instruction to enable the data transfer of one character between the TC and the processor.

Except for interrupts, the TC operates, for TTY operations within the following general timing restrictions.

Output: Maximum data transfer rate is 10 characters per second. There is no minimum rate. The processor can output a single character, discontinue output for an indefinite period of time (longer than 100 milliseconds), and then output another character without loss of data or synchronization.

Input: Maximum data transfer rate is 10 characters per second (100 milliseconds per character). The processor must read the input character transferred from the TTY by the TC during the last (second) 9.1-millisecond stop-bit period. If the processor fails to read the character input during this time and before the TTY inputs again, the character is lost.

The TC and the TTY respond to the instructions listed in table 4-1 and the standard TTY codes in table 4-2. The initializing instruction performs the same function as the RESET switch on the computer console. The TC is prepared to accept processor output and to monitor TTY input. This instruction can not be issued while the TC is communicating with the device.

The sensing instructions are the sense ready-to-read and the sense ready-to-write instructions, which enable the processor to determine TC status. If the sense condition is met, a data transfer can proceed. If the sense condition is not met, the processor must wait to perform data transfer. A sense instruction can be issued at any time and normally precedes any data transfer instruction.

The data transfer instructions are the read (input) and load (output) instructions, which transfer data between the processor and the TC through the read and write registers. Issuing a reading or loading instruction at the wrong time results in incorrect data transfer.

Table 4-1. TC and TTY Instructions

Mnemonic	Octal Code	Functional Description
	External Control	
EXC 0401	100401	Initialize
	Transfer	
OAR 01	103101	Transfer the A register to the transmit buffer register
OBR 01	103201	Transfer the B register to the transmit buffer register
OME 01	103001	Transfer the memory address to the transmit buffer register

(continued)

THEORY OF OPERATION

Table 4-1. TC and TTY Instructions (continued)

Mnemonic	Octal Code	Functional Description
INA 01	102101	Transfer the input buffer register to the A register
INB 01	102201	Transfer the input buffer register to the B register
IME 01	102001	Transfer the input buffer register to the memory register
CIA 01	102501	Transfer the input buffer register to the cleared A register
CIB 01	102601	Transfer the input buffer register to the cleared B register

Sense

SEN 0101	101101	Transmit buffer register ready
SEN 0201	101201	Input buffer register ready

TTY Instruction Codes

Function	Symbol	Code	Typed As
Print Enable	SOM	201	Control and A
Print Suppress	EOT	204	Control and D
Reader On	XON	221	Control and Q
Punch On	TAPE	222	Control and R
Reader Off	XOFF	223	Control and S
Punch Off	TAPE OFF	224	Control and T

Table 4-2. ASCII TTY Codes

@	300	X	330
A	301	Y	331
B	302	Z	332
C	303	[333
D	304	\	334
E	305]	335
F	306	†	336
G	307	—	337
H	310	Blank	240
I	311	!	241
J	312	..	242
K	313	=	243
L	314	\$	244
M	315	%	245
N	316	&	246
O	317	.	247
P	320	(250
Q	321)	251
R	322	*	252

(continued)

Table 4-2. ASCII TTY Codes (continued)


Teletype Symbol	ASCII Code	Teletype Symbol	ASCII Code
S	323		253
T	324		254
U	325		255
V	326		256
W	327		257

4.2 POWER FAILURE/RESTART

The operation of the power failure/restart (PF/R) (figure 4-13) includes

- PF/R power supply interaction
- PF/R processor interaction
- PF/R internal functions

NOTE: The PF/R is operative only when the computer is in RUN mode. If the computer is in STEP mode when power is lost, the PF/R interrupt is not acknowledged and the contents of the volatile registers are lost.



FT11-1074
Figure 4-13. PF/R Functional Block Diagram

In the PF/R-power supply interaction, the computer power supply generates a low power failure signal at the start of a power up sequence. When all dc voltages are within their operating ranges and the line voltage is 105V ac or higher, the power failure signal goes high. This positive transition triggers the PF/R power up sequence.

When power is lost or below minimum requirements for computer operation, the power failure signal goes low. The PF/R then generates an interrupt request, causing the processor to execute the SAVE subroutine if the computer is in run mode. In halt mode, the processor does not acknowledge the request. In this case, the memory and processor are immediately disabled, and the contents of the volatile registers are lost.

During a power loss, the PF/R interrupt request is not acknowledged until the instruction in process completes execution. If the instruction requires multilevel addressing, this acknowledgment can be delayed up to five memory cycles, depending on the number of addressing levels (one machine cycle per level). DMA memory activity can also delay the interrupt processing up to one DMA cycle.

SAVE includes operations such as storing the contents of the volatile registers so that the interrupted program can complete execution when power is restored.

The power supply causes the system-reset signal to remain low from turn-on to 100 microseconds before the positive transition of the power failure signal, thus disabling the processor. When the power failure signal goes high, system reset is removed and the interrupt clock is enabled. Approximately 900 nanoseconds later, the PF/R simultaneously places the processor in run mode and requests an interrupt. The processor acknowledges the request by jumping to address 042 as specified by the PF/R. The processor then executes the PF/R RESTORE subroutine, during which all other interrupts are disabled. At the completion of RESTORE, the processor jumps back (under program control) to the program being executed when power was lost and reenables all other interrupts.

During a power-down sequence, the power failure signal remains low as long as power failure conditions exist. Following the negative transition of the power failure signal, the PF/R interrupt request logic is enabled. The processor then, after executing the current instruction, acknowledges the request by jumping to interrupt address 040 and executing the PF/R SAVE subroutine, during which all other interrupts except memory protection are disabled.

Approximately one millisecond after SPFA- goes low, the power supply generates SRST-, which disables the processor and memory.

The usual SAVE and RESTORE subroutines use a halt run flag to indicate whether a power failure occurred while the processor was in HALT mode. If so, the flag is unchanged; since SAVE was not executed. Upon restoration of power, RESTORE examines the flag to determine whether the previous data can be restored in the volatile registers or a HALT is required.

The PF/R internal logic consists of three functional blocks: sequencer, system start, and interrupt request.

The sequencer logic sends control signals to the other PF/R logic sections to generate the required output signals.

The system start logic produces a short pulse for starting the system when state 01 is true.

The interrupt request logic generates signals to request an interrupt cycle and to define the memory address of the interrupt. The interrupt priority logic generates a signal that disables lower-priority options and peripheral controllers when the PF/R is executing a power up RESTORE subroutine or a power-down SAVE subroutine.

THEORY OF OPERATION

4.2.1 Timing


Figures 4-14 and 4-15 show the PF/R power-up timing on the power-supply and processor interfaces, respectively. Figures 4-16 and 4-17 show the PF/R power-down timing on the interfaces. Figure 4-18 shows the sequence of events in the PF/R control logic.

The significance of the timing considerations in the operation of the PF/R is discussed in the descriptions of the circuits (section 4.2.2).

4.2.2 Circuit Description


To better understand the functional operation of the PF/R circuits in this section, refer to logic diagram 91B0401 (system documentation package), timing diagrams (section 4.2.1), and mnemonics (section 6).

A power-up condition exists when the power-supply dc voltages are all within their operating ranges and the line




4-14-1574

Figure 4-14. Power-Up Timing at the Power Supply-PF/R Interface




4-15-1574

Figure 4-15. Power-Up Timing at the PF/R-Processor Interface



VT11-1500


Figure 4-16. Power-Down Timing at the Power Supply-PF/R Interface



VT11-1509

Figure 4-17. Power-Down Timing at the PF/R-Processor Interface

THEORY OF OPERATION



5/11/59

Figure 4-18. Control Logic Sequence

THEORY OF OPERATION

voltage is 105V ac or greater. A power-down condition exists when one or more of the power-up requirements is not fulfilled.

Prior to the beginning of a power-up sequence, SPFA⁻ and SRST⁻ are low. The sequence begins when the power supply forces SRST⁻ high. Approximately 100 microseconds later, SPFA⁻ goes high. The initializing flip-flop set-output FCX1⁺ goes high on the clock transition with the control logic going to state 01. This sets the one-shot and generates system-start pulses OPSTRT⁻ and OINT⁻. Thus, the positive transition of SPFA⁻ causes the PF/R to enable the interrupts and the CPU to begin execution of the restore subroutine within 500 to 1000 nanoseconds.

The interrupt request to the CPU for the RESTORE subroutine is generated when the control flip-flop is reset (FC1X⁻ high) and control state 01 signal FCS1⁻ goes low, enabling, when BINT⁻ is high, OIURX⁻ low.

After a request, the CPU activates the interrupt-acknowledgment signal OIUAX⁺ high, and this is gated with BINT⁻ and FCS12⁺. If either control state 01 or 10 is active (FCS12⁺ high) and the memory-protection interrupt is disabled (BINT⁻ high), the interrupt-address flip-flop set output FIOD⁺ goes high on the positive transition of clock FRYX⁺. Acknowledgment of the interrupt during power-up causes the control logic to enter state 11, the power-quiescent state. Internal interrupt signals FCS12⁺ and FIOAK⁺ generate the interrupt address (OB05⁻ and OB01⁻) and output it to the I/O bus with I/O-transfer control signal OBOUT⁻.

When an interrupt address is accepted (FIOD⁺ high) in control state 01 (FCS1⁻ high), the control flip-flop set output FC1X⁺ goes high. The flip-flop clears when FRSTA⁻ goes low.

RESTORE reloads the volatile CPU registers with the same data as they held before power loss, and a jump instruction at the end of RESTORE reenters the interrupted program.

All lower priority options including all interrupts except memory protect are disabled during this time by a low PF/R-active signal FINTE⁻, generated by either the initialization or control flip-flop. The initialization flip-flop is cleared by a low system-reset signal FRSTA⁻. Upon completion of restore, FINTE⁻ returns to the high state, allowing the I/O priority chain to become active again.

The system-start logic produces the short pulse OINT⁻ low when the one-shot is set and the PF/R is in control state 01, thus starting the system.

Upon power failure, the power-down sequence begins with SPFA⁻ going low, where it remains as long as there is a power-down condition. The negative transition enables the PF/R interrupt-request signals IUCX⁻ and IURX⁻. When SPFA⁻ goes low and the one-shot expires, the initializing flip-flop output FCX1⁻ goes high on the next negative

transition of clock OIUCX⁺ with the control logic going to state 10. The control flip-flop set output FC1X⁻ is high and is reset when FCS2⁺ goes high. If the memory-protection interrupt is disabled (BINT⁻ high), OIURX⁻ goes low to enable the PF/R interrupt request to the CPU and cause the CPU to execute the SAVE subroutine.

Memory protection interrupts, if enabled, will be acknowledged first. Acknowledgment of the interrupt after the processor completes the instruction in progress is analogous to the acknowledgment during power-up, except that the control logic enters state 00 on power-down.

The request generates the interrupt address 040 specified by the PF/R, and executes the SAVE subroutine. During this sequence of events, all other interrupts and options except memory protection are disabled.

NOTE: If the processor is in a multiprocessor system and does not have the highest-priority memory port, it may not get port access in time to process the SAVE subroutine after power loss. PMA requests are ignored when the PF/R is active.

4.2.3 Programming

Although the standard Sperry Univac programs do not contain PF/R service routines for saving and restoring contents of the volatile registers and sense switches, the PF/R circuitry provides capability for handling such routines. To utilize this capability the user can write a SAVE and RESTORE service routine like the one shown in figure 4-19.

During a power-down condition, interrupt addresses 040 and 041 must contain a jump-and-mark to the SAVE routine; during a power-up condition, interrupt addresses 042 and 043 must contain a jump to the RESTORE routine.

If the computer is in the halt mode during a power loss, the PF/R interrupt request is not acknowledged, the memory and CPU are immediately disabled, and the contents of the volatile registers and sense switches are lost.

If a multilevel addressing instruction is in process when power is lost, the CPU acknowledgment of the PF/R interrupt request can be delayed up to five memory cycles. An active DMA request at the time of power loss (SPFA⁻ going low) could delay acknowledgment up to one DMA cycle.

A halt instruction must be located at the end of the SAVE routine. This stops memory activity before SRST⁻ is forced low by the power supply.

The service routine should contain a halt/run flag. This indicates whether a power failure occurred while the processor was in RUN or HALT mode, so that either the volatile registers can be restored or a HALT executed.

The RESTORE routine execution time must not exceed 400 microseconds, and the SAVE routine, 300 microseconds.

THEORY OF OPERATION

Label	Mnemonic	Operand	Comment
PWRU	EQU	0	POWER UP ENTRY
	LOA	HLTF	GET HALT IN RUN FLAG
	JAZ	HLTF	JUMP IF POWER FAIL NOT IN RUN
	TZA		
	STA	HLTF	RESET HALT IN RUN FLAG
	LOA	SAVS	GET SENSE SWITCH FLAGS
	FXC	077	
	QAR	077	RESET SENSE SWITCHES
	LOA	SAVO	GET OVERFLOW FLAG
	JAZ	RSRG	JUMP IF FLAG NOT SET
RSRG	ROP		RESET OVERFLOW
	LOA	SAVA	RESET A REGISTER
	LOB	SAVB	RESET B REGISTER
	LOX	SAVX	RESET X REGISTER
	JMP	0	RETURN TO INTERRUPTED LOCATION
PMDN	EQU	0-1	POWER DOWN ENTRY
	STA	SAVA	SAVE A REGISTER
	STB	SAVB	SAVE B REGISTER
	STX	SAVX	SAVE X REGISTER
	ZERN	07	ZERO A,B,X REGISTERS
	ADFA		ADD OVERFLOW TO A REGISTER
	STA	SAVO	SAVE OVERFLOW
	LORI	0	
	YS1	SETB	SAVE SS1 FLAG
	LRLB	1	
	YS2	SETB	SAVE SS2 FLAG
	LRLB	:	
	YS3	SETB	SAVE SS3 FLAG
	STX	SAVS	SAVE SENSE SWITCH FLAGS
	TND	HLTF	GET HALT IN RUN FLAG
	HLTF	DATA	HALT IN RUN FLAG
	SAVA	RSB	1
SAVB	RSB	1	SAVE B REG BUFFER
SAVX	RSB	1	SAVE X REG BUFFER
SAVO	RSB	1	SAVE OVERFLOW BUFFER
SAVS	RSB	1	SAVE SENSE SWITCHES BUFFER
SET9	MEG	004	MEG B & X AND SAVE IN X
	END		

Figure 4-19. Typical PF/R Service Routine


4.3 REAL-TIME CLOCK

The real-time clock (RTC) option comprises seven functional blocks: clock-control logic, timing source input logic, free-running counter, variable-interval logic, overflow detection logic, interrupt control logic, and instruction decoding and control logic (figure 4-20). Inputs to the RTC include the internal I/O bus, a 24.2424 MHz signal from the processor, an external timing source, and a power supply line frequency.

The clock-control logic produces the 10 kHz clocking signal. Its input is the squarewave signal from the option board's 12.1212 MHz, crystal-controlled I/O clock.


The timing source input logic consists of a pulse-shaper for the line frequency sinewave input and the specially wired timing source selection plugboard (figure 4-21).

The free-running counter (FRC) provides real-time and event accumulation. Timing is hardware-selectable (figure 4-21) and can be either the line frequency source, an external source, or the variable-interval interrupt rate. The counter is factory-wired to the line frequency unless otherwise specified by the user. It runs continuously, and, if it is wired to the variable-interval logic's zero-detection output, is incremented at the variable-interval interrupt rate even if the interrupt is masked. Only the clear-FRC instruction (EXC 047) resets the counter, which continues to count even while the processor is in step mode.



VTII-1578

Figure 4-20. RTC Block Diagram



VTII-1581

Figure 4-21. Timing Source Selection

THEORY OF OPERATION

The variable-interval logic consists of a 12-bit interval selection register, variable-interval counter, and zero detection logic. Timing for the variable-interval counter is hardware-selectable and can be a crystal-controlled 10 kHz source, an external source, or the line frequency (figure 4-21). The standard source is the 10 kHz signal (unless otherwise specified). Thus, the variable-interval interrupt rate is normally 1 kHz because the interval selection register is loaded with 000012 during initialization of the RTC. The interval selection register is loaded, under programmed I/O control, with a binary number that is proportional to the desired timing interval. The register contents are then transferred to the 12-bit variable-interval counter. The counter is decremented to zero under hardware control and, if the variable-interval interrupt is not masked, the CPU is interrupted. When the variable-interval counter is decremented to zero, it is again loaded from the interval-selection register and again decremented. The variable-interval interrupt occurs continuously at a rate determined by the count in the interval selection register until the interval is changed by the program or until the RTC is reinitialized by the EXC 0447 instruction or when the RESET switch on the computer control panel is pressed.

When the RTC is initialized, the interval selection register is set to 0012. However, if the register count is set, by the program, to zero, the RTC hardware reacts as if the count has been set to 04096.

The overflow detection logic requests interrupts of the computer when a specified address in memory is incremented beyond a preselected count and overflow results. When the memory-overflow interrupt is expected, the variable-interval interrupt address (044) Always contains an increment memory and replace instruction. The address to be incremented is the next sequential location (045). The overflow detection logic monitors the most significant bit of the processor R register (R14) after a variable-interval interrupt and during the execution of the increment memory and replace instruction. If bit 14 of the memory word is one, this logic generates a memory-overflow interrupt request; i.e., when the incremented address count reaches 040000, the next variable-interval interrupt represents overflow. Thus, the incremented address contains 040001 when

the memory overflow interrupt occurs, assuming that the address was initialized to a value under 040000. The interrupt could be set to occur at any value that enables bit 14.

The interrupt control logic processes RTC interrupts. When both RTC interrupts (variable-interval and memory overflow) are pending, the variable-interval interrupt has priority. If either or both of the interrupts are masked, this section stores interrupt requests and transfers them to the processor when the interrupts are enabled. The interrupt control logic can store one of each type of interrupt. Subsequent interrupt requests when the interrupts are masked are lost.

The instruction decoder and control logic decodes instructions from the processor and generates control signals to enable data transfers, mask or unmask interrupts, and initialize or clear the RTC functions.

4.3.1 Timing

The external timing source supplied by the user must be a positive-going pulse with a minimum pulsewidth of 5 microseconds and a minimum cycle time of 10 microseconds (the negative-level minimum duration is 5 microseconds).

The line frequency source is a 24V ac power supply output. It is shaped by a TTL Schmitt trigger on the RTC circuit board.

4.3.2 Circuit Description

To better understand the function of the RTC circuits shown in figure 4-20, refer to the mnemonics (section 6) and to logic diagram 91B0401 (System Maintenance Manual).

The following subsections describe the seven functional sections of the RTC: the instruction decoder and control logic, free-running counter, clock counter logic, timing source logic, variable-interval logic, memory overflow detect logic, and interrupt control logic. Table 4-3 lists the RTC functions in relation to the timing and ranges of the variable-interval interrupt and the free-running counter.

Table 4-3. Major RTC Functions

Function	Variable-Interval Interrupt		Free-Running Counter	
	Source	Range	Source	Range
High rate interval interrupt and interrupt accumulation	10 kHz	100 microseconds to 409.5 milliseconds in 100-microseconds increments	Variable-interval interrupt rate	6.5 seconds to 7.46 hours depending on interrupt rate
High rate interval interrupt and event accumulation	10 kHz	Same as above	External	Up to 65,536 events

(continued)

Table 4-3. Major RTC Functions (continued)

Function	Variable-Interval Interrupt		Free-Running Counter	
	Source	Range	Source	Range
High-rate interval interrupt and time-of-day accumulation	10 kHz	Same as above	Line frequency	Up to 18.2 minutes
High-rate interval interrupt and high-rate interval accumulation	10 kHz	Same as above	10 kHz	6.5 seconds in 100-microsecond increments
Low-rate interrupt and interrupt accumulation	Line frequency	16.7 milliseconds to 68.3 seconds in 16.7-millisecond increments	Variable-interval interrupt rate	18.2 minutes to 51.8 days depending on interrupt rate
Low-rate interrupt and event accumulation	Line frequency	Same as above	External	Up to 65,536 events
Low-rate interrupt and time-of-day accumulation	Line frequency	Same as above	Line frequency	Up to 18.2 minutes
Low-rate interrupt and time-of-day accumulation	Line frequency	Same as above	10 kHz	6.5 seconds in 100-microsecond increments
Event count interrupt and interrupt accumulation	External	One to 4,095 events	Variable-interval interrupt rate	65,536 to 268 million events depending on interrupt rate
Event count interrupt and event accumulation	External	Same as above	External	Up to 65,536 events
Event count interrupt and time-of-day accumulation	External	Same as above	Line frequency	Up to 18.2 minutes
Event count interrupt and time-of-day accumulation	External	Same as above	10 kHz	6.5 seconds in 100-microsecond increments

4.3.2.1 Instruction Decoder and Control Logic

The instruction decoder and control logic consists of receivers and drivers, flip-flops, inverters, logic gates, and an instruction decoder. These logic components decode instructions from the CPU and generate the control signals to enable data transfers, mask or unmask interrupts, and initialize or clear the RTC.

The 16-bit bidirectional internal option bus interfaces the RTC and the processor (OB00- through OB15-). Instruc-

tions or data are accepted by the receivers and data are transmitted by the drivers. RB01+, RB02+, and RB05+ assert the RTC interrupt addresses on the option bus.

The instruction decoder is a 3-to-8-line decoder that decodes OB06, OB07, and OB08 into one of the states, REX00- through REX07- (REX05- not used). These signals enable or disable logic functions in the RTC circuits. The instruction decoder is enabled by RFRY+, OB11, and RDA47.

THEORY OF OPERATION

Memory overflow enabling flip-flop RMOE activates the memory overflow detection logic. RMOE is preset by REX01- to enable the RTC. The memory overflow detection logic is disabled by clearing the flip-flop with REX02-, REX03-, or RAST-. The same logic deciphering is true for the set and reset conditions of variable interrupt-enabling flip-flop RVIE. This signal activates the interrupt control logic.

Data-transfer-in and data-transfer-out instructions with OFRYX + and RDA47, are decoded to RDTI and ROTO, respectively. RPDTO- presets flip-flop ROTO, indicating that the RTC is accepting register selection data from the processor. RDTI and ROTO are clocked by RKFY- and RDY-.

The RTC device address is 047 (RDA47). The states of QB00- through QB05- are decoded by a NAND gate and inverter in the absence of the interrupt acknowledgment signal to generate RDA47.

Processor signals OIUCX +, OIUAX +, OFRYX +, and ODYX + feed various functional circuits. RPRM + is a priority signal from a higher-priority device. RAST = is a system reset or initialize-RTC signal.

4.3.2.2 Free-Running Counter

The free-running counter (FRC) consists of 16 flip-flops and can be read under program control. One application of the FRC is to indicate to the processor the elapsed time. By subtracting a previous count from the current count, the processor determines the number of events in a given period of time, the time of day, or the elapsed time. The FRC is controlled by flip-flop RKFCL and gating circuits.

RKFCL is clocked by RFRCK +. The output of RKFCL is the conditioned clock input to the 16-bit FRC flip-flops. The direct clock input sets RKFCL, thereby clocking the FRC. RFRFN + presets RKFCL. This gate prevents RFRCK + from clearing the flip-flop during a data transfer in (RDTI-

REX00- is output by the instruction decoder. It goes low during an EXC 047 instruction, clearing the FRC. REX00- goes to the FRC as well as to the reset input of RKFCL. When an EXC 047 instruction is executed, RKFCL is initialized high and other FRC flip-flops, to zero. This provides a point of reference for the program in computing elapsed time and time of day. The FRC outputs (RFR00-15 +) are routed to the option bus.

4.3.2.3 Clock Counter Logic

The clock counter logic (CCL) adjusts the 12.1212 MHz option board squarewave clock to generate a 10 kHz timing source, R10KH +. This source can be selected as an input to the variable-interval interrupt logic and, or to the free-running counter as desired by the user. The CCL consists of flip-flops, counters, and gating logic. The 12.1212 MHz signal TR82 + feeds a series of counters that reduces the frequency to 20 kHz. Flip-flop R20KH enables the clock

to the 10 kHz flip-flop R10KH. The counters can be cleared by RAST- by any one of the following: RAST- from the SYSTEM RESET switch on the computer front panel, ROTO- during the execution of a data-transfer-out instruction, or REX06- enabled by a software reset.

4.3.2.4 Timing Source Logic

The timing source logic permits user selection of a timing source as an input to the variable-interval interrupt logic (input RVICK +) and to the free-running counter (input RFRCK +).

Four timing sources are available for selection:

1. Output of the clock counter logic (10 kHz)
2. External timing source (see table 1-4)
3. Output of the variable-interval interrupt logic
4. Line frequency (50 or 60 Hz as available. See table 1-4)

Timing source selection is accomplished by means of jumpers between "E"-points as shown in figure 4-21. Both standard and optional interconnection are indicated. Note that jumpering the variable-interval interrupt logic output (E16) to its input (E18) is not a useful connection.

The timing source logic derives the line frequency signal at logic levels by passing the 24V ac rms through a voltage divider, rectifier/filter circuit followed by a Schmitt trigger. The 24V ac rms is the power-turn-on relay control voltage from the mainframe power supply.

The timing source logic buffers the external timing source signal (ETR +) by means of a pair of inverters in series. ETR + must be standard TTL compatible with durations as specified in table 1-4.


4.3.2.5 Variable Interval Logic

The variable interval logic generates an output at the variable-interval interrupt rate. This output (RVII +) is sent to the interrupt control logic to generate the OIUAX + interrupt request signal. Figures 4-22 and 4-23 show the variable-interval timing.


The variable interval logic can be divided into two functional subcircuits.

The first circuit consists of a 12-bit buffer register that can be programmed via the instruction decoder and control logic. The register consists of 12 D-type flip-flops loaded from the option bus (QB00- through QB11-) with a binary number proportional to the desired time interval. All 12 flip-flops are clocked by ROTO + on the trailing edge of data ready (ODYX +) during a data-transfer-out. The flip-flop outputs (RIA00- through RIA11-) are transferred to the 12-bit counter. The 12-bit register can be cleared by RAST-.


Figure 4-22. Variable Interval Counter and Load Buffer Timing




NOTE 1: TIMING DETAIL OF THE LOADING OF THE VARIABLE INTERVAL 12-BIT BUFFER REGISTER



THEORY OF OPERATION



TIMING DETAIL:



NOTE 1: THIS TIME FRAME IS VARIABLE DEPENDING ON WHEN THE REQUEST IS ACKNOWLEDGED.

NOTE 2: INTERRUPT ADDRESS

NOTE 3: IF THE VARIABLE INTERVAL INTERRUPT ENABLING FLIP/FLOP IS SET AND A MEMORY OVERFLOW INTERRUPT IS NOT PENDING RVII+ GOES HIGH.

Figure 4-23. Variable-Interval Interrupt Timing

The second circuit consists of logic gates, flip-flops, and a 12-bit counter. RIR00- through RIR11- are transferred into the counter. The loading of the counter is synchronized with RVICK+ so that the counter does not attempt to load and increment at the same time.

Note that if the 12-bit selection register is set to zero, the counter reacts as if the count were 4,096. When the counter reaches zero, it is again loaded and incremented.

The variable-interval interrupt continues to occur at a rate determined by the frequency source and the buffer register, until the contents of the buffer register are changed under program control.

The interrupt process is initiated by RISTB- setting RVIL every time the counter cycles, indicating a variable-interval interrupt is in process. RVIL is then set, generating the variable interval interrupt request when the variable interval interrupt is enabled and the memory-overflow interrupt is not in process. RVIL can be cleared by QSYRT+ when the processor is transferring data out, or when the counter is initialized.

4.3.2.6 Memory Overflow Detection Logic

If an increment-memory-replace instruction is located at the variable-interval interrupt address (044), the memory overflow detection logic interrupts the processor when the contents of the incremented memory address overflow. Prior to incrementation, the contents of the memory address specified by the INR instruction in address 044 (typically address 045) are placed in the memory-input latch MILxx and the RTC memory overflow detection logic checks the 15th bit during the execution of an increment-memory-and-replace (INR) instruction. If this bit is set, indicating a count of 040000 or more, the RTC records an overflow condition.

The memory overflow detection logic consists of gates and flip-flops for generating the memory overflow interrupt request signal RMFI-. Flip-flop REMT sets while a variable-interval interrupt is being executed. The processor INR instruction signal CCS3D+, AK16F+, and REMT+ combine to set flip-flop RMTFF if the memory input latch bit 14 (MIL14-) is set when overflow occurs. RMTFF- sets memory-overflow latch flip-flop RMFL. Memory-overflow interrupt flip-flop RMFI sets on the trailing edge of interrupt clock (OIUCX+) when RMFL is set and there is no variable-interval interrupt. RMFI+ is sent to the interrupt control logic to generate an overflow interrupt.

4.3.2.7 Interrupt Control Logic

The interrupt control logic consists of the gates and flip-flops required to generate OIUAX- and interrupt addresses, and to ensure RTC priority.

The priority output signal PARTCO- is sent to lower-priority I/O devices to indicate that the RTC has seized interrupt priority. OIUAX- is sent to the processor along with DCPRM. RINT- low indicates that the interrupt request flip-flop is set and no higher-priority interrupt request is active. Either a variable-interval interrupt or memory-overflow interrupt request signal can then request the processor to execute an instruction.

Either the interrupt address 044 or 046 or the contents of the FAC counter may be placed on the option bus. When reading the FAC counter, the contents of the counter are placed on the option bus. When an interrupt is being processed the interrupt address is placed on the option bus.

4.3.3 Programming

The user writes the RTC service routines using the RTC instructions in table 4-4. The RTC device address is 047. Interrupt addresses 044 and 045 process variable interval (increment) interrupts, and addresses 046 and 047 process overflow interrupts.

If the memory-overflow interrupt is used, 044 must be loaded with an increment-memory-and-replace instruction (i.e., INR, INRI, or INRE). If the memory-overflow interrupt is enabled, but not used, and address locations 044 and 045 do not contain an increment-memory-and-replace instruction, an erroneous memory-overflow interrupt may occur. Normally a jump-and-mark instruction to a suitable processing subroutine is loaded in the memory-overflow interrupt locations 046 and 047. However, if the overflow interrupt capability is not used and is masked, the variable-interval interrupt locations 044 and 045 should contain a jump-and-mark instruction.

Figure 4-24 shows a typical RTC service routine.

The RTC service routine concludes with enabling instructions for other internal computer options (e.g., priority interrupt modules) whose interrupt requests have been inhibited.

THEORY OF OPERATION

Table 4-4. RTC Instructions

Mnemonic	Code	Description
External Control		
EXC 047	0100047	Clear FRC (the FRC cannot otherwise be reset)
EXC 0147	0100147	Enable RTC interrupts (pending RTC interrupts are immediately processed)
EXC 0247	0100247	Inhibit memory overflow interrupts (inhibits only overflow interrupts)
EXC 0347	0100347	Enable variable interval interrupts (inhibits overflow interrupts)
EXC 0447	0100447	Initialize RTC (inhibits all interrupts and resets the interrupt control logic and clock control logic)
EXC 0647	0100647	Initialize variable interval counter (loads the contents of the interval selection register in the interval counter and resets the clock control)
EXC 0747	0100747	Inhibit variable interval interrupt
Transfer		
OAR 047	0103147	Output A register to interval selection register
OBK 047	0103247	Output B register to interval selection register
OME 047	0103047	Output memory to interval selection register
INA 047	0102147	Input FRC contents to A register
INB 047	0102247	Input FRC contents to B register
IME 047	0102047	Input FRC contents to memory
CIA 047	0102547	Clear and input FRC contents to A register
CIB 047	0102647	Clear and input FRC contents to B register

```

***RTC INITIALIZATION CODING ***

SET INTV = 1000 (interrupts to occur once each
                second)
SET INSC = 10 (variable interval interrupts. 1 per
              million)

INTV   EQU      1000
      ORG      044          INITIALIZE ADDRESSES 044-047
      INR      PERIOD
PERIOD DATA    040001-INTV
      JMPM     TIMUP

***INITIALIZE RTC***

INSK   ORG      0500
BEGIN DATA    INSC          INTERVAL SELECT COUNT
      EXC      0447          INITIALIZE RTC
      EXC      047           Clear FRC
      LDA      INSK
      OAR      047           OUTPUT INT SEL COUNT
      EXC      0147          ENABLE RTC

(USER'S PROGRAM)

***INTERRUPT PROCESSOR***

TIMUP  ORG      01000
      ENTR     PROGRAM COUNTER STORED
      EXC      0247          INHIBIT MOI
      STA      SAVEA        SAVE A REGISTER CONTENTS
      LDAI    040001-INTV   REINITIALIZE RTC COUNTER
      STA      PERIOD

      (Other instructions can be inserted here)

SAVEA  LDAI     0           RESTORE A REG
      BES     0
      EXC     0147          ENABLE MOI
      JMP    TIMUP        RETURN TO INTERRUPT
      END

```

Figure 4-24. Typical RTC Service Routine (in symbolic coding form)

4.4 MEMORY PROTECTION

The memory protection (MP) option consists of the sections shown in the block diagram (figure 4-25) and described below.

The address sequencer checks for program entry into non-protected memory segments, controls loading of the instruction address register, checks for jumps and overflow from non-protected to protected memory segments, and checks for write to protected memory segments from a program originating in non-protected segments.

The instruction sequencer checks for loading of the program counter for a possible jump error and checks for input/output and halt instructions originating in a program residing in a non-protected memory segment.

The mask register section (figures 4-26 and 4-27) stores the protected/unprotected status of each 512-word segment of core memory. If a given flip-flop in the mask register is set, the corresponding segment of core memory is protected. If the flip-flop is reset, that memory segment is unprotected. The mask register section consists of eight 16-bit mask registers. To load a register, the register is

THEORY OF OPERATION





Figure 4-25. MP Block Diagram

selected by an EXC instruction and a data-transfer-out instruction is issued to transfer 16 bits of data to the selected register via the I/O bus. During error detection, the outputs of the correct mask register are selected by the upper three bits of the address and are gated out to the segment address status section.

The segment-address status section decodes bits 09 through 12 of the address and ANDs the result with corresponding status outputs of the mask register to determine whether or not the addressed segment is protected. The status of the addressed segment is then gated out to the address sequencer as the status of the current word.

The instruction address register stores the contents of the processor program counter at the beginning of each instruction-fetch memory cycle. The register is updated on each such cycle until an MP error is detected. It is then disabled by the resulting error interrupt. Further updating is thus inhibited until the MP is reenabled by an I/O instruction during the error subroutine.

The interrupt sequencer raises an interrupt request to the processor when any MP error condition is detected. The interrupt sequencer disables all lower-priority devices until its interrupt request is raised. During an interrupt, the interrupt sequencer aborts any I/O commands just started, restarts the CPU in the event of an unprotected halt instruction, and forces the CPU to wait for the pending I/O interrupt.



111-02178

Figure 4-26. Mask Register Bit Assignment




Figure 4-27. Memory Assignment Example

The input/output section decodes the device address, and controls data transfers to the mask register and from the instruction address register. The I/O section also gates the interrupt address on the I/O bus.

4.4.1 Error Sequences

The MP prevents (1) modification of the contents of protected areas of memory by instructions in unprotected areas, (2) program entry into protected areas of memory while executing programs in unprotected areas, and (3) loss of computer control by protected-area programs to unprotected-area programs. Any attempt to accomplish one or more of these conditions is detected as an MP error condition. Tables 4-5 and 4-6 show the MP error conditions possible under various circumstances.

An instruction is a protected instruction if the first (or only) word is in a protected area of memory. By definition, no MP error conditions can exist during the execution of such an instruction, nor can they exist during the execution of an instruction in a protected area that indirectly references an unprotected address.

Since the application of pipelining techniques makes it impossible to associate directly the address status with the instruction being decoded, two flip flops (BANPT and BINPT) keep track of address status for later use in error checking. BANPT sets when an instruction from an unprotected memory address is placed in the instruction register. BINPT sets when an instruction is decoded while BANPT is set.

HALT ERROR: This condition exists when a HLT instruction is attempted from an unprotected area, or when a HLT is attempted from any area via an execution instruction located in an unprotected area. (However, an execution instruction in a protected area can execute a HLT located in any area.) Upon detection of a halt error, the HLT completes, the CPU is interrupted to Q20, and halts after fetching the instruction at this address. The error detection causes the MP to hold its start signal (OINT \rightarrow) true until completion of the interrupt. Thus, the CPU immediately reenters RUN mode after halting. *NOTE:* A manual halt using the STEP switch on the control panel cannot be detected by the MP.

OVERFLOW ERROR: This condition exists when a single word instruction, or either word of a two word instruction, is in the last location of an unprotected area and the first word of the next instruction lies in sequence in the next area, which is protected. (Note that, when the last location of an unprotected area contains the second word of a jump, indexed jump, jump-and-mark, jump-and-set return, or bit-test instruction for which the jump condition is met, an overflow error condition does not exist. When an overflow error is detected, the last instruction in the unprotected area completes, the next instruction in sequence is not executed, and the processor is interrupted to Q30.

I/O ERROR: This condition exists when a single word I/O instruction, or the first word of a double-word I/O instruction, is in an unprotected area, or if execution of an I/O instruction located in any area is attempted via an execution instruction located in unprotected area. (However, an execution instruction in a protected area can execute an I/O instruction located in any area.) When an I/O error is detected, the I/O instruction in process completes. However, in all such cases I/O control commands and data transfers between the processor and peripheral controllers are inhibited. Thus, the contents of memory and of registers A, B, and X remain unmodified by the I/O instruction. This is accomplished by holding OINT \rightarrow true. Upon completion of the instruction, the processor is interrupted to Q22.

WRITING ERROR: This condition applies only to instructions that write into memory (operand storage instructions) and is defined as existing when an instruction attempts to write into a protected area, and either the single word instruction, or the first word of a double word instruction, is in an unprotected area, or the instruction attempting to write is being executed as a result of an execution instruction in an unprotected area. (However, an execution instruction in a protected area can execute a writing instruction in any area.)

For an immediate instruction a writing error exists only when the first word is in an unprotected area and the second word is in a protected area.

All operand store instructions end with an operand storage cycle, during which writing errors can be detected. All memory cycles addressing protected memory, from unprotected memory will be changed unconditionally to reading cycles. To change a writing cycle to a reading cycle, the read/write (MWLY \rightarrow , MWRY \rightarrow) inputs to the memory, are pulled down to nearly QV.

When a write error is detected, the instruction in process completes. However, the writing cycle is changed to a reading cycle to prevent modification of memory. The contents of registers A, B, and X remain unaffected. Upon completion of the instruction, the processor is interrupted to Q24.

JUMP ERROR: This condition applies only to a jump, indexed-jump, jump-and-mark, jump and set return, bit-test, or skip-on-register-equal instructions, and exists when an attempt is made to jump or skip to a protected area and the first word of the instruction lies in an unprotected area.

The jump, indexed-jump, jump-and-set-return, and bit-test instructions each ends in an addressing cycle, and the skip-on-registers-equal (SRE) instruction ends in a special skip cycle. The final (effective) address is not available until the final address is on the memory bus during the first memory cycle following the jump address cycle.

For the conditional jump instructions in the case where the jump condition is not met, a jump error cannot occur. However, an overflow error may still occur for this case.

THEORY OF OPERATION

When a jump error is detected, the instruction in process completes. However, in the case of a jump-and-mark instruction, the writing cycle is changed to a reading cycle

to prevent modification of memory. The contents of registers A, B, and X remain unaffected. The processor is interrupted to 026. Upon completion of the instruction,

Table 4-5. MP Error Conditions Possible During Single Word Instructions in Unprotected Area

Error Conditions Possible If:

Single-Word Instruction	Instruction is in unprotected area but not in last unprotected address.		Instruction is in last address of unprotected area. Next segment is protected.	
	Always possible	Under certain conditions	Always possible	Under certain conditions
Halt (HLT)	H	..	H	..
I/O	I	..	I,O	..
Other Non-addressing	O	..
Addressing (Read)	O	..
Addressing (Write or INR)	..	W	O	W

H = Halt error
 O = Overflow error
 W = Writing error
 I = I/O error
 .. = None

Table 4-6. MP Error Conditions Possible During Double Word Instructions in Unprotected Area

Error Conditions Possible If:

Double-Word Instruction	Both words are in unprotected area but neither is in the last address.		First word is in the last address of an unprotected area and the next area is protected		Second word is in the last address of an unprotected area and the next area is unprotected.	
	Always possible	Under certain conditions	Always possible	Under certain conditions	Always possible	Under certain conditions
I/O	I	..	I,O	..	I,O	..
Extended (Read)	O	..	O	..
Extended (Write or INRE)	..	W	O	W	O	W

(continued)

Table 4-6. MP Error Conditions Possible During Double Word Instructions in Unprotected Area (continued)

Double-Word Instruction	Always possible	Under certain conditions	Always possible	Under certain conditions	Always possible	Under certain conditions
Immediate (Read)	O	..	O	..
Immediate (Write or INRI)	O,W	..	O	..
Execution (condition met)	..	H,I (not simultaneously)	O	H or O,I
Execution (condition not met)	O	..	O	..
Jump, Jump-and-Mark, Indexed Jump, Jump-and-Set, Return, or Bit Test (condition met)	..	J	O	J	..	J
Jump, Jump-and-Mark, or Bit Test (condition not met)	O	..	O	..
Skip on Registers Equal (condition met)	..	J	J,O	..	J	..
Skip on Registers Equal (condition not met)	O	..	O	..

H = Halt error
 O = Overflow error
 I = I/O error
 W = Writing error

4.4.2 Circuit Description

To better understand the function of the MP circuits described in this section, refer to the error sequences (section 4.4.1), programming considerations (section 4.4.3), mnemonics (section 6), and logic diagram 91B0401 (system documentation package).

The mask register flip-flops store the protected/unprotected status of each 512-word segment of memory. If a flip-flop is set, the corresponding memory segment is

protected. A memory segment is unprotected when the corresponding mask-register flip-flop is reset (figures 4-26 and 4-27).

There are four 16-bit mask registers. An external control instruction selects the register to be loaded. A data-transfer-out instruction then transfers 16 bits of data to the selected register via the option bus (OB00 through OB15). *NOTE: The mask register cannot be read back to the processor.*

THEORY OF OPERATION

The segment-address status logic decodes memory address bus bits 9 through 12 (MYA09X— through MYA12X—), and then ANDs the result with the mask-register outputs (BMR00+ through BMR15+) selected in the mask register by the highest-order three bits (MYA13X— through MYA15X—) of the address. The ANDing results in BSPRO = which, if true, indicates that the selected memory segment is protected. BSPRO = goes to the address sequencer.

The instruction-address register stores the memory-address bus bits (MYA00+ through MYA15+) on the negative transition of the address-not-protected signal (BKIAR-) and outputs the result (BIA00+ through BIA15+) to the I/O bus drivers.

4.4.3 Programming

Use of the MP presumes the existence of a protected-area executive program to control the assignment of memory areas. The interrupt addresses and error subroutines also reside in protected areas. Thus, the first segment of the main memory (000 through 777) is normally protected, since it contains the address specified by the interrupts.

All interrupt, DMA, and PMA operations are independent of the program. Therefore, none of these operations have originated directly from a protected or an unprotected memory area. However, all I/O operations are initiated by the executive program, which resides in a protected area. For this reason, interrupt, DMA, and PMA operations originate from a protected area and are not restricted by the MP. The executive program ensures that the memory access from these three sources is to the proper address.

Detection of a jump error is inhibited during an interrupt operation. This allows a jump to a subroutine in a protected area when an interrupt occurs while executing a program in an unprotected area.

INTERRUPT INHIBITION: The standard computer without MP does not recognize interrupts following the execution of any

- a. Halt
- b. Shift instruction
- c. I/O instruction
- d. Double-word instruction
- e. Multiplication instruction
- f. Division instruction
- g. Instruction executed in STEP mode

With MP, interrupts are recognized immediately following all instructions except:

- a. Halt (HLT)
- b. Any external control (EXC) I/O instruction
- c. Any execution instruction (i.e. interrupts will not be recognized between an execution instruction and the instruction executed by that instruction if the condition is met, nor between the execute instruction and the instruction following in sequence if the condition is not met).
- d. Any instruction executed in STEP mode.

NOTE: Error interrupts from the MP are not inhibited by any of the above.

STEP MODE: The MP can detect any error condition while the program is being stepped through by the operator from the control panel. If an error interrupt occurs during one manual step the resulting interrupt subroutine will be entered during the following manual step.

MEMORY WRAP-AROUND: The computer has a wrap-around capability to address zero when the memory size is 4K, 8K, 16K or 32K. (For other memory sizes, the CPU attempts to read from non-existent memory when the memory size is exceeded). The MP does not have this wrap-around capability. However, it is not normally desirable to attempt to jump to or write into locations in non-existent memory. Therefore, all memory segments whose addresses exceed the existing memory size should be designated as protected. In this way, any jump, overflow, or store from unprotected area to non-existent memory is detected as an error. It is assumed that programs in protected area are totally debugged, and thus that no attempt to enter or write into non-existent memory will be made from a protected area.

PRIORITY: The MP has the highest priority position in the external-device priority chain of the system. Thus, when the MP is present, the power failure/restart (PF/R) (if also present) has second priority. This covers the case where MP error interrupt request and a PF/R request occur simultaneously. With the MP having highest priority, the processor is interrupted first to the MP error subroutine only to be immediately interrupted out to the power-down subroutine. No further testing of subroutines can occur since the PF/R retains priority throughout the power-down subroutine. When power is restored, the processor returns to the MP error subroutine after execution of the power-up subroutine. Had the priorities of the two options been reversed, the MP error subroutine would not have been entered, and the CPU would have no valid location to which to return since during power-up the error interrupt would be lost and the program being executed contains an "error"

ERROR INTERRUPT ADDRESSES: The interrupt addresses assigned to MP error interrupts are listed in table 4.7

Table 4-7. Interrupt Addresses for MP Errors

Error	Interrupt Address
HALT	020
OVERFLOW	030
I/O	022
WRITING	024
JUMP	026

OPERATION IN PROTECTED AREA: When leaving a protected area to enter an unprotected area the next-to-last location (i.e. the one preceding the jump type instruction) of the exit subroutine must be an enable-MP instruction. If the unprotected area is entered by "overflowing" from the protected area, the last instruction in the protected area must be an enable-MP instruction.

I/O INSTRUCTIONS: The I/O instructions for programmed communication between the MP and the CPU are listed in table 4-8.

I/O FUNCTIONS: To load one of the four 16-bit mask registers, first select the register using the proper select-mask-register external-control instruction. Any one of the three available data-transfer-out instructions can then be issued to load the mask register. *NOTE:* The MP need not be enabled to load a mask register.

MP error detection is enabled by the enable-MP external-control instruction. Detection is disabled by the disable-MP instruction, by CPU acknowledgment of an MP error interrupt, or a true system-reset signal from the control panel or power supply.

The enabled status of the MP is lost when power fails. When power is restored the MP is automatically disabled by system reset from the power supply. The contents of the mask registers are reinstated prior to reenabling the MP.

The address (plus 1) of the instruction during which the error was detected can be transferred to the processor

using any one of the five data transfer instructions. This capability is provided for use during the error subroutines.

One means of returning to the executive program in a protected area upon completion of the program being executed in an unprotected area is to program a jump to a previously assigned address in the protected area. This creates an MP error condition. The jump error subroutine then allows the jump to occur upon recognition of the special jump address.

4.5 MEMORY PARITY

The three main blocks of the memory parity option (PARITY) are the parity generator checker control logic and interrupt logic (figure 4-28). Inputs to PARITY include the memory data bus, memory writing control lines, memory-completed line, and I/O bus signals.

4.5.1 Circuit Description

To better understand the memory parity circuits described in this section, refer to the block diagram in figure 4-28, logic diagram 91B0401 (system documentation package) and the mnemonics list (section 6).

The parity generator/checker checks odd parity in an output (read) sequence and generates odd parity in an input (write) sequence. During input, MWRY+ and MWLY+ are high. The ninth bits, (EINR+ EINL-) into the parity generator/checkers are high, and if all of the memory bus data bits (MYD00- through MYD15-) are high, there are high outputs EWRPR- and EWLPR-. These high outputs generate parity for right and left bytes to memory on lines MYD16- (low) and MYD17- (low) respectively. During output, MWRY+ and MWLY+ are low. Either EINR- or EINL+ can be high or low depending upon the previous states of MYD16- and MYD17-. If MYD16- produces an even number of lows on the parity generator/checker input, then EWRPR+ is high and there is no output parity error on the right byte.

Table 4-8. MP I/O Instructions

Instruction Type	Octal Code	Function		
External Control	100045	Select mask register 0		
	100145	Select mask register 1		
	100245	Select mask register 2		
	100345	Select mask register 3		
	100645	Enable memory protection		
	100745	Disable memory protection		
	Data Transfer	102545	Clear and input to A register	From Instruction Address Register
		102645	Clear and input to B register	
102145		Input to A register		
102245		Input to B register		
102045		Input to memory		
103145		Output from A register	To Mask Register	
103245		Output from B register		
103045		Output from memory		
Sense	-----	None		

THEORY OF OPERATION




Figure 4-28. Parity Option

Analogous arguments apply to a parity check of the left byte. In either case, if there is an odd number of lows on the parity generator/checker input, EWRPR + and/or EWLPR + goes low, depending on the byte, to produce an output parity error.

The control logic contains the parity-enabling flip-flop and controls error detection. If there is a parity error on either the right byte (EWRPR + low) or left byte (EWLPR + low), the parity-error flip-flop set input goes high. The high-to-low transition of the delayed clock pulse (EKRD-) sets the parity error flip-flop signal ERER + high to flag the parity error. There is a delay line between EKRD- and EKRD- to permit parity ripple through the parity tree. The clock-enabling pulse is generated when there is no PMA operation (MAKO- high). A check on the left and right bytes is activated (ERDR + and ERDL + high), and memory acknowledgment (YONME +) is high. Then, when the memory pulse YONME + goes low, EKRD- goes low to clock the parity-error flip-flop. A direct reset of the parity-error flip-flop is activated by ERERR- going low.

The interrupt logic controls the interrupt cycle and activates the device and interrupt address logic. When a parity error is generated (ERER + high), the parity-interrupt flip-flop set output signal EINT + goes high on the high-to-low transition of the interrupt clock (OIUCX +). If both the higher-priority interrupts (PFR and memory protection) are inactive (FINTE- and BINTE- high), a parity-interrupt request (OIURX- low) is gated onto the option bus. When the processor returns the interrupt acknowledgment signal OIUAX + high, the parity-interrupt address (EAD03- through EAD07-) is gated out through the option bus and then onto the I/O bus to the processor (the particular interrupt address is predetermined by jumpers). At this same time, set-input signal EIQDS + goes high to enable the last part of the interrupt cycle on the positive edge of interrupt-address clock signal OFRYX +. When clocked, reset output EIQD- goes low to reset the parity-error flip-flop

(ERERR- low) and turn off the parity-interrupt request (OIURX- high). Set output EIQD + resets the parity-interrupt flip-flop. With the return of the high-to-low transition of interrupt clock OIUCX +, EINT + goes low to DC reset the EIQD flip-flop. The memory-parity priority is established 500 microseconds after the power-up sequence is completed (FOS- high), provided EINS + is high (no PFR or memory protection active), the parity interrupt flip-flop is not set (EINT- high). This makes PRNE- low, which signals priority to the processor via the I/O bus. PRNE- can be jumpered to any one of the priority lines PR1X-1 through PR9X-1. The memory-parity device address is decoded from BFA0 +, OB08-, OB11-, and OB07- to produce parity-enabling interrupt clock EKENS +. When OB06- is high, the positive edge of EKENS + clocks the reset output (EENS +) of the decoding flip-flop low, and this resets the parity-error flip-flop. PARITY can be hardware-disabled by tying E39 to E40 with a soldered wire jumper for easy maintenance.

NOTE: Parity is generated and checked *only* on the bus connected to the processor. It is not possible to perform this function on both buses.

4.5.2 Programming

The device address for PARITY is 045. There are two external control instructions that enable (0445) and disable (0545) parity. Parity is generated and checked, but an interrupt is not generated if PARITY is disabled.

The interrupt address is patch-selectable over the range 00000 through 00370, modulo 010.

4.6 PRIORITY MEMORY ACCESS

The PMA is divided into functional circuits: control priority, data transfer, data drivers, input data receivers, and address receivers. It operates in a 620-compatible mode.

The control logic determines priority for the four input channels, provides enabling signals to the other functional blocks, full-interlock control of the four input channels, and control signal interface with the memory access logic.

The priority logic assigns priority to the four PMA channels on a hardware basis and controls the channel-acknowledgment lines. Channel one has the highest priority and channel four the lowest. The priority logic constantly monitors the four channels. When a request is received, priority is established and the proper acknowledgment line is enabled. The priority logic checks priority when $ACKEN-$ is received from the data transfer logic. This allows a higher priority channel request between each PMA memory cycle even if a lower priority channel is requesting consecutive memory cycles. If a higher priority channel leaves its request enabled, all lower priority channels are locked out.

The data transfer logic controls the flow of data through the PMA.

The eighteen data drivers and eighteen input data receivers provide the gating and interface between the data buffer ($DBxx$), and the PMA 16-bit bidirectional data bus ($PDxx-$).

The eighteen address buffers ($ABxx$) provide gating and interface between the memory address bus ($MYAxx$) and the PMA address bus ($PAxx$). The most significant and least significant bits of the PMA data and address buses correspond to the most significant and least significant bits of the memory data and address buses, respectively.

4.6.1 PMA Option/Controller Interface

The four PMA option channels share the 20-bit address bus, 16-bit bidirectional data bus, and the $READ$, $SYRT-P$, $PMRS$, and GO lines. Each channel has its own request ($REQx-$) and acknowledgment ($ACKx-$) lines.

The PMA controller provides interfacing synchronization between the I/O device and the PMA. The controller provides buffering to prevent memory rate reduction. If program-initiated block data transfers are desired, the PMA controller can also interface with the external I/O bus. In this instance, the PMA controller is sent an initial address and block length via the I/O bus. The controller interrupts the program when the block transfer is completed.

Figure 4-29 shows typical control-line-out circuitry, 4-30 bidirectional bus circuitry, and 4-31 address or control-line-in circuitry.

No more than eight controllers can tie onto the PMA option. They can be distributed among the four channels in any manner.

Maximum cable length is 20 feet (6 meters). The cable typically is a pair of 40-conductor flat ribbon cables. Termination resistors are mounted on the PMA option board. On the last controller there is a termination shoe at the end of the cable.

4.6.2 Timing

The timing for PMA output (reading) and input (writing) is explained in this section.


PMA output (Reading): In a reading operation (figure 4-32), when a request ($REQx-$) from a controller is received, priority is first established. The PMA can operate with the exclusive use of a memory port, in which case memory priority is absolute and immediate. This mode is hardwired in by a jumper from E89 to E90 that grounds $ACKJ-$. The PMA can also share a memory port in which case PMA sends $ORQM-$ to the processor requesting memory access. When the acknowledgment ($MAKO-$) is received, the port will be free for the PMA on the following cycle.

The PMA then sets the proper PMA acknowledgment ($ACKx-$) and sends a PMA memory-request ($ORQM-$). The PMA controller gates the memory address ($PAxx-$) onto the PMA address bus, and makes $READ-$ true and enables $GO-$. The PMA waits for $GO-$ and the memory access logic to respond with the memory acknowledgment signal. Then the read flip-flop ($AREAD$), memory-address buffer ($MYABxx+$), and memory-port request ($MRQY-$) are put on the memory bus to await the memory-complete ($YDNM-$). $YDNM-$ resets $ACKx-$, removes the PMA address from the memory bus, and resets the PMA memory-request if there are no other requests. Then $YDNM-$ gates the memory output data to the PMA buffer ($DBxx$) and sends the data in the data buffer to the PMA data bus ($PDxx-$). The trailing edge of $ACKx-$ tells the PMA controller that the data on the PMA bidirectional bus ($PDxx-$) are stable for at least 75 nanoseconds. Except when using the continuous-request (HOG) line, the controller removes all signals from the PMA option interface (including $GO-$) when $ACKx-$ goes false.

PMA Input (Writing): A PMA writing operation (figure 4-33) is similar to reading. However, the PMA option output data is not gated to the PMA bus ($PDxx$) and $READ-$ remains false. Input data to memory are gated onto the PMA bidirectional bus ($PDxx-$) when the address is gated onto the PMA address bus ($MYABxx+$). The PMA in turn gates the data into the data buffer ($DBxx$) when the memory address is gated into the address buffer ($ABxx$). The return of $YDNM+$ from memory completes the operation.

PMA Continuous-Request (HOG) Line: When a PMA controller is requesting consecutive memory cycles, its request line ($REQx-$) remains true. The basic sequence remains unchanged, including the determination of priority preceding each cycle. After the previous acknowledgment has cleared, the PMA responds in 165 nanoseconds with another $ACKx-$ if the request line remains true and no higher priority device is active. By delaying $GO-$ after $ACKx-$ is received, the memory cycling is synchronized to controller demand. Normally, during the delay between $ACKx-$ and $GO-$, the determination of PMA channel priority requests is suspended. The controller can force memory to appear busy on port A by activating the continuous-request line ($HOG-$). Priority now stays with port B even if it is idle. This reduces PMA latency times.


THEORY OF OPERATION



111-1594A

Figure 4-29. Typical PMA Control-Line-Out


THEORY OF OPERATION



V711-1395A


Figure 4-30. Typical PMA Bidirectional-Bus Line

THEORY OF OPERATION



V711-179A

Figure 4-31. Typical Address or Control-Line-In



Note 1. T1 = Delay for controller to return GO. $0 < T1 < \infty$

Note 2. T2 = Delay for previous memory cycle to complete

Case 1: Clip (EB9-E90) installed PMA accessing different BK of memory than CPU. T2 = 0

Case 2: Clip installed. PMA accessing same BK of memory as CPU

IC Memory		Core Memory	
T2	130 ns maximum	T2	660 ns maximum
	0 ns minimum		0 ns minimum
	165 ns average		330 ns average


Case 3: Clip not installed

T2 is the same as in case 2 above.

Note 3. T3 = Delay for controller to remove GO. $0 < T3 < \infty$

Note 4. The PMA request (REQx-) may be removed as early as the leading edge of PMA acknowledge (ACKx-). It must be removed no later than 400 ns after the leading edge of PMA acknowledge if subsequent cycles are to be avoided.

Figure 4-32. PMA Output (Reading)



- Note 1. T1 = Delay for controller to return GO. $0 < T1 < \infty$
- Note 2. T2 = Delay for previous memory cycle to complete
- Case 1: Clip (E89-E90) Installed PMA accessing different BK of memory than CPU. T2 = 0
- Case 2: Clip installed. PMA accessing same BK of memory as CPU.
- | | | | | | | | | | |
|----------------|--|----------------|--------------|----------------|--|--|----------------|--------------|----------------|
| | IC Memory | | Core Memory | | | | | | |
| T2 | <table border="1"> <tr><td>330 ns maximum</td></tr> <tr><td>0 ns minimum</td></tr> <tr><td>165 ns average</td></tr> </table> | 330 ns maximum | 0 ns minimum | 165 ns average | | <table border="1"> <tr><td>660 ns maximum</td></tr> <tr><td>0 ns minimum</td></tr> <tr><td>330 ns average</td></tr> </table> | 660 ns maximum | 0 ns minimum | 330 ns average |
| 330 ns maximum | | | | | | | | | |
| 0 ns minimum | | | | | | | | | |
| 165 ns average | | | | | | | | | |
| 660 ns maximum | | | | | | | | | |
| 0 ns minimum | | | | | | | | | |
| 330 ns average | | | | | | | | | |
- Case 3: Clip not installed.
- T2 is the same as in case 2 above.

- Note 3. T3 = Delay for controller to remove GO. $0 < T3 < \infty$
- Note 4. The PMA request (REQx-) may be removed as early as the leading edge of PMA acknowledge (ACKx-). It must be removed no later than 320 ns after the leading edge of PMA acknowledge if subsequent cycles are to be avoided.

Figure 4-33. PMA Input (Writing)

4.6.3 Circuit Description

This section describes the circuits indicated in the PMA block diagram (figure 4-34) and logic diagram 91B0401 (system documentation package).

REQUEST AND ACKNOWLEDGMENT: The request and acknowledgment logic consists of four channels that have hardware-assigned priorities in the sequence channel 1 through channel 4.

Channel priority is determined by gating the output of the four channel flip-flops ARQ1 through ARQ4. These are set by the request signals REQ1- through REQ4-, respectively, on the 82-nanosecond clock AK82-. If more than one request signal is true, the parity gating determines which one of these signals is to be next copied onto one of the acknowledgment flip-flops ACK1 through ACK4, thus producing one of the acknowledgment signals ACK1- through ACK4- inverted from the flip-flop set outputs ACK1+ through ACK4+.

CONTROL AND CLOCK LOGIC: The control and clock logic has four non-inverting receivers that accept control signals HOG-, PMRS-, GO-, and READ-.

HOG- true gates the memory-port override signal MHGY- or MHMY- from PMA to memory if there is no power failure (FINTE- high).

A controller resets the PMA by enabling PMRS-, which gates reset signal ARST- low to reset the request, memory, and data sequencer flip-flops.

The PMA option receives the controller acknowledgment (GO-), activating the request and memory sequencer logic.

The PMA bus control signal READ- gates READA- and sets the memory access mode (read/write) for a given transfer.

The three free-running common logic clocks MOCLK-, LK82+, and MFCO+ produce clock signals AK41+, AK82+, and AK165+ respectively. The numbers in the clock signal mnemonics indicate nanoseconds. AK165+ derived from the processor clock, is constantly being phased by processor memory control and is synchronous with all processor operations. AK41+ and AK82+ have no phase relation to AK165+.

REQUEST SEQUENCER: The three-stage request sequencer is composed of flip-flops that are triggered on the high-to-low transition of the free-running 82-nanosecond clock (AK82+).

The request-sequencer set output (ARF1+) goes high when: (1) a request is present (ARQ+ high), (2) there is no power failure (FINTE- high), (3) the request-sequencer decoder is idle (ARDC1+ high), and (4) a PMA controller acknowledgment is not active (AGO- high).

ARF2+ goes high when memory-sequencer signal AM1S+ is high.

The request-sequencer set output (ARF3-) goes low at the same time as flip-flop 2. It is used only in the write mode. In read mode the set is blocked by READA+ high. The request sequencer flip-flops are reset by AR1R+ being high when a clock pulse AK82+ is present.

The memory priority request delay flip-flop set output (ARQO+) is enabled when AR1S+ goes high. It is clocked by AK82+. ARQO- low (or AR1S- low) then makes the 165-nanosecond request flip-flop set output (ORQM+) high on the high-to-low transition of clock AK165+. ORQM- low is the memory-priority request.

All request-sequencer flip-flops are cleared by ARST- (reset PMA).

MEMORY SEQUENCER: The three stage flip-flop memory sequencer is clocked on the free-running 41-nanosecond clock (AK41+). This Johnson counter progresses through six states during each memory sequence.

The memory-port request (MRQY-) is output when the first memory-sequencer flip-flop set output (AMF1+) is made high by AM1S+. AM1S+ goes high when (1) the PMA has memory-port priority (AACKA+ high), (2) the PMA GO signal (AGQ+) is high, and (3) memory-sequencer flip-flops 2 and 3 are off (AMF2- and AMF3- high). The first flip-flop is reset by AMDC7+ when all three flip-flops are set (AMF1+, AMF2+, and AMF3+ high) and AK82+ is high.

The memory-sequencer flip-flop 2 set output (AMF2-) goes high when flip-flop 1 is set (AMF1+ high) and flip-flops 2 and 3 are both off (AMF2- and AMF3- high). At the same time, the memory-sequencer signal AMDC1- is activated. Flip-flop 2 resets at the next clock pulse after flip-flop 1 is reset.

The flip-flop 3 set output (AMF3+) goes high when the first two flip-flops are set (AMF1+ and AMF2- high), AMF3- is high, and the memory-sequence complete signal (ADDN+) is high. It is reset on the next clock pulse after flip-flop 2 is reset.

The memory-sequencer-idle and PMA address and data-buffer clock signals are activated when the memory sequencer goes off (AMF1-, AMF2-, and AMF3- high).

The enable PMA memory-port signal (AACKA+) is active when the memory priority request flip-flops (ARQO+ and ORQM+), and the memory-priority-acknowledgment signal (MAKO+) are all high. ACKJ- (jumped to ground) enables AACKA+ if no other user is on the memory port.

The low PMA bus output-received signal (READ-) is clocked by the low-to-high transition of AMF2+ to produce set output (AREAD-) low, inhibiting AMDEN+. The high reset output (AREAD+) enables the memory bus signals for input when AACKA+ is high. These signals are low for output (read) operations.

The PMA controller acknowledgment-received signal GOA+ is delayed 30-nanoseconds (GOAD+) to set the PMA GO.

THEORY OF OPERATION




Figure 4-34. PMA Option Block Diagram

1711-100A

THEORY OF OPERATION

flip-flop set output pulse AGO+ high. The flip-flop is clocked on the high to low transition of AK41+. When AMF1+ is high, AGOL+ goes high to reset the AGO+ flip-flop. The AGOL+ flip-flop is reset when there is no PMA controller acknowledgment received (GOA- high) and the first memory sequencer flip-flop is reset (AMF1- high). This dual flip-flop latching circuitry ensures that only one GO signal occurs for every PMA request.

DATA SEQUENCER: The three-stage data sequencer flip-flops are clocked by the free-running 41-nanosecond clock (AK41z) and the 82-nanosecond clock (AK82+). The data sequencer starts when the memory-sequencer signal AMDC7+ is high and AREAD+ is received. This produces data-sequencer signal AD1S+ high, which sets flip-flop ADF1. At the same time, reset output ADF1- low gates PMA data-bus enabling signal APDEN+.

The second flip-flop set output signal ADF2+ goes high when ADF1+ and ADDN- (memory sequence incomplete) are high. This resets the first flip-flop and sets the third flip-flop (ADF3- low). ADF3- low enables the PMA data bus. The second flip-flop is reset by AD25+ low and AK41- going high. The first two flip-flops can also be cleared by the low reset PMA signal (ARST-).

The memory data buffer clock (AKMD+) is active when a memory sequence is incomplete (ADDN+ high) and ADF1+ is high. The memory-sequence complete signal is YDNM-

ADDRESS BUFFER: The inputs to the address buffer consist of the PMA address-bus signals (PA00+ through PA19+) from the selected controller. These 20 signals go through separate non-inverting receivers to three six-bit latches. When the PMA address clock (AMDC1-) goes low, the latches are set by the incoming signals.

The memory-address signals (MYAB00+ through MYAB08+, MYPM09+ through MYPM15+, and MYK16+ through MYK19+) are then gated out to the memory bus when the PMA has memory-port priority (AACKA+ high).

DATA BUFFER: The data buffer has 18 data drivers and 18 data receivers that provide an interface between the memory bus and the 18-bit bidirectional data bus.

During writing, data signals PD0C+ through PD17+ enter the data buffer from the active controller. Each of the 18 signals goes through a separate, non-inverting receiver to set one of the 18 flip-flops on the low-to-high transition of AMDC1-.

Data signals MYDB00- through MYDB17- are then gated out to the memory bus when the memory data bus enable (AMDEN+) goes high.

During reading, data signals MYDB00- through MYDB17- enter the data buffer from the memory bus. These 18 data signals set the three six-bit latches when the memory data buffer clock (AKMD+) goes low. The inverted signals AD00L+ through AD17L+ are reinverted and then gated onto the bidirectional data bus when the PMA enable data bus signal (APDEN+) goes high.

4.6.4 Programming

Program control of devices that utilize PMA memory cycles occurs exclusively between the processor and the individual device controllers attached to the PMA channels. This control is through the I/O bus.

SECTION 5 MAINTENANCE

The option board common-logic is exercised by testing the individual options and has no maintenance procedures of its own.

5.1 TELETYPE CONTROLLER

TC maintenance consists of running test programs, troubleshooting, and making repairs if required. The test executive program and TTY test program described in the MAINTAIN III manual, in conjunction with the V70 Series processor maintenance manual, help isolate an error condition. Troubleshooting is facilitated by familiarization with the operation of the TC and use of the logic diagram. This section provides troubleshooting data, program tests, and a list of reference documents to be used as maintenance aids.

5.1.1 Equipment

The following is a list of recommended test equipment for maintaining the TC.

- a. Oscilloscope, Tektronix type 547
- b. Multimeter, Triplett type 630

5.1.2 Test Programs

The condition of the TTY unit should be periodically checked using program tests. These tests for TC and TTY are provided as part of the regular troubleshooting package.

NOTE

One section of the TTY test program for ASR models includes a print suppression test. The 33 ASR does not perform this function, so this test program should be bypassed when testing the 33 ASR (refer to the MAINTAIN III manual).

The TTY test program is a good diagnostic aid because the data being sent are printed out and can be analyzed. Also, known input patterns can be generated (via keyboard or paper tape) and data can be analyzed in the computer or returned to the TTY for printed analysis. If for some reason, such as PTR failure, the test program tapes cannot be read, a simple input/output program for verification and troubleshooting of the TTY-TC operation can be entered

through the computer control panel. This program (figure 5-1) tests keyboard input and printer output.

- a. Enter the program through the control panel.
- b. Turn the TTY to ON-LINE.
- c. Program starts at address 000000.
- d. Any character input from the TTY is transferred back to the TTY as an output from the processor TC almost immediately. Various character patterns and functions of the TTY can be checked by this echo method.

Location	Command	Description
00000	101201	Sense read ready
00001	000004	If yes, jump to 00004
00002	001000	Jump back to 00000
00003	000000	
00004	102501	Clear and input TTY character to A register
00005	101101	Sense write ready
00006	000011	If yes, jump to 00011
00007	001000	
00010	000005	
00011	103101	Output A register (to TC)
00012	001000	Jump back to 00000
00013	000000	

Figure 5-1. Basic Input/Output Test Program

5.1.3 TC/TTY Troubleshooting

The TTY units are normally trouble free and require little attention; however, if operation is faulty, the following troubleshooting procedures are suggested. Visually inspect for broken belts, loose cams or components, loose or poorly seated connectors, blown fuses, or burned-out components.

NOTE

The TTY casework is cast and, therefore, somewhat fragile. Exercise care when removing and reinstalling it.

GARBLING: The following are possible sources of intermittent character change (printing or sending wrong characters).

TTY	Incorrect power supply output
TTY	Incorrect motor speed
TTY	Incorrect range adjustment
TC	Incorrect TC frequency
TTY-TC	Incorrect loop current (too low or too high)

MAINTENANCE

MOTOR SPEED CHECK: The TTY character output rate must be 100 milliseconds per character. The motor speed, which is not adjustable, can be checked as follows.

- a. Check TRRA + with an oscilloscope. Set oscilloscope SYNC to positive internal and set scope time to 10 or 20 msec/cm.
- b. Hold down the RUBOUT and REPEAT keys on the TTY keyboard. Adjust oscilloscope to observe the TRRA + waveform. TRRA + should set on every stop bit 1 and remain set until a data-transfer-in is completed. The time from set to set should be 100 milliseconds. Switch the oscilloscope to observe that 10 characters occur each second. If single character time is off by more than 2 milliseconds, the TTY motor may require change, overhaul, readjustment, or other maintenance.

TROUBLESHOOTING CHECK LIST: If the TC and TTY are not operating

- a. Check voltages.
- b. Check cable connections and board seating.
- c. Check that the TC clock (TCLK +) has a 370-microsecond period.
- d. Check that both optical couplers are active in normal static nonoperating condition. If not, the source of the problem may be the TTY, the coupler loop supply, or the optical coupler.

If the TC and TTY have intermittent problems:

- a. Check voltages.
- b. Check cable connections and board seating.
- c. Remove and inspect the option board for loose components, poor solder connections, and wrong-value components.
- d. Check clock timing.
- e. Check signals across the optical couplers.

5.2 POWER FAILURE/RESTART

PF/R maintenance consists of running the PF/R test program, troubleshooting, and making repairs, if required. The PF/R test program, described in the MAINTAIN III manual (98 A 9952 07x), in conjunction with the Varian 70 Series maintenance manual, helps isolate an error condition. Troubleshooting is facilitated by familiarization with the operation of the PF/R and use of the logic diagram.

5.2.1 Equipment

The following is a list of recommended test equipment for maintaining the PF/R.

- a. Oscilloscope, Tektronix type 547
- b. Multimeter, Triplet type 630
- c. Squarewave generator
- d. Autotransformer, Variac or equivalent

5.2.2 Test Program

The PF/R test program is an integral part of the MAINTAIN III test program system. It is provided as part of the regular troubleshooting package.

PF/R operation should be periodically checked using the PF/R test program, under the control of the test executive program (92A0107 001). This test verifies that volatile registers and memory are not modified by a loss of power. Malfunctions are reported in the form of error messages and/or codes.

The PF/R test program is described in detail in the 620 test programs manual.

5.2.3 Troubleshooting

Troubleshooting the PF/R comprises verification of input power, signal and performance test parameters and marginal ac power.

INPUT POWER: Verify -5V dc \pm 5 percent and common (ground).

SIGNAL TEST: Load the PF/R test program following the directions given in the 620 test programs manual. The program responds to power down and power up sequences initiated by the test operator.

PERFORMANCE TEST: Verifying the performance of the PF/R in the computer system requires use of the PF/R test program. The 620 test programs manual describes loading and operating procedures, expected results, and error conditions. In this test, power-down power-up sequences are initiated by turning power off and on from the computer.

MARGINAL ac POWER TEST: To verify that the PF/R properly initiates a power-down sequence when ac power is below threshold, plug the ac power line into a heavy duty autotransformer, and run the performance test, leaving the control panel power switch ON. Adjust the autotransformer for 110V ac and slowly change the voltage to 104V ac. A power down sequence should be initiated when input goes below threshold.

5.3 REAL-TIME CLOCK

RTC maintenance consists of running the RTC test program troubleshooting, and making repairs if required. The RTC test program described in the MAINTAIN III manual (document number 98A 9952 07x) in conjunction with the V70 Series processor maintenance manual, helps isolate an error condition. Troubleshooting is facilitated by familiarization with the operation of the RTC and use of the logic diagram.

5.3.1 Equipment

The following is a list of recommended test equipment for maintaining the RTC.

- a Oscilloscope Tektronix type 547
- b Multimeter Triplet type 630

5.3.2 Test Program

The RTC test program is an integral part of the MAINTAIN II test program system. It is provided as part of the regular troubleshooting package.

RTC operation should be periodically checked with the RTC test program, under the control of the test executive program (part number 92A0107-001). The variable interval and memory overflow interrupts and the free-running counter are software-timed and tested. Malfunctions are reported in the form of error messages and/or codes.

The RTC test program is described in detail in the MAINTAIN III manual (document number 98 A 9952 07x).

5.3.3 Troubleshooting

Troubleshooting the RTC comprises verification of critical input power and timing parameters.

INPUT POWER: Verify +5V dc \pm 5 percent and common (ground).

SCHMITT-TRIGGER CIRCUIT: Verify 24V rms, 50- or 60-Hz \pm 5 percent sinewave input at P01-A05 and 50- or 60-Hz \pm 5 percent squarewave output at E3. Check that the output signal follows the input signal.

EXTERNAL TIMING SOURCE: If a user-supplied external timing source (TP1) is jumpered to either pin E18 (free-running counter) or pin E14 (variable interval counter):

- a. Apply +5 \pm 0.5V dc to TP1. Measure +5 \pm 0.5V dc at E15.
- b. Apply 0.0 \pm 0.5V dc to TP1. Measure 0.0 \pm 0.5V dc at E15.

5.4 MEMORY PROTECTION

MP maintenance consists of running the MP test program, troubleshooting, and making repairs, if required. The MP test program, described in the MAINTAIN III manual, in conjunction with the V70 Series processor manual, helps isolate an error condition. Troubleshooting is facilitated by familiarization with the operation of the MP and use of the logic diagram.

5.4.1 Equipment

The following is the recommended test equipment for maintaining the MP.

- a Oscilloscope, Tektronix type 547
- b Multimeter, Triplet type 630

5.4.2 Test Program

The MP test program is an integral part of the MAINTAIN II test program system. It is provided as part of the regular troubleshooting package.

MP operation should be checked with the MP test program (92A0105-002), under the control of the test executive program (92A0107-001). MP malfunctions are reported in the form of error messages and/or codes.

The MP test program is described in detail in the MAINTAIN III manual (98 A 9952 07x).

5.4.3 Troubleshooting

Turn the computer off, open the front panel on its hinges, connect the option board in the top slot, turn the computer on, and make the following checks:

INPUT POWER: Verify +5V dc \pm 5 percent and common (ground).

MANUAL TESTS: Performing the following manual tests, in conjunction with the MP test program, ensures a thorough test of the operation of the MP. Before executing the test subroutines described below, press RESET and set run mode.

MASK REGISTER ADDRESSING: Select a mask register and verify that its contents are not altered by data-transfer-out operations.

Address	Instruction	Mnemonic	Description
000100	100045	EXC	Select mask register 0
000101	010113	LDA	
000102	103145	OAR	Load mask register
000103	010114	LDA	

(continued)

MAINTENANCE

Address	Instruction	Mnemonic	Description
000104	103105	OAR	Addressing test 1
000105	103165	OAR	Addressing test 2
000106	103155	OAR	Addressing test 3
000107	103141	OAR	Addressing test 4
000110	103147	OAR	Addressing test 5
000111	103144	OAR	Addressing test 6
000112	000077	HLT	
000113	052525	DATA	
000114	125252	DATA	

Begin at address 000100. After execution of the HLT instruction, verify that the contents of mask register 0 are 052525.

I/O INTERRUPT CONTROL: Using the sample subroutine described below, verify that:

- MP normal performance of the I/O sequence.
- Acknowledgment of an MP interrupt request disables MP until reenabled by an I/O instruction.
- No interrupts occur when the MP is disabled, even when programs containing known errors are executed; in this case, change the contents of address 000124 to 005000 (NOP) for this step only.
- BINTE- is held false to lock out lower priority external device controllers during an MP-generated interrupt.

Address	Instruction	Mnemonic	Description
000022	001000	JMP	I/O error interrupt address
000023	000124		
000120	100045	EXC	Select mask register 0
000121	006010	LDAI	Set up mask
000122	000001		
000123	103145	OAR	Load mask register
000124	100645	EXC	Enable MP
000125	001000	JMP	
000126	001100		
001100	005000	NOP	
001101	100045	EXC	I/O instruction unprotected
001102	000007	HLT	

INTERRUPT CONTROL: Verify that the CPU can be interrupted from a program operating in an unprotected area to a subroutine in a protected area by a non-MP-generated interrupt request. Verify that no errors are detected and that the MP does not generate an error interrupt request.

Address	Instruction	Mnemonic	Description
000000	001000	JMP	Control panel interrupt address
000001	000010		
000010	005000	NOP	
000011	000077	HLT	Halt after successful test
000012	001000	JMP	Return to unprotected area

Address	Instruction	Mnemonic	Description
000013	001140		
000026	001000	JMP	
000027	000040		
000040	000777	HLT	Halt on test failure
000150	100045	EXC	Select mask register 0
000151	006020	LDBI	Set up mask
000152	000001		
000153	103245	OBR	Load mask register
000154	100645	EXC	Enable MP
000155	001000	JMP	Jump to unprotected area
000156	001140		
001140	001000	JMP	Loop in unprotected area
001141	001140		

Start execution of the subroutine at address 000151. During the unprotected-area loop, issue a control panel interrupt by pressing INT. The program should halt with 000077 in the I register. To reenter the loop in the unprotected area, press START.

UNINTERRUPTABLE INSTRUCTIONS: Verify that non-MP-generated interrupt requests are not recognized by the CPU immediately following the execution of noninterruptable instructions.

Address	Instruction	Mnemonic	Description
000000	001000	JMP	Control panel interrupt address
000001	000162		
000160	006010	LDAI	Load A register positive
000161	000077		
000162	100045	EXC	External control instruction
000163	003004	XAN	Execute, condition not met
000164	000077		Loop
000165	001000	JMP	
000166	000162		

Start execution of the subroutine at address 000160. Ground IURX- on the option board and, in run mode, verify with an oscilloscope that QINT- is inhibited during HLT and the execution of the EXC and XEC instructions.

STEP MODE OPERATION: Verify that non-MP-generated interrupt requests are not recognized by the CPU immediately following the execution of a non-HLT, non-EXC, and non-XEC instruction in step mode.

Address	Instruction	Mnemonic	Description
000000	001000	JMP	Interrupt address
000001	000002		
000002	000007	HLT	
000166	001000	JMP	Loop at 000166
000167	000166		

Ground IURX- on the option board and step through the loop at 000166. Verify that no interrupts occur.

5.5 PARITY

PARITY maintenance consists of troubleshooting and making repairs as required. Troubleshooting with the oscilloscope and multimeter is facilitated by familiarization with the operation of the PARITY and use of the logic diagram.

Test PARITY as follows:

- a. Use a functioning V70 series computer system.
- b. Enable PARITY interrupts.
- c. Output the bit patterns in table 5-1 from processor to memory in consecutive locations. Check that the parity bits are in the correct logical states at the time that YDNM- samples the memory bus, that memory bus timing requirements are met and that no interrupts occur.
- d. Input the table from memory and check that no interrupts occur.
- e. Remove jumper clip from bits 16 and 17 of the memory word on the option board so that on read-from-memory operations the parity bits to the parity circuits will be zero at all times.
- f. Input the table again as in (d) and check that a parity interrupt occurs for each word input except 8 and 16. With an oscilloscope check that both EWRPR + and EWLPR + are low at the high-to-low transition of EKRDD-
- g. Repeat the above tests with interrupts disabled by grounding ENTRI- and check that no interrupts occur.

- h. Repeat the above tests (c) through (f) with interrupts disabled by grounding ENTRI- and check that no interrupts occur.
- i. Repeat the above tests (c) through (f) with interrupts disabled by the system reset on the front panel and check that no interrupts occur.
- j. Repeat the above tests (c) through (f) and individually force FINTE- and BINTE- low and check that PRNE- is high
- k. With computer in step, perform system reset and check that PRNE- is high when FOS- is low and that PRNE- goes low when FOS- goes high

If any of the above tests fail, repair the cause of the failure by tracing backwards through the logic, finding the cause, and replacing the defective component

5.6 PRIORITY MEMORY ACCESS

PMA maintenance consists of running test programs, troubleshooting, and making repairs, if required. Troubleshooting is facilitated by familiarization with the operation of the PMA and controllers, and with their respective logic diagrams.

The PMA test and associated hardware tests are not part of this manual as they are designed for in-house testing only. This section of the manual is intended for field service troubleshooting.

Table 5-1. Parity Check Pattern

Byte	Left Byte									Right									
	Memory Bits	15	14	13	12	11	10	9	8	7	7	6	5	4	3	2	1	0	16
Word No.	1	1	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1
	2	0	1	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1
	3	0	0	1	1	0	0	0	0	1	0	0	0	0	0	0	0	0	1
	4	0	0	0	1	1	0	0	0	1	0	0	0	0	0	0	0	0	1
	5	0	0	0	0	1	1	0	0	1	0	0	0	0	0	0	0	0	1
	6	0	0	0	0	0	1	1	0	1	0	0	0	0	0	0	0	0	1
	7	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	1
	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	9	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1
	10											0	1	1	0	0	0	0	1
	11											0	0	1	1	0	0	0	1
	12											0	0	0	1	1	0	0	1
	13											0	0	0	0	1	1	0	1
	14											0	0	0	0	0	1	1	0
	15											0	0	0	0	0	0	1	1
	16											0	0	0	0	0	0	0	1

MAINTENANCE

5.6.1 Equipment

The following is a list of recommended test equipment for maintaining the PMA.

- a. Oscilloscope, Tektronix 547 (or equivalent)
- b. Multimeter, Triplet type 630 (or equivalent)

5.6.2 Troubleshooting

If an error condition exists, make the following checks on the PMA and controller boards before attempting dynamic tests.

- a. Check voltage levels to ensure that the 5.0V dc power supply is correctly adjusted.
- b. Check cable connections and board seating.
- c. Remove the boards and inspect for loose components, poor solder connections, incorrect IC locations, and incorrect component values.
- d. Check jumpers for correct connections for the mode under test.

Once these checks have been completed and the boards are replaced, perform the following dynamic checks.

- a. After loading the test program and while the PMA is continually accessing memory at location 0777777, verify that memory address lines MYA00+ through MYA17+ are stable 40 nanoseconds after AACKA goes true, and remain stable until AACKA goes false (make measurements at the 1.5V level). The PMA should send read transfers continuously from the above location (if the PAxx+ lines are left open) when the following jumpers are connected:

READ- to ground
REQ1- to ground
ACK1- to GO-

- b. Verify that the PMA can address all 32K of memory. Use the test setup in step a and ground each PAxx+ line to ensure that the respective MYDxx+ lines go false.
- c. Verify that the PMA logic is initialized and the PMA system reset signal SYRT-P goes true when the reset switch on the console is pressed. SYRT-P remains low during the time the reset switch is pressed.
- d. Verify that the PMA logic is also initialized by PMA reset signal PMRS-. To do so, ground PMRS- and check that ARST- goes low (true).

If an error condition still exists after these checks, replace the PMA and send the malfunctioning one back to the Sperry Univac test laboratory. The PMA laboratory tester, in conjunction with the computer and PMA test program, will make the following dynamic tests:

- a. The Input Block Test checks the ability of the PMA option to transfer accurately a 256-word block of data into memory through each of the four PMA channels.
- b. The Output Block Test checks the ability of the PMA to transfer accurately a 256-word block of data from memory through each of the four PMA channels.
- c. The Read Word/Write Word Test checks the ability of the PMA to transfer accurately a block of data from memory and to replace it in memory at the maximum data transfer rate. All four channels are tested sequentially.
- d. The Priority Test verifies the following:
 1. The PMA priority logic correctly assigns priority to requests for data transfer.
 2. The PMA control logic functions correctly.
 3. The memory cycle rate is successfully synchronized to a rate less than the maximum by reserving a memory cycle and delaying the memory start signal.

SECTION 6 MNEMONICS

This section contains lists of option-board signal mnemonics. Immediately below are the mnemonics for the common logic, followed in the subsequent subsections by lists for the individual options.

Mnemonic	Description
DRYX-I	I/O bus data ready
EB00-I	I/O bus bit 00
EB01-I	I/O bus bit 01
EB02-I	I/O bus bit 02
EB03-I	I/O bus bit 03
EB04-I	I/O bus bit 04
EB05-I	I/O bus bit 05
EB06-I	I/O bus bit 06
EB07-I	I/O bus bit 07
EB08-I	I/O bus bit 08
EB09-I	I/O bus bit 09
EB10-I	I/O bus bit 10
EB11-I	I/O bus bit 11
EB12-I	I/O bus bit 12
EB13-I	I/O bus bit 13
EB14-I	I/O bus bit 14
EB15-I	I/O bus bit 15
FRYX-I	I/O bus function ready
IUAX-I	I/O bus interrupt acknowledgment
IUCX-I	I/O bus interrupt clock
IUIX-I	I/O bus interrupt jump
IURX-I	I/O bus interrupt request neg
LK82+	Free-running 82-nanosecond clock
LK82-	Free-running 82-nanosecond clock neg
MFC-	165-nanoseconds full clock
MFCO+	Memory free-running clock
MFCO+	165-nanoseconds half clock
MOC-+	Option board common logic clock
MOC-+	Option board common logic clock
MTRC-	input for RTC and TTY
OBOUTA-	Option board common logic receiver disabler A
OBOUTB+	Option board common logic driver enabler B
OBOUTB-	Option board common logic receiver disabler B
OBOUT+	Option board common logic driver enabler A
OBOUT-	Option board common logic output driver enabler
OB00-	Option board common logic bit 00
OB01±	Option board common logic bit 01
OB02±	Option board common logic bit 02
OB03±	Option board common logic bit 03
OB04±	Option board common logic bit 04
OB05±	Option board common logic bit 05
OB06±	Option board common logic bit 06
OB07±	Option board common logic bit 07
OB08±	Option board common logic bit 08
OB09±	Option board common logic bit 09

Mnemonic	Description
OB10±	Option board common logic bit 10
OB11±	Option board common logic bit 11
OB12±	Option board common logic bit 12
OB13±	Option board common logic bit 13
OB14±	Option board common logic bit 14
OB15±	Option board common logic bit 15
ODRYX+	Option board common logic data ready
OFRYX+	Option board common logic function ready
OIUAX+	Option board common logic-interrupt ack.
OIUCX+	Option board common logic-interrupt clock
OUIJX+	Option board common logic-interrupt jump
OIURX±	Option board common logic interrupt request
OSYRT+	Option board common logic system reset
SYRT-I	I/O bus system reset
TR82+	82.5-nanosecond clock to RTC and TTY

6.1 TELETYPE CONTROLLER

Mnemonic	Description
IUAA-I	Output (write) interrupt line to PIM
IUBB-I	Input (read) interrupt line to PIM
OBOUT-	Option board common I/O logic output driver enable R.
OB00-	Option board common I/O logic bit 00
OB01-	Option board common I/O logic bit 01
OB02-	Option board common I/O logic bit 02
OB03-	Option board common I/O logic bit 03
OB04-	Option board common I/O logic bit 04
OB05-	Option board common I/O logic bit 05
OB06-	Option board common I/O logic bit 06
OB07-	Option board common I/O logic bit 07
OB11-	Option board common I/O logic bit 11
OB12-	Option board common I/O logic bit 12
OB13-	Option board common I/O logic bit 13
OB14-	Option board common I/O logic bit 14
ODRYX+	Option board common I/O logic data ready
OFRYX+	Option board common I/O logic function ready
OIUAX+	Option board common I/O logic-interrupt ack.
OSYRT+	Option board common I/O logic system reset
SERX-I	Sense response
TAQD+	Output of first 4-bit counter
TBQD+	Output of second 4-bit counter
TBREA+	TC input character ready
TBRL-	MOS transmitter load buffer
TB00-	Internal I/O bus bit 00
TB05-	Internal I/O bus bit 05
TCCLK+	Internal 82-nanosecond clock
TCLK+	MOS transmitter/receiver clock pos.
TCLK-	MOS transmitter/receiver clock neg
TCQB+	QB output of third 4-bit counter
TCQC+	QC output of third 4-bit counter
TCQD+	QD output of third 4-bit counter

MNEMONICS

Mnemonic	Description
TDA +	Device address 01 detected
TDA1 +	Lower five bits of device address 01
TORA +	MOS receiver data ready flag repowered
TORIO +	AND of ODRYX +, TDTIO +
TORR-	Reset data ready flag
TOR +	MOS receiver data ready flag
TDTIO +	Data-transfer flip-flop (in or out) set
TDTI +	Data-transfer-in flip-flop pos.
TDTI-	Data-transfer-in flip-flop neg.
TOTO +	Data-transfer-out flip-flop pos.
TOTO-	Data-transfer-out flip-flop neg.
TDTWR +	AND of TCQB +, TCQC +, TCQD +
TEXC-	Internal reset enabler
TFRQA +	AND of TDA +, OFRYX +
TFRQA-	Inversion of TFRQA
TINZA +	Internal initializer pos. repowered
TINZA-	Internal initializer neg. repowered
TINZ +	Internal initializer pos.
TINZ-	Internal initializer neg.
TIUAX-	Internal interrupt line
TJDTI +	Input to data-transfer-in flip-flop
TJOTO +	Input to data-transfer-out flip-flop
TKIO +	Clock to data transfer in and out flip-flops
TLOBF +	Data-transfer-out load buffer
TCORR-	Neg output of data-ready reset one shot
TOE +	MOS receiver overrun error flag pos.
TOE-	MOS receiver overrun error flag neg.
TRI-	MOS receiver input
TRR00 +	MOS receiver data bit 00
TRR01 +	MOS receiver data bit 01
TRR02 +	MOS receiver data bit 02
TRR03 +	MOS receiver data bit 03
TRR04 +	MOS receiver data bit 04
TRR05 +	MOS receiver data bit 05
TRR06 +	MOS receiver data bit 06
TRR07 +	MOS receiver data bit 07
TRS +	TC receiver ready
TR82 +	82.5-nanosecond clock from common logic
TSYST-	Internal system reset from front panel
TTBRE +	MOS transmitter buffer register empty flag
TTBREA +	MOS transmitter buffer register empty flag repow
TT080 +	Data-transfer-out buffer register bit 0
TT081 +	Data-transfer-out buffer register bit 1
TT082 +	Data-transfer-out buffer register bit 2
TT083 +	Data-transfer-out buffer register bit 3
TT084 +	Data-transfer-out buffer register bit 4
TT085 +	Data-transfer-out buffer register bit 5
TT086 +	Data-transfer-out buffer register bit 6
TT087 +	Data-transfer-out buffer register bit 7
TTROA +	MOS transmitter output pos. repowered
TTRO +	MOS transmitter serial output pos.
TTRO-	MOS transmitter output neg.
TTR +	Transmitter or receiver ready sense line
TTS +	Output ready sense response
TTWR +	2XMOS transmitter/receiver clock
TTYR +	Teletype interface in pos.
TTYR-	Teletype interface in neg.
TTYT +	Teletype interface out pos.
TTYT-	Teletype interface out neg.
TYCLR-	Teletype interface current loop return

6.2 POWER FAILURE/RESTART

Mnemonic	Description
FC512 +	Sequence state 01 or 10 decoded
FC51 +	Sequence state 01 decoded
FC52 +	Sequence state 10 decoded
FCX1R +	Reset FCX1 +
FCX1 +	Least-significant sequencer flip-flop
FC1XR +	Reset FC1X +
FC1XS +	Set FC1X +
FC1X +	Most-significant sequencer flip-flop
FINTE-	Interrupt priority output
FIOAK +	PF/R interrupt priority
FIOD +	Interrupt response flag
FOS-	PF/R one-shot
FRST-	Reset PF/R sequencer
OBOUT-	Common logic output
OB01-	E bus bit 1 for interrupt address
OB05-	E bus bit 5 for interrupt address
OINT-	Internal interrupt output
OIURX-	Interrupt request
OPSTRT-	Start
SPFA-	PF/R alarm from power supply

6.3 REAL-TIME CLOCK

Mnemonic	Description
AK165 +	165-nanosecond clock from the memory-protection logic
CGS30 +	Increment-and-replace instruction from proc. pos.
ETR +	External timing source
ETR-	External timing source return
LFRFC +	24V ac output from the computer power supply
LFRFC-	24V ac return from the computer power supply
MILL4A-	Memory input latch bit-14 from processor neg.
OBOUT-	Enable I/O common logic output
OB00-	Option board common I/O logic bit 00
OB01-	Option board common I/O logic bit 01
OB02-	Option board common I/O logic bit 02
OB03-	Option board common I/O logic bit 03
OB04-	Option board common I/O logic bit 04
OB05-	Option board common I/O logic bit 05
OB06-	Option board common I/O logic bit 06
OB07-	Option board common I/O logic bit 07
OB08-	Option board common I/O logic bit 08
OB09-	Option board common I/O logic bit 09
OB10-	Option board common I/O logic bit 10
OB11-	Option board common I/O logic bit 11
OB12-	Option board common I/O logic bit 12
OB13-	Option board common I/O logic bit 13
OB14-	Option board common I/O logic bit 14
OB15-	Option board common I/O logic bit 15
ODRYX +	Option board common I/O logic data ready
OFRYX +	Option board common I/O logic function ready
OIUAX +	Option board common I/O logic interrupt ack.
OIUCX +	Option board common I/O logic interrupt clock
OIUJX +	Option board common I/O logic interrupt jump
OIURX-	Common logic interrupt request neg.

MNEMONICS

Mnemonic	Description	Mnemonic	Description
OSYRT +	Option board common I/O logic system reset	RFR08 +	Free-running counter output bit 08 pos.
PRRTCI-	Priority-in input from a higher-priority controller	RFR09 +	Free-running counter output bit 09 pos.
PRRTCO-	Priority-out to a lower-priority controller	RFR10 +	Free-running counter output bit 10 pos.
RES03	Inverted source of OB03-	RFR11 +	Free-running counter output bit 11 pos.
RBS04-	Inverted source of OB04-	RFR12 +	Free-running counter output bit 12 pos.
RBT14 +	Interval memory input-latch bit 14 pos.	RFR13 +	Free-running counter output bit 13 pos.
RB01 +	Interrupt address or free-running counter bit 1 pos.	RFR14 +	Free-running counter output bit 14 pos.
RB02 +	Interrupt address or free-running counter bit 2 pos.	RFR15 +	Free-running counter output bit 15 pos.
RB05 +	Interrupt address of free-running counter bit 5 pos.	RICCL-	Output flip-flop following variable clock source neg.
RCA +	Output of first stage of the variable-interval counter	RINT-	RTC executing interrupt neg.
TR82 +	82.5-nanosecond clock from common logic	RIR00-	Interval-selection register output bit 00 neg
RCB +	Output of second stage of the variable-interval counter	RIR01-	Interval-selection register output bit 01 neg
RCC +	Output of third stage of the variable-interval counter	RIR02-	Interval-selection register output bit 02 neg
RCLK +	Internal 12 MHz clock	RIR03-	Interval-selection register output bit 03 neg
RC08 +	Output of first-programmed counter	RIR04-	Interval-selection register output bit 04 neg
RC128 +	Output of second programmed counter	RIR05-	Interval-selection register output bit 05 neg
RDA47 +	Device address 047 decoded pos.	RIR06-	Interval-selection register output bit 06 neg
RDA47-	Device address 047 decoded neg	RIR07-	Interval-selection register output bit 07 neg
RDDT1 +	Data-transfer-in flip-flop input	RIR08-	Interval-selection register output bit 08 neg
RDHT	RDT1 flip-flop preset	RIR09-	Interval-selection register output bit 09 neg
RDRY-	Inversion of ODRYX	RIR10-	Interval-selection register output bit 10 neg
RDT1A +	Data-transfer-in flip-flop pos. repowered	RISTB-	Variable interval interrupt to interrupt-generation logic
RDT1 +	Data-transfer-in flip-flop pos.	RIUA +	Internal RTC interrupt acknowledgment pos.
RDT1-	Data-transfer-in flip-flop neg	RIUA-	Internal RTC interrupt acknowledgment neg
RDT0 +	Data-transfer-out flip-flop pos.	RIUC +	Internal RTC interrupt clock
RDT0-	Data-transfer-out flip-flop neg.	RIUJ +	Internal RTC interrupt jump
REDS-	Preset memory overflow test enabler flip flop neg	RJM +	Enable internal RTC interrupt jump
REMT +	Memory overflow test flip-flop enabler pos.	RJM-	Internal RTC interrupt jump jumper
RETR +	Internal/external timing source pos.	RKFCL +	Free-running counter clock
RETR-	Internal/external timing source neg	RKFRY-	Clock data-transfer flip-flops
REXCE-	Enable EXC instruction decoder	RKMF1 +	K-input to memory overflow interrupt flip-flop
REX00-	EXC instruction decoder - 0	RKVIC +	Variable-interval-counter clock
REX01-	EXC instruction decoder - 1	RKVII +	Variable-interval-interrupt flip-flop clock
REX02-	EXC instruction decoder - 2	RK10K +	Clock 10 KHz flip-flop
REX03-	EXC instruction decoder - 3	RK660 +	660-nanosecond free-running clock pos.
REX04-	EXC instruction decoder - 4	RK660-	660-nanosecond free-running clock neg
REX05-	EXC instruction decoder - 5	RLF +	Internal line frequency source pos.
REX06-	EXC instruction decoder - 6	RLF-	Internal line frequency source neg
RFIP +	Clock RMFL flip-flop	RLVIC-	Load variable-interval counter neg true to load
RFMN-	Execute memory-overflow interrupt neg	RMF1 +	Memory-overflow-interrupt flip-flop pos.
RFRCK +	Free-running counter clock	RMF1-	Memory-overflow-interrupt flip-flop neg
RFRCK +	Input to free-running counter from frequency selection circuit	RMFL +	Memory overflow latch flip-flop pos.
RFRCK-	Input to free-running counter from frequency selection circuit neg	RMFL-	Memory overflow latch flip-flop pos.
RFREN +	Preset term to RKFCL flip-flop	RMOE +	Memory overflow enabling flip-flop
RFRY +	Internal RTC function-ready pos.	RMTFF +	Memory overflow test flip-flop pos.
RFRY-	Internal RTC function-ready neg.	ROUT +	Output data to I/O common logic pos.
RFR00 +	Free-running counter output bit 00 pos.	RPDTQ-	Preset data-transfer-out flip-flop
RFR01 +	Free-running counter output bit 01 pos.	RPRM +	Internal RTC priority-in line
RFR01-	Free-running counter output bit 01 neg.	RPVIE-	Preset variable-interval-interrupt flip-flop
RFR02 +	Free-running counter output bit 02 pos.	RRME-	Reset memory-overflow-enabler flip-flop
RFR02-	Free-running counter output bit 02 neg.	RRRMT-	RMTFF flip-flop reset
RFR03 +	Free-running counter output bit 03 pos.	RRST +	Reset RTC pos.
RFR04 +	Free-running counter output bit 04 pos.	RRST-	Reset RTC neg.
RFR05 +	Free-running counter output bit 05 pos.	RRVIE-	Reset variable-interval-interrupt flip-flop
RFR05-	Free-running counter output bit 05 neg.	RSYRT-	Inversion of OSYRT
RFR06 +	Free-running counter output bit 06 pos.	RTC-	RTC and RMTFF flip-flops clock
RFR07 +	Free-running counter output bit 07 pos.	RTINT +	Enable interrupt request pos.
		RTINT-	Enable interrupt request neg

MNEMONICS

Mnemonic	Description
RTRST-	Reset clock-control logic
RTRSTB-	Reset control logic neg.
RVC00 +	Output of variable-interval counter bit 00 pos.
RVC00-	Output of variable-interval counter bit 00 neg.
RVC01 +	Output of variable-interval counter bit 01 pos.
RVC02 +	Output of variable-interval counter bit 02 pos.
RVC03 +	Output of variable-interval counter bit 03 pos.
RVC04 +	Output of variable-interval counter bit 04 pos.
RVC05 +	Output of variable-interval counter bit 05 pos.
RVC06 +	Output of variable-interval counter bit 06 pos.
RVC07 +	Output of variable-interval counter bit 07 pos.
RVC08 +	Output of variable-interval counter bit 08 pos.
RVC09 +	Output of variable-interval counter bit 09 pos.
RVC10 +	Output of variable-interval counter bit 10 pos.
RVC11 +	Output of variable-interval counter bit 11 pos.
RVICK +	Variable-interval-counter clock
RVICK -	Variable-interval-clock source
RVICLE +	Enable variable-interval load flip-flop pos.
RVICLE-	Enable variable-interval load flip-flop neg.
RVIC1 +	AND of RCA + RCS + RCC +
RVIE +	Enable variable-interval-interrupt flip-flop
RVIL-	Variable-interval-interrupt flip-flop interrupt request neg.
RVIL +	Variable-interval-interrupt latch flip-flop pos.
RVIL-	Variable-interval-interrupt latch flip-flop neg.
RVI +	Variable-interval-interrupt flip-flop interrupt request pos.
R10KH +	10 KHz flip-flop pos.
R10K-	10 KHz flip-flop neg.
R20KH +	20 KHz flip-flop pos.
R20K-	20 KHz flip-flop neg.

6.4 MEMORY PROTECTION

Mnemonic	Description
BA0J-	Jump error flag
BA0OF +	Overflow error flag
BA0NT-	Write error flag
BAER-	Jump, write, or overflow error
BAFST +	Processor memory request flip-flop
BAFT1 +	First clock period of processor memory cycle
BAFPT	Address error flag
BAFST-	Memory protection reset
BOIEN +	Enable memory protection onto E-bus
BOIENA +	Repowered BOIEN +
BENWP +	Address error flag
BFA0 +	Memory protection I/O address decoder
BIANN +	Memory protection memory address register
BIERS +	Set term for BIER
BIER +	I/O or halt instruction error flag
BINIO-	I/O instruction error flag
BINPT	Delayed addressing error flag
BINRS +	Interrupt response flag
BINTA +	Enable common logic E-bus interrupt response output
BINTE-	Memory protect interrupt priority output
BIOS +	Set term for BINIO-
BIWENS +	Jump-and-mark flag set
BIWENS-	Jump and mark flag reset
BIWEN-	Jump and mark flag
BK0IE +	BMWEN + clock

Mnemonic	Description
BKIAR-	Instruction address register clock
BKIA-	BANPT
BKIER-	Addressing-error flag clock
BKISA-	BIER
BKISB +	Memory-protection clock
BKLDL +	BPMA + clock
BKMWA +	BMWAB- and BMWAA- clock
BKMWE +	BOIEN + clock
BMPEN +	Memory protection enabled flip-flop
BMRNN +	Memory mask register
BMRQY-	Memory request
BMWAA-	Mask register write address bit A
BMWAB-	Mask register write address bit B
BMWEL-	Enable mask register lower addresses for writing
BMWEN +	Enable I/O for writing
BMWEU-	Enable mask register upper addresses for writing
BMWL +	Select lower mask register addresses for writing
BNPTR-	Address-error flag reset
BPMA +	Memory transfer to instruction register 1 flag
BRST-	Reset memory protection
BSPRO +	Memory segment protected
CACIDE +	Enable instruction decoder
CIDHLT +	Decode halt instruction
CIDIO +	Decode I/O instruction
CIDJMK +	Decode jump and mark instruction
CINMPC-	Execution instruction flag
OJUMP +	Processor jump instruction execution
IUAX +	Interrupt acknowledgment
MCRB +	Processor memory request
MFCO +	Memory free-running clock
MIMC1 +	Processor write-into-memory status flag
MRSIA-	Memory strobe complete
MTM11 +	Enable memory transfer to instruction register 1
MWLY +	Write into memory left byte
MYANN +	Memory address bus
CBNN-	Common logic E bus
CBOUT-	Enable common logic E bus output
QINT-	Memory protection internal interrupt
QIURX-	Memory protection interrupt request
VWRY +	Write into memory right byte

6.5 MEMORY PARITY

Mnemonic	Description
BFA0 +	Device address decoder
BINTE +	Memory protection interrupt active
BRST-	System reset repowered
EAOxx-	Parity-interrupt address drivers
EENB +	Enable parity-interrupt flip-flop
EINL +	Ninth bit into parity checker/generator (left byte)
EINR +	Ninth bit into parity checker/generator (right byte)
EINTR-	Enable parity-interrupt sequencer
EINT +	Parity-interrupt flip-flop
EINB +	Enable parity-priority out
EIOOS +	Parity interrupt cycle
EIOO +	Parity-error interrupt flip-flop

MNEMONICS

Mnemonic	Description
EIUX1 +	Enable parity interrupt
EKENB	Enable parity interrupt flip-flop clock
EKRDD-	Delayed parity-error flip-flop clock
EKRDD-	Parity-error flip-flop clock
ENTR1-	Parity option disabled by jumper
ERDL +	Parity check (left byte)
ERDR +	Parity check (right byte)
EREAD +	Enable parity-error flip-flop clock
ERERR-	Parity-error flip-flop direct reset
ERER +	Parity-error flip-flop
ERERS +	Parity-error flip-flop set
EWLPR +	Parity error left byte
EWRPR +	Parity error right byte
EWTL +	Input parity left byte
EWTR +	Input parity right byte
FINTE-	Power failure active
FOS-	Power-failure one-shot
MAKO +	Memory cycle for PMA
MWLY +	Memory left byte input
MWRY +	Memory right byte input
MYDxx	Memory data-bus bits
OBOUT-	Option board common I/O logic output driver enabler
OBxx-	I/O bus bit
OFRYX +	Interrupt address clock
OIJAX +	Interrupt cycle
OIUCX +	Interrupt clock
OIURX-	Parity interrupt request
PRNE-	Parity priority out
YDNM +	Memory acknowledgment

6.6 PRIORITY MEMORY ACCESS

Mnemonic	Description
AAxx-	PMA address-buffer bit xx
ABxxS +	PMA address-buffer bit xx (receiver output)
ACK	PMA OR gate
ACKEN	Acknowledgment clock enabled
ACKJ	PMA jumper
ACKx	Channel x acknowledgment
ACKxS	Channel x acknowledgment set
ACOMP	Compatible mode selected
ADDN	Memory cycle completed repowered
ADFx	Data-sequencer bit x
ADxS	Data sequencer bit x set
ADxx	PMA data-buffer bit xx
ADxxL +	PMA data-buffer bit xx
ADxxL-	PMA data-buffer bit xx repowered
ADxxS	Memory data-buffer bit xx (receiver output)
AGO	PMA-bus GO delayed and converted
AGOL	GO-latch flip-flop
AGOLS	GO-latch flip-flop set
AGOS	GO pulse set
AHSM	Not used
AKEN	Acknowledgment enabled
AKENR	Acknowledgment enabled reset
AKMD	Memory data-buffer clock
AK165	Free-running 165-nanosecond clock
AK41	Free-running 41-nanosecond clock
AK82	Free-running 82-nanosecond clock

Mnemonic	Description
AMDCI	Memory-sequencer idle
AMDCx	Memory-sequencer state x
AMDEN	Memory data-bus enabled
AMFx	Memory-sequencer bit-x flip-flop
AM1A1	Memory-sequencer bit 1 OR set
AM1A2	Memory-sequencer bit 1 OR set
AM1E1	Memory-sequencer bit 1 AND set
AM1E2	Memory-sequencer bit 1 AND set
AM1S	Memory-sequencer bit 1 set
APDEN	PMA data-bus enabled
APRix	Bit-x priority gate
ARDCI	Request-sequencer decoder idle
AREAD	Memory-sequencer output flip-flop
ARFx	Request-sequencer bit x
ARQ	82-nanosecond request flip-flop
ARQOS	82-nanosecond request flip-flop set
ARQ	Request present
ARQA	Request flip-flop AND reset
ARQR	82-nanosecond request flip-flop reset
ARQx	Request bit-x flip-flop
ARQxS	Request bit-x (receiver output)
ARST	PMA reset
ARSTA	PMA reset (receiver output)
ART1S	Countdown-counter bit 1 set
ARTx	Countdown-counter bit x
AR123R-	Request-sequencer bits 1, 2, and 3 OR reset
ARxR	Request-sequencer bit-x flip-flop reset
ARxS	Request-sequencer bit-x flip-flop set
ASTRT +	Start flip-flop (not used)
ATGO	Countdown completed
CPMAST	Start PMA controllers (not used)
DBxx	Data-buffer bit xx
FINTE	Power-failure/restart active
GO	PMA controller acknowledgment
GOA	PMA controller acknowledgment (receiver output)
GOA +	GOA + delayed 30 nanoseconds
HOG	PMA continuous-request to memory
HOGA +	PMA continuous-request inverted
HOGA-	PMA continuous-request (receiver output)
LK82 +	Common-logic 82-nanosecond clock
MAKO	Memory-priority acknowledgment
MFCO-	Memory free-running clock
MHGy	PMA to HOG memory if PF/R inactive
MOCLK-	Common-logic free-running clock
MRQy	Memory-port priority request
MWLY	Memory-bus read/write left byte
MWRY	Memory-bus read/write right byte
MYABxx	Memory-address bit xx
MYDBxx	Memory data-bus bit xx
NHCO +	Common-logic 165-nanosecond clock
ORQM	165-nanosecond request flip-flop
PAxx	PMA-bus address bit xx
PDxx	PMA-bus data bit xx
PMRS	PMA-controller to reset PMA
READ	PMA-bus output
READA	PMA-bus output (receiver output)
REQx	PMA request x
START	PMA-bus start (not used)
SYRT-P	PMA-bus reset (controller cleared)
YDNM	Memory cycle completed