<b>ж. ж</b>	•	
		PUBLICATIONS UDPATE
		Operating System/3 (OS/3)
		Assembler Programmer Reference
		(System 80)
		(System 80) For Series 90 see UP-8227
		UP-8914-D

This Library Memo announces the release and availability of Updating Package A to "SPERRY® Operating System/3 (OS/3) Assembler Programmer Reference", UP-8914.

The Operating System/3 (OS/3) assembler translates a symbolic language into computer instructions such as how to store data and how to retrieve it. This manual provides a quick-reference guide for the experienced assembler programmer, summarizing the use of basic assembly language (BAL) instructions.

This update documents a change to the ICM instruction.

110

Copies of Updating Package A are now available for requisitioning. Either the updating package only or the complete manual with the updating package may be requisitioned by your local Sperry representative. To receive only the updating package, order UP-8914–D. To receive the complete manual, order UP-8914.

ŧ

	LIBRARY MEMO ONLY	LIBRARY MEMO AND ATTACHMENTS	THIS SHEET IS
	Mailing Lists BZ, CZ, and MZ	Mailing Lists BOO, B18, 28U, and 29U. (Package A to UP-8914, 5 pages plus Memo)	Library Memo for UP-8914–D
			RELEASE DATE:
11261	Rev. 11/83		January, 1985


• • , •		and has been had been	
		PUBLICATIONS UPDATE	
		Operating System/3 (OS/3)	
		Assembler	
		Programmer Reference	
		UP-8914-C	


This Library Memo announces the release and availability of Updating Package C to "SPERRY Operating System/3 (OS/3) Assembler Programmer Reference", UP-8914.

This update contains corrections or clarifications applicable to features present in the OS/3 Assembler prior to the 8.2 release.

Copies of Updating Package C are now available for requisitioning. Either the updating package only or the complete manual with the updating package may be requisitioned by your local Sperry representative. To receive only the updating package, order UP-8914–C. To receive the complete manual, order UP-8914.

LIBRARY MEMO ONLY	LIBRARY MEMO AND ATTACHMENTS	THIS SHEET IS
Mailing Lists BZ, CZ and MZ	Mailing Lists B00, B18, 28U, and 29U (Package C to UP-8914 27 pages plus Memo)	Library Memo for UP-8914–C
		RELEASE DATE:





This Library Memo announces the release and availability of Updating Package B to "SPERRY UNIVAC Operating System/3 (OS/3) Assembler Programmer Reference", UP-8914.

This update documents the following enhancements to the assembler for release 8.0:

- The display of final error messages on the console
- The addition of two privileged instructions (Get IORB, Put IORB)
- An additional warning message when using continuation characters with macroinstructions

This update also includes minor technical corrections to material applicable to the assembler prior to release 8.0.

Copies of Updating Package B are now available for requisitioning. Either the updating package only, or the complete manual with the updating package may be requisitioned by your local Sperry Univac representative. To receive only the updating package, order UP-8914–B. To receive the complete manual, order UP-8914.

LIBRARY MEMO ONLY LIBRARY MEMO AND ATTACHMENTS THIS SHEET IS

Mailing Lists BZ, CZ and MZ Mailing Lists B00, B18, 28U, and 29U (Package B to UP-8914, 98 pages plus Memo) Library Memo for UP-8914-B

RELEASE DATE:

September, 1982



. .

## UNISYS OS/3

Assembler **Programming Reference Manual** 

**Relative to Release** Level 9.0

Priced Item

August 1987

Printed in U S America UP-8914

.

## UNISYS

# OS/3

Assembler

**Programming Reference Manual** 

Copyright© 1987 Unisys Corporation All Rights Reserved Unisys is a trademark of Unisys Corporation. Previous Title: OS/3 Assembler Programmer Reference

Relative to Release Level 9.0

August 1987

Printed in U S America UP-8914

Priced Item

NO WARRANTIES OF ANY NATURE ARE EXTENDED BY THE DOCUMENT. Any product and related material disclosed herein are only furnished pursuant and subject to the terms and conditions of a duly executed Program Product License or Agreement to purchase or lease equipment. The only warranties made by Unisys, if any, with respect to the products described in this document are set forth in such License or Agreement. Unisys cannot accept any financial or other responsibility that may be the result of your use of the information in this document or software material, including direct, indirect, special or consequential damages.

You should be very careful to ensure that the use of this information and/or software material complies with the laws, rules, and regulations of the jurisdictions with respect to which it is used.

The information contained herein is subject to change without notice. Revisions may be issued to advise of such changes and/or additions.

FASTRAND, SPERRY, SPERRY, UNIVAC, SPERRY, SPERRY UNIVAC, UNISCOPE, UNISERVO, UNIS, UNIVAC, and A are registered trademarks of Unisys Corporation. ESCORT, PAGEWRITER, PIXIE, PC/IT, PC/HT, PC/microIT, SPERRYLINK, and USERNET are additional trademarks of Unisys Corporation. MAPPER is a registered trademark and service mark of Unisys Corporation. CUSTOMCARE is a service mark of Unisys Corporation.

PSS 1 Update E

#### PAGE STATUS SUMMARY

ISSUE: Update E – UP-8914 RELEASE LEVEL: 9.0 Forward

Part/Section	Page Number	Update Level	Part/Section	Page Number	Update Level	Part/Section	Page Number	Update Level
Cover		E	Section 2	90	В	Appendix A	Title Page 1 thru 9	Orig.
Title Page/Disclaime	-	E*	(cont)	91 thru 94 95 96 thru 98	Orig <i>.</i> B Orig.		10 11	B A B
PSS	1	E		99 100 thru 109	B Orig.		12 thru 14 15	Orig. B
Preface	1	Orig.		110 111 thru 116	B Orig.		16, 17	Orig.
Contents	1, 2 3	Orig. B		117 118 thru 138	A Orig.	Appendix B	Title Page 1 thru 5	Orig. Orig.
	4 5	A B		138a 139	B Orig.		6, 7	С
	6	Orig.		140	A	Appendix C	Title Page 1 thru 13	Orig.
	7 8 thru 10	A Orig.		141, 142 143	Orig. B		1 thru 13	Orig.
	11	С		144 thru 157 158	Orig. B	Appendix D	Title Page 1, 2	Orig. Orig.
Section 1	Title Page 1	Orig. C		159, 160 161	Orig. B		3 thru 5 6 thru 8	B Orig.
	2 3	Orig. B		162 163	Orig. B	Appendix E		
	4, 5	Orig.	i	164 thru 170 171	Orig. B		Title Page 1 thru 5	Orig. Orig.
Section 2	Title Page 1 thru 5	Orig. Orig.		172 thru 174 175, 176	Orig. B	Appendix F	Title Page	Orig.
	6	B		177, 178	Orig.		1 thru 6	Orig.
	7 thru 9 10, 11	Orig. B		179 180 thru 182	A Orig.	Glossary	Title Page	Orig.
	10, 11 12 thru 19	Drig.		183	в	Glossary	1 thru 9	Orig.
	20 thru 25 26	C B		184 thru 187 188	Orig. B		10, 11 12 thru 17	B Orig.
	20	Б Orig.		189	Orig.		12 (INU 17	Ong.
	28 thru 31	С		190	A	User Comment For	m	
	32 thru 40 41, 42	Orig. B		190a 191	A Orig.			
	43, 44	Orig.		192	B			
	45	в		192a	В			
	46 thru 52	Orig.		193 thru 196	Orig. B			
	53 54 thru 65	A Orig.		197 198 thru 204	в Orig.			
	66	A			9.			
	67	В	Section 3	Title Page	Orig.			
	68	Orig.		1	Orig.			
	69, 70 70	В		2 3 thru 14	B Orig.			
	70a 71, 72	B B		15	B			
	73	C		16	Orig.			
	74	Orig.		17	в			
	75	D		18 thru 31	Orig.			
	76	А						
	76a	А	Section 4	Title Page	Orig.			
	77 thru 80	Orig.		1 thru 10 11, 12	Orig. B			
	81 92 thru 89	B Orig		11, 12 13 thru 20	в Orig.			
	82 thru 89	Orig.		21	B			
			1	22 thru 29	Orig.			

\*New pages

All the technical changes are denoted by an arrow  $(\Longrightarrow)$  in the margin. A downward pointing arrow  $(\Downarrow)$  next to a line indicates that technical changes begin at this line and continue until an upward pointing arrow (\$) is found. A horizontal arrow (⇔) pointing to a line indicates a technical change in only that line. A horizontal arrow located between two consecutive lines indicates technical changes in both lines or deletions.

#### Preface

This programmer reference manual is one in a series designed to be used as a quick-reference document for programmers familiar with the SPERRY UNIVAC Operating System/3 (OS/3). This particular manual describes the basic assembly language (BAL) instructions, directives, and macro definition statements that allow the user to write assembly language programs and procedure definitions (procs).

No extensive introductory information or examples of use are provided. This type of information is presented in the current versions of two other assembler manuals: an introduction to the assembler, UP-8030, and an assembler user guide, UP-8913.

The information contained in this manual is presented as follows:

#### SECTION 1. GENERAL INFORMATION

Provides a brief overview of the assembler, the job control stream requirements of the assembler, and the conventions that must be observed when reading and writing assembler code.

#### SECTION 2. BAL APPLICATION INSTRUCTIONS

Describes each of the BAL application instructions recognized by the OS/3 assembler. These descriptions are presented in alphabetic order by their operation code mnemonic.

#### SECTION 3. BAL DIRECTIVES

Describes each of the directives that are used to control the operation of the assembler. These directives are also presented in alphabetic order by their operation code mnemonic.

#### SECTION 4. BAL MACRO DEFINITION STATEMENTS

Describes the macro definition statements used to write and call procedure definitions. These statements are presented in alphabetic order.

#### APPENDIXES

Contain assembler references, character set code references, math references, source corrections, and system variable symbols helpful to the BAL programmer.

#### GLOSSARY

Defines the terms, expressions, and abbreviations peculiar to the assembler.

.

#### Contents

#### PAGE STATUS SUMMARY

PREFACE

#### CONTENTS

#### 1. **GENERAL INFORMATION** ASSEMBLER OVERVIEW 1-1 JOB CONTROL REQUIREMENTS 1-1 ASSEMBLER CODING FORM 1-1 Symbol Field 1-2 **Operation Field** 1-2 **Operand Field** 1-2 **Comment Field** 1-2 **Continuation Column** 1-3 **Sequence Field** 1-3 **READING INSTRUCTION NOTATIONS** 1-3 Assembler Application Instruction Notations 1-3 Notation Rules and Meanings . 1-4

#### 2. BAL APPLICATION INSTRUCTIONS

Α	2-1
AD	2-2
ADR	2-3
AE	2-4
AER	2-5
АН	2-6

AI				2-7
AL				2-8
ALR				2-10
AP				2-11
AR				2-13
AU				2-14
AUR				2-15
AW				2-16
AWR				2-17
BAL				2-18
BALR				2-19
BC	•			2-20
BCR				2-22
ВСТ				2-23
BCTR				2-24
вхн			•	2-25
BXLE		·		2-26
C				2-27
CD				2-28
CDR				2-2 <del>9</del>
CE				2-30
CER			·	2-31
сн				2-32
CL				2-33
CLC				2-34
CLCL				2-35
CLI				2-36
CLIS				2-37

UP-8914

Contents 2

	ASSEIVIDLEN	Opuate D
CLM		2-38
CLR		2-40
CLRCH		2-41
CLRDV		2-42
СР		2-43
CR		2–44
CSM		2-45
СVВ		2–46
CVD		2-48
D		2–49
DD		2-50
DDR		2-51
DE DEQ DER		<b>2-52</b> 2-53 <b>2-54</b>
DP		2-55
DR		2-57
ED		2-58
EDMK		2-63
EIO EN9 EX		2-65 2-66 2-67
EXD		2-69
GRB		2-70
HDR		<b>2</b> -70a
HDV		2-71
HER		2-72
HPR		2-73
IC		2-74

SPERRY UNIVAC OS/3

ASSEMBLER

Contents 3 Update B

•

· •

ICM	2-75
IPL	2-76
ISK	2–76a
L	2-77
LA	2-78
LCDR	2-79
LCER	2-80
LCHR	2-81
LCR	2-82
LCTL	2-83
LD	2-84
LDA	2-85
LDR	2-86
LE	2-87
LER	2-88
LH	2-89
LIA	2-90
LM	2-91
LNDR	2-93
LNER	2–94
LNR	2-95
LPDR	2-96
LPER	2-97
LPR	2–98
LPSW	2–99
LR	2-100
LRC	2-101
LRR	2-102
LTDR	2-103

.

.

LTER	2-104
LTR	2-105
Μ	2-106
MD	2–108
MDR .	2–109
1E	2–110
/IER	2-111
лн	2-112
ΛΙΟ	2–113
ЛР	2-114
MR MSS MVC	2-116 2-1/7 2-118
MVCL	2–119
MVI	2–120
MVN	2-121
MVO	2-122
۸vz	2-123
N	2–124
NC	2–126
41	2-128
NR	2-130
0	2-131
oc	2–133
וס	2-135
OR	2-137
РАСК	2–138
PRB	2-138a
RESET	2–139

• •

+

S	2-140
SD	2-141
SDR	2–142
SDV	2–143
SE	2-144
SER	2-145
SH	2–146
SHL	2–147
SL	2-149
SLA	2-151
SLDA	2-153
SLDL	2-155
SLL	2-156
SLM	2-157
SLR	2-158
SP	2–159
SPM	2-161
SR	2-162
SRA	2–163
SRDA	2-165
SRDL	2-166
SRL	2–167
SRP	2-168
SSK	2-170
SSM	2-171
SSTM	2-172
ST	2-173
STC	2-174

.

.

STCM		2-175
STCTL		2–176
STD		2-177
STE		2-178
STEP	·	2-179
STH		2-180
STM		2-181
STR		2-183
STRR		2–184
STS .		2-185
SU		2-186
SUR		2-187
SVC		2-188
SW		2-189
SWR		2-1 <del>9</del> 0
ТМ		2-191
TMS		2–192
TR		2–193
TRT		2–195
TS		2–197
UNPK		2-198
x		2-199
xc		2-200
XI		2-202
XR		2-203
ZAP		2-204

•

3. BAL DIRECTIVES

ccw			3-1
CNOP			3-2
СОМ			3-3
СОРҮ			3-5
CSECT			3-6
DC (Floating Point)			3-7
DC (Standard Format)			3–9
DROP			3-10
DS		•	3-11
DSECT		•	3-12
EJECT			3-13
END			3-14
ENTRY			3-15
EQU			3-16
EXTRN			3-17
ICTL			3-18
ISEQ	•		3-19
LTORG			3–20
OPSYM			. 3-21
ORG			3-23
PRINT			3-24
PUNCH		•	3-25
REPRO			3-26
SPACE			3-27
START			3-28
TITLE			3–29
USING			3–30

.

### 4. BAL MACRO DEFINITION STATEMENTS

ACTR		4-1
AGO		4-2
AIF		4-3
ANOP		4-4
DO		4-5
END		4–6
ENDO		4-7
GBL		4-8
GBLA		4-8
GBLB		48
GBLC		4-8
LCL		4-9
LCLA		4-9
LCLB	•	4–9
LCLC		4–9
MACRO		4–10
Macro Call Instruction		4-11
MEND		4-13
MEXIT		4-14
MNOTE		4-15
Model Statement		4–16
NAME		4-17
PNOTE		4–18
PROC		4–19
Prototype Statement		4–21
SET		4-22
SETA		4-25

#### SPERRY UNIVAC OS/3 ASSEMBLER

SETB			4-26
SETC			4-29

#### **APPENDIXES**

#### A. ASSEMBLER REFERENCES

#### **B. CHARACTER SET CODE REFERENCES**

#### C. MATH REFERENCES

FLOATING-POINT MATH	C-10
Floating-Point Addition	C-11
Floating-Point Division	C-12
Floating-Point Multiplication	C-13

#### D. SOURCE CORRECTIONS

GENERAL		D-1
PARAM		D-2
REC		D-6
SEQ		D-7
SKI		D-8

#### E. SYSTEM VARIABLE SYMBOLS

#### F. ATTRIBUTE REFERENCES

Count Attributes Number Attributes	F-5
Integer Attributes	F~5
Scale Attributes	F-5
Length Attributes	F-4
Type Attributes	F-2


#### GLOSSARY

#### **USER COMMENT SHEET**

•

#### TABLES

A-1.	Instruction Formats	A-1
A-2.	Instruction Repertoire	A-3
A-3.	Extended Mnemonic Branch Codes	A-12
A-4.	Summary of Operators	A–13
A-5.	Comparison of Terms	A-13
A-6.	Characteristics of Constant and Storage Definition Type Codes	A-14
A-7.	PROC, MACRO, and Call Instruction Comparison	A–15
A-8.	Check-off Table Terms	A–16
B-1.	Punched-Card, ASCII, and EBCDIC Codes	B-1
B–2.	EBCDIC Chart	B–6
B3.	ASCII Character Code Chart	B7
C-1.	Comparison of Numeric Expressions	C-1
C–2.	Hexadecimal-Decimal Integer Conversion	C-2
C-3.	Hexadecimal-Decimal Fraction Conversion	C-6
C-4.	Hexadecimal Addition and Subtraction Table	C-7
C5.	Powers of 16	C-8
C-6.	Powers of 2	C-9
F-1.	Valid Attribute Reference Applications	F–2
F-2.	Attributes of Symbols	F–3



### 1. General Information

Ŧ

#### ASSEMBLER OVERVIEW

The SPERRY UNIVAC Operating System/3 (OS/3) assembler permits highly efficient, machine-instruction programs to be written in symbolic form. The assembler consists of an instruction translator and a macro facility. The instruction translator converts symbolic instructions to machine instructions on a one-to-one basis. The macro facility allows a subroutine to be coded, assigned a name, stored in a permanent library, and then to be included in a source program by a simple reference to the subroutine name in a single instruction. The macro facility greatly reduces the amount of repetitive coding required for routines used frequently within a program or in many different programs.

The assembler accepts source-image input from punched cards, magnetic tape, and disk. It reads source statements and produces a relocatable object module. The object module can then be linked to other object modules to form one load module that is suitable for loading and execution on your SPERRY system.

A set of assembler directives is provided to aid the user in program organization and in directing the course of an assembly. All assembly runs produce a printed listing of source code, object code, label cross-references, cross-references, and (when necessary) error diagnostics. The final error statement message, which gives the total number of statements flagged in the assembly, is also displayed on the console upon completion of the assembly.

#### **JOB CONTROL REQUIREMENTS**

LAB 1	EL		16	DPERAND	Δ	COMMENTS
// J	OIB ;	obin,a,m,e				NAME J.O.B.
/./. A	SIMLO		<u></u>			ASSEMBLE, LINK, EXECUTIE,
/\$	لللبيل					, , START OF DATA
<u>}</u>						
<u>huu</u>			LING		<u></u>	
	SiovR		DE PROGI	2AM CLARKE		
i fi u u	للبل					
	للعب			<u></u>		
<u>/*</u>	للبل				<u> </u>	I IENO OF DATA
18			<u></u>	<u>uluu</u> du	<u> </u>	I I IENIO OF JOB
<u>11 E</u>	LIN.	┟┟┶┶╍┙┠	+	<u></u>	<u></u>	I GLOSE CARD READER
					<u>, ,                                  </u>	
			<u>_</u>			
	للبل					<u>,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,</u>
ىبىت	للللل		<u></u>		<u></u>	
	ччч		<u></u>			<u>,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,</u>

The job control statements required to assemble, linkage edit, and execute are:

#### ASSEMBLER CODING FORM

Using an assembler coding form eases the job of writing the program, for the programmer and for the keypunch operator, who must prepare the punched card deck from the written program. Columns 9 and 15 are ruled to remind the programmer that the symbol and operation fields must be terminated by at least one blank.

#### Symbol Field

The first eight columns of the assembler coding form may contain a symbol. An asterisk (\*) indicates that this coding line does not contain instructions and that it contains only comments. The rules for using the symbol field are:

- 1. The symbol must start in column 1.
- 2. The symbol must begin with an alphabetic character or special letter.
- 3. The symbol must not exceed eight characters in length.
- 4. The symbol must not contain embedded blanks or other special characters.
- 5. The field must be terminated by a blank.

#### **Operation Field**

The operation code is written in the operation field (columns 10 through 14). These codes specify the operation to be performed. The rules for using this field are:

- 1. The operation code must not contain embedded blanks.
- 2. The operation code must be written exactly as shown in the list of mnemonics for instructions, directives, and procs or macroinstructions.
- 3. The operation field must be terminated by a blank.
- 4. The operation code must not start in column 1.

#### **Operand Field**

The operand field begins in column 16 and usually ends in or before column 71. The operands that form part of the assembler statements are written in this field. The rules for using this field are:

- 1. The operand field is terminated by a blank that is not enclosed by apostrophes.
- 2. Operands may be continued onto the next line by placing a nonblank character in column 72. Up to two continuation lines are permitted.
- 3. Continuation lines start in column 16.

#### **Comment Field**

Operand specification is usually completed by column 40, thus leaving columns 41 through 71 free for comments. There must be at least one blank between the end of the operand specification and the start of the comments. Long comments can be entered by coding an \* in column 1.

#### **Continuation Column**

When the operand specification is continued onto the next line, a nonblank character must be written in column 72. Do not confuse this with continuing a comment. An operand specification can be continued for a total of three lines. The second and third continuation lines start in column 16.

#### **Sequence Field**

Columns 73 through 80 may be used for entering sequence numbers. This is done by assigning consecutive numbers to each line of coding and is useful for reassembling the card deck if it should be dropped.

#### **READING INSTRUCTION NOTATIONS**

Throughout this manual, notations are used to describe the general forms of programmer-written and computergenerated formats. A complete consolidated listing of all the notations is given in Appendix A.

#### **Assembler Application Instruction Notations**

There are eight forms of assembler application instructions:

- RR Register to register
- RX Register to indexed storage or storage to indexed register
- RS Register to nonindexed storage or storage to nonindexed register
- SI Storage immediate
- SS Storage to storage (type SS1)
- SS Storage to storage (type SS2)
- S Storage
- SM Storage mask

All of the assembler application instructions and other information are explained in formats that the user can write and in the assembler format that generates the machine coding. The following assembler application move instruction (MVC) is an SS1 type:


**Explicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	MVC	d <sub>1</sub> (l <sub>1</sub> ,b <sub>1</sub> ),d <sub>2</sub> (b <sub>2</sub> )

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	MVC	s <sub>1</sub> (I <sub>1</sub> ),s <sub>2</sub>

After this application instruction is assembled, it is in the following form:






Table A—1 shows the six formats as generated by the assembler in machine code, as well as the explicit and implicit formats for the programmer coding.

#### **Notation Rules and Meanings**

The following conventions are used in application instruction, assembler directive, macroinstruction, proc, and control statement formats:

Optional information is enclosed in brackets [] and may be specified or omitted.

For example:

[symbol]

Braces { } indicate multiple options, at least one of which must be chosen.

For example:

Braces within brackets signify that one of the options must be chosen if that operand is specified.

For example:

When given a choice of multiple options, the option that is shaded is the default option and indicates the choice that is made by the system if the user does not specify one of the options.

For example:



 Uppercase letters, terms, and punctuation marks indicate information that must be coded exactly as shown.

For example:

Mnemonic codes MVN, PACK, and CLC are uppercase.

Lowercase letters and terms indicate variables that are supplied by the user.

For example:

[symbol]

An ellipsis, a series of three periods, indicates that a series of entries may be coded.

For example:

r,[,r<sub>2</sub>,...,r<sub>n</sub>]

Keyword parameters may be coded in any order.

For example:

#### IOROUT=LOAD,BLKSIZE=512,RECFORM=FIXBLK BLKSIZE=512,IOROUT=LOAD,RECFORM=FIXBLK

Positional parameters must be coded in the order shown. Commas are required after each positional parameter except the last. When a positional parameter is omitted from a series of positional parameters, the comma must be retained to indicate the omission.

For example:

// JOB Q003,,30,8000,C000 // JOB Q003,,30,8000


Throughout this book, the register notations R0 through R15 represent the registers 0 through 15.

For example:

BALR R2,R3

• · · . . • . • •

### 2. BAL Application Instructions



		General		Possible	e Program Exceptions
OPCODE		FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING DATA (INVALID SIGN/DIGIT)	PROTECTION
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE	SPECIFICATION:
A	5A	RX	4		OP 1 NOT ON HALF-WORD BOUNDARY
	Condition Codes			EXPONENT OVERFLOW	OP 2 NOT ON HALF WORD BOUNDARY OP 2 NOT ON FULL WORD BOUNDARY OP 2 NOT ON DOUBLE WORD
	IF RESULT = 0, SET TO 0 IF RESULT < 0, SET TO 1 IF RESULT > 0, SET TO 2 IF OVERFLOW, SET TO 3 UNCHANGED			FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE

Function:

Causes the value of operand 2, a full word in main storage, to be algebraically added to operand 1, a general register; the results are placed in operand 1.

**Explicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	A	$r_1, d_2(x_2, b_2)$
	· · · ·	

**Implicit Format:** 

LA	BEL	$\Delta$ OPERATION $\Delta$	OPERAND	
[syr	nbol]	A	$r_{1}, s_{2}(x_{2})$	

**Operational Considerations:** 


- Operand 2 must be on a full-word boundary address.
- Operand 2 must contain data in fixed-point binary format.
- A fixed-point overflow condition is produced when a value greater than 2<sup>31</sup>—1 or —2<sup>31</sup> is reached in operand 1 (r<sub>1</sub>). After overflow, the sign and value of the result are incorrect.
- The contents of operand 2 remain unchanged.

А

#### SPERRY UNIVAC OS/3 ASSEMBLER

### AD

### **Floating Point**



### Function:

Causes the contents of the double word in storage specified by operand 2 to be algebraically added to the contents of the double-word register specified by operand 1 ( $r_1$ ). The sum is normalized and placed in the operand 1 ( $r_1$ ) register.

**Explicit Format:** 

LASEL	$\Delta$ operation $\Delta$	c	PERAND
[symbol]	AD	r <sub>1</sub> ,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )	

### **Implicit Format:**

	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	AD	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

ADR

Floating Point

		General		Possible Program Exceptions		
OPCO	DE	FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING     DATA (INVALID SIGN/DIGIT)		
MNEM.	HEX.	1176	(BYTES)		SPECIFICATION:	
ADR	2A	RR	2		OP 1 NOT ON HALF-WORD BOUNDARY	
	Condition Codes			EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY	
IF RESULT = 0, SET TO 0 IF RESULT < 0, SET TO 1 IF RESULT > 0, SET TO 2 IF OVERFLOW, SET TO 3 UNCHANGED			) 1 · · · · · · · · · · · · · · · · · ·	FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE	

#### Function:

Causes the contents of the double-word register specified by operand 2 ( $r_2$ ) to be algebraically added to the contents of the double-word register specified by operand 1 ( $r_1$ ). The sum is normalized and placed in the operand 1 ( $r_1$ ) register.


**Explicit and Implicit Format:** 

LABEL	$\triangle$ OPERATION $\triangle$		OPERAND	
[symbol]	ADR	r <sub>1</sub> ,r <sub>2</sub>		· · · · · ·

#### SPERRY UNIVAC OS/3 ASSEMBLER

### AE

**Floating Point** 



### Function:

Causes the contents of the full word in storage specified by operand 2 to be algebraically added to the contents of a full word in the register specified by operand 1 ( $r_1$ ). The sum is normalized and placed in the full word in the operand 1 ( $r_1$ ) register.

**Explicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	AE	$r_1, d_2(x_2, b_2)$

#### Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	AE	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

2-4

.

# 

**Floating Point** 

		General		Possible	Program Exceptions
OPCO		FORMAT TYPE	OBJECT INST. LGTH. (BYTES)	ADDRESSING DATA (INVALID SIGN/DIGIT) DECIMAL DIVIDE	PROTECTION     SIGNIFICANCE     SPECIFICATION:
AER	3A	RR	2	DECIMAL OVERFLOW     EXECUTE	NOT A FLOATING-POINT REGISTER OP 1 NOT ON HALF-WORD BOUNDARY
	Condition Codes			EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD
	IF RESULT = 0, SET TO 0 IF RESULT < 0, SET TO 1 IF RESULT > 0, SET TO 2 IF OVERFLOW, SET TO 3 UNCHANGED			FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	OP 2 NOT ON DOUBLE-WORD BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE

Function:

Causes the contents of a full word in the register specified by operand 2 ( $r_2$ ) to be algebraically added to a full word in the register specified by operand 1 ( $r_1$ ). The sum is normalized and placed in the operand 1 ( $r_1$ ) register.

Explicit and Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	AER	r <sub>1</sub> ,r <sub>2</sub>

# AH

		General		Possible	e Program Exceptions
орсо	DE	FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING	PROTECTION SIGNIFICANCE
MNEM.	HEX.		(BYTES)		SPECIFICATION:
AH	4A	RX	4	DECIMAL OVERFLOW     EXECUTE	<ul> <li>NOT A FLOATING-POINT REGISTER</li> <li>OP 1 NOT ON HALF-WORD BOUNDARY</li> </ul>
	Conc	lition Code	S	EXPONENT OVERFLOW     EXPONENT UNDERFLOW     EXPONENT UNDERFLOW	<ul> <li>OP 2 NOT ON HALF-WORD BOUNDARY</li> <li>OP 2 NOT ON FULL-WORD BOUNDARY</li> <li>OP 2 NOT ON DOUBLE-WORD</li> </ul>
IF RE	IF RESULT = 0, SET TO 0 IF RESULT ≤ 0, SET TO 1 IF RESULT ≥ 0, SET TO 2 IF OVERFLOW, SET TO 3 UNCHANGED			<ul> <li>☐ FIXED POINT DIVIDE</li> <li>■ FIXED POINT OVERFLOW</li> <li>☐ FLOATING POINT DIVIDE</li> <li>☐ OPERATION</li> </ul>	OP 2 NOT ON DOUBLE-WORD BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE

Function:

Causes the value of operand 2, a half word in main storage, to be algebraically added to operand 1, a general register; the results are placed in operand 1.


Explicit Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	АН	$r_1, d_2(x_2, b_2)$

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND		
[symbol]	АН	$r_{1}, s_{2}(x_{2})$		

- Operand 2 must be on a half-word boundary address.
- Operand 2 must contain data in fixed-point binary format.
- A fixed-point overflow condition is produced when a value greater than 2<sup>31</sup>—1 or —2<sup>31</sup> is reached in operand 1 (r<sub>1</sub>). After overflow, the sign and value of the result are incorrect.
- The contents of operand 2 remain unchanged.



Function:

Causes the value of operand 2, immediate data, to be algebraically added to operand 1, a half word in main storage; the results are placed in operand 1.

**Explicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	AI	d <sub>1</sub> (b <sub>1</sub> ),i <sub>2</sub>

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	AI	\$ <sub>1</sub> ,i <sub>2</sub>

**Operational Considerations:** 

- Operand 1 must be on a half-word boundary address.
- Operand 1 must contain data in fixed-point binary format.
- A fixed-point overflow condition is produced when a value greater than 2<sup>15</sup>—1 or —2<sup>15</sup> is reached in operand 1. After overflow, the sign and value of the result are incorrect.
- The maximum value for operand 2 (i<sub>2</sub>) is +127 or --128.

2-7

1	iD	-89	٦.1	л
L		-03	7 I	4

#### SPERRY UNIVAC OS/3 ASSEMBLER

AL

	General			Possible Program Exceptions	
	DE HEX.	FORMAT TYPE	OBJECT (NST. LGTH. (BYTES)	ADDRESSING DATA (INVALID SIGN/DIGIT) DECIMAL DIVIDE	PROTECTION SIGNIFICANCE SPECIFICATION:
AL	5E	RX	4		OP 1 NOT ON HALF-WORD BOUNDARY
	Condition Codes				OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD
SET SET	SET TO 0 SET TO 1 SET TO 2 SET TO 3 - SEE OPER. CONSIDERATIONS			FIXED-POINT DIVIDE	BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE

Function:

Causes the contents of operand 2, a full word in storage, to be logically added to the contents of the full word in the operand 1  $(r_1)$  register. The sum is placed in operand 1  $(r_1)$ .

**Explicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND	
[symbol]	AL	$r_1, d_2(x_2, b_2)$	

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	AL	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

**Operational Considerations:** 

- Logical addition is performed by adding all 32 bits of each operand.
- The contents of operand 2 remain unchanged.
- Operand 2 must be a full word, in storage, on a full-word boundary.

2-8

•

•

- The condition code is set:
  - to zero if result is zero, with no carryout of most significant bit;
  - to 1 if result is not zero, with no carryout of most significant bit;
  - to 2 if result is zero, with carryout of most significant bit; or
  - to 3 if result is not zero, with carryout of most significant bit.

# ALR

		General		Possible	e Program Exceptions
OPCO	DE	FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING     DATA (INVALID SIGN/DIGIT)	
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE	
ALR	1E	RR	2	C DECIMAL OVERFLOW	OP 1 NOT A FLOATING-POINT REGISTER
	Condition Codes			EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY
SET TO 0 SET TO 1 SET TO 2 SET TO 3				FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER
SEE OPER. CONSIDERATIONS			IONS		NONE

Function:

Causes the contents of the operand 1  $(r_1)$  and operand 2  $(r_2)$  registers to be logically added. The sum is placed in operand 1  $(r_1)$ .

**Explicit and Implicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	ALR	r <sub>1</sub> ,r <sub>2</sub>

- Logical addition is performed by adding all 32 bits of each operand.
- The contents of operand 2 (r<sub>2</sub>) remain unchanged.
- The condition code is set to:
  - 0 if result is zero, with no carryout of most significant bit;
  - 1 if result is not zero, with no carryout of most significant bit;
  - 2 if result is zero, with carryout of most significant bit; or
  - 3 if result is not zero, with carryout of most significant bit.

.

.

AP

		General		Possible	e Program Exceptions
OPCO	DE	FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING DATA (INVALID SIGN/DIGIT)	PROTECTION SIGNIFICANCE SPECIFICATION:
MNEM.	HEX.		(BYTES)		
AP	FA	SS	6	DECIMAL OVERFLOW	NOT A FLOATING-POINT REGISTER     OP 1 NOT ON HALF-WORD BOUNDARY
	Condition Codes			EXPONENT OVERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD
IF RE	IF RESULT = 0, SET TO 0 IF RESULT $\leq$ 0, SET TO 1 IF RESULT $\geq$ 0, SET TO 2 IF OVERFLOW, SET TO 3 UNCHANGED			FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE

Function:

Algebraically adds the contents of operand 2 (a packed number in main storage) to operand 1 (also a packed number in main storage). The result is stored in operand 1.

**Explicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	АР	$d_1(l_1,b_1),d_2(l_2,b_2)$

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	АР	s <sub>1</sub> (l <sub>1</sub> ),s <sub>2</sub> (l <sub>2</sub> )

- All signs and digits are checked for validity, and the sign of the result is determined algebraically.
- A zero result has a positive sign when the operation is completed without overflow.
- Operand 1 and operand 2 must be packed numbers.
- When most significant digits are lost because of overflow, the partial result has the sign that the correct result would have had.

AP

- If operand 2 is shorter than operand 1, operand 2 is extended with zero digits.
- An overflow condition results if the capacity of the operand 1 field is exceeded by the result or if the carryout of the most significant digit position of the result field is lost.
- Operand 1 and operand 2 may overlap if their least significant bytes coincide. This makes it possible to add a number to itself.

		General		Possibl	e Program Exceptions
OPCODE FORMAT INST.		OBJECT INST. LGTH.	ADDRESSING		
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE	SPECIFICATION:
AR	1A	RR	2		OP 1 NOT ON HALF WORD BOUNDARY
	Conc	lition Code	5	EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY
IF RE	IF RESULT = 0, SET TO 0 IF RESULT < 0, SET TO 1 IF RESULT > 0, SET TO 2 IF OVERFLOW, SET TO 3 UNCHANGED			FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	OP 2 NOT ON DOUBLE WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE

Function:

Causes the value of operand 2 ( $r_2$ ) to be algebraically added to the value of operand 1 ( $r_1$ ). The results are placed in operand 1.

Explicit and Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$		OPERAND	
[symbol]	AR	r <sub>1</sub> ,r <sub>2</sub>	· ·	
	I	1		, 1

- A fixed-point overflow condition is produced when a value greater than 2<sup>31</sup>—1 or —2<sup>31</sup> is reached in operand 1. After overflow, the sign and value of the result are incorrect.
- The contents of the register for operand 2 (r<sub>2</sub>) remain unchanged.

#### SPERRY UNIVAC OS/3 ASSEMBLER

### AU

### **Floating Point**

		General		Possible	e Program Exceptions
OPCO	DE	FORMAT	OBJECT INST. LGTH.	ADDRESSING	PROTECTION SIGNIFICANCE
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE	SPECIFICATION:
AU	7E	RX	4	C DECIMAL OVERFLOW	OP 1 NOT ON HALF-WORD BOUNDARY
	Condition Codes			EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY
IF RE	IF RESULT = 0, SET TO 0 IF RESULT < 0, SET TO 1 IF RESULT < 0, SET TO 2 IF RESULT > 0, SET TO 2 IF OVERFLOW, SET TO 3 UNCHANGED			FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE

Function:

Causes the contents of the full word in storage specified by operand 2 to be algebraically added to the contents of a full word in the register specified by operand 1 ( $r_1$ ). The sum is placed in the operand 1 ( $r_1$ ) register.

.

**Explicit Format:** 

LABEL	$\triangle$ OPERATION $\triangle$	OPERAND
[symbol]	AU	r <sub>1</sub> ,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )

Implicit Format:


LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	AU	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

**Operational Consideration:** 

The execution of the AU instruction is identical to that of the AE instruction, except that the sum is not normalized before being placed in operand 1.

2-15

### AUR Floating Point



Function:

Causes the contents of a full word in the register specified by operand 2 ( $r_2$ ) to be algebraically added to a full word in the register specified by operand 1 ( $r_1$ ). The sum is placed in the operand 1 ( $r_1$ ) register.

**Explicit and Implicit Format:** 

LABEL	$\Delta$ operation $\Delta$		OPERAND	
[symbol]	AUR	r <sub>1</sub> ,r <sub>2</sub>		


**Operational Consideration:** 

The execution of the AUR instruction is identical to that of the AER instruction, except that the sum is not normalized before being placed in operand 1.

#### SPERRY UNIVAC OS/3 ASSEMBLER

### AW

Floating Point



Function:

Causes the contents of a double word in storage specified by operand 2 to be algebraically added to the contents of the double word in the register specified by operand 1 ( $r_1$ ). The sum is placed in the double word in the register specified by operand 1 ( $r_1$ ).

**Explicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	AW	$r_1, d_2(x_2, b_2)$

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	AW	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

**Operational Consideration:** 

The execution of the AW instruction is identical to that of the AD instruction, except that the sum is not normalized before being placed in operand 1 (r<sub>1</sub>).

### AWR

**Floating Point** 

		General		Possible	e Program Exceptions
OPCO	DE HEX.	FORMAT TYPE	OBJECT INST. LGTH. (BYTES)	ADDRESSING     DATA (INVALID SIGN/DIGIT)     DECIMAL DIVIDE	PROTECTION SIGNIFICANCE SPECIFICATION:
AWR	2E	RR	2	DECIMAL OVERFLOW	NOT A FLOATING POINT REGISTER
	Conc	lition Códe	5	EXPONENT OVERFLOW	OP 2 NOT ON HALF WORD BOUNDARY OP 2 NOT ON FULL WORD BOUNDARY OP 2 NOT ON DOUBLE WORD
IF RESULT = 0, SET TO 0 IF RESULT < 0, SET TO 1 IF RESULT > 0, SET TO 2 IF OVERFLOW, SET TO 3 UNCHANGED			1	FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE WORD     BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE

Function:

Causes the contents of the double-word register specified by operand 2 ( $r_2$ ) to be algebraically added to the double-word contents of operand 1 ( $r_1$ ). The sum is placed in the operand 1 ( $r_1$ ) register.

**Explicit and Implicit Format:** 

	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	AWR	r <sub>1</sub> ,r <sub>2</sub>

**Operational Consideration:** 

The execution of the AWR instruction is identical to that of the ADR instruction, except that the sum is not normalized before being placed in operand 1 (r<sub>1</sub>).

### SPERRY UNIVAC OS/3 ASSEMBLER

### BAL

		General		Possible	e Program Exceptions
OPCO	DE	FORMAT	OBJECT INST. LGTH.	ADDRESSING     DATA (INVALID SIGN/DIGIT)	PROTECTION SIGNIFICANCE
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE	
BAL	45	RX	4	DECIMAL OVERFLOW	OP 1 NOT ON HALF WORD BOUNDARY
	Cond	lition Code	S	EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD
	☐ IF RESULT = 0, SET TO 0 ☐ IF RESULT < 0, SET TO 1 ☐ IF RESULT > 0, SET TO 2 ☐ IF OVERFLOW, SET TO 3 ■ UNCHANGED			FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE

#### Function:

Loads the address of the next sequential instruction into the register in the first operand and then branches to the location specified in the second operand. The normal sequence of instructions may be reinstated when a return branch via  $r_1$  is taken. BAL is an unconditional branch instruction.

### NOTE:

Bits 32 through 39 (instruction length code, condition code, and program mask) of the current program status word (PSW) are stored in bit positions 0 through 7 of operand 1 ( $r_1$ ). The return address is stored in bits 8 through 31 of operand 1 ( $r_1$ ).

**Explicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAN	D
[symbol]	BAL	$r_{1},d_{2}(x_{2},b_{2})$	

Implicit Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	BAL	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

2-18



### BALR

		General		Possible	e Program Exceptions
OPCO	DE	FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING	_
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE	
BALR	05	RR	2		OP 1 NOT ON HALF-WORD BOUNDARY
	Condition Codes			EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY
	F RESULT = 0, SET TO 0   F RESULT < 0, SET TO 1   F RESULT > 0, SET TO 2   F OVERFLOW, SET TO 3   UNCHANGED			FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE

### Function:

Loads the relative address of the next sequential instruction into the first operand register and then branches to the address in the second operand register. The normal sequence of instructions may be reinstated when a return branch via  $r_1$  is taken. When the second operand ( $r_2$ ) is zero, there is no branch and the next sequential instruction is executed.

### NOTE:

Bits 32 through 39 (instruction length code, condition code, and program mask) of the current program status word (PSW) are stored in bit positions 0 through 7 of operand 1 ( $r_1$ ). The return address is stored in bits 8 through 31 of operand 1 ( $r_1$ ).

**Explicit and Implicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	BALR	r <sub>1</sub> ,r <sub>2</sub>



### BC

		General		Possible	e Program Exceptions
OPCC MNEM.		FORMAT TYPE	OBJECT INST. LGTH. (BYTES)	ADDRESSING DATA (INVALID SIGN/DIGIT) DECIMAL DIVIDE	PROTECTION     SIGNIFICANCE     SPECIFICATION:
BC	47	RX	4	DECIMAL OVERFLOW     EXECUTE	OP 1 NOT ON HALF-WORD BOUNDARY
	Condition Codes			EXPONENT OVERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY
	SULT	= 0, SET TO <0, SET TO >0, SET TO OW, SET TO D	) 1 ) 2	FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	OP 2 NOT ON DOUBLE-WORD BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE

### Function:

Checks the specified mask  $(m_1)$ , operand 1, with the current condition code. If any 1 bits match, a branch takes place to the location specified by operand 2; otherwise, the next sequential instruction is executed. See Table A—3 for the list of BC formats and equivalent extended mnemonic codes.

**Explicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	BC	$m_1, d_2(x_2, b_2)$

Implicit Format:

¥

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	BC	$m_{1}, s_{2}(x_{2})$

- The mask, operand 1, determines the condition code setting as follows:
  - An 8 produces the mask 1000<sub>2</sub>, which tests for a zero result condition code.
  - A 4 produces the mask  $0100_2$ , which tests for a less than zero result condition code.

BC

¥

ł

- A 2 produces the mask 0010<sub>2</sub>, which tests for a greater than zero result condition code.
- A 1 produces the mask 0001<sub>2</sub>, which tests for an overflow result condition code.
- A zero produces the mask 0000<sub>2</sub>, which is equivalent to no operation.
- Any combination of 1's and 0's in the mask tests for more than one condition code.
- Any 1 bit on and tested produces the branch.
- A mask specification of 15 (1111<sub>2</sub>) produces an unconditional branch.

# BCR

		General		Possible	e Program Exceptions
OPCC	DE HEX.	FORMAT TYPE	OBJECT INST. LGTH. (BYTES)	ADDRESSING     DATA (INVALID SIGN/DIGIT)     DECIMAL DIVIDE	PROTECTION SIGNIFICANCE SPECIFICATION:
BCR	07	RR	2		NOT A FLOATING POINT REGISTER     OP 1 NOT ON HALF WORD BOUNDAR
	Condition Codes			EXPONENT OVERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDAR OP 2 NOT ON FULL-WORD BOUNDAR OP 2 NOT ON DOUBLE-WORD
	SULT	= 0, SET TO <0, SET TO >0, SET TO OW, SET TO D	) 1 ) 2	FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTE OP 1 NOT ODD NUMBERED REGISTER NONE

### Function:

Checks the specified mask  $(m_1)$ , operand 1, with the current condition code. If any 1 bits match, a branch takes place to the location specified by operand 2  $(r_2)$ ; otherwise, the next sequential instruction is executed. If operand 2  $(r_2)$  is zero, no branch will take place. See Table A—3 for the list of BC formats and equivalent extended mnemonic codes.

Implicit and Explicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND	
[symbol]	BCR	m <sub>1</sub> ,r <sub>2</sub>	

- The mask, operand 1, determines the condition code setting as follows:
  - An 8 produces the mask 1000<sub>2</sub>, which tests for a zero result condition code.
  - A 4 produces the mask  $0100_2$ , which tests for a less than zero result condition code.
  - A 2 produces the mask 0010<sub>2</sub>, which tests for a greater than zero result condition code.
  - A 1 produces the mask  $0001_2$ , which tests for an overflow result condition code.
  - A zero produces the mask 0000<sub>2</sub>, which is equivalent to no operation.
  - Any combination of 1's and 0's in the mask tests for more than one condition code.
  - Any 1 bit on and tested produces the branch.
- A mask specification of 15 (1111<sub>2</sub>) produces an unconditional branch.

# BCT

		General		Possible	e Program Exceptions
OPCO MNEM.	DE HEX.	FORMAT TYPE	OBJECT INST. LGTH. (BYTES)	ADDRESSING     DATA (INVALID SIGN/DIGIT)     DECIMAL DIVIDE	PROTECTION SIGNIFICANCE SPECIFICATION:
BCT	46	RX	4	DECIMAL OVERFLOW	OP 1 NOT ON HALF WORD BOUNDARY
	Condition Codes			EXPONENT OVERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY
IF RE	SULT SULT	= 0, SET TO < 0, SET TO > 0, SET TO OW, SET TO D	) 1	FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE

Function:

Each time this instruction is executed, the value in  $r_1$  is decremented by 1 and then tested to see whether the result is equal to zero. If the result is not equal to zero, a branch takes place to the location specified by operand 2. If the result is equal to zero, then no branch takes place and the next sequential instruction is executed. This instruction can be used to control the number of times a loop routine is executed.

Explicit Format:

LABEL	$\triangle$ OPERATION $\triangle$	OPERAND
[symbol]	ВСТ	r <sub>1</sub> ,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	ВСТ	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )





# BCTR

		General		Possible Program Exceptions		
OPCODE		FORMAT TYPE	OBJECT INST. LGTH.	DATA (INVALID SIGN/DIGIT)		
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE		
BCTR	06	RR	2	DECIMAL OVERFLOW	OP 1 NOT ON HALF-WORD BOUNDARY	
	Condition Codes			EXPONENT OVERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD	
	SULT	= 0, SET TO < 0, SET TO > 0, SET TO OW, SET TO D	01 02	FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE	

Function:

BCTR is the RR format type of BCT and works in the same way, except the second operand  $(r_2)$  is a register rather than a storage location. The BCTR instruction is initiated by loading a value in the first operand register  $(r_1)$  to be used as a count value and a branch address into the second operand register  $(r_2)$ . Each time this instruction is executed, the value in  $r_1$  is decremented by 1 and then tested to see whether the result is equal to zero. If the result is not equal to zero, a branch takes place to the address in the second operand  $(r_2)$ . If the result is equal to zero, then no branch takes place and the next sequential instruction is executed. This instruction can be used to control the number of times a loop routine is executed. If the second operand  $(r_2)$  is zero, no branch will take place.

Implicit and Explicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND			
[symbol]	BCTR	r <sub>1</sub> ,r <sub>2</sub>			

## BXH

		General		Possible	e Program Exceptions
орсо		FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING     DATA (INVALID SIGN/DIGIT)     DECIMAL DIVIDE	PROTECTION SIGNIFICANCE SPECIFICATION:
MNEM.	HEX.		(BYTES)		NOT A FLOATING-POINT REGISTER
BXH	86	RS	4		OP 1 NOT ON HALF-WORD BOUNDARY
	Condition Codes			EXPONENT OVERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY
□ IF RESULT = 0, SET TO 0 □ IF RESULT < 0, SET TO 1 □ IF RESULT < 0, SET TO 1 □ IF RESULT > 0, SET TO 2 □ IF OVERFLOW, SET TO 3 ■ UNCHANGED				FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	<ul> <li>OP 2 NOT ON DOUBLE-WORD BOUNDARY</li> <li>OP 1 NOT EVEN NUMBERED REGISTER</li> <li>OP 1 NOT ODD NUMBERED REGISTER</li> <li>NONE</li> </ul>

Function:

Compares the algebraic sum of operand 1  $(r_1)$  and operand 2  $(r_3)$  to a value that is equal to the number of the register specified as operand 2  $(r_3)$  or  $r_3 + 1$ . If the sum of operand 1  $(r_1)$  and operand 2  $(r_3)$  is less than or equal to the compare value, the next sequential instruction is executed; if the sum is greater than the compare value, then a branch will take place to the location specified by operand 2, which is  $d_2$   $(b_2)$  or  $S_2$ . The value being used as the reference is always an odd-numbered register and is specified by  $r_3$  if  $r_3$  is an off-numbered register, or is  $r_3 + 1$  if  $r_3$  is an even-numbered register. Following the comparison, the sum is placed in operand 1. All quantities are treated as signed integers.

**Explicit Format:** 

	$\Delta$ OPERATION $\Delta$	OPERAND			
[symbol]	ВХН	$r_1, r_3, d_2(b_2)$			

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND		
[symbol]	вхн	r <sub>1</sub> ,r <sub>3</sub> ,s <sub>2</sub>		



## BXLE

		General		Possible Program Exceptions			
OPCO	DE HEX.	FORMAT TYPE	OBJECT INST. LGTH. (BYTES)	ADDRESSING     DATA (INVALID SIGN/DIGIT)     DECIMAL DIVIDE	PROTECTION SIGNIFICANCE SPECIFICATION:		
BXLE	87	RS	4	DECIMAL OVERFLOW	NOT A FLOATING-POINT REGISTER           OP 1 NOT ON HALF-WORD BOUNDARY		
	Condition Codes			EXPONENT OVERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD		
	SULT	= 0, SET TO < 0, SET TO > 0, SET TO OW, SET TO ED	) 1 ) 2	FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE		

### Function:

This instruction is the same as BXH, except that the branch is made when the sum of the first operand  $(r_1)$  and the third operand  $(r_3)$  is less than or equal to the value being compared.

### **Explicit Format:**

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND			
[symbol]	BXLE	$r_1, r_3, d_2(b_2)$			

### Implicit Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND			
[symbol]	BXLE	r <sub>1</sub> ,r <sub>3</sub> ,s <sub>2</sub>			



-

•

С

		General		Possible Program Exceptions		
OPCODE		FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING	PROTECTION SIGNIFICANCE	
MNEM.	HEX.	••••	(BYTES)			
C	59	RX	4	DECIMAL OVERFLOW	OP 1 NOT ON HALF-WORD BOUNDARY	
	Condition Codes			EXPONENT OVERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY	
	IF $r_1 = OPERAND 2$ , SET TO 0 IF $r_1 \leq OPERAND 2$ , SET TO 1			FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE	

Function:

Causes the contents of operand 1  $(r_1)$  to be algebraically compared with the contents of operand 2, a full word in main storage.

**Explicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND		
[symbol]	С	$r_1, d_2(x_2, b_2)$		

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	С	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

- The contents of both operands remain unchanged.
- Operand 2 must be on a full-word boundary.



# CD

**Floating Point** 

		General		Possible	e Program Exceptions
	DE HEX.	FORMAT TYPE	OBJECT INST. LGTH. (BYTES)	ADDRESSING DATA (INVALID SIGN/DIGIT) DECIMAL DIVIDE	PROTECTION SIGNIFICANCE SPECIFICATION:
CD	69	RX	4	DECIMAL OVERFLOW	<ul> <li>NOT A FLOATING-POINT REGISTER</li> <li>OP 1 NOT ON HALF-WORD BOUNDARY</li> </ul>
	Condition Codes			EXPONENT OVERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY
	Condition Codes			FIXED POINT DIVIDE     FIXED POINT OVERFLOW     FLOATING POINT DIVIDE     OPERATION	<ul> <li>OP 2 NOT ON DOUBLE-WORD BOUNDARY</li> <li>OP 1 NOT EVEN NUMBERED REGISTER</li> <li>OP 1 NOT ODD NUMBERED REGISTER</li> <li>NONE</li> </ul>

### Function:

Causes the contents of a double word in the register specified by operand 1 ( $r_1$ ) to be algebraically compared with the contents of a double word in storage specified by operand 2. The condition code is set by this instruction.

**Explicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	CD	r <sub>1</sub> ,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )

**Implicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	CD	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

- Comparison is accomplished by the rules for normalized floating-point subtraction. The operands are equal when the intermediate sum, including the guard digit is zero.
- Operands with zero fractions compare as equal even when their signs or exponents are different.

# CDR

**Floating Point** 

	Generai			Possible Program Exceptions		
OPCO MNEM.	DE HEX.	FORMAT TYPE	OBJECT INST. LGTH. (BYTES)	ADDRESSING     DATA (INVALID SIGN/DIGIT)     DECIMAL DIVIDE	SPECIFICATION:	
CDR	29	RR	2		OP 1 NOT ON HALF-WORD BOUNDARY	
	Condition Codes			EXPONENT OVERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD	
IF OP1 = OP2, SET TO 0 IF OP1 < OP2, SET TO 1 IF OP1 > OP2, SET TO 2 IF OVERFLOW, SET TO 3 UNCHANGED			!	FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	OP 2 NOT ON DOUBLE-WORD BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTE     OP 1 NOT ODD NUMBERED REGISTER     NONE	

Function:

Causes the contents of a double word in the register specified by operand 1 ( $r_1$ ) to be algebraically compared with the contents of a double word in the register specified by operand 2 ( $r_2$ ). The condition code is set by this instruction.

Explicit and Implicit Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	CDR	r <sub>1</sub> ,r <sub>2</sub>

- Comparison is accomplished by the rules for normalized floating-point subtraction. The operands are equal when the intermediate sum, including the guard digit, is zero.
- Operands with zero fractions compare as equal even when their signs or exponents are different.



# CE

**Floating Point** 

	_	General		Possible	e Program Exceptions	
OPCC	DE	OBJECT FORMAT INST. TYPE LGTH.		ADDRESSING	PROTECTION SIGNIFICANCE	
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE	SPECIFICATION:	
CE	79	RX	4	DECIMAL OVERFLOW     EXECUTE	OP 1 NOT ON HALF-WORD BOUNDARY	
	Condition Codes			EXPONENT OVERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD	
	IF OP1 = OP2, SET TO 0 IF OP1 < OP2, SET TO 1 IF OP1 > OP2, SET TO 2 IF OVERFLOW, SET TO 3 UNCHANGED			FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	OP 2 NOT ON DOUBLE WORD BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE	

Function:

Causes the contents of a full word in the register specified by operand 1 ( $r_1$ ) to be algebraically compared with the contents of a full word in storage specified by operand 2. The condition code is set by this instruction.

**Explicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	CE	$r_1, d_2(x_2, b_2)$

Implicit Format:

	$\Delta$ operation $\Delta$	OPERAND
[symbol]	CE	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

- Comparison is accomplished by the rules for normalized floating-point subtraction. The operands are equal when the intermediate sum, including the guard digit, is zero.
- Operands with zero fractions compare as equal even when their signs or exponents are different.

### CER Floating Point

	General			Possible Program Exceptions		
OPCO MNEM.	DE HEX.	FORMAT TYPE	OBJECT INST. LGTH. (BYTES)	ADDRESSING     DATA (INVALID SIGN/DIGIT)     DECIMAL DIVIDE	SPECIFICATION:	
CER	39	RR	2	DECIMAL OVERFLOW	OP 1 NOT ON HALF-WORD BOUNDARY	
	Condition Codes			EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY	
	IF OP1 = OP2, SET TO 0 IF OP1 < OP2, SET TO 1 IF OP1 > OP2, SET TO 2 IF OVERFLOW, SET TO 3 UNCHANGED			FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD     BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE	

Function:

Causes the full-word contents of the register specified by operand 1 ( $r_1$ ) to be algebraically compared with the contents of a full word in the register specified by operand 2 ( $r_2$ ). The condition code is set by this instruction.

Explicit and Implicit Format:

LABEL		OPERAND	
[symbol]	CER	r <sub>1</sub> ,r <sub>2</sub>	

- Comparison is accomplished by the rules for normalized floating-point subtraction. The operands are equal when the intermediate sum, including the guard digit, is zero.
- Operands with zero fractions compare as equal even when their signs or exponents are different.







### CH

		General		Possible	e Program Exceptions
орсо	DE	OBJECT FORMAT INST. TYPE LGTH.		ADDRESSING	PROTECTION SIGNIFICANCE
MNEM.	HEX.	,,,,	(BYTES)	DECIMAL DIVIDE	SPECIFICATION:
CH	49	RX	4	DECIMAL OVERFLOW     EXECUTE	NOT A FLOATING-POINT REGISTER           OP 1 NOT ON HALF-WORD BOUNDARY
	Condition Codes			EXPONENT OVERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY
	IF r = OPERAND 2, SET TO 0			FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	OP 2 NOT ON DOUBLE-WORD BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE

### Function:

Causes the contents of operand 1  $(r_1)$  to be algebraically compared with the contents of operand 2 (a half word in main storage), after operand 2 is expanded, by propagating the sign bit to fill a full word.

### **Explicit Format:**

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	СН	$r_1, d_2(x_2, b_2)$

### Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	СН	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

- The contents of both operands remain unchanged.
- Operand 2 must be on a half-word boundary.

CL

		General		Possible Program Exceptions		
OPCC MNEM.		FORMAT TYPE	OBJECT INST. LGTH. (BYTES)	ADDRESSING	SPECIFICATION:	
CL	55	RX	4	DECIMAL OVERFLOW	OP 1 NOT ON HALF-WORD BOUNDARY	
	Сопо	dition Code	S	EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY	
IF $r_1 = OPERAND 2$ , SET TO 0 IF $r_1 < OPERAND 2$ , SET TO 1 IF $r_1 > OPERAND 2$ , SET TO 2 IF OVERFLOW, SET TO 3 UNCHANGED				FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE	

Function:

Causes the contents of a full word in storage specified by operand 2 to be compared with the contents of the register specified by operand 1 ( $r_1$ ). The condition code is set according to the comparison result.

**Explicit Format:** 

LABEL	· $\Delta$ OPERATION $\Delta$	OPERAND	
[symbol]	CL	$r_1, d_2(x_2, b_2)$	

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	CL	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

- Operands are considered unsigned binary numbers and all bit combinations are valid.
- The contents of both operands remain unchanged.
- Operand 2 must be on a full-word boundary.

CLC

		General		Possible Program Exceptions		
OPCODE		FORMAT	OBJECT INST. LGTH.	ADDRESSING	PROTECTION SIGNIFICANCE	
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE	SPECIFICATION:	
CLC	D5	SS	6	DECIMAL OVERFLOW	OP 1 NOT ON HALF-WORD BOUNDARY	
	Сопс	lition Code	5	EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY	
IF OP	IF OP1 = OP2, SET TO 0 IF OP1 < OP2, SET TO 1 IF OP1 > OP2, SET TO 2 IF OVERFLOW, SET TO 3 UNCHANGED			FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE	

Function:

Causes the contents of one area in main storage specified by operand 1 to be compared with an equal length area in main storage specified by operand 2. The condition code is set according to the comparison result.

Explicit, Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND		
[symbol]	CLC	$d_1(l,b_1),d_2(b_2)$		

**Implicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND		
[symbol]	CLC	s <sub>1</sub> (I),s <sub>2</sub>		

**Operational Considerations:** 

- The I specification of operand 1 specifies the length of both operands.
- Operands are considered unsigned binary numbers and all bit combinations are valid.
- The contents of both operands remain unchanged.
- The instruction is processed from left to right, byte by byte.
- If the number of bytes to be compared is not explicitly shown in operand 1, then the number will be equal to the length attribute of operand 1.

2-34

General				Possible Program Exceptions		
OPCO	DE HEX.	FORMAT TYPE	OBJECT INST. LGTH. (BYTES)	ADDRESSING	PROTECTION SIGNIFICANCE SPECIFICATION:	
CLCL	OF	RR	2		OP 1 NOT ON HALF WORD BOUNDARY	
Condition Codes					OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD	
■ IF OP 1 = OP 2, SET TO 0 ■ IF OP 1 $\leq$ OP 2, SET TO 1 ■ IF OP 1 $\geq$ OP 2, SET TO 2 □ IF OVERFLOW, SET TO 3 □ UNCHANGED				FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY  OP 1 NOT EVEN NUMBERED REGISTER  OP 2 NOT EVEN NUMBERED REGISTER  NONE	

### Function:


Causes the contents of one area in main storage, specified by operand 1, to be compared with another area in main storage specified by operand 2. The condition code is set according to the comparison result. The two main storage areas need not be equal in length; if not, operand 2 specifies an immediate padding byte, which is added to the shorter main storage area.

**Explicit and Implicit Formats:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND		
[symbol ]	CLCL	r <sub>1</sub> ,r <sub>2</sub>		
			. ?	

- Operand 1 must specify the even-numbered register of an even-odd register pair in which the evennumbered register specifies the operand 1 address and the odd-numbered register the operand 1 length.
- Operand 2 must specify the even-numbered register of an even-odd register pair in which the evennumbered register specifies the operand 2 address and the odd-numbered register the operand 2 length and the padding byte.
- Operands are considered unsigned binary numbers and all bit combinations are valid.
- The instruction compares main storage left to right, byte by byte.

### CLI



#### Function:

Causes the contents of one byte in main storage specified by operand 1 to be compared with the one byte of immediate data specified in operand 2. The condition code is set according to the comparison result.

**Explicit Format:** 


LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	CLI	d <sub>1</sub> (b <sub>1</sub> ),i <sub>2</sub>

### Implicit Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND		
[symbol]	CLI	s <sub>1</sub> ,i <sub>2</sub>		

- Operands are considered unsigned binary numbers and all bit combinations are valid.
- Operands are one byte in length.
- The contents of operand 1 remain unchanged.

CLIS



### Function:

Causes a byte in main storage addressed by operand 1 to be compared with operand 2, a byte of immediate data. The condition code is set according to the result. A mask specified in operand 3 uses the condition code to determine whether program control passes to the next sequential instruction or to another location specified in operand 4 as an offset from the next sequential instruction.

**Explicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND	
[symbol]	CLIS	d <sub>1</sub> (b <sub>1</sub> ),i <sub>2</sub> ,m <sub>3</sub> ,d <sub>4</sub>	· · · · · · · · · · · · · · · · · · ·
			- [

**Implicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	CLIS	s <sub>1</sub> ,i <sub>2</sub> ,m <sub>3</sub> ,d <sub>4</sub>

**Operational Considerations:** 

- The offset field, which must be an even number, is 12 bits long and can range from —2048 decimal bytes to +2046 decimal bytes.
- The user can code the offset as an absolute or relocatable expression.
- The user must specify both the mask and the immediate byte as self-defining terms.

2-37

### CLM

		General		Possible	e Program Exceptions
OPCC	DE	FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING	
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE	SPECIFICATION:
CLM	8D	RS	4	DECIMAL OVERFLOW	OP 1 NOT ON HALF-WORD BOUNDARY
	Cond	lition Code	s	EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY
IF OP 1 = OP 2, SET TO 0 IF OP 1 $\leq$ OP 2, SET TO 1 IF OP 1 $\geq$ OP 2, SET TO 2 IF OP 1 $\geq$ OP 2, SET TO 2 IF OVERFLOW, SET TO 3 UNCHANGED			1 2	FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE

### Function:

Causes some or all of the operand 1 register to be compared with contiguous data in main storage starting at the operand 2 address. A mask specified by operand 3 determines how much of the operand 1 register takes part in the comparison. The condition code is set according to the result.

**Explicit Format:** 

LABEL	$\triangle$ OPERATION $\triangle$	OPERAND
[symbol]	CLM	r <sub>1</sub> ,m <sub>3</sub> ,d <sub>2</sub> (b <sub>2</sub> )

**Implicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	CLM	r <sub>1</sub> ,m <sub>3</sub> ,s <sub>2</sub>

- The operand 3 mask determines which bits in the operand 1 register take part in the comparison, as follows:
  - An 8 produces the mask 1000<sub>16</sub>, causing bits 0-7 to be compared.
  - A 4 produces the mask 0100<sub>16</sub>, causing bits 8-15 to be compared.
  - A 2 produces the mask 0010<sub>16</sub>, causing bits 16-23 to be compared.
  - A 1 produces the mask 0001<sub>16</sub>, causing bits 24-31 to be compared.

- Each comparison treats its data as unsigned binary data.
- Comparison proceeds left to right, byte by byte.
- The operand 3 mask must be a self-defining term ranging from 0 to 15.

### SPERRY UNIVAC OS/3 ASSEMBLER

### CLR

		General		Possible	e Program Exceptions
OPCC	DE	FORMAT	OBJEĊT INST. LGTH.	ADDRESSING	PROTECTION SIGNIFICANCE
MNEM.	HEX.	,	(BYTES)	DECIMAL DIVIDE	
CLR	15	RR	2	DECIMAL OVERFLOW	OP 1 NOT ON HALF-WORD BOUNDARY
	Condition Codes		\$	EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY
				FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE

### Function:

Causes the contents of the operand 1 ( $r_1$ ) register to be compared with the contents of the operand 2 ( $r_2$ ) register. The condition code is set according to the comparison result.

### **Explicit and Implicit Format:**

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	CLR	r <sub>1</sub> ,r <sub>2</sub>

### **Operational Considerations:**

- Operands are considered unsigned binary numbers and all bit combinations are valid.
- The contents of both operands remain unchanged.

\_\_\_\_

4

## CLRCH

	General		Possible	e Program Exceptions
OPCODE	FORMAT TYPE	OBJECT INST. LGTH.	■ ADDRESSING □ DATA (INVALID SIGN/DIGIT)	
MNEM. HEX.		(BYTES)		
CLRCH 9F02	S	4	DECIMAL OVERFLOW	<ul> <li>NOT A FLOATING-POINT REGISTER</li> <li>OP 1 NOT ON HALF-WORD BOUNDARY</li> </ul>
Con	dition Code	s	EXPONENT OVERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY
SET TO 0     SET TO 1     SET TO 2     SET TO 3     UNCHANGED			<ul> <li>☐ FIXED-POINT DIVIDE</li> <li>☐ FIXED-POINT OVERFLOW</li> <li>☐ FLOATING-POINT DIVIDE</li> <li>■ OPERATION</li> </ul>	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE

Function:

Allows a pending I/O interrupt on a channel interruption queue to be dequeued.

Explicit Format:


LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	CLRCH	d <sub>2</sub> (b <sub>2</sub> )

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	CLRCH	\$ <sub>2</sub>



## CLRDV



Function:

Dequeues one or more directives from the device directive queue.

Explicit Format:


LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	CLRDV	r <sub>1</sub> ,d <sub>2</sub> (b <sub>2</sub> )

Implicit Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND	
[symbol]	CLRDV	r <sub>1</sub> ,s <sub>2</sub>	

2 - 43

СР



### Function:

Compares the contents of two storage areas to see whether they are algebraically equal, operand 1 is higher, or operand 1 is lower. The condition code is set to reflect the results of this compare. A branch instruction is usually used after the compare instruction.

**Explicit Format:** 

LABEL	$\triangle$ OPERATION $\triangle$	OPERAND
[symbol]	СР	$d_1(i_1,b_1),d_2(i_2,b_2)$

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	СР	s <sub>1</sub> (l <sub>1</sub> ),s <sub>2</sub> (l <sub>2</sub> )

- All signs and digits are checked for validity, and comparison proceeds from right to left.
- If the operand fields are unequal in length, the shorter field is extended with zero digits.
- Operands with zero values and unlike signs compare as equal.
- All valid codes representing the same sign are considered equal.
- Operand 1 and operand 2 may overlap if their least significant bytes coincide.
- The contents of both operands remain unchanged.

U	Ρ	-8	9	1	4
---	---	----	---	---	---

2-44

CR

	General			Possible	e Program Exceptions
OPCO	DE	FORMAT	OBJECT INST. LGTH.	ADDRESSING	PROTECTION SIGNIFICANCE
MNEM.	HEX.		(BYTES)		
CR	19	RR	2		OP 1 NOT ON HALF-WORD BOUNDARY
	Condition Codes			EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD
	IF $r_1 = r_2$ , SET TO 0 IF $r_1 \le r_2$ , SET TO 1 IF $r_1 \ge r_2$ , SET TO 2 IF OVERFLOW, SET TO 3 UNCHANGED			FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE

Function:

Causes the contents of operand 1  $(r_1)$  to be algebraically compared to operand 2  $(r_2)$ .

Explicit and Implicit Format:

_	LABEL	$\Delta$ OPERATION $\Delta$		OPERAND
	[symbol]	CR	r <sub>1</sub> ,r <sub>2</sub>	

**Operational Consideration:** 

The contents of both registers remain unchanged.

## CSM

		General		Possible	e Program Exceptions
OPCO	DE	FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING	PROTECTION SIGNIFICANCE
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE	
CSM	B9	RS	4	DECIMAL OVERFLOW	OP 1 NOT ON HALF-WORD BOUNDARY
	Condition Codes			EXPONENT OVERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY
■ IF OP 1 = OP 2, SET TO 0 ■ IF OP 1 $\leq$ OP 2, SET TO 1 ■ IF OP 1 $\geq$ OP 2, SET TO 2 □ IF OVERFLOW, SET TO 3 □ UNCHANGED			1 2	FIXED-POINT DIVIDE	<ul> <li>OP 2 NOT ON DOUBLE-WORD BOUNDARY</li> <li>OP 1 NOT EVEN NUMBERED REGISTER</li> <li>OP 3 NOT EVEN NUMBERED REGISTER</li> <li>NONE</li> </ul>

### Function:

Causes some or all of a full word in main storage addressed by operand 2 to be logically compared with some or all of the odd-numbered register contained in the even-odd register pair specified by operand 1, according to a mask contained in the operand 1 even register. The condition code is set according to the result. Then, if the two operands are equal, the instruction replaces some or all of the operand 2 field with data taken from the odd-numbered register contained in the even-odd register pair specified by operand 3. The even-numbered operand 3 register contains a mask that controls data replacement.

### **Explicit Format:**

LABEL	$\Delta$ operation $\Delta$	OPERAND	
[symbol]	CSM	$r_1, r_3, d_2(b_2)$	

Implicit Format:

LABEL	riangle operation $ riangle$	OPERAND
[symbol]	CSM	r <sub>1</sub> ,r <sub>3</sub> ,s <sub>2</sub>

- Within the operand 1 and operand 3 masks, a 1 bit causes its corresponding bit in the odd-numbered register to take part in the current operation, whether comparison or data replacement. A zero bit causes its corresponding bit to be ignored.
- Both r<sub>1</sub> and r<sub>3</sub> must be specified as even registers.
- Operand 2 must reside on a full-word boundary.

### **CVB**

		General		Possible	e Program Exceptions
OPCO	DE	FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING DATA (INVALID SIGN/DIGIT) DECIMAL DIVIDE	PROTECTION SIGNIFICANCE SPECIFICATION:
MNEM.	HEX.		(BYTES)		NOT A FLOATING-POINT REGISTER
CVB	4F	RX	4		OP 1 NOT ON HALF-WORD BOUNDARY
	Cond	lition Code	s	EXPONENT OVERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY
	☐ IF RESULT = 0, SET TO 0 ☐ IF RESULT < 0, SET TO 1 ☐ IF RESULT > 0, SET TO 2 ☐ IF OVERFLOW, SET TO 3 ■ UNCHANGED			FIXED-POINT DIVIDE FIXED-POINT OVERFLOW FLOATING-POINT DIVIDE OPERATION	<ul> <li>OP 2 NOT ON DOUBLE-WORD BOUNDARY</li> <li>OP 1 NOT EVEN NUMBERED REGISTER</li> <li>OP 1 NOT ODD NUMBERED REGISTER</li> <li>NONE</li> </ul>

Function:

Converts the packed decimal number in operand 2, a double word in main storage, to a fixed-point signed binary number, which is placed in operand 1 ( $r_1$ ).

**Explicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	СVВ	$r_1, d_2(x_2, b_2)$


Implicit Format:

LABEL	$\triangle$ OPERATION $\triangle$	OPERAND
[symbol]	CVB	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

- Operand 2 is a 15-digit packed signed decimal number in a double word on a double-word boundary in main storage.
- Operand 2 is checked for valid digits and sign code before conversion to a fixed-point, 32-bit signed binary number.

- The maximum number that can be converted and still contained in a 32-bit register is 2,147,483,647 (2<sup>31</sup>—1). The minimum number is —2,147,483,648 (—2<sup>31</sup>). For decimal numbers exceeding this range, the 32 least significant bits are stored in the first operand location and a fixed-point divide exception is generated.
- If operand 2 is negative, the result will be in twos complement notation.
- The contents of operand 2 remain unchanged.

### CVD



Function:

Converts the fixed-point signed binary number in operand 1  $(r_1)$  to a packed decimal number, which is placed in operand 2, a double word in main storage.

**Explicit Format:** 

LABEL		OPERAND
[symbol]	CVD	$r_1, d_2(x_2, b_2)$

**Implicit Format:** 

-	LABEL	$\Delta$ operation $\Delta$	OPERAND
. –	[symbol]	CVD	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

- Operand 1 is a fixed-point, 32-bit signed binary number in a register.
- Operand 2 is a 15-digit packed signed decimal number in a double-word main storage location on a double-word boundary.
- The contents of operand 1 remain unchanged.


D

General				Possible Program Exceptions		
OPCO	DE	FORMAT	OBJECT INST. LGTH.	ADDRESSING	PROTECTION SIGNIFICANCE	
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE		
D	5D	RX	4		OP 1 NOT ON HALF-WORD BOUNDARY	
	Conc	lition Code	S	EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY	
Condition Codes				FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY  OP 1 NOT EVEN NUMBERED REGISTER  OP 1 NOT ODD NUMBERED REGISTER  NONE	

Function:

Causes the value in the even-odd pair of registers specified by operand 1 ( $r_1$ ) to be divided by the full-word operand 2 (the divisor). The quotient and remainder are placed in the operand 1 registers.

#### **Explicit Format:**



**Implicit Format:** 

LÄBEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	D	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

- Operand 1 is treated as a 64-bit fixed-point signed binary integer and occupies an even-odd register pair. The operand 1 field of the instruction must specify an even-numbered register. The 32-bit remainder and 32-bit quotient replace the dividend in the even-numbered and odd-numbered register, respectively.
- Operand 2 is treated as a 32-bit fixed-point signed binary integer. The contents of operand 2 remain unchanged after execution.
- The sign of the quotient is determined algebraically, and the remainder assumes the sign of the dividend. A zero quotient or zero remainder is always positive.
- When the quotient exceeds 32 bits or the divisor is equal to zero, a fixed-point divide exception occurs, no division takes place, and the dividend remains unchanged.

### SPERRY UNIVAC OS/3 ASSEMBLER

### DD

Floating Point

General.				Possible Program Exceptions		
OPCODE		FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING	PROTECTION	
MNEM.	HEX.		(BYTES)		SPECIFICATION:	
DD	6D	RX	4		OP 1 NOT ON HALF-WORD BOUNDARY	
	Condition Codes			EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$				FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER	

### Function:

Causes the double-word contents of the operand 1 ( $r_1$ ) register to be divided by the contents of the double word in storage specified by operand 2. The normalized quotient is placed in the register specified by operand 1 ( $r_1$ ). Any remainder is not preserved.

**Explicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	DD	$r_1, d_2(x_2, b_2)$

Implicit Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	DD	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

١

### SPERRY UNIVAC OS/3 ASSEMBLER

## DDR

Floating Point

		General		Possible Program Exceptions		
OPCO	DE	FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING     DATA (INVALID SIGN/DIGIT)	PROTECTION SIGNIFICANCE	
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE	SPECIFICATION:	
DDR	2D	RR	2		OP 1 NOT ON HALF-WORD BOUNDARY	
	Condition Codes			EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY	
□ IF RESULT = 0, SET TO 0 □ IF RESULT < 0, SET TO 1 □ IF RESULT < 0, SET TO 1 □ IF RESULT > 0, SET TO 2 □ IF OVERFLOW, SET TO 3 ■ UNCHANGED				FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGIST OP 1 NOT ODD NUMBERED REGISTE NONE	

Function:

Causes the double-word contents of the operand 1  $(r_1)$  register to be divided by the double-word contents of the operand 2  $(r_2)$  register. The normalized quotient is placed in the operand 1  $(r_1)$  register. Any remainder is not preserved.


**Explicit and Implicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$		OPERAND	
[symbol]	DDR	r <sub>1</sub> ,r <sub>2</sub>	· ·	

### 2~52

### DE

Floating Point



### Function:

Causes the full-word contents of the operand  $1 (r_1)$  register to be divided by the full-word contents of a full word in storage specified by operand 2. The normalized quotient is placed in a full word in the operand 1 ( $r_1$ ) register. Any remainder is not preserved.

**Explicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	DE	r <sub>1</sub> ,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )

### **Implicit Format:**

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	DE	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

### DEQ

General				Possible Program Exceptions		
OPCC		FORMAT TYPE	OBJECT INST. LGTH. (BYTES)	ADDRESSING	SPECIFICATION:	
DEQ	84	SI	4		OP 1 NOT ON FULL-WORD BOUNDARY	
	Condition Codes			EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD	
SET TO 0 SET TO 1 SET TO 2 SET TO 3 UNCHANGED				FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE	

Function:

Removes an element from a list whose list control block is addressed by operand 1. An 8-bit mask specified by operand 2 enables certain list processing options. The condition code is set according to the result.

**Explicit Format:** 

LABEL	$\triangle$ OPERATION $\triangle$		OPERAND	
[symbol]	DEQ	d <sub>1</sub> (b <sub>1</sub> ),i <sub>2</sub>		
			1	

**Implicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	DEQ	s <sub>1</sub> ,i <sub>2</sub>

**Operational Considerations:** 


- Operand 1 must address a main storage location that lies on a full-word boundary.
- Operand 2 sets bits 8—15 of the object instruction as follows:
  - Bits 8—9: set to 00<sub>2</sub> if the newly dequeued element is simply to be removed; set to 01<sub>2</sub> if the element is to be added to the free element list.
  - -- Bits 10-11: unused; must be set to 0.
  - Bit 12: set to 1 to enable the data movement option; otherwise set to 0.
  - Bits 13-15: control the register load option.

2-53

UP-8914

## DER

Floating Point



#### Function:

Causes the full-word contents of the operand 1 ( $r_1$ ) register to be divided by the full-word contents of the operand 2 ( $r_2$ ) register. The normalized quotient is placed in a full word in the operand 1 ( $r_1$ ) register. Any remainder is not preserved.

Explicit and Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND		
[symbol]	DER	r <sub>1</sub> ,r <sub>2</sub>		

DP

		General		Possible Program Exceptions		
OPCO	OPCODE FORMAT INST. TYPE LGTH.		INST.	ADDRESSING DATA (INVALID SIGN/DIGIT)	PROTECTION SIGNIFICANCE	
MNEM.	HEX.		(BYTES)			
DP	FD	SS	6		OP 1 NOT ON HALF WORD BOUNDARY	
	Condition Codes				OP 2 NOT ON HALF-WORD BOUNDARY	
	Condition Codes IF RESULT = 0, SET TO 0 IF RESULT < 0, SET TO 1 IF RESULT > 0, SET TO 2 IF OVERFLOW, SET TO 3 UNCHANGED			FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE	

Function:

Causes the contents of operand 1 (the dividend) to be divided by the contents of operand 2 (the divisor). The quotient and remainder are placed in the operand 1 location.

### **Explicit Format:**

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND			
[symbol]	DP	$d_1(l_1,b_1),d_2(l_2,b_2)$			

**Implicit Format:** 


LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	DP	s <sub>1</sub> (l <sub>1</sub> ),s <sub>2</sub> (l <sub>2</sub> )

- All signs and digits are checked for validity.
- The quotient and remainder occupy the entire operand 1 field. The remainder is right-justified in the field, carries the sign of operand 1, and is equal in size to operand 2. The quotient, carrying the algebraically determined sign, is right-justified in the rest of the field.
- The maximum dividend (operand 1) size is 31 digits and sign. The maximum quotient size is 29 digits and sign. The smallest remainder is one digit and sign. The maximum divisor is 15 digits.

DP

- Operand 1 and operand 2 fields may overlap if their least significant bytes coincide.
- If the number of quotient digits exceeds the size of the quotient field or if division by zero is attempted, a decimal divide exception results; the divisor and dividend remain unchanged in their storage locations.
- A decimal divide exception occurs if the dividend does not have at least one leading zero. The condition for a decimal divide exception can be determined by aligning the leftmost digit of the divisor (operand 2) field with the leftmost less 1 digit of the dividend (operand 1) field and performing a subtraction. If, after alignment, the divisor is less than or equal to the dividend, a decimal divide exception is indicated.
- A specification exception indicates the divisor exceeds 15 digits or operand 1 is not longer than operand 2.

DR



#### Function:

Causes the value in the even-odd registers specified by operand 1 ( $r_1$ ) to be divided by the value in the register (the divisor) specified by operand 2 ( $r_2$ ). The quotient and remainder are placed in the operand 1 registers.

**Explicit and Implicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND	
[symbol]	DR	r <sub>1,</sub> r <sub>2</sub>	_
	· ·		

**Operational Considerations:** 

- Operand 1 is treated as a 64-bit fixed-point signed binary integer and occupies an even-odd register pair. The operand 1 field of the instruction must specify an even-numbered register. The 32-bit remainder and 32-bit quotient replace the dividend in the even-numbered and odd-numbered register, respectively.
- Operand 2 is treated as a 32-bit fixed-point signed binary integer. The contents of operand 2 remain unchanged after execution.
- The sign of the quotient is determined algebraically and the remainder assumes the sign of the dividend. A zero quotient or zero remainder is always positive.
- When the quotient exceeds 32 bits or the divisor is equal to zero, a fixed-point divide exception occurs, no division takes place, and the dividend remains unchanged.
- A specification exception occurs if r<sub>1</sub> specifies an odd-numbered register.

2-57

		General		Possible	e Program Exceptions
OPCO	OPCODE FORMAT INST. TYPE LGTH.			ADDRESSING DATA (INVALID SIGN/DIGIT)	PROTECTION SIGNIFICANCE
MNEM.	HEX.	,,,_	(BYTES)		
ED	DE	SS	6	DECIMAL OVERFLOW	OP 1 NOT ON HALF-WORD BOUNDARY
	Conc	lition Code	5	EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY
SET	Condition Codes SET TO 0 SET TO 1 SET TO 2 SET TO 3 SEE OPER. CONSIDERATIONS		ONS	FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE

Function:

Causes the packed data specified by operand 2 to be unpacked and edited under the control of a mask (pattern) specified by operand 1. The result is placed in the main storage location specified by operand 1. This instruction can produce the following types of results:

- Zero suppression
   Ex: 00173 173
- Character protection
   Ex: 000453 \*\*\*4.53
- Punctuation
   Ex: 123400 \$1,234.00
- Multiple field editing
- Ex: 12531468 12.53

**Explicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	ED	d <sub>1</sub> (1,b <sub>1</sub> ),d <sub>2</sub> (b <sub>2</sub> )

**Implicit Format:** 

	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	ED	s <sub>1</sub> (1),s <sub>2</sub>

- For every digit in the source field, operand 2, there must be an equal number of digit select characters, significance start characters, or a combination of both in the pattern.
- The significance indicator, referred to as the S switch, indicates by its on or off state the significance or nonsignificance, respectively, of subsequent operand 2 digits or message characters. Significant operand 2 digits replace their corresponding digit select or significance start characters in the result. Significant message characters remain unchanged in the result.
- The S switch is turned off when the *edit* instruction starts and when a sign code of "C" (+) is reached; and it is turned on when the first significant (nonzero) digit is reached.
- When the S switch is off, zeros to be transferred from operand 2 are suppressed and the fill character is inserted in the corresponding operand 1 position. When the S switch is on, any zero to be transferred from operand 2 is unpacked into the corresponding operand 1 position. At the beginning of execution, the S switch is off.
- Editing includes sign and punctuation control and the suppression and protection of leading zeros. It also facilitates programmed blanking for all zero fields. Several fields may be edited in one operation, and numeric information may be combined with text.
- The instruction proceeds from left to right.
- Operand 2 data must be in packed format and must contain valid numerics and sign codes.
- The original contents of operand 1 is the mask, the pattern which controls the edit process. Depending on the edit requirements, some or most of the bytes originally in operand 1 are replaced by data from operand 2. The mask is expressed in unpacked format and may consist of any combination of 8-bit characters.
- As the mask is scanned from left to right, one of three things happens to each mask character:
  - An operand 2 digit is expanded to a zoned character. The zoned character replaces the mask character. When the operand 2 digit is stored as the result, its code is expanded from packed to unpacked format by attaching a generated zone code.
  - The mask character is left unchanged.
  - A fill character is stored in the result. The fill character is taken from the first byte position of the mask. The choice of this character is not dependent upon the editing function initiated by this code. The editing function occurs after the code has been assigned as a fill character.

Each mask character is replaced by a result character that depends on three conditions:

- 1. the digit obtained from operand 2;
- 2. the mask character; and
- 3. the S switch status.

When a digit select or significance start byte is found in the mask, the S switch and an operand 2 digit are examined. This results in either the unpacked operand 2 digit or the fill character replacing the mask character. A valid decimal digit (if the mask byte is a significance start) or nonzero decimal digit (if the mask byte is a digit select) sets the S switch to on if the operand 2 byte does not contain a plus code in the four least significant bit positions.

- The fill character is the leftmost character of the edit mask (operand 1). Any valid hexadecimal value (B.2) may be used as a fill character. This character is retained for the editing which follows. This position does not receive a digit from the operand 2 data.
- The digit select byte is a character in the operand 1 mask represented by EBCDIC code 20. If the digit select byte is encountered and the S switch is on, any digit, 0 through 9, is unpacked to replace the digit select byte. If the S switch is off, the operand 2 digit is examined and only nonzero digits are unpacked into operand 1. The fill character replaces the digit select byte if the examined digit is zero. The S switch is turned on when the first nonzero operand 2 digit is encountered; this allows succeeding zeros from operand 2 to be included in the result.
- The significance start byte is represented in the edit mask by EBCDIC code 21. The significance start byte performs the same function as the digit select byte except the significance start byte turns the S switch on, regardless of the value of the current operand 2 digit. Once the S switch is on, it remains on for all succeeding digits; however, the current digit is not affected. The S switch may be turned off by a field separator byte or by a positive sign code within operand 2.
- Any other symbol or data in the operand 1 edit mask, as represented by hexadecimal codes, is retained unchanged if the S switch is on. If the S switch is off, this other data is replaced by the fill character. During this operation, the digit of operand 2 is neither accessed nor addressed-advanced.
- The sign of operand 2, positive or negative, must be a value greater than binary 9 (1002<sub>2</sub>). Any hexadecimal value A through F is acceptable. The sign itself is not moved to operand 1; instead, a sign indicator, such as a minus sign or letters CR, is either deleted from or retained in operand 1, depending on the sign of operand 2.

The sign of operand 2 also affects the S switch. A positive sign turns the S switch off, thus causing the following characters in operand 1 to be replaced by the fill character. A negative sign leaves the S switch unchanged.

- If the fill character is a blank, if no significance start byte appears in the mask, and if operand 2 is all zeros, the editing operation blanks the result field.
- Overlapping operand 1 and operand 2 fields produces unpredictable results.
- The length specification (I) in the object instruction specifies the length of the mask (operand 1). The length of the mask can be determined as:
  - one byte for the fill character;
  - one byte for each digit select byte, significance start byte, and field separator byte; and
  - one byte for each message character.

Usually, operand 2 is shorter than operand 1 because a zone (a half byte) and a numeric (a full byte) are inserted in the result for each operand 2 digit. The total number of digit-select and significance start bytes in the mask must equal the number of operand 2 digits to be edited.

- If operand 2 containing unpacked data is to be edited, it must first be packed by the PACK instruction. In packing an odd number of bytes, an odd number of digit positions and the sign are produced. In packing an even number of bytes, an odd number of digit positions and the sign are produced. The extra digit position in the latter case is zero and is the most significant position in operand 2. The extra position must be provided for in the mask by specifying an extra DSB or SSB. Space, asterisk, or other character fill occurs and may be dropped when transferring the edited operand to output.
- Multiple-field editing operations are indicated by the presence of one or more field separator bytes (EBCDIC code 22). The field separator byte identifies the individual fields in this operation and is always replaced in the mask with a fill character. The S switch is always off after the field separator byte is encountered. If field separators are not indicated by the mask, the entire operand 2 is considered one field.
- The condition code, reflecting the status of the last source field edited, is set:
  - to zero when all of the operand 2 digits in the last field are zero; if the mask of the last field has
    no significance start or digit select bytes, the operand 2 digits are not examined and the
    condition code is set to zero;
  - to 1 when a nonzero operand 2 digit is detected and the S switch is set after the last mask digit is examined; or
  - to 2 when a nonzero operand 2 digit is detected and the S switch is off after the last mask digit is examined.

Code 3 is not used.

Mask (Operand 1) Character	EBCDIC Code	S Switch Status	Data (Operand 2) Character	Resulting (Operand 1) Character	Resulting S Switch Status
Fill character	Any	Off	Not examined	None	Off
Digit select	20	On	Digit	Digit	On*
byte		· Off	Nonzero	Digit	On*
		Off	Zero	Fill character	Off
Significance	21	On	Digit	Digit	On*
start byte		Off	Nonzero	Digit	On*
·		Off	Zero	Fill character	On*
Message character	Any except 20, 21, 22	On	Not examined	Message character	On *
		Off	Not examined	Fill character	Off
Field separator byte	22	On	Not examined	Fill character	Off
		Off	Not examined	Fill character	Off

The operation of the *edit* instruction is summarized in the following table.

\*Sign detection (examined simultaneously with operand 2 digit) affects the S switch as follows:

- 1. A plus or minus sign detected as a most significant digit causes a data exception.
- 2. A plus sign detected as a least significant digit causes the S switch to be turned off.
- 3. A minus sign has no effect on the S switch.
- If the number of bytes to be edited is not explicitly shown in operand 1, then the number will be equal to the length attribute of operand 1.

## EDMK

		General		Possible Program Exceptions		
OPCO	OPCODE FORMAT INST.			ADDRESSING DATA (INVALID SIGN/DIGIT)	PROTECTION SIGNIFICANCE	
MNEM.	HEX.	TYPE	(BYTES)	DECIMAL DIVIDE	SPECIFICATION:	
EDMK	DF	SS	6		OP 1 NOT ON HALF-WORD BOUNDARY	
	Conc	lition Code	5	EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY	
Condition Codes			) 1 ) 2	FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE	

#### Function:

This instruction is identical to the *edit* (ED) instruction, except for the additional function of placing the address of the first significant result digit in register 1. This is done to permit the use of a floating \$ character or other character in the result field.

### **Explicit Format:**

LABEL	$\Delta$ operation $\Delta$	OF	PERAND		
[symbol]	EDMK	d <sub>1</sub> (I,b <sub>1</sub> ),d <sub>2</sub> (b <sub>2</sub> )	•	÷	

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND		
[symbol]	EDMK	s <sub>1</sub> (1),s <sub>2</sub>		

#### **Operational Considerations:**

The edit and mark (EDMK) instruction is identical to the edit (ED) instruction, except that EDMK inserts the resulting address of the first significant character in the low-order 24 bits of general register 1. This insertion occurs whenever the result character is a zoned source digit and the significant switch is zero before examination of the digit.

### **EDMK**

- The edit and mark instruction facilitates the programming of floating currency-symbol insertion. The character address inserted in general register 1 is one more than the address where a floating currency sign would be inserted. The branch on count (BCTR) instruction, with zero in the R2 field, may be used to reduce the inserted address by 1.
- The character address is not stored when significance is forced. To ensure that general register 1 contains a valid address when significance is forced, it is necessary to place into the register beforehand the address of the pattern character that immediately follows the significance starter.
- When a single instruction is used to edit several fields, the address of the first significant result character of each field is inserted into bit positions 8 through 31 of general register 1. Only the address of the first significant character of the last field is available after the instruction is completed.
- If the number of bytes to be edited is not explicitly shown in operand 1, then the number will be equal to the length attribute of operand 1.

EIO

General				Possible Program Exceptions		
		FORMAT TYPE	OBJECT INST. LGTH. (BYTES)	ADDRESSING	<ul> <li>PROTECTION</li> <li>SIGNIFICANCE</li> <li>SPECIFICATION:</li> </ul>	
EIO	EO	SS	6	DECIMAL OVERFLOW	NOT A FLOATING-POINT REGISTER           OP 1 NOT ON HALF-WORD BOUNDARY	
	Condition Codes			EXPONENT OVERFLOW	OP 2 NOT ON HALF WORD BOUNDARY OP 2 NOT ON FULL WORD BOUNDARY	
SET SET SET	SET TO 0 SET TO 1 SET TO 2 SET TO 3 UNCHANGED			FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTÉR     NONE	

Function:

Causes an I/O request block to be enqueued on a device directive queue.

i. J.

Explicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	EIO	$d_1(i_1,b_1),d_2(r_1,b_2)$

.

Implicit Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND		
[symbol]	EIO	s <sub>1</sub> (i <sub>1</sub> ),s <sub>2</sub> (r <sub>1</sub> )		



#### SPERRY UNIVAC OS/3 ASSEMBLER

### 2-66

### ENQ

General				Possible Program Exceptions		
OPCODE		FORMAT	OBJECT INST. LGTH.	ADDRESSING	PROTECTION	
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE	SPECIFICATION:	
ENQ	<b>B</b> 3	SI	4	DECIMAL OVERFLOW	NOT A FLOATING-POINT REGISTER OP 1 NOT ON FULL-WORD BOUNDARY	
Condition Codes			5	EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD	
SET	SET TO 0 SET TO 1 SET TO 2 SET TO 3 UNCHANGED			FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE	

#### **Function:**

Adds an element to a list whose list control block is addressed by operand 1. An 8-bit mask specified by operand 2 enables certain list processing options. The condition code is set according to the result.

**Explicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	ENQ	d <sub>1</sub> (b <sub>1</sub> ),i <sub>2</sub>
'		

**Implicit Format:** 

LABEL	$\Delta$ operation $\Delta$		OPERAND
[symbol]	ENQ	s <sub>1</sub> ,i <sub>2</sub>	

**Operational Considerations:** 

- . Operand 1 must address a main storage location that lies on a full-word boundary.
- Operand 2 sets bits 8-15 of the object instruction as follows:
  - Bits 8—9: set to  $00_2$  if the element is to be simply added; set to  $01_2$  if the element is to be taken from the free element list.
  - Bits 10-11: unused; must be set to 0.
  - Bit 12: set to 1 to enable the data movement option; otherwise set to 0.

Bits 13-15: control the register store option.

		General		Possible	Program Exceptions	
орсо	DE	FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING	PROTECTION SIGNIFICANCE	
MNEM.	HEX.	,,,,	(BYTES)	DECIMAL DIVIDE	SPECIFICATION:	
EX	44	RX	4	DECIMAL OVERFLOW EXECUTE	OP 1 NOT ON HALF-WORD BOUNDARY	
	Condition Codes			EXPONENT OVERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY	
□ IF RESULT = 0, SET TO 0 □ IF RESULT < 0, SET TO 1 □ IF RESULT < 0, SET TO 2 □ IF OVERFLOW, SET TO 3 ■ SEE OPER. CONSIDERATIONS			) 1 ) 2 ) 3	FIXED POINT DIVIDE  FIXED POINT OVERFLOW  FLOATING POINT DIVIDE  OPERATION	OP 2 NOT ON DOUBLE-WORD     BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE	

Function:

Used to branch to a nonsequential instruction, then to execute it, with or without modification, and then to return to the normal sequence of instructions.

If operand 1 is 0, the instruction at the operand 2 address, specified by  $d_2$  ( $x_2$ ,  $b_2$ ), is executed without modification. If operand 1 ( $r_1$ ) is the range 1—15, the contents of  $r_1$  are used to modify the subject instruction when that instruction is staticized.

When  $r_1$  is nonzero, modification of the operand 2 instruction proceeds as follows: A logical addition (OR) is performed on the contents of bits 24 through 31 of  $r_1$  and bits 8 through 15 of the operand 2 instruction. The result replaces bits 8 through 15 of the operand 2 instruction. The rules of operation for logical addition are illustrated by the following truth table:

Operand 1	Operand 2	Result
0	0	0
0	1	1
1	0	1
1	1	1

The subject instruction is executed as if it were in the normal instruction sequence except that the instruction length code and updated instruction address fields of the current program status word (PSW) reflect the *execute* instruction. The subject instruction itself is never modified permanently in main storage, and the subject instruction cannot be another *execute* instruction.

EX

Normally, instruction sequencing continues with the instruction following the *execute* instruction. However, if the instruction at the operand 2 address is a successful branch instruction, the instruction address field of the current PSW is replaced by the branch address, and instruction sequencing continues with the instruction located at the branch address. If the operand 2 instruction is *branch and link* or *branch and link external*, the instruction address stored in the link register is that of the instruction following the *execute* instruction.

**Explicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND		
[symbol]	EX	r <sub>1</sub> ,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )		

Implicit Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	EX	$r_{1}, s_{2}(x_{2})$

**Operational Considerations:** 

- If an interrupt occurs after the completion of the subject instruction, the old PSW contains the address of the instruction following the *execute* instruction or the branch address.
- The condition code may be set by the instruction at the operand 2 address.
- Possible program exception:
  - Specification exception (The address specified by operand 2 is an odd-numbered address.)

NOTE:

A program exception condition can be caused by the execute instruction or the instruction specified in the execute instruction.

.

EXD

General				Possible Program Exceptions			
OPCC	DE HEX.	FORMAT TYPE	OBJECT INST. LGTH. (BYTES)	ADDRESSING DATA (INVALID SIGN/DIGIT) COMPARENT DIVIDE	PROTECTION SIGNIFICANCE SPECIFICATION:		
EXD	8300	S	4	DECIMAL OVERFLOW	<ul> <li>NOT A FLOATING-POINT REGISTER</li> <li>OP 1 NOT ON HALF-WORD BOUNDARY</li> </ul>		
	Condition Codes			EXPONENT OVERFLOW     EXPONENT UNDERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBL F-WORD		
$ \begin{array}{ c c c c c } \hline & IF RESULT = 0, SET TO 0 \\ \hline & IF RESULT < 0, SET TO 1 \\ \hline & IF RESULT > 0, SET TO 2 \\ \hline & IF OVERFLOW, SET TO 3 \\ \hline & SEE NOTE \\ \hline \end{array} $			) 1 ) 2	<ul> <li>☐ FIXED-POINT DIVIDE</li> <li>☐ FIXED-POINT OVERFLOW</li> <li>☐ FLOATING-POINT DIVIDE</li> <li>■ OPERATION</li> </ul>	OP 2 NOT ON DOUBLE-WORD BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE		

Function:

The diagnostic instruction at the operand 2 location in main storage is executed.

**Explicit Format:** 

LABEL	$\triangle$ operation $\triangle$		OPERAND	54. 
[symbol]	EXD	$d_2(b_2)$		
				ι.

Implicit Format:

LABEL	$\triangle$ operation $\triangle$		OPERAND
[symbol]	EXD	\$ <sub>2</sub>	

NOTE:

Condition code may be set by the subject diagnostic or special function.

ł

# GRB

General			Possible Program Exceptions		
OPCO	PCODE FORMAT INST		OBJECT INST. LGTH.	ADDRESSING	PROTECTION SIGNIFICANCE
MNEM.	HEX.	ITE	(BYTES)		
GRB	OB	RR	2		NOT A FLOATING-POINT REGISTER     OP 1 NOT ON HALF-WORD BOUNDARY
	Condition Codes		s	EXPONENT OVERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY
	IF RESULT = 0, SET TO 0 IF RESULT $\leq$ 0, SET TO 1 IF RESULT $\geq$ 0, SET TO 2 IF OVERFLOW, SET TO 3 UNCHANGED			<ul> <li>☐ FIXED-POINT DIVIDE</li> <li>☐ FIXED-POINT OVERFLOW</li> <li>☐ FLOATING-POINT DIVIDE</li> <li>■ OPERATION</li> </ul>	OP 2 NOT ON DOUBLE-WORD BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE

Function:

ł

Moves the IORB specified by operand 2  $(r_2)$  to the IORB pool specified by operand 1  $(r_1)$ .

**Explicit and Implicit Format:** 

LABEL	$\triangle$ operation $\triangle$	OPERAND	
[symbol]	GRB	r <sub>1</sub> ,r <sub>2</sub>	

### HDR Floating Point

General				Possible	Program Exceptions
OPCO	DE	FORMAT	OBJECT INST. LGTH.	ADDRESSING     DATA (INVALID SIGN/DIGIT)	PROTECTION SIGNIFICANCE
MNEM.	HEX.	1112	(BYTES)	DECIMAL DIVIDE	SPECIFICATION:
HDR	24	RR	2	DECIMAL OVERFLOW	OP 1 NOT ON HALF WORD BOUNDARY
Condition Codes		s	EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY	
$\Box \text{ IF RESULT = 0, SET TO 0}$ $\Box \text{ IF RESULT < 0, SET TO 1}$ $\Box \text{ IF RESULT > 0, SET TO 2}$ $\Box \text{ IF OVERFLOW, SET TO 3}$ $\blacksquare \text{ UNCHANGED}$			) 1 ) 2	FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	OP 2 NOT ON DOUBLE-WORD     BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE

Function:

Causes the double-word contents of the operand 2 ( $r_2$ ) register to be divided by 2. The normalized quotient is placed in the double-word operand 1 ( $r_1$ ) register.

Explicit and Implicit Format:

LABEL	$\triangle$ OPERATION $\triangle$	OPERAND
[symbol]	HDR	r <sub>1</sub> ,r <sub>2</sub>

- The fraction of operand 2 (r<sub>2</sub>) is shifted right one bit position. The least significant bit of the fraction is placed into the most significant bit position of the guard digit, and the vacated fraction bit position is filled with zero. The intermediate result is normalized and placed in the operand 1 (r<sub>1</sub>) location.
- When normalization causes the exponent to become less than zero, an exponent underflow condition exists. If the exponent underflow mask bit of the current program status word (PSW) is 1, the exponent of the result is 128 greater than the correct value. If the exponent underflow mask bit of the current PSW is zero, the result is made true zero.
- When the fraction of operand 2 (r<sub>2</sub>) is zero, the result is made a true zero, a normalization is not attempted, and a significance exception does not occur.

·

.

.

•

•

# HDV

		General		Possible Program Exceptions		
OPCC MNEM.	1	FORMAT TYPE	OBJECT INST. LGTH. (BYTES)	ADDRESSING DATA (INVALID SIGN/DIGIT) DECIMAL DIVIDE	SPECIFICATION:	
нол	9E01	S	4	DECIMAL OVERFLOW     EXECUTE     EXPONENT OVERFLOW	NOT A FLOATING-POINT REGISTER     OP 1 NOT ON HALF-WORD BOUNDARY     OP 2 NOT ON HALF-WORD BOUNDARY	
	Condition Codes			EXPONENT UNDERFLOW	OP 2 NOT ON FULL-WORD BOUNDARY	
SET TO 0 SET TO 1 SET TO 2 SET TO 3 UNCHANGED				<ul> <li>☐ FIXED-POINT DIVIDE</li> <li>☐ FIXED-POINT OVERFLOW</li> <li>☐ FLOATING-POINT DIVIDE</li> <li>■ OPERATION</li> </ul>	OP 2 NOT ON DOUBLE-WORD BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE	

Function:

Causes the current I/O operation at the addressed I/O device to be stopped.

Explicit Format:


LABEL	riangle operation $ riangle$	OPERAND
[symbol]	HDV	d <sub>2</sub> (b <sub>2</sub> )

Implicit Format:

LABEL	$\triangle$ OPERATION $\triangle$	OPERAND	
[symbol]	HDV	s <sub>2</sub>	

### HER

**Floating Point** 



Function:

Causes the full-word contents of the operand 2 ( $r_2$ ) register to be divided by 2. The normalized quotient is placed in the full word in the operand 1 ( $r_1$ ) register.

Explicit and Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	HER	r <sub>1</sub> ,r <sub>2</sub>

- The fraction of operand 2 (r<sub>2</sub>) is shifted right one bit position. The least significant bit of the fraction is placed into the most significant bit position of the guard digit, and the vacated fraction bit position is filled with zero. The intermediate result is normalized and placed in the operand 1 (r<sub>1</sub>) location.
- When normalization causes the exponent to become less than zero, an exponent underflow condition exists. If the exponent underflow mask bit of the current program status word (PSW) is 1, the exponent of the result is 128 greater than the correct value. If the exponent underflow mask bit of the current PSW is zero, the result is made true zero.
- When the fraction of operand 2 (r<sub>2</sub>) is zero, the result is made a true zero, normalization is not attempted, and a significance exception does not occur.

.

# HPR

<del>.</del>		General		Possible	e Program Exceptions
OPCO MNEM.	DE HEX.	FORMAT TYPE	OBJECT INST. LGTH. (BYTES)	ADDRESSING     DATA (INVALID SIGN/DIGIT)     DECIMAL DIVIDE	PROTECTION SIGNIFICANCE SPECIFICATION:
HPR	99	SI	4	DECIMAL OVERFLOW     EXECUTE	NOT A FLOATING-POINT REGISTER     OP 1 NOT ON HALF-WORD BOUNDARY
	Condition Codes			EXPONENT OVERFLOW  EXPONENT UNDERFLOW  FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE

### Function:

Halts the processor. An operator start/run response sets the location counter to the specified operand 1 address and initiates execution.

Explicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	HPR	d <sub>1</sub> (b <sub>1</sub> ), i <sub>2</sub>
HALTHERE	HPR	0(5),81

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	HPR HPR	s <sub>1</sub> ,i <sub>2</sub> TAG,X'FF'



ł

### IC

General				Possible Program Exceptions		
OPCODE		FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING	PROTECTION SIGNIFICANCE	
MNEM.	HEX.		(BYTES)	(BYTES)	SPECIFICATION:	
IC	.43	RX	4	DECIMAL OVERFLOW	OP 1 NOT ON HALF-WORD BOUNDARY	
	Conc	lition Code	s	EXPONENT OVERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD	
	SULT SULT	= 0, SET TO < 0, SET TO > 0, SET TO OW, SET TO D	) 1 ) 2	FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	OP 2 NOT ON DOUBLE-WORD BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE	

### Function:

Causes one byte from the area in main storage specified by operand 2 to be moved into the least significant eight bits of the operand 1  $(r_1)$  register.

**Explicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	IC	$r_1, d_2(x_2, b_2)$

Implicit Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	IC	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

- The contents of operand 2 remain unchanged.
- The contents of the most significant 24 bits of the operand 1 (r<sub>1</sub>) register remain unchanged.
- Operand 2 may be an area in main storage defined as longer than one byte, but only one byte will be moved.

### ICM

		General		Possible Program Exceptions		
OPCO	DE	FORMAT TYPE	OBJECT INST. LGTH.	■ ADDRESSING □ DATA (INVALID SIGN/DIGIT)	PROTECTION SIGNIFICANCE	
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE	SPECIFICATION:	
ICM	nr			DECIMAL OVERFLOW	NOT A FLOATING-POINT REGISTER	
ICM	BF	RS	4		OP 1 NOT ON HALF-WORD BOUNDARY	
	Condition Codes			EXPONENT OVERFLOW     EXPONENT UNDERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD	
SET				FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY	
SET :				FLOATING-POINT DIVIDE	OP 1 NOT EVEN NUMBERED REGISTER	
SET .	то з	NSIDEBATI	IONS		OP 1 NOT ODD NUMBERED REGISTER	
SET	TO 2 TO 3	NSIDERATI	IONS			

Function:

Causes data from contiguous main storage bytes starting at the operand 2 address to be inserted into the operand 1 register according to a mask specified in operand 3.

**Explicit Format:** 

LABEL	$\triangle$ operation $\triangle$	OPERAND
[symbol]	ICM	r <sub>1</sub> ,m <sub>3</sub> ,d <sub>2</sub> (b <sub>2</sub> )

Implicit Format:

LABEL	$\triangle$ OPERATION $\triangle$	OPERAND
[symbol]	ICM	r <sub>1</sub> ,m <sub>3</sub> ,s <sub>2</sub>

**Operational Considerations:** 

- Operand 2 need not reside on a full-word boundary.
- Operand 3 must be specified as a self-defining term.
- The condition code is set to:
  - 0 if all inserted bits or the mask is zeros;
  - 1 if the first bit of the inserted field equals 1; or
  - 2 if the first bit of the inserted field is zero, but not all inserted bits are zeros.

Condition code 3 is not used.

# IPL

¥

		General		Possibl	e Program Exceptions
OPCC	DE	FORMAT TYPE	OBJECT INST. LGTH.	☐ ADDRESSING ☐ DATA (INVALID SIGN/DIGIT)	PROTECTION SIGNIFICANCE
MNEM.	HEX.	1.1.2	(BYTES)	DECIMAL DIVIDE	SPECIFICATION:
IPL	8303	S	4	DECIMAL OVERFLOW	NOT A FLOATING-POINT REGISTER OP 1 NOT ON HALF-WORD BOUNDARY
	Condition Codes			EXPONENT OVERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD
$\Box \text{ IF RESULT = 0, SET TO 0}$ $\Box \text{ IF RESULT < 0, SET TO 1}$ $\Box \text{ IF RESULT > 0, SET TO 2}$ $\Box \text{ IF OVERFLOW, SET TO 3}$ $\Box \text{ UNCHANGED}$			) 1 ) 2	<ul> <li>☐ FIXED-POINT DIVIDE</li> <li>☐ FIXED-POINT OVERFLOW</li> <li>☐ FLOATING-POINT DIVIDE</li> <li>■ OPERATION</li> </ul>	OP 2 NOT ON DOUBLE-WORD BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE

Function:

ł

Causes an initial program load (IPL) operation to occur.

Explicit and Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND	
[symbol]	IPL	d <sub>2</sub> (b <sub>2</sub> )	

5

ISK\*

ł

ł


		General		Possible	e Program Exceptions
OPCO	DE	FORMAT	OBJECT INST. LGTH.	ADDRESSING	PROTECTION     SIGNIFICANCE
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE	SPECIFICATION:
ISK	09	RR	2	DECIMAL OVERFLOW     EXECUTE	OP 1 NOT ON HALF-WORD BOUNDARY
	Condition Codes			EXPONENT OVERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY
	SULT	= 0, SET TO < 0, SET TO > 0, SET TO OW, SET TO D	1	FIXED-POINT DIVIDE FIXED-POINT OVERFLOW FLOATING-POINT DIVIDE OPERATION	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE

Function:

Inserts into the least significant bits of operand 1 the protection key assigned to the location addressed by operand 2.

Explicit and Implicit Format:

LABEL	$\triangle$ OPERATION $\triangle$	OPERAND
[symbol]	ISK	r <sub>1</sub> , r <sub>2</sub>
INKET	ISK	3,4



, ) \_\_\_\_\_\_

2-77

General **Possible Program Exceptions** OBJECT PROTECTION ADDRESSING OPCODE FORMAT INST DATA (INVALID SIGN/DIGIT) SIGNIFICANCE TYPE LGTH. DECIMAL DIVIDE SPECIFICATION: (BYTES) MNEM. HEX. DECIMAL OVERFLOW NOT A FLOATING-POINT REGISTER L 58 RX 4 OP 1 NOT ON HALF WORD BOUNDARY EXECUTE OP 2 NOT ON HALF-WORD BOUNDARY EXPONENT OVERFLOW **Condition Codes** OP 2 NOT ON FULL-WORD BOUNDARY EXPONENT UNDERFLOW OP 2 NOT ON DOUBLE WORD FIXED-POINT DIVIDE F RESULT = 0, SET TO 0 BOUNDARY FIXED POINT OVERFLOW IF RESULT < 0, SET TO 1 OP 1 NOT EVEN NUMBERED REGISTER FLOATING-POINT DIVIDE OP 1 NOT ODD NUMBERED REGISTER IF OVERFLOW, SET TO 3 OPERATION I NONE UNCHANGED

Function:

Causes the contents of operand 2, a full word in main storage, to be placed in the operand 1 register (r<sub>1</sub>).

**Explicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	L	$r_1, d_2(x_2, b_2)$
		•

**Implicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	L	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

- Operand 2 is a full word in main storage on a full-word boundary.
- The contents of operand 2 remain unchanged.

	General			Possible	e Program Exceptions
OPCO	DE	OBJECT FORMAT INST. TYPE LGTH.		ADDRESSING     DATA (INVALID SIGN/DIGIT)	PROTECTION     SIGNIFICANCE
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE	SPECIFICATION:
LA	41	RX	4	DECIMAL OVERFLOW	OP 1 NOT ON HALF-WORD BOUNDARY
	Condition Codes			EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD
LIF RE	☐ IF RESULT = 0, SET TO 0 ☐ IF RESULT < 0, SET TO 1 ☐ IF RESULT > 0, SET TO 2 ☐ IF OVERFLOW, SET TO 3 ■ UNCHANGED			FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE WORD BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE

Function:

Causes the main storage address or the self-defining term specified by operand 2 to be loaded into the least significant 24 bits of the operand 1 ( $r_1$ ) register. The eight most significant bits of the operand 1 ( $r_1$ ) register are set to zeros.

**Explicit Format:** 

LASEL	$\Delta$ operation $\Delta$	OPERAND		
[symbol]	LA	$r_1, d_2(x_2, b_2)$		

Implicit Format:

LABEL	$\Delta$ operation $\Delta$		OPERAND	
[symbol]	LA	r <sub>1</sub> ,s <sub>2</sub>		

- The generated address is not checked for validity.
- The contents of operand 2 remain unchanged.
- If only the x<sub>2</sub> or b<sub>2</sub> register is used and is the same as the operand 1 (r<sub>1</sub>) register, the content of the operand 1 (r<sub>1</sub>) register is incremented by the decimal value d<sub>2</sub>.
- If operand 2 is expressed as a decimal value without the reference of any register, then operand 1 (r<sub>1</sub>) is loaded with the operand 2 decimal value.

2-79

# LCDR

**Floating Point** 

	General			Possible	e Program Exceptions
орсо		FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING	PROTECTION SIGNIFICANCE
MNEM.	HEX.		(BYTES)		
LCDR	23	RR	2		OP 1 NOT ON HALF WORD BOUNDARY
·	Condition Codes			EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD
	IF RESULT = 0, SET TO 0 IF RESULT < 0, SET TO 1 IF RESULT > 0, SET TO 2 IF OVERFLOW, SET TO 3 UNCHANGED			FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER

### Function:

Causes the sign of the double-word contents of the operand 2 ( $r_2$ ) register to be reversed. The result is placed in the double-word operand 1 ( $r_1$ ) register.

**Explicit and Implicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	LCDR	r <sub>1</sub> ,r <sub>2</sub>

- The exponent and fraction are not changed.
- The contents of operand 2 (r<sub>2</sub>) remain unchanged.

# LCER

Floating Point

General				Possible	e Program Exceptions
OPCODE		FORMAT	OBJECT INST. LGTH.	ADDRESSING     PROTECTION     DATA (INVALID SIGN/DIGIT)     SIGNIFICANCE	
MNEM.	HEX.		(BYTES)		
LCER	33	RR	2		OP 1 NOT ON HALF WORD BOUNDARY
	Condition Codes			EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD
IF RE	■ IF RESULT = 0, SET TO 0 ■ IF RESULT < 0, SET TO 1 ■ IF RESULT > 0, SET TO 2 □ IF OVERFLOW, SET TO 3 □ UNCHANGED			FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE WORD BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE

### Function:

Causes the sign of the full-word contents of the operand  $2(r_2)$  register to be reversed. The result is placed in the full-word operand 1 ( $r_1$ ) register.

Explicit and Implicit Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	LCER	r <sub>1</sub> ,r <sub>2</sub>

- The exponent and fraction are not changed.
- The contents of operand 2 (r<sub>2</sub>) remain unchanged.

.

# LCHR

		General		Possible Program Exceptions		
OPCODE		FORMAT	OBJECT INST. LGTH.	■ ADDRESSING □ DATA (INVALID SIGN/DIGIT)	PROTECTION	
MNEM.	HEX.	,,, _	(BYTES)		SPECIFICATION:	
LCHR	9F03	S	4	DECIMAL OVERFLOW     EXECUTE	OP 1 NOT ON HALF WORD BOUNDARY	
	Condition Codes			EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY	
SET TO 0 SET TO 1 SET TO 2 SET TO 3 UNCHANGED				<ul> <li>FIXED-POINT DIVIDE</li> <li>FIXED-POINT OVERFLOW</li> <li>FLOATING-POINT DIVIDE</li> <li>OPERATION</li> </ul>	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE	

Function:

Loads the addressed channel with the partition code and offset for its associated channel control block.

**Explicit Format:** 

LABEL	$\triangle$ operation $\triangle$	OPERAND
[symbol]	LCHR	d <sub>2</sub> (b <sub>2</sub> )

Implicit Format:

LABEL	$\Delta$ operation $\Delta$		OPERAND	
[symbol]	LCHR	s <sub>2</sub>		



ł

# LCR

		General		Possible Program Exceptions	
OPCO	OPCODE		OBJECT INST. LGTH.	ADDRESSING     DATA (INVALID SIGN/DIGIT)	PROTECTION SIGNIFICANCE
MNEM.	HEX.	TYPE	(BYTES)	DECIMAL DIVIDE	SPECIFICATION:
LCR	13	RR	2	DECIMAL OVERFLOW     EXECUTE	OP 1 NOT ON HALF-WORD BOUNDARY
	Condition Codes			EXPONENT OVERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY
IF RE	$\blacksquare IF RESULT = 0, SET TO 0$ $\blacksquare IF RESULT < 0, SET TO 1$ $\blacksquare IF RESULT > 0, SET TO 2$ $\blacksquare IF OVERFLOW, SET TO 3$ $\square UNCHANGED$			<ul> <li>☐ FIXED-POINT DIVIDE</li> <li>■ FIXED-POINT OVERFLOW</li> <li>☐ FLOATING-POINT DIVIDE</li> <li>☐ OPERATION</li> </ul>	OP 2 NOT ON DOUBLE-WORD BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE

Function:


Causes the twos complement of the value of the contents of the operand 2 register  $(r_2)$  to be placed in the operand 1  $(r_1)$  register.

**Explicit and Implicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	LCR	r <sub>1</sub> ,r <sub>2</sub>

- The twos complement of the second operand is placed in the first operand location.
- A fixed-point overflow condition exists when the maximum negative number is complemented; the number remains unchanged. Zero remains unchanged under complementation.
- Operand 2 (r<sub>2</sub>) remains unchanged.

# LCTL



#### **Function:**

Loads the control registers starting with the operand 1 register and ending with the operand 3 register from contiguous full words in main storage starting at the operand 2 address.

**Explicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	LCTL	r <sub>1</sub> ,r <sub>3</sub> ,d <sub>2</sub> (b <sub>2</sub> )

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	LCTL	r <sub>1</sub> ,r <sub>3</sub> ,s <sub>2</sub>

UP-8914

### SPERRY UNIVAC OS/3 . ASSEMBLER

### LD

**Floating Point** 

		General		Possible Program Exceptions		
OPCODE		FORMAT	OBJECT INST. LGTH.	ADDRESSING DATA (INVALID SIGN/DIGIT)		
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE	SPECIFICATION:	
LD	<b>68</b>	RX	4	DECIMAL OVERFLOW	OP 1 NOT ON HALF-WORD BOUNDARY	
	Condition Codes			EXPONENT OVERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY	
F RE    F RE    F OV	SULT	= 0, SET TO <0, SET TO >0, SET TO OW, SET TO	1	FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE	

Function:

Causes the contents of a double word in storage specified by operand 2 to be placed in the double word in the operand 1  $(r_1)$  register.

**Explicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	LD	r <sub>1</sub> ,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )


Implicit Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	LD	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

**Operational Consideration:** 

The contents of operand 2 remain unchanged.

LDA



### Function:

Loads the address of a directive, in logical address form, in the operand 1 register. The directive address is located in main storage as specified by operand 2.

**Explicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	LDA	r <sub>1</sub> ,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )

Implicit Format:


LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	LDA	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

UP-8914

#### SPERRY UNIVAC OS/3 ASSEMBLER

### LDR

Floating Point



Function:

Causes the contents of the double word in the operand 2 ( $r_2$ ) register to be placed in the double word in the operand 1 ( $r_1$ ) register.

Explicit and Implicit Format:


LABEL		OPERAND
[symbol]	LDR	r <sub>1</sub> ,r <sub>2</sub>

**Operational Consideration:** 

The contents of operand 2 (r<sub>2</sub>) remain unchanged.

LE

**Floating Point** 



Function:

Causes the contents of a full word in storage specified by operand 2 to be placed in a full word in the operand 1  $(r_1)$  register.

**Explicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	LE	r <sub>1</sub> ,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )

**Implicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	LE	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

**Operational Consideration:** 

The contents of operand 2 remain unchanged.

2-87

.

### LER

Floating Point

	General			Possible Program Exceptions	
OPCO		FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING	
MNEM.	HEX.		(BYTES)		
LER	38	RR	2		OP 1 NOT ON HALF WORD BOUNDARY
	Condition Codes			EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY
□ IF RESULT = 0, SET TO 0 □ IF RESULT < 0, SET TO 1 □ IF RESULT > 0, SET TO 2 □ IF OVERFLOW, SET TO 3 ■ UNCHANGED			1	FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE

Function:

Causes the contents of a full word in the operand 2 ( $r_2$ ) register to be placed in a full word in the operand 1 ( $r_1$ ) register.

**Explicit and Implicit Format:** 

	$\Delta$ OPERATION $\Delta$		OPERAND		
[symbol]	LER	r <sub>1</sub> ,r <sub>2</sub>		•	

**Operational Consideration:** 

The contents of operand 2 (r<sub>2</sub>) remain unchanged.

LH

	General			Possible	e Program Exceptions
OPCC	r	FORMAT TYPE	OBJECT INST. LGTH. (BYTES)	ADDRESSING	<ul> <li>PROTECTION</li> <li>SIGNIFICANCE</li> <li>SPECIFICATION:</li> </ul>
LH	48	RX	4	DECIMAL OVERFLOW	<ul> <li>NOT A FLOATING-POINT REGISTER</li> <li>OP 1 NOT ON HALF-WORD BOUNDARY</li> </ul>
	Condition Codes			EXPONENT OVERFLOW     EXPONENT UNDERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY
	F RESULT = 0, SET TO 0    F RESULT < 0, SET TO 1    F RESULT > 0, SET TO 2    F OVERFLOW, SET TO 3  UNCHANGED			FIXED-POINT DIVIDE FIXED-POINT OVERFLOW FLOATING-POINT DIVIDE OPERATION	OP 2 NOT ON DOUBLE-WORD     BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE

Function:

Causes the contents of operand 2, a half word in main storage, to be expanded and placed in the operand 1 register  $(r_1)$ .

Explicit Format:


	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	LH	$r_1, d_2(x_2, b_2)$

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	LH	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

- Operand 2 is a half word in main storage on a half-word boundary.
- The contents of operand 2 remain unchanged.
- Operand 2 is placed in the register of operand 1 (r<sub>1</sub>) and then is expanded to a full word by propagating the sign bit through the most significant bits.

### LIA



Function:

Translates the 24-bit absolute address specified by operand 2 into directive address format and loads that address into the operand 1 register.

**Explicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	LIA	$r_1, d_2(x_2, b_2)$

Implicit Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	LIA	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

LM

		General		Possible	e Program Exceptions
OPCO MNEM.	DE HEX.	FORMAT TYPE	OBJECT INST. LGTH. (BYTES)	ADDRESSING	PROTECTION SIGNIFICANCE SPECIFICATION:
LM	98	RS	4		OP 1 NOT ON HALF-WORD BOUNDARY
	Condition Codes			EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD
IF RE	$\Box \text{ IF RESULT = 0, SET TO 0}$ $\Box \text{ IF RESULT < 0, SET TO 1}$ $\Box \text{ IF RESULT > 0, SET TO 2}$ $\Box \text{ IF OVERFLOW, SET TO 3}$ $\Box \text{ UNCHANGED}$			FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE WORD BOUNDARY  OP 1 NOT EVEN NUMBERED REGISTER  OP 2 NOT ODD NUMBERED REGISTER  NONE

#### Function:

Causes the contents of operand 2, one or more full words in main storage, to be placed in the registers of operand 1 ( $r_1$ ) through operand 3 ( $r_3$ ).

**Explicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	LM	r <sub>1</sub> ,r <sub>3</sub> ,d <sub>2</sub> (b <sub>2</sub> )

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	LM	r <sub>1</sub> ,r <sub>3</sub> ,s <sub>2</sub>
•		

- The general registers, starting with the register specified by operand 1 (r<sub>1</sub>) and ending with the register specified by operand 3 (r<sub>3</sub>), are loaded with full words from main storage, beginning with the address specified by operand 2.
- The registers are loaded in ascending numeric sequence, beginning with the register specified by operand 1 (r<sub>1</sub>) and continuing through the register specified by operand 3 (r<sub>3</sub>).

LM

- One register may be loaded by specifying the same register for both operand 1 (r<sub>1</sub>) and operand 3 (r<sub>3</sub>).
- If the register specified by operand 3 (r<sub>3</sub>) is lower than the register specified by operand 1 (r<sub>1</sub>), then the register specified by operand 1 (r<sub>1</sub>) and all registers with a number greater than operand 1 (r<sub>1</sub>) plus the register specified by operand 3 (r<sub>3</sub>) and all registers with a number less than operand 3 (r<sub>3</sub>) are loaded.
- The contents of operand 2, in main storage, remain unchanged. Operand 2 must be on a full-word boundary.

LNDR

**Floating Point** 

		General		Possible	e Program Exceptions
OPCODE		FORMAT	OBJECT INST. LGTH.	ADDRESSING     DATA (INVALID SIGN/DIGIT)	PROTECTION SIGNIFICANCE
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE	SPECIFICATION:
LNDR	21	RR	2		OP 1 NOT ON HALF-WORD BOUNDARY
Condition Codes			5	EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD
	FRESULT = 0, SET TO 0 FRESULT < 0, SET TO 1 FRESULT > 0, SET TO 2 FRESULT > 0, SET TO 2 FRESULT > 0, SET TO 3 UNCHANGED			FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE

#### Function:

Causes the sign of the double word in the operand 2 ( $r_2$ ) register to be made negative. The result is placed in the double-word register specified by operand 1 ( $r_1$ ).

**Explicit and Implicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$		OPERAND	
[symbol]	LNDR	r <sub>1</sub> ,r <sub>2</sub>		

- Operand 2 (r<sub>2</sub>) is made negative even if the fraction is zero.
- The exponent and fraction are not changed.
- The contents of operand 2 (r<sub>2</sub>) remain unchanged.

#### SPERRY UNIVAC OS/3 ASSEMBLER

### LNER

Floating Point

		General		Possible	Program Exceptions
OPCO	L.	FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING     DATA (INVALID SIGN/DIGIT)     DECIMAL DIVIDE	PROTECTION SIGNIFICANCE SPECIFICATION:
MNEM.	HEX. 31	RR	(BYTES)		NOT A FLOATING-POINT REGISTER
	Condition Codes			EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY
	■ IF RESULT = 0, SET TO 0 ■ IF RESULT < 0, SET TO 1 □ IF RESULT > 0, SET TO 2 □ IF OVERFLOW, SET TO 3 □ UNCHANGED			FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER

#### Function

Causes the sign of a full word in the operand  $2(r_2)$  register to be made negative. The result is placed in a full word in the register specified by operand  $1 (r_1)$ .

Explicit and Implicit Format.

LABEL		OPERAND
[symbol]	LNER	r <sub>1</sub> ,r <sub>2</sub>
		•

- Operand 2 (r<sub>2</sub>) is made negative even if the fraction is zero.
- The exponent and fraction are not changed.
- The contents of operand 2 (r<sub>2</sub>) remain unchanged.

# LNR

		General	· · · · · ·	Possible	e Program Exceptions
OPCC	1	FORMAT TYPE	OBJECT INST. LGTH. (BYTES)	ADDRESSING     DATA (INVALID SIGN/DIGIT)     DECIMAL DIVIDE	PROTECTION SIGNIFICANCE SPECIFICATION:
LNR	11	RR	2	DECIMAL OVERFLOW	NOT A FLOATING-POINT REGISTER     OP 1 NOT ON HALF-WORD BOUNDARY     OP 2 NOT ON HALF-WORD BOUNDARY
Condition Codes		S	EXPONENT OVERFLOW     EXPONENT UNDERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON FULL-WORD BOUNDARY	
■ IF RESULT = 0, SET TO 0 ■ IF RESULT $\leq 0$ , SET TO 1 □ IF RESULT $\geq 0$ , SET TO 2 □ IF OVERFLOW, SET TO 3 □ UNCHANGED			) 1 ) 2	FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE

Function:

Causes the twos complement of the absolute value of the contents of the operand 2 and register  $(r_2)$  to be placed in the operand 1  $(r_1)$  register.

Explicit and Implicit Format:

LABEL	$\triangle$ OPERATION $\triangle$		OPERAND
[symbol]	LNR	r <sub>1</sub> ,r <sub>2</sub>	

- The twos complement of the absolute value of the second operand (r<sub>2</sub>) is placed in the first operand (r<sub>1</sub>) location.
- The operation complements positive numbers; negative numbers and zero remain unchanged.
- Operand 2 (r<sub>2</sub>) remains unchanged.

# LPDR

**Floating Point** 

		General		Possible	e Program Exceptions
OPCO MNEM.	r	FORMAT TYPE	OBJECT INST. LGTH. (BYTES)	ADDRESSING     DATA (INVALID SIGN/DIGIT)     DECIMAL DIVIDE	PROTECTION     SIGNIFICANCE     SPECIFICATION:
LPDR	20	RR	2	DECIMAL OVERFLOW     EXECUTE     EXPONENT OVERFLOW	NOT A FLOATING-POINT REGISTER     OP 1 NOT ON HALF-WORD BOUNDARY     OP 2 NOT ON HALF-WORD BOUNDARY
IF RE	Condition Codes			EXPONENT UNDERFLOW	OP 2 NOT ON FULL-WORD BOUNDARY
	SULT SULT	<0, SET TC >0, SET TC OW, SET TO	) 1 ) 2	FIXED-POINT OVERFLOW FLOATING-POINT DIVIDE OPERATION	BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE

Function:

Causes the sign of the double word in the operand 2 ( $r_2$ ) register to be positive. The result is placed in the double word of the operand 1 ( $r_1$ ) register.


**Explicit and Implicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	LPDR	r <sub>1</sub> ,r <sub>2</sub>

- The exponent and fraction are not changed.
- The contents of operand 2 (r<sub>2</sub>) remain unchanged.

LPER

**Floating Point** 



#### Function:

Causes the sign of a full word in the operand 2 ( $r_2$ ) register to be positive. The result is placed in a full word of the operand 1 ( $r_1$ ) register.

**Explicit and Implicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	LPER	r <sub>1</sub> ,r <sub>2</sub>

- The exponent and fraction are not changed.
- The contents of operand 2 (r<sub>2</sub>) remain unchanged.

#### SPERRY UNIVAC OS/3 ASSEMBLER

#### 2-98

### LPR

		General		Possible Program Exceptions		
OPCO	DE	FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING	PROTECTION SIGNIFICANCE	
MNEM.	HEX.	1175	(BYTES)	DECIMAL DIVIDE	SPECIFICATION:	
LPR	10	RR	2		OP 1 NOT ON HALF-WORD BOUNDARY	
	Condition Codes			EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY	
IF RE	IF RESULT = 0, SET TO 0 IF RESULT $\leq$ 0, SET TO 1 IF RESULT $\geq$ 0, SET TO 2 IF OVERFLOW, SET TO 3 UNCHANGED			FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE	

**Function:** 

Causes the absolute value of the contents of the operand 2 register  $(r_2)$  to be placed in the operand 1  $(r_1)$  register.

Explicit and Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	LPR	r <sub>1</sub> ,r <sub>2</sub>

- Positive numbers remain unchanged. When the second operand (r<sub>2</sub>) is negative, the twos complement is placed in the first operand (r<sub>1</sub>) location.
- A fixed-point overflow condition exists and the number remains unchanged when the maximum negative number is complemented.
- Operand 2 (r<sub>2</sub>) remains unchanged.

.

.

# LPSW

		General		Possible	Program Exceptions
OPCO MNEM.	DE HEX.	FORMAT TYPE	OBJECT INST. LGTH. (BYTES)	ADDRESSING	PROTECTION SIGNIFICANCE SPECIFICATION:
LPSW	82	S	4	DECIMAL OVERFLOW	NOT A FLOATING POINT REGISTER           OP 1 NOT ON HALF WORD BOUNDARY
Condition Codes			s	EXPONENT OVERFLOW	OP 2 NOT ON HALF WORD BOUNDARY
□ IF RESULT = 0, SET TO 0 □ IF RESULT < 0, SET TO 1 □ IF RESULT > 0, SET TO 2 □ IF OVERFLOW, SET TO 3 ■ SEE NOTE				☐ FIXED-POINT DIVIDE ☐ FIXED-POINT OVERFLOW ☐ FLOATING-POINT DIVIDE ■ OPERATION	OP 2 NOT ON DOUBLE-WORD BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE

Function:

Replaces all or part of the current PSW.

Explicit Format:

LABEL	$\triangle$ OPERATION $\triangle$	OPERAND	
[symbol]	LPSW	d <sub>2</sub> (b <sub>2</sub> )	

Implicit Format:

LABEL	$\triangle$ OPERATION $\triangle$		OPERAND	
[symbol]	LPSW	s <sub>2</sub>		

### NOTE:

Condition code is set as specified in the new PSW loaded.

# LR

General				Possible Program Exceptions		
OPCODE		FORMAT TYPE	OBJECT INST. LGTH.	☐ ADDRESSING ☐ DATA (INVALID SIGN/DIGIT)	PROTECTION     SIGNIFICANCE	
MNEM.	HEX.	1172	(BYTES)	DECIMAL DIVIDE		
LR	18	RR	2	DECIMAL OVERFLOW     EXECUTE	OP 1 NOT ON HALF-WORD BOUNDARY	
	Cond	dition Code	s	EXPONENT OVERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD	
F RESULT = 0, SET TO 0    F RESULT < 0, SET TO 1    F RESULT > 0, SET TO 2    F OVERFLOW, SET TO 3  UNCHANGED				FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	<ul> <li>OP 2 NOT ON DOUBLE-WORD BOUNDARY</li> <li>OP 1 NOT EVEN NUMBERED REGISTER</li> <li>OP 1 NOT ODD NUMBERED REGISTER</li> <li>NONE</li> </ul>	

Function:

Causes the contents of the register specified by operand 2  $(r_2)$  to be loaded into the register specified by operand 1  $(r_1)$ .

**Explicit and Implicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	LR	r <sub>1</sub> ,r <sub>2</sub>

- The contents of the register specified by operand 2 (r<sub>2</sub>) are loaded into the register specified by operand 1 (r<sub>1</sub>).
- The contents of the register specified by operand 2 (r<sub>2</sub>) remain unchanged.

LRC

[		General		Possible Program Exceptions		
OPCC		FORMAT TYPE	OBJECT INST. LGTH. (BYTES)	ADDRESSING	PROTECTION SIGNIFICANCE SPECIFICATION:	
LRC	830E	S	4		OP 1 NOT ON HALF-WORD BOUNDARY	
Condition Codes				EXPONENT OVERFLOW  FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	OP 2 NOT ON HALF-WORD BOUNDARY	
SET TO 0 SET TO 1 SET TO 2 SET TO 3 UNCHANGED					OP 2 NOT ON DOUBLE-WORD BOUNDARY  OP 2 NOT EVEN NUMBERED REGISTER  OP 1 NOT ODD NUMBERED REGISTER  NONE	

Function:

Calculates the parity on corresponding bits of every byte in a data block.

**Explicit Format:** 


.

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	LRC	d <sub>2</sub> (b <sub>2</sub> )

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	LRC	\$ <sub>2</sub>

### LRR



Function:

Loads the relocation register specified by operand 1 with data taken from the full word in main storage specified by operand 2.

**Explicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	LRR	r <sub>1</sub> ,d <sub>2</sub> (b <sub>2</sub> )

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	LRR	r <sub>1</sub> ,\$ <sub>2</sub>

.

LTDR

Floating Point

General				Possible	e Program Exceptions	
	OPCODE FORMAT INS		OBJECT INST. LGTH. (BYTES)	ADDRESSING     DATA (INVALID SIGN/DIGIT)     DECIMAL DIVIDE	PROTECTION SIGNIFICANCE SPECIFICATION:	
LTDR	нех. 22	RR		DECIMAL OVERFLOW	NOT A FLOATING-POINT REGISTER	
Condition Codes				EXECUTE	OP 1 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY	
IF RESULT = 0, SET TO 0 IF RESULT < 0, SET TO 1 IF RESULT > 0, SET TO 2 IF OVERFLOW, SET TO 3 UNCHANGED			) 1 ) 2	FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE	

#### **Function:**

Causes the double-word contents of the operand 2  $(r_2)$  register to be placed in the double-word operand 1  $(r_1)$  register. The condition code is set by this instruction.

.

**Explicit and Implicit Format:** 

LABEL	$\Delta$ operation $\Delta$		OPERAND	
[symbol]	LTDR	r <sub>1</sub> ,r <sub>2</sub>		

- The contents of operand 2 (r<sub>2</sub>) remain unchanged.
- When the same register is specified by operand 1 (r<sub>1</sub>) and operand 2 (r<sub>2</sub>), the operation is equivalent to a test without data movement.

#### SPERRY UNIVAC OS/3 ASSEMBLER

### LTER

**Floating Point** 

General				Possible Program Exceptions		
OPCODE		FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING     DATA (INVALID SIGN/DIGIT)	PROTECTION SIGNIFICANCE	
MNEM.	HEX.	1176	(BYTES)	DECIMAL DIVIDE	SPECIFICATION:	
LTER	32	RR	2		OP 1 NOT ON HALF-WORD BOUNDARY	
Condition Codes				EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD	
IF RESULT = 0, SET TO 0 IF RESULT < 0, SET TO 1 IF RESULT > 0, SET TO 2 IF OVERFLOW, SET TO 3 UNCHANGED			) 1 ) 2	FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE	

### Function:

Causes the contents of a full word in the operand 2 ( $r_2$ ) register to be placed in a full word in the operand 1 ( $r_1$ ) register. The condition code is set by this instruction.

**Explicit and Implicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	LTER	r <sub>1</sub> ,r <sub>2</sub>

**Operational Considerations:** 

- The contents of operand 2 (r<sub>2</sub>) remain unchanged.
- When the same register is specified by operand 1 (r<sub>1</sub>) and operand 2 (r<sub>2</sub>), the operation is equivalent to a test without data movement.

2-104

LTR

General				Possible Program Exceptions	
OPCO	DE	FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING     DATA (INVALID SIGN/DIGIT)	PROTECTION SIGNIFICANCE
MNEM.	HEX.	1176	(BYTES)	DECIMAL DIVIDE	
LTR	12	RR	2		OP 1 NOT ON HALF-WORD BOUNDARY
Condition Codes			s	EXPONENT OVERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY
■ IF RESULT = 0, SET TO 0 ■ IF RESULT < 0, SET TO 1 ■ IF RESULT > 0, SET TO 2 ■ IF OVERFLOW, SET TO 3 ■ UNCHANGED			1	FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE

Function:

Causes the contents of the register specified by operand 2 ( $r_2$ ) to be loaded into the register specified by operand 1 ( $r_1$ ) and the condition code to be set to reflect the value contained in the registers.

**Explicit and Implicit Format:** 

LABEL	$\triangle$ OPERATION $\triangle$		OPERAND
[symbol]	LTR	r <sub>1</sub> ,r <sub>2</sub>	

- The contents of the register specified by operand 2 (r<sub>2</sub>) are loaded into the register specified by operand 1 (r<sub>1</sub>).
- The contents of the register specified by operand 2 (r<sub>2</sub>) remain unchanged.

M

General				Possible Program Exceptions		
ОРСС	1	FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING	PROTECTION SIGNIFICANCE SPECIFICATION:	
MNEM.	HEX.		(BYTES)	DECIMAL OVERFLOW	NOT A FLOATING-POINT REGISTER	
м	5C	RX	4		OP 1 NOT ON HALF-WORD BOUNDARY	
	Condition Codes			EXPONENT OVERFLOW     EXPONENT UNDERFLOW     FIXED-POINT DIVIDE     FIXED-POINT OVERFLOW     FLOATING-POINT DIVIDE     OPERATION	<ul> <li>OP 2 NOT ON HALF-WORD BOUNDARY</li> <li>OP 2 NOT ON FULL-WORD BOUNDARY</li> <li>OP 2 NOT ON DOUBLE-WORD BOUNDARY</li> <li>OP 1 NOT EVEN NUMBERED REGISTER</li> <li>OP 1 NOT ODO NUMBERED REGISTER</li> <li>NONE</li> </ul>	

Function:

Causes the contents of the odd register of the even-odd pair specified by operand  $1(r_1)$  to be multiplied by the contents of operand 2, a full word in main storage. The product is placed in the even-odd pair of registers specified by operand 1 ( $r_1$ ).

**Explicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	Μ	$r_1, d_2(x_2, b_2)$

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND		
[symbol]	M	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )		

**Operational Considerations:** 

- Both operands are treated as fixed-point, 32-bit signed integers.
- The contents of operand 2, the multiplier in a full word in main storage, remain unchanged.
- The product is treated as a 64-bit, fixed-point signed integer and occupies an even-odd register pair specified by operand 1 (r<sub>1</sub>).

,

М

- The multiplicand is first loaded into the odd-numbered register of the even-odd pair specified by operand 1 (r<sub>1</sub>). The content of the even-numbered register is ignored until replaced by the most significant 32 bits of the product.
- The sign of the product is determined algebraically.
- A specification exception results if operand 2 is not on a full-word boundary and also if operand 1 (r<sub>1</sub>) specifies an odd-numbered register.


UP-8914

#### SPERRY UNIVAC OS/3 ASSEMBLER

2-108

# MD

**Floating Point** 



### Function:

Causes the contents of the double word in the operand 1 ( $r_1$ ) register to be multiplied by the contents of a double word in main storage specified by operand 2. The normalized product is placed in the double word of the operand 1 ( $r_1$ ) register.

**Explicit Format:** 

LABEL		OPERAND	OPERAND		
[symbol	] MD	r <sub>1</sub> ,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )			

#### Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	MD	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

UP-8914

ŧ

٠

# MDR

**Floating Point** 

	General			Possible	e Program Exceptions
OPCO MNEM.		FORMAT TYPE	OBJECT INST. LGTH. (BYTES)	ADDRESSING     DATA (INVALID SIGN/DIGIT)     DECIMAL DIVIDE	PROTECTION     SIGNIFICANCE     SPECIFICATION:
MDR	2C	RR	2	DECIMAL OVERFLOW     EXECUTE	<ul> <li>NOT A FLOATING-POINT REGISTER</li> <li>OP 1 NOT ON HALF-WORD BOUNDARY</li> </ul>
	Condition Codes			EXPONENT OVERFLOW EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD
$ \begin{bmatrix} IF RESULT = 0, SET TO 0 \\ IF RESULT < 0, SET TO 1 \\ IF RESULT > 0, SET TO 2 \\ IF OVERFLOW, SET TO 3 \\ \\ \hline UNCHANGED \\ \end{bmatrix} $			) 1 ) 2	FIXED-POINT DIVIDE FIXED-POINT OVERFLOW FLOATING-POINT DIVIDE OPERATION	OP 2 NOT ON DOUBLE WORD     BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE

Function:

Causes the contents of the double word in the operand 1  $(r_1)$  register to be multiplied by the contents of the double word in the operand 2  $(r_2)$  register. The normalized product is placed in the double word of the operand 1  $(r_1)$  register.


Explicit and Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	MDR	r <sub>1</sub> ,r <sub>2</sub>



# ME

**Floating Point** 



Function:

Causes the contents of a full word in the operand 1 ( $r_1$ ) register to be multiplied by the contents of a full word in main storage specified by operand 2. The normalized product is placed in a full word of the operand 1 ( $r_1$ ) register.

**Explicit Format:** 


LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	ME	$r_{1},d_{2}(x_{2},b_{2})$

Implicit Format:

LABEL	$\triangle$ OPERATION $\triangle$	OPERAND
[symbol]	ME	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

MER

Floating Point



#### Function:

Causes the contents of a full word in the operand 1  $(r_1)$  register to be multiplied by the contents of a full word in the operand 2  $(r_2)$  register. The normalized product is placed in a full word in the operand 1  $(r_1)$  register.

**Explicit and Implicit Format:** 

	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	MER	r <sub>1</sub> ,r <sub>2</sub>

MH

		General		Possible	e Program Exceptions
OPCO	DE	FORMAT	OBJECT	ADDRESSING	PROTECTION SIGNIFICANCE
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE	SPECIFICATION:
MH	4C	RX	4	DECIMAL OVERFLOW	OP 1 NOT ON HALF-WORD BOUNDARY
	Condition Codes			EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY
	SULT	= 0, SET TO <0, SET TO >0, SET TO OW, SET TO D	) 1 ) 2	FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE

**Function:** 

Causes the contents of the register specified by operand 1 ( $r_1$ ) to be multiplied by the contents of operand 2, a half word in main storage. The product is placed in the register specified by operand 1 ( $r_1$ ).

**Explicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND		
[symbol]	мн	r <sub>1</sub> ,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )		

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	МН	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

- Operand 2 is expanded after being read from storage; then both operands are treated as fixed-point, 32-bit signed integers.
- The contents of operand 2, the multiplier, a half word in main storage, remain unchanged.
- The sign of the product is determined algebraically.
- If the multiplication results in a product that exceeds 32 bits, the high-order bits are ignored but the overflow condition is not indicated. The sign and value of the product may not be correct after overflow.
- A specification exception will result if operand 2 is not on a half-word boundary.

.

General				Possible Program Exceptions		
OPCO	DE	FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING	PROTECTION . SIGNIFICANCE SPECIFICATION:	
MNEM.	HEX.		(BYTES)			
MIO	81	RS	4		OP 1 NOT ON HALF-WORD BOUNDARY	
Condition Codes				EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY	
SET 1 SET 1 SET 1 SET 1	TO 1 TO 2 TO 3			FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTEF OP 1 NOT ODD NUMBERED REGISTER NONE	

Function:

Moves directives to and from a directive pool and moves buffers to and from a buffer pool.

**Explicit Format:** 

	$\Delta$ operation $\Delta$	OPERAND
[symbol]	MIO	r <sub>1</sub> ,r <sub>3</sub> ,d <sub>2</sub> (b <sub>2</sub> )

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	MIO	r <sub>1</sub> ,r <sub>3</sub> ,s <sub>2</sub>

.

### SPERRY UNIVAC OS/3 ASSEMBLER

### MP

		General		Possible Program Exceptions		
OPCO	DE HEX.	FORMAT TYPE	OBJECT INST. LGTH. (BYTES)	ADDRESSING DATA (INVALID SIGN/DIGIT)	PROTECTION SIGNIFICANCE SPECIFICATION:	
MP	FC	SS	6		NOT A FLOATING-POINT REGISTER     OP 1 NOT ON HALF-WORD BOUNDARY	
	Condition Codes			EXPONENT OVERFLOW     EXPONENT UNDERFLOW     FIXED-POINT DIVIDE     FIXED-POINT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD BOUNDARY	
IF RE	SULT	> 0, SET TO OW, SET TO	2	FLOATING-POINT DIVIDE     OPERATION	OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE	

Function:

Causes the contents of operand 1 to be multiplied by the contents of operand 2. The product is placed in the operand 1 location.

**Explicit Format:** 

LASEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	MP	$d_1(l_1,b_1),d_2(l_2,b_2)$

Implicit Format:

_	LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
	[symbol]	MP	s <sub>1</sub> (l <sub>1</sub> ),s <sub>2</sub> (l <sub>2</sub> )
		•	

- All signs and digits are checked for validity, and the sign of the product is determined algebraically.
- Operand 1 must be longer than operand 2.
- Operand 1 and operand 2 may overlap if their least significant bytes coincide.
- The size of the multiplier (operand 2) cannot be more than 15 digits and sign.

### MP

- The number of digits in the product is equal to the number of digits in the operands; therefore, the multiplicand (operand 1) must have a field of most significant zero digits to equal, in size, operand 2. The maximum product size is 31 digits. At least one most significant digit of the product field is zero.
- Data exception indicates one or more of the following conditions:
  - -- Invalid sign or digit code
  - Operand 1 has insufficient high-order zero digits.
  - --- Incorrect overlap

### MR

General				Possible Program Exceptions		
OPCODE		FORMAT	OBJECT INST. LGTH.	ADDRESSING     DATA (INVALID SIGN/DIGIT)	PROTECTION SIGNIFICANCE	
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE	SPECIFICATION:	
MR	10	RR	2		OP 1 NOT ON HALF-WORD BOUNDARY	
Condition Codes				EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD	
	SULT	= 0, SET TO < 0, SET TO > 0, SET TO OW, SET TO D	1	FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE	

Function:

Causes the contents of the odd register of the even-odd pair specified by operand 1 ( $r_1$ ) to be multiplied by the contents of the register specified by operand 2 ( $r_2$ ). The product is placed in the even-odd pair of registers specified by operand 1 ( $r_1$ ).

**Explicit and Implicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	MR	r <sub>1</sub> ,r <sub>2</sub>

- Both operands are treated as fixed-point, 32-bit signed integers.
- The contents of operand 2 (r<sub>2</sub>), the multiplier, remain unchanged.
- The product is treated as a 64-bit, fixed-point signed integer and occupies an even-odd register pair specified by operand 1 (r<sub>1</sub>).
- The multiplicand is first loaded into the odd-numbered register of the even-odd pair specified by operand 1 (r<sub>1</sub>). The content of the even-numbered register is ignored until replaced by the most significant 32 bits of the product.
- The sign of the product is determined algebraically.
- A specification exception results if operand 1 (r<sub>1</sub>) specifies an odd-numbered register.

MSS

### **Possible Program Exceptions** OBJECT ADDRESSING PROTECTION FORMAT INST. DATA (INVALID SIGN/DIGIT) SIGNIFICANCE LGTH. DECIMAL DIVIDE SPECIFICATION:

MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE	
MSS	E3	SS	6		OP 1 NOT ON HALF-WORD BOUNDARY
Condition Codes			)s	EXPONENT OVERFLOW	OP 2 NOT ON HALF WORD BOUNDARY OP 2 NOT ON FULL WORD BOUNDARY
SET TO 0				FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER
SET TO 2 SET TO 3				FLOATING-POINT DIVIDE     OPERATION	OP 1 NOT EVEN NUMBERED REGISTER
				-	

#### Function:

OPCODE

General

TYPE

Performs an operation specified by operand 1 on two operands indirectly specified by operand 2. The result is optionally put in the location specified by operand 1. The condition code is set according to the result. Program control, depending on the result, then passes either to the next sequential instruction or skips forward the number of half bytes specified by immediate operand 3, continuing with the instruction found there.

### **Explicit Format:**

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	MSS	$d_1(i_1,b_1),d_2(i_3,b_2)$

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	MSS	$s_1(i_1), s_2(i_3)$

- The immediate byte of operand 1 must be specified as a self-defining term within the range O<sub>16</sub>-B<sub>16</sub>. .
- Operand 2 must lie on a full-word boundary.
- Operand 3 can be specified as an absolute or relocatable expression. In neither case, however, must it exceed 15 half words (30 bytes) in value.



### SPERRY UNIVAC OS/3 ASSEMBLER

### 2-118

### MVC -

		General		Possible	e Program Exceptions
OPCO	DE	FORMAT	OBJECT INST. LGTH.	ADDRESSING	PROTECTION
MNEM.	HEX.	1776	(BYTES)	DECIMAL DIVIDE	
MVC	D2	SS	6		OP 1 NOT ON HALF-WORD BOUNDARY
	Condition Codes			EXPONENT OVERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD
	IF RESULT = 0, SET TO 0 IF RESULT < 0, SET TO 1 IF RESULT > 0, SET TO 2 IF OVERFLOW, SET TO 3 UNCHANGED			FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE

### **Function:**

Causes the contents of the field in main storage specified by operand 2 to be placed in the field in main storage specified by operand 1.

### **Explicit Format:**

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	MVC	$d_1(l,b_1),d_2(b_2)$

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$		OPERAND	
[symbol]	MVC	s <sub>1</sub> (I),s <sub>2</sub>		

- The transfer proceeds from left to right.
- The number of bytes transferred is specified by 1 in operand 1.
- The contents of operand 2 remain unchanged unless operand 1 and operand 2 overlap.
- If the number of bytes to be moved is not explicitly shown in operand 1, then the number will be equal to the length attribute of operand 1.

# **MVCL**

	General			Possible	Program Exceptions
OPCC	DE	FORMAT	OBJECT INST. LGTH.	ADDRESSING	PROTECTION
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE	SPECIFICATION:
MVCL	OE	RR	2	DECIMAL OVERFLOW	OP 1 NOT ON HALF-WORD BOUNDARY
	Condition Codes			EXPONENT OVERFLOW	OP 2 NOT ON HALF WORD BOUNDARY OP 2 NOT ON FULL WORD BOUNDARY
IF OP	IF OP 1 = OP 2, SET TO 0 IF OP 1 <op 1<br="" 2,="" set="" to="">IF OP 1 &gt;OP 3, SET TO 2 SET TO 3 ☐ UNCHANGED</op>			FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY  OP 1 NOT EVEN NUMBERED REGISTER OP 2 NOT EVEN NUMBERED REGISTER NONE

Function:

Moves data from the main storage area specified by operand 2 to the main storage area specified by operand 1.


**Explicit and Implicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	MVCL	r <sub>1</sub> ,r <sub>2</sub>

- Operands 1 and 2 must each specify the even-numbered register of an even-odd register pair. Within each operand, the even-numbered register contains the operand address, and the odd-numbered register, the operand length.
- When operand 2 is shorter than operand 1, a padding byte contained in operand 2 fills the remaining area of operand 1. When operand 2 is longer than operand 1, only as much of operand 2 as equals operand 1 in length is moved, starting at the operand 2 address.
- The instruction proceeds left to right, byte by byte.
- The instruction terminates, setting the condition code to 3, if destructive overlap would otherwise occur, that is, if a main storage location would be used as an operand 2 source byte after acting as an operand 1 destination byte.

### SPERRY UNIVAC OS/3 ASSEMBLER

### MVI



#### Function:

Causes the one byte of data used in the instruction as operand 2 to be moved into the one byte of main storage specified by operand 1.

**Explicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	MVI	d <sub>1</sub> (b <sub>1</sub> ),i <sub>2</sub>

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	MVI	s <sub>1</sub> ,i <sub>2</sub>

**Operational Considerations:** 

- The immediate data in the instruction, operand 2, must specify one byte of data.
- The length attribute of the field specified by operand 1 may be longer than one byte, but only the one byte addressed by operand 1 will be replaced by the immediate data (operand 2).

2-120

### MVN

	General			Possible	e Program Exceptions
OPCO MNEM.		FORMAT TYPE	OBJECT INST. LGTH. (BYTES)	ADDRESSING	
MVN	D1 Cond	SS lition Code	6 s	DECIMAL OVERFLOW EXECUTE EXPONENT OVERFLOW EXPONENT UNDERFLOW	NOT A FLOATING-POINT REGISTER         OP 1 NOT ON HALF-WORD BOUNDARY         OP 2 NOT ON HALF-WORD BOUNDARY         OP 2 NOT ON FULL-WORD BOUNDARY
	IF RESULT = 0, SET TO 0 IF RESULT < 0, SET TO 1 IF RESULT > 0, SET TO 2 IF OVERFLOW, SET TO 3			FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE

### **Function:**

Causes the least significant four bits (the digit or numeric field) of each byte specified by operand 2 to be moved to the least significant four bits of each byte of operand 1.

**Explicit Format:** 


LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	MVN	$d_1(l,b_1),d_2(b_2)$

**Implicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	MVN	s <sub>1</sub> (I),s <sub>2</sub>

- The four most significant bits of each byte (zone field) remain unchanged.
- The contents of operand 2 remain unchanged unless there is overlapping.
- Overlapping of operands is permitted.
- The number of bytes transferred is specified by 1 in operand 1.
- If the number of bytes to be moved is not explicitly shown in operand 1, then the number will be equal to the length attribute of operand 1.

### MVO



### Function:

Moves the contents of operand 2 to operand 1 with a 4-bit (half-byte) shift to the left.

Explicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	MVO	$d_1(l_1,b_1),d_2(l_2,b_2)$

**Implicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND	_
[symbol]	MVO	s <sub>1</sub> (l <sub>1</sub> ),s <sub>2</sub> (l <sub>2</sub> )	•

- This instruction proceeds from right to left.
- The operands are not checked for valid codes.
- Overlapping fields may occur. Unless the operands overlap, operand 2 and the least significant four bits of operand 1 remain unchanged.
- If the second operand is exhausted before the first operand, the remaining first operand field is zero filled. If the result exceeds the capacity of the first operand field, the remaining digits of the second operand are ignored. This operation, in effect, prefixes the least significant digit or sign of the first operand with the digits of the second operand.

MVZ

	General			Possible Program Exceptions		
OPCO	DE	FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING		
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE		
MVZ	D3	SS	6	DECIMAL OVERFLOW     EXECUTE	OP 1 NOT ON HALF-WORD BOUNDARY	
	Condition Codes			EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY	
☐ IF RESULT = 0, SET TO 0 ☐ IF RESULT < 0, SET TO 1 ☐ IF RESULT > 0, SET TO 2 ☐ IF OVERFLOW, SET TO 3 ☐ UNCHANGED			) 1 ) 2	FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE	

Function:

Causes the most significant four bits (the zone field) of each byte specified by operand 2 to be moved to the most significant four bits of each byte of operand 1.

**Explicit Format:** 


LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	MVZ	d <sub>1</sub> (I,b <sub>1</sub> ),d <sub>2</sub> (b <sub>2</sub> )

Implicit Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	MVZ	s <sub>1</sub> (l),s <sub>2</sub>

- The four least significant bits of each byte (digit field) remain unchanged.
- The contents of operand 2 remain unchanged unless there is overlapping.
- Overlapping of operands is permitted.
- The number of bytes transferred is specified by I in operand 1.
- If the number of bytes to be moved is not explicitly shown in operand 1, then the number will be equal to the length attribute of operand 1.

Ν



#### Function:

Causes a logical full-word AND operation to be performed on the contents of operand 1 ( $r_1$ ) and operand 2. The result is stored in the operand 1 ( $r_1$ ) register. Operand 2 is a full word in main storage.

**Explicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	N	r <sub>1</sub> ,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )

Implicit Format:

LABEL		OPERAND
[symbol]	N	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

- If the corresponding bit positions in both operand 1 and operand 2 contain 1, the resultant bit will be
   1. If either bit is zero, the resultant bit will be zero.
- The rules of operation for logical AND (N) are illustrated by the following truth table:

Ν

Operand 1	Operand 2	Result (Operand 1)
0	0	0
0	1	0
1	0	0
1	1	1


It is possible to clear selected bits in operand 1 (r<sub>1</sub>) by specifying zeros in the corresponding bit positions of operand 2.

Operand 2 must be on a full-word boundary.

### SPERRY UNIVAC OS/3 ASSEMBLER

2-126

NC



**Function:** 

Causes a logical AND operation to be performed on the contents of operand 1 and operand 2. Both operands are located in main storage. The result is stored in operand 1.

Explicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	NC	d <sub>1</sub> (I,b <sub>1</sub> ),d <sub>2</sub> (b <sub>2</sub> )

**Implicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	NC	s <sub>1</sub> (1),s <sub>2</sub>
(-))		~1 ···/~2

- If the corresponding bit positions in both operand 1 and operand 2 contain 1, the resultant bit will be 1. If either bit is zero, the resultant bit will be zero.
- The rules of operation for logical AND (NC) are illustrated by the following truth table:

NC


Operand 1	Operand 2	Result (Operand 1)
0	0	0
0	1	0
1	0	0
1	1	1

It is possible to clear selected bits in operand 1 by specifying zeros in the corresponding bit positions of operand 2.

The number of bytes involved in the AND instruction is specified by I in operand 1.

If the number of bytes to be used is not explicitly shown in operand 1, then the number will be equal to the length attribute of operand 1.

NI



Function:

Causes a logical AND operation to be performed on the contents of operand 1 (a byte in main storage) and operand 2 (a byte of immediate data in the instruction). The result is stored in operand 1.

Explicit Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symboi]	NI	d <sub>1</sub> (b <sub>1</sub> ),i <sub>2</sub>

**Implicit Format:** 

LABEL		OPERAND	
[symbol]	NI	s <sub>1</sub> ,i <sub>2</sub>	

- If the corresponding bit positions in both operand 1 and operand 2 contain 1, the resultant bit will be 1. If either bit is zero, the resultant bit will be zero.
- The rules of operation for logical AND (NI) are illustrated by the following truth table:

### SPERRY UNIVAC OS/3 ASSEMBLER

### 2-129

NI

Operand 1	Operand 2	Result (Operand 1)
0	0	0
0	1	0
1	o	· 0
1	1	1,

It is possible to clear selected bits in operand 1 by specifying zeros in the corresponding bit positions of operand 2.

NR

	General			Possible	e Program Exceptions
OPCODE		OBJECT FORMAT INST. TYPE LGTH		ADDRESSING	PROTECTION SIGNIFICANCE
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE	SPECIFICATION:
NR	14	RR	2	DECIMAL OVERFLOW	OP 1 NOT ON HALF-WORD BOUNDARY
	Condition Codes		s	EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY
IF RE	Condition Codes IF, RESULT = 0, SET TO 0 IF RESULT ≠0, SET TO 1 IF RESULT >0, SET TO 2 IF OVERFLOW, SET TO 3 UNCHANGED		) 1 ) 2	FIXED POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE

Function:

Causes a logical AND operation to be performed on the contents of the registers specified by operand 1  $(r_1)$  and operand 2  $(r_2)$ . The result is stored in operand 1  $(r_1)$ .

Explicit and Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	NR	r <sub>1</sub> ,r <sub>2</sub>

**Operational Considerations:** 

- If the corresponding bit positions in both operand 1 (r<sub>1</sub>) and operand 2 (r<sub>2</sub>) contain 1, the resultant bit will be 1. If either bit is zero, the resultant bit will be zero.
- The rules of operation for logical AND (NR) are illustrated by the following truth table:

Operand 1	Operand 2	Result (Operand 1)
0	0	0
o	1	0
1	0	0
1	1	1

It is possible to clear selected bits in operand 1 by specifying zeros in the corresponding bit positions of operand 2.

		General		Possible	Program Exceptions
OPCC	r	FORMAT TYPE	OBJECT INST. LGTH. (BYTES)	ADDRESSING	PROTECTION SIGNIFICANCE SPECIFICATION:
0	56	RX	4		OP 1 NOT ON HALF-WORD BOUNDARY
	Condition Codes		S	EXPONENT OVERFLOW	OP 2 NOT ON HALF WORD BOUNDARY OP 2 NOT ON FULL WORD BOUNDARY
	SULT SULT /ERFL	= 0, SET TO ≠0, SET TO >0, SET TO OW, SET TO ED	) 1 . ) 2	FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE

### Function:

Causes a logical OR operation to be performed on the contents of operand 1  $(r_1)$  and operand 2, a full word in main storage. The result is stored in operand 1  $(r_1)$ .

**Explicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	0	r <sub>1</sub> ,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	0	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

- A bit position in the result is set to 1 if the corresponding bit positions in either or both operands contain 1; otherwise, the result bit position is set to zero.
- The rules of operation for logical OR (O) are illustrated by the following truth table:

0

Operand 1	Operand 2	Result (Operand 1)
0	0	0
0	1	1
1	0	1
1	1	1

• Operand 2 must be on a full-word boundary.

### SPERRY UNIVAC OS/3 ASSEMBLER

2-133

OC

		General		Possible	Program Exceptions
OPCO	DE	FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING	PROTECTION
MNEM.	HEX.		(BYTES)		
00	06	SS	6		OP 1 NOT ON HALF-WORD BOUNDARY
Condition Codes		S		OP 2 NOT ON HALF-WORD BOUNDAR OP 2 NOT ON FULL-WORD BOUNDAR OP 2 NOT ON DOUBLE-WORD	
IF 86	SULT SULT	= 0, SET TO ≠0, SET TO >0, SET TO OW, SET TO	1	FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE

Function:

Causes a logical OR operation to be performed on the contents of main storage specified by operand 1 and operand 2. The result is stored in operand 1.

**Explicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	ОС	$d_1(l,b_1),d_2(b_2)$

Implicit Format:

LABEL		OPERAND	
[symbol]	ос	s <sub>1</sub> (1),s <sub>2</sub>	

- A bit position in the result is set to 1 if the corresponding bit positions in either or both operands contain 1; otherwise, the result bit position is set to zero.
- The rules of operation for logical OR (OC) are illustrated by the following truth table:



. .....

00

	Operand 1	Operand 2	Results (Operand 1)
-	0	0	0
	0	1	1
	1	0	.1
	1	1	1

- The number of bytes used is specified by I in operand 1.
- If the number of bytes to be used is not explicitly shown in operand 1, then the number will be equal to the length attribute of operand 1.

.

01

		General		Possible	e Program Exceptions	
OPCC	DDE	OBJECT FORMAT INST. TYPE LGTH.		ADDRESSING	PROTECTION	
MNEM.	HEX.	1172	(BYTES)		SPECIFICATION:	
01	96	SI	4		OP 1 NOT ON HALF WORD BOUNDARY	
	Conc	lition Code	S	EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY	
IF RESULT = 0, SET TO 0 IF RESULT ≠ 0, SET TO 1 IF RESULT > 0, SET TO 2 IF OVERFLOW, SET TO 3 UNCHANGED				FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE	

Function:

1

1.4.2.4

Causes a logical OR operation to be performed on the contents of operand 1 (a byte in main storage) and operand 2 (a byte of immediate data in the instruction). The result is stored in operand 1.

**Explicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	<u> </u>	OPERAND	
[symbol]	01	d <sub>1</sub> (b <sub>1</sub> ),i <sub>2</sub>		

**Implicit Format:** 

LABEL	$\Delta$ operation $\Delta$	1	OPERAND	
[symbol]	01	s <sub>1</sub> ,i <sub>2</sub>		

**Operational Considerations:** 

A bit position in the result is set to 1 if the corresponding bit positions in either or both operands contain 1; otherwise, the result bit position is set to zero.

•

01

The rules of operation for logical OR (OI) are illustrated by the following truth table:

Operand 1	Operand 2	Result (Operand 1)
o	0	0
0	1	1
1	0	1
1	. 1	1

OR

		General		Possible Program Exceptions		
OPCODE		OBJECT FORMAT INST. TYPE LGTH.		ADDRESSING     DATA (INVALID SIGN/DIGIT)	PROTECTION SIGNIFICANCE	
MNEM.	HEX.	1116	(BYTES)	DECIMAL DIVIDE	SPECIFICATION:	
OR	16	RR	2		OP 1 NOT ON HALF WORD BOUNDARY	
Condition Codes				EXPONENT OVERFLOW	OP 2 NOT ON HALF WORD BOUNDARY OP 2 NOT ON FULL WORD BOUNDARY OP 2 NOT ON DOUBLE WORD	
■ IF RESULT = 0, SET TO 0 ■ IF RESULT $\neq$ 0, SET TO 1 □ IF RESULT $\geq$ 0, SET TO 2 □ IF OVERFLOW, SET TO 3 □ UNCHANGED			) 1 ) 2	FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	OP 2 NOT ON DOUBLE WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE	

### Function:

-

Causes a logical OR operation to be performed on the contents of the registers specified by operand 1 ( $r_1$ ) and operand 2 ( $r_2$ ). The result is stored in operand 1 ( $r_1$ ).

Explicit and Implicit Format:


LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	OR	r <sub>1</sub> ,r <sub>2</sub>

- A bit position in the result is set to 1 if the corresponding bit positions in either or both operands contain 1; otherwise, the result bit position is set to zero.
- The rules of operation for logical OR (OR) are illustrated by the following truth table:

Operand 1	Operand 2	Result (Operand 1)
0	0	0
0	1	1
1	0	1
1	1	1

### SPERRY UNIVAC OS/3 ASSEMBLER

# PACK



#### Function:

Converts the contents of operand 2 from the unpacked format to the packed format, which is placed in operand 1.

**Explicit Format:** 

LABEL	$\triangle$ OPERATION $\triangle$	OPERAND
[symbol]	PACK	$d_1(l_1,b_1), d_2(l_2,b_2)$

**Implicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	РАСК	s <sub>1</sub> (i <sub>1</sub> ),s <sub>2</sub> (i <sub>2</sub> )

- This instruction proceeds one byte at a time from right to left. The first byte operated on has its sign and digit reversed. (An F4 becomes 4F.) Each byte from then on has its zone removed and the digit half of the byte packed into the receiving area.
- If operand 2 does not completely fill operand 1, the remaining operand 1 field is zero filled.
- If the result exceeds the capacity of the operand 1 field, the remaining operand 2 digits are ignored.
- The operands are not checked for valid codes.
- Overlapping fields may occur; each resultant byte is processed after each operand byte.

PRB

ł

t

	General		Possible	e Program Exceptions
OPCODE	FORMAT	OBJECT INST. LGTH.	ADDRESSING DATA (INVALID SIGN/DIGIT)	PROTECTION     SIGNIFICANCE
MNEM. HEX.		(BYTES)	DECIMAL DIVIDE	SPECIFICATION:
PRB OC	BR	2	DECIMAL OVERFLOW	NOT A FLOATING POINT REGISTER
		2		
Con	dition Code	s	EXPONENT OVERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD
	.OW, SET TO	) 1 ) 2	<ul> <li>☐ FIXED-POINT DIVIDE</li> <li>☐ FIXED-POINT OVERFLOW</li> <li>☐ FLOATING-POINT DIVIDE</li> <li>■ OPERATION</li> </ul>	OP 2 NOT ON DOUBLE-WORD BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE

Function:

.

Moves the IORB specified by operand 2  $(r_2)$  to the IORB pool specified by operand 1  $(r_1)$ .

Explicit and Implicit Format:

LABEL	$\triangle$ OPERATION $\triangle$	OPERAND
[symbol]	PRB	r <sub>1</sub> ,r <sub>2</sub>

. .

RESET

General				Possible	e Program Exceptions	
OPCODE		FORMAT TYPE	OBJECT INST. LGTH.	T.		
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE	SPECIFICATION:	
RESET	8301	S	4		OP 1 NOT ON HALF-WORD BOUNDARY	
	Condition Codes			EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD	
	SET TO 0 SET TO 1 SET TO 2 SET TO 3 UNCHANGED			FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE	

Function:

Resets selected areas of the processor.

**Explicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	RESET	d <sub>2</sub> (b <sub>2</sub> )
INST3	RESET	44(3)

Implicit Format:

LABE	ι <b>ι</b> Δ			OPERAND	
[syml	[loc	RESET	s <sub>2</sub>		
INST	3	RESET	PLACE1		

S

	General			Possible Program Exceptions		
OPCODE FORMAT INST. TYPE LGTH.		INST.	ADDRESSING	PROTECTION		
MNEM.	HEX.		(BYTES)			
S	5B	RX	4	DECIMAL OVERFLOW	OP 1 NOT ON HALF-WORD BOUNDARY	
	Condition Codes			EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD	
IF RE	IF RESULT = 0, SET TO 0 IF RESULT < 0, SET TO 1 IF RESULT > 0, SET TO 2 IF OVERFLOW, SET TO 3 UNCHANGED			FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	OP 2 NOT ON DOUBLE-WORD BOUNDARY  OP 1 NOT EVEN NUMBERED REGISTER  OP 1 NOT ODD NUMBERED REGISTER  NONE	

### Function:

Causes the contents of operand 2, a full word in main storage, to be subtracted from the contents of the register specified by operand 1 ( $r_1$ ). The results are placed in the operand 1 ( $r_1$ ) register.

**Explicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	S	$r_1, d_2(x_2, b_2)$

### Implicit Format:


LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	S	r <sub>1</sub> ,s <sub>2</sub>

- The subtraction is performed by converting the number in operand 2 into a signed twos complement binary number and then algebraically adding it to the value in operand 1 (r<sub>1</sub>).
- The maximum fixed-point number that can be contained in a 32-bit register is 2,147,483,647(2<sup>31</sup>—1). The minimum number is -2,147,483,648(-2<sup>31</sup>). For decimal numbers outside this range, an overflow condition is produced.
- Operand 2 must be on a full-word boundary.
- The contents of operand 2 are not changed by the subtract (S) instruction.

#### 2-141

# SD

Floating Point



**Function:** 

Causes the contents of a double word in main storage specified by operand 2 to be algebraically subtracted from the contents of the double-word register specified by operand 1 ( $r_1$ ). The normalized difference is placed in the operand 1 ( $r_1$ ) register.

**Explicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	SD	r <sub>1</sub> ,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )

**Implicit Format:** 


LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	SD	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

**Operational Consideration:** 

The execution of the SD instruction is identical to that of the AD instruction, except that the sign of operand 2 is reversed before addition.

### SDR

**Floating Point** 



#### Function:

Causes the contents of the double-word register specified by operand 2 ( $r_2$ ) to be algebraically subtracted from the contents of the double-word register specified by operand 1 ( $r_1$ ). The normalized difference is placed in the operand 1 ( $r_1$ ) register.

**Explicit and Implicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	SDR	r <sub>1</sub> ,r <sub>2</sub>

**Operational Consideration:** 

The execution of the SDR instruction is identical to that of the ADR instruction, except that the sign of operand 2 (r<sub>2</sub>) is reversed before addition.

+

## SDV

General				Possible Program Exceptions		
OPCO	DE	FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING	PROTECTION SIGNIFICANCE	
MNEM.	HEX.	.,. 2	(BYTES)	DECIMAL DIVIDE	SPECIFICATION:	
SDV	9C02	S	4	DECIMAL OVERFLOW     EXECUTE	OP 1 NOT ON HALF-WORD BOUNDARY	
Condition Codes			S	EXPONENT OVERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY	
Condition Codes SET TO 0 SET TO 1 SET TO 2 SET TO 3 UNCHANGED			<ul> <li>☐ FIXED-POINT DIVIDE</li> <li>☐ FIXED-POINT OVERFLOW</li> <li>☐ FLOATING-POINT DIVIDE</li> <li>■ OPERATION</li> </ul>	<ul> <li>OP 2 NOT ON DOUBLE-WORD BOUNDARY</li> <li>OP 1 NOT EVEN NUMBERED REGISTER</li> <li>OP 1 NOT ODD NUMBERED REGISTER</li> <li>NONE</li> </ul>		

Function:

Enqueues a device on the designated channel device initiation queue for subsequent I/O operations.

**Explicit Format:** 

LABEL	$\triangle$ OPERATION $\triangle$		OPERAND	
[symbol]	SDV	d <sub>2</sub> (b <sub>2</sub> )		


Implicit Format:

LABEL	$\Delta$ operation $\Delta$		OPERAND	
[symbol]	SDV	s <sub>2</sub>		n - 18



### SE

**Floating Point** 



Function:

Causes the contents of a full word in main storage specified by operand 2 to be algebraically subtracted from a full word in the register specified by operand 1 ( $r_1$ ). The normalized difference is placed in the operand 1 ( $r_1$ ) register.

**Explicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	SE	$r_1, d_2(x_2, b_2)$

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	SE	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )


**Operational Consideration:** 

The execution of the SE instruction is identical to that of the AE instruction, except that the sign of operand 2 is reversed before addition.

### 2-145

## SER

**Floating Point** 



Function:

Causes the contents of a full word in the operand 2 ( $r_2$ ) register to be algebraically subtracted from a full word in the operand 1 ( $r_1$ ) register. The normalized difference is placed in a full word in the operand 1 ( $r_1$ ) register.

Explicit and Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	SER	r <sub>1</sub> ,r <sub>2</sub>

**Operational Consideration:** 

The execution of the SER instruction is identical to that of the AER instruction, except that the sign of operand 2 is reversed before addition.

-8914				SPERRY UNIVAC OS/3 ASSEMBLER	2-146
SH				``````````````````````````````````````	
	<u>-</u> -	General		Possibl	e Program Exceptions
орсо	DE	FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING	
MNEM	HEX.		(BYTES)	DECIMAL DIVIDE	SPECIFICATION:
L	1			DECIMAL OVERFLOW	NOT A FLOATING-POINT REGISTER

L		TYPE	LGTH.		
MNEM	HEX.		(BYTES)	DECIMAL DIVIDE	SPECIFICATION:
}				DECIMAL OVERFLOW	NOT A FLOATING-POINT REGISTER
SH	4B	RX	4	EXECUTE	OP 1 NOT ON HALF-WORD BOUNDARY
				EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY
l	Cond	lition Code	S	EXPONENT UNDERFLOW	OP 2 NOT ON FULL-WORD BOUNDARY
IF RE	SULT SULT	= 0, SET TO < 0, SET TO > 0, SET TO OW, SET TO D	D 1 D 2	FIXED-POINT DIVIDE FIXED-POINT OVERFLOW FLOATING-POINT DIVIDE OPERATION	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE

Function:

Causes the contents of operand 2, a half word in main storage, to be subtracted from the contents of the register specified by operand 1  $(r_1)$ . The results are to be placed in the operand 1  $(r_1)$  register.

**Explicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	SH	r <sub>1</sub> ,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	SH	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

- The subtraction is performed by converting the number in operand 2 into a signed twos complement binary number, expanded to a full word, and then algebraically adding it to the value in operand 1 (r<sub>1</sub>).
- The maximum fixed-point number that can be contained in 32-bit register is 2,147,483,647(2<sup>31</sup>---1); the minimum number is ---2,147,483,648(---2<sup>31</sup>). For decimal numbers outside this range, an overflow condition is produced.
- Operand 2 must be on a half-word boundary.
- The contents of operand 2 are not changed by the subtract half word (SH) instruction.

#### 2-147

SHL

		General		Possible	e Program Exceptions
OPCO	DE	FORMAT	OBJECT INST. LGTH.	ADDRESSING	PROTECTION SIGNIFICANCE
MNEM.	HEX.	,,,,	(BYTES)	DECIMAL DIVIDE	SPECIFICATION:
SHL	9B	RS	4		OP 1 NOT ON HALF WORD BOUNDARY
Condition Codes			S	EXPONENT OVERFLOW	OP 2 NOT ON HALF WORD BOUNDARY
SET	SET TO 0 SET TO 1 SET TO 2 SET TO 3 UNCHANGED			FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE

**Function**:

Shifts the operand 1 register or even-odd register pair right or left by the number of bits specified in bits 26-31 of the effective operand 2 address.

**Explicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	SHL	r <sub>1</sub> ,m <sub>3</sub> ,d <sub>2</sub> (b <sub>2</sub> )

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	SHL	r <sub>1</sub> ,m <sub>3</sub> ,s <sub>2</sub>

- Operand 3, bits 12—15 of the object instruction, forms a 4-bit mask that controls SHL operation as follows:
  - Bit 12 (X000): set to 0 for a noncircular shift; set to 1 for a circular shift.
  - Bit 13 (0X00): set to 0 for a left shift; set to 1 for a right shift.
  - Bit 14 (00X0): set to 0 to shift a single register; set to 1 to shift an even-odd register pair.
  - Bit 15 (000X): set to 0 to shift in 0's; set to 1 to shift in 1's.

SHL

- For an even-odd register pair, the user must specify the even-numbered register as operand 1.
- Operand 2 can be specified as a self-defining term.

SL

		General		Possible	Program Exceptions
OPCC		FORMAT TYPE	OBJECT INST. LGTH. (BYTES)	ADDRESSING DATA (INVALID SIGN/DIGIT) DECIMAL DIVIDE	PROTECTION SIGNIFICANCE SPECIFICATION:
SL	5F	RX	4		OP 1 NOT ON HALF-WORD BOUNDARY
SET SET	Condition Codes			EXECUTE EXPONENT OVERFLOW EXPONENT UNDERFLOW FIXED-POINT DIVIDE FIXED-POINT OVERFLOW FLOATING-POINT DIVIDE OPERATION	<ul> <li>OP 2 NOT ON HALF-WORD BOUNDARY</li> <li>OP 2 NOT ON FULL-WORD BOUNDARY</li> <li>OP 2 NOT ON DOUBLE-WORD BOUNDARY</li> <li>OP 1 NOT EVEN NUMBERED REGISTER</li> <li>OP 1 NOT ODD NUMBERED REGISTER</li> <li>NONE</li> </ul>

**Function:** 

Causes the contents of a full word in main storage specified by operand 2 to be subtracted logically from the contents of the operand 1  $(r_1)$  register. The difference is placed in operand 1  $(r_1)$ .

**Explicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	SL	r <sub>1</sub> ,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	SL	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

- The subtraction is performed by adding the twos complement of operand 2 to operand 1.
- All 32 bits of both operands are used.
- The contents of operand 2 remain unchanged.
- Operand 2 must be on a full-word boundary.



SL

2-150

The condition code is set:

- to 1 if result is not zero (no carryout of most significant bit position);

- to 2 if result is zero (carryout of most significant bit position); or

- to 3 if result is not zero (carryout of most significant bit position).

Code 0 is not used. A zero difference cannot be obtained without a carryout of the most significant bit position.

SLA

General				Possible	e Program Exceptions	
OPCC	DE.	FORMAT	OBJECT INST. LGTH.	DATA (INVALID SIGN/DIGIT)	PROTECTION	
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE		
SLA	8B	RS	4		OP 1 NOT ON HALF-WORD BOUNDARY	
Condition Codes			5	EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD	
FRESULT = 0, SET TO 0 FRESULT < 0, SET TO 1 FRESULT > 0, SET TO 2 FOVERFLOW, SET TO 3 UNCHANGED			) 1 ) 2	FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE	

Function:

Causes the 31-bit integer field in the register specified by operand 1 ( $r_1$ ) to be shifted left the number of bit positions specified by the six low-order bits of the second operand ( $s_2$ ) address.

**Explicit Format:** 

LABEL	$\Delta$ operation $\Delta$		OPERAND
[symbol]	SLA	r <sub>1</sub> ,d <sub>2</sub> (b <sub>2</sub> )	

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$		OPERAND
[symbol]	SLA	r <sub>1</sub> ,s <sub>2</sub>	

- The 31-bit integer of the first operand (r<sub>1</sub>) is shifted left the number of bit positions specified by the low-order six bits of the second operand address.
- The vacated low-order bit positions of the register are zero filled. The sign bit of the register remains unchanged.
- If a bit unlike the sign bit is shifted out of the high-order numeric bit position, a fixed-point overflow condition exists.

SLA

- For numbers with an absolute value of less than 2<sup>30</sup>, a left shift of one bit position is equivalent to multiplying the number by 2.
- A shift of 31 bits causes the entire integer to be shifted out of the register. When the entire integer field for a positive number has been shifted out, the register contains a value of zero. For a negative number, the register contains a value of -2<sup>31</sup>.
- A zero shift value provides a sign and magnitude test.

### SPERRY UNIVAC OS/3 ASSEMBLER

2-153

## SLDA

		General		Possible	e Program Exceptions
OPCO	DE	OBJECT FORMAT INST. TYPE LGTH.			PROTECTION SIGNIFICANCE
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE	SPECIFICATION:
SLDA	8F	RS	4	DECIMAL OVERFLOW	OP 1 NOT ON HALF-WORD BOUNDARY
	Condition Codes			EXPONENT OVERFLOW EXPONENT UNDERFLOW FIXED-POINT DIVIDE FIXED-POINT OVERFLOW FLOATING-POINT DIVIDE OPERATION	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE
IF RE	Condition Codes IF RESULT = 0, SET TO 0 IF RESULT $\leq 0$ , SET TO 1 IF RESULT $\geq 0$ , SET TO 2 IF OVERFLOW, SET TO 3 UNCHANGED				

**Function:** 

Causes the 63-bit integer field in the pair of registers specified by operand 1 (r<sub>1</sub>) to be shifted left the number of bit positions specified by the six low-order bits of the second operand (s<sub>2</sub>) address.

**Explicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	SLDA	r <sub>1</sub> ,d <sub>2</sub> (b <sub>2</sub> )

Implicit Format:


LABEL	$\triangle$ OPERATION $\triangle$	OPERAND
[symbol]	SLDA	r <sub>1</sub> ,s <sub>2</sub>

- Operand 1 (r<sub>1</sub>) must refer to an even-numbered register of an even-odd register pair.
- The contents of both registers, except the sign bit of the even register, are shifted as one 63-bit integer. The vacated low-order bit positions of the odd register are zero filled. The sign bit of the even register remains unchanged.
- If a bit unlike the sign bit is shifted out of the high-order numeric bit position of the even register, a fixed-point overflow condition exists.

SLDA

- A zero shift value in the double-shift operations provides a double-length sign and magnitude test.
- For numbers with an absolute value of less than 2<sup>30</sup>, a left shift of one bit position is equivalent to multiplying the number by 2.
- Shifting 63 bits causes the entire integer to be shifted out of the registers. When the entire integer field for a positive number has been shifted out, the register contains a value of zero. For a negative number, the register contains a value of -2<sup>3</sup>.

# SLDL



### Function:

Causes the contents of the double word in the pair of registers specified by operand 1 ( $r_1$ ) to be shifted left the number of bit positions specified by the least significant six bits of the operand 2 address.

**Explicit Format:** 

LABEL	$\triangle$ OPERATION $\triangle$	OPERAND
[symbol]	SLDL	r <sub>1</sub> ,d <sub>2</sub> (b <sub>2</sub> )

**Implicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$		OPERAND	
[symbol]	SLDL	r <sub>1</sub> ,s <sub>2</sub>		

- The vacated least significant bit positions of the registers are zero filled.
- Bits shifted out of the even-numbered register are lost.
- Operand 1 (r<sub>1</sub>) must refer to the even-numbered register of an even-odd register pair.

## SLL

General				Possible Program Exceptions		
OPCODE		FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING.	PROTECTION SIGNIFICANCE	
MNEM.	HEX.	111.4	(BYTES)	DECIMAL DIVIDE	SPECIFICATION:	
SLL	89	RS	4	DECIMAL OVERFLOW	OP 1 NOT ON HALF WORD BOUNDARY	
Condition Codes			S	EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD	
$\Box \text{ IF RESULT = 0, SET TO 0}$ $\Box \text{ IF RESULT < 0, SET TO 1}$ $\Box \text{ IF RESULT > 0, SET TO 2}$ $\Box \text{ IF OVERFLOW, SET TO 3}$ $\Box \text{ UNCHANGED}$				FIXED POINT DIVIDE  FIXED POINT OVERFLOW  FLOATING POINT DIVIDE  OPERATION	OP 2 NOT ON DOUBLE WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE	

### Function:

Causes a full word in operand 1  $(r_1)$  to be shifted left the number of bit positions specified by the least significant six bits of the operand 2 address.

**Explicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	SLL	r <sub>1</sub> ,d <sub>2</sub> (b <sub>2</sub> )

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	SLL	r <sub>1</sub> ,s <sub>2</sub>

- The vacated least significant bit positions of the register are zero filled.
- Bits shifted out of the register are lost.

# SLM

General				Possible Program Exceptions		
OPCC MNEM.		FORMAT TYPE	OBJECT INST. LGTH. (BYTES)	ADDRESSING DATA (INVALID SIGN/DIGIT) DECIMAL DIVIDE	PROTECTION SIGNIFICANCE SPECIFICATION:	
SLM	B8	RS	4	DECIMAL OVERFLOW     EXECUTE     EXPONENT OVERFLOW	<ul> <li>NOT A FLOATING-POINT REGISTER</li> <li>OP 1 NOT ON HALF-WORD BOUNDARY</li> <li>OP 2 NOT ON HALF-WORD BOUNDARY</li> </ul>	
	Cond	dition Code	s	EXPONENT UNDERFLOW	OP 2 NOT ON FULL-WORD BOUNDARY	
	SULT SULT	= 0, SET TO < 0, SET TO > 0, SET TO OW, SET TO ED	) 1 ) 2	<ul> <li>FIXED-POINT DIVIDE</li> <li>FIXED-POINT OVERFLOW</li> <li>FLOATING-POINT DIVIDE</li> <li>OPERATION</li> </ul>	OP 2 NOT ON DOUBLE-WORD BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE	

Function:

Causes the contents of operand 2, one or more full words in main storage, to be placed in the problem registers of operand 1 ( $r_1$ ) through operand 3 ( $r_3$ ).

Explicit Format:

•

LABEL	$\triangle$ operation $\triangle$	OPERAND
[symbol]	SLM	r <sub>1</sub> ,r <sub>3</sub> ,d <sub>2</sub> (b <sub>2</sub> )

Implicit Format:

	LABEL	$\Delta$ operation $\Delta$	OPERAND
·	[symbol]	SLM	r <sub>1</sub> ,r <sub>3</sub> ,s <sub>2</sub>



# SLR

		General		Possible	e Program Exceptions
OPCODE FORMAT		OBJECT INST. LGTH.	ADDRESSING     DATA (INVALID SIGN/DIGIT)     DESCRIPTION		
MNEM.	HEX.		(BYTES)		SPECIFICATION:
SLR	1F	RR	2		OP 1 NOT ON HALF-WORD BOUNDARY
	Condition Codes			EXPONENT OVERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY
SET TO 0 SET TO 1 SET TO 2 SET TO 3				FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER
SEE OPI	R. CO	NSIDERAT	IONS		NONE

Function:

Causes the contents of the operand 2  $(r_2)$  register to be subtracted logically from the contents of the operand 1  $(r_1)$  register. The difference is placed in operand 1  $(r_1)$ .

Explicit and Implicit Format:

	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	SLR	r <sub>1</sub> ,r <sub>2</sub>

**Operational Considerations:** 

- The subtraction is performed by adding the twos complement of operand 2 to operand 1.
- All 32 bits of both operands are used.
- The contents of operand 2 remain unchanged.
- The condition code is set to:
  - 1 if result is not zero (no carryout of most significant bit position);
  - 2 if result is zero (carryout of most significant bit position); or
  - 3 if result is not zero (carryout of most significant bit position).

Code O is not used. A zero difference cannot be obtained without a carryout of the most significant bit position.

SP

		General		Possibl	e Program Exceptions
OPCO	OPCODE FORMAT INST		OBJECT INST. LGTH.	ADDRESSING DATA (INVALID SIGN/DIGIT)	PROTECTION SIGNIFICANCE
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE	SPECIFICATION:
SP	FB	SS	6	DECIMAL OVERFLOW	OP 1 NOT ON HALF WORD BOUNDARY
	Condition Codes			EXPONENT OVERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY
IF RESULT = 0, SET TO 0 IF RESULT < 0, SET TO 1 IF RESULT > 0, SET TO 2 IF OVERFLOW, SET TO 3 UNCHANGED				FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE

Function:

Subtracts the contents of operand 2 from the contents of operand 1. The results are placed in operand 1.

**Explicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	SP	$d_1(l_1,b_1),d_2(l_2,b_2)$

**Implicit Format:** 

	$\Delta$ operation $\Delta$	OPERAND
[symbol]	SP	s <sub>1</sub> (l <sub>1</sub> ),s <sub>2</sub> (l <sub>2</sub> )

- Subtraction is accomplished by reversing the sign of operand 2 and performing a decimal add. The contents and sign of operand 2 are not affected by this operation.
- All signs and digits are checked for validity, and the sign of the result is determined algebraically.
- A zero result has a positive sign when the operation is completed without overflow.
- When most significant digits are lost because of overflow, the partial result has the sign that the correct result would have had.

SP

- If operand 2 is shorter than operand 1, operand 2 is extended with zero digits.
- An overflow condition results if the capacity of the operand 1 field is exceeded by the result or if the carryout of the most significant digit position of the result field is lost.
- Operand 1 and operand 2 may overlap if their least significant bytes coincide. Incorrect overlay will cause a data exception.

# SPM

		General		Possible	e Program Exceptions	
OPCODE		FORMAT	OBJECT INST. LGTH.	☐ ADDRESSING ☐ DATA (INVALID SIGN/DIGIT)	PROTECTION     SIGNIFICANCE	
MNEM.	HEX.		(BYTES)		SPECIFICATION:	
SPM	04	RR	2	DECIMAL OVERFLOW	Image: Not a floating-point register           Image: Op 1 NOT ON HALF-WORD BOUNDARY	
SET SET SET	Condition Codes  SET TO 0 SET TO 1 SET TO 2 SET TO 3 SEE OPER, CONSIDERATIONS			EXPONENT OVERFLOW  EXPONENT UNDERFLOW  FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	<ul> <li>OP 2 NOT ON HALF-WORD BOUNDARY</li> <li>OP 2 NOT ON FULL-WORD BOUNDARY</li> <li>OP 2 NOT ON DOUBLE-WORD</li> <li>BOUNDARY</li> <li>OP 1 NOT EVEN NUMBERED REGISTER</li> <li>OP 1 NOT ODD NUMBERED REGISTER</li> <li>NONE</li> </ul>	

Function:

Causes the program mask field (bits 34 through 39) of the current program status word (PSW) to be changed according to the contents of operand 1 ( $r_1$ ).

Explicit and Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	SPM	r <sub>1</sub>

- Bits 2 through 7 of the full-word contents of operand 1 (r<sub>1</sub>) replace the program mask field (bits 34 through 39) of the current PSW.
- Bits 0, 1, and 8 through 31 of r<sub>1</sub> are ignored.
- The condition code is set equal to bit positions 2 and 3 of the first operand.



## SR

		General		Possible	e Program Exceptions
OPCO		FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING     DATA (INVALID SIGN/DIGIT)     DECIMAL DIVIDE	PROTECTION SIGNIFICANCE SPECIFICATION:
MNEM.	нех. 1 <b>в</b>	RR	(BYTES) 2	DECIMAL DIVIDE	OP 1 NOT ON HALF-WORD BOUNDARY
	Condition Codes			EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY
IF RESULT = 0, SET TO 0 IF RESULT $\leq$ 0, SET TO 1 IF RESULT $\geq$ 0, SET TO 2 IF OVERFLOW, SET TO 3 UNCHANGED			) 1 ) 2	<ul> <li>FIXED-POINT DIVIDE</li> <li>FIXED-POINT OVERFLOW</li> <li>FLOATING-POINT DIVIDE</li> <li>OPERATION</li> </ul>	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE

Function:

Causes the contents of the operand 2 ( $r_2$ ) register to be subtracted from the contents of the operand 1 ( $r_1$ ) register. The results are placed in the operand 1 ( $r_1$ ) register.

Explicit and Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	SR	r <sub>1</sub> ,r <sub>2</sub>

- The subtraction is performed by converting the number in operand 2  $(r_2)$  into a signed twos complement binary number and then algebraically adding it to the value in operand 1  $(r_1)$ .
- The maximum fixed-point number that can be contained in a 32-bit register is 2,147,483,647(2<sup>31</sup>—1); the minimum number is -2,147,483,648(-2<sup>31</sup>). For decimal numbers outside this range, an overflow condition is produced.
- The contents of operand 2 (r<sub>2</sub>) are not changed by the subtract (SR) instruction.

# SRA

	General			Possible Program Exceptions		
OPCODE FORMAT OBJECT INST. TYPE LGTH. (BYTES)		INST. LGTH.	DATA (INVALID SIGN/DIGIT) DECIMAL DIVIDE	PROTECTION SIGNIFICANCE SPECIFICATION:		
SRA	8A	RS	4	DECIMAL OVERFLOW     EXECUTE     EXPONENT OVERFLOW	<ul> <li>NOT A FLOATING-POINT REGISTER</li> <li>OP 1 NOT ON HALF-WORD BOUNDARY</li> <li>OP 2 NOT ON HALF-WORD BOUNDARY</li> </ul>	
	Cond	lition Code	S	EXPONENT UNDERFLOW	OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD	
IF RESULT = 0, SET TO 0 IF RESULT $\leq$ 0, SET TO 1 IF RESULT $\geq$ 0, SET TO 2 IF OVERFLOW, SET TO 3 UNCHANGED				FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD     BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE	

Function:

Causes the 31-bit integer field in the register specified by operand 1 ( $r_1$ ) to be shifted right the number of bit positions specified by the six lower bits of the second operand ( $s_2$ ) address.

**Explicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND		
[symbol]	SRA	r <sub>1</sub> ,d <sub>2</sub> (b <sub>2</sub> )		

Implicit Format:


LABEL	$\triangle$ OPERATION $\triangle$	OPERAND		
[symbol]	SRA	r <sub>1</sub> ,s <sub>2</sub>		

- The 31-bit integer field of the first operand (r<sub>1</sub>) is shifted right the number of bit positions specified by the low-order six bits of the second operand address. The sign bit remains unchanged.
- The bits shifted out of the low-order bit position of the register are lost; the vacated high-order bit positions of the register are sign filled.

## SRA

- A right shift of one bit position is equivalent to division by 2 with rounding downward. When an even number is shifted right one position, the value of the field is that obtained by dividing the value by 2. When an odd number is shifted right one position, the value of the field is that obtained by dividing the next lower number by 2. For example, 5 shifted right by one bit position yields +2, whereas -5 yields -3.
- A shift of 31 bits causes the entire integer to be shifted out of the register. When the entire integer field of a positive number has been shifted out, the register contains a value of zero. For a negative number, the register contains a value of —1.
- A zero shift value provides a sign and magnitude test.

## SRDA



### Function:

Causes the 63-bit integer field in the pair of registers specified by operand 1 ( $r_1$ ) to be shifted right the number of bit positions specified by the six low-order bits of the second operand ( $s_2$ ) address.

**Explicit** Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND		
[symbol]	SRDA	r <sub>1</sub> ,d <sub>2</sub> (b <sub>2</sub> )		

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND		
[symbol]	SRDA	r <sub>1</sub> ,s <sub>2</sub>	. • .	


- Operand 1 (r<sub>1</sub>) must refer to an even-numbered register of an even-odd register pair.
- The contents of both registers, except the sign bit of the even register, are shifted as one 63-bit integer. The bits shifted out of the low-order bit position of the odd register are lost; the vacated high-order bit positions of the register pair are sign filled.
- A right shift of one bit position is equivalent to dividing the number by 2, without a remainder.
- Shifting 63 bits causes the entire integer to be shifted out of the register. When the entire integer field for a positive number has been shifted out, the register contains a value of zero. For a negative number, the register contains a value of —1.
- A zero shift value in the double-shift operations provides a double-length sign and magnitude test.

### SPERRY UNIVAC OS/3 ASSEMBLER

2-166

## SRDL

~



Function:

Causes the contents of the double word in the pair of registers specified by operand 1 ( $r_1$ ) to be shifted right the number of bit positions specified by the least significant six bits of the operand 2 address.

**Explicit Format:** 


LABEL	$\Delta$ operation $\Delta$	OPERAND		
[symbol]	SRDL	r <sub>1</sub> ,d <sub>2</sub> (b <sub>2</sub> )		

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND		
[symbol]	SRDL	r <sub>1</sub> ,s <sub>2</sub>		

- The vacated most significant bit positions of the registers are zero filled.
- Bits shifted out of the odd-numbered register are lost.
- Operand 1 (r<sub>1</sub>) must refer to the even-numbered register of an even-odd register pair.

SRL



### Function:

Causes a full word in operand 1  $(r_1)$  to be shifted right the number of bit positions specified by the least significant six bits of the operand 2 address.

**Explicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND		
[symbol]	SRL	r <sub>1</sub> ,d <sub>2</sub> (b <sub>2</sub> )		

**Implicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	SRL	r <sub>1</sub> ,s <sub>2</sub>

**Operational Considerations:** 


The vacated most significant bit positions of the register are zero filled.

Bits shifted out of the register are lost.

### SPERRY UNIVAC OS/3 ASSEMBLER

2-168

### SRP



#### Function:

Shifts a packed decimal number whose main storage location is addressed by operand 1 in the direction and the number of bytes specified by operand 2. For right shifts, the instruction rounds the decimal result according to the byte of immediate data contained in immediate operand 3.

**Explicit Format:** 

-	LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
	[symbol]	SRP	$d_1(1_1,b_1),d_2(b_2),i_3$

**Implicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND		
[symbol]	SRP	s <sub>1</sub> (1 <sub>1</sub> ),s <sub>2</sub> ,i <sub>3</sub>		

- Operand 2 forms an effective address, the low-order six bits of which specify the direction and extent of the shift. These six bits are taken as a digit, the high-order bit of which specifies the direction of the shift: 0 for a left shift, 1 for a right shift. The absolute value of the integer determines the number of bytes to be shifted. Shifts can range from a left shift of 31 bytes to a right shift of 32 bytes.
- The low-order four bits of the operand 1 area in main storage are unchanged by this instruction; data is shifted in or out from the high-order four bits of the low-order byte addressed.

SRP

- Zeros are shifted in to replace vacated digits.
- For a right shift, the value contained in immediate operand 3 is added to the last digit shifted out. A carry may result, in effect rounding the remaining data up to the next whole integer. Usual values for operand 3 are 0 (no rounding) and 5 (rounding).

Operand 2 may be a self-defining term.

### SSK\*

General				Possible Program Exceptions		
OPCODE		FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING	PROTECTION SIGNIFICANCE	
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE	SPECIFICATION:	
SSK	08	RR	2	DECIMAL OVERFLOW	OP 1 NOT ON HALF-WORD BOUNDARY	
	Conc	dition Code	S	EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY	
$\Box \text{ IF RESULT = 0, SET TO 0} \\ \Box \text{ IF RESULT < 0, SET TO 1} \\ \Box \text{ IF RESULT > 0, SET TO 2} \\ \Box \text{ IF OVERFLOW, SET TO 3} \\ \Box \text{ UNCHANGED}$				FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT-EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE	

Function:

Specifies storage protection blocks of 512 bytes or 1024 bytes.

.

**Explicit and Implicit Format:** 

LABEL	$\Delta$ operation $\Delta$		OPERAND	
[symbol]	SSK	r <sub>1</sub> , r <sub>2</sub>		•

<sup>\*</sup>SSK is a featured instruction. If this instruction is issued to a processor that does not have the control feature installed, an operation exception will result.

.

# SSM

	General			Possible Program Exceptions		
OPCO	DE	FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING	PROTECTION SIGNIFICANCE	
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE		
SSM	80	S	4	DECIMAL OVERFLOW     EXECUTE	OP 1 NOT ON HALF-WORD BOUNDARY	
	Cond	lition Code	s	EXPONENT OVERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY	
$  IF RESULT = 0, SET TO 0  IF RESULT < 0, SET TO 1  IF RESULT > 0, SET TO 2  IF OVERFLOW, SET TO 3  } $			) 1 ) 2	FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER	
UNCH	HANGE	ED				

Function:

Causes the system mask of the current PSW to be replaced by the first half word of the first operand (bits 0-7).

Explicit Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND	
[symbol]	SSM	d <sub>2</sub> (b <sub>2</sub> )	

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND	
[symbol]	SSM	s <sub>2</sub>	



.



# SSTM

		General		Possible	e Program Exceptions
OPCO	DE	FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING	PROTECTION
MNEM.	HEX.		(BYTES)		SPECIFICATION:
SSTM	BO	RS	4	DECIMAL OVERFLOW     EXECUTE	OP 1 NOT ON HALF-WORD BOUNDARY
	Condition Codes			EXPONENT OVERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD
$ \begin{array}{ c c } & \text{ IF RESULT = 0, SET TO 0} \\ \hline & \text{ IF RESULT < 0, SET TO 1} \\ \hline & \text{ IF RESULT > 0, SET TO 2} \\ \hline & \text{ IF OVERFLOW, SET TO 3} \\ \hline & \text{ UNCHANGED} \end{array} $			) 1 ) 2	<ul> <li>FIXED-POINT DIVIDE</li> <li>FIXED-POINT OVERFLOW</li> <li>FLOATING-POINT DIVIDE</li> <li>OPERATION</li> </ul>	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE

Function:

Causes the contents of the registers specified by operand 1 ( $r_1$ ) through operand 3 ( $r_3$ ) to be stored in operand 2, one or more full words in main storage.

**Explicit Format:** 

LABEL	$\triangle$ OPERATION $\triangle$	OPERAND
[symbol]	SSTM	r <sub>1</sub> ,r <sub>3</sub> ,d <sub>2</sub> (b <sub>2</sub> )

Implicit Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	SSTM	r <sub>1</sub> ,r <sub>3</sub> ,s <sub>2</sub>

-		General		Possible	e Program Exceptions
OPCO MNEM.	DE HEX.	FORMAT TYPE	OBJECT INST. LGTH. (BYTES)	ADDRESSING DATA (INVALID SIGN/DIGIT) DECIMAL DIVIDE	PROTECTION SIGNIFICANCE SPECIFICATION:
ST	50	RX	4		OP 1 NOT ON HALF WORD BOUNDARY
	Condition Codes			EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY
	☐ IF RESULT = 0, SET TO 0 ☐ IF RESULT < 0, SET TO 1 ☐ IF RESULT > 0, SET TO 2 ☐ IF OVERFLOW, SET TO 3 ■ UNCHANGED			FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE

Function:

Causes the contents of the operand 1 ( $r_1$ ) register to be stored in operand 2, a full word in main storage.

**Explicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	ST	$r_1, d_2(x_2, b_2)$

Implicit Format:

LABEL	$\triangle$ OPERATION $\triangle$	OPERAND	
[symbol]	ST	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )	

- The contents of the operand 1 (r<sub>1</sub>) register are not changed by the *store* (ST) instruction.
- Operand 2, a full word in main storage, must be on a full-word boundary.
- Operand 1 is the sending field; operand 2, the receiving field.

# STC

		General		Possibl	e Program Exceptions
OPCC	DDE	FORMAT TYPE	OBJECT INST. LGTH,	ADDRESSING	PROTECTION
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE	SPECIFICATION:
STC	42	RX	4		OP 1 NOT ON HALF-WORD BOUNDARY
	Condition Codes			EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD
	$\Box \text{ IF RESULT = 0, SET TO 0}$ $\Box \text{ IF RESULT < 0, SET TO 1}$ $\Box \text{ IF RESULT > 0, SET TO 2}$ $\Box \text{ IF OVERFLOW, SET TO 3}$ $\Box \text{ UNCHANGED}$			FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE

### Function:

Causes the least significant eight bits of the operand 1  $(r_1)$  register to be stored in a byte of main storage specified by operand 2.

Explicit Format:

.

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	STC	r <sub>1</sub> ,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	STC	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

### **Operational Considerations:**

The contents of operand 1 (r<sub>1</sub>) remain unchanged.

•

# STCM

		General		Possible	e Program Exceptions
OPCC	1	FORMAT TYPE	OBJECT INST. LGTH. (BYTES)	ADDRESSING	PROTECTION SIGNIFICANCE SPECIFICATION:
STCM	BE	RS	4	DECIMAL OVERFLOW	NOT A FLOATING-POINT REGISTER     OP 1 NOT ON HALF-WORD BOUNDARY
Condition Codes			S	EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY
IF RESULT = 0, SET TO 0    IF RESULT < 0, SET TO 1    IF RESULT > 0, SET TO 2    IF OVERFLOW, SET TO 3    UNCHANGED				FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	OP 2 NOT ON DOUBLE-WORD     BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE

Function:

Stores some or all of the contents of the operand 1 register to the main storage location starting at the operand 2 address. The mask specified by operand 3 controls the storage operation.

**Explicit Format:** 


LABEL	$\triangle$ OPERATION $\triangle$	OPERAND
[symbol]	STCM	r <sub>1</sub> ,m <sub>3</sub> ,d <sub>2</sub> (b <sub>2</sub> )

Implicit Format:

LABEL	$\triangle$ OPERATION $\triangle$	OPERAND
[symbol]	STCM	r <sub>1</sub> ,m <sub>3</sub> ,s <sub>2</sub>

- Operand 2 need not reside on a full-word boundary.
- Operand 3 must be specified as a self-defining term.

# STCTL



Function:

Stores the control registers starting with the operand 1 register and ending with the operand 3 register to contiguous full words in main storage starting at the operand 2 address.

**Explicit Format:** 


LABEL	$\triangle$ OPERATION $\triangle$	OPERAND
[symbol]	STCTL	r <sub>1</sub> ,r <sub>3</sub> ,d <sub>2</sub> (b <sub>2</sub> )

Implicit Format:

LABEL	$\triangle$ OPERATION $\triangle$	OPERAND
[symbol]	STCTL	r <sub>1</sub> ,r <sub>3</sub> ,s <sub>2</sub>

# STD

Floating Point



Function:

Causes the contents of the register specified by operand 1 ( $r_1$ ) to be placed in a double word in main storage specified by operand 2.

Explicit Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	STD	r <sub>1</sub> ,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )

**Implicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	STD	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

**Operational Considerations:** 


The contents of the operand 1 (r<sub>1</sub>) register remain unchanged.

#### SPERRY UNIVAC OS/3 ASSEMBLER

2-178

# STE

**Floating** Point



**Function:** 

Causes the contents of a full word in the register specified by operand 1 ( $r_1$ ) to be placed in a full word in main storage specified by operand 2.

**Explicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	STE	r <sub>1</sub> ,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )

**Implicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	STE	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

**Operational Consideration:** 

The contents of the operand 1 (r<sub>1</sub>) register remain unchanged.

UP-8914

		General		Possible Program Exceptions		
OPCC		FORMAT TYPE	OBJECT INST. LGTH. (BYTES)	ADDRESSING	PROTECTION SIGNIFICANCE SPECIFICATION:	
STEP	85	SI	4		OP 1 NOT ON HALF-WORD BOUNDARY	
	Cond	lition Code	5	EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 1 NOT ON FULL WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD	
SET TO 0 SET TO 1 SET TO 2 SET TO 3 UNCHANGED				FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE	

Function:

Moves the specified station one position forward or backward in the list whose list control block is addressed by operand 1. This instruction can also call a list control program.

Explicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	STEP	d <sub>1</sub> (b <sub>1</sub> ),i <sub>2</sub>

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	STEP	\$1, <sup>i</sup> 2

2-179

#### SPERRY UNIVAC OS/3 ASSEMBLER


# STH

		General		Possible Program Exceptions		
OPCODE		FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING	PROTECTION	
MNEM.	HEX.	1176	(BYTES)	DECIMAL DIVIDE	SPECIFICATION:	
STH	40	RX	4	DECIMAL OVERFLOW	OP 1 NOT ON HALF-WORD BOUNDARY	
	Condition Codes			EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY	
	SULT	= 0, SET TO < 0, SET TO > 0, SET TO OW, SET TO	) 1 ) 2	FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	OP 2 NOT ON DOUBLE-WORD BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE	

Function:

Causes the least significant 16 bits of the operand 1  $(r_1)$  register to be stored in operand 2, a half word in main storage.

**Explicit Format:** 



Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	STH	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

- The contents of the operand 1 (r<sub>1</sub>) register are not changed by the store half word (STH) instruction.
- Operand 2, a half word in main storage, must be on a half-word boundary.
- Operand 1 is the sending field, operand 2 the receiving field.

UP-8914

# STM

		General		Possible Program Exceptions		
OPCODE		FORMAT TYPE LGTH. (BYTES)		ADDRESSING	PROTECTION SIGNIFICANCE SPECIFICATION:	
STM	90	RS	4		OP 1 NOT A FLOATING-POINT REGISTER	
	Condition Codes			EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD	
	SULT	= 0, SET TO <0, SET TO >0, SET TO OW, SET TO ED	) 1 ) 2	FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT OOD NUMBERED REGISTER NONE	

#### Function:

Causes the contents of the registers specified by operand 1 ( $r_1$ ) through operand 3 ( $r_3$ ) to be stored in operand 2, one or more full words in main storage.

**Explicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	STM	r <sub>1</sub> ,r <sub>3</sub> ,d <sub>2</sub> (b <sub>2</sub> )

**Implicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol].	STM	r <sub>1</sub> ,r <sub>3</sub> ,s <sub>2</sub>

- The contents of the general registers starting with the register specified by operand 1 (r<sub>1</sub>) and ending with the register specified by operand 3 (r<sub>3</sub>) are stored in one or more full words in main storage beginning with the address specified by operand 2 (s<sub>2</sub>).
- The registers are used in ascending numeric sequence beginning with the register specified by operand 1 (r<sub>1</sub>) and continuing through the register specified by operand 3 (r<sub>3</sub>).
- One register may be stored by specifying the same register for both operand 1 (r<sub>1</sub>) and operand 3 (r<sub>3</sub>).

# STM

- If the register specified by operand 3 ( $r_3$ ) is lower than the register specified by operand 1 ( $r_1$ ) then the register specified by operand 1 ( $r_1$ ) and all registers with a number greater than operand 1 ( $r_1$ ), plus the register specified by operand 3 ( $r_3$ ) and all registers with a number less than operand 3 ( $r_3$ ), are stored.
- The contents of all registers used remain unchanged.
- Operand 2 (s<sub>2</sub>) must be on a full-word boundary.

UP-8914

.

### SPERRY UNIVAC OS/3 ASSEMBLER

# STR

t

		General		Possible Program Exceptions		
OPCO	DE HEX.	FORMAT	OBJECT INST. LGTH. (BYTES)	ADDRESSING     DATA (INVALID SIGN/DIGIT)     DECIMAL DIVIDE	PROTECTION SIGNIFICANCE SPECIFICATION:	
STR	03	RR	2	DECIMAL OVERFLOW	NOT A FLOATING-POINT REGISTER     OP 1 NOT ON HALF-WORD BOUNDARY	
	Condition Codes			EXPONENT OVERFLOW	OP 2 NOT ON HALF WORD BOUNDARY     OP 2 NOT ON FULL WORD BOUNDARY     OP 2 NOT ON DOUBLE WORD	
SET TO 0 SET TO 1 SET TO 2 SET TO 3				FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY      OP 1 NOT EVEN NUMBERED REGISTER      OP 1 NOT ODD NUMBERED REGISTER      NONE	

Function:

Controls internal timer register.

Explicit and Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	STR	r <sub>1</sub> , r <sub>2</sub>

# STRR

General Possible				e Program Exceptions		
OPCODE		OBJECT FORMAT INST. TYPE LGTH.		ADDRESSING	PROTECTION SIGNIFICANCE	
MNEM.	HEX.	,,,,_	(BYTES)	DECIMAL DIVIDE	SPECIFICATION:	
STRR	A2	RS	4	C DECIMAL OVERFLOW	OP 1 NOT ON HALF-WORD BOUNDARY	
	Condition Codes			EXPONENT OVERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY	
	□ IF RESULT = 0, SET TO 0 □ IF RESULT < 0, SET TO 1 □ IF RESULT > 0, SET TO 2 □ IF OVERFLOW, SET TO 3 ■ UNCHANGED			<ul> <li>FIXED-POINT DIVIDE</li> <li>FIXED-POINT OVERFLOW</li> <li>FLOATING-POINT DIVIDE</li> <li>OPERATION</li> </ul>	OP 2 NOT ON DOUBLE-WORD BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE	

Function:

Stores the relocation register specified by operand 1 to the main storage full word specified by operand 2.

**Explicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	STRR	r <sub>1</sub> ,d <sub>2</sub> (b <sub>2</sub> )

Implicit Format:

LABEL	$\triangle$ OPERATION $\triangle$	OPERAN	ND
[symbol]	STRR	r <sub>1</sub> ,s <sub>2</sub>	

# STS

		General		Possible Program Exceptions		
OPCODE FORMAT INST. TYPE LGTH.		INST.	ADDRESSING			
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE	SPECIFICATION:	
STS	8302	S	4		OP 1 NOT A FLOATING-POINT REGISTER	
	Condition Codes			EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY	
☐ IF RESULT = 0, SET TO 0 ☐ IF RESULT < 0, SET TO 1 ☐ IF RESULT > 0, SET TO 2 ☐ IF OVERFLOW, SET TO 3			1	FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER	

### Function:

Stores the contents of processor hardware areas (registers, etc) into main storage starting at the operand 2 location.

**Explicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	STS	d <sub>2</sub> (b <sub>2</sub> )

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$		DPERAND
[symbol]	<b>S</b> TS	\$ <sub>2</sub>	


UP-8914

#### SPERRY UNIVAC OS/3 ASSEMBLER

2-186

### SU

Floating Point



#### Function:

Causes the contents of a full word in main storage specified by operand 2 to be algebraically subtracted from the contents of a full word in the register specified by operand  $1(r_1)$ . The difference is placed in a full word in the operand 1 ( $r_1$ ) register.

**Explicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	SU	r <sub>1</sub> ,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )

**Implicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbo!]	SU	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

**Operational Consideration:** 

The execution of the SU instruction is identical to that of the AU instruction, except that the sign is reversed before addition.

# SUR

**Floating Point** 

		General		Possible	e Program Exceptions
OPCO MNEM.		FORMAT TYPE	OBJECT INST. LGTH. (BYTES)	ADDRESSING     DATA (INVALID SIGN/DIGIT)     DECIMAL DIVIDE	<ul> <li>PROTECTION</li> <li>SIGNIFICANCE</li> <li>SPECIFICATION:</li> </ul>
SUR	3F	RR	2	DECIMAL OVERFLOW	OP 1 NOT ON HALF-WORD BOUNDARY
	Condition Codes		S	EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD
	IF RESULT = 0, SET TO 0 IF RESULT $\leq$ 0, SET TO 1 IF RESULT $\geq$ 0, SET TO 2 IF RESULT $\geq$ 0, SET TO 2 IF OVERFLOW, SET TO 3 UNCHANGED			FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	OP 2 NOT ON DOUBLE-WORD BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE

Function:

Causes the contents of a full word in the operand 2 ( $r_2$ ) register to be algebraically subtracted from a full word in the operand 1 ( $r_1$ ) register. The difference is placed in a full word in the operand 1 ( $r_1$ ) register.

**Explicit and Implicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	SUR	r <sub>1</sub> ,r <sub>2</sub>

**Operational Considerations:** 

The execution of the SUR instruction is identical to that of the AUR instruction, except that the sign is reversed before addition.

# SVC

		General		Possible	e Program Exceptions
OPCODE		FORMAT TYPE	OBJECT INST. LGTH.	☐ ADDRESSING ☐ DATA (INVALID SIGN/DIGIT)	PROTECTION SIGNIFICANCE
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE	SPECIFICATION:
svc	0A	RR	2	C DECIMAL OVERFLOW	OP 1 NOT ON HALF WORD BOUNDARY
	Condition Codes			EXPONENT OVERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY
SET 1 SET 1 SET 1	SET TO 0 SET TO 1 SET TO 2 SET TO 3 SEE OPER, CONSIDERATIONS			FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE

Function:

Causes the interrupt code field (bits 24 through 31) of the current program status word (PSW) to be changed according to the contents of operand 1, a byte of immediate data in the instruction.

Explicit and Implicit Format:

	$\triangle$ OPERATION $\triangle$	OPERAND	
[symbol]	SVC	i,	

- A supervisor call interrupt request is generated.
- When the interrupt is granted, the contents of operand 1 (i<sub>1</sub>) are stored as the interrupt code (bits 24 through 31) in the current program status word (PSW). The current PSW is stored in the supervisor call old PSW location, and the contents of the supervisor call new PSW location replace the current PSW.
- The condition code is set equal to bits 34 and 35 of the supervisor call new PSW. It remains unchanged in the old PSW.

### SW

#### **Floating Point**

	•	General		Possible	e Program Exceptions
OPCO MNEM.		FORMAT TYPE	OBJECT INST. LGTH. (BYTES)	ADDRESSING	SPECIFICATION:
SW	6F	RX	4		OP 1 NOT ON HALF-WORD BOUNDARY
	Condition Codes				OP 2 NOT ON FULL WORD BOUNDARY
IF RE	IF RESULT = 0, SET TO 0 IF RESULT < 0, SET TO 1 IF RESULT > 0, SET TO 2 IF OVERFLOW, SET TO 3 UNCHANGED			FIXED-POINT DIVIDE     FIXED-POINT OVERFLOW     FLOATING-POINT DIVIDE     OPERATION	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER

#### Function:

Causes the contents of a double word in main storage specified by operand 2 to be algebraically subtracted from the contents of the double word in the register specified by operand 1 ( $r_1$ ). The difference is placed in the double-word operand 1 ( $r_1$ ) register.

**Explicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	SW	r <sub>1</sub> ,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )

Implicit Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	SW	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )

**Operational Consideration:** 

The execution of the SW instruction is identical to that of the AW instruction, except that the sign is reversed before addition.

#### SPERRY UNIVAC OS/3 ASSEMBLER

2-190

## SWR

**Floating Point** 

		General		Possible	e Program Exceptions
OPCODE		FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING     DATA (INVALID SIGN/DIGIT)	
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE	SPECIFICATION:
SWR	2F	RR	2		OP 1 NOT ON HALF-WORD BOUNDARY
	Condition Codes			EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD
	IF RESULT = 0, SET TO 0 IF RESULT < 0, SET TO 1 IF RESULT > 0, SET TO 2 □ IF OVERFLOW, SET TO 3 □ UNCHANGED			FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE

Function:

Causes the contents of the double word in the operand 2  $(r_2)$  register to be algebraically subtracted from the double-word contents of the operand 1  $(r_1)$  register. The difference is placed in the double-word operand 1  $(r_1)$  register.

**Explicit and Implicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	SWR	r <sub>1</sub> ,r <sub>2</sub>

**Operational Consideration:** 

The execution of the SWR instruction is identical to that of the AWR instruction, except that the sign is reversed before addition.

# TM

		General		Possible Program Exceptions		
OPCODE		FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING		
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE		
тм	91	SI	4	DECIMAL OVERFLOW     EXECUTE	NOT A FLOATING POINT REGISTER           OP 1 NOT ON HALF WORD BOUNDARY	
	Condition Codes			EXPONENT OVERFLOW     EXPONENT UNDERFLOW     FIXED-POINT DIVIDE	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD	
SET	ro 1 ro 2 ro 3	NSIDERATI	IONS	FIXED-POINT OVERFLOW     FLOATING-POINT DIVIDE     OPERATION	BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE	

Function:

Causes one byte in main storage specified by operand 1 to be tested for 1 bits according to the 8-bit mask specified in operand 2. The condition code is set to reflect the results of the test.

**Explicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$		OPERAND
[symbol]	ТМ	d <sub>1</sub> (b <sub>1</sub> ),i <sub>2</sub>	

Implicit Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	тм	s <sub>1</sub> ,i <sub>2</sub>

**Operational Considerations:** 

- The 1 bits of the immediate operand 2 are used to test the bits of operand 1.
- The contents of operand 1 remain unchanged.
- The condition code is set:
  - to zero if all the 1 bits in the mask match zero bits in the byte tested or if all the bits in the mask are zero;
  - to 1 if some of the 1 bits in the mask match zero bits in the byte tested; or
  - to 3 if all the 1 bits in the mask correspond with 1 bits in the byte tested.

Code 2 is not used.

# TMS

- 81	General				Possible Program Exceptions	
ſ	OPCO	DE	FORMAT	OBJECT INST.	ADDRESSING	SIGNIFICANCE SPECIFICATION:
F	MNEM.	HEX.	TYPE	LGTH. (BYTES)		NOT A FLOATING POINT REGISTER
ľ	TMS	E2	SM	G	DECIMAL OVERFLOW	OP 1 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON HALF-WORD BOUNDARY
ſ	Condition Codes				EXPONENT OVERFLOW     EXPONENT UNDERFLOW     FIXED-POINT DIVIDE	OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD BOUNDARY
	SET TO 0 SET TO 1 SET TO 2 SET TO 3				FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	<ul> <li>OP 1 NOT EVEN NUMBERED REGISTER</li> <li>OP 1 NOT ODD NUMBERED REGISTER</li> <li>LOW-ORDER BIT OF OP 4 MUST BE</li> </ul>
	SEE OP	ER. CC	NSIDERAT	IONS	PROTECTION	ZERO.

### Function:

Causes a byte in main storage addressed by operand 1 to be tested against operand 2, a byte of immediate data. The condition code is set according to the result. A mask specified in operand 3 uses the condition code to determine whether program control passes to the next sequential instruction or to another location specified in operand 4 as an offset from the next sequential instruction.

**Explicit Format:** 

LABEL	$\triangle$ operation $\triangle$	OPERAND
[symbol]	TMS	d <sub>1</sub> (b <sub>1</sub> ),i <sub>2</sub> ,m <sub>3</sub> ,d <sub>4</sub>

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	TMS	s <sub>1</sub> ,i <sub>2</sub> ,m <sub>3</sub> ,d <sub>4</sub>

- The offset field, which must be an even number, is 12 bits long and can range from —2048 decimal bytes to +2046 decimal bytes.
- The user can code the offset as an absolute or relocatable expression.
- The user must specify both the mask and the immediate byte as self-defining terms.

.

# TMS

- The condition code is set to:
  - 0 if all selected bits or the mask is zeros;
  - 1 if the selected bits are mixed (some zeros, some 1's); or
  - 3 if all selected bits are 1's.

Condition code 2 is not used.

· ·

TR

General				Possible Program Exceptions		
OPCODE		FORMAT TYPE	OBJECT INST. LGTH.			
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE		
TR	DC	SS	6		OP 1 NOT ON HALF-WORD BOUNDARY	
Condition Codes				EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD	
☐ IF RESULT = 0, SET TO 0 ☐ IF RESULT < 0, SET TO 1 ☐ IF RESULT > 0, SET TO 2 ☐ IF OVERFLOW, SET TO 3 ■ UNCHANGED			) 1	FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE .	

Function:

Causes the contents of operand 1 to be translated according to a table in main storage specified by operand 2. As a result, operand 1 will contain data copied from the operand 2 table.

**Explicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	TR	$d_1(l,b_1),d_2(b_2)$

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND		
[symbol]	TR	s <sub>1</sub> (1),s <sub>2</sub>		

- The 8-bit code of each character of operand 1 is used as an index to the base table address specified by operand 2. The character code located at this address 8-bit code value of operand 1 plus d<sub>2</sub>(b<sub>2</sub>) is transferred from the table to the character position of operand 1. Thus, the original 8-bit code of operand 1 is replaced.
- Translation continues until all characters specified by the length (I) have been translated.
- The contents of the table are not changed unless overlap occurs.

TR

- If the number of bytes to be translated is not explicitly shown in operand 1, then the number will be equal to the length attribute of operand 1.
- The programmer may place whatever values are required into the 256-byte translate table. When it is known what kind of bit configurations are expected as input (each unique configuration produces an address pointing to a unique table address), the desired value may be placed in the table to produce a translation.

UP-8914

# 2–195

# TRT

		General		Possible Program Exceptions		
ОРСС	DDE	FORMAT TYPE	OBJECT INST. LGTH.		=	
MNEM.	HEX.		(BYTES)			
TRT	DD	<b>SS</b>	6		OP 1 NOT ON HALF-WORD BOUNDARY	
	Condition Codes			EXPONENT OVERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY	
SET SET	SET TO 0 SET TO 1 SET TO 2 SET TO 3 SEE OPER. CONSIDERATIONS			FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE	

#### Function:

Causes the contents of operand 1 to be translated according to a table in main storage specified by operand 2. The resultant data in the table will be tested and condition code set.

**Explicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	TRT	d <sub>1</sub> (I,b <sub>1</sub> ),d <sub>2</sub> (b <sub>2</sub> )

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	TRT	s <sub>1</sub> (1),s <sub>2</sub>

- The translate and test (TRT) instruction searches the table in the same manner as the translate (TR) instruction.
- The selected byte (result byte) in the translate table is examined and tested for an all-zero pattern. If the result byte is all zeros, it is ignored and the translate operation is continued. If the result byte is nonzero, the address of the corresponding operand 1 byte is stored in the least significant 24 bit positions of general register 1, the result byte is stored in the least significant 8-bit positions of general register 2, and the operation is terminated.

# TRT

.

- The contents of both operands remain unchanged.
- If the maximum number of bytes to be translated is not explicitly shown in operand 1, then the number will be equal to the length attribute of operand 1.
- The condition code is set:
  - to zero if all result bytes are zero;
  - to 1 if the result byte corresponding to any except the last operand 1 byte is nonzero; or
  - to 2 if the result byte corresponding to the last operand 1 byte is nonzero.

Code 3 is not used.

		General		Possible Program Exceptions		
OPCO	DE	FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING	PROTECTION SIGNIFICANCE	
MNEM.	HEX.	1115	(BYTES)			
TS	93	S	4	DECIMAL OVERFLOW	OP 1 NOT ON HALF WORD BOUNDARY	
Condition Codes			S.	EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY	
SET SET SET	ro 1 ro 2	****		FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	OP 2 NOT ON DOUBLE-WORD     BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER	
SEE OP	ER. CO	NSIDERAT	IONS			

### Function:

Causes the operand, a byte in main storage, to be read and bit position 0 to be tested. After the byte is tested and the condition code is set, all the bits in this indicator byte are set to 1. The byte indicated by the operand can be used as an indicator switch that is tested and set to all binary 1's by this instruction and then reset to binary 0's by some other instruction.

### Explicit Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND	
[symbol]	TS	d <sub>2</sub> (b <sub>2</sub> )	-

Implicit Format:

LABEL			
[symbol]	TS	\$ <sub>2</sub>	

- Only the first bit of the operand is tested to determine the condition code.
- All eight bits of the operand are set to binary 1's after the condition code is set.
- The condition code is set as follows:
  - 0 if bit position 0 is zero; or
  - 1 if bit position 0 is 1.

# UNPK

		General		Possible	e Program Exceptions
орсо	DE	FORMAT	OBJECT INST. LGTH.	ADDRESSING	
MNEM.	HEX.		(BYTES)		
UNPK	F3	SS	6		OP 1 NOT ON HALF WORD BOUNDARY
	Conc	lition Code	S	EXPONENT OVERFLOW     EXPONENT UNDERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY
	SULT	= 0, SET TO <0, SET TO >0, SET TO OW, SET TO D	) 1 ) 2	FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	OP 2 NOT ON DOUBLE-WORD     BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE

Function:

Converts the contents of operand 2 from a packed format to an unpacked format, which is placed in operand 1.

**Explicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	UNPK	$d_1(l_1,b_1),d_2(l_2,b_2)$

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	UNPK	s <sub>1</sub> (I <sub>1</sub> ),s <sub>2</sub> (I <sub>2</sub> )

- This instruction proceeds one byte at a time from right to left. The first byte operated on has its sign and digit reversed (a 4C would become C4). Each half byte from then on is moved to the next left digit field, and an F is placed in the zone field of the receiving byte (EBCDIC notation).
- Any unfilled bytes that are part of the specified length for operand 1 are zero filled.
- Operand 2 data should be in packed decimal format.
- Operand 1 should contain enough bytes to receive all digits, a zone for each digit, and a sign from operand 2.
- Specification of a length attribute for operands 1 and 2 is optional.

X

		General		Possible Program Exceptions		
OPCODE		FORMAT	OBJECT INST. LGTH.	ADDRESSING		
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE	SPECIFICATION:	
X	57	RX	4		OP 1 NOT ON HALF-WORD BOUNDARY	
	Conc	lition Code	5	EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD	
IF RE	ISULT ISULT /ERFL	= 0, SET TO ≠0, SET TO >0, SET TO OW, SET TO	) 1 ) 2	FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE-WORD BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE	

### Function:

Causes a logical exclusive OR operation to be performed on the contents of the operand 1 ( $r_1$ ) register and the full word in main storage specified by operand 2. The result is placed in operand 1 ( $r_1$ ).

**Explicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	x	$r_{1}, d_{2}(x_{2}, b_{2})$

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND		
[symbol]	X	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )		

- A bit position in the result is set to 1 if the corresponding bit positions in the operands are unlike; otherwise, the bit position in the result is set to zero.
- The rules of operation for the exclusive OR (X) operation are illustrated by the following truth table:

Operand 1	Operand 2	Result (Operand 1)
0	0	0
1	· 0	1
0	1	1
1	1	0



# XC

		General		Possible Program Exceptions		
OPCODE		FORMAT	OBJECT INST. LGTH.	ADDRESSING	PROTECTION SIGNIFICANCE	
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE	SPECIFICATION:	
XC	D7	SS	6		OP 1 NOT ON HALF-WORD BOUNDARY	
	Con	lition Code	5	EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY OP 2 NOT ON FULL-WORD BOUNDARY OP 2 NOT ON DOUBLE-WORD	
	SULT	= 0, SET TO ≠0, SET TO >0, SET TO OW, SET TO ED	1 ) 2	FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	OP 2 NOT ON DOUBLE-WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE	

Function:

Causes a logical exclusive OR operation to be performed on the contents of the areas in main storage specified by operand 1 and operand 2. The result is placed in operand 1.

**Explicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	хс	d <sub>1</sub> (I,b <sub>1</sub> ),d <sub>2</sub> (b <sub>2</sub> )

Implicit Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	ХС	s <sub>1</sub> (1),s <sub>2</sub>

- A bit position in the result is set to 1 if the corresponding bit positions in the operands are unlike; otherwise, the bit position in the result is set to zero.
- The rules of operation for the exclusive OR operation are illustrated by the following truth table:

Operand 1	Operand 2	Result (Operand 1)
0	0	0
1	0	1
0	1	1
1	1	0

The number of bytes used in each operand is specified by 1 in operand 1.

If the number of bytes to be used in each operand is not explicitly shown in operand 1, then the number will be equal to the length attribute of operand 1.

XI

General			Possible Program Exceptions		
орсо	DE	FORMAT TYPE	OBJECT INST. LGTH.	ADDRESSING	=
MNEM.	HEX.		(BYTES)	DECIMAL DIVIDE	
XI	97	SI	4	DECIMAL OVERFLOW     EXECUTE	OP 1 NOT ON HALF WORD BOUNDARY
	Condition Codes		S	EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY
	■ IF RESULT = 0, SET TO 0 ■ IF RESULT $\neq$ 0, SET TO 1 □ IF RESULT $\geq$ 0, SET TO 2 □ IF OVERFLOW, SET TO 3 □ UNCHANGED			FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE

Function:

Causes a logical exclusive OR operation to be performed on the contents of operand 1 (a byte in main storage) and operand 2 (a byte of immediate data in the instruction). The result is placed in operand 1.

**Explicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	ХІ	d <sub>1</sub> (b <sub>1</sub> ),i <sub>2</sub>

**Implicit Format:** 

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND	
[symbol]	XI	s <sub>1</sub> ,i <sub>2</sub>	. • .

- A bit position in the result is set to 1 if the corresponding bit positions in the operands are unlike; otherwise, the bit position in the result is set to zero.
- The rules of operation for the exclusive OR (XI) operation are illustrated by the following truth table:

Operand 1	Operand 2	Result (Operand 1)
0	0	0
1	o	1
0	1	1
1	1	O

		General		Possible	e Program Exceptions
OPCO	DDE	FORMAT INST.		ADDRESSING     DATA (INVALID SIGN/DIGIT)	
MNEM.	HEX.		(BY TES)	DECIMAL DIVIDE	SPECIFICATION:
XR	17	RR	2		OP 1 NOT ON HALF-WORD BOUNDARY
	Condition Codes		\$	EXPONENT OVERFLOW	OP 2 NOT ON HALF-WORD BOUNDARY
	IF RESULT = 0, SET TO 0 IF RESULT ≠0, SET TO 1 IF RESULT >0, SET TO 2 IF OVERFLOW, SET TO 3 UNCHANGED		0102	FIXED-POINT DIVIDE	OP 2 NOT ON DOUBLE WORD BOUNDARY OP 1 NOT EVEN NUMBERED REGISTER OP 1 NOT ODD NUMBERED REGISTER NONE

Function:

Causes a logical exclusive OR operation to be performed on the contents of the registers specified by operand 1  $(r_1)$  and operand 2  $(r_2)$ . The result is placed in operand 1  $(r_1)$ .


**Explicit and Implicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	XR	r <sub>1</sub> ,r <sub>2</sub>
1		

- A bit position in the result is set to 1 if the corresponding bit positions in the operands are unlike; otherwise, the bit position in the result is set to zero.
- The rules of operation for the exclusive OR (XR) operation are illustrated by the following truth table:

Operand 1	Operand 2	Result (Operand 1)
0	0	0
1	0	1
o	1	1
1	1	0

## ZAP



#### Function:

Clears operand 1 to zeros and adds the value of operand 2. Replaces operand 1 with the value of operand 2.

**Explicit Format:** 


LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	ZAP	$d_1(l_1,b_1),d_2(l_2,b_2)$

**Implicit Format:** 

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	ZAP	s <sub>1</sub> (l <sub>1</sub> ),s <sub>2</sub> (l <sub>2</sub> )

- Equivalent to AP with zero in operand 1. Sign digit is generated.
- Checks operand 2 sign and digits for validity.
- Decimal overflow condition exists when operand 2 value will not fit in operand 1. Most significant digits are truncated.
- Zero result has positive sign. When overflow occurs, zero result has sign of operand 2.
- Operand 2 is zero extended when it does not fill operand 1.
- Operands 1 and 2 may overlap if least significant bytes coincide, or if least significant byte of operand
   1 is to the right of the least significant byte of operand 2.

# 3. BAL Directives



-

-

### Function:

Defines and generates an 8-byte channel command word aligned on a double-word boundary.

Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	CCW	op <sub>1</sub> ,op <sub>2</sub> ,op <sub>3</sub> ,op <sub>4</sub>

#### where:

 $\mathbf{op}_1$ 

Is the command code specifying the operation to be performed.

#### $op_2$

Is the address of the first byte in main storage of the data being controlled.

### $\mathbf{op}_3$

Is the flag control indicating the options desired.

#### op<sub>4</sub>

Is the byte count indicating the number of bytes of data to be controlled.

# CNOP

### Function:

Adjusts the location counter to a half-word, full-word, or double-word storage boundary without initiating any other operation.

Format:

LABEL	$\Delta$ operation $\Delta$		OPERAND
unused	CNOP	a <sub>1</sub> ,a <sub>2</sub>	

where:

### $\mathbf{a}_1$ and $\mathbf{a}_2$

Are absolute expressions consisting of predefined terms.

### **Operational Considerations:**

The first expression in the operand field indicates a byte to which the location counter must be set. Legal values for the first expression are zero and 2 for full-word boundary alignment and zero, 2, 4, and 6 for double-word boundary alignment, as follows:

- Zero indicates a full-word or double-word boundary.
- A 2 indicates the second byte (first half word) past the boundary.
- A 4 indicates the fourth byte (second half word) past a double-word boundary.
- A 6 indicates the sixth byte (third half word) past a double-word boundary.

Permissible values for the second expression are 4 and 8, indicating that the adjustment is relative to a full-word or double-word boundary, respectively.

If the location counter is already set to the indicated byte, the CNOP has no effect. When alignment is needed, one, two, or three no-operation instructions are generated to increment the location counter to the proper half-word boundary and to ensure correct instruction processing. All terms must be predefined.

COM

## **Function:**

Enables the programmer to define a control section to be used as a common storage area for two or more separately assembled routines. The format of the common section may be described by DS and DC directives. Labels appearing within the sections are defined. Like a dummy control section, no data or instructions are assembled in a common section. It has a separate location counter with an initial value of zero. Data may be entered into a common section only by execution of a program that refers to it. DC instructions act as DS instructions in the COM area because neither instructions nor constants in a common storage area are assembled. Labels defined in a common section are not subject to the restrictions imposed on dummy section labels.

One assembly can define only one common section. However, several COM directives may appear among the source statements. Each COM directive after the first defines a continuation of the common section previously described. When several routines defining common storage are linked, the resulting module contains only one section corresponding to the common sections in the input modules. The length of this section is the length of the largest like common section in the input modules.

Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	СОМ	unused

### **Operational Considerations:**

If the common section is unlabeled, the area is addressed by referencing the label of a statement within the common section with a USING directive.

If more than one object module element refers to a common storage area with the same name, the references are to the same storage area. Only one common storage area is allocated within a load module to satisfy all object module requests for common storage areas with the same name. The size of a common storage area in a load module is determined by the maximum size requested by any object module for common storage areas are allocated in the same way.

In a multiphase load module, common storage areas are not normally overlaid.

The following rules apply to the use of common storage:

- An entry point cannot have the same name as a labeled common storage area included in the load module.
- When the linkage editor includes module elements (CSECT or COM) with the same name as a labeled common storage area, that section is treated as a block data subprogram (i.e., to initialize values of labeled common blocks) and is loaded into all or a portion of the common storage area. A block data subprogram is loaded when the phase in which it was included is loaded. Blank common cannot be initialized during loading unless the text encountered is for that COM ESD.

COM

 If an object module has requested common storage, the partial inclusion of a single control section from that object module will cause the common storage area defined to be included also, regardless of whether or not the included control section refers to that common storage name. For further information, see the linkage editor portion in system service programs (SSP) user guide, UP-8062 (current version).

# 3-5

# Function:

Causes the source module identified in the operand field of the COPY directive to be included directly into the source program being assembled.

Format:

LABEL	$\Delta$ OPERATION $\Delta$		OPERAND	
unused	СОРУ	symbol		

# where:

symbol

Identifies the code to be copied by the assembler. Only one symbol may be used.

# **Operational Considerations:**

The assembler places the source code, identified by the operand, immediately after the COPY directive. This source module may not include any COPY, END, ICTL, MACRO, MEND, NAME, or PROC directives. Statements included in the program by a COPY directive are assumed to be in standard format regardless of any ICTL directives in the program.

# CSECT

### Function:

Indicates the initiation or continuation of a control section.

Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND	
[symbol]	CSECT	unused	

**Operational Considerations:** 

The symbolic name of the control section defines an entry point of the program being assembled. This symbol must not appear as a symbol for any other source statement except the START directive of its control section or another CSECT directive to indicate continuation of the coding in the same control section.

Each control section is adjusted to begin on a double-word boundary. The value of the symbol is the address of the first byte of the control section and has a length attribute of 1.

If the symbol is blank, the CSECT directive is a continuation of coding for an unnamed control section. If the symbol is blank and is not preceded by an unnamed control section, the CSECT initiates an unnamed control section. Only one unnamed control section is permitted in a module.

DC

Floating Point

### Function:

Defines the value of a floating-point number and has a program storage location assigned to it. The format of floating-point constants differs from the standard format of the DC statement in that an additional subfield may appear — the scale modifier.

## Format:

LABEL	$\triangle$ OPERATION $\triangle$	OPERAND
[symbol]	DC	[d] t[L <sub>n</sub> ][S+n] 'c[E±n] '

## where:

[symbol]

Is up to eight characters.

d

The duplication factor designates the number of identical constants or areas to be generated. An unsigned decimal value is used to specify the duplication factor. If no duplication subfield is used, the assembler assumes a factor of 1. A duplication factor of zero generates neither a constant nor a storage area and, if no length factor is specified, the location counter will provide the proper boundary alignment and assign the location counter value to the symbol used. A duplication factor of zero is not permitted with literals. Even though the duplication factor can change the size of the storage area used, the use of the duplication factor does not change the length attribute of the field. The maximum value of the duplication factor is 256.

t

The definition-type symbol is required to determine the alignment, padding, truncation, storage form, and implied length. (See Table A-6 for the characteristics of the E and D types.)

Ln

Is the explicit length factor in decimal. Two types of floating-point constants are available: full word (E) and double word (D). The implied length of an E type constant is four bytes; if the length modifier is omitted, full-word boundary alignment is assigned. The implied length of a D type constant is eight bytes; if the length modifier is omitted, double-word boundary alignment is assigned. In either case, an explicit length modifier of from one to eight bytes may be specified.

S+n

Is the scale modifier and must be positive signed or unsigned decimal number. If the sign is omitted, a positive value is assumed. The scale modifier is applied to a number after it has been converted to internal format.

SPERRY UNIVAC OS/3 ASSEMBLER

# DC

## **Floating Point**


# 'c[E±n]'

Is the constant specification with optional exponent. A floating-point number is written as a decimal number which may be an integer (110), a fraction (75), or a mixed number (110.75). The floating-point number may be followed by an optional exponent represented by an E, a sign, and a decimal number, respectively. In the absence of a sign, a plus sign is assumed. The exponent for a constant is that power of 10 by which that constant will be multiplied before its conversion to internal format. This exponent value may range from --85 to +75.

### **Operational Considerations:**

The machine representation of the constant consists of a hexadecimal fraction (mantissa) and a hexadecimal exponent (characteristic). The arithmetic point is assumed to be at the left of the leftmost digit of the fraction. The characteristic represents the power of 16 by which the fraction must be multiplied to obtain the value of the constant. The machine format is as follows:

(SHORT FORMAT)



where:

### sign

Is the zero bit, the sign of the mantissa.

### characteristic

Is a 7-bit binary number (signed and biased by the hexadecimal value 40<sub>16</sub>, decimal value 64) reflecting the scaling of the floating-point number.

### mantissa

Is the fraction after the constant has been converted to its machine representation; scaling is performed if specified.

# NOTE:

The floating-point value is the product of the mantissa (fraction) and the base 16 raised to the power of the biased characteristic (exponent) after the exponent has been reduced by 64.

3-8

DC

Standard Format

### Function:

Defines the value of a decimal number, an alphanumeric expression, or address constant and has a program storage location assigned to it.

#### Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	DC	$[d]t[L_n] \begin{cases} c' \\ c \end{cases}$

## where:

### [symbol]

Is up to eight characters long.

d

The duplication factor designates the number of identical constants or areas to be generated. An unsigned decimal value is used to specify the duplication factor. If no duplication subfield is used, the assembler assumes a factor of 1. A duplication factor of zero generates neither a constant nor a storage area and, if no length factor is specified, the location counter will provide the proper boundary alignment and assigns the location counter value to the symbol used. A duplication factor of zero is not permitted with literals. Even though the duplication factor can change the size of the storage area used, the use of the duplication factor does not change the length attribute of the field. The maximum value of the duplication factor is 256.

The definition-type symbol is required for both DC and DS statement to determine the alignment, padding, truncation, storage form, and implied length. (See Table A—6 for the characteristics of the 13 types used.)

L

t

The length factor designates the explicit value of the length attribute of a field generated by a DS or DC statement. The length attribute of a field used in an assembler application instruction determines the number of bytes involved in that instruction. The maximum value of the length factor is 256. Boundary alignment is not provided when a length factor is specified.

### 'c' or (c)

The constant specification determines the constant, or storage, to be generated. When an apostrophe or ampersand is included in the constant specification, double apostrophes or ampersands are used to indicate the inclusion of these characters in the constant. The constant may take the form of data or an address, as shown in Table A—6.

# DROP

# **Function:**

Informs the assembler that the registers specified are no longer available for base register assignment.

Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND
unused	DROP	r <sub>1</sub> [,,r <sub>n</sub> ]

## where:

r<sub>1</sub>[.....r<sub>n</sub>]

Specifies that the declared registers (0 through 15) are no longer available for base register assignment.

# **Operational Considerations:**

Registers previously made available for base register assignment may be dropped and made available again in a USING directive. The value assumed to be in a base register may be changed by coding another USING directive without an intervening drop of that register.

DS

### **Function:**

Defines storage to be used as work areas, to hold data, and to function as input and output areas. The storage areas are assigned program locations.

Format:

LABEL	$\triangle$ OPERATION $\triangle$	OPERAND
[symbol]	DS	$[d] t[L_n] \begin{bmatrix} c' \\ c \end{bmatrix}$

### where:

#### symbol

Is up to eight characters long.

d

The duplication factor designates the number of identical constants or areas to be generated. An unsigned decimal value is used to specify the duplication factor. If no duplication subfield is used, the assembler assumes a factor of 1. A duplication factor of zero generates neither a constant nor a storage area and, if no length factor is specified, the location counter will provide the proper boundary alignment and assigns the location counter value to the symbol used. A duplication factor of zero is not permitted with literals. Even though the duplication factor can change the size of the storage area used, the use of the duplication factor does not change the length attribute of the field. The maximum value of the duplication factor is 256.

t

The definition-type symbol is required for both DC and DS statements to determine the alignment, padding, truncation, storage form, and implied length. (See Table A—6 for the characteristics of the 13 types used.)

# 5

The length factor designates the explicit value of the length attribute of a field generated by a DS or DC statement. The length attribute of a field used in an assembler application instruction determines the number of bytes involved in that instruction. The maximum value of the length factor is 256.

### 'c' or (c)

The constant specification determines the constant, or storage, to be generated. When an apostrophe or ampersand is included in the constant specification, double apostrophes or ampersands are used to indicate the include of these characters in the constant. The constant may take the form of data or an address, as shown in Table A-6.

## NOTE:

The maximum explicit length for a DS is 65,535 bytes. (See Table A—6 for C and X types.) Only the number, not the content, of the bytes reserved by a DS statement is determined by the assembler.

# DSECT

### Function:

Defines a data storage area permitting one or more programs to use indirect symbolic addressing for the same record items.

## Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	DSECT	unused

### **Operational** Consideration:

Storage is not reserved by a DS directive within a dummy control section, and the data and instructions appearing in a dummy control section do not become part of the assembled program. A separate location counter with an initial value of zero is kept for each dummy control section. More than one DSECT directive with the same symbol may appear in a module. The first DSECT directive initiates the dummy control section, which is continued by the remaining DSECT directives.

Symbols of statements in a dummy control section are called dummy section symbols. The following rules must be observed in using and assigning dummy section symbols:

- An unpaired dummy section symbol may appear only in an expression defining a storage address for a machine instruction or an S-type constant.
- A base register may not be specified for an address field containing an unpaired dummy section symbol.
- The programmer must ensure that the appropriate value is loaded into the register specified in the USING statement.

To guarantee alignment between the actual storage area and the dummy control section, the user should align the storage area to a double-word boundary.

## **Function:**

Causes the assembler to continue the assembly listing on the top of the next page.

Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND
unused	EJECT	unused

# **Operational Considerations:**

If the next line of the listing causes a page change, the EJECT directive has no effect.

When the EJECT directive is encountered, the printing form is skipped to the next page. If a title has been previously specified, the title is printed on the new page. An EJECT directive appearing in a source code macro definition causes the form to be skipped whenever the definition is listed and each time the macro is generated.

The assembler will advance the assembly listing to a new sheet whenever a sheet is full. However, if the programmer would like each new logical part or subroutine to start at the top of a new sheet, the EJECT directive can be used whenever starting a new sheet is desired.

The EJECT directive itself is never printed.

## SPERRY UNIVAC OS/3 ASSEMBLER

Function:

END

Indicates the end of a source program.

Format:

			OPERAND
[symbol]	END	[e]	
-	-	1	

where:

e

is a relocatable expression.

**Operational Considerations:** 

The END directive must be the last statement in the source program. An expression in the operand field designates the point in the program where control may be transferred after the program is loaded.

.

# ENTRY

# Function:

Declares to the assembler those symbols defined by the module being assembled that may be referenced by other modules.

Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
unused	ENTRY	symbol[,symbol,,symbol]

Each symbol in the operand field is declared to be defined in this module. Their names and assigned values are included in the output of the assembler as external reference records.

# EQU

# Function:

Defines the length and value of a symbol using another symbol as all or part of the definition.

Format:

	LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
`	symbol	EQU	e[,a]

where:

Is an absolute or relocatable expression.

а

e

Is an absolute expression.

All symbols must be predefined.

**Operational Considerations:** 

The symbol in the label field is defined as the value of the first expression in the operand. The maximum values are  $-2^{23}$  to  $2^{23}-1$ . The length attribute of the symbol is equal to the second expression (a) if explicitly stated. If the second expression (a) is omitted, the symbol will have the length attribute of the first term in the first expression (e). If the first term is an \* or a self-defining term, the length attribute of the symbol is 1.

# EXTRN

# Function:

Declares to the assembler those symbols used in the module being assembled that are defined in a different module.

Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND
unused	EXTRN	symbol[,symbol,,symbol]

**Operational Considerations:** 

Each symbol in the operand field is declared to be a symbol defined in some other module. The symbolic name and the external symbol identification assigned by the assembler are input to the linkage editor as an external definition record. Each reference to the externalized symbol creates an appropriate relocation mask to allow reference resolution at linkage editor time. When an EXTRN and a definition for an identical symbol appear in the same assembly, the EXTRN reference is discarded automatically, and the definition is accepted regardless of the order of appearance of either item.

# ICTL

# Function:

Specifies new values for the begin, end, and continue columns. Normally, a source statement begins in column 1 of the coding form and ends in column 71. If a continuation statement is needed, a character is written in column 72, and the statement continues in column 16 of the following line.

## Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
unused	ICTL	[b] [,e] [,c]

### where:

b

Is an unsigned decimal integer specifying the beginning column. It must be between 1 and 75.

е

Is an unsigned decimal integer specifying the ending column. It must be greater than or equal to b + 5.

С

Is an unsigned decimal integer specifying the continuation column. It must be greater than or equal to b and less than e. The line is continued starting in the column specified by c.

If b is omitted, it is assumed to be 1. If e is omitted, it is assumed to be 71. If c is omitted or if e equals 80, continuation records are not allowed.

**Operational Considerations:** 

There can be only one ICTL directive in a source code module and it must immediately precede or follow any program-defined macro definitions. The ICTL directive applies only to those source statements that follow it. All library macro definitions are assumed to have normal output format. If the ICTL appears before the START card and it is incorrect, the assembly is terminated. When an ICTL appears out of sequence (must be first statement following START card), the ICTL terminates the assembly.

3-19

## **Function:**

Informs the assembler which columns of the source statement contain the field used for checking the sequence of statements and controls the initiation and termination of sequence checking.

Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND		
unused	ISEQ	l,r		

### where:

Is a decimal integer specifying the leftmost column of the field to be used for the sequence check.

r

I

Is a decimal integer specifying the rightmost column of the field to be used for the sequence check; r must be greater than or equal to I.

### **Operational Considerations:**

Columns to be checked should not fall between the beginning and ending input columns specified for the program.

The sequence check begins with the first source statement after the first ISEQ directive and is terminated by an ISEQ directive with a blank or invalid operand field.

Sequence checking is not performed on statements generated from macro definitions or on statements inserted into the source code via a COPY directive.

If no ISEQ directive is supplied, no sequence checking occurs.

# LTORG

Function:

Generates all literals previously defined into a data pool within the source program.

Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[symbol]	LTORG	unused

**Operational Considerations:** 

The literals are pooled following the occurrence of the LTORG directive. A symbol in the label field represents the first byte of the generated literal pool and is assigned a length attribute of 1. LTORG directives may not appear within a dummy control section or in a blank common storage area. If there are no LTORG statements in a program and literals are specified, or if any literals are specified after the last LTORG directive in a program, these literals are pooled at the end of the first control section. The programmer then must ensure that a valid base register is available to address the locations in the literal pool.

Literals are placed in the literal pool according to their total length (duplication factor multiplied by the length of the constant). The literal pool consists of four sections:

1. Literals with total lengths that are multiples of double words (eight bytes)

- 2. Literals with total lengths that are multiples of full words (four bytes)
- 3. Literals with total lengths that are multiples of half words
- 4. Any remaining literals

Within each pool section, the literals are stored in order of occurrence. Before the literal pool is generated, the location counter is adjusted to a double-word boundary. If two control sections are assembled together and an LTORG is not included in the second or following sections, then all the literals defined in all the sections will be pooled in the first section and may subsequently be available only to that first section. To ensure that each linked control section can use the literals declared by it, an LTORG can be used within each control section.

# OPSYM

# Function:

The delete operation code (OPSYM) directive permits the user to tell the assembler not to accept a certain mnemonic operation code.

Format:

LABEL	$\Delta$ operation $\Delta$		OPERAND	
mnemonic operation code	OPSYM	unused		

After the OPSYM directive is used to declare a mnemonic code as unacceptable, the assembler will not generate the normal object code for that mnemonic if it appears after the OPSYM. The user is then free to use the declared mnemonic another way, for example, as the mnemonic code of a macro prototype statement.

The OPSYM directive cannot be used from within a PROC/MACRO or from within code generated as a result of conditional assembly statements.

# SPERRY UNIVAC OS/3 · ASSEMBLER

# OPSYM

Example:

.

LABI 1	EL 3 OP 10	ERATION 8	OPERAND 16
1	1. M	ACRO	
2			& QUANT, & Q21, & SUM
3			1.3. & QUANT
4	III A		1,3,,8,92,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
5	1.5	T	1,3, &SUM,
6	<u> </u>	END,	
7			a
8A	Lu P	PSYM	have the second se
- Juliu	1 I I I I I I I I I I I I I I I I I I I	Lin	······································
	┶╍╍┠╋┙		
9. CALCH	<u>1 -                                   </u>		PAY, RAISE, TOTAL
	LLL		
	┶╍┼╂┙		
	┶╍┟╬		
10	┶╍┼┣	ND	

In this example, the program is preceded with a macro definition that is used in the program. Line 2 contains the mnemonic code A, which is the mnemonic operation code for an add full-word instruction. Before the A macro can be called into the program, an OPSYM directive must be used to tell the assembler not to recognize A as the add full-word mnemonic. The OPSYM directive must come before the line of code that references the macro; that is, line 8 must precede line 9.

3-22

# ORG

### Function:

Sets or resets the location counter to a specified value.

Format:

LASEL	$\Delta$ operation $\Delta$	OPERAND
[symbol]	ORG	[e]

where:

e

Is a relocatable expression,

**Operational Considerations:** 

The location counter is set to the value of the expression in the operand field. When no expression is present, the location counter is set to the highest location previously assigned in that control section. A symbol in the label field has the same value as the expression in the operand field and is assigned a length attribute of 1. The expression in the operand field must be relocatable. Its value must represent an address in the same control section in which the ORG occurs. This address value must be equal to or greater than the initial setting of the current location counter. If the expression is in error, the ORG directive is ignored and the line is flagged. All terms in the expression must be predefined.

The ORG directive permits the location counter to be set to a value not on a half-word boundary.

Bytes of storage reserved with an ORG directive are not set to zero or cleared when the program is loaded.

# PRINT

## Function:

Controls the contents of the assembly listing.

Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND	
unused	PRINT	[{ON     OFF}]     [{GEN     OFF       [{OFF}]     [{GEN     [{SINGLE       [{OFF}]     [{SINGLE	

### where:

## ON

Specifies the listing is to be printed.

### OFF

Specifies that no listing is printed.

# GEN

Specifies that lines generated by a macroinstruction are printed.

### NOGEN

Specifies that lines generated by a macroinstruction are not printed, except that the macroinstruction and any MNOTE messages generated are printed.

## DATA

Specifies that all characters of each constant representation are printed.

## NODATA

Specifies that only the first eight characters of each constant representation are printed.

# SINGLE

Specifies that the source listing is single-spaced.

### DOUBLE

Specifies that the source listing is double-spaced.

## **Operational Considerations:**

If a PRINT directive specifies OFF plus other parameters, the other specifications are not effective until a PRINT directive is encountered that specifies the listing facility is to be turned ON. The options provided by a PRINT directive are keyword (not positional) parameters; therefore, the comma is not required if a parameter is omitted. The initial print condition of assembly printing is ON, GEN, NODATA, SINGLE. This condition remains until the first PRINT directive changes it. PRINT directives may change from only one to all of the parameters; any unspecified parameters remain in their previous condition. A PRINT directive may not appear in a macro definition.



# PUNCH

## Function:

Produces a record at assembly time. This directive is used to produce job control card images to precede or succeed the object module; it eliminates the necessity of manually inserting them.

Format:

	$\Delta$ OPERATION $\Delta$	OPERAND
unused	PUNCH	<sup>'c</sup> 1 ,,c <sub>80</sub> '

## where:

C1,...,C80

Represents a string of up to 80 characters produced as a record in the object code output.

### **Operational Considerations:**

The following conditions apply to characters in the operand field.

- Up to 80 characters, including spaces, may be specified within the apostrophes.
- An apostrophe within the operand must be specified as a pair of apostrophes.
- An ampersand within the operand must be specified as a pair of ampersands.
- Spaces must be used to separate fields.
- In counting the 80 characters, a pair of ampersands or apostrophes written to express a single apostrophe, or ampersand, counts as one.

A PUNCH directive prior to the first control section of the program produces records prior to the first control section, and all others produce records after the last control section.

Variable symbol substitution is performed within the operand field.

Although the PUNCH directive may be included anywhere in the program, it may not be used before macro definitions.

# REPRO

# Function:

Reproduces a record in its entirety (columns 1 through 80) during assembly time. This directive is useful in producing job control card images to precede or succeed the object module and eliminates the necessity of manually inserting them.

Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND
unused	REPRO	unused

# **Operational Considerations:**

This directive causes the contents of the following source record to be reproduced as a record in the assembler output. Each REPRO directive produces one record; up to 80 bytes are reproduced.

A REPRO directive prior to the first control section of the program produces records prior to the first control section; and all others produce records after the last control section.

All REPRO directives following the declaration of the first CSECT (START) produce records that appear after the object module transfer record. Although this directive may be included anywhere in the program, it cannot be used before a macro definition.

No substitution for variable symbols occurs in the record thus produced.

# SPACE

# Function:

Advances the paper in the printer a specified number of lines. The operand field contains an unsigned decimal integer specifying the number of lines the paper is to be advanced. If no operand is coded, one line will be spaced.

Format:

LABEL			OPERAND	
unused	SPACE	[i]	_	
	•	1		

where:

i.

Is an unsigned decimal integer.

# START

Function:

Defines the program name, the name of the first control section, and the initial location counter value.

Format:

LABEL	$\triangle$ OPERATION $\triangle$		OPERAND
[symbol]	START	[a]	

where:

8

Is an absolute expression.

**Operational Considerations:** 

A symbol in the label field becomes the name of the first or only control section in the program. If the label field is blank, an unnamed control section is begun. All statements following the START directive are assembled as part of the control section until another unique control section definition is encountered.

The label field of a CSECT directive, which contains the same name as the label field of the START directive, identifies the continuation of the control section. A blank label field in the CSECT directive identifies the continuation of an unnamed control section that began with an unnamed START directive.

The symbol in the label field of the START directive also identifies or names the object program. If the START directive is unnamed, the object module is assigned the name ASMOBJ. The symbol must be a valid symbol. It is an automatic entry point and has a length attribute of 1. The START directive must not be preceded by any statements that would initiate a control section.

The self-defining term in the operand field of the START directive establishes the initial location counter value for the first control section. If the self-defining term represents a value that is not a multiple of 8, the START directive is flagged and the location counter set to the next higher multiple of 8. If the operand is omitted, the initial control section is assigned a location counter value of zero.

# TITLE

# Function:

Provides data for the heading of each page of the assembler listing and advances the printer form to a new page.

Format:

LABEL	$\Delta$ OPERATION $\Delta$		OPERAND	
unused	TITLE	'c'		

where:

'c'

is a heading of up to 100 characters enclosed in apostrophes.

**Operational Considerations:** 

The following conditions apply to characters in the operand field:

- Any character may be specified, including spaces, within the defining apostrophes.
- An apostrophe within the operand must be specified as a pair of apostrophes.
- An ampersand within the operand must be specified as a pair of ampersands.

Spaces may be specified freely to separate heading words.

More than one TITLE directive is permitted in a program. A TITLE directive provides the heading for all pages in the listing that succeed it.

# USING

### Function:

Informs the assembler that a specified register is available for base register assignment and will contain a specific value at execution time. The value must be loaded by the program into the base register that the USING directive specifies. The assembler maintains a USING table of the specified registers.

Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
unused	USING	v,r <sub>1</sub> [,,r <sub>n</sub> ]

where:

v

Is the value assumed to be in the first specified register at execution time. This value may be relocatable or absolute. Literals are not permitted.

**r**<sub>1</sub>[,...,**r**<sub>n</sub>]

Specifies that the declared registers (0 through 15) will be used as base registers loaded at execution time. These register numbers do not necessarily have to be assigned in ascending sequence.

### **Operational Considerations:**

The first register specified after v is assigned the value of v; the next register is assigned the value of the first register plus 4096; the next register is assigned the value of the second register plus 4096; and so on through all the registers specified. A USING directive may specify a single register or a group of registers, or the registers may be specified by individual USING directives.

Register 0 may be specified as a valid base register; however, the assembler assumes that it always contains the value 0 and calculates displacement as if the operand were zero. Register 0 must be the operand specified by  $r_1$ , and any registers specified in the operand field following register 0 are assumed to contain increments of 4096 from zero.

When v is absolute, the indicated registers may be used to process only absolute effective addresses.


When v is relocatable, the indicated registers can be used to process only relocatable effective addresses. The registers  $r_1,...,r_n$  are used to process only those addresses in the same control section as the address represented by v.

The value specification in a USING directive sets the lower limit of an address range; the upper limit is automatically set 4095 bytes above the lower limit. The upper limit of a USING directive may be set less than 4095 bytes by being overlapped by the lower limit of another USING directive.


The range specified by a USING directive is used by the assembler to assign base register and displacement values to those effective operand addresses that fall within that range.

# USING

If an operand address is specified as an effective address instead of a base register and displacement specification, the assembler searches the USING table for a value yielding a displacement of 4095 or less; if there is more than one such value, the value that yields the smallest displacement is chosen. If no value yields, a valid displacement, the operand address is set to zero, and the line is flagged with an error indication. If more than one register contains the value yielding the smallest displacement, the highest numbered register is selected.



# 4. BAL Macro Definition Statements



## SPERRY UNIVAC OS/3 ASSEMBLER

4-1

# ACTR

### Function:

The ACTR statement is used to limit the number of AGO, AIF, GOTO, AGOB, AIFB, and DO statements that may be processed by the assembler either within a macro or within the source program.

Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
unused	ACTR	SETA expression
	1	

## **Operational Considerations:**

The ACTR statement must be written immediately following the local and global symbol declarations in either the source program or in a macro definition. There can be a separate ACTR statement in the source program and in each macro definition.

The value of the expression in the operand field may be any positive value from 1 to 2<sup>23</sup>—1. The value specified in the operand field causes a counter to be set to that value. This counter is decremented by 1 for each AGO, AGOB, or GOTO statement that is processed for each AIF or AIFB statement whose evaluation resulted in a true condition and for each time that the range of a DO statement is generated.

If the counter is zero prior to decrementing, the following occurs. If a macro is being processed, its processing and that of any macros above it in a nest are terminated. The next statement to be processed is in the source code following the macroinstruction that initiated the nest. If the source code is being processed (outside a macro definition), an END directive is generated. The assembly continues with only that portion of the program generated thus far.

If an ACTR statement is not written, the value of the counter is 4096<sub>18</sub>.

## SPERRY UNIVAC OS/3 ASSEMBLER

# AGO

# Function:

Unconditionally alters the sequence of source statement processing.

Format:

LABEL	$\Delta$ operation $\Delta$		OPERAND	
[.s,]	AGO AGOB GOTO	.s <sub>2</sub>		

where:

AGO

Defines the operation.

.

.....

is a sequence symbol.

.**S**2

Is a sequence symbol defined in a following source code statement.

**Operational Considerations:** 

The label field of the AGO statement may contain a sequence symbol. AGOB or GOTO may be used in lieu of AGO in the operation field. The sequence symbol in the operand field is the symbol of the next statement to be processed. Branching forward or backward from the AGO statement is permitted.

When an AGO statement is used in a macro definition, the sequence symbol specified in the operand field must appear in the label field of another statement in that macro definition.

# AIF

## **Function:**

Conditionally alters the sequence of source statement processing.

Format:

	$\Delta$ OPERATION $\Delta$	OPERAND
[.s,]	{AIF AIFB}	(b).s <sub>2</sub>

where:

is a sequence symbol.

AIF

.8.

Defines the operation.

(b)

Is a SETB logical expression enclosed in parentheses.

.**s**2

Is a sequence symbol defined in a source code statement.

**Operational Considerations:** 

The label field of the AIF statement may contain a sequence symbol. AIFB is permitted instead of AIF in the operation code field.

Any logical expression permitted in the operand field of a SETB statement is valid in the operand field of the AIF statement except a 0 or a 1 enclosed in parentheses. The sequence symbol in the operation field must be written immediately after the parenthesis terminating the logical expression.

If, after the logical expression has been evaluated, the condition is true (a value of 1), you branch to the statement specified by the  $s_2$  portion of the operand. If the condition is false (a value of 0), the statement in the source code following the AIF statement will be the next statement to be processed. Branching either forward or backward from the AIF statement is permitted. When an AIF statement is written in a macro definition, the sequence symbol specified in the operand field must appear in the label of another statement within that macro definition.

### SPERRY UNIVAC OS/3 ASSEMBLER

# ANOP

### **Function:**

Enables branching. If a branch is necessary and no statement within the source code supplies the branch destination in its label field, an ANOP statement can be coded to provide a label to which to branch.

Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND
.5	{ ANOP } LABEL }	unused

where:

.\$

Is a sequence symbol.

## ANOP

Defines the operation.

## **Operational Considerations:**

The label field must contain a sequence symbol.

When the label field of a statement that is desired as a branch destination point already contains a symbol or variable symbol, the branch destination is indicated by preceding the statement by an ANOP statement.

LABEL is an acceptable synonym for ANOP in the operation field.

#### Function:

Defines the starting point of the code and the numbers of times it is to be generated.

Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND
[&varisymb]	DO	8

where:

&varisymb

Is an optional variable symbol.

DO

Defines the operation.

•

Is a valid SETA expression or a valid SET expression written in a macro definition in proc format.

**Operational Considerations:** 

The expression in the operand field indicates the number of times the source code statements following the DO statement are produced in the object code. All lines of coding appearing between a DO statement and its associated ENDO statement are generated. The value of the expression in the operand field may be any value from 0 to  $2^{23}$ -1. If the value of the expression is negative, the DO statement is flagged and ignored (that is, treated as if the value has been a 1).

The set of statements between the DO statement and its associated ENDO statement are said to be within the range of the DO statement. Any valid source code statement may be within the range of a DO statement, including other DO statements with their corresponding ENDO statements. DO statements may be nested up to 10 levels.

A variable symbol may be entered in the label field of the DO statement. When the variable symbol in the label field is specified, it is used as a counter for the number of times a set of lines within the range of a DO statement has been generated. The value of this variable symbol is 1 the first time through the set of statements; 2 the second time through; and so forth. It is referenced in the same manner as a SETA symbol.

If a DO statement is within the range of another DO statement and the nested DO statement is reentered, its count begins at 1 again. The value of the variable symbol in the label field of the DO statements is available to the statements following the ENDO statement even if the operation of the DO statement cycle is interrupted.

If an AGO, AGOB, GOTO, AIF, or AIFB statement outside the range of a DO statement results in an assembler branch to a sequence symbol inside the range of the DO statement, processing continues with the statement defining the sequence symbol. Processing proceeds from that point as though the DO statement operand had had a value of 1.

### SPERRY UNIVAC OS/3 ASSEMBLER

# END

### **Function:**

Signifies the end of a macro definition in PROC format.

Format

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
unused	END	unused

**Operational Considerations:** 

.

An END statement signals the end of a macro definition. The assembler pairs each END statement with the most recently encountered unpaired PROC statement. The statements between paired PROC and END statements are defined as the body of a macro definition.

# ENDO

.

### Function:

Indicates the end of the range of a DO statement.

Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND
unused	ENDO	unused

### **Operational Considerations:**

DO and ENDO statements must be paired. For every DO statement, there must be an ENDO statement to define the end of the range.

UP-8914

# GBL GBLA GBLB GBLC

#### **Function:**

Declares global set symbols. The declarative chosen determines the range of values to which the set symbol may be set and the type of SET statement used to assign the values.

Global set symbols are initialized only once and are used to pass values back and forth between macro definitions. A global set symbol declared at the source code level is available to all macro definitions in which it is also declared.

#### Format

LABEL	$\Delta$ operation $\Delta$	OPERAND
unused	GBL GBLA GBLB GBLC	s <sub>1</sub> [,s <sub>2</sub> ,,s <sub>n</sub> ]

#### where:

#### GBL

Declares a general-purpose global set symbol.

### GBLA

Declares an arithmetic global set symbol.

#### GBLB

Declares a Boolean global set symbol.

### GBLC

Declares a character global set symbol.

#### \$1,\$2,...,\$<sub>11</sub>

Are set symbol names.

#### **Operational Considerations:**

The operand field of the global set declaration may contain one or more set symbols. A global set symbol is considered defined when declared. It is initialized only once, that is, the first time it is declared. With subsequent declarations in other contexts, the global set symbol is available for use but is not reinitialized. A set symbol must be declared before it is available for use. A set symbol declared by a GBLA or GBLB statement is assigned an initial value of zero. A set symbol declared by a GBLC or GBL statement is assigned an initial value of a null character string.

If a set symbol is declared as a global set symbol in more than one macro definition, it must be declared with the same statement code in each macro definition.

#### Function:

Declares local set symbols. The declarative chosen determines the values to which the set symbol may be set and the type of SET statement used to assign the values. A local set symbol is available for use only in the macro definition in which it is declared.

LCLB

#### Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
unused		s <sub>1</sub> [,s <sub>2</sub> ,,s <sub>n</sub> ]

#### where:

#### LCL

Declares a general-purpose local set symbol.

### LCLA

Declares an arithmetic local set symbol.

#### LCLB

Declares a Boolean local set symbol.

### LCLC

Declares a character local set symbol.

#### s1, s2,...,sn

Are set symbol names.

#### **Operational Considerations:**

The operand field of the local set declaration may contain one or more set symbol names. A local set symbol is considered defined when declared. A set symbol declared by an LCLA or LCLB statement is assigned an initial value of zero.

A set symbol declared by an LCLC or LCL statement is assigned an initial value of a null character string.

# MACRO

**Function:** 

Designates the start of a macro definition written in macro format.

Format:

LASEL	$\Delta$ operation $\Delta$	OPERAND
unused	MACRO	unused

**Operational** Considerations:

This statement may be used only in macro definitions written in macro format.

A macro definition written in macro format consists of the following elements in the order specified:

- 1. MACRO statement (heading)
- 2. Prototype statement (macroinstruction format)
- 3. Model statements (optional)
- 4. MEND statement (trailer)

# **Macro Call Instruction**

#### Function:

Causes a precoded set of assembler instructions (a macro definition) to be inserted into a source program at the point where the macro call instruction is located. The macro definition that is inserted into the source program is identified in the operation field of the macro call instruction.

Format:

LABEL	$\triangle$ OPERATION $\triangle$	OPERAND	
[symbol]	call-name	[p <sub>1</sub> ,p <sub>2</sub> ,,p <sub>252</sub> ]	

If a symbol appears in the label field of a macroinstruction, it must be explicitly defined in the corresponding macro definition.

The operation field of the macro call instruction contains a symbol that is the name of a macro definition stored in a library or being assembled with the program source code. The operation field calls the desired macro definition. The operand field may contain from 0 through 252 operands separated by commas. Each operand of the macro call instruction is either a positional or keyword parameter that specifies a value passed to the corresponding symbolic parameter references in the macro definition.

The value of a positional parameter is identified by the position it holds in the operand field. Given a macro definition that expects four positional parameters to be specified, the operand field of the macro call instruction normally has the form:

#### $p_1, p_2, p_3, p_4$

An omitted operand must be indicated by writing both commas that separated it from the string.

If the second and third operands are omitted, the form of the operand field of the macro call instruction is:

p<sub>1</sub>,.,p<sub>4</sub>

If the final parameters are the ones to be omitted, the commas following the last operand specified may be dropped. If the macro definition were to be called by using only the second of four parameters, the operand field of the macro call instruction has the form:

,p<sub>2</sub>

# **Macro Call Instruction**

A macro definition may specify that some or all of its parameters are keyword parameters. The specification of a keyword parameter consists of the keyword followed by an equal sign, followed by the value being specified for the parameter. Keyword parameters are separated by commas and may be specified in any order. Consecutive commas are not required to indicate omission of a keyword parameter specification. Keyword parameters have the form:

$$a=b_1,c=d_2,e=f_3$$

or

 $c=d_2,a=b_1,e=f_3$ 

A macro definition having both positional and keyword parameters is called a mixed-mode macro definition. The operand field of a mixed-mode macroinstruction must contain any positional parameter specifications followed by the keyword parameter specifications being supplied. The last positional parameter specification is followed by a comma, followed by the first keyword parameter specification. Mixed-mode parameters have the form:

**Operational Considerations:** 

Each of the macro call instruction operands consists of 1 to 127 characters, with the character string satisfying the following conditions:

- May include one or more sequences of characters enclosed in single apostrophes. The apostrophes enclosing each character sequence are paired. Paired apostrophes may appear within paired apostrophes.
- May include a single apostrophe outside paired apostrophes if written as part of the following sequence: any special character except an ampersand, the letter L, an apostrophe, and a letter.
- May include an ampersand as the first character of a variable symbol if the ampersand is a single ampersand or the last ampersand of a string containing an odd number of ampersands.
- May include paired parentheses outside paired apostrophes. To determine pairing, a left parenthesis is paired with the immediately following right parenthesis (that is, no parentheses between them). Additional pairs are determined by ignoring the first pair and reapplying the rule.
- May include an equal sign only as the first character of an operand or within paired parentheses or paired apostrophes.
- May include a comma as a character in a string if the comma is enclosed in paired parentheses or paired apostrophes. A comma standing alone is interpreted as the end of an operand.
- May include a blank within paired apostrophes. A blank not enclosed in apostrophes terminates the operand field.

NOTE:

Operands can be coded on more than one line through the use of a continuation character in column 72. If a line is to be continued, the last operand on that line must be followed by a comma. A warning message is issued if a comma is not included.

### SPERRY UNIVAC OS/3 ASSEMBLER

# MEND

### Function:

Signifies the end of a macro definition written in macro format.

Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND	
unused	MEND	unused	· · · · ·

**Operational Considerations:** 

This statement is allowed only once in each macro definition, and it must be the last statement of the definition.

# MEXIT

#### Function:

Indicates to the assembler that the processing of a macro definition should be terminated before ending normally with a MEND statement. This statement is used when it is necessary to process only one section or operation of a macro definition rather than the entire macro definition.

Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
unused	MEXIT	unused

**Operational Considerations:** 

When MEXIT is encountered, the assembler terminates processing the macro definition and processes the statement in the source program following the macro call instruction that called the macro definition containing the MEXIT.

A second macroinstruction with different operands may request the processing of different portions of the macro definition containing the MEXIT.

MNOTE

#### Function:

Generates an error message (which indicates how dangerous an error is) or a comment (which supplies information). An MNOTE statement is used in a macro definition or in source code statements.

Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND
unused	MNOTE	('m') (\_,'m') ('m') ('m')

In this format, these can be specified: a message enclosed in apostrophes, a comma followed by a message enclosed in apostrophes, a severity code followed by a message, or an asterisk followed by a message. In all cases, the message is printed in the assembly listing source code. The severity code indicates the danger of the error that occurred. The severity code is a decimal value of 0 to 255. If a severity code of 1 is to be indicated, the user leaves a blank space ( $\Delta$ ) followed by the error message, enclosed in apostrophes. An asterisk used as the severity code indicates that the message following it is informational and not an error. As mentioned before, any of these specifications causes the message to be printed in the assembly listing. Also, MNOTE lines are flagged as errors and listed in the diagnostics portion of the assembly listing if they do not have an asterisk in operand 1. Messages preceded by an asterisk are not flagged or listed in the diagnostics because they are not errors.

Variable symbols can be used as operands in an MNOTE statement.

4-15

### Model Statement

#### Function:

Model statements are between the NAME and END statements in a proc and between the prototype and MEND statements in a macro. The model statements define the pattern of operations to be performed at assembly. Model statements do not generate object code.

#### Format:

	OPERAND
mnemonic code	operands

#### **Operational Considerations:**

The label field cannot contain an asterisk.

The operation field can contain the mnemonic operation code of an assembler instruction, directive, or macro definition. The field can also contain a variable symbol if a different operation is to be generated each time the macro is called. The variable symbol is restricted to seven characters, preceded by an ampersand. The operation field cannot contain the mnemonic codes END, ICTL, ISEQ, or PRINT.

The operand field can contain symbols or variable symbols. The size of the field, after the variable values are substituted, is up to 240 characters.

# NAME

#### Function:

Supplies the mnemonic operation code by which a macro definition in proc format is referenced. The label field of this statement supplies the name of the macro definition in which it appears.

#### Format:

LABEL	$\Delta$ operation $\Delta$		OPERAND
call-name	NAME	pos-0	

The call-name symbol in the label field of the NAME statement identifies the mnemonic operation code by which the macro definition may be referenced. This symbol must be unique; it may not be the same as the mnemonic operation code of a machine, assembler directive, or assembler instruction or duplicate the mnemonic operation code associated with any other macro definition in the source program.

In the operand field, pos-0 can be a decimal or alphanumeric value but it cannot be a variable symbol. The value in the operand field of the NAME statement is referenced as positional parameter 0 by using the same symbolic parameter indicated in operand 1 of the PROC statement. The value can be varied for positional parameter 0 by using multiple NAME statements.

#### **Operational Considerations:**

At least one NAME statement is required for each macro definition, but more than one may be written. Each NAME statement specifies a different name (symbol) by which the macro definition may be referenced. The NAME statement must be written immediately after the PROC statement. When more than one NAME statement follows the PROC statement, only the operand of the NAME statement containing the symbol used to reference the macro definition is available to the body of the definition.

Multiple NAME statements allow the programmer to specify a different parameter for each NAME statement and to select the parameter by referencing that particular NAME statement.



# PNOTE

Function:

Generates an error message or a comment. A PNOTE statement is used in a macro definition or a source code statement.

Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
unused	PNOTE	{*, 'e'}, 'm'

In this format, there are two operand fields. In the first field, an asterisk can be specified to indicate that the message is informational and not an error, or a character expression can be specified containing up to six characters. The second operand field contains the message. It can contain up to 79 characters. Regardless of the choice made for the first operand, the message is printed in the assembly listing source code. If it does not contain an asterisk as operand 1, a PNOTE statement is flagged as an error, and listed in the diagnostics portion of the assembly listing. If there is an asterisk in the first operand field, the line is not flagged or listed in diagnostics. This is done because an asterisk indicates that the message is not an error.

Variable symbols can be used as operands in a PNOTE statement.

### SPERRY UNIVAC OS/3 ASSEMBLER

# PROC

#### Function:

Designates the start of a macro definition written in proc format.

### Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
[&symbol]	PROC	[&pos,n] [,&key <sub>1</sub> =,,&key <sub>m</sub> =]

#### where:

#### &symbol

Is a variable symbol referring to the label of the macroinstruction.

#### &pos,n

Is a variable symbol used in the body of the PROC to reference positional parameters in the call instruction. The n is a decimal number indicating how many positional parameters there are.

#### &key1=,...,&key m =

Specifies the keyword parameters. (If only keyword parameters are specified, commas must be coded in operands 1 and 2.)

#### **Operational Considerations:**

A macro definition written in proc format consists of the following elements in the order specified.

1. PROC statement (heading)

- 2. NAME statements
- 3. Model statements (optional)
- 4. END statement (trailer)

Macro definitions may contain either a macro or a proc format within a definition, but not both.

# PROC

The functions of the PROC statement are:

- to designate the beginning of a macro definition;
- to identify the variable symbol if any, that refers to the label of the macroinstruction;
- to specify the maximum number of positional parameters in the macroinstruction calling a macro definition;
- to identify the variable symbols to be used to address the positional and keyword parameters in the operand field of the macroinstruction; and
- to optionally specify a default value for each keyword. Values assigned to keyword parameters are set to null if nothing follows the equal sign. If a default setting is provided, the respective keyword is set to that value when the proc is called. The setting then remains unchanged if the keyword is not specified with an appropriate value on the call line.

# **Prototype Statement**

#### Function:

Provides the mnemonic operation code by which a macroinstruction may call a macro definition written in macro format. It names the macro definition. The prototype statement specifies the names of the positional parameters in the macroinstruction that call the macro definition containing the prototype statement.

Format:

LABEL	$\triangle$ OPERATION $\triangle$	OPERAND
&symbol	call-name	&pos <sub>1</sub> ,,&pos <sub>n</sub> ,&key <sub>1</sub> =,,&key <sub>m</sub> =

#### where:

#### &symbol

Is a variable symbol that refers to the symbol in the label field of the macro call instruction.

#### call-name

Is the symbol that is the name of the macro definition.

#### &pos<sub>1</sub>,...,&pos<sub>n</sub>

Are variable symbols used as positional parameters.

#### $&key_1 = ..., &key_m =$

Are variable symbols used as keyword parameters.

#### **Operational Considerations:**

If the label field of the prototype statement is blank, or if the variable symbol specified does not also appear in the label field of a model statement generated by the macro definition, the symbol in the label field of the macroinstruction will not be defined when the macro is generated. This symbol must not duplicate the name of any parameter or set symbol defined within the prototype statement.

The operand field of the prototype statement contains the names of all the symbolic parameters that may be coded for the macro. Zero through 252 positional and keyword parameters are permitted in the operand field. If the macroinstruction contains a mixture of both positional and keyword parameters, the names of all the positional parameters must precede the names of the keyword parameters. The names of the positional parameters must appear in the order specified in the operand field of each macro call instruction.

Within the operand field of the prototype statement, the entry defining a positional parameter consists entirely of the variable symbol that names the parameter. The entry for a keyword parameter consists of the variable symbol naming the parameter, followed by an equal sign. The equal sign may be optionally followed by a string of characters specifying a default value for that parameter. If no specification for the parameter is supplied in the macro call instruction, the default value is the value supplied for a reference to that parameter within a macro definition. The default value must be written following the rules for macroinstruction operands. As many continuation lines may be used as required to contain the symbolic parameters and the desired comments.

# SET

### Function:

Assigns either an arithmetic or character string value to a variable symbol declared by an LCL or GBL statement.

Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
&s	SET	$ \left\{ \begin{matrix} a \\ c \end{matrix} \right\} $

where:

&s

Is a set symbol declared by LCL or GBL.

SET

Defines the operation.

8

Is a valid arithmetic expression.

С

Is a valid character expression.

**Operational Considerations:** 

When the operand of the SET statement contains an arithmetic expression, the value of the expression may range from  $-2^{23}$  to  $+2^{23}-1$ . When the operand of the SET statement contains a character expression, the maximum length that may be specified is eight characters.

If a SET variable symbol is assigned a character value, a reference to the SET symbol yields the same result as a reference to SETC symbol assigned the same character value. Similarly, if a SET variable symbol is assigned an arithmetic value, a reference to the SET symbol yields the same result as a reference to a SETA symbol assigned the same value. A SET variable symbol with a character value may be reassigned an arithmetic value, and vice versa.

A SET expression is a SETA expression allowing the use of the operators >, <,=, \*\*, and ++ in the SET expression when an arithmetic operator is valid. The characters \*\* represent the logical product AND, and the characters ++ represent the logical sum OR.

Each bit of the first term is compared with its corresponding bit in the second term, and the result of the comparison is placed in the corresponding position in the resulting term. The result of the bit comparison for each operator is:

٩	ND
A**8	Result
1 1	1
1 0	0
0 1	o
0 0	0

OR			
A+	HB	Result	
1	1	1	
1	0	1	
0	t	1	
0	0	0	

The three relational operators are the equal (=) operator, the greater than (>) operator, and the less than (<) operator:

=

Compares the value of two terms or expressions. If the two values are equal, the assembler assigns a value of 1 to the expression. If the values are not equal, a zero value is assigned.

>

Compares two terms or expressions. If the value of the first (left) term is greater than the value of the second (right) term, a value of 1 is assigned to the expression. If the value of the second term is greater than the value of the first term, a zero value is assigned.

<

Compares the value of the first (left) expression or term with the second (right) expression or term. If the value of the first expression or term is less than the value of the second, a value of 1 is assigned to the expression. If the value of the second expression or term is less than the value of the first, a zero value is assigned.

Given the expression A+B > C, if the expression A+B has a greater value than the value of C, the assembler assigns a value of 1 to the expression. If the value of C is greater than the value of A+B, a zero value is assigned.

Since the value of a relational or logical expression is arithmetic, the expression may be used as a term in an arithmetic expression. The following chart shows operator priority.

SET

Operator	Hierarchy
•,/	5
+,	<b>4</b>
••	3
++	2
<>=	1

Four statements are provided to assign values to set symbols: SETA, SETB, SETC, and SET. The statement used depends on the statement chosen to declare the set symbol. SETA, SETB, and SETC statements may be used only within macro definitions written in macro format. The SET statement may be used only within macro definitions written in proc format.

#### Function:

Assigns an arithmetic value to a variable symbol that was declared by an LCLA or GBLA statement.

Format:

LABEL	$\Delta$ operation $\Delta$	OPERAND
&s .	SETA	a

#### where:

&s

Is a set symbol declared by either LCLA or GBLA.

SETA

Defines the operation.

8

Is a valid SETA term or an arithmetic combination of valid SETA terms,

**Operational Considerations:** 

A valid SETA term is:

a self-defining term; or

a variable symbol with an arithmetic value; or

a character value consisting of one to eight decimal digits.

The arithmetic operators used in writing SETA expressions are +, -, \*, and /. The expression may not begin with an operator. Two operators or two terms may not succeed one another.

The rules of precedence for the evaluation of a SETA arithmetic expression are the same as stated for a SET statement. The value of a SETA expression may range from  $-2^{23}$  to  $2^{23}-1$ .

When the SETA symbol is used in an arithmetic expression, the arithmetic value of the symbol is substituted for the symbol. If the SETA symbol is used in another context, the arithmetic value of the SETA symbol is converted to a decimal integer with leading zeros removed. A leading minus sign will be retained. This decimal value is then substituted for the SETA symbol. If the value of the SETA symbol is zero, a single zero is substituted.

Four statements are provided to assign values to set symbols: SETA, SETB, SETC, and SET. The statement used depends on the statement chosen to declare the set symbol. SETA, SETB, and SETC statements may be used only within macro definitions written in macro format. The SET statement may be used only within macro definitions written in proc format.



#### SPERRY UNIVAC OS/3 ASSEMBLER

# SETB

Function:

Assigns a binary value of 0 or 1 to a variable symbol that was declared by an LCLB or GBLB statement.

Format:

LABEL	$\Delta$ operation $\Delta$		OPERAND	
8 <b>.</b> s	SETB	b		

#### where:

&s

Is a set symbol declared in either LCLB or GBLB.

#### SETB

Defines the operation.

#### b

Is a valid logical expression, a 0 or a 1, that must be enclosed in parentheses.

### **Operational Considerations:**

The logical expression in the operand field may have a value of either 0 (false) or 1 (true), and the set symbol specified in the name field of the set statement is assigned the resultant binary value. The logical expression may consist of a single term or logical combination of terms.

The permissible terms are:

- a SETB arithmetic relational expression;
- a SETB character relational expression; and
- a SETB symbol.

The SETB logical operators that may be used to combine the terms are **SE**, **SE**, and **SE**. The logical expression must not contain two terms in succession. Two operators may appear in succession if the first operator is either **SE** or **SE**, and the second operator is **SE**. Only the operator **SE** is allowed prior to the first term of the expression.

# SETB

A SETB arithmetic relational expression consists of two arithmetic expressions connected by a SETB relational operator. A SETB character relational expression consists of two character strings connected by a SETB relational operator. The SETB relational operators are:

Operator	Meaning
NE	Not equal
EQ	Equal .
LT	Less than
LE	Less than or equal
GT	Greater than
GE	Greater than or equal

The arithmetic expression that may be used as a term in the SETB arithmetic relational expression is defined under the SETA statement. The rules under the SETC statement define the format of the character string that may be used in a SETB character relational expression. If two character strings are of unequal length, the shorter will always compare less than the longer, regardless of actual value. The maximum length of character strings that may be compared is 127 characters.

In writing SETB expressions, the SETB relational or logical operators must be preceded and followed by at least one blank or other special character. The relational expression may be optionally enclosed in parentheses.

The procedure for evaluating a SETB expression is:

- Each term (SETB symbol, SETB arithmetic expression, or SETB character expression) is evaluated and given a value of either 1 (true) or 0 (false).
- Evaluation is from left to right. The weight of the logical operators is:



Therefore, I is performed prior to I, and I is performed prior to I.

If a SETB variable symbol is used in the operand field of a SETA or DO statement, or in an arithmetic relation (in either a SETB or AIF term), the binary values 0 and 1 are converted to the arithmetic values +0 and +1.

If the SETB variable symbol is used in the operand field of a SET statement, the value substituted is dependent on the context. In an arithmetic expression, +1 or +0 is substituted. In a character expression, the character values 1 and 0 are substituted.

# SETB

Four statements are provided to assign values to set symbols: SETA, SETB, SETC, and SET. The statement used depends on the statement chosen to declare the set symbol. SETA, SETB, and SETC statements may be used only within macro definitions written in macro format. The SET statement may be used only within macro definitions written in proc format.

### SPERRY UNIVAC OS/3 ASSEMBLER

# SETC

#### Function:

Assigns a character value to a variable symbol that was declared by an LCLC or GBLC statement.

Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
&s	SETC	c

#### where:

&s

is a set symbol declared by either LCLC or GBLC.

#### SETC

Defines the operation.

C

Is a valid SETC operand.

#### **Operational Considerations:**

A SETC operand must be a character expression.

The maximum length of the value that may be specified for a SETC symbol is eight characters. If more than eight characters are specified, only the leftmost eight characters are used by the assembler.

Four statements are provided to assign values to set symbols: SETA, SETB, SETC, and SET. The statement used depends on the statement chosen to declare the set symbol. SETA, SETB, and SETC statements may be used only within macro definitions written in macro format. The SET statement may be used only within macro definitions written in proc format.

.

# Appendix A. Assembler References

-

•

·

<b>I</b>	Source Code Inst	uction Format			Object Code Instruction Format					
Instruction Type	Explicit Form	Implicit Form	Byte 1	lalf Word Byt 7   8 11		16 19 2	Second Half Word Bytes 3 and 4 3	1 32 35	Third Half Word Bytes 5 and 6   36	
RR	(symbol) opcode $r_1, r_2^{(1)}$	[symbol] opcode r <sub>1</sub> ,r <sub>2</sub>		reg op 1	reg op 2	9 9				
			opcode	r <sub>1</sub>	r <sub>2</sub>			Ì		
RX	[symbol] opcode $r_1, d_2 (x_2, b_2)$	{symbol] opcode r <sub>1</sub> .s <sub>2</sub> (x <sub>2</sub> )		reg op 1			address operand 2			
			opcode	r <sub>1</sub>	×2	b <sub>2</sub>	d <sub>2</sub>			
RS	[symbol] opcode $r_1, r_3, d_2(b_2)^{3}$	{symbol] opcode r <sub>1</sub> ,r <sub>3</sub> ,s <sub>2</sub>		reg op 1	reg op 3		address operand 2			
			opcode	r <sub>1</sub>	r <sub>3</sub>	b <sub>2</sub>	d <sub>2</sub>			
SI	[symbol] opcode d <sub>1</sub> (b <sub>1</sub> ),i <sub>2</sub>	[symbol] opcode s <sub>1</sub> ,i <sub>2</sub>		imm ope	ediate rand		address operand 1			
			opcode	i	2	b <sub>1</sub>	d <sub>1</sub>			
s	[symbol] opcode d <sub>2</sub> (b <sub>2</sub> )	[symbol] opcode s <sub>2</sub>					address operand 2			
			opcode	орс	ode	<sup>b</sup> 2	d <sub>2</sub>			
	[symbol] opcode $d_1^{(i,b_1),d_2^{(b_2)}}$	[symbol] opcode s <sub>1</sub> (I),s <sub>2</sub>		length address op 1 and op 2 operand 1			address operand 2			
SS			opcode	-۱	1	b,	d <sub>1</sub>	b <sub>2</sub>	d <sub>2</sub>	
33	[symbol] opcode $d_1 (l_1, b_1), d_2(l_2, b_2)$	ymbol] opcode d <sub>1</sub> ( $ _1,b_1\rangle$ , d <sub>2</sub> ( $ _2,b_2\rangle$ [symbol] opcode s <sub>1</sub> ( $ _1\rangle$ , s <sub>2</sub> ( $ _2\rangle$ )		len op 1	gth op 2		address operand 1		address operand 2	
			opcode	I <sub>1</sub> -1	I <sub>2</sub> -1	b,	d <sub>i</sub>	b <sub>2</sub>	d <sub>2</sub>	
SM	{symbol} opcode $d_1(b_1), i_2, m_3, d_4$	[symbol] opcode s <sub>1</sub> ,i <sub>2</sub> ,m <sub>3</sub> ,d <sub>4</sub>			immediate		displacement 4	address operand 1		_
			opcode		2	<sup>m</sup> 3	d <sub>4</sub>	<sup>b</sup> 1	d <sub>1</sub>	
OTES:			0 7	18 11	12 15	16 19 2	31	32 35	136	
~	instruction has three other forms:	2 The RX in:	struction BC is written in	the form	(;	The PC	instruction has two other forms:			
-	popcode $i_1$ for the SVC instruction;	_	pcode $m_1, d_2(x_2, b_2)$ .		Ċ	the RS s	hift instructions are written wit			

Table A-1. Instruction Formats (Part 1 of 2)

[symbol] opcode r<sub>1</sub> for the SPM instruction; and

[symbol] opcode  $m_1, r_2$  for the BCR instruction.

4

of the  $r_{\rm 3}$  operand, in the form:

[symbol] opcode r1,d2(b2)

and some RS instructions, such as ICM and CLM, are written in the form:

[symbol] opcode r1,m3,d2(b2).

A-1 Update B

Table A—1.	Instruction	Formats	(Part 2 of 2	2)
------------	-------------	---------	--------------	----

Characters	Meaning
OPCODE	The application instruction operation code.
r <sub>1</sub>	The number of the general register containing operand 1
r <sub>2</sub>	The number of the general register containing operand 2
r <sub>3</sub>	The number of the general register containing operand 3
×2	The number of the general register containing an index number for operand 2 of the RX instruction
i <sub>1</sub>	The immediate data used as operand 1 of the SVC instruction
i <sub>2</sub>	The immediate data used as operand 2 of an SI instruction
ł	The length of the operands as stated in source code*
1 <sub>1</sub>	The length of operand 1 as stated in source code *
1 <sub>2</sub>	The length of operand 2 as stated in source code*
b <sub>1</sub>	The number of the general register containing the base address for operand 1
b <sub>2</sub>	The number of the general register containing the base address for operand 2
d <sub>1</sub>	The displacement for the base address of operand 1
d <sub>2</sub>	The displacement for the base address of operand 2
d <sub>4</sub>	The displacement used as operand 4 of an SM instruction
m <sub>1</sub>	The mask used as operand 1
<sup>m</sup> 3	The mask used as operand 3 of an SM instruction
op <sub>1</sub>	Operand 1
op <sub>2</sub>	Operand 2
op <sub>3</sub>	Operand 3
<sup>s</sup> 1	The symbol used to identify operand 1 in the implicit format
\$ <sub>2</sub>	The symbol used to identify operand 2 in the implicit format

\*This is coded as the true source code length of the operand, not the length less 1, as assembled in the object code. The assembler makes a reduction of 1 in the length when converting source code to object code.

A-3 Update B

	Li	sting by Mi	nemonic Co	de	
		Machine	Byte	e Source Code Format	
Mnemonic	Instruction Name	Code	Length	Explicit	Implicit
A	Add	5A	4	$r_1, d_2(x_2, b_2)$	r <sub>1</sub> S <sub>2</sub> (x <sub>2</sub> )
AD	Add normalized, long	6A	4	$r_1, d_2(x_2, b_2)$	$r_{1}, s_{2}(x_{2})$
ADR	Add normalized, long	2A	2	r <sub>1</sub> ,r <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>
AE	Add normalized, short	7A	4	$r_1, d_2(x_2, b_2)$	$r_{1}, s_{2}(x_{2})$
AER	Add normalized, short	3A 🛛	2	r <sub>1</sub> ,r <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>
AH	Add half word	4A	4	$r_1, d_2(x_2, b_2)$	$r_{1}, s_{2}(x_{2})$
AI	Add immediate	9A	4	$d_1(b_1), i_2$	S <sub>1</sub> ,i <sub>2</sub>
AL	Add logical	5E	4	$r_1, d_2(x_2, b_2)$	r <sub>1</sub> ,a <sub>2</sub> (x <sub>2</sub> )
ALR	Add logical	1E	2		
ALN	-	FA	6	r <sub>1</sub> ,r	$r_{1}, r_{2}$
	Add decimal			$d_1(l_1,d_1),d_2(l_2,b_2)$	$s_1(l_1), s_2(l_2)$
AR	Add	1A	2	r <sub>1</sub> ,r <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>
AU	Add unnormalized, short	7E	4	$r_1, d_2(x_2, b_2)$	$r_1, s_2(x_2)$
AUR	Add unnormalized, short	3E	2	Γ <sub>1</sub> ,Γ <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>
AW	Add unnormalized, long	6E	4	$r_1, d_2(x_2, b_2)$	$r_{1},s_{2}(x_{2})$
AWR	Add unnormalized, long	2E	2	r <sub>1</sub> ,r <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>
BAL	Branch and link	45	4	$r_1, d_2(x_2, b_2)$	$r_1, s_2(x_2)$
BALR	Branch and link	05	2	r <sub>1</sub> r <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>
BC	Branch on condition	47	4	$i, d_2(x_2, b_2)$	$i_{1}, s_{2}(x_{2})$
BCR	Branch on condition	07	2	i, <b>r</b> <sub>2</sub>	i, <b>r</b> <sub>2</sub>
BCT	Branch on count	46	4	$r_1, d_2(x_2, b_2)$	
BCTR		06	2		$r_1, s_2(x_2)$
	Branch on count			r <sub>1</sub> ,r <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>
BXH	Branch on index high	86	4	$r_1, r_3, d_2(b_2)$	r <sub>1</sub> ,r <sub>3</sub> ,s <sub>2</sub>
BXLE	Branch on index low or equal	87	4	r <sub>1</sub> ,r <sub>3</sub> ,d <sub>2</sub> (b <sub>2</sub> )	r <sub>1</sub> ,r <sub>3</sub> ,s <sub>2</sub>
С	Compare algebraic	59	4	$r_1, d_2(x_2, b_2)$	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )
CD	Compare, long	69	4	$r_1, d_2(x_2, b_2)$	$r_{1}, s_{2}(x_{2})$
CDR	Compare, long	29	2	r <sub>1</sub> ,r <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>
CE	Compare, short	79	4	$r_1, s_2(x_2, b_2)$	$r_1, s_2(x_2)$
CER	Compare, short	39	2	r <sub>1</sub> ,r <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>
СН	Compare half word	49	4	$r_1, d_2(x_2, b_2)$	$r_{1}, s_{2}(x_{2})$
CL	Compare logical	55	4	$r_1, d_2(x_2, b_2)$	$r_{1},s_{2}(x_{2})$ $r_{1},s_{2}(x_{2})$
CLC	Compare logical	D5	6		
	· •			$d_1,(l,b_1),d_2(b_2)$	s <sub>1</sub> (I),s <sub>2</sub>
CLCL	Compare logical characters long	OF	2	r <sub>1</sub> ,r <sub>2</sub>	<b>r</b> <sub>1</sub> , <b>r</b> <sub>2</sub>
CLI	Compare logical immediate	95	4	d <sub>1</sub> ,(b <sub>1</sub> ),i <sub>2</sub>	<b>s</b> 1,i2
CLIS	Compare logical immediate and skip	E1	6	$d_1(b_1), i_2, m_3, d_4$	s <sub>1</sub> ,i <sub>2</sub> ,m <sub>3</sub> ,s <sub>4</sub>
CLM	Compare logical characters under mask	BD	4	r <sub>1</sub> ,m <sub>3</sub> ,d <sub>2</sub> (b <sub>2</sub> )	$r_1, m_3, s_2$
CLR	Compare logical	15	2	r <sub>1</sub> ,r <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>
CLRCH	Clear channel	9F02	4	(Privileged)	(Privileged)
CLRDV	Clear device	9DX2	4	(Privileged)	(Privileged)
CP	Compare decimal	F9	6	_	· • ·
				$d_1(l_1,b_1),d_2(l_2,b_2)$	$s_1(l_1), s_2(l_2)$
CR	Compare algebraic	19 B0	2	$\Gamma_1\Gamma_2$	r <sub>1</sub> ,r <sub>2</sub>
CSM	Compare and swap under mask	B9	4	r <sub>1</sub> ,r <sub>3</sub> ,d <sub>2</sub> (b <sub>2</sub> )	r <sub>1</sub> ,r <sub>3</sub> ,s <sub>2</sub>
CVB	Convert to binary	4F	4	$r_1, d_2(x_2, b_2)$	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )
CVD	Convert to decimal	4E	4	$r_1, d_2(x_2, b_2)$	$r_{1}, s_{2}(x_{2})$
D	Divide	5D	4	$r_1, d_2(x_2, b_2)$	$r_1, s_2(x_2)$
DD	Divide, long	6D	4	$r_1, d_2(x_2, b_2)$	$r_{1}, s_{2}(x_{2})$
DDR	Divide, long	2D	2	r <sub>1</sub> ,r <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>
DE	Divide, short	7D	4	$r_1, d_2(x_2, b_2)$	$r_{1}, s_{2}(x_{2})$
DER	Divide, short	3D	2	r <sub>1</sub> ,r <sub>2</sub>	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )
DP	Divide decimal	FD	6	$d_1(l_1,b_1),d_2(l_2,b_2)$	
DR	Divide	1D	2		$s_1(l_1), s_2(l_2)$
ED	Edit	DE		$r_1, r_2$	$r_1, r_2$
			6	$d_1(l,b_1),d_2(b_2)$	s <sub>1</sub> (I),s <sub>2</sub>
EDMK	Edit and mark	DF	6	$d_1(l,b_1),d_2(b_2)$	s <sub>1</sub> (I),s <sub>2</sub>
EIO	Enqueue I/O	EO	6	(Privileged)	(Privileged)

## Table A-2. Instruction Repertoire (Part 1 of 9)

Machina Buta Source Code					Format	
Mnemonic	Instruction Name	Machine Code	Byte Length	Explicit	Implicit	
EX	Execute	44	4	$r_1, d_2(x_2, b_2)$	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )	
EXD	Execute diagnose	8300	4	(Privileged)	(Privileged)	
GRB	Get IORB	ОВ	2	(Privileged)	(Privileged)	
HDR	Halve, long	24	2	r <sub>1</sub> ,r <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>	
HDV	Halt device	9E01	4	(Privileged)	(Privileged)	
HER	Halve, short	34	2		r <sub>1</sub> ,r <sub>2</sub>	
		99	4	r <sub>1</sub> ,r <sub>2</sub> (Privileged)	(Privileged)	
HPR	Halt and proceed					
IC	Insert character	43	4	$r_1, d_2(x_2, b_2)$	$r_1, s_2(x_2)$	
ICM	Insert characters under mask	BF 8303	4	$r_1, m_3, d_2(b_2)$	r <sub>1</sub> ,m <sub>3</sub> ,s <sub>2</sub>	
IPL	Initial program load		4	(Privileged)	(Privileged)	
ISK*	Insert storage key	09	2	(Privileged)	(Privileged)	
L	Load	58	4	$r_1, d_2(x_2, b_2)$	$r_1, s_2(x_2)$	
LA	Load address	41	4	$r_1, d_2(x_2, b_2)$	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )	
LCDR	Load complement, long	23	2	r <sub>1</sub> ,r <sub>2</sub>	<b>r</b> <sub>1</sub> , <b>r</b> <sub>2</sub>	
LCER	Load complement, short	33	2	<b>r</b> <sub>1</sub> , <b>r</b> <sub>2</sub>	<b>r</b> <sub>1</sub> , <b>r</b> <sub>2</sub>	
LCHR	Load channel register	9F03	4	(Privileged)	(Privileged)	
LCR	Load complement	13	2	<b>r</b> <sub>1</sub> , <b>r</b> <sub>2</sub>	<b>r</b> <sub>1</sub> <b>r</b> <sub>2</sub>	
LCTL	Load control	B7	4	(Privileged)	(Privileged)	
LD	Load, long	68	4	$r_1, d_2(x_2, b_2)$	$r_{1}, s_{2}(x_{2})$	
LDA	Load directive address	51	4	(Privileged)	(Privileged)	
LDR	Load, long	28	2	Γ <sub>1</sub> ,Γ <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>	
LE	Load, short	78	4	$r_1, d_2(x_2, b_2)$	$r_1, S_2(x_2)$	
LER	Load, short	38	2	r <sub>1</sub> ,r <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>	
	Load half word	48	4	$r_1, d_2(x_2, b_2)$	$r_{1}, s_{2}(x_{2})$	
		61	4	(Privileged)	(Privileged)	
LIA	Load I/O address	1	· ·			
LM	Load multiple	98	4	$r_1, r_3, d_2(b_2)$	r <sub>1</sub> ,r <sub>3</sub> ,S <sub>2</sub>	
LNDR	Load negative, long	21	2	r <sub>1</sub> ,r <sub>2</sub>	<b>r</b> <sub>1</sub> , <b>r</b> <sub>2</sub>	
LNER	Load negative, short	31	2	<b>r</b> <sub>1</sub> , <b>r</b> <sub>2</sub>	<b>r</b> <sub>1</sub> , <b>r</b> <sub>2</sub>	
LNR	Load negative	11	2	r <sub>1</sub> ,r <sub>2</sub>	<b>r</b> <sub>1</sub> , <b>r</b> <sub>2</sub>	
LPDR	Load positive, long	20	2	r <sub>1</sub> ,r <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>	
LPER	Load positive, short	30	2	r <sub>1</sub> ,r <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>	
LPR	Load positive	10	2	r <sub>1</sub> ,r <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>	
LPSW	Load program status word	82	4	(Privileged)	(Privileged)	
LR	Load	18	2	r <sub>1</sub> ,r <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>	
LRC	Longitudinal redundancy check	830E	4	(Privileged)	(Privileged)	
LRR	Load relocation register	A3	4	(Privileged)	(Privileged)	
LTDR	Load and test, long	22	2	r <sub>1</sub> ,r <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>	
LTER	Load and test, short	32	2	r <sub>1</sub> ,r <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>	
LTR	Load and test	12	2	r <sub>1</sub> ,r <sub>2</sub>	$\mathbf{r}_1\mathbf{r}_2$	
м	Multiply	5C	4	$r_1, d_2(x_2, b_2)$	$r_{1}, s_{2}(x_{2})$	
MD	Multiply, long	6C	4	$r_1, d_2(x_2, b_2)$	$r_1, s_2(x_2)$	
MDR	Multiply, long	2C	2	$r_{1}, r_{2}$	<b>r</b> <sub>1</sub> , <b>r</b> <sub>2</sub>	
ME	Multiply, short	7C	4	$r_1, d_2(x_2, b_2)$	$r_1, s_2(x_2)$	
MER	Multiply, short	3C	2	r <sub>1</sub> ,r <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>	
MH	Multiply, short Multiply half word	4C	4	$r_1, d_2(x_2, b_2)$	$r_{1}, s_{2}(x_{2})$	
MIO	Move I/O	81	4	(Privileged)	(Privileged)	
MP	Multiply decimal	FC	6		• •	
		1C	б 2	$d_1(l_1,b_1),d_2(l_2,b_2)$	$s_1(l_1), s_2, (l_2)$	
MR	Multiply	1 1	1	r <sub>1</sub> ,r <sub>2</sub>	$\mathbf{r}_1, \mathbf{r}_2$	
MVC	Move characters	D2	6	$d_1(l,b_1),d_2(b_2)$	s <sub>1</sub> (I), s <sub>2</sub>	
MVCL	Move character long	OE	2	<b>r</b> <sub>1</sub> , <b>r</b> <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>	
MVI	Move immediate	92	4	d <sub>1</sub> (b <sub>1</sub> ),i <sub>2</sub>	S <sub>1</sub> , I <sub>2</sub>	
MVN	Move numerics	D1	6	$d_1(I,b_1),d_2(b_2)$	s <sub>1</sub> (I),s <sub>2</sub>	
MVO	Move with offset	F1	6	$d_1(I_1,b_1),d_2(I_2,b_2)$	$s_1(l_1), s_2(l_2)$	
MVZ	Move zones	D3	6	$d_1(I,b_1),d_2(b_2)$	s <sub>1</sub> (I), s <sub>2</sub>	
N	AND logical	54	4	$r_1, d_2(x_2, b_2)$	$r_1, s_2(x_2)$	
NC	AND logical	D4	6	$d_1(l,b_1),d_2(b_2)$	<b>s</b> <sub>1</sub> (I), <b>s</b> <sub>2</sub>	
NI	AND logical immediate	94	4	d <sub>1</sub> (b <sub>1</sub> ),i <sub>2</sub>	<b>s</b> <sub>1</sub> ,i <sub>2</sub>	
NR	AND logical	14	2	r <sub>1</sub> ,r <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>	

Table A-2. Instruction Repertoire (Part 2 of 9)

٠

		Machine		Source Code Format	
Anemonic	Instruction Name	Code	Byte Length	Explicit	Implicit
0	OR logical	56	4	$r_1, d_2(x_2, b_2)$	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )
DC	OR logical	D6	6	$d_1(l,b_1),d_2(b_2)$	s <sub>1</sub> (I),s <sub>2</sub>
01	OR logical immediate	96	4	d <sub>1</sub> (b <sub>1</sub> ),i <sub>2</sub>	S1,i2
OR	OR logical	16	2	r <sub>1</sub> ,r <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>
РАСК	Pack	F2	6	$d_1(l_1,b_1),d_2(l_2,b_2)$	$s_1(l_1), s_2(l_2)$
PRB	Put IORB	l oc	2	(Privileged)	(Privileged)
RESET	Reset	8301	4	(Privileged)	(Privileged)
S	Subtract	5B	4	$r_1, d_2(x_2, b_2)$	$r_1, s_2(x_2)$
SD	Subtract normalized, long	6B	4	$r_1, d_2(x_2, b_2)$	$r_{1}, s_{2}(x_{2})$
SDR	Subtract normalized, long	28	2	r <sub>1</sub> ,r <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>
SDV	Start device	9002	4	(Privileged)	(Privileged)
SE	Subtract normalized, short	7B	4		
				$r_1, d_2(x_2, b_2)$	$r_1, s_2(x_2)$
SER	Subtract normalized, short	3B	2	$\mathbf{r}_1, \mathbf{r}_2$	$\mathbf{r}_1, \mathbf{r}_2$
SH	Subtract half word	4B	4	$r_1, d_2(x_2, b_2)$	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )
SHL	Shift logical	9B	4	$r_1, m_3, d_2(b_2)$	r <sub>1</sub> ,m <sub>3</sub> ,s <sub>2</sub>
SL	Subtract logical	5F	4	$r_1, d_2(x_2, b_2)$	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )
SLA	Shift left single algebraic	8B	4	$r_1, d_2(b_2)$	<b>r</b> <sub>1</sub> , <b>s</b> <sub>2</sub>
SLDA	Shift left double algebraic	8F	4	r <sub>1</sub> ,d <sub>2</sub> (b <sub>2</sub> )	r <sub>1</sub> ,s <sub>2</sub>
SLDL	Shift left double logical	8D	4	r <sub>1</sub> ,d <sub>2</sub> (b <sub>2</sub> )	r <sub>1</sub> ,s <sub>2</sub>
SLL	Shift left single logical	89	4	r <sub>1</sub> ,d <sub>2</sub> (b <sub>2</sub> )	r <sub>1</sub> ,s <sub>2</sub>
SLM	Supervisor load multiple	B8	4	(Privileged)	(Privileged)
SLR	Subtract logical	1F	2	r <sub>1</sub> ,r <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>
SP	Subtract decimal	FB	6	$d_1(l_1, b_1), d_2(l_2, b_2)$	$s_1(l_1), s_2(l_2)$
SPM	Set program mask	04	2	r <sub>1</sub>	r <sub>1</sub>
SR	Subtract	1B	2	r <sub>1</sub> ,r <sub>2</sub>	<b>r</b> <sub>1</sub> , <b>r</b> <sub>2</sub>
SRA	Shift right single algebraic	8A	4	$r_1, d_2(b_2)$	r <sub>1</sub> ,S <sub>2</sub>
SRDA	Shift right double algebraic	8E	4	$r_1, d_2(b_2)$	r <sub>1</sub> ,S <sub>2</sub>
SRDL	Shift right double logical	80	4	$r_1, d_2(b_2)$	r <sub>1</sub> ,s <sub>2</sub>
SRL	Shift right single logical	88	4	$r_1, d_2(b_2)$	r <sub>1</sub> ,S <sub>2</sub>
SRP	Shift and round decimal	FO	6	$d_1(l_1,b_1),d_2(b_2),i_3$	$s_1(l_1), s_2, i_3$
SSK*	Set system key	08	2	(Privileged)	(Privileged)
SSM	Set system mask	80	4		
SSTM	Supervisor store multiple	BO	4	(Privileged)	(Privileged)
				(Privileged)	(Privileged)
ST	Store	50	4	$r_1, d_2(x_2, b_2)$	$r_{1}, s_{2}(x_{2})$
STC	Store character	42	4	$r_1, d_2(x_2, b_2)$	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )
STCM	Store characters under mask	BE	4	$r_1, m_3, d_2(b_2)$	$r_1, m_3, s_2$
STCTL	Store control	B6	4	(Privileged)	(Privileged)
STD	Store long	60	4	$r_1, d_2(x_2, b_2)$	$r_{1}, s_{2}(x_{2})$
STE	Store short	70	4	$r_1, d_2(x_2, b_2)$	$r_1, s_2(x_2)$
STS	Store status	8302	4	(Privileged)	(Privileged)
SU	Subtract unnormalized, short	7F	4	$r_1, d_2(x_2, b_2)$	$r_1, s_2(x_2)$
SUR	Subtract unnormalized, short	3F	2	<b>r</b> <sub>1</sub> , <b>r</b> <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>
SVC	Supervisor call	0A	2	i	i
SW	Subtract unnormalized, long	6F	4	$r_1, d_2(x_2, b_2)$	$r_{1}, s_{2}(x_{2})$
WLS	Switch list scan	830F	4	(Privileged)	(Privileged)
SWR	Subtract unnormalized, long	2F	2	r <sub>1</sub> ,r <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>
M	Test under mask	91	4	d1(b1),i2	S1,12
MS	Test under mask and skip	E2	6	d <sub>1</sub> (b <sub>1</sub> ),i <sub>2</sub> ,m <sub>3</sub> ,d <sub>4</sub>	s <sub>1</sub> ,i <sub>2</sub> ,m <sub>3</sub> ,s <sub>4</sub>
R	Translate	DC	6	$d_1(I,b_1),d_2(b_2)$	s <sub>1</sub> (I), s <sub>2</sub>
RT	Translate and test	DD	6	$d_1(l,b_1), d_2(b_2)$	$s_1(l), s_2$
S	Test and set	93	4	$d_{2}(b_{2})$	S <sub>2</sub>
JNPK	Unpack	F3	6	$d_{1}(l_{1},b_{1}),d_{2}(l_{2},b_{2})$	$s_1(l_1), s_2(l_2)$
(	Exclusive OR	57	4	$r_1, d_2(x_2, b_2)$	$r_1, s_2(x_2)$
, kc	Exclusive OR	D7	6	$d_1(I,b_1),d_2(B_2)$	$s_1(1), s_2(x_2)$
KI	Exclusive OR, immediate	97	4	$d_1(1, D_1), d_2(D_2)$ $d_1(b_1), i_2$	S <sub>1</sub> (1), S <sub>2</sub> S <sub>1</sub> , i <sub>2</sub>
XR	Exclusive OR	17	2	$r_{1}, r_{2}$	r <sub>1</sub> ,r <sub>2</sub>
ZAP	Zero and add decimal	F8	6	$d_1(l_1,b_1),d_2(l_2,b_2)$	$s_1(l_1), s_2(l_2)$
			~	a111, a212, b21	SIN1782121

### Table A-2. Instruction Repertoire (Part 3 of 9)

\*Micro expansion feature

Table A—2. Instruction	on Repertoire	(Part 4 of 9)
------------------------	---------------	---------------

Listing by Alphabetic Instructions					
Instruction Name Machine Code Mnemonic					
Add	1A	AR			
Add	5A	A			
Add decimal	FA	AP			
Add half word	4A	AH			
Add immediate	9A	AI			
Add logical	1E	ALR			
Add logical	5E	AL			
Add normalized, long	2A	ADR			
Add normalized, long	6A	AD			
Add normalized, short	3A	AER			
Add normalized, short	7A	AE			
Add unnormalized, long	2E	AWR			
Add unnormalized, long	6E	AW			
Add unnormalized, short	3E	AUR			
Add unnormalized, short	7E	AU			
AND	14	NR			
AND	54	N			
AND	94	NI NC			
AND	D4				
Branch and link	05	BALR			
Branch and link	45	BAL			
Branch on condition	07	BCR			
Branch on condition	47	BC			
Branch on count	06	BCTR			
Branch on count	46 86	BCT			
Branch on index high		BXH			
Branch on index low or equal	87 9F02	BXLE			
Clear channel — privileged	9F02 9DX2				
Clear device — privileged	19	CR			
Compare Compare	59	C			
Compare and swap under mask	B9	CSM			
Compare decimal	F9	CP			
Compare half word	49	СН			
Compare logical	15	CLR			
Compare logical	55	CL			
Compare logical	95				
Compare logical	D5	CLC			
Compare logical characters under mask	BD	CLM			
Compare logical immediate and skip	E1	CLIS			
Compare logical characters long	OF	CLCL			
Compare, long	29	CDR			
Compare, long	69	CD			
Compare, short	39	CER			
Compare, short	79	CE			
Convert to binary	4F	CVB			
Convert to decimal	4E	CVD			
Divide	1D	DR			
Divide	5D	D			
Divide decimal	FD	DP			
Divide, long	2D	DDR			
Divide, long	6D	DD			
Divide, short	3D	DER			
Divide, short	7D	DE			
Edit	DE	ED			
Edit and mark	DF	EDMK			

•

.

A-7 Update B

		Listing by Alphabetic Instructions				
Instruction Name	Machine Code	Mnemonic				
Enqueue I/O — privileged	EO	EIO				
Exclusive OR	17	XR				
Exclusive OR	57	X				
Exclusive OR	97	XI				
Exclusive OR	D7	xc				
Execute	44	EX				
Execute diagnose — privileged	8300	EXD				
Get IORB — privileged	OB	GRB				
Halt and proceed - privileged	99	HPR				
Halt device - privileged	9E01	HDV				
Halve, long	24	HDR				
Halve, short	34	HER				
Initial program load — privileged	8303	IPL				
Insert character	43	IC				
Insert characters under mask	BF	ісм				
Insert storage key - privileged	09	(F)ISK				
Load	18					
Load	58					
Load address	41					
Load and test	12					
Load and test, long	22					
Load and test, short	32					
Load channel register — privileged	1	LTER				
· · ·	9F03	LCHR				
Load complement	13	LCR				
Load complement, long	23	LCDR				
Load complement, short	33	LCER				
Load control — privileged	B7	LCTL				
Load directive address — privileged	51	LDA				
Load half word	48	LH				
Load I/O address - privileged	61	LIA				
Load, long	28	LDR				
Load. long	68	LD				
Load multiple	98	LM				
Load negative	11	LNR				
Load negative, long	21	LNDR				
Load negative, short	31	LNER				
Load positive	10	LPR				
Load positive, long	20	LPDR				
Load positive, short	30	LPER				
Load PSW — privileged	82	LPSW				
Load relocation register — privileged	A3	LRR				
Load, short	38	LER				
Load, short	78	LE				
Longitudinal redundancy check — privileged	830E	LRC				
Move	92	MVI				
Move	D2	MVC				
Move I/O — privileged	81	MIO				
Move characters long	OE	MVCL				
Move numerics	D1	MVN				
Move with offset	F1	MVO				
Move zones (Native and 9200/9300 Modes)	D3	MVZ				
Multiply	10	MR				
Multiply	5C	M				
Multiply decimal	FC	MP				
Multiply half word	4C	MH				
Multiply, long	2C					
Multiply, long	6C	MDR MD				
	1					
Multiply, short Multiply, short	3C	MER				
Multipy, short OR	7C	ME				
OR OR	16 56	OR O				

## Table A-2. Instruction Repertoire (Part 5 of 9)

### Table A-2. Instruction Repertoire (Part 6 of 9)

	Listing by Alphabetic Instructions		·····		
Instruction Name Machine Code Mnemonic					
OR		96	01		
OR	(Native and 9200/9300 Modes)	D6	oc		
Pack		F2	PACK		
Put IORB - privileg	ged	OC	PRB		
Reset privileged		8301	RESET		
Service timer regist	er — privileged	03	STR		
Set program mask		04	SPM		
Set storage key -	privileged	08	(F)SSK		
Set system mask -	- privileged	80	SSM		
Shift and round dec	simal	FO	SRP		
Shift left double		8F	SLDA		
Shift left double log	lical	8D	SLDL		
Shift left single		8B	SLA		
Shift left single logi	cal	89	SLL		
Shift logical		9B	SHL		
Shift right double		8E	SRDA		
Shift right double lo	ogical	8C	SRDL		
Shift right single		8A	SRA		
Shift right single lo	gical	88	SRL		
Start device - privi	leged	9C02	SDV		
Store	•	50	ST		
Store character		42	STC		
Store characters un	der mask	BE	STCM		
Store control - pri		B6	STCTL		
Store half word	ineged -	40	STH		
Store, long		60	STD		
Store multiple		90	STM		
Store relocation reg	ister — privileged	A2	STRR		
Store, short	ister privileged	70	STE		
Store status - priv	ileged	8302	STS		
Subtract	leged	1B	SR		
Subtract		5B	S		
Subtract decimal		FB	SP		
Subtract half word		4B	SH		
Subtract logical		1F	SLR		
Subtract logical		5F	SL		
Subtract normalized	long	2B	SDR		
Subtract normalized	•	6B	SD		
Subtract normalized		3B	SER		
Subtract normalized		7B	SE		
Subtract unnormali		2F	SWR		
Subtract unnormalia		6F	SW		
Subtract unnormali	-	3F	SUR		
Subtract unnormali	•	7F	SU		
Supervisor call		0A	svc		
Supervisor load mu	ltiple — privileged	B8	SLM		
Supervisor store mi		BO	SSTM		
Switch list scan —	privileged	830F	SWLS		
Test and set	-	93	TS		
Test under mask		91	ТМ		
Test under mask ar	nd skip	E2	TMS		
Translate		DC	TR		
Translate and test		DD	TRT		
Unpack		F3	UNPK		
Zero and add		F8	ZAP		

#### NOTE:

Tag symbol (F) before mnemonic indicates instructions that are added as features.

.

٠

A-9 Update B

Table A—2.	Instruction	Repertoire	(Part 7 of 9)
------------	-------------	------------	---------------

	Listing by Machine Code				
Machine Code	Mnemonic	Instruction Name			
03	STR	Service timer register — privileged			
04	SPM	Set program mask			
05	BALR	Branch and link			
06	BCTR	Branch on count			
07	BCR	Branch on condition			
08	(F)SSK	Set storage key — privileged			
09	(F)ISK	Insert storage key — privileged			
OA	SVC	Supervisor call			
OB	GRB	Get IORB — privileged			
OC	PRB	Put IORB — privileged			
OE	MVCL	Move characters long			
OF	CLCL	Compare logical characters long			
10	LPR	Load positive			
11	LNR	Load negative			
12	LTR	Load and test			
13	LCR	Load complement			
14	NR	AND			
15	CLR	Compare logical			
16	OR	OR			
17	XR	Exclusive OR			
18	LR	Load			
19	CR	Compare			
1A	AR	Add			
1B	SR	Subtract			
10	MR	Multiply			
1D	DR	Divide			
1E	ALR	Add logical			
1F	SLR	Subtract logical			
20	LPDR	Load positive, long			
21	LNDR	Load negative, long			
22	LTDR	Load and test, long			
23	LCDR	Load complement, long			
23	HDR	Halve, long			
28	LDR	Load, long			
29	CDR	-			
29 2A	ADR	Compare, long Add normalized, long			
2A 2B	SDR				
2B 2C		Subtract normalized, long			
	MDR	Multiply, long			
2D 2 <del>E</del>		Divide, long			
	AWR	Add unnormalized, long			
2F	SWR	Subtract unnormalized, long			
30		Load positive, short			
31		Load negative, short			
32	LTER	Load and test, short			
33	LCER	Load complement, short			
34	HER	Halve, short			
38	LER	Load, short			
39	CER	Compare, short			
3A	AER	Add normalized, short			
3B	SER	Subtract normalized, short			
3C	MER	Multiply, short			
3D	DER	Divide, short			
3E	AUR	Add unnormalized, short			
3F	SUR	Subtract unnormalized, short			
40	STH	Store half word			
41	LA	Load address			
42	STC	Store character			
43	IC	Insert character			
44	EX	Execute			
45	BAL	Branch and link			
46	BCT	Branch on count			

+

	Listing by Machine Code				
Machine Code	Mnemonic	Instruction Name			
47	BC	Branch on condition			
48	LH	Load half-word			
49	СН	Compare half-word			
4A	AH	Add half-word			
4B	SH	Subtract half-word			
4C	МН	Multiply half-word			
4E	CVD	Convert to decimal			
4F	CVB	Convert to binary			
50	ST	Store			
51	LDA	Load directive address — privileged			
54	N	AND			
55	CL	Compare logical			
56	0	OR			
57	Х	Exclusive OR			
58	L	Load			
59	C	Compare			
5A	A	Add			
5B	S	Subtract			
5C	M	Multiply			
5D	D	Divide			
5E	AL	Add logical			
5F	SL	Subtract logical			
60	STD	Store, long			
61	LIA	Load I/O address — privileged			
68 69	LD CD	Load, long			
69 6A	AD	Compare, long			
6B	SD	Add normalized, long Subtract normalized, long			
6C	MD	Multiply, long			
6D	DD	Divide, long			
6E	AW	Add unnormalized, long			
6F	ŚW	Subtract unnormalized, long			
70	STE	Store, short			
78	LE	Load, short			
79	CE	Compare, short			
7A	AE	Add normalized, short			
7B	SE	Subtract normalized, short			
7C	ME	Multiply, short			
7D	DE	Divide, short			
7E	AU	Add unnormalized, short			
7F	SU	Subtract unnormalized, short			
80	SSM	Set system mask — privileged			
81	MIO	Move I/O — privileged			
82	LPSW	Load PSW — privileged			
8300	EXD	Execute diagnose — privileged			
8301	RESET	Reset — privileged			
8302	STS	Store status — privileged			
8303	IPL	Initial program load — privileged			
830E	LRC	Longitudinal redundancy check — privileged			
830F	SWLS	Switch list scan — privileged			
86	BXH	Branch on index high			
87	BXLE	Branch on index low or equal			
88	SRL	Shift right single logical			
89 8A	SLL	Shift left single logical			
8A 8B	SRA SLA	Shift right single			
8C	SRDL	Shift left single Shift right double logical			
8D	SLDL	Shift left double logical			
8E	SRDA	Shift right double			
8F	SLDA	Shift left double			
90	STM	Store multiple			

A-11	
Update	в

.

Table A—2.	Instruction	Repertoire	(Part S	) of 9)
------------	-------------	------------	---------	---------

Listing by Machine Code						
Machine Code	Mnemonic	· · · · · · · · · · · · · · · · · · ·	Instruction Name			
91	TM	Test under mask				
92	MVI	Move immediate				
93	TS	Test and set				
94	NI	AND				
95	CLI	Compare logical				
96	01	OR				
97	XI	Exclusive OR				
98	LM	Load multiple				
99	HPR	Halt and proceed — p	privileged			
9A	AI	Add immediate				
9C02	SHL	Shift logical				
9DX2	SDV	Start device — privile	ged			
9D	CLRDV	Clear device — privile	eged			
9E01	HDV	Halt device — privileg	jed			
9F02	CLRCH	Clear channel — privi				
9F03	LCHR	Load channel register	– privileged			
A2	STRR	Store relocation regis	ter — privileged			
A3	LRR	Load relocation regist	er — privileged			
BO	SSTM	Supervisor store mult	iple — privileged			
B6	STCTL	Store control privil	eged			
B7	LCTL	Load control — privile	eged			
B8	SLM	Supervisor load multip	ple — privileged			
89	CSM	Compare and swap u	nder mask			
BD	CLM	Compare logical chara	acters under mask			
BE	STCM	Store characters unde	er mask			
BF	ICM	Insert characters und	er mask			
D1	MVN	Move numerics				
D2 -	MVC	Move				
D3	MVZ	Move zones	(Native and 360/20 Modes)			
D4	NC	AND	(Native and 9200/9300 Modes)			
D5	CLC	Compare logical				
D6	OC	OR	(Native and 9200/9300 Modes)			
D7	XC	Exclusive OR				
DC	TR	Translate				
DD	TRT	Translate and test				
DE	ED	Edit				
DF	EDMK	Edit and mark				
EO	EIO	Enqueue I/O — privil	eged			
E1	CLIS	Compare logical imme	ediate and skip			
E2	TMS	Test under mask and	skip			
FO	SRP	Shift and round decim	nal			
F1	MVO	Move with offset				
F2	PACK	Pack				
F3	UNPK	Unpack				
F8	ZAP	Zero and add				
F9	СР	Compare decimal				
FA	AP	Add decimal				
FB	SP	Subtract decimal				
FC	MP	Multiply decimal				
FD	DP	Divide decimal				

NOTE:

Tag symbol (F) before mnemonic indicates instructions that are added as features.

<b>RR-Type Instructions</b>		RX-Type	K-Type Instructions		Equivalent		
Mnemonic Code	Hexadecimal Operation Code m <sub>1</sub>	Mnemonic Code	Hexadecimal Operation Code m 1	Explicit Form		Function	
BR	07 F	-	-	BCR	15,r <sub>2</sub>	Branch unconditionally	
NOPR	07 0	_	_	BCR	0,r2	No operation	
-	-	B	47 F	BC	15,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )	Branch unconditionally	
-	-	NOP	47 0	BC	0,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )	No operation	
		Us	ed after Comparis	on Instructio	ons	· · · · · · · · · · · · · · · · · · ·	
BHR	07 2	вн	47 2	BC	2,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )	Branch if high	
BLR	07 4	BL	47 4	вс	$4,d_{2}(x_{2},b_{2})$	Branch if low	
BER	07 8	BE	47 8	BC	8,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )	Branch if equal	
BNHR	07 D	BNH	47 D	BC	13,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )	Branch if not high	
BNLR	07 B	BNL	47 B	BC	11,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )	Branch if not low	
BNER	07 7	BNE	47 7	BC	7,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )	Branch if not equal	
	<u> </u>	Used	after Test-Under-	Mask Instruc	tions	· · · · · · · · · · · · · · · · · · ·	
BOR	07 1	BO	47 1	вс	1,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )	Branch if all ones	
BZR	07 8	BZ	47 8	вс	8,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )	Branch if all zeros	
BMR	07 4	BM	47 4	вс	$4,d_2(x_2,b_2)$	Branch if mixed	
BNOR	07 E	BNO	47 E	BC	14,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )	Branch if not all ones	
BNZR	07 7	BNZ	47 7	BC	7,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )	Branch if not all zeros	
BNMR	07 B	BNM	47 B	ВС	11,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )	Branch if not mixed	
		U	sed after Arithme	tic Instructio	ns		
BOR	07 1	во	47 1	вс	1,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )	Branch if overflow	
BZR	07 8	BZ	478	вс	8,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )	Branch if zero	
BMR	07 4	вм	47 4	вС	$4,d_{2}(x_{2},b_{2})$	Branch if minus	
BPR	07 2	BP	47 2	вс	$2d_{2}(x_{2},b_{2})$	Branch if positive	
BNOR	07 E	BNO	47 E	BC	$14,d_2(x_2,b_2)$	Branch if not overflow	
BNZR	07 7	BNZ	47 7	BC	7,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )	Branch if not zero	
BNMR	07 B	BNM	47 B	BC	$11,d_2(x_2,b_2)$	Branch if not minus	
BNPR	07 D	BNP	47 D	BC	13,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )	Branch if not positive	

Table A—3.	Extended	Mnemonic	Branch	Codes
------------	----------	----------	--------	-------

Classification	Operator	Description	Hierarchy
Arithmetic operators	•/	A*/B is equivalent to A*2 <sup>B</sup>	6
	//	Covered quotient, A//B is equivalent to (A+B1)/B	5
	1	A/B means arithmetic quotient of A and B.	5
	•	A*B means arithmetic product of A and B.	5
	-	A—B means arithmetic difference of A and B.	4
	+	A+B means arithmetic sum of A and B.	4
Logical operators	••	A**B means logical product	3
	++	A++B means logical sum 😰 of A and B.	2
		A——B means logical difference	2
Relational operators	•	A=B has value 1 if true; has value 0 if false.	1
	>	A>B has value 1 if true; has value 0 if false.	1
	<	A < B has value 1 if true;	1

#### Table A-4. Summery of Operators

Table A-5. Comparison of Terms

has value 0 if faise.

Term			Examples
SDTs	Can be used in the 1st or 2nd	CLI	AREA10, 10
-	operands	A 45.44	SÕT
	May be used in application	MV1	AREAB, X'C2' SDT
-	instructions and in assembler	MVC	33 (10R5),3(R8)
	directions		SDT SDT SDT
Literals		MVC	AREA10,=C'10'
	May only be used in the last		Literal
_	operand	MVC	AREA 10, = X'F 1F0'
	May not be used in assembler		Literal
_	directives	CLC	ONSW,-B'1111111
	Are preceded by an		Literal
•	equal (=) sign		
Symbol	s for constants	AREA 10	DS CL2
	May be used in the 1st or 2nd	NO10	DC C'10'
	operands	MOVE10	MVC AREA10,NO10
	May be used in application		symbols
	instructions and in assembler		ay mcOls
	directives		

#### SPERRY UNIVAC OS/3 ASSEMBLER

_	0	Source Code		Storage	Truncation	Length in Bytes			
Type Code	Constant or Storage Type	Alignment	Source Co Specification	1	Format	-	Implied	Minimum Explicit	Maximum Explicit *
С	Character	None	Characters	С, ,	Character	Right	Variable	1	256 (DC) 65,535 (DS)
×	Hexadecimal	None	Hexadecimal digits	<b>x</b> ' '	Hexadecimal	Left	Variable	1	256 (DC) 65,535 (DS)
B	Binary	None	Binary digits	B′ ′	Binary	Left	Variable	1	256
Ρ	Packed decimal	None	Decimal digits	۳''	Packed decimal	Left	Variable	1	16
z	Zoned decimal	Ńone	Decimal digits	<b>Z.</b> ,	Character	Left	Variable	1	16
н	Half word, fixed point	Half word	Decimal digits	н	Fixed-point binary	Left	2	1	8
F	Full word, fixed point	Full word	Decimal digits	F' '	Fixed-point binary	Left	4	1	8
Y	Half-word address	Half word	Expression	Y( )	Binary	Left	2	1	2
<b>A</b>	Full-word address	Full word	Expression	A( )	Binary	Left	4	1	4
S	Base and displacement	Half word	One or two expressions	S( )	Base and displacement	None	2	2	2
v	External address	Full word	Relocatable symbol	V( )	Binary	Left	4	3	4
E	Full word, floating point	Full word	Decimal digits	E	Floating- point binary normalized	Right	4	1	8
D	Double word, floating point	Double word	Decimal digits	D	Floating- point binary normalized	Right	8	1	8

## Table A-6. Characteristics of Constant and Storage Definition Type Codes

\*The maximum explicit length in bytes is that total length produced by the explicit length factor times the duplication factor.

-

## Table A—7. PROC, MACRO, and Call Instruction Comparison

	LABEL			OPERAND
HEADING	(&symbol) call-name	PROC NAME	[&pos,n] [pos-0]	[,&key <sub>1</sub> =,,&key <sub>m</sub> =]
BODY	symbol &symbol .symbol	mnemonic-code	operands	
TRAILER	unused	END	unused	

#### PROC CONSTRUCTION

#### MACRO CONSTRUCTION

	LABEL		OPERAND
	unused	MACRO	unused
HEADING	[&symbol]	call-name	[&pos <sub>1</sub> ,,&pos <sub>n</sub> ][,&key <sub>1</sub> =,,&key <sub>m</sub> =]
BODY	symbol &symbol .symbol	mnemonic-code	operands
TRAILER	unused	MEND	unused

## CALL INSTRUCTION FORMAT

	LABEL	$\triangle$ operation $\triangle$	OPERAND	
-	[symbol]	call-name	[p <sub>1</sub> ,p <sub>2</sub> ,p <sub>252</sub> ]	*



UP-8914

Table A-8. Check-off Table Terms

	General		Possible	e Program Exceptions
OPCODE	FORMAT TYPE	OBJECT INST. LGTH. (BYTES)	ADDRESSING     DATA (INVALID SIGN/DIGIT)     DECIMAL DIVIDE	
Cont	dition Code	s	DECIMAL OVERFLOW EXECUTE EXPONENT OVERFLOW EXPONENT UNDERFLOW	<ul> <li>NOT A FLOATING-POINT REGISTER</li> <li>OP 1 NOT ON HALF-WORD BOUNDARY</li> <li>OP 2 NOT ON HALF-WORD BOUNDARY</li> <li>OP 2 NOT ON FULL-WORD BOUNDARY</li> </ul>
IF RESULT	<pre>&lt; 0, SET TC &gt; 0, SET TC .0W, SET TC</pre>	) 1 ) 2	FIXED-POINT DIVIDE  FIXED-POINT OVERFLOW  FLOATING-POINT DIVIDE  OPERATION	OP 2 NOT ON DOUBLE-WORD     BOUNDARY     OP 1 NOT EVEN NUMBERED REGISTER     OP 1 NOT ODD NUMBERED REGISTER     NONE

#### Explanation:

Addressing

A storage location outside the range of the installed storage is referenced by a program-specified address.

- Data
  - An invalid sign or digit code is detected in decimal operands.
  - Fields in decimal arithmetic overlap incorrectly.
  - The first operand of the *multiply decimal* instruction does not have a sufficient number of high-order zero digits.
- Decimal Divide

The quotient of a *divide decimal* instruction exceeds the capacity of the quotient part of the first operand field.

Decimal Overflow

The result of an *add decimal, subtract decimal, or zero and add* instruction exceeds the capacity of the first operand location.

Execute

The subject instruction of an execute instruction is an execute instruction.

Exponent Overflow

The final characteristic resulting from a floating-point arithmetic operand exceeds 127.

Exponent Underflow

The final characteristic resulting from a floating-point arithmetic operation is less than zero.

A-16

Explanation:

Fixed-Point Divide

The quotient of a fixed-point divide operation exceeds the capacity of the first operand (including division by zero), or the result of a *convert to binary* instruction exceeds 31 bits.

Fixed-Point Overflow

A fixed-point add or subtract operation exceeds the capacity of the first operand field.

Floating-Point Divide

The divisor fraction in a floating-point divide operation is equal to zero.

Operation

An illegal operation has been attempted or an operation using a noninstalled processor feature has been attempted.

Protection

A storage protection violation occurs on a program-generated address, when the protection feature is installed.

Significance

The final fraction resulting from a floating-point addition or subtraction is equal to zero.

- Specification
  - The unit of information referenced is not on an appropriate boundary.
  - An invalid modifier field is specified in the STR instruction.
  - The R<sub>1</sub> field of an instruction that uses an even/odd pair of registers (64-bit operand) does not specify an even register.
  - A floating-point register other than 0, 2, 4, or 6 is specified.
  - A multiplicand or divisor in decimal arithmetic exceeds 15 digits and sign.
  - The first operand field is shorter than, or equal in length to, the second operand in *decimal multiply* and *decimal divide* instructions.

•

•

.

.

.



## Table A-1. Instruction Formats (Part 1 of 2)

	Source Code Ins	truction Formet				Obj	ject Code Instruction Format			
Instruction Type	Explicit Form	Implicit Form	First Ha Byte 1 0 7	Byte 2	15	16 19	Second Half Word Bytes 3 and 4  20 31	32 35	Third Half Word Bytes 5 and 6   36	47
RR	(symbol) opcode r <sub>1</sub> ,r <sub>2</sub> ()	[symbol] opcode r <sub>1</sub> ,r <sub>2</sub>			reg op 2					
			opcode	4	ľ2					
RX	(symbol) opcode r <sub>1</sub> ,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )	[symbol] opcode r <sub>1</sub> .s <sub>2</sub> (x <sub>2</sub> )		reg op 1			address operand 2			
			opcode	r,	×2	b <sub>2</sub>	d <sub>2</sub>	]		
RS	[symbol] opcode r <sub>1</sub> ,r <sub>3</sub> ,d <sub>2</sub> (b <sub>2</sub> ) (2)	[symbol] opcode r <sub>1</sub> ,r <sub>3</sub> ,s <sub>2</sub>		reg op 1	reg op 3		address operand 2			
	• • • •		opcode	r <sub>1</sub>	r <sub>a</sub>	b <sub>2</sub>	d <sub>2</sub>	]		-
SI	(symbol) apcode $d_1(b_1) J_2$	(symbol) opcode s <sub>1</sub> ,i <sub>2</sub>		immedia operant			address operand 1			ļ
			opcode	i <sub>2</sub>		Þ,	d,	]		i
s	[symbol] opcode d <sub>2</sub> (b <sub>2</sub> )	[symbol] opcode s <sub>2</sub>	•				address operand 2			
			opcode	opcode		<sup>b</sup> 2	d <sub>2</sub>	]		-
	[symbol] opcode d <sub>1</sub> (I,b <sub>1</sub> ) ,d <sub>2</sub> (b <sub>2</sub> )	[symbol] opcode s <sub>1</sub> (i),s <sub>2</sub>		iength op 1 and 0	op 2		address operand 1		address operand 2	_
SS			opcode	1-1		b,	d <sub>1</sub>	b <sub>2</sub>	d2	
-	(symbol) opcode d <sub>1</sub> (i <sub>1</sub> ,b <sub>1</sub> ),d <sub>2</sub> (i <sub>2</sub> ,b <sub>2</sub> )	[symbol] opcode s <sub>1</sub> (l <sub>1</sub> ),s <sub>2</sub> (l <sub>2</sub> )		length op 1	op 2		address operand 1		address operand 2	
			opcode		12-1	ь,	d,	b <sub>2</sub>	d <sub>2</sub>	
SM	[symbol] opcode d1(b1),i2,m3,d4	{symbol} opcode s <sub>1</sub> ,i <sub>2</sub> ,m <sub>3</sub> ,d <sub>4</sub>		immedia operand		immediate mask 3	displacement		address operand 1	
			opcode 0 7	i2 8 11 12	15	<sup>m</sup> 3 16 19	d4	b <sub>1</sub> 32 35	d 1	47

#### NOTES:

(1) The RR instruction has two other forms:

o other forms: (2)

(symbol) opcode i, for the SVC and SRF instruction, and

(symbol) opcode r<sub>1</sub> for the SPM instruction.

[symbol] opcode r<sub>1</sub>/d<sub>2</sub>(b<sub>2</sub>)

The RS shift instructions are written without use of the r3 operand, in the form:

3 Some SI instructions, such as HIO and TIO, do not use an i<sub>2</sub> field. They are written in the form:

[symbol] opcode d<sub>1</sub>(b<sub>1</sub>)

P-1

.

UP-8914

#### SPERRY UNIVAC OS/3 ASSEMBLER

#### Table A-1. Instruction Formats (Part 2 of 2)

Characters	Meaning
OPCODE	The application instruction operation code.
r <sub>1</sub>	The number of the general register containing operand 1
r <sub>2</sub>	The number of the general register containing operand 2
r <sub>3</sub>	The number of the general register containing operand 3
×2	The number of the general register containing an index number for operand 2 of the RX instruction
i <sub>1</sub>	The immediate data used as operand 1 of the SVC instruction
<sup>i</sup> 2	The immediate data used as operand 2 of an SI instruction
1	The length of the operands as stated in source code*
<sup>1</sup> 1	The length of operand 1 as stated in source code *
<sup>1</sup> 2	The length of operand 2 as stated in source code*
ь <sub>1</sub>	The number of the general register containing the base address for operand 1
<sup>b</sup> 2	The number of the general register containing the base address for operand 2
d, ·	The displacement for the base address of operand 1
d <sub>2</sub>	The displacement for the base address of operand 2
d <sub>4</sub>	The displacement used as operand 4 of an SM instruction
<sup>m</sup> 3	The mask used as operand 3 of an SM instruction
<sup>ор</sup> 1	Operand 1
<sup>ор</sup> 2	Operand 2
op3	Operand 3
s <sub>1</sub>	The symbol used to identify operand 1 in the implicit format
\$2	The symbol used to identify operand 2 in the implicit format

\*This is coded as the true source code length of the operand, not the length less 1, as assembled in the object code. The assembler makes a reduction of 1 in the length when converting source code to object code.

A-2

## Table A-2. Instruction Repertoire (Part 1 of 9)

		Machine	Byte	Source Code Format	
Vinemonic	Instruction Name	Code	Length	Explicit	Implicit
4	Add	5A	4	$r_1, d_2(x_2, b_2)$	r1S2(X2)
AD	Add normalized, long	6A	4	$r_1, d_2(x_2, b_2)$	$r_1, s_2(x_2)$
ADR	Add normalized, long	2A	2	r <sub>1</sub> ,r <sub>2</sub>	r1, r2
AE	Add normalized, short	7A	4	$r_1, d_2(x_2, b_2)$	$r_{1}, s_{2}(x_{2})$
AER	Add normalized, short	3A	2	r <sub>1</sub> ,r <sub>2</sub>	r1, r2
۹H	Add half word	4A	4	$r_1, d_2(x_2, b_2)$	$r_{1}, s_{2}(x_{2})$
AI	Add immediate	9A	4	$d_1(b_1), i_2$	S1,12
AL	Add logical	5E	4	r1,d2(x2,b2)	r1,a2(x2)
ALR	Add logical	1E	2	r <sub>1</sub> ,r	r1,r2
AP	Add decimal	FA	6	$d_1(l_1, d_1), d_2(l_2, b_2)$	$S_1(l_1), S_2(l_2)$
AR	Add	1A	2	Γ <sub>1</sub> ,Γ <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>
AU	Add unnormalized, short	7E	4	$r_1, d_2(x_2, b_2)$	r1,S2(X2)
AUR	Add unnormalized, short	3E	2	Γ <sub>1</sub> ,Γ <sub>2</sub>	Γ <sub>1</sub> ,Γ <sub>2</sub>
AW	Add unnormalized, long	6E	4	$r_1, d_2(x_2, b_2)$	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )
AWR	Add unnormalized, long	2E	2	Γ <sub>1</sub> ,Γ <sub>2</sub>	r1,52(A2)
BAL	Branch and link	45	4	$r_1, d_2(x_2, b_2)$	$r_1, s_2(x_2)$
BALR	Branch and link	05	2	Γ <sub>1</sub> Γ <sub>2</sub>	Γ <sub>1</sub> ,5 <sub>2</sub> (λ <sub>2</sub> )
BC	Branch on condition	47	4	i,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )	i, <b>s</b> <sub>2</sub> ( <b>x</b> <sub>2</sub> )
BCR	Branch on condition	07	2	i,r <sub>2</sub>	i,r <sub>2</sub>
BCT	Branch on count	46	4	$r_1, d_2(x_2, b_2)$	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )
BCTR	Branch on count	06	2		
BXH	Branch on index high	86	4	$r_1, r_2$	Γ <sub>1</sub> ,Γ <sub>2</sub>
BXLE	· · · · ·	87	4	$r_1, r_3, d_2(b_2)$	r <sub>1</sub> ,r <sub>3</sub> ,s <sub>2</sub>
C	Branch on index low or equal Compare algebraic	87 59	4	$r_1, r_3, d_2(b_2)$	r <sub>1</sub> ,r <sub>3</sub> ,s <sub>2</sub>
CD .		69	4	$r_1, d_2(x_2, b_2)$	r <sub>1</sub> ,S <sub>2</sub> (X <sub>2</sub> )
CDR.	Compare, long	29		$r_1, d_2(x_2, b_2)$	$r_{1}, s_{2}(x_{2})$
· · ·	Compare, long		2	r <sub>1</sub> ,r <sub>2</sub>	F1, F2
CE	Compare, short	79	4	$r_1, s_2(x_2, b_2)$	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )
CER	Compare, short	39	2	r <sub>1</sub> ,r <sub>2</sub>	F1,F2
CH	Compare half word	49	4	$r_1, d_2(x_2, b_2)$	$r_1, s_2(x_2)$
CL	Compare logical	55	4	$r_1, d_2(x_2, b_2)$	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )
CLC	Compare logical	D5	6	$d_1,(l,b_1),d_2(b_2)$	<b>s</b> <sub>1</sub> (i), <b>s</b> <sub>2</sub>
CLCL	Compare logical characters long	OF	2	r <sub>1</sub> ,r <sub>2</sub>	F1,F2
CLI	Compare logical immediate	95	4	d <sub>1</sub> ,(b <sub>1</sub> ),i <sub>2</sub>	S1,12
CLIS	Compare logical immediate	E1	6	d <sub>1</sub> (b <sub>1</sub> ),i <sub>2</sub> ,m <sub>3</sub> ,d <sub>4</sub>	S1,i2,M3,S4
	and skip				
CLM	Compare logical characters under mask	BD	4	r <sub>1</sub> ,m <sub>3</sub> ,d <sub>2</sub> (b <sub>2</sub> )	r <sub>1</sub> ,m <sub>3</sub> ,s <sub>2</sub>
CLR	Compare logical	15	2	r1, r2	F1,F2
CLRCH	Clear channel	9F02	4	(Privileged)	(Privileged)
CLRDV	Clear device	9D	4	(Privileged)	(Privileged)
ЭР ·	Compare decimal	F9	6	d <sub>1</sub> (l <sub>1</sub> ,b <sub>1</sub> ),d <sub>2</sub> (l <sub>2</sub> ,b <sub>2</sub> )	s <sub>1</sub> (l <sub>1</sub> ),s <sub>2</sub> (l <sub>2</sub> )
CR	Compare algebraic	19	2	Γ <sub>1</sub> Γ <sub>2</sub>	F1,F2
CSM	Compare and swap under	B9	4	r <sub>1</sub> ,r <sub>3</sub> ,d <sub>2</sub> (b <sub>2</sub> )	r <sub>1</sub> ,r <sub>3</sub> ,s <sub>2</sub>
	mask			- 11- 3/-2/2/	111.3102
CVB	Convert to binary	4F	4	$r_1, d_2(x_2, b_2)$	Γ <sub>1</sub> ,S <sub>2</sub> (X <sub>2</sub> )
VD	Convert to decimal	4E	4	$r_1, d_2(x_2, b_2)$	$r_1, s_2(x_2)$
)	Divide	5D	4	r <sub>1</sub> ,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )	$r_1, s_2(x_2)$
D	Divide, long	6D	4	r <sub>1</sub> ,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )	$\Gamma_1, S_2(X_2)$
DDR	Divide, long	2D	2 .	F1,F2	r1,52(~2) r1,r2
DE	Divide, short	7D	4	r <sub>1</sub> ,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )
DEQ	Dequeue	B4	4	d <sub>1</sub> (b <sub>1</sub> ),i <sub>2</sub>	S1, j2
DER	Divide, short	3D	2	51,52	51,12 F1,F2
DP	Divide decimal	FD	6	$d_1(l_1,b_1), d_2(l_2,b_2)$	$s_1(l_1), s_2(l_2)$
DR	Divide	1D	2	r <sub>1</sub> ,r <sub>2</sub>	Γ <sub>1</sub> ,Γ <sub>2</sub>
ED	Edit	DE	6	d <sub>1</sub> (l,b <sub>1</sub> ),d <sub>2</sub> (b <sub>2</sub> )	s <sub>1</sub> (l), s <sub>2</sub>
EDMK	Edit and mark	DF	6	$d_1(1,b_1), d_2(b_2)$	s <sub>1</sub> (I), s <sub>2</sub>
EIO		EO	6	(Privileged)	(Privileged)

#### SPERRY UNIVAC OS/3 ASSEMBLER

.

•

.

## Table A-2. Instruction Repertoire (Part 2 of 9)

		Man L !	<b>D</b>	Source Code Format		
Mnemonic	Instruction Name	Machine Code	Byte Length	Explicit	Implicit	
ENQ	Enqueue	B3	6	d <sub>1</sub> (b <sub>1</sub> ),i <sub>2</sub>	S1, 12	
EX	Execute	44	4	$r_1, d_2(x_2, b_2)$	$r_{1}, s_{2}(x_{2})$	
EXD	Execute diagnose	8300	4	(Privileged)	(Privileged)	
HDR	Halve, long	24	2	r <sub>1</sub> ,r <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>	
HDV	Halt device	9E	4	(Privileged)	(Privileged)	
HER	Halve, short	34	2	r <sub>1</sub> ,r <sub>2</sub>	Γ <sub>1</sub> ,Γ <sub>2</sub>	
HPR	Halt and proceed	99	4	(Privileged)	(Privileged)	
IC	Insert character	43	4	$r_1, d_2(x_2, b_2)$	$r_1, s_2(x_2)$	
ICM	Insert characters under mask	BF	4	$r_1, m_2, d_2(b_2)$	r <sub>1</sub> ,m <sub>3</sub> ,s <sub>2</sub>	
SK*	Insert storage key	09	2	(Privileged)	(Privileged)	
L	Load	58	4			
-	Load address	41	4	$r_1, d_2(x_2, b_2)$	$r_1, s_2(x_2)$	
LA			2	$r_1, d_2(x_2, b_2)$	$r_{1}, s_{2}(x_{2})$	
	Load complement, long	23	- 1	r <sub>1</sub> ,r <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>	
LCER	Load complement, short	33	2	Γ <sub>1</sub> ,Γ <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>	
LCHR	Load channel register	9F03	4.	(Privileged)	(Privileged)	
LCR	Load complement	13	2	r <sub>1</sub> ,r <sub>2</sub>	r, r <sub>2</sub>	
LCTL	Load control	B7	4	(Privileged)	(Privileged)	
LD	Load, long	68	4	$r_1, d_2(x_2, b_2)$	Γ <sub>1</sub> ,S <sub>2</sub> (X <sub>2</sub> )	
LDA	Load directive address	51	4	(Privileged)	(Privileged)	
LDR	Load, long	28	2	r1,r2	r <sub>1</sub> ,r <sub>2</sub>	
LE	Load, short	78	4	$r_1, d_2(x_2, b_2)$	$r_{1}, s_{2}(x_{2})$	
LER	Load, short	38	2	r <sub>1</sub> ,r <sub>2</sub>	r1, r2	
LH	Load half word	48	4	$r_1, d_2(x_2, b_2)$	$r_{1}, s_{2}(x_{2})$	
LIA	Load I/O address	61	4	(Privileged)	(Privileged)	
LM	Load multiple	98	4	$r_1, r_3, d_2(b_2)$	r1,r3,S2	
LNDR	Load negative, long	21	2	r <sub>1</sub> ,r <sub>2</sub>	r1,r2	
LNER	Load negative, short	31	2	r <sub>1</sub> ,r <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>	
LNR	Load negative	11	2	r <sub>1</sub> ,r <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>	
LPDR	Load positive, long	20	2	Γ <sub>1</sub> ,Γ <sub>2</sub>	r1,r2	
LPER	Load positive, short	30	2			
LPR	•	10	2	r <sub>1</sub> ,r <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>	
	Load positive	82	4	r <sub>1</sub> ,r <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>	
LPSW	Load program status word			(Privileged)	(Privileged)	
LR	Load	18	2	r <sub>1</sub> ,r <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>	
LRC	Longitudinal redundancy check	830E	4	(Privileged)	(Privileged)	
LRR	Load relocation register	A3	4	(Privileged)	(Privileged)	
LTDR	Load and test, long	22	2	r <sub>1</sub> ,r <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>	
LTER	Load and test, short	32	2	r <sub>1</sub> ,r <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>	
LTR	Load and test	12	2	r <sub>1</sub> ,r <sub>2</sub>	r1r2	
M	Multiply	5C	4	$r_1, d_2(x_2, b_2)$	$r_{1}, s_{2}(x_{2})$	
MD	Multiply, long	6C	4	$r_1, d_2(x_2, b_2)$	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )	
MDR	Multiply, long	2C	2	r1, 62(A2, 52)	Γ <sub>1</sub> ,Γ <sub>2</sub>	
ME	Multiply, short	7C	4	r <sub>1</sub> ,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )	$r_1, s_2(x_2)$	
MER	Multiply, short	3C	2	Γ <sub>1</sub> , Γ <sub>2</sub>	Γ <sub>1</sub> , Γ <sub>2</sub>	
MH	Multiply half word	4C	4	$r_{1}, d_{2}(x_{2}, b_{2})$	$\Gamma_1, \Gamma_2$ $\Gamma_1, S_2(X_2)$	
MIO	Move I/O	81	4	(Privileged)	(Privileged)	
MP	-	FC	6			
	Multiply decimal			$d_1(I_1,b_1),d_2(I_2,b_2)$	$s_1(l_1), s_2, (l_2)$	
MR MSS	Multiply Modify storage and skip	1C E3	26	$r_1, r_2$	$r_1, r_2$	
	Modity storage and skip Move characters		6	$d_1(i_1,b_1),d_2(i_3,b_2)$	s <sub>1</sub> .(i <sub>1</sub> ),s <sub>2</sub> (i <sub>3</sub> )	
MVC		D2	-	$d_1(l,b_1),d_2(b_2)$	s <sub>1</sub> (i),s <sub>2</sub>	
MVCL	Move character long	OE	2		r <sub>1</sub> ,r <sub>2</sub>	
MVI	Move immediate	92	4	d <sub>1</sub> (b <sub>1</sub> ),i <sub>2</sub>	\$1,i2	
MVN	Move numerics	D1	6	$d_1(l,b_1),d_2(b_2)$	s <sub>1</sub> (I), s <sub>2</sub>	
MVO	Move with offset	F1	6	$d_1(l_1,b_1),d_2(l_2,b_2)$	$s_1(l_1), s_2(l_2)$	
MVZ	Move zones	D3	6	$d_1(l,b_1),d_2(b_2)$	S1(I), S2	
N	AND logical	54	4	$r_1, d_2(x_2, b_2)$	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )	
NC	AND logical	D4	6	d <sub>1</sub> (I,b <sub>1</sub> ),d <sub>2</sub> (b <sub>2</sub> )	s <sub>1</sub> (I),s <sub>2</sub>	
NI	AND logical immediate	94	4	d <sub>1</sub> (b <sub>1</sub> ),i <sub>2</sub>	<b>s</b> <sub>1</sub> ,i <sub>2</sub>	
NR	AND logical	14	2	<b>r</b> <sub>1</sub> , <b>r</b> <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>	

A-4

## Table A-2. Instruction Repertoire (Part 3 of 9)

		Machine	Byte	Source Code Format	
Anemonic	Instruction Name	Code	Length	Explicit	Implicit
0	OR logical	56	4	r <sub>1</sub> ,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )	$r_{1}, s_{2}(x_{2})$
ос	OR logical	D6	6	$d_1(i,b_1),d_2(b_2)$	S1(I),S2
01	OR logical immediate	96	4	$d_1(b_1), i_2$	S1,12
OR	OR logical	16	2	r <sub>1</sub> ,r <sub>2</sub>	r1, r2
PACK	Pack	F2	6	$d_1(l_1,b_1), d_2(l_2,b_2)$	$S_1(l_1), S_2(l_2)$
RESET	Reset	8301	4	·(Privileged)	(Privileged)
S	Subtract	5B	4	$r_1, d_2(x_2, b_2)$	r <sub>1</sub> ,S <sub>2</sub> (x <sub>2</sub> )
SD .	Subtract normalized, long	6B	4	$r_1, d_2(x_2, b_2)$ $r_1, d_2(x_2, b_2)$	$r_{1}, s_{2}(x_{2})$
SDR	Subtract normalized, long	2B	2		
	-	9C	4	F <sub>1</sub> ,F <sub>2</sub> (Drivilaged)	F <sub>1</sub> ,F <sub>2</sub> (Privile and)
SDV	Start device		• •	(Privileged)	(Privileged)
SE	Subtract normalized, short	7B	4	r <sub>1</sub> ,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )	$r_1, s_2(x_2)$
SER	Subtract normalized, short	3B	2	r <sub>1</sub> ,r <sub>2</sub>	F1,F2
SH	Subtract half word	4B	4	r <sub>1</sub> ,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )	r1,S2(X2)
SHL	Shift logical	9B	4	r1,m3,d2(b2)	r <sub>1</sub> ,m <sub>3</sub> ,s <sub>2</sub>
SIO	Start I/O	9C	4	(Privileged)	(Privileged)
SL	Subtract logical	5F	4	$r_1, d_2(x_2, b_2)$	r1,S2(X2)
SLA	Shift left single algebraic	88	4	$r_1, d_2(b_2)$	r1,S2
SLDA	Shift left double algebraic	8F	4	$r_1, d_2(b_2)$	r1,S2
SLDL	Shift left double logical	8D	4	$r_1, d_2(b_2)$	Γ <sub>1</sub> ,S <sub>2</sub>
SLL	Shift left single logical	89	4	$r_1, d_2(b_2)$	r1,S2
SLM	Supervisor load multiple	B8	4	(Privileged)	(Privileged)
SLR	Subtract logical	1F	2		
SP	Subtract decimal	FB	6	$r_1, r_2$	$[1, 1_2]$
-			- 1	$d_1(l_1,b_1),d_2(l_2,b_2)$	<b>s</b> <sub>1</sub> (l <sub>1</sub> ), <b>s</b> <sub>2</sub> (l <sub>2</sub> )
SPM	Set program mask	04	2	r <sub>1</sub>	r, -
SR	Subtract	18	2	r <sub>1</sub> ,r <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>
SRA	Shift right single algebraic	8A	4	$r_1, d_2(b_2)$	r <sub>1</sub> ,\$ <sub>2</sub>
SRDA	Shift right double algebraic	8E	4	r1,d2(b2)	Γ <sub>1</sub> ,S <sub>2</sub>
SRDL	Shift right double logical	8C	4	r <sub>1</sub> ,d <sub>2</sub> (b <sub>2</sub> )	Γ <sub>1</sub> ,S <sub>2</sub>
SRL	Shift right single logical	88	4	r1,d2(b2)	r1,S2
SRP	Shift and round decimal	FO	6	d <sub>1</sub> (l <sub>1</sub> ,b <sub>1</sub> ),d <sub>2</sub> (b <sub>2</sub> ),i <sub>3</sub>	s1(1),s2,i3
SSK*	Set system key	08	2	(Privileged)	(Privileged)
SSM	Set system mask	80	4	(Privileged)	(Privileged)
SSTM	Supervisor store multiple	80	4	(Privileged)	(Privileged)
ST ST	Store	50	4	$r_{1}, d_{2}(x_{2}, b_{2})$	Γ <sub>1</sub> ,S <sub>2</sub> (X <sub>2</sub> )
STC	Store character	42	4	$r_{1}, d_{2}(x_{2}, b_{2})$ $r_{1}, d_{2}(x_{2}, b_{2})$	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )
STCM	Store characters under mask	BE	4		
STCTL		B6	4	$r_1, m_3, d_2(b_2)$	(Privilogod)
	Store control			(Privileged)	(Privileged)
STD	Store long	60	4	$r_1, d_2(x_2, b_2)$	$\Gamma_1, S_2(X_2)$
STE	Store short	70	4	$r_1, d_2(x_2, b_2)$	$r_1, s_2(x_2)$
STEP	Step queue	85	4	d <sub>1</sub> (b <sub>1</sub> ),i <sub>2</sub>	S1,12
5U	Subtract unnormalized, short	7F	4	r <sub>1</sub> ,d <sub>2</sub> (x <sub>2</sub> ,b <sub>2</sub> )	r <sub>1</sub> ,s <sub>2</sub> (x <sub>2</sub> )
SUR	Subtract unnormalized, short	3F	2	r <sub>1</sub> ,r <sub>2</sub>	F1,F2
SVC	Supervisor call	OA	2	i	i
SW	Subtract unnormalized, long	6F	4	$r_1, d_2(x_2, b_2)$	r1,S2(X2)
SWR	Subtract unnormalized, long	2F	2	r <sub>1</sub> ,r <sub>2</sub>	r1,r2
M	Test under mask	91	4	d <sub>1</sub> (b <sub>1</sub> ),i <sub>2</sub>	S1,12
MS	Test under mask and skip	E2	6	$d_1(b_1), i_2, m_3, d_4$	S1, j2, m3, S4
R	Translate	DC	6	$d_1(l,b_1),d_2(b_2)$	S <sub>1</sub> (I),S <sub>2</sub>
RT	Translate and test	DD	6	$d_1(l,b_1),d_2(b_2)$	s <sub>1</sub> (l),s <sub>2</sub>
rs	Test and set	93	4	d <sub>1</sub> (b <sub>1</sub> )	S1(1), S2 S1
UNPK		F3	6		$s_1 (l_1), s_2(l_2)$
	Unpack	1 - 1	-	$d_1(l_1,b_1),d_2(l_2,b_2)$	
K KC	Exclusive OR	57	4	$r_1, d_2(x_2, b_2)$	$\Gamma_1, S_2(X_2)$
KC .	Exclusive OR	D7	6	$d_1(l,b_1),d_2(B_2)$	s <sub>1</sub> (l),s <sub>2</sub>
(I	Exclusive OR, immediate	97	4	d <sub>1</sub> (b <sub>1</sub> ),i <sub>2</sub>	\$1,12
KR	Exclusive OR	17	2	r <sub>1</sub> ,r <sub>2</sub>	r <sub>1</sub> ,r <sub>2</sub>
ZAP	Zero and add decimal	F8	6	$d_1(l_1,b_1),d_2(l_2,b_2)$	S1(1),S2(12)

\*Micro expansion feature

.

## Table A-2. Instruction Repertoire (Part 4 of 9)

•

Listing by Alphabetic Ins	structions	
Instruction Name	Machine Code	Mnemonic
Add	1A	AR
Add	5A	A
Add decimal	FA	AP
Add half word	<b>4</b> A	AH
Add immediate	9A	AI
Add immediate	(A6)	AI
Add logical	1E	ALR
Add logical	5E	AL
Add normalized, long	2A	ADR
Add normalized, long	6A	AD
Add normalized, short	3A	AER
Add normalized, short	7A	AE
Add unnormalized, long	2E	AWR
Add unnormalized, long	6E	AW
Add unnormalized, short	3E	AUR
Add unnormalized, short	7E.	AU
AND	14	NR
AND	54	N
AND	94 -	NI
AND	D4	NC
Branch and link	05	BALR
Branch and link	45	BAL
Branch on condition	07	BCR
Branch on condition	47	BC
Branch on count	06	BCTR
Branch on count	46	BCT
Branch on index high	86	BXH
Branch on index low or equal	87	BXLE
Clear channel — privileged	9F02	CLRCH
Clear device — privileged	90	CLRDV
Compare	19	CR
Compare	59	С
Compare and swap under mask	89	CSM
Compare decimal	F9	CP
Compare half word	49	CH
Compare logical	15	CLR
Compare logical	55	CL
Compare logical	95	CLI
Compare logical	D5	CLC
Compare logical characters under mask	BD	CLM
Compare logical immediate and skip	E1	CLIS
Compare logical characters long	OF	CLCL
Compare, long	29	CDR
Compare, long	69	CD
Compare, short	39	CER
Compare, short	79	CE
Convert to binary	4F	CVB
Convert to decimal	4E	CVD
Dequeue	84	DEQ
Divide	· 1D	DR
Divide	5D	D
Divide decimal	FD	DP
Divide, long	2D	DDR
Divide, long	6D	DD
Divide, short	3D	DER
Divide, short	70	DE
Edit	DE	ED
Edit and mark	DF	EDMK
Enqueue	B3	ENQ

#### Listing by Alphabetic Instructions Instruction Name **Machine Code** Mnemonic Engueue I/O - privileged EO EIO Exclusive OR 17 XR Exclusive OR 57 х **Exclusive OR** 97 XI xc **Exclusive OR** D7 Execute 44 EX Execute diagnose — privileged Halt and proceed — privileged 8300 EXD 99 HPR Halt device - privileged 9E01 HDV Halve, long 24 HDR Halve, short 34 HER Insert character 43 IC ICM Insert characters under mask BF Insert storage key - privileged 09 (F)ISK Load 18 LR Load 58 Ł Load address 41 LA Load and test 12 LTR Load and test, long 22 LTDR Load and test, short 32 LTER Load channel register - privileged 9F03 LCHR Load complement 13 LCR Load complement, long 23 LCDR Load complement, short 33 LCER Load control --- privileged **B7** LCTL Load directive address - privileged 51 LDA Load half word 48 LH Load I/O address - privileged 61 LIA Load. long 28 LDR Load. long 68 LD Load multiple 98 LM Load negative LNR 11 Load negative, long 21 LNDR Load negative, short LNER 31 Load positive LPR 10 Load positive, long 20 LPDR Load positive, short 30 LPER Load PSW - privileged 82 LPSW Load relocation register - privileged A3 LRR Load, short 38 LER Load, short 78 LE Longitudinal redundancy check - privileged 830E LRC Modify storage and skip E3 MSS Move 92 MVI Move D2 MVC Move I/O - privileged 81 MIO Move characters long OE **MVCL** Move numerics D1 MVN Move with offset F1 MVO Move zones (Native and 9200/9300 Modes) D3 MVZ Multiply 1C MR Multiply 5C M **Multiply decimal** FC MP Multiply half word 4C MH Multiply, long 2C MDR Multiply, long 6C MD Multiply, short 3C MER Multipy, short 7C ME OR 16 OR OR 56 0

#### Table A-2. Instruction Repertoire (Part 5 of 9)

.

## Table A-2. Instruction Repertoire (Part 6 of 9)

Listing by Alphabetic Instructions				
Instruction Name	Machine Code	Mnemonic		
OR	96	01		
OR (Native and 9200/9300 Modes)		OC		
Pack	F2	PACK		
Reset — privileged	8301 ·	RESET		
Service timer register — privileged	03	STR		
Set program mask	04	SPM		
Set storage key — privileged	08	(F)SSK		
Set system mask - privileged	80	SSM		
Shift and round decimal	FO	SRP		
Shift left double	8F	SLDA		
Shift left double logical	8D	SLDL		
Shift left single	88	SLA		
Shift left single logical	89	SLL		
Shift logical	9B	SHL		
Shift right double	8E	SRDA		
Shift right double logical	80	SRDL		
Shift right single	8A	SRA		
Shift right single logical	88	SRL		
Start device privileged	9C02	SDV		
Step queue	85	STEP		
Store	50	ST		
Store character	42	STC		
Store characters under mask	BE	STCM		
Store control — privileged	86	STCTL		
Store, long	60	STD		
Store half word	40	STH		
Store multiple	90	STM		
Store relocation register — privileged	A2	STRR		
Store, short	70	STE		
Store status — privileged	8302	STS		
Subtract	18	SR		
Subtract	5B	S		
Subtract decimal	FB	SP		
Subtract half word	48	SH		
Subtract logical	1F	SLR		
Subtract logical	5F	SL		
Subtract logical	28	SDR		
Subtract normalized, long	6B	SD		
Subtract normalized, short	38	SER		
Subtract normalized, short	7B	SE		
Subtract unnormalized, long	2F	SWR		
Subtract unnormalized, long	6F	SW		
Subtract unnormalized, short	3F	SUR		
Subtract unnormalized, short	7F	SU		
Supervisor call	0A	SVC		
Supervisor load multiple - privileged	88	SLM		
Supervisor store multiple — privileged	80	SSTM		
Test and set	93	TS		
Test under mask	91	TM		
Test under mask and skip	E2	TMS		
Translate	DC	TR		
Translate and test	DD	TRT		
Unpack	F3	UNPK		
Zero and add	F8	ZAP		

#### NOTE:

Tag symbol (F) before mnemonic indicates instructions that are added as features.

## Table A-2. Instruction Repertoire (Part 7 of 9)

Listing by Machine Code					
Machine Code	Mnemonic	Instruction Name			
03	STR	Service timer register privileged			
04	SPM	Set program mask			
05	BALR	Branch and link			
06	BCTR	Branch on count			
07	BCR	Branch on condition			
08	(F)SSK	Set storage key — privileged			
09	(F)ISK	Insert storage key — privileged			
0A	SVC	Supervisor call			
OE	MVCL	Move characters long			
OF	CLCL	Compare logical characters long			
10	LPR	Load positive			
11	LNR	Load negative			
12	LTR	Load and test			
13	LCR	Load complement			
14	NR	AND			
15	CLR	Compare logical			
16	OR	OR			
17	XR	Exclusive OR			
18	LR	Load			
19	CR	Compare			
1A	AR	Add			
18	SR	Subtract			
1C	MR	Multiply			
1D	DR	Divide			
1E	ALR	Add logical .			
1F	SLR	Subtract logical			
20	LPDR	Load positive, long			
21	LNDR	Load negative, long			
22	LTDR	Load and test, long			
23	LCDR	Load complement, long			
24	HDR	Halve, long			
28	LDR	Load, long			
29	CDR	Compare, long			
2A	ADR .	Add normalized, long			
28	SDR	Subtract normalized, long			
2C	MDR	Multiply, long			
2D	DDR	Divide, long			
2E	AWR	Add unnormalized, long			
2F	SWR	Subtract unnormalized, long			
30	LPER	Load positive, short			
31 32	LNER LTER	Load negative, short			
		Load and test, short			
33		Load complement, short			
34	HER	Halve, short			
38	LER	Load, short			
39 20	CER	Compare, short			
3A 3B	AER	Add normalized, short			
3B 3C	SER	Subtract normalized, short			
3C 3D	MER DER	Multiply,short Divide, short			
3D 3E	AUR				
3E 3F	SUR	Add unnormalized, short Subtract unnormalized, short			
40	STH	Store half word			
41	LA	Load address			
42	STC	Store character			
43	IC	Insert character			
44	EX	Execute			
45	BAL	Branch and link			
46	BCT	Branch on count			

.

.

## Table A-2. Instruction Repertoire (Part 8 of 9)

		Listing by Machine Code
Machine Code	Mnemonic	Instruction Name
47	BC	Branch on condition
48	LH	Load half-word
49	СН	Compare half-word
4A	AH	Add half-word
48	SH	Subtract half-word
4C	MH	Multiply half-word
4E	CVD	Convert to decimal
4F	CVB	Convert to binary
50	ST	Store
51	LDA	Load directive address — privileged
54	N	AND
55	CL	Compare logical
56	0	OR
57	X	Exclusive OR
58	L	Load
59	С	Compare
5A	A	Add
58	S	Subtract
5C	M	Multiply
5D	D	Divide
5E	AL	Add logical
5F	SL	Subtract logical
60	STD	Store, long
61	LIA	Load I/O address privileged
68	ш	Load, long
69	CD	Compare, long
6A	AD	Add normalized, long
6B	SD	Subtract normalized, long
6C	MD	Multiply, long
6D	DD	Divide, long
6E	AW	Add unnormalized, long
6F 70	SW	Subtract unnormalized, long
70 78	STE LE	Store, short
79	CE	Load, short
75 7A	AE	Compare, short Add normalized, short
78	SE	
7C	ME	Subtract normalized, short Multiply, short
7C 7D	DE	Divide, short
76 7E	AU	Add unnormalized, short
7E 7F	SU	Subtract unnormalized, short
80	SSM	Set system mask — privileged
81	MIO	Move I/O - privileged
82	LPSW	Load PSW privileged
8300	EXD	Execute diagnose privileged
8301	RESET	Reset — privileged
8302	STS	Store status — privileged
830E	LRC	Longitudinal redundancy check — privileged
86	BXH	Branch on index high
87	BXLE	Branch on index low or equal
88	SRL	Shift right single logical
89	SLL	Shift left single logical
8A	SRA	Shift right single
88	SLA	Shift left single
8C	SRDL	Shift right double logical
8D	SLDL	Shift left double logical
8E	SRDA .	Shift right double
8F	SLDA	Shift left double
90	STM	Store multiple

.

## Appendix B. Character Set Code References

• •

## SPERRY UNIVAC OS/3 ASSEMBLER

.

	Printed	Card	ASCII	.	EBCDIC		
Character	Symbol	Punches	Hexadecimal	Decimal	Hexadecimal	Decimal	
		Letters					
Uppercase A	A	12-1	41	65	C1	193	
Uppercase B	8	12-2	42	66	C2	194	
Uppercase C	с	12-3	43	67	сз	195	
Uppercase D	D	12-4	44	68	C4	196	
Uppercase E	E	12-5	45	69	C5	197	
Uppercase F	F	12-6	46	70	C6	198	
Uppercase G	G	12–7	47	71	C7	199	
Uppercase H	н	12-8	.48	72	C8	200	
Uppercase I	1	12–9	49	· 73	C9	201	
Uppercase J	L	11-1	4A	74	D1	209	
Uppercase K	ĸ	11-2	48	75	D2	210	
Uppercase L	L	11–3	4C	76	D3	211	
Uppercase M	м	114	4D	77	D4	212	
Uppercase N	N	11-5	4E	78	D5	213	
Uppercase O	o	11–6	4F	79	D6	214	
Uppercase P	Ρ	11–7	50	80	D7	215	
Uppercase Q	٩	118	51	81	D8	216	
Uppercase R	R	11–9	52	82	D9	217	
Uppercase S	s	0-2	53	83	E2	226	
Uppercase T	т	0–3	54	84	E3	227	
Uppercase U	U	0-4	55	85	E4	228	
Uppercase V	v	0-5	56	86	E5	229	
Uppercase W	w	0—6	57	87	E6	230	
Uppercase X	×	0–7	58	88	E7	231	
Uppercase Y	Y	0-8	59	89	E8	232	
Uppercase Z	Z	0–9	5A	90	E9	233	
Lowercase a	а	12-0-1	61	97	81	129	
Lowercase b	Ь	12-0-2	62	98	82	130	
Lowercase c	c	12-0-3	63	99	83	131	

## Table B-1. Punched-Card, ASCII, and EBCDIC Codes (Part 1 of 5)

-

## SPERRY UNIVAC OS/3 ASSEMBLER

<u> </u>	Printed	Card	ASC	:11	EBC	DIC
Character	Symbol	Punches	Hexadecimal	Decimal	Hexadecimal	Decima
Lowercase d	đ	12-0-4	64	100	84	132
Lowercase e	e	12-0-5	65	101	85	133
Lowercase f	f	12-0-6	66	102	86	134
Lowercase g	9	12-0-7	67	103	87	135
Lowercase h	h	12-0-8	68	104	88	136
Lowercase i	i	12-0-9	69	105	89	137
Lowercase j	j	12-11-1	6A	106	91	145
Lowercase k	k	12-11-2	68	107	92	146
Lowercase I	1	12-11-3	6C	108	93	147
Lowercase m	m	12-11-4	6D	109	94	148
Lowercase n	n	12-11-5	6E	110	95	149
Lowercase o	0	12-11-6	6F	111	96	150
Lowercase p	p	12-11-7	70	112	97	151
Lowercase q	q	12-11-8	71	113	98	152
Lowercase r	4	12-11-9	72	114	99	153
Lowercase s	s	11-0-2	73	115	A2	162
Lowercase t	t	11-0-3	74	116	A3	163
Lowercase u	u	11-0-4	75	117	A4	164
Lowercase v	v	11-0-5	76	118	A5	165
Lowercase w	w	11-0-6	77	119	A6	166
Lowercase x	×	11-0-7	78	120	A7	167
Lowercase y	Ŷ	11-0-8	79	121	A8	168
Lowercase z	Z	11-0-9	7A	122	A9	169
		Numerals		•	•••	±
0	0	· 0	30	48	FO	240
1	1	1	31	49	F1	241
2	2	2	32	50	F2	242
3	3	3	33	51	F3	243
4.	4	4	34	52	F4	244
5	5	5	35	53	F5	245
6	6	6	36	54	F6	246

B-2

Character	Printed	Card	ASCII		EBCDIC			
	Symbol	Punches	Hexadecimal	Decimal	Hexadecimal	Decima		
7	7	7	37	55	F7	247		
8	8	8	38	56	F8	248		
9	9	.9	39	57	F9	249		
	- <b>4</b>	Symbols		<u></u>	<u></u>	·1·		
Exclamation point	!	12-8-7	21	33	5A4F	90 79		
Quotation mark, dieresis		8-7	22	34	7F	127		
Number sign, pound sign	<b>=</b>	8-3	23	35	78	123		
Dollar sign 🥒	S	11-8-3	24	36	58	91		
Percent sign	%	0-8-4	25	37	6C	108		
Ampersand	8.	12	26	38	50	80		
Apostrophe, acute accent		8-5	27	39	- 70	125		
Opening parenthesis	( ×	12-8-5	28	40	4D	77		
Closing parenthesis	)	11-8-5	29	41	5D	93		
Asterisk	•	11-8-4	2A	42	5C	92		
Plus sign	+	12-8-6	28	43	4E	78		
Comma, c <del>edi</del> lla		0-8-3	2C	44	68	107		
Minus sign, hyphen	-	11	2D	45	60	96		
Period, decimal point		12-8-3	2E	46	48	75		
Slash, virgule, solidus	1	0-1	2F	47	61	97		
Colon	:	8-2	34	58	7A	122		
Semicolon	:	11-8-6	38	59	5E	94		
Less than	<	12-8-4	3C	60	4C	76		
Equal sign	=	8-6	3D	61	7E	126		
Greater than	>	0-8-6	36	62	6E	110		
Question mark	7	0-8-7	3F	63	6F	111		
Commercial at symbol	e	8-4	40	64	7C	124		
Opening bracket	Ĺ	12-8-2	58	91	<b>4</b> A	74		
Closing bracket		11-8-2	5D	93	5A	90		
Reverse slash	Λ.	0-8-2	5C .	92	EO	224		
Circumflex		11-8-7	5E	94	5F	95		

Table B-1. Punched-Card, ASCII, and EBCDIC Codes (Part 3 of 5)

~

	Printed	Card	ASC	11	EBCDIC		
Character	Symbol	Punches	Hexadecimal	Decimal	Hexadecimal	Decimal	
Underline	_	085	5F	95	6D	109	
Grave accent		8–1	60	96	79	121	
Opening brace	Į.	12-0	78	123	со	. 192	
Closing brace	}	11-0	7D	125	DO	208	
Vertical line		12-11	7C	124	4F 6A	79106	
Overline, tilde	~	11-0-1	7E	126	A1	161	

Table B---1. Punched-Card, ASCII, and EBCDIC Codes (Part 4 of 5)

	Card	ASC	11	EBCDIC		
Character	Punches	Hexadecimal	Decimal	Hexadecimal	Decimal	
	Nonprintable Cha	racters				
ACK (Acknowledge)	0986	06	6	2E	46	1
BEL (Bell)	0-9-8-7	07	7	2F	47	
BS (Backspace)	11-9-6	08	8	16	22	
CAN (Cancel)	11-9-8	18	24	18	24	
CR (Carriage return)	12-9-8-5	OD	13	00	13	
DC1 (Device control 1)	11-9-1	11	17	11	17	
DC2 (Device control 2)	11-9-2	12	18	12	18	
DC3 (Device control 3)	11-9-3	13	19	13	19	
DC4 (Device control 4)	9-8-4	14 20		3C	60	
DEL (Delete)	12-9-7	7F	127	07	7	
DLE (Data link escape)	12-11-9-8-1	10	16	10	16	
DS (Digit select)	11-0-9-8-1	80	128	20	32	.
EM (End of medium)	11-9-8-1	19	25	19	25	
ENQ (Enquiry)	0-9-8-5	05	5	2D	45	
EOT (End of transmission)	9–7	04	4	37	55	
ESC (Escape)	0-9-7	18	27	27	39	
ETB (End of transmission block)	0-9-6	17	23	26	38	
ETX (End of text)	12-9-3	03	3	03	3	
FF (Form feed)	12-9-8-4	ос	12	ос	12	
FS (File separator)	11-9-8-4	10	28	1C	28	

8-4

Character	Card	ASC	11	EBCDIC		
Citaracter	Punches	Hexadecimal	Decimal	Hexadecimal	Decimat	
FS (Field separator)	0-9-2	82	1 30	22	34	
GS (Group separator)	11-9-8-5	1D	29	1D	29	
HT (Horizontal tabulation)	12-9-5	09	9	05	5	
LF (Line feed)	0-9-5	0A	10	25	37	
NAK (Negative acknowledge)	9-8-5	15	21	3D	61	
NUL (Null)	12-0-9-8-1	00	o	00	o	
RS (Record separator)	11-9-8-6	1E	30	1E	30	
SI (Shift in)	12-9-8-7	0F	15	OF	15	
SO (Shift out)	12-9-8-6	OE	14	OE	14	
SOH (Start of heading)	12-9-1	01	1	01	1	
SOS (Significance start)	0-9-1	81	129	21	33	
SP (Space)		20	32	40	64	
STX (Start of text)	12-9-2	02	2	02	2	
SUB (Substitute)	9-8-7	1A	26	3F	63	
SYN (Synchronous idle)	9-2	16	22	32	50	
US (Unit separator)	11-9-8-7	1F	31	16	31	
VT (Vertical tabulation)	12-9-8-3	06	11	ОВ	11	

## Table B-1. Punched-Card, ASCII, and EBCDIC Codes (Part 5 of 5)

#### SPERRY UNIVAC OS/3 ASSEMBLER

	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
o	NUL	DLE	$DS^{(1)}$		SP	8	-									0
1	SOH		sos				1						A	J		1
2	stx	DC2	FS①	SYN									в	к	s	2
3	ETX	DC3											с	L	т	3
4		6											D	м	υ	4
5	нт		LF										Ε	N	v	5
6		BS	ЕТВ										F	0	w	6
7	DEL		ESC	ΕΟΤ									G	Р	x	7
8		CAN											н	٥	Y	8
9		EM											I	R	z	9
A					[¢	ן®ן	: 3	:								
В	VT					\$		#								
С	FF	FS <sup>®</sup>		DC4	<	*	%	@								
D	CR	GS <sup>®</sup>	ENQ	NAK	(	)		•								
E	so®	RS <sup>®</sup>	АСК		+	;	>	I								
F	SI®	∪s®	BEL®	SUB	@!	ا ھ	7	•								

#### Table B-2. EBCDIC Chart

## NOTES:

Some graphic card code and hexadecimal assignments may differ depending on the device, language, application, and installation policy.

- (1) DS, SOS, FS are the control characters for the EDIT instruction and have been asigned for ASCII mode processing so as not to conflict with the corresponsing character positions previously assigned in the EBCDIC chart. As these characters are not outside the range as defined in *American National Standard*, X3.4 1968, they must not appear in external storage media, such as ANSI standard tapes. This presents no difficulty due to the nature of the EDT instruction.
- (2) The following optional graphics can be substituted in the character set:

∧ for ]

for 1

3 For 63-character printers, the following substitution is made:

\ for |

(4) The following substitutions are made for the UTS 400 handler:

SPROT	for SO	FCC	for US
EPROT	for SI	MW	for BEL
SB	for FS	1	for I
EB	for GS	1	for ]
SOE	for RS		-

(5) DC4 for the UTS 400 handler.

Table B-3. ASCII Character Code Chart

	0	1	2	3	4	5	6	7
0	NUL	DLE	SP	0	@	Р	`	P
1	SOH	DC1	! D	1	Α	٥	ਰ	2
2	STX	DC2	"	2	в	R	ĥ	r
3	ETX	DC3	#	3	с	s	c	S
4	ΕΟΤ	DC4	\$	4	D	т	d	t
5	ENQ	NAK	%	5	E	υ	e	u
6	АСК	SYN	8	6	F	v	f	v
7	BEL	ETB	•	7	G	w	9	w
8	BS	CAN	(	8	н	х	h	x
9	HT	EM	)	9	Ι	Y	i	y
A	LF	SUB	•	:	J	Z	j	Z
В	VT	ESC	+	;	к	[	k	{
С	FF	FS	,	<	L	1	l	1
D	CR	GS	-	=	м	]	m	}
E	SO	RS	•	>	N	^①	n	~
F	SI	US	/	?	0	—	0	DEL
			V	2				

#### NOTES:

Some graphic card code and hexadecimal assignments may differ depending on the device, language, application, and installation policy.

1 The following optional graphics can be substituted

in the following set: ☐ for ∆

for I

## **Control Character Mnemonics**

ACK	_	Acknowledge	ENQ	-	Enquiry
BEL	-	Beli	EOT	-	End of transmission
BS	-	Backspace	ESC	_	Escape
CAN	—	Cancel	ЕТВ		End of transmission block
CR		Carriage return	ETX	_	End of text
DC1	-	Device control 1	FF	-	Form feed
DC2	-	Device control 2	FS		Field separator
DC3	-	Device control 3	GS	_	Group separator
DC4	-	Device control 4	нт	_	Horizontal tab
DEL	-	Delete	LF	-	Line field
DLE	-	Data link escape	ΝΑΚ	-	Negative acknowledge
DS	-	Digit select	NUL	_	Null
EM	-	End of medium	RS		Record separator

2 Printable 63-character set

- Shift in SI - Shift out SO SOH - Start of heading SOS - Start of significance SP - Space STX - Start of text SUB - Substitute SYN - Synchronous idle US - Unit separator VT ----Vertical tab



# Appendix C. Math References

• •

Type of Number	Examples	Decimal Values
Character form (unpacked)	F 5 F 0 F 0	500
Zoned decimal (+)	FIS FOCO	+500
Zoned decimal ()	F 5 F 0 D 0	500
Packed decimal (+ only)	5 0 0 F	+500
Packed decimal, signed (+)	5 0 0 C	+500
Packed decimal, signed (—)	5000	500
Hexadecimal (+ only)	0 1 F 4	+500
Floating point (+)	4 3 1 F 4 0 0 0	+500
Floating point ()	C 3 1 F 4 0 0 0	500
Binary (+ only)	0000 0001 1111 0100	+500
Binary (+ only)	1111 1110 0000 1100	+65,036
Fixed point (+)	0000 0001 1111 0100	+500
Fixed point ()	1111 1110 0000 1100	500

## Table C-1. Comparison of Numeric Expressions

`

#### SPERRY UNIVAC OS/3 ASSEMBLER

	0	1	2	~3	4	5	6	7	8	9	A	8	С	D	E	F
00	0000	0001	0002	0003	0004	0005	0006	0007	0008	0009	0010	0011	0012	0013	0014	0015
01	0016	0017	0018	0019	0020	0021	0022	0023	0024	0025	0026	0027	0028	0029	0030	0031
02	0032	0033 0049	0034 0050	0035	0036 0052	0037	0038 0054	0039	0040 0056	0041 0057	0042	0043 0059	0044 0060	0045 0061	0046 0062	0047 0063
04	0064	0065	0066	0067	0068	0069	0070	0071	0072	0073	0074	0075	0076	0077	0078	0079
05	0080	0081	0082	0083	0084	0085	0086	0087	0088	0089	0090	0091	0092	0093	0094	0095
06	0096	0097	0098	0099	0100	0101	0102 0118	0103 0119	0104 0120	0105 0121	0106	0107 0123	0108 0124	0109	0110 0126	0111
08	0128	0129	0130	0131	0132	0133	0134	0135	0136	0137	0138	0139	0140	0141	0142	0143
09	0144	0145	0146	0147	0148	0149	0150	0151	0152	0153	0154	0155	0156	0157	0158	0159
0A 08	0160	0161	0162 0178	0163 0179	0164	0165	01 <b>66</b> 0182	0167	0168 0184	0189 0185	0170 0186	0171 0187	0172	0173 0189	0174 0190	0175 0191
0C	0192	0193	0194	0195	0196	0197	0198	0199	0200	0201	0202	0203	0204	0205	0206	0207
00	0208	0209	0210	0211	0212	0213	0214	0215	0216	0217	0218	0219	0220	0221	0222	0223
OE OF	0224 0240	0225 0241	0226 0242	0227 0243	0228 0244	0229	0230	0231 0247	0232 0248	0233	0234 0250	0235 0251	0236 0252	0237 0253	0238 0254	0239 0255
											0200					
	0	1	2	3	4	5	6	7	8	9	<b>A</b>	8	c	D	E	F
10	0256	0257	0258	0259	0260	0261	0262	0263	0264	0265	0266	0267	0268	0269	0270	0271
11 12	0272 0288	0273 0289	0274 0290	0275 0291	0276 0292	0277 0293	0278 0294	0279 0295	0280 0296	0281 0297	0282	0283 0299	0284 0300	0285 0301	0286 0302	0287 <sup>.</sup> 0303
13	0304	0305	0306	0307	0308	0309	0310	0311	0312	0313	0314	0315	0316	0317	0318	0319
14	0320	0321	0322	0323	0324	0325	0326	0327	0328	0329	0330	0331	0332	0333	0334	0335
15 16	0336 0352	0337 0353	0338 0354	0339 0355	0340 0356	0341 0357 ·	0342 0358	0343	0344 0360	0345 0361	0346 0362	0347 0363	0348	0349 0365	0350 0366	0351 0367
17	0368	0369	0370	0371	0372	0373	0374	0375	0376	0377	0378	0379	0380	0381	0382	0383
18	0384	0385	0386	0387	0388	0389	0390	0391	0392	0393	0394	0395	0396	0397	0398	0399
19	0400	0401	0402	0403	0404 0420	0405	0406	0407 0423	0408	0409	0410	0411	0412	0413 0429	0414 0430	0415 0431
1A 1B	0416 0432	0417 0433	0418 0434	0419 0435	0436	0421 0437	0422 0438	0439	0424 0440	0425 0441	0426 0442	0427 0443	0428	0445	0446	0447
10	0448	0449	0450	0451	0452	0453	0454	0455	0456	0457	0458	0459	0460	0461	0462	0463
10	0464	0465	0466	0467	0468	0469	0470	0471	0472	0473	0474	0475	0476	0477	0478	0479
1E 1F	0480 0495	0481 0497	0482	0483 0499	0484 0500	0485 0501	0486	0487 0503	0488 0504	0489 0505	0490	0491 0507	0492	0493 0509	0494 0510	0495 0511
	0	1	2	3	4	5	6	7	8	9	A	8	c	D	E	F
	0612		0514	0515	0516	0517	0518	0519	0520	0521	0522	0523	0524	0525	0526	0527
20 21	0628	0513 0529	0630	0631	0518	0533	0634	0635	0520	0521	0522	0523	0524	0525	0542	0543
22	0544	0545	0546	0547	0548	0549	0550	0651	0652	0653	0554	0555	0556	0557	0558	0559
23	0560 0576	0561	0562 0578	0663 0579	0564 0580	0565 0581	0566 0582	0567 0583	0568 0584	0569 0585	0570	0571 0587	0572 0588	0573 0589	0574 0590	0575 0591
24 25	0592	0577 0593	0594	0595	0596	0597	0598	0599	0600	0601	0602	0603	0604	0605	0606	0607
26	0606	0609	0610	0611	0612	0613	0614	0615	0616	0617	0618	0619	0620	0621	0622	0623
27	0624	0625	0626	0627	0628	0629	0630	0631	0632	0633	0634	0635	0636	0637	0638	0639
28 29	0640 0656	0641	0642 0658	0643 0659	0644 0660	0645	0646 0662	0647 0663	0648	0649 0665	0650 0666	0651 0667	0652 0668	0653 0669	0654 0670	0655 0671
24	0672	0673	0674	0675	0676	0677	0678	0679	0680	0681	0682	0683	0684	0685	0686	0687
28	0688	0689	0690	0891	0692	0693	0694	0895	0696	0697	0698	0699	0700	0701	0702	0703
20	0704 0720	0705	0706 0722	0707 0723	0708	0709	0710	0711	0712	0713	0714	0715 0731	0716 0732	0717 0733	0718 0734	0719 0735
2E	0736	0737	0738	0739	0740	0741	0742	0743	0744	0745	0746	0747	0748	0749	0750	0751
25	0762	0753	0754	0755	0756	0757	0758	0759	0760	0761	0762	0763	0764	0765	0766	0767
	0	1	2	3	4	5	6	7	8	9	•	8	c	D	E	F
30	0768	0769	0770	0771	0772	0773	0774	0775	0776	0777	0778	0779	0780	0781	0782	0783
31 32	0784 0900	0785 0801	0786	0787	0788 0804	0789	0790	0791 0807	0792 0808	0793 0809	0794 0610	0795 0811	0796 0812	0797 0813	0798 0814	0799 0815
33	0616	0817	0818	0819	0820	0821	0822	0823	0824	0825	0826	0827	0828	0829	0830	0831
34	0832	0833	0834	0835	0636	0837	0838	0839	0640	0641	0842	0843	0844	0845	0846	0847
36 36	0848 0864	0849 0965	08/50 08/66	0851 0867	0852 0868	0853 0969	0854 0870	0855 0871	0856 0872	0857 0873	0858 0874	0859 0875	0860 0876	0861 0877	0862 0878	0863 0879
37	0630	0865	0682	0883	0884	0685	0886	0887	0872	0889	0890	0875	0892	0893	0894	0895
38	0896	0897	0898	0899	0900	0901	0902 -	0903	0904	0905	0906	0907	0908	0909	0910	0911
39 3A	0912 0928	0913 0929	0914 0930	0915 0931	0916 0932	0917 0933	0918 0934	0919 0935	0920 0936	0921 0937	0922 0938	0923 0939	0924 0940	0925 0941	0926 0942	0927 0943
38	0944	0945	0946	0947	0948	0949	0950	0951	0952	0953	0954	0955	0966	0957	0958	0959
30	0960	0961	0962	0963	0964	0965	0966	0967	0968	0969	0970	0971	0972	0973	0974	0975
30 3E	0976 0992	0977 0993	0978 0994	0979 0995	0980 0996	0981 0997	0982 0998	0983 0999	0984 1000	0985 1001	0986	0987 1003	0988 1004	0989 1005	0990	0991 1007
3F	1008	1009	1010	1011	1012	1013	1014	1015	1016	1017	1002 1018	1003	1020	1005	1006 1022	1007 1023
		<u> </u>	L	L	L	L	L	L		L	1	L				

Table C-2. Hexadecimal-Decimal Integer Conversion (Part 1 of 4)



**.** .

•

-

### SPERRY UNIVAC OS/3. ASSEMBLER

### Table C-2. Hexadecimal-Decimal Integer Conversion (Part 2 of 4)

.

1						_										
	0	1	2	3	4	5	6	7	8	9	<u>^</u>	8	с	D	E	F
40	1024	1025	1026	1027	1028	1029	1030	1031	1032	1033	1034	1035	1036	1037	1038	1039
41 42	1040 1056	1041 1057	1042 1058	1043 1059	1044 1060	1045	1046 1062 -	1047	1048 1064	1049 1065	1050 1066	1051 1067	1052	1053 1069	1054 1070	1055 1071
43	1072	1073	1074	1075	1076	1077	1078	1079	1080	1081	1082	1083	1084	1085	1086	1087
44	1088	1089	1090	1091	1092	1093	1094	1095	1096	1097	1098	1099	1100	1101	1102	1103
45 46	1104 1120	1105 1121	1106 1122	1'107 1123	1108 1124	1109 1125	1110 1126	1111	1112 1128	1113 1129	1114	1115 1131	1116 1132	1117 1133	1118 1134	1119 1135
47	1136	1137	1138	1139	1140	1141	1142	1143	1144	1145	1146	1147	1148	1149	1150	1151
48	1152	1153	1154	1155	1156	1157	1158	1159	1160	1161	1162	1163	1164	1165	1166	1167
49 4A	1168 1184	1169 1185	1170 1186	1171 1187	1172 1188	1173	1174 1190	1175 1191	1176 1192	1177 1193	1178 1194	1179 1195	1180 1196	1181 1197	1182 1198	1183 1199
48	1200	1201	1202	1203	1204	1205	1206	1207	1208	1209	1210	1211	1212	1213	1214	1215
4C	1216	1217	1218	1219	1220	1221	1222	1223	1224	1225	1226	1227	1228	1229	1230	1231
40 4E	1232 1248	1233 1249	1234 1250	1235 1251	1236	1237 1253	1238 1254	1239 1255	1240 1256	1241 1257	1242 1258	1243	1244 1260	1245 1261	1246	1247 1263
44	1246	1249	1250	1267	1268	1269	1254	1271	1272	1257	1274	1275	1276	1201	1262 1278	1203
<u> </u>														<u> </u>		
	0	1	2	3	4	5	6	7	8	9	A	8	С	D	E	F
50	1280	1281	1282	1283	1284	1285	1286	1287	1288	1289	1290	1291	1292	1293	1294	1295
51 52	1296 1312	1297 1313	1298 1314	1299 1315	1300 1316	1301 1317	1302 1318	1303 1319	1304	1305 1321	1306 1322	1307 1323	1308	1309 1325	1310 1326	1311 1327
53	1328	1329	1330	1331	1332	1333	1334	1335	1336	1337	1338	1339	1340	1341	1342	1343
54	1344	1345	1346	1347	1348	1349	1350	1351	1352	1353	1354	1355	1356	1357	1358	1359
55 56	1360 1376	1361 1377	1362 1378	1363 1379	1364 1380	1365 1381	1366 1382	1367 1383	1368 1384	1369 1385	1370 1386	1371 1387	1372 1388	1373 1389	1374 1390	1375 1391
57	1392	1393	1394	1395	1396	1397	1398	1399	1400	1401	1402	1403	1404	1405	1406	1407
58	1408	1409	1410	1411	1412	1413	1414	1415	1416	1417	1418	1419	1420	1421	1422	1423
59 5A	1424	1425 1441	1426 1442	1427 1443	1428	1429 1445	1430 1446	1431	1432 1448	1433	1434 1450	1435 1451	1436	1437 1453	1438	1439 1455
58	1456	1457	1458	1459	1460	1461	1462	1463	1464	1465	1466	1467	1452 1468	1469	1454 1470	1405
5C	1472	1473	.1474	1475	1476	1477	1478	1479	1480	1481	1482	1483	1484	1485	1486	1487
50	1488	1489	1490	1491	1492	1493	1494	1495	1496	1497	1498	1499	1500	1501	1502	1503
5E 5F	1504 1520	1505 1521	1506 1522	1507 1523	1508 1524	1509 1525	1510 1526	1511 1527	1512 1528	1513 1529	1514 1530	1515 1531	1516 1532	1517 1533	1518 1534	1519 1535
المستعمل	0	1	2	3	4	5	6	7	8	9	A	8				F
											<u> </u>		С	0	E	
60	1536	1537	1538	1539	1540	1541	1542	1543	1544	1545	1546	1547	1548	1549	1550	1551
61	1 <b>536</b> 1552	1537 1553	1538 1554	1539 1555	1540 1556	1541 1557	1542 1558	1543 1569	1 <b>544</b> 1560	1545 1561	1546 1562	1547 1563	1548 1564	1549 1565	1550 1566	1551 1567
1 1	1536	1537	1538	1539	1540	1541	1542	1543	1544	1545	1546	1547	1548	1549	1550	1551
61 62 63 64	1536 1552 1568 1584 1600	1537 1553 1569 1585 1601	1538 1554 1570 1586 1602	1539 1555 1571 1587 1603	1540 1556 1572 1588 1604	1541 1557 1573 1589 1605	1542 1558 1574 1590 1606	1543 1559 1575 1591 1607	1544 1560 1576 1592 1608	1545 1561 1577 1593 1609	1546 1562 1578 1594 1610	1547 1563 1579 1595 1611	1548 1564 1580 1596 1612	1549 1565 1581 1597 1613	1550 1566 1582 1598 1614	1551 1567 1583 1599 1615
61 62 63 65 65	1538 1552 1568 1584 1600 1616	1537 1553 1589 1585 1601 1617	1538 1554 1570 1598 1602 1618	1539 1555 1571 1587 1603 1619	1540 1556 1572 1588 1604 1620	1541 1557 1573 1589 1605 1621	1542 1558 1574 1590 1606 1622	1543 1569 1575 1591 1607 1623	1544 1560 1576 1592 1608 1624	1545 1561 1577 1593 1609 1625	1546 1562 1578 1594 1610 1626	1547 1563 1579 1595 1611 1627	1548 1564 1580 1596 1612 1628	1549 1565 1581 1597 1613 1629	1550 1566 1582 1598 1614 1630	1551 1567 1583 1599 1615 1631
61 62 63 64	1536 1552 1568 1584 1600	1537 1553 1569 1585 1601	1538 1554 1570 1586 1602	1539 1555 1571 1587 1603	1540 1556 1572 1588 1604	1541 1557 1573 1589 1605	1542 1558 1574 1590 1606	1543 1559 1575 1591 1607	1544 1560 1576 1592 1608	1545 1561 1577 1593 1609	1546 1562 1578 1594 1610	1547 1563 1579 1595 1611	1548 1564 1580 1596 1612	1549 1565 1581 1597 1613	1550 1566 1582 1598 1614	1551 1567 1583 1599 1615
61 62 63 64 65 65 65 65 65 65 65	1536 1552 1568 1584 1600 1816 1632 1648 1664	1537 1553 1569 1585 1601 1617 1633 1649 1665	1538 1554 1570 1596 1602 1618 1634 1650 1666	1539 1555 1571 1587 1603 1619 1635 1651 1667	1540 1556 1572 1588 1604 1620 1636 1652 1668	1541 1557 1573 1589 1605 1621 1637 1653 1669	1542 1558 1574 1590 1606 1622 1638 1654 1670	1543 1559 1575 1591 1607 1623 1639 1655 1671	1544 1560 1576 1592 1608 1624 1640 1656 1672	1545 1561 1577 1593 1609 1625 1641 1657 1673	1546 1562 1578 1594 1610 1626 1642 1658 1674	1547 1563 1579 1595 1611 1627 1643 1659 1675	1548 1564 1580 1596 1612 1628 1844 1660 1676	1549 1565 1581 1597 1613 1629 1645 1661 1677	1550 1566 1582 1598 1614 1630 1646 1662 1678	1551 1567 1583 1599 1615 1631 1647 1663 1679
61 62 63 64 65 66 67 88 69	1538 1552 1568 1584 1600 1616 1632 1648 1684 1680	1537 1553 1569 1585 1601 1617 1633 1649 1665 1681	1538 1554 1570 1598 1602 1618 1634 1650 1666 1682	1539 1555 1571 1587 1603 1619 1635 1651 1667 1683	1540 1556 1572 1588 1604 1620 1636 1652 1668 1684	1541 1557 1673 1589 1605 1621 1637 1653 1669 1685	1542 1558 1574 1590 1606 1622 1638 1654 1670 1686	1543 1559 1575 1591 1607 1623 1639 1655 1671 1687	1544 1560 1576 1592 1608 1624 1640 1656 1672 1688	1545 1561 1577 1593 1609 1625 1641 1657 1673 1689	1546 1562 1578 1594 1610 1626 1642 1658 1674 1690	1547 1563 1579 1595 1611 1627 1643 1659 1675 1691	1548 1564 1580 1596 1812 1628 1844 1660 1676 1692	1549 1565 1581 1597 1613 1629 1645 1661 1677 1693	1550 1566 1582 1598 1614 1630 1646 1662 1678 1694	1551 1587 1583 1599 1615 1631 1647 1663 1879 1695
61 62 63 64 65 65 65 65 65 65 65	1536 1552 1568 1584 1600 1816 1632 1648 1664	1537 1553 1569 1585 1601 1617 1633 1649 1665	1538 1554 1570 1596 1602 1618 1634 1650 1666	1539 1555 1571 1587 1603 1619 1635 1651 1667	1540 1556 1572 1588 1604 1620 1636 1652 1668	1541 1557 1573 1589 1605 1621 1637 1653 1669	1542 1558 1574 1590 1606 1622 1638 1654 1670	1543 1559 1575 1591 1607 1623 1639 1655 1671	1544 1560 1576 1592 1608 1624 1640 1656 1672	1545 1561 1577 1593 1609 1625 1641 1657 1673	1546 1562 1578 1594 1610 1626 1642 1658 1674	1547 1563 1579 1595 1611 1627 1643 1659 1675	1548 1564 1580 1596 1612 1628 1844 1660 1676	1549 1565 1581 1597 1613 1629 1645 1661 1677	1550 1566 1582 1598 1614 1630 1646 1662 1678	1551 1567 1583 1599 1615 1631 1647 1663 1679
61 62 63 65 65 65 65 65 65 65 65 65 65 65 65 65	1536 1552 1568 1584 1600 1616 1632 1648 1664 1680 1696 1712 1728	1537 1553 1569 1585 1601 1617 1633 1649 1665 1681 1607 1713 1729	1538 1554 1570 1586 1602 1618 1634 1650 1666 1682 1698 1714 1730	1539 1555 1571 1587 1603 1619 1635 1651 1667 1683 1699 1715 1731	1540 1556 1572 1588 1604 1620 1636 1652 1668 1684 1700 1716 1732	1541 1557 1673 1589 1605 1621 1637 1653 1669 1685 1701 1717 1733	1542 1558 1574 1590 1606 1622 1638 1654 1670 1686 1702 1718 1734	1543 1569 1575 1591 1607 1623 1639 1655 1671 1687 1703 1719 1735	1544 1560 1576 1592 1608 1624 1640 1656 1672 1688 1672 1688 1704 1720 1736	1545 1561 1577 1593 1609 1625 1641 1657 1673 1689 1705 1721 1737	1546 1562 1578 1594 1610 1626 1642 1658 1674 1674 1706 1706 1722 1738	1547 1563 1579 1695 1611 1627 1643 1659 1675 1691 1707 1723 1739	1548 1564 1580 1596 1612 1628 1644 1660 1676 1676 1679 1708 1724 1740	1549 1565 1581 1597 1613 1629 1645 1661 1677 1693 1709 1725 1741	1550 1566 1582 1598 1614 1630 1646 1662 1678 1694 1710 1726 1742	1551 1567 1583 1599 1615 1631 1647 1663 1679 1695 1711 1727 1743
61 22 23 25 25 25 25 25 25 25 25 25 25 25 25 25	1536 1552 1568 1584 1600 1616 1632 1648 1696 1696 1712 1728 1744	1537 1553 1569 1585 1601 1617 1633 1649 1665 1681 1697 1713 1729 1745	1538 1554 1570 1596 1602 1618 1634 1650 1666 1682 1698 1714 1730 1746	1539 1555 1571 1587 1603 1619 1835 1651 1667 1883 1699 1715 1731 1747	1540 1556 1672 1588 1604 1620 1636 1652 1668 1684 1706 1716 1732 1748	1541 1557 1673 1689 1605 1621 1637 1653 1669 1685 1701 1717 1733 1749	1542 1558 1574 1590 1606 1622 1638 1654 1670 1686 1702 1718 1734 1750	1543 1559 1575 1591 1607 1623 1639 1655 1671 1687 1703 1719 1735 1751	1544 1560 1576 1579 1608 1624 1640 1656 1672 1688 1704 1720 1736 1752	1545 1561 1577 1593 1609 1625 1641 1657 1673 1689 1705 1721 1737 1753	1546 1562 1578 1594 1610 1626 1642 1658 1674 1690 1705 1722 1738 1754	1547 1563 1579 1595 1611 1627 1643 1659 1675 1691 1707 1723 1739 1755	1548 1564 1590 1596 1612 1628 1644 1660 1676 1692 1708 1724 1740 1756	1549 1565 1581 1597 1613 1629 1645 1661 1677 1693 1709 1725 1741 1757	1550 1566 1582 1598 1614 1630 1646 1662 1678 1694 1710 1726 1742	1551 1567 1583 1599 1615 1631 1647 1663 1679 1695 1711 1727 1743 1759
61 62 63 65 65 65 65 65 65 65 65 65 65 65 65 65	1536 1552 1568 1584 1600 1616 1632 1648 1664 1680 1696 1712 1728	1537 1553 1569 1585 1601 1617 1633 1649 1665 1681 1607 1713 1729	1538 1554 1570 1586 1602 1618 1634 1650 1666 1682 1698 1714 1730	1539 1555 1571 1587 1603 1619 1635 1651 1667 1683 1699 1715 1731	1540 1556 1572 1588 1604 1620 1636 1652 1668 1684 1700 1716 1732	1541 1557 1673 1589 1605 1621 1637 1653 1669 1685 1701 1717 1733	1542 1558 1574 1590 1606 1622 1638 1654 1670 1686 1702 1718 1734	1543 1569 1575 1591 1607 1623 1639 1655 1671 1687 1703 1719 1735	1544 1560 1576 1592 1608 1624 1640 1656 1672 1688 1704 1720 1736	1545 1561 1577 1593 1609 1625 1641 1657 1673 1689 1705 1721 1737	1546 1562 1578 1594 1610 1626 1642 1658 1674 1674 1706 1706 1722 1738	1547 1563 1579 1695 1611 1627 1643 1659 1675 1691 1707 1723 1739	1548 1564 1580 1596 1612 1628 1644 1660 1676 1676 1679 1708 1724 1740	1549 1565 1581 1597 1613 1629 1645 1661 1677 1693 1709 1725 1741	1550 1566 1582 1598 1614 1630 1646 1662 1678 1694 1710 1726 1742	1551 1567 1583 1599 1615 1631 1647 1663 1679 1695 1711 1727 1743
51 52 53 55 55 55 55 55 55 55 55 55 55 55 55	1536 1552 1568 1584 1600 1616 1632 1648 1680 1696 1712 1728 1744 1760	1537 1553 1569 1585 1601 1617 1633 1649 1665 1681 1697 1713 1729 1745 1761	1538 1554 1570 1586 1602 1618 1634 1650 1686 1682 1688 1714 1730 1746 1782	1539 1555 1571 1587 1603 1619 1635 1667 1683 1699 1715 1731 1747 1763	1540 1556 1572 1588 1604 1620 1636 1652 1668 1684 1700 1716 1736 1748	1541 1557 1573 1589 1605 1621 1637 1665 1685 1685 1685 1701 1717 1733 1749 1765	1542 1558 1574 1590 1606 1622 1638 1654 1670 1686 1702 1718 1736 1766	1543 1569 1575 1591 1607 1623 1639 1655 1671 1687 1703 1719 1735 1751 1767	1544 1560 1576 1592 1608 1624 1640 1656 1672 1688 1704 1720 1768	1545 1561 1577 1593 1609 1625 1641 1657 1673 1689 1705 1721 1737 1753 1769	1546 1562 1578 1594 1610 1626 1642 1658 1674 1690 1706 1706 1722 1738 1754	1547 1563 1579 1695 1611 1627 1643 1659 1675 1691 1707 1723 1739 1755 1771	1548 1564 1596 1596 1612 1628 1644 1660 1676 1692 1708 1724 1740 1756 1772	1549 1565 1581 1597 1613 1629 1645 1661 1677 1693 1709 1725 1741 1757 1773	1550 1566 1582 1598 1614 1630 1646 1662 1678 1694 1710 1726 1726 1776	1551 1567 1583 1599 1615 1631 1647 1663 1679 1695 1711 1727 1743 1759 1775
61 62 63 65 65 65 65 65 65 65 65 65 65 65 65 65	1536 1552 1568 1584 1600 1616 1632 1648 1680 1696 1712 1728 1744 1760 1776 0	1537 1553 1569 1585 1601 1617 1633 1649 1665 1681 1697 1713 1729 1745 1761 1777	1538 1554 1570 1596 1602 1618 1634 1650 1666 1682 1698 1714 1730 1746 1782 1778 2	1539 1555 1571 1587 1603 1619 1635 1661 1667 1683 1699 1715 1731 1747 1763 1779 3	1540 1556 1572 1588 1604 1620 1638 1652 1668 1684 1700 1716 1732 1748 1764 1780 4	1541 1557 1559 1605 1621 1637 1663 1669 1685 1701 1717 1733 1749 1765 1781 5	1542 1558 1574 1590 1606 1622 1638 1654 1670 1686 1702 1718 1734 1750 1766 1782 6	1543 1569 1575 1591 1607 1623 1639 1655 1671 1687 1703 1719 1735 1751 1767 1783 7	1544 1560 1575 1592 1608 1624 1640 1656 1672 1688 1704 1736 1752 1768 1752 1768 1784 8	1545 1561 1573 1593 1609 1625 1641 1657 1673 1689 1705 1721 1733 1753 1753 1769 1785 9	1546 1562 1594 1610 1626 1642 1658 1674 1690 1706 1706 1706 1722 1738 1754 1770 1788	1547 1563 1595 1601 16027 1643 1675 1691 1707 1723 1739 1755 1771 1787 8	1548 1564 1596 1596 1612 1628 1644 1669 1676 1692 1708 1774 1740 1756 1772 1788 C	1549 1565 1581 1697 1613 1629 1645 1661 1677 1693 1709 1725 1741 1757 1773 1789 D	1550 1566 1568 1598 1614 1630 1648 1604 1708 1694 1710 1728 1778 1778 1774 1790 E	1551 1567 1583 1599 1615 1631 1647 1663 1679 1695 1711 1727 1743 1759 1775 1791 F
61 62 63 64 65 66 67 68 86 68 68 69 68 69 68 67 70 71	1536 1552 1568 1584 1600 1616 1632 1648 1680 1696 1712 1728 1744 1760 1776 0 1792 1808	1537 1553 1569 1585 1601 1617 1633 1649 1665 1681 1697 1713 1729 1745 1761 1777 1 1793 1809	1538 1554 1570 1586 1602 1618 1634 1650 1666 1682 1698 1714 1730 1746 1782 1778 2 1794 1810	1539 1555 1571 1587 1603 1619 1635 1661 1667 1883 1699 1715 1731 1747 1783 1779 <b>3</b> 1795 1811	1540 1556 1572 1588 1604 1620 1638 1652 1688 1684 1700 1716 1732 1748 1764 1780 4 1796 1812	1541 1557 1573 1589 1605 1621 1637 1683 1685 1701 1717 1733 1749 1765 1781 5 1797 1813	1542 1558 1574 1590 1606 1622 1638 1654 1670 1686 1702 1718 1734 1750 1766 1782 6 1798 1814	1543 1569 1575 1591 1607 1623 1639 1655 1671 1687 1703 1719 1735 1751 1767 1783 7 1799 1815	1544 1560 1576 1592 1608 1624 1640 1656 1672 1688 1704 1720 1736 1752 1768 1784 8 1800 1816	1545 1561 1577 1593 1609 1625 1641 1657 1673 1689 1705 1721 1737 1753 1769 1785 9 1801 1817	1546 1562 1578 1594 1610 1628 1642 1658 1678 1658 1658 1658 1658 1658 1706 1706 1706 1722 1738 1754 1770 1788 <b>A</b> 1802 1818	1547 1563 1579 1595 1611 1627 1643 1659 1675 1691 1707 1723 1739 1755 1771 1787 <b>B</b> 1803 1819	1548 1564 1590 1596 1612 1628 1644 1660 1676 1692 1708 1724 1708 1772 1788 C 1804 1820	1549 1565 1581 1597 1613 1629 1645 1661 1671 1693 1709 1725 1741 1755 1773 1779 1773 1789 D	1550 1566 1582 1598 1614 1630 1646 1662 1678 1694 1710 1726 1758 1774 1790 E 1806 1822	1551 1567 1583 1599 1615 1631 1647 1663 1679 1695 1711 1727 1743 1759 1775 1791 F 1807 1823
61 62 63 64 65 66 67 68 69 64 68 62 69 65 67 72 72	1536 1552 1568 1584 1600 1616 1632 1648 1680 1696 1712 1728 1744 1760 1776 0 1792 1808 1824	1537 1553 1569 1585 1601 1617 1633 1649 1665 1681 1697 1713 1729 1745 1761 1777 1 1793 1809 1825	1538 1554 1570 1596 1602 1618 1634 1650 1666 1682 1698 1714 1730 1746 1782 1778 2 1794 1810 1826	1539 1555 1571 1587 1603 1619 1635 1651 1657 1683 1669 1715 1731 1747 1763 1779 3 1795 1811 1827	1540 1556 1572 1588 1604 1620 1638 1652 1658 1684 1700 1716 1732 1748 1764 1780 4 1795 1812 1828	1541 1557 1573 1599 1605 1621 1637 1653 1665 1701 1717 1733 1749 1765 1781 5 1797 1813 1829	1542 1558 1574 1590 1606 1622 1638 1654 1622 1638 1686 1702 1718 1734 1750 1786 1782 6 1798 1814 1830	1543 1569 1575 1591 1607 1623 1639 1655 1671 1687 1703 1719 1735 1751 1767 1783 7 1799 1815 1831	1544 1560 1576 1592 1608 1624 1640 1656 1672 1688 1704 1720 1736 1752 1768 1784 8 1784 8	1545 1561 1577 1593 1609 1625 1641 1657 1673 1689 1705 1721 1737 1753 1769 1785 9 1785 9 1801 1817 1833	1546 1562 1578 1594 1610 1626 1642 1658 1674 1690 1706 1722 1738 1754 1770 1786 A 1802 1818 1834	1547 1563 1579 1595 1611 1627 1643 1659 1651 1707 1723 1739 1755 1771 1787 8 8 1803 1819 1835	1548 1564 1580 1596 1612 1628 1844 1660 1676 1692 1708 1724 1740 1756 1772 1788 C C 1804 1820 1838	1549 1565 1581 1597 1613 1629 1645 1661 1673 1709 1725 1741 1757 1773 1789 D 1805 1821 1837	1550 1566 1582 1598 1614 1630 1646 1662 1678 1664 1710 1728 1764 1774 1778 1774 1778 1774 1790 E 1805 1822 1838	1551 1567 1583 1599 1615 1631 1647 1663 1679 1695 1711 1727 1743 1759 1775 1791 F 1807 1823 1839
81 82 83 4 85 86 67 88 89 64 88 60 80 86 87 77 77 73	1536 1552 1568 1584 1600 1616 1632 1648 1680 1696 1712 1728 1744 1760 1776 1776 1792 1808 1824 1840	1537 1553 1569 1585 1601 1617 1633 1649 1865 1681 1697 1713 1729 1745 1761 1777 1 1793 1809 1825 1841	1538 1554 1570 1596 1602 1618 1634 1650 1686 1682 1698 1714 1730 1746 1782 1778 2 1794 1810 1826 1842	1539 1555 1571 1587 1603 1619 1635 1661 1667 1683 1667 1683 1699 1715 1731 1747 1763 1779 3 1795 1811 1827 1843	1540 1556 1572 1588 1604 1620 1636 1652 1668 1684 1700 1716 1732 1748 1732 1748 1780 4 1796 1812 1828 1844	1541 1557 1559 1605 1621 1637 1659 1689 1685 1701 1717 1733 1749 1765 1781 5 1797 1813 1829 1845	1542 1558 1574 1590 1606 1622 1638 1654 1670 1686 1702 1718 1734 1750 1786 1782 6 1798 1814 1830 1846	1543 1569 1571 1607 1623 1639 1655 1871 1687 1703 1719 1735 1751 1767 1783 7 1799 1815 1831 1847	1544 1560 1576 1592 1608 1624 1640 1656 1672 1688 1704 1720 1736 1752 1768 1752 1768 1784 8 1800 1816 8 1832 1848	1545 1561 1573 1609 1625 1641 1657 1673 1689 1705 1705 1705 1773 1753 1769 1785 9 1801 1817 1833 1849	1546 1562 1594 1610 1626 1642 1658 1674 1690 1706 1706 1706 1706 1738 1754 1770 1788 <b>A</b> 1802 1818 <b>A</b>	1547 1563 1595 1601 16027 1643 1659 1675 1691 1707 1723 1755 1771 1787 8 1803 1819 1835 1851	1548 1564 1596 1696 1612 1628 1644 1860 1676 1692 1708 1774 1740 1756 1772 1788 C 1804 1820 1836 1852	1549 1565 1587 1613 1629 1645 1661 1677 1693 1709 1725 1741 1757 1773 1789 D 1805 1821 1837 1853	1550 1566 1566 1598 1614 1630 1646 1662 1678 1604 1776 1778 1774 1790 E 1806 1822 1838 1854	1551 1567 1583 1599 1615 1631 1647 1663 1679 1695 1711 1727 1743 1759 1775 1791 F 1807 1823 1839 1855
61 62 63 64 65 66 67 68 69 64 68 60 6E 6F 70 71 72 73 74 75	1536 1552 1568 1584 1600 1616 1632 1648 1680 1696 1712 1728 1744 1760 1776 0 1792 1808 1824 1824 1826 1855 1872	1537 1553 1569 1585 1601 1617 1633 1649 1665 1681 1697 1713 1745 1761 1777 1 1793 1809 1825 1841 1857 1873	1538 1554 1570 1586 1602 1618 1634 1666 1682 1688 1714 1730 1746 1762 1778 2 1794 1810 1826 1845 1858 1874	1539 1555 1571 1587 1603 1619 1635 1657 1683 1699 1715 1731 1747 1763 1779 3 1795 1811 1827 1811 1827 1813 1859 1875	1540 1556 1572 1588 1604 1620 1636 1652 1668 1684 1700 1716 1736 1748 1764 1780 4 1796 1812 1828 1844 1860 1876	1541 1557 1573 1589 1605 1621 1637 1665 1685 1701 1717 1733 1749 1765 1781 5 1797 1813 1829 1845 1861 1877	1542 1558 1574 1590 1606 1622 1638 1654 1670 1686 1702 1718 1734 1750 1766 1782 6 1798 1814 1830 1846 1852 1878	1543 1569 1575 1591 1607 1623 1639 1655 1671 1687 1703 1719 1765 1751 1767 1783 7 1799 1815 1831 1845 1831 1845 1853 1879	1544 1560 1576 1592 1608 1624 1640 1656 1672 1688 1704 1720 1736 1752 1768 1752 1768 1784 8 1800 1816 1832 1848 1864 1890	1545 1561 1577 1593 1609 1625 1641 1657 1673 1689 1705 1721 1735 1769 1785 9 1801 1817 1833 1849 1865 1881	1546 1562 1578 1594 1610 1628 1642 1658 1674 1690 1706 1706 1706 1706 1706 1772 1738 1754 1770 1786 <b>A</b> 1802 1818 1834 1850 1886 1882	1547 1563 1579 1695 1611 1627 1643 1659 1675 1691 1707 1723 1739 1755 1771 1787 <b>B</b> 1803 1819 1835 1851 1867 1883	1548 1564 1596 1596 1612 1628 1644 1660 1676 1692 1708 1724 1708 1772 1788 C C 1804 1820 1836 1852 1888 1884	1549 1565 1581 1697 1613 1629 1645 1661 1677 1693 1709 1725 1741 1757 1773 1789 D 1805 1821 1837 1853 1869 1885	1550 1566 1582 1598 1614 1630 1646 1662 1678 1694 1710 1726 1776 1772 1758 1774 1790 E 1806 1822 1838 1854 1870 1886	1551 1567 1583 1599 1615 1631 1647 1663 1679 1695 1711 1727 1743 1759 1775 1791 F 1807 1823 1839 1855 1871 1887
61 62 63 64 65 66 66 67 68 66 66 66 67 68 66 66 67 70 71 72 73 74 75 76	1536 1552 1568 1584 1600 1616 1632 1684 1680 1696 1712 1728 1744 1760 1776 0 1792 1808 1824 1840 1856 1872 1888	1537 1553 1569 1585 1601 1617 1633 1649 1665 1681 1697 1713 1729 1745 1761 1777 1 1793 1809 1825 1841 1857 1873 1889	1538 1554 1570 1596 1602 1618 1634 1650 1666 1682 1698 1714 1730 1746 1782 1778 2 1794 1810 1828 1842 1858 1842 1858	1539 1555 1571 1587 1603 1619 1635 1661 1667 1883 1699 1715 1731 1747 1783 1779 3 1795 1811 1827 1843 1855 1891	1540 1556 1572 1588 1604 1620 1638 1684 1700 1716 1732 1748 1764 1780 4 1796 1812 1828 1844 1860 1876 1892	1541 1557 1573 1589 1605 1621 1637 1663 1665 1701 1717 1733 1749 1765 1781 5 1797 1813 1829 1845 1867 1893	1542 1558 1574 1590 1606 1622 1638 1654 1670 1686 1702 1718 1734 1750 1766 1782 6 1798 1814 1830 1846 1846 1846	1543 1569 1575 1591 1607 1623 1639 1655 1671 1687 1703 1719 1755 1751 1767 1783 7 1799 1815 1831 1847 1863 1879 1895	1544 1560 1576 1592 1608 1624 1640 1656 1672 1688 1704 1720 1736 1736 1736 1736 1784 8 8 1800 1816 1832 1848 1800 1896	1545 1561 1577 1593 1609 1625 1641 1657 1673 1689 1705 1721 1737 1753 1769 1785 9 1801 1817 1833 1849 1865 1881 1897	1546 1562 1578 1594 1610 1628 1642 1658 1678 1658 1658 1658 1770 1706 1706 1706 1722 1738 1754 1770 1788 <b>A</b> 1802 1818 1834 1850 1866 1862 1898	1547 1563 1579 1595 1611 1627 1643 1659 1675 1691 1707 1723 1739 1735 1771 1787 <b>B</b> 1803 1819 1835 1851 1865 1851 1865 1899	1548 1564 1590 1596 1612 1628 1644 1660 1676 1692 1708 1724 1740 1756 1772 1788 C 1804 1820 1836 1852 1868 1852 1868 1854 1900	1549 1565 1581 1597 1613 1629 1645 1661 1671 1693 1709 1725 1741 1755 1773 1773 1789 D 1805 1821 1837 1853 1869 1885 1885	1550 1566 1582 1598 1614 1630 1646 1662 1678 1664 1710 1726 1742 1758 1774 1790 E 1806 1822 1838 1854 1856 1866 1866 1866 1866 1866 1866 1866	1551 1567 1583 1599 1615 1631 1647 1663 1679 1695 1711 1727 1743 1759 1775 1791 F 1807 1823 1839 1855 1871 1887 1903
61 62 63 4 65 66 67 68 99 64 68 6C 6D 6E 6F 70 71 72 73 74 75 76 77	1536 1552 1568 1584 1600 1616 1632 1648 1696 1712 1728 1744 1780 1776 0 1792 1808 1824 1840 1856 1872 1888 1904	1537 1553 1569 1585 1601 1617 1633 1649 1665 1681 1697 1713 1729 1745 1761 1777 1 1793 1809 1825 1841 1857 1873 1889 1905	1538 1554 1570 1596 1602 1618 1634 1660 1682 1698 1714 1730 1746 1782 1778 2 1794 1826 1842 1858 1842 1858 1874 1890 1906	1539 1555 1571 1587 1603 1619 1635 1661 1667 1683 1699 1715 1731 1747 1763 1779 3 1795 1811 1827 1843 1859 1875 1891 1907	1540 1556 1572 1588 1604 1620 1635 1668 1684 1700 1716 1732 1748 1764 1780 4 1796 1812 1828 1844 1860 1876 1892 1908	1541 1557 1559 1605 1621 1637 1669 1685 1701 1773 1793 1749 1785 1781 5 1797 1813 5 1797 1813 1829 1845 1861 1877 1893 1909	1542 1558 1574 1590 1606 1622 1638 1654 1622 1638 1654 1702 1718 1734 1750 1786 1782 6 1798 1814 1830 1846 1862 1878 1894 1910	1543 1569 1571 1607 1623 1639 1655 1671 1687 1703 1719 1735 1751 1767 1783 7 1799 1815 1831 1847 1963 1879 1895	1544 1560 1572 1608 1624 1640 1656 1672 1688 1704 1720 1736 1752 1768 1752 1768 1784 8 1800 1816 1832 1848 1822 1848 1864 1890 1896	1545 1561 1573 1609 1625 1641 1657 1673 1689 1705 1705 1705 1773 1753 1769 1785 9 1801 1817 1833 1849 1865 1881 1897 1913	1546 1562 1594 1610 1626 1642 1658 1674 1690 1706 1706 1706 1706 1706 1706 1754 1770 1788 <b>A</b> 1802 1818 1834 1850 1866 1892 1898 1914	1547 1563 1595 1611 1627 1643 1659 1675 1691 1707 1723 1739 1755 1771 1787 8 1803 1803 1803 1855 1851 1867 1883 1899 1915	1548 1564 1596 1696 1612 1628 1644 1660 1676 1692 1708 1770 1756 1772 1788 C 1804 1826 1836 1852 1868 1852 1868 1852	1549 1565 1581 1691 1693 1605 1661 1677 1693 1709 1725 1741 1757 1773 1769 D 1805 1821 1837 1853 1869 1885 1901 1917	1550 1566 1582 1598 1614 1630 1646 1662 1678 1694 1770 1758 1774 1790 E 1806 1822 1838 1854 1870 1886 1902 1918	1551 1567 1583 1599 1615 1631 1647 1663 1679 1695 1711 1727 1743 1759 1775 1791 F 1807 1823 1839 1855 1871 1887 1903 1919
61 62 63 64 65 66 67 68 69 64 68 60 0 5E 6F 70 71 72 73 74 75 76 77 78 79	1536 1552 1568 1584 1600 1616 1632 1648 1680 1696 1712 1728 1744 1780 1776 0 1792 1808 1824 1840 1856 1872 1888 1904 1920 1936	1537 1553 1569 1585 1601 1617 1633 1649 1665 1681 1697 1713 1729 1745 1761 1777 1 1793 1809 1825 1841 1857 1873 1889	1538 1554 1570 1596 1602 1618 1634 1650 1666 1682 1698 1714 1730 1746 1782 1778 2 1794 1810 1828 1842 1858 1842 1858	1539 1555 1571 1587 1603 1619 1635 1657 1683 1699 1715 1731 1747 1763 1779 3 1795 1811 1827 1811 1827 1811 1827 1819 1875 1891 1903 1939	1540 1556 1572 1588 1604 1620 1638 1684 1700 1716 1736 1776 1778 1764 1780 4 1796 1812 1828 1814 1860 1878 1892 1908	1541 1557 1573 1589 1605 1621 1637 1665 1685 1701 1717 1733 1749 1765 1781 5 1797 1813 1829 1846 1861 1877 1893 19025 1941	1542 1558 1574 1590 1606 1622 1638 1654 1670 1686 1702 1718 1730 1766 1782 6 1798 1814 1830 1846 1852 1878 1854 1956 1926 1942	1543 1569 1575 1591 1607 1623 1639 1655 1671 1687 1703 1719 1735 1751 1767 1783 7 7 1799 1815 1831 1847 1963 1879 1895 1911 1927 1943	1544 1560 1556 1592 1608 1624 1640 1656 1672 1688 1704 1720 1736 1752 1768 1752 1768 1752 1768 1784 8 1800 1816 1832 1848 1864 1890 1896 19128 1944	1545 1561 1577 1593 1609 1625 1641 1657 1673 1689 1705 1721 1737 1753 1769 1785 9 1801 1817 1813 1849 1865 1881 1897 1913 1929 1945	1546 1562 1578 1594 1610 1628 1642 1658 1678 1658 1658 1658 1770 1706 1706 1706 1722 1738 1754 1770 1788 <b>A</b> 1802 1818 1834 1850 1866 1862 1898	1547 1563 1579 1695 1611 1627 1643 1659 1675 1691 1707 1723 1739 1755 1771 1787 <b>B</b> 1803 1819 1835 1851 1867 1883 1899 1915 1831 1947	1548 1564 1590 1596 1612 1628 1644 1660 1676 1692 1708 1724 1740 1756 1772 1788 C 1804 1820 1836 1852 1868 1852 1868 1854 1900	1549 1565 1581 1693 1645 1661 1677 1693 1709 1725 1771 1757 1773 1789 D 1805 1821 1837 1869 1885 1869 1885 1901 1917 933 1949	1550 1566 1562 1598 1614 1630 1646 1672 1678 1674 1700 1726 1774 1790 E 1805 1822 1838 1822 1838 1822 1838 1822 1838 1850 1886 1902 1918	1551 1567 1583 1599 1615 1631 1647 1663 1679 1695 1711 1727 1743 1759 1775 1791 F 1807 1823 1839 1855 1871 1887 1903 1919 1935 1951
61 62 63 64 65 66 66 67 68 66 66 66 66 67 70 71 72 73 74 75 76 77 77 78 79 7A	1536 1552 1568 1584 1600 1616 1632 1648 1680 1696 1712 1728 1774 1760 1776 0 1792 1808 1824 1824 1824 1824 1825 1872 1888 1994 1920 1936 1952	1537 1553 1569 1585 1601 1617 1633 1649 1665 1681 1697 1713 1729 1745 1761 1777 1 1793 1809 1825 1841 1857 1873 1889 1905 1921 1937	1538 1554 1570 1586 1602 1618 1634 1650 1686 1682 1698 1714 1780 1746 1782 1778 2 1794 1810 1826 1842 1858 1874 1890 1906 1922 1938 1954	1539 1555 1571 1587 1603 1619 1635 1667 1883 1699 1715 1731 1747 1763 1779 3 1795 1811 1827 1811 1827 1843 1859 1875 1891 1907 1923 1939 1955	1540 1556 1572 1588 1604 1620 1636 1652 1668 1684 1700 1716 1732 1748 1764 1780 4 1796 1812 1828 1844 1828 1812 1828 1844 1860 1876 1892 1908 1924 1940	1541 1557 1573 1589 1605 1621 1637 1665 1685 1701 1717 1733 1749 1765 1791 1765 1791 5 1797 1813 1829 1845 1891 1877 1893 1809 1925 1941 1957	1542 1558 1574 1590 1606 1622 1638 1654 1670 1686 1702 1718 1734 1750 1766 1782 6 1798 1814 1830 1846 1862 1878 1894 1910 1928	1543 1569 1575 1591 1607 1623 1639 1655 1671 1687 1703 1719 1755 1761 1767 1783 7 7 1799 1815 1831 1845 1831 1845 1895 1911 1929	1544 1560 1576 1592 1608 1624 1640 1656 1672 1688 1704 1720 1736 1752 1768 1752 1768 1784 8 1800 1816 1832 1848 1800 1816 1832 1848 1860 1896 1912 1928 1944	1545 1561 1577 1593 1609 1625 1641 1657 1673 1689 1705 1721 1735 1769 1785 9 1801 1817 1833 1849 1865 1881 1897 1913 1929 1945 1961	1546 1562 1578 1594 1610 1625 1642 1658 1674 1690 1706 1706 1706 1706 1706 1706 1706 170	1547 1563 1579 1695 1611 1627 1643 1659 1675 1691 1707 1723 1739 1755 1771 1787 <b>B</b> 1803 1819 1835 1851 1867 1883 1899 1915 1931 1947 1963	1548 1564 1596 1612 1628 1644 1660 1676 1692 1708 1724 1708 1772 1788 C 1772 1788 C 1804 1820 1836 1852 1868 1884 1900 1916 1932 1948	1549 1565 1581 1697 1613 1629 1645 1661 1677 1693 1709 1725 1741 1757 1773 1789 D 1805 1821 1837 1853 1869 1885 1901 1917 1933 1949 1965	1550 1566 1582 1598 1614 1630 1646 1662 1678 1694 1710 1726 1776 1772 1758 1774 1790 E 1806 1822 1838 1854 1870 1886 1902 1918 1934	1551 1567 1583 1599 1615 1631 1647 1663 1679 1695 1711 1727 1743 1759 1775 1791 F 1807 1823 1839 1855 1871 1887 1903 1919 1935 1951 1967
61 62 63 64 65 66 66 67 68 66 66 66 67 70 71 72 73 74 75 76 77 78 79 7A 78	1536 1552 1568 1584 1600 1616 1632 1648 1680 1696 1712 1728 1744 1760 1776 0 1792 1808 1824 1840 1856 1872 1888 1872 1888 1904 1920 1952 1952	1537 1553 1569 1585 1601 1617 1633 1649 1665 1681 1697 1713 1729 1745 1761 1777 1 1793 1809 1825 1841 1857 1873 1889 1905 1921 1933 1969	1538 1554 1570 1586 1602 1618 1634 1650 1686 1682 1698 1714 1730 1746 1782 1778 2 1794 1810 1826 1842 1858 1842 1858 1842 1858 1842 1858 1874 1890 1906 1922 1938 1954 1970	1539 1555 1571 1587 1603 1619 1635 1661 1667 1883 1699 1715 1731 1747 1783 1779 3 1795 1811 1827 1843 1859 1875 1891 1907 1923 1939 1955 1971	1540 1556 1572 1588 1604 1620 1638 1684 1700 1716 1732 1748 1764 1780 4 1796 1812 1828 1844 1860 1876 1892 1908 1924 1940 1956 1972	1541 1557 1573 1589 1605 1621 1637 1683 1685 1701 1717 1733 1749 1785 1781 5 1797 1813 1829 1845 1829 1845 1829 1845 1857 1893 1909 1925 1941 1957	1542 1558 1574 1590 1606 1622 1638 1654 1654 1654 1656 1702 1718 1734 1736 1785 1782 6 1798 1814 1830 1846 1846 1846 1846 1846 1846 1846 1846	1543 1569 1575 1591 1607 1623 1639 1655 1671 1687 1703 1719 1755 1751 1767 1783 7 7 1799 1815 1831 1847 1847 1847 1847 1847 1847 1847 184	1544 1560 1576 1592 1608 1624 1640 1656 1672 1688 1704 1720 1736 1736 1736 1736 1736 1736 1736 1736	1545 1561 1577 1593 1609 1625 1641 1657 1673 1689 1705 1721 1737 1753 1769 1785 9 1881 1887 1881 1897 1913 1929 1945 1961 1977	1546 1562 1578 1610 1628 1642 1658 1678 1678 1770 1706 1706 1706 1706 1706 1707 1788 A 1802 1818 1834 1850 1862 1898 1814 1930 1946 1962 1978	1547 1563 1579 1595 1611 1627 1643 1659 1659 1691 1707 1723 1739 1735 1771 1787 <b>B</b> 1803 1819 1835 1851 1865 1851 1865 1899 1915 1931 1947 1963 1979	1548 1564 1590 1596 1612 1628 1644 1660 1676 1692 1708 1724 1708 1772 1788 C 1804 1820 1836 1852 1864 1852 1864 1990	1549 1565 1581 1597 1613 1629 1645 1661 1671 1693 1709 1725 1741 1753 1773 1773 1773 1789 D 1805 1821 1837 1853 1869 1885 1885 1901 1917 1933 1949 1981	1550 1566 1582 1598 1614 1630 1646 1662 1678 1664 1710 1726 1742 1758 1774 1790 E 1805 1822 1838 1854 1854 1854 1856 1902 1918 1934 1950 1960	1551 1567 1583 1599 1615 1631 1647 1663 1679 1695 1711 1727 1743 1759 1775 1791 F 1807 1823 1839 1855 1871 1887 1903 1919 1935 1951 1967 1983
61 62 63 64 65 66 66 67 68 66 66 66 66 67 70 71 72 73 74 75 76 77 77 78 79 7A	1536 1552 1568 1584 1600 1616 1632 1648 1680 1696 1712 1728 1774 1760 1776 0 1792 1808 1824 1824 1824 1824 1825 1872 1888 1994 1920 1936 1952	1537 1553 1569 1585 1601 1617 1633 1649 1665 1681 1697 1713 1729 1745 1761 1777 1 1793 1809 1825 1841 1857 1873 1889 1905 1921 1937	1538 1554 1570 1586 1602 1618 1634 1650 1686 1682 1698 1714 1780 1746 1782 1778 2 1794 1810 1826 1842 1858 1874 1890 1906 1922 1938 1954	1539 1555 1571 1587 1603 1619 1635 1667 1883 1699 1715 1731 1747 1763 1779 3 1795 1811 1827 1811 1827 1843 1859 1875 1891 1907 1923 1939 1955	1540 1556 1572 1588 1604 1620 1636 1652 1668 1684 1700 1716 1732 1748 1764 1780 4 1796 1812 1828 1844 1828 1812 1828 1844 1860 1876 1892 1908 1924 1940	1541 1557 1573 1589 1605 1621 1637 1665 1685 1701 1717 1733 1749 1765 1791 1765 1791 5 1797 1813 1829 1845 1891 1877 1893 1809 1925 1941 1957	1542 1558 1574 1590 1606 1622 1638 1654 1670 1686 1702 1718 1734 1750 1766 1782 6 1798 1814 1830 1846 1862 1878 1894 1910 1928	1543 1569 1575 1591 1607 1623 1639 1655 1671 1687 1703 1719 1755 1761 1767 1783 7 7 1799 1815 1831 1845 1831 1845 1895 1911 1929	1544 1560 1576 1592 1608 1624 1640 1656 1672 1688 1704 1720 1736 1752 1768 1752 1768 1784 8 1800 1816 1832 1848 1800 1816 1832 1848 1860 1896 1912 1928 1944	1545 1561 1577 1593 1609 1625 1641 1657 1673 1689 1705 1721 1735 1769 1785 9 1801 1817 1833 1849 1865 1881 1897 1913 1929 1945 1961	1546 1562 1578 1594 1610 1625 1642 1658 1674 1690 1706 1706 1706 1706 1706 1706 1706 170	1547 1563 1579 1695 1611 1627 1643 1659 1675 1691 1707 1723 1739 1755 1771 1787 <b>B</b> 1803 1819 1835 1851 1867 1883 1899 1915 1931 1947 1963	1548 1564 1596 1612 1628 1644 1660 1676 1692 1708 1724 1708 1772 1788 C 1772 1788 C 1804 1820 1836 1852 1868 1884 1900 1916 1932 1948	1549 1565 1581 1697 1613 1629 1645 1661 1677 1693 1709 1725 1741 1757 1773 1789 D 1805 1821 1837 1853 1869 1885 1901 1917 1933 1949 1965	1550 1566 1582 1598 1614 1630 1646 1662 1678 1694 1710 1726 1776 1772 1758 1774 1790 E 1806 1822 1838 1854 1854 1850 1886 1902 1918 1935	1551 1567 1583 1599 1615 1631 1647 1663 1679 1695 1711 1727 1743 1759 1775 1791 F 1807 1823 1839 1855 1871 1887 1903 1919 1935 1951 1967
61 62 63 64 65 66 67 68 69 6A 68 6C 60 EE 6F 70 71 72 73 74 75 76 77 78 79 7A 78 7C 70 7E	1536 1552 1568 1584 1600 1616 1632 1648 1680 1696 1712 1728 1744 1760 1776 0 1792 1808 1824 1808 1824 1826 1872 1888 1904 1955 1952 1958 1952 1958	1537 1553 1569 1585 1601 1617 1633 1649 1665 1681 1697 1713 1725 1761 1777 1 1777 1 1793 1809 1826 1841 1857 1873 1889 1905 1921 1937 1953 1969 1985 2001 2017	1538 1554 1570 1586 1602 1618 1634 1650 1686 1682 1698 1714 1780 1746 1782 1778 2 1794 1810 1826 1842 1858 1874 1890 1905 1922 1938 1954 1970 1985	1539 1555 1571 1587 1603 1619 1635 1657 1683 1699 1715 1731 1747 1763 1779 3 1795 1811 1827 1811 1827 1811 1827 1859 1875 1891 1905 1939 1955 1971 1985	1540 1556 1572 1588 1604 1620 1636 1652 1688 1684 1700 1716 1736 1776 1778 1764 1780 4 1796 1812 1828 1844 1800 1876 1812 1828 1844 1960 1876 1892 1908 1924 1940 1955 1972 1988 2004	1541 1557 1573 1589 1605 1621 1637 1665 1685 1701 1717 1733 1749 1765 1781 5 1797 1813 1829 1845 1861 1877 1893 1925 1941 1957 1973 1989 2006 2021	1542 1558 1574 1590 1606 1622 1638 1654 1670 1686 1702 1718 1730 1766 1782 6 1798 1814 1830 1862 1878 1814 1830 1862 1878 1894 1910 1926 1942 1958 1974 1990 2006 2022	1543 1569 1575 1591 1607 1623 1639 1655 1671 1687 1703 1719 1735 1751 1767 1783 7 1799 1815 1831 1847 1853 1879 1895 1911 1927 1943 1959 1975	1544 1560 1556 1592 1608 1624 1640 1656 1672 1688 1704 1720 1736 1752 1768 1752 1768 1752 1768 1784 8 1800 1816 1832 1848 1800 1816 1832 1844 1980 1912 1928 1944 1960 1976 1997 1997 1997 1997 1997 1997 1997	1545 1561 1577 1593 1609 1625 1641 1657 1673 1689 1705 1721 1735 1769 1785 9 1801 1817 1833 1849 1865 1881 1897 1913 1929 1945 1961 1977 1993 2009 2025	1546 1562 1578 1594 1610 1628 1642 1658 1674 1690 1706 1706 1706 1706 1706 1706 1772 1754 1770 1786 <b>A</b> 1802 1818 1834 1802 1818 1834 1802 1898 1994 1994 1962 1978 1994	1547 1563 1579 1695 1611 1627 1643 1659 1675 1691 1707 1723 1739 1755 1771 1787 <b>B</b> 1803 1819 1835 1851 1867 1883 1899 1915 1931 1947 1963 1979 1995 12027	1548 1564 1590 1596 1612 1628 1644 1660 1676 1692 1708 1724 1708 1772 1788 C C 1804 1820 1836 1835 1884 1894 1990 1916 1932 1948 1964 1980	1549 1565 1581 1693 1645 1661 1677 1693 1709 1725 1741 1757 1773 1789 D 1805 1821 1837 1869 1885 1901 1917 1933 1869 1885 1901 1917 1933 2029	1550 1566 1582 1598 1614 1630 1646 1662 1678 1674 1700 1726 1776 1776 1776 1776 1776 1776 1776	1551 1567 1583 1599 1615 1631 1647 1663 1679 1695 1711 1727 1743 1759 1775 1791 F 1807 1823 1839 1855 1871 1887 1903 1919 1935 1951 1967 1983 1999 2015 2031
61 62 63 4 65 66 67 68 69 64 68 6C 6D 6E 6F 70 71 72 73 74 75 76 77 78 79 74 78 77 70	1536 1552 1568 1584 1600 1616 1632 1644 1680 1696 1712 1728 1744 1760 1776 0 1792 1808 1824 1840 1856 1872 1888 1904 1920 1936 1952 1968	1537 1553 1569 1585 1601 1617 1633 1649 1665 1681 1697 1713 1729 1745 1761 1777 1 1793 1809 1825 1841 1857 1873 1899 1905 1921 1937 1953 1969 1985 2001	1538 1554 1570 1596 1602 1618 1634 1650 1666 1682 1698 1714 1730 1746 1782 1778 2 1794 1826 1842 1858 1842 1858 1874 1890 1906 1922 1938 1954 1970	1539 1555 1571 1587 1603 1619 1635 1667 1683 1699 1715 1731 1747 1763 1779 3 1795 1811 1827 1843 1859 1875 1891 1907 1923 1939 1955 1971 1987 2003	1540 1556 1572 1588 1604 1620 1636 1636 1636 1636 1684 1700 1716 1732 1748 1764 1795 1812 1828 1814 1892 1828 1844 1860 1878 1892 1908 1924 1940 1956 1972	1541 1557 1573 1589 1605 1621 1637 1663 1685 1701 1717 1733 1749 1785 1781 5 1797 1813 1825 1861 1877 1893 1909 1925 1941 1957 1973 1989 2005	1542 1558 1574 1590 1606 1622 1638 1654 1670 1686 1702 1718 1734 1750 1766 1782 6 1798 1814 1850 1846 1862 1878 1846 1862 1878 1894 1910 1926 1942 1958 1974	1543 1569 1575 1591 1607 1623 1639 1655 1671 1687 1703 1719 1735 1751 1767 1783 7 7 1799 1815 1831 1847 1863 1879 1895 1991 1927 1943 1959 1951	1544 1560 1556 1592 1608 1624 1640 1656 1672 1688 1704 1736 1752 1768 1752 1768 1752 1768 1784 8 1800 1816 1830 1816 1830 1848 1864 1880 1896 1912 1928 1944 1960 1972 2008	1545 1561 1577 1593 1609 1625 1641 1657 1673 1689 1705 1731 1737 1753 1769 1785 9 1801 1817 1817 1813 1849 1865 1881 1897 1913 1929 1945 1961 1977 1993 2009	1546 1562 1578 1594 1610 1626 1642 1658 1674 1690 1706 1706 1706 1706 1706 1706 1706 1754 1770 1786 A 1802 1818 1834 1802 1818 1834 1865 1892 1898 1994 1930 1946 1962 1978	1547 1563 1579 1695 1611 1627 1643 1675 1691 1707 1723 1739 1755 1771 1787 8 8 1803 1819 1835 1885 1885 1885 1885 1885 1885 1885	1548 1564 1596 1596 1612 1628 1644 1666 1692 1708 1774 1740 1756 1772 1788 C C 1804 1820 1838 1852 1868 1852 1868 1852 1868 1852 1868 1852 1868 1852 1868 1852 1868 1852 1868 1852 1868 1852 1868 1852 1868 1852 1868 1852 1868 1852 1868 1852 1868 1852 1868 1852 1868 1852 1868 1852 1866 1852 1856 1855 1855 1855 1855 1855 1855 1855	1549 1565 1581 1697 1613 1629 1645 1661 1677 1693 1709 1725 1741 1757 1773 1789 D 1805 1821 1835 1869 1885 1869 1885 1901 1917 1933 1949 1965 1981 1997 2013	1550 1566 1582 1598 1614 1630 1646 1678 1694 1710 1726 1746 1746 1746 1747 1758 1774 1790 E 1805 1822 1838 1854 1865 1822 1838 1854 1866 1902 1918 1934 1950 1966 1962 1998 2014	1551 1567 1583 1599 1615 1631 1647 1663 1679 1695 1711 1775 1791 775 1791 775 1791 775 1791 775 1823 1839 1855 1871 1887 1903 1919 1935 1951 1967 1983

			<b></b>													
	0	1	2	3	4	5	6	7.	8	9	A	8	с	D	ε	F
		<u> </u>			<u> </u>			· · ·								<u> </u>
80	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063
81	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079
82	2080	2081	2082	2083	2064	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095
83	2096	2097	2098	2099	2100	2101	2102	2103	2104	2105	2106	2107	2108	2109	2110	2111
84	2112	2113	2114	2115	2116	2117	2118	2119	2120	2121	2122	2123	2124	2125	2126	2127
86	2128	2129	2130	2131	2132	2133	2134	2135	2136	2137	2138	2139	2140	2141	2142	2143
86	2144	2145	2146	2147	2148	2149	2150	2151	2152	2153	2154	2155	2156	2157	2158	2159
87	2160	2161	2162	2163	2164	2165	2166	2167	2168	2169	2170	2171	2172	2173	2174	2175
88	2176	2177	2178	2179	2180	2181	2182	2183	2184	2185	2186	2187	2188	2189	2190	2191
89	2192	2193	2194	2195	2196	2197	2198	2199	2200	2201	2202	2203	2204	2205	2206	2207
8A 88	2208 2224	2209	2210 2226	2211 2227	2212 2228	2213 2229	2214 2230	2215 2231	2216	2217	2218 2234	2219	2220 2236	2221	2222	2223
80	2240	2225	2242	2243	2244	2245	2230	2247	2248	2233	2234	2235 2251	2236	2237 2253	2238 2254	2239 2255
80	2256	2257	2258	2259	2260	2261	2262	2263	2264	2265	2266	2267	2268	2269	2254	2255
8E	2272	2273	2274	2275	2276	2277	2278	2279	2280	2281	2282	2283	2284	2285	2286	2287
8F	2288	2289	2290	2291	2292	2293	2294	2295	2296	2297	2298	2299	2300	2301	2302	2303
	0	1	2	3	4	5	6	7	8	9	A	8	С	D	E	F
90	2304	2305	2306	2307	2308	2309	2310	2311	2312	2313	2314	2315	2316	2317	2318	2319
91	2320	2321	2322	2323	2324	2325	2326	2327	2328	2329	2330	2331	2332	2333	2334	2335
92	2336	2337	2338	2339	2340	2341	2342	2343	2344	2345	2346	2347	2348	2349	2350	2351
93	2352	2353	2354	2355	2356	2357	2358	2359	2360	2361	2362	2363	2364	2365	2366	2367
94	2368	2369	2370	2371	2372	2373	2374	2375	2376	2377	2378	2379	2380	2381	2382	2383
96	2384	2385	2386	2387	2388	2389	2390	2391	2392	2393	2394	2395	2396	2397	2398	2399
96	2400	2401	2402	2403	2404	2405	2406	2407	2408	2409	2410	2411	2412	2413	2414	2415
97	2416	2417	2418	2419	2420	2421	2422	2423	2424	2425	2426	2427	2428	2429	2430	2431
96	2432	2433	2434	2435	2436	2437	2438	2439	2440	2441	2442	2443	2444	2445	2446	2447
90 90	2448	2449	2450	2451	2452	2453	2454	2455	2456	2457	2458	2459	2460	2461	2462	2463
9A -98	2464 2480	2465 2481	2466 2482	2467 2483	2468 2484	2469 2485	2470 2486	2471 2487	2472 2488	2473	2474	2475	2476 2492	2477	2478	2479
90	2496	2497	2498	2499	2500	2501	2502	2503	2466	2489 2505	2490 2506	2491 2507	2492	<sup>2</sup> 2493 2509	2494 2510	2495 2511
90	2512	2513	2514	2515	2516	2517	2518	2519	2520	2505	2500	2507	2508	2509	2576	2511
9E	2528	2529	2530	2531	2532	2533	2534	2535	2536	2537	2538	2523	2540	2525	2542	2527
9 <b>F</b>	2544	2545	2546	2547	2548	2549	2550	2551	2552	2553	2554	2555	2556	2557	2558	2559
	0	1	2	3	4	5	6	7	8	9	<b>A</b>	8	С	D	E	F
AO	2560	2561	2562	2563	2564	2565	2566	2567	2568	2569	2570	2571	2572	2573	2574	2575
A1	2576	2577	2578	2579	2580	2581	2582	2583	2584	2585	2586	2587	2588	2589	2590	2591
A2	2592	2593	2594	2595	2596	2597	2598	2599	2600	2601	2602	2603	2604	2605	2606	2607
A3	2608	2609	2610	2611	2612	2613	2614	2615	2616	2617	2618	2619	2620	2621	2622	2623
A4	2624	2625	2626	2627	2628	2629	2630	2631	2632	2633	2634	2635	2636	2637	2638	2639
A6 A6	2640 2656	2641 2657	2642 2658	2643 2659	2644 2660	2645 2661	2646	2647	2648	2649	2650	2651	2652	2653	2654	2655
A7	2672	2673	2674	2675	2676	2677	2662 2678	2663 2679	2664 2680	2665 2681	2666 2682	2667 2683	2668 2684	2669 2685	2670 2686	2671 2687
AB	2688	2689	2690	2691	2692	2693	2694	2695	2696	2697	2698	2699	2700	2701	2702	2703
A9	2704	2705	2706	2707	2708	2709	2710	2711	2712	2713	2714	2715	2716	2717	2718	2719
AA	2720	2721	2722	2723	2724	2725	2726	2727	2728	2729	2730	2731	2732	2733	2734	2735
AB	2736	2737	2738	2739	2740	2741	2742	2743	2744	2745	2746	2747	2748	2749	2750	2751
AC0	2752	2753	2754	2755	2756	2757	2758	2759	2760	2761	2762	2763	2764	2765	2766	2767
AD0		2769	2770	2771	2772	2773	2774	2775	2778	2777	2778	2779	2780	2781	2782	2783
AEO	2784	2785	2786	2787	2788	2789	2790	2791	2792	2793	27 <del>9</del> 4	2795	2796	2797	2798	2799
AFO	2800	2801	2802	2803	2804	2805	2806	2807	2808	2809	2810	2811	2812	2813	2814	2815
	0	1	2	3	4	5	6	7	8	9	<b>A</b>	8	с	D	E	F
80	2816	2817	2818	2819	2820	2821	2822	2823	2824	2825	2826	2827	2828	2829	2830	2831
81	2832	2833	2834	2835	2836	2837	2838	2839	2840	2841	2842	2843	2844	2845	2846	2847
82	2848	2849	2850	2851	2852	2853	2854	2855	2856	2857	2858	2859	2860	2861	2862	2863
83	2864	2865	2866	2867	2868	2869	2870	2871	2872	2873	2874	2875	2876	2877	2878	2879
84	2880	2881	2882	2883	2884	2885	2886	2887	2888	2889	2890	2891	2892	2893	2894	2895
B5	2896	2897	2898	2899	2900	2901	2902	2903	2904	2905	2906	2907	2908	2909	2910	2911
86	2912	2913	2914	2915	2916	2917	2918	2919	2920	2921	2922	2923	2924	2925	2926	2927
B7	2928	2929	2930	2931	2932	2933	2934	2935	2936	2937	2938	2939	2940	2941	2942	2943
88 89	2944 2960	2945 2961	2946 2962	2947 2963	2948 2964	2949 2965	2950	2951	2952	2953	2954	2955	2956	2957	2958	2959
B9 BA	2960	2961	2962	2963	2964	2965 2981	2966 2982	2967 2983	2968 2984	2969 2985	2970 2986	2971 2097	2972	2973	2974	2975
88	2992	2993	2994	2995	2996	2981	2982 2998	2983 2999	3000	2985 3001	3002	2987 3003	2988 3004	2989 3005	2990 3006	2991 3007
BC	3008	3009	3010	3011	3012	3013	3014	3015	3016	3017	3018	3019	3004	3005	3022	3007
BD	3024	3025	3026	3027	3028	3029	3030	3031	3032	3033	3034	3035	3036	3037	3038	3023
BE	3040	3041	3042	3043	3044	3045	3046	3047	3048	3049	3050	3051	3052	3053	3054	3055
8F	3056	3057	3058	3059	3060	3061	3062	3063	3064	3065	3066	3067	3068	3069	3070	3071
		<u> </u>	h	L	L	L	L	L	h	L	L	L	L	L	L	L

Table C-2. Hexadecimal-Decimal Integer Conversion (Part 3 of 4)

.

.

# SPERRY UNIVAC OS/3 ASSEMBLER

.

# Table C-2. Hexadecimal-Decimal Integer Conversion (Part 4 of 4)

c1       3088       3089       3090       3091       3092       3093       3094       3096       3096       3096       3096       3096       3096       3096       3096       3096       3096       3096       3096       3096       3096       3096       3091       3111       3112       3112       3112       3112       3113       3114       3111       3111       3111       <	ſ											· · · · · · · · · · · · · · · · · · ·			1	· · · · · ·	
c1       3088       3080       3090       3091       3092       3094       3095       3096       3097       3098       3096       3097       3098       3096       3097       3098       3096       3097       3098       3096       3091       3111       3112       3113       3114       3112       3113       3114       3115       3119       31115       3111       3111		0	1	2	3	4	5	6	7	8	9	A	B	С	D	E	F
12       3104       3106       3107       3108       3109       3110       3111       3121       3123       3123       3123       3123       3123       3123       3123       3123       3123       3123       3123       3123       3123       3123       3123       3123       3123       3124       3123       3124       3123       3124       3125       3126       3127       3124       3126       3127       3124       3126       3127       3124       3126       3121       <	1 1	1															3087
C2       3120       3121       3122       3123       3124       3126       3126       3127       3126       3126       3126       3127       3126       3127       3121       <	4 1													-			3103 3119
CS       3152       3154       3154       3154       3154       3154       3164       306       3261       3271       3271       3274       3274       3274       3274       3274       3274       3274       3274       3274       3274       3274       3274       3274       3274       3274       3274       3274       3274       3274       3374       338 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>3135</td></td<>																	3135
Cc       3168       3169       3170       3172       3178       3177       3179       3179       3179       3180       3218       3218       3228       3328       <					r i											1	3151
C7       3184       3186       3186       3186       3186       3196       3194       3194       3194       3196       3194       <										1 1							3167 3183
Ca       3216       3217       3220       3221       3222       3224       3224       3245       3324       3344       334       335       3374       3374       3374       3376       3377       3376       3377       3376       3377       3376       3377       3376       3377       3376       3377       3376       3377       3376       3377       3376       3377       3376       3377       3376       3377       3377       3377 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>3199</td></td<>																	3199
CA       3222       3224       3224       3224       3224       3245       3261       3261       3261       3261       3261       3221       3223       3284       3265       3267       3271       3274       3273       3274       3275       3276       3277       3278       3276       3277       3278       3290       3290       3290       3290       3290       3290       3290       3291       3304       3306       3307       <															(		3215
Ce       3246       3264       3256       3264       3257       3258       3264       3257       3274       3274       3276       3277       3273       3274       3276       3277       3273       3274       3276       3277       3273       3274       3276       3277       3273       3274       3276       3277       3273       3274       3276       3277       3273       3274       3276       3277       3273       3274       3276       3277       3273       3274       3276       3277       3273       3374       3376       3371       3311       3311       3316       3317       3311       3311       3311       3311       3312       3324       3326       3326       3326       3327       3324       3326       3327       3324       3326       3326       3327       3376       3377       3376       3377       3376       3377       3377       3376       3377       3376       3377       3376       3377       3376       3377       3376       3377       3376       3377       3376       3377       3376       3377       3376       3377       3376       3377       3376       3377       3377       3377       <																	3231 3247
CD       2280       3281       3284       2285       3286       3289       3280       3306       3307       3386       <																	3263
CE         2296         2297         3296         2297         3301         3302         3303         3304         3302         3321         3322         3322         3323         3324         3326         3327         3338         3386         3												1			1		3279
CF         3312         3314         3316         3317         3318         3319         3320         3321         3322         3323         3324         3326         3328         3328         3328         3328         3328         3328         3328         3328         3328         3328         3328         3328         3328         3338         3															1		3295 3311
0         1         2         3         4         5         6         7         8         9         A         B         C         D         E           D0         3328         3330         3331         3331         3332         3333         3334         3335         3336         3336         3336         3336         3336         3336         3366         3377         3378         3377         3378         3377         3378         3377         3378         3377         3386         3366         3367         3388         3366         3377         3378         3377         3378         3388         3388         3389         3389         3389         3384         3453         3443         3447         3443         3447         3443         3447         3443         3443         3443         3443         3443         3446         3467         3468         3467<					•											1	3327
D0         332         3331         3332         3333         3334         3335         3336         3337         3338         3339         3341         3342         3           D1         3344         3346         3347         3348         3350         3351         3352         3353         3356         3357         3376         3377         3378         3377         3378         3377         3378         3377         3378         3377         3388         3386         3367         3388         3386         3367         3388         3389         3377         3378         3377         3378         3377         3378         3377         3378         3379         3388         3386         3386         3367         3388         3389         3397         3388         3389         3377         3378         3378         3388         3386         3367         3388         3389         3377         3378         3378         3389         3397         3388         3389         3377         3378         3378         3388         3386         3377         3378         3378         3378         3378         3378         3378         3378         3377         3378         3377													· · · · · · · · · · · · · · · · · · ·				<u> </u>
D1         3344         3346         3347         3348         3350         3351         3352         3356         3356         3356         3357         3371         3372         3371         3372         3371         3372         3371         3372         3371         3371         3372         3373         3380         3381         3382         3381         3382         3381         3384         3386         3386         3387         3388         3381         3331         3445         3446         3461         3441         3442         3433         344         34				2	3	4	5	6		8	9	A .	8	C		<u>۽</u>	F
D2         3360         3361         3362         3363         3364         3367         3370         3377         3372         3373         3373         3374         3375         3377         3377         3374         3360         3361         3316         3317         3316         3317         3316         3317         3316         3315         3316         3315         3316         3316         3316         3317         3316         3															1		3343
D3         3376         3377         3378         3389         3381         3382         3384         3384         3386         3387         3388         3388         3387         3388         3											1						3359 3375
D5         3408         3410         3411         3412         3413         3414         3416         3416         3417         3418         3419         3420         3423         3433         3434         3435         3453         3444         3445         3446         3445         3446         3445         3446         3445         3446         3445         3446         3445         3445         3446         3445         3446         3445         3446         3445         3446         3445         3446         3445         3446         3445         3446         3445         3446         3445         3446         3445         3445         3446         3445         3452         3453         3550         3550         3550         3550         3550         3550         3550         3550         3	03	3376	3377	3378	3379	3380	3381	3382	3383	3384	3385	3386	3387	3388	3389	3390	3391
D6         9424         9425         3426         3427         3428         3429         3430         3431         3432         3433         3434         3435         5435         5435         5435         5435         5435         5435         5435         5435         5435         5435         5435         5435         5445         3446         3443         3454         3446         3446         3446         3446         3446         3															1		3407
D7         3440         3441         3442         3444         3446         3447         3448         3449         3460         3461         3462         3463         3464         3469         3460         3461         3462         3463         3464         3465         3465         3465         3465         3463         3464         3463         3481         3482         3483         3484         3485         3484         3485         3484         3485         3484         3485         3484         3485         3484         3485         3484         3485         3484         3485         3484         3485         3484         3485         3484         3485         3486         3487         3488         3489         3500         3501         3					1						-					1	3423 3439
D9         3472         3473         3473         3476         3477         3478         3479         3440         3481         3483         3484         3485         3486         3561         3512         3513         3514         3544         3544         3544         3544         3544         3544         3546         3561         3662         3660         3661         3622         3623         3664         3666         3660         3661         3622         3626         3664         3666         3667         3566         3666         3607         3608         3604         3604         3606         3606         3601         3611         3612         3613         3614         3614         3614         3614         3614         3644         3644         3644         3644         3	07			3442	3443	3444		3446				1		3452	1		3455
DA         3488         3499         3491         3492         3493         3494         3495         3497         3493         3499         3500         3501         2502           DB         3504         3506         3507         3503         3521         3512         3513         3514         3514         3514         3514         3514         3514         3514         3514         3514         3514         3514         3514         3514         3514         3514         3514         3543         3544         3544         3544         3544         3544         3544         3646         3664         3667         3664         3667         3664         3667         3664         3664         3667         3664         3667         3664         3667         3664         3667         3664         3667         3664         3667         3664         3667         3664         3667         3664         3667         3664         3667 </td <td></td> <td>-</td> <td></td> <td>1</td> <td></td> <td>3471</td>		-													1		3471
DB         3504         3506         3507         3508         3509         3510         3511         3513         3514         3515         3517         3518         3           DC         3520         3521         3523         3524         3525         3526         3527         3528         3530         3531         3531         3531         3531         3531         3531         3531         3531         3531         3531         3531         3533         3534         3533         3534         3533         3534         3531<														-	1		3487 3503
DD         3536         3537         3538         3554         3564         3541         3542         3544         3546         3546         3564         3563         3564         3564         3564         3563         3564         3564         3563         3564         3564         3563         3564         3564         3564         3564         3564         3564         3564         3564         3564         3564         3564         3564         3564         3564         3564         3564         3564         3564         3564         3664         3667         3668         3667         3573         3578         3579         3590         3590         3591         3592         3590         3591         3592         3593         3590         3591         3592         3593         3								-							1		3519
DE         3552         3554         3555         3556         3557         3573         3574         3575         3576         3573         3574         3575         3576         3573         3573         3574         3575         3576         3573         3573         3574         3575         3376         3577         3573         3573         3574         3575         3373         3574         3575         3376         3573         3573         3574         3573         3574         3573         3573         3574         3573         3574         3573         3574         3573         3573         3573         3574         3573         3573         3573         3574         3573         3573         3573         3574         3575         3573         3573         3574         3573         3573         3574         3573         3574         3573         3573         3574         3573         3573         3574         3573         3573         3574         3573         3573         3574         3573         3573         3584         3560         3561         3561         3561         3562         3664         3664         3664         3664         3664         3664         3	1 - 1											1		•	1		3535
DF         3568         3570         3571         3572         3573         3574         3575         3576         3577         3578         3579         3890         3891         3992         3           0         1         2         3         4         5         6         7         8         9         A         B         C         D         E           E0         3584         3585         3586         3587         3588         3589         3500         3591         3592         3593         3504         3595         3566         3597         3588         3588         3522         3633         3611         3611         3611         3611         3611         3613         3614         3644         3644         3644         3644         3644         3644         3644         3644         3644         3644         3644         3645         3666         3657         3658         3656         3657         3658         3656         3657         3658         3656         3657         3675         3776         3776         3776         3776         3776         3776         3776         3776         3776         3776         3776         3776					1				-			1					3551 3567
E0         3584         3585         3586         3587         3588         3589         3690         3691         3592         3593         3594         3595         3596         3597         3598         3           E1         3500         3601         3617         3618         3619         3622         3621         3622         3623         3624         3625         3626         3627         3628         3629         3644         3644         3644         3644         3644         3644         3644         3644         3645         3666         3666         3666         3666         3667         3668         3669         3607         3683         3633         3633         3634         3644         3644         3644         3644         3644         3644         3645         3666         3667         3668         3667         3668         3667         3676         3677         3678         3675         3676         3677         3678         3679         3703         3704         3722         3723         3724         3725         3728         3729         3740         3741         3742         3742         3724         3722         3723         3734         3736															•	1	3583
E0         3584         3585         3586         3587         3588         3589         3690         3591         3592         3593         3594         3595         3596         3597         3598         3           E1         3500         3601         3612         3613         3612         3611         3612         3613         3612         3613         3614         3614         3614         3644         3644         3644         3644         3644         3644         3644         3644         3644         3644         3644         3644         3644         3644         3644         3645         3666         3667         3668         3667         3653         3654         3651         3652         3651         3652         3651         3654         3669         3677         3676         3677         3678         3677         3678         3677         3678         3677         3678         3677         3678         3677         3678         3677         3678         3677         3678         3677         3678         3677         3678         3677         3678         3677         3678         3676         3707         3738         3723         3721         3722	<u> </u>	0	1	2	3	4	5	6	7	8	9		B	<u>с</u>		5	F
E1       3600       3601       3602       3603       3604       3605       3606       3607       3608       3609       3610       3811       3812       3613       3614       3         E2       3616       3817       3618       3619       3620       3621       3622       3624       3625       3626       3627       3628       3629       3644       3645       3666       3677       3673       3704       3707       3708       3709       3700       3701       3772       3773       3738       3734       3724       372																	
E2       3616       3617       2618       3619       3620       3621       3622       3623       3624       3625       3627       3628       3627       3628       3629       3630       3644       3645       3656       3657       3656       3657       3656       3657       3656       3657       3656       3657       3658       3657       3657       3657       3657       3658       3657       3657       3575       3757       373       3724       3723       3724       3725       3726       3727       3728       3729       3740       3741       3744 <t< td=""><td></td><td>- 1</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>ſ</td><td>3599 3615</td></t<>		- 1														ſ	3599 3615
E4       3648       3649       3650       3651       3652       3652       3654       3656       3657       3658       3659       3660       3661       3682       3683       3684       3685       3686       3671       3672       3673       3674       3675       3676       3677       3677       3678       3676       3677       3678       3690       3691       3692       3693       3693       3694       3685       3686       3687       3688       3690       3691       3692       3693       3693       3693       3693       3693       3693       3693       3693       3694       3700       3704       3705       3706       3706       3707       3708       3709       3701       3732       3733       3734       3735       3736       3737       3738       3739       3744       3745       3746       3744       3746       3744       3746       3744       3746       3744       3746       3747       3783       3784       3786       3786       3786       3787       3783       3784       3786       3786       3786       3786       3786       3786       3786       3786       3786       3786       3786       <										1		1					3631
E5         3664         3665         3666         3667         3668         3669         3671         3671         3673         3674         3675         3676         3977         3978         3           E6         3680         3681         3682         3883         3884         3885         3686         3687         3888         3689         3690         3691         3992         3693         3694         3           E7         3896         3697         3698         3699         3700         3701         3702         3703         3704         3705         3706         3707         3708         3799         3710         3711         3712         3713         3714         3713         3713         3732         3733         3734         3735         3736         3737         3738         3739         3740         3741         3742         3725         3758         3756         3757         3758         3756         3757         3758         3756         3757         3758         3759         3750         3771         3777         3773         3773         3773         3773         3773         3773         3773         3773         37738         3799	1 1	- 1													1		3647
E6         3680         3681         3682         3683         3684         3685         3686         3687         3688         3689         3690         3691         3992         3693         3994         3           E8         3712         3713         3714         3716         3717         3718         3701         3702         3703         3704         3705         3706         3707         3708         3709         3710         3         3         3704         3705         3706         3707         3708         3709         3710         3         3         3         3704         3705         3706         3707         3723         3723         3723         3723         3723         3724         3725         3766         3         3744         3745         3766         3757         3758         3756         3757         3758         3759         3         3744         3784         3786         3767         3768         3766         3777         3771         3771         3773         3734         3738         3784         3785         3768         3789         3780         3804         3805         3806         3806         3806         3806         3806 <td></td> <td>1</td> <td></td> <td></td> <td></td> <td>r</td> <td>3663 3679</td>												1				r	3663 3679
E8       3712       3713       3714       3715       3716       3717       3718       3719       3720       3721       3722       3723       3724       3725       3726       372         E9       3728       3729       3730       3731       3732       3733       3734       3735       3736       3737       3738       3739       3740       3741       3742       3742       3741       3742       3741       3742       3744       3745       3744       3745       3756       3756       3757       3758       3756       3757       3758       3756       3757       3758       3756       3757       3758       3758       3756       3757       3758       3758       3758       3768       3768       3768       3769       3701       3772       3773       3773       3773       3773       3773       3773       3773       3778       3779       3778       3779       3778       3779       3774       3784       3786       3786       3786       3787       3788       3789       3901       3801       3802       3804       3805       3806       3806       3806       3806       3806       3806       3806       3																	3895
E9       3728       3729       3730       3731       3732       3733       3734       3735       3736       3737       3738       3739       3740       3741       3742       3         EA       3744       3745       3746       3747       3748       3749       3750       3751       3752       3753       3754       3755       3756       3757       3758       3757       3758       3757       3758       3757       3758       3757       3758       3757       3758       3757       3774       3       3774       3       3757       3778       3777       3778       3777       3778       3779       3778       3779       3780       3781       3782       3783       3784       3786       3786       3787       3788       3789       3790       3       3790       3790       3791       3782       3793       3804       3804       3805       3804       3804       3805       3804       3804       3805       3804       3804       3805       3804       3804       3805       3821       3822       3831       3832       3834       3835       3837       3838       3837       3838       3837       3838																	3711
EA       3744       3745       3746       3747       3748       3749       3750       3751       3752       3753       3754       3755       3756       3757       3758       3757       3758       3757       3758       3757       3758       3757       3758       3757       3758       3757       3758       3757       3758       3757       3771       3772       3773       3774       3         EC       3776       3777       3778       3779       3780       3781       3782       3783       3784       3785       3766       3787       3788       3789       3790       3       3791       3772       3773       3774       375       3798       3799       3800       3801       3802       3803       3804       3806       3806       3806       3806       3806       3806       3806       3806       3822       3833       3834       3834       3836 <td></td> <td></td> <td>-</td> <td>-</td> <td>1</td> <td></td> <td>3727 3743</td>			-	-	1												3727 3743
EC       3776       3777       3778       3779       3780       3781       3782       3783       3784       3785       3786       3787       -3788       3789       3790       3         ED       3792       3793       3794       3795       3796       3797       3798       3799       3800       3801       3802       3803       3804       3805       3806       3806       3806       3806       3806       3806       3806       3806       3806       3806       3806       3806       3806       3806       3806       3806       3806       3807       3838       3833       3834       3835       3836       3837       3838       3838       3837       3838       3837       3838       3837       3838       3837       3838       3837       3838       3833       3834       3835       3836       3837       3838       3837       3838       3833       3834       3835       3836       3837       3838       3837       3838       3837       3838       3837       3838       3833       3848       3849       3860       3861       3862       3866       3867       3868       3867       3868       3867       38	EA																3759
ED         3792         3793         3794         3795         3796         3797         3798         3799         3800         3801         3802         3803         3804         3805         3806         3           EE         3808         3809         3810         3811         3812         3813         3814         3815         3816         3817         3818         3819         3820         3821         3822         3833         3834         3835         3836         3827         3838         3823         3831         3831         3831         3831         3832         3833         3834         3835         3836         3827         3838         3828         3833         3831         3831         3831         3831         3831         3833         3834         3835         3836         3837         3838         3833         3833         3833         3833         3833         3833         3833         3833         3833         3834         3835         3836         3837         3838         3833         3833         3833         3833         3833         3833         3833         3833         3833         3833         3835         38363         3864         3865 <td></td> <td>1</td> <td>3771</td> <td></td> <td></td> <td></td> <td>3775</td>												1	3771				3775
EE         3808         3809         3810         3811         3812         3813         3814         3815         3816         3817         3818         3819         3820         3821         3822         3833         3833         3834         3835         3839         3837         3838         3833         3834         3835         3839         3830         3831         3831         3833         3833         3834         3835         3836         3837         3838         3833         3834         3835         3836         3837         3838         3833         3834         3834         3835         3836         3837         3838         3833         3834         3834         3834         3834         3834         3834         3834         3834         3834         3834         3834         3834         3834         3834         3834         3834         3834         3834         3835         3851         3852         3853         3854         3857         3853         3854         3856         3865         3866         3867         3868         3869         3861         3855         3856         3856         3865         3866         3867         3868         3869         3												1					3791 3807
0         1         2         3         4         5         6         7         8         9         A         B         C         D         E           F0         3840         3841         3842         3843         3844         3845         3846         3847         3948         3849         3860         3851         3852         3853         3854         3           F1         3856         3857         3858         3859         3860         3861         3862         3863         3864         3865         3866         3867         3868         3889         3899         3870         3         3         5         3856         3895         3868         3899         3870         3         5         3         5         3         5         3         5         3         5         3         5         3         5         3         3         3         3         3         3         3         3         3         3         3         5         3         3         3         3         5         3         3         3         3         3         3         3         3         3         3         3	EE																3823
F0         3840         3841         3842         3843         3844         3845         3846         3847         3848         3849         3850         3851         3852         3853         3854         3           F1         3856         3857         3858         3859         3860         3861         3864         3865         3866         3857         3858         3899         3870         3           F2         3872         3873         3874         3875         3876         3877         3878         3879         3880         3881         3882         3883         3884         3885         3886         3887         3883         3884         3885         3886         3881         3882         3883         3884         3885         3886         3887         3883         3884         3885         3886         3887         3880         3890         3890         3905         3906         3907         3908         3909         3910         3911         3912         3913         3914         3915         3916         3917         3918         3933         3934         3934         3944         3945         3944         3945         3946         3947	EF	3824	3825	3826	3827	3828	3829	3830	3831	3832	3833	3834	3835	3836	3837	3838	3839
F1       3856       3857       3858       3859       3860       3861       3862       3863       3864       3865       3866       3867       3888       3869       3870       3         F2       3872       3873       3874       3875       3876       3877       3878       3879       3880       3881       3882       3883       3884       3885       3886       3886       3881       3882       3883       3884       3885       3886       3884       3885       3886       3881       3882       3883       3884       3885       3886       3886       3899       3900       3901       3902       3       3914       3912       3913       3914       3915       3916       3917       3918       3       3924       3925       3926       3927       3923       3931       3931       3931       3931       3932       3933       3934       3       3       3944       3945       3944       3942       3943       3944       3945       3944       3945       3944       3945       3944       3944       3945       3944       3945       3944       3       3944       3945       3946       3947       3948 <t< th=""><th></th><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>A</th><th>8</th><th>С</th><th>D</th><th>E</th><th>F</th></t<>		0	1	2	3	4	5	6	7	8	9	A	8	С	D	E	F
F2       3872       3873       3874       3875       3876       3877       3878       3879       3880       3881       3882       3884       3885       3886       3886       3886       3881       3882       3884       3885       3886       3886       3881       3882       3884       3885       3886       3896       3900       3901       3902       3913       3914       3914       3914       3914       3914       3913       3913       39313       3932       3933	FO	3840	3841	3842	3843	3844	3845	3846	3847	3848	3849	3850	3861	3862	3853	3854	3855
F3         3888         3889         3890         3891         3892         3893         3894         3895         3896         3897         3898         3899         3900         3901         3902         3902         3903         3894         3895         3896         3897         3898         3899         3900         3901         3902         3902         3903         3904         3895         3896         3897         3898         3899         3900         3901         3902         3902         3903         3904         3903         3911         3912         3913         3914         3915         3916         3917         3918         3937         3938         3939         3904         3903         3911         3912         3913         3914         3915         3916         3917         3918         3933         3934         3934         3935         3924         3925         3926         3927         3928         3929         3930         3931         3932         3933         3934         3934         3935         3940         3941         3942         3943         3944         3945         3946         3947         3948         3949         3950         3956         3													3867		•	1	3871
F4         3904         3905         3906         3907         3908         3909         3910         3911         3912         3913         3914         3915         3916         3917         3918         3           F5         3920         3921         3922         3923         3924         3925         3926         3927         .3928         3929         3930         3931         3932         3933         3934         3           F6         3936         3937         3938         3939         3940         3941         3942         3943         3944         3945         3946         3947         3948         3949         3950         3           F7         3952         3953         3954         3956         3957         3958         3959         3960         3961         3962         3963         3964         3965         3966         3         3974         3975         3976         3977         3978         3979         3980         3981         3982         3           F8         3968         3969         3970         3971         3972         3973         3974         3975         3976         3977         3978         3979										•					1		3887 3903
F5         3920         3921         3922         3923         3924         3925         3926         3927         . 3928         3929         3930         3931         3932         3933         3934         3           F6         3936         3937         3938         3939         3940         3941         3942         3943         3944         3945         3946         3947         3948         3949         3950         3           F7         3952         3953         3954         3956         3957         3958         3959         3960         3961         3962         3963         3964         3965         3966         3         3964         3965         3966         3977         3978         3979         3980         3981         3982         3         <												1					3919
F7         3952         3953         3954         3956         3956         3957         3958         3959         3960         3961         3962         3963         3964         3965         3966         3           F8         3968         3969         3970         3971         3972         3973         3974         3975         3976         3977         3978         3979         3980         3981         3982         3		3920	3921	3922	3923	3924	3925	3926	3927	. 3928	3929	3930	3931	3932	3933	3934	3935
F8 3968 3969 3970 3971 3972 3973 3974 3975 3976 3977 3978 3979 3980 3981 3982 3																	3951 3967
F9   3984   3985   3986   3987   3988   3989   3990   3991   3992   3993   3994   3995   3996   3997   3998   3																	3983
		3984	3985	3986	3987	3986	3989	3990			3993	3994	3995				3999
												3	•			r	4015
															1		4047
FD 4048 4049 4050 4051 4052 4053 4054 4055 4056 4057 4058 4059 4060 4061 4082 4	FD	4048	4049	4050	4051	4052	4053	4054	4055	4056	4057	4058	4059	4060	4061		4063
									1								4079 4095
		-000		-002			-000	-000		-000	-1003						

.

#### SPERRY UNIVAC OS/3 ASSEMBLER

Firs	t Digit	Se	Second Digit			Third	Digit		Fourth Digit					
Hex.	Decimal	Hex.	Decin	nel	Hex.	٥	ecimal		Hex.	1	Decimal			
.0	.0000.	.00	.0000	0000	.000	.0000	0000	0000	.0000	.0000	0000	0000		
.1	.0625	.01	,0039	0625	.001	.0002	4414	0625	.0001	.0000	1525	8789		
.2	.1250	.02	.0078	1250	.002	.0004	8828	1250	.0002	.0000	3051	7578		
.3	.1875	.03	.0117	1875	.003	.0007	3242	1875	.0003	.0000	4577	6367		
.4	.2500	.04	.0156	2500	.004	.0009	7656	2500	.0004	.0000	6103	51 5 <b>6</b>		
.5	.3125	.05	.0195	3125	.005	.0012	2070	3125	.0005	.0000	7629	3945		
.6	.3750	.06	.0234	3750	.006	.0014	6486	3750	.0006	.0000	9155	2734		
.7	.4375	.07	.0273	4375	.007	.0017	0898	4375	.0007	.0001	0681	1523		
.8	.5000	.08	.0312	5000	.008	.0019	5312	5000	8000.	.0001	2207	0313		
9	.5625	.09	.0351	5625	.009	.0021	9726	5625	.0009	.0001	3732	9102		
Ā	.6250	.0A	.0390	6250	.00A	.0024	4140	6250	.000A	10001	5258	7891		
.B	.6875	.08	.0429	6875	.008	.0026	8554	6875	.0008	.0001	6784	6680		
.c	.7500	.0C	.0468	7500	.00C	.0029	2968	7500	.000C	.0001	8310	5469		
۵.	.8125	.0D	.0507	8125	.000	.0031	7382	8125	.000D	.0001	9836	4258		
.E	.8750	.0E	.0546	8750	.00E	.0034	1796	8750	.000E	.0002	1362	3047		
.F	.9375	.OF	.0585	9375	.00F	.0036	6210	9375	.000F	.0002	2888	1836		

#### Table C-3. Hexadecimal-Decimal Fraction Conversion

To convert a 4-digit (2-byte) hexadecimal fraction to a decimal fraction, add the values shown in the above table for each of the hexadecimal digits to be converted as illustrated below. The hexadecimal fraction .B5A1 equals the approximate decimal fraction .70948791 from the above table.

<b>.B</b>	from the table equals	.6875
.05	from the table equals	.01953125
.00A	from the table equals	.002441406250
.0001	from the table equals	.000015258789
. <b>B5</b> A1	equals the sum	.709487915039
NOTE:		

All values listed are approximate values.

1						<del></del>			··		·····																		·			1
	01	02	03	04	05	06	07	08	09	<u>0A</u>	OB	00	0D	OE	OF	10	11	12	13	14	15	16	17	18	19	1A	18	10	10	<u>1E</u>	1F	
01	02	03	04	05	06	07	08	09	0A	OB	OC	00	0E	OF	10	11	12	13	14	15	16	17	18	19	1A	18	. 1C	1D	1E	1F	20	01
02	03	04	06	06	07	08	09	04	OB	oc	00	OE	OF	10	. 11	12	13	14	15	16	17	18	19	14	18	10	10	1E	1F	20	21	02
03	04	05	06	07	08	09	OA	08	0C	0D	OE	OF	10	11	12	13	14	15	16	17	18	19	1A	18	10	10	1E	1F	20	21	22	03
04	05	06	07	80	09	A0	0B	OC	0D	0E	OF	10	11	12	13	14	15	16	17	18	19	1A	18	10	10	1E	1F	20	21	22	23	04
05	06	07	80	09	0A	08	00	0D	0E	OF	10	11	12	13	14	15	16	17	18	19	1A	18	10	1D	1E	1F	20	21	22	23	24	05
06	07	80	09	<u>OA</u>	08	00	0D	OE	OF	10	11	12	13	14	15	18	17	18	19	18	18	10	1D	16	1F	20	21	22	23	24	25	06
07	08	09	0A	OB	0C	00	0E	0F	10	11	12	13	14	15	16	17	18	19	18	18	1C	1D	1E	1F	20	21	22	23	24	25	26	07
08	09	0A	OB	OC	0D	OE	OF	10	11	12	13	14	15	16	17	18	19	1A	18	10	10	16	1F	20	21	22	23	24	25	26	27	80
09	0A	OB	0C	OD	0E	OF	10	11	12	13	14	15	16	17	18	19	- 1A	18	10	10	1E	1F	20	21	22	23	24	25	26	27	28	09
0A	08	00	0D	0E	OF	10	11	12	13		15	16	_17_	18	19	1A	18	10	10	16	1F	20	21	22	23	24	25	26	27	28	29	0A
08	OC	00	OE	OF	10	11	12	13	14	15	16	17	18	19	18	18	1C	1D	1E	1F	20	21	22	23	24	25	26	27	28	29	2A	OB
0C	0D	0E	OF	10	11	12	13	14	15	16	17	18	19	1A	18	10	10	18	1F	20	21	22	23	24	25	26	27	28	29	2A	28	<u>0C</u>
0D	OE	OF	10	11	12	13	14	15	16	17	18	19	1A	18	10	10	1E	1F	20	21	22	23	24	25	26	27	28	29	2A	28	2C	0D
0E	OF	10	11	12	13	14	15	16	17	18	19	1A	18	10	10	16	1F	20	21	22	23	24	25	26	27	28	29	2A	28	2C	2D	0E
OF	10	11	12	13	14	15	16	17	18	19	1A	18	10	1D	1E	IF	20	21	22	23	24	25	26	27		29	2A	28	<u>2C</u>	2D	2E	OF
10	11	12	13	14	15	16	17	18	19	1A	18	10	10	1E	1F	20	21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F	10
11	12	13	14	15	16	17	18	19	1A	18	10	10	1E	16	20	21	22	23	24	25	26	27	28	29	2A	28	2C	2D	2E	2F	30	
12	13	14	15	16 .	17	18	19	14	18	10	10	16	1F	20	21	22	23	24	25	26	27	28	29	2A	28	2C ·	2D	2E	2F	30	31	12
13	14	15	16	17	18	19	1A	18	10	10	1E	1F	20	21	22	23	24	25	26	27	28	29	2A	28	20	2D	2E	2F	30	31	32	13
14	16	16	17	18	19	14	18	10	10	1E	1F	20	21	22	23	24	25	26	27	28	29	2A	28	2C	20	2E	2F	30	31	32	33	14
15	16	17	18	19	1A	18	10	10	1E	1F	20		22	23	_24	25	26	27	28	29	2A	2B	2C	2D	2E	2F	30	31	32	33	34	16
16	17	18	19	1A	18	1C	1D	16	1F	20	21	22	23	24	25	26	27	28	29	2A	28	2C	2D	2E	2F	30	31	32	33	34	35	16
17	18	19	1A	18	10	1D	1E	1F	20	21	22	23	24	25	26	27	28	29	2A	28	2C	2D	2E	2F	30	31	32	33	34	35	36	17
18	19	1A	1B	10	10	16	1F	20	21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F	30	31	32	33	34	35	36	37	18
19	14	18	10	1D	16	1F	20	21	22	23	24	25	26	27	28	29	2A	28	2C	2D	2E	2F	30	31	32	33	34	35	36	37	38	19
1A	1B	10	<u>1D</u>	1E	<u>1F</u>	20	21	22	23		25	26	27	28	29	2A	28	2C	2D	2E	2F	30	31	32	33	34	35	36	37	38	39	
18	10	10	1E	1F	20	21	22	23	24	25	26	27	28	29	2A	28	2C	2D	2E	2F	30	31	32	33	34	35	36	37	38	39	3A	18
10	10	1E	1F	20	21	22	23	24	25	26	27	28	29	2A	28	2C	2D	2E	2F	30	31	32	33	34	35	36	37	38	39	3A	38	10
10	1E	1F	20	21	22	23	24	25	26	27	28	29	2A	28	20	2D	2E	2F	30	31	32	33	34	35	36	37	38	39	3A	3B	30	1D
18	1F	20	21	22	23	24	25	26	27	28	29	2A	28	2C	2D	2E	2F	30	31	32	33	34	35	36	37	38	39	3A	38	30	3D	1E
1F	20	21	22	23		26	26			29	2A	2B	<u>2C</u>	<u>2D</u>	2E	2F	30	31	32	33	34	35	36	37	38	39	3A	38	<u> 3C</u>	3D	3E	1F
	1	2	3	4	5	6	7	8	9	A	8	С	D	E	F	10	11	12	13	14	15	16	17	18	19	1A	18	10	1D	16	1F	j –

Table C-4. Hexadecimal Addition and Subtraction Table

UP-8914

SPERRY UNIVAC OS/3 ASSEMBLER

### SPERRY UNIVAC OS/3 ASSEMBLER

-\_\_

Table C5.	Powers	of	16
-----------	--------	----	----

			16 <sup>n</sup>				n
						1	0
						16	1
						256	2
					4	096	3
					65	536	4
				1	048	576	5
				16	777	216	6
				268	435	456	7
			4	294	967	296	8
			68	719	476	736	9
		1	099	511	627	776	10
		17	592	186	044	416	11
		281	474	976	710	656	12
	4	503	599	627	370	496	13
	72	057	594	037	927	936	14
1	152	921	504	606	846	976	15

These powers of 16 are especially useful in determining the value of floating-point numbers.

UP-8914

# SPERRY UNIVAC OS/3 ASSEMBLER

Table C-6. Powers of 2

			1	0	1.0													
			2	1	0.5													
			. 4	2	0.25													
			8	3	0.125													
			9	1	0.125													
						-												
			16	4	0.062	5												
			32	5	0.031	25												
			64	6	0.015	625												
			128	7	0.007	812	5											
				Į	Į													
			256	8	0.003	906	25											
			512	9	0.001	963	125											
		1	024	10	0.000	976	562	5										
		2	048	11	0.000	488	281	25										
		-																
	-	4	096	12	0.000	244	140	625										
		8	192	13	0.000	122	070	312	5									
		16	384	14	0.000	061	035	156	25									
		32	768	15	0.000	030	517	578	125									
		34		1			3.7	374	120									
		65	536	16	0.000	015	258	789	062	5								
		131	072	17	0.000	007	629	394	531	25								
		262	144	18	0.000	003	814	697	265	625								
		524	288	19	0.000	001	907	348	632	812	5							
				1							•							
	1	048	576	20	0.000	000	963	674	316	405	25							
	2	097	152	21	0.000	000	476	837	158	203	125							
	4	194	304	22	0.000	000	238	418	579	101	562	5						
	8	388	608	23	0.000	000	119	209	289	550	781	25						
	16	777	216	24	0.000	000	059	604	644	775	390	875						
	33	554	432	25	0.000	000	029	802	322	387	- 390 695	625 312	-					
													5					
	67	108	864	28	0.000	900	014	901	161	193	847	656	25					
	134	217	728	27	0.000	000	007	450	580	596	923	828	125					
	268	435	456	28	0.000	000	003	725	290	296	461	914	062	5				
	536	870	912	29	0.000	000	001	862	645	149	230	967	031	45				
1	073	741	824	30	0.000	000	000	931	322	574	615	478	515	625				
2	147	483	648	31	0.000	000	000	465	661	287	307	739	257	812	5			
4	294	967	296	32	0.000	000	000	232	830	643	653	989	628	906	25			
8	589	934	592	33	0.000	000	000	116	415	321	826	934	814	463	125	_		
17	179	869	184	34	0.000	000	000	058	207	660	913	467	407	225	562	5		
34	359	738	368	35	0.000	000	000	029	103	830	456	733	703	613	281	25		
68	719	476	736	36	0.000	000	- 000	014	551	915	228	366	861	306	640	625		
137	438	963	472	37	0.000	000	000	007	275	957	514	183	425	903	320	312		
274	877	906	944	38	0.000	000	000	007	637	978							5	
549			888	39		000					807	091	712	961	660	156	25	
246	755	813	000		0.000	000	000	001	818	989	403	545	856	475	830	078	125	
089	511	627	776	40	0.000	000	000	000	909	494	701	772	928	237	915	039	062	

C-9

-

UP-8914

# **FLOATING-POINT MATH**

The floating-point instruction set is added to the instruction repertoire as part of the floating-point control feature. An operation exception results if a floating-point instruction is issued to a processor in which the floating-point control feature has not been installed.

The floating-point instruction set provides for loading, adding, subtracting, comparing, multiplying, dividing, storing, and sign control of short or long format floating-point operands. Four double-word floating-point registers are provided to accommodate storing and loading of results and operands. These registers are numbered 0, 2, 4, and 6. The specification of any other register number results in a specification exception. For long format operands, the entire double-word register is involved in the operation. For short format operands, excluding the product in the *short format multiply* (ME) instruction, only the most significant word of the double-word register is involved in the operations with long and short format operands.

Each operand is treated as a floating-point number consisting of a biased exponent (characteristic) and a signed fraction (mantissa). The biased exponent is expressed in excess-64 binary notation; the fraction is expressed as a hexadecimal number having an arithmetic point to the left of the high-order digit. The quantity expressed by the full floating-point number is the product of the fraction and the number 16 raised to the power of the biased exponent minus 64 (fraction times  $16^{n}$ -64).

A quantity may be represented with the greatest precision by a floating-point number of a given fraction length when the number is in a "normalized" form. A normalized floating-point number has a nonzero, high-order hexadecimal fraction digit.


An exponent overflow exception develops if, in the result of a floating-point instruction, the characteristic of the result exceeds 127 and the fraction of the result is not zero. An exponent underflow exception develops if the characteristic is less than zero and the fraction of the result is not zero. An exponent overflow exception causes a program interruption. An exponent underflow exception causes a program interruption if the exponent underflow mask bit of the current PSW is 1.

A floating-point number having a zero characteristic, a zero fraction, and a positive (zero) sign is said to be a "true zero" number.

The floating-point instructions are available in RR and RX formats. Therefore, at least one of the operands is contained in one of the floating-point registers. The other operand is located in the same or another register or in main storage. Each main storage address may be specified as relative or absolute.

To increase the precision of certain computations, an additional least significant digit, the guard digit, is carried within the hardware in the intermediate result of the following operations: add-normalized, subtract-normalized, add-unnormalized, subtract-unnormalized, compare, halve, and multiply. In the execution of add-normalized, subtract-normalized, add-unnormalized, add-unnormalized, subtract-unnormalized, and compare instructions, when a right shift of the fraction is required to equalize two exponents, the last hexadecimal digit to be shifted out of the least significant digit position of the fraction is saved by the processor hardware as the guard digit. The shifted fraction, including the guard digit, is used in computing the intermediate result. In the halve instruction, the least significant bit position of the fraction is saved as the 15th digit of the fraction of the intermediate product. If the intermediate result is subsequently normalized, the guard digit is shifted left to become part of the normalized fraction.

SHORT FORM FLOATING-POINT NUMBER



#### LONG FORM FLOATING-POINT NUMBER

5		
1	characteristic	mantissa //
9	(exponent)	(fraction) 77
Ľ	1	78 63

#### **Floating-Point Addition**

Floating-point addition consists of exponent equalization and fraction addition. If the exponents are equal, the fractions are added to form an intermediate sum. If the exponents are unequal, the smaller exponent is subtracted from the larger. The difference indicates the number of hexadecimal digit shifts to the right to be performed on the fraction having the smaller exponent. Each hexadecimal digit shift to the right causes the exponent to be increased by 1. After equalization, the fractions are added to form an intermediate sum.

A carry-over digit of the most significant hexadecimal digit position of the intermediate sum causes the intermediate sum to be shifted right one digit position and the exponent to be increased by 1. If an exponent overflow condition occurs, the resultant floating-point number consists of a normalized and correct fraction, a correct sign, and an exponent which is 128 less than the correct value.

Normalization

The intermediate sum is composed of 14 hexadecimal digits, a guard digit, and a possible carry-over digit. If any most significant digits of the intermediate sum are zero, the fraction including the guard digit is shifted left to form a normalized fraction. Vacated least significant digit positions are zero filled, and the exponent is reduced by the number of shifts. If normalization is unnecessary, the guard digit is 1.

#### Exponent Underflow

If normalization causes the exponent to become less than zero, an exponent underflow condition results. If the exponent underflow mask bit (38) of the current program status word (PSW) is 1, the resultant floatingpoint number has a correct and normalized fraction, a correct sign, and an exponent that is 128 more than the current value. If the exponent underflow mask of the current PSW is zero, the result is a true zero.

C-11

C-12

Zero Result

If the intermediate sum, including the guard digit, is zero, a significance exception occurs. If the significance mask bit (39) of the current PSW is 1, the result is not normalized and the exponent remains unchanged. If the significance mask bit of the current PSW is zero and the intermediate sum is zero, the result is made a true zero. Exponent underflow cannot occur for a zero fraction.

Sign

The sign of an arithmetic result is determined algebraically. The sign of a result with a zero fraction is always positive.

# **Floating-Point Division**

Floating-point division consists of exponent subtraction and fraction division. The intermediate quotient exponent is obtained by subtracting the exponents of the two operands and increasing the difference by 64.

Both operands are normalized before division. Consequently, the intermediate quotient is correctly normalized or a right shift of one digit position may be required. The exponent of the intermediate result is increased by 1 if the shift is necessary. All operand 1 ( $r_1$ ) fraction digits are used in forming the quotient, even if the normalized operand 1 fraction is larger than the normalized operand 2 fraction.

If the final quotient exponent exceeds 127, an exponent overflow exception results. The quotient consists of the correct and normalized fraction, a correct sign, and an exponent that is 128 less than the correct value.

If the final quotient exponent is less than zero, an exponent underflow condition exists. If the exponent underflow mask bit of the current PSW is 1, the quotient has a correct and normalized fraction, a correct sign, and an exponent that is 128 greater than the correct value. If the exponent underflow mask bit of the current PSW is zero, the result is made a true zero. Underflow does not apply to the intermediate result or the operands during normalization. An exponent underflow exception causes a program interrupt if the exponent underflow mask bit of the current pSW is 1.

Attempted division by a divisor with a zero fraction leaves the dividend unchanged, and a program exception for floating-point divide occurs. When division of a zero dividend is attempted, the quotient fraction is zero. The quotient sign and exponent are made zero and give a true zero result. No program exceptions occur.

# **Floating-Point Multiplication**

Floating-point multiplication consists of exponent addition and fraction multiplication. The exponent of the intermediate product is obtained by adding the exponents of the two operands and reducing the sum by 64.

Both operands are normalized before multiplication and the intermediate product is normalized after multiplication. The intermediate product fraction is truncated to 14 digits and a guard digit before normalization.

If the exponent of the final product exceeds 127, an exponent overflow condition exists. The resultant floatingpoint number consists of a correct and normalized fraction, a correct sign, and an exponent that is 128 less than the correct value. The overflow condition does not occur for an intermediate product exponent exceeding 127 if the final exponent is brought within range during normalization.

If the final product exponent is less than zero, an exponent underflow condition exists. If the exponent underflow mask bit (38) of the current PSW is 1, the resultant floating-point number has a correct and normalized fraction, a correct sign, and an exponent that is 128 greater than the correct value. If the exponent underflow mask bit of the current PSW is zero, the result is made a true zero. When an underflow characteristic becomes less than zero during normalization before multiplication, an underflow exception is not recognized.

When all digits of the intermediate product are zero, the result is made a true zero.


When the resulting fraction is zero, a program exception for exponent underflow or overflow does not occur.

· · ·

·

# Appendix D. Source Corrections





# GENERAL

The OS/3 assembler supports a source module correction routine. This routine is the same as the one used in the librarian. The correction deck is interchangeable between the assembler and the librarian except the librarian also uses the added COR control statement. The corrections made to the source module are temporary. The corrections are specified by the presence of both the source module input (// $\Delta$ PARAM $\Delta$ IN=module name or the IN=(vol-ser-no, label) for the jproc call), and the correction records in the job control stream. These records must be within the data delimiters (/\$ and /\*). If there are no records between the data delimiters, no source correction is performed.

There are three control statements associated with the correction routine: sequence (SEQ), recycle (REC), and skip (SKI). To make the source module corrections, the actual source record to be inserted is used as the correction card with the same sequence number as the record to be replaced. Insertions are performed by using at least one correction card (always the first card) with a sequence number falling between the sequence numbers of the records between which the insertion is to be made. Any number of unsequenced correction cards may then follow the first sequence card. Deletions are performed by bypassing one or more original source module records in the old data set, thus eliminating them from being written on the new data set. The SKI and REC statements are used for this function.

#### D-2

# PARAM

The PARAM statement specifies the assembler processing options in effect at assembly time and alters the standard default options. If the user does not specify assembler options in the job control stream, the assembler functions as follows:

- Searches only the system source library file (\$Y\$SRC) for any source module or copy code referenced
- Searches only the system macro library file (\$Y\$SRC) for any macro references
- Stores the object module produced in the job run library file (\$Y\$RUN)
- Prints the source code, object code, cross-references, and diagnostic listings

The value of &SYSPARM is equal to a null string. Columns 1 and 2 must contain slashes, followed by at least one blank column, and then PARAM followed by at least one blank column. Multiple options are supported for each option separated by commas. The end of the selected options is indicated by a blank column following the last option. All options selected are printed preceding the assembly listing.

Format:

$$\frac{1}{10}$$

$$\frac{1}{10}$$

$$\int \Delta PARAM \Delta \begin{bmatrix} COPY = \begin{cases} filename 1 \\ (N) \\ SY SSRC \end{cases} \begin{bmatrix} / \{filename2 \\ (N) \\ SY SSRC \end{cases} \end{bmatrix} \\ \begin{bmatrix} IN=modulename \\ [/ \{filename1 \\ (N) \\ SY SMAC \end{bmatrix} \begin{bmatrix} / \{filename2 \\ (N) \\ SY SMAC \end{bmatrix} \end{bmatrix} \\ \begin{bmatrix} ILN = \begin{cases} filename1 \\ (N) \\ SY SMAC \end{bmatrix} \begin{bmatrix} / \{filename2 \\ (N) \\ SY SMAC \end{bmatrix} \end{bmatrix} \\ \begin{bmatrix} ILST = \\ \{([s1] [,s2] [,s3] [,s4])\} \end{bmatrix} \\ \begin{bmatrix} OUT = \\ (N) \\ SY SRUN \end{bmatrix} \end{bmatrix} \\ \begin{bmatrix} OUT = \begin{cases} YES \\ INE \end{bmatrix} \end{bmatrix} \\ \begin{bmatrix} IRO = \begin{cases} YES \\ INE \end{bmatrix} \end{bmatrix} \\ \begin{bmatrix} SYSPAR M = \begin{cases} 'string' \\ rull-string \end{bmatrix} \end{bmatrix}$$

# PARAM

The parameter definitions are as follows:

#### COPY=

Enables up to two files to be identified as source code module libraries or specifies that no files are to be searched for source code modules. If this option is omitted, \$Y\$SRC is assumed and is the only file searched for source code module references. Only source code modules can be copied; the source code must be in the standard format and may not contain any COPY, ICTL, MACRO, PROC, or MEND directives.

#### filename1

Specifies that the file identified as filename1 is searched first for source code modules referenced and, if not found there, then YSRC is searched: filename is any name the user specifies or the system source library. If filename1 = filename2, then COPY = filename1 will generate the same files to be searched as COPY = /filename2, except that, in the first case, the order in which the files are searched is filename1 and then YSRC; whereas, in the 2nd case, the order is YSRC and then filename2.

# filename1/filename2

Specifies that the file identified as filename1 is searched first. Then, the file identified as filename2 is searched for source code modules referenced. When two filenames are specified for this parameter, the \$Y\$SRC file is not searched.

# filename1/(N)

Specifies only the file identified as filename1 is searched for source code modules referenced, as stated above: If filename1 = filename2, then COPY=filename1/(N) is the same as COPY = (N)/filename2, with only one file searched in either case.

#### (N)

Specifies no files, not even YSRC, are searched for source code modules referenced. COPY = (N)/(N) is the same as COPY=(N).

#### IN =

Identifies the name of the source module that is to be assembled and the file in which it resides. If this option is omitted, the source code must be in the control stream.

#### modulename

Specifies the name of the source module and directs the assembler to search the \$Y\$SRC file for the module; modulename is the name of the source module and is up to eight characters.

#### modulename/filename

Specifies the name of the source module and the file in which it resides; filename is any name you supply or the system source library.

LIN=

Enables up to two files to be identified as macro source files or no files to be searched for macro references. If this option is omitted, \$Y\$MAC is assumed and is the only file searched.

#### filename1

Identifies the file that is searched for macro references and, if not found there, then \$Y\$MAC is searched; filename is any name or the name of the system macro library.

#### filename1/filename2

Identifies the two files that are searched for macro references. The file identified as filename1 is searched first, followed by the file identified as filename2. The \$Y\$MAC file is not searched.

#### SPERRY UNIVAC OS/3 ASSEMBLER

# PARAM

# filename1/(N)

Specifies only the file identified as filename1 is searched for macro references.

# (N)

Specifies no files, not even \$Y\$MAC, are searched for macro references.

### LST=

Indicates the type of listing desired. If this option is omitted, source, object, cross-reference, and diagnostic listings are printed.

#### S

A single specification requiring no parentheses.

### ([s<sub>1</sub>]...[,s<sub>4</sub>])

Any s in the series is one of the following:

#### NC

Specifies that cross-reference listings are suppressed.

### ND

Specifies that diagnostic listings are suppressed.

#### NR

Specifies that the cross reference listing is to contain only those symbols that have at least one reference each. If specified with the NC option, that option overrides NR.

# Ν

Specifies that all output listings are suppressed.

# DBG

Specifies a proc or macro debug mode feature within the OS/3 assembler. When the feature is selected, the output listing shows the following:

- Results of the expansion of any proc or macro called within the user program, including any conditional assembly directives processed as the result of the expansion itself. Source coding (constants, directives, and instructions) is listed twice and shows any appropriate substitutions. Any statements causing error diagnostics show the exit line in error.
- A proc or macro that produces error diagnostics at the time it is encoded is listed following the END directive; e.g., system errors. A proc or macro is encoded once, but may be called multiple times.
- If an error is detected at both expansion and encoding time, it appears two or more times. Errors detected only at encoding time appear once following the END directive.
- All lines flagged (regardless of their order or appearance) are shown in the diagnostic summary list. Lines flagged at encoding time may or may not be flagged at expansion time.

When this feature is not selected, any errors detected during proc or macro expansion may not show the exact line in error, but rather the vicinity of the item which is flagged.

# PARAM

# OUT=

Enables the user to specify the file that is to be used to store the object module output by the assembler. If this option is omitted, the object module is generated and stored in \$Y\$RUN, the system-run library.

### filename

Identifies the file that is used as the output file by the assembler; filename is any name or the job run library.

#### (N)

Specifies that no output file is used by the assembler and, thus, no object module is generated.

#### R0 =

Permits the user to optionally flag all base/displacement fields of instructions that yield absolute values less than 4096 ( $1000_{16}$ ). Each statement is flagged with an "ADDRESSABILITY" error message.

#### SYSPARM=

Specifies the equivalent of a global SETC symbol, with the value specified in this option. If this option is omitted, the value of &SYSPARM is a null string.

#### 'string'

Specifies a string of one to eight characters enclosed in apostrophes. An apostrophe within the string is represented by two apostrophes but only counts as one in determining the length of the string.

### **Operational Consideration:**

The value established by SYSPARM is available within the assembly, both outside of and within macro definitions. This parameter is referenced as &SYSPARM within assembly statements. Any error in this specification directs the assembler to ignore the specification, and an appropriate error message is printed on the output printer.

REC

# Function:

Causes the record pointer for the input module to be repositioned back to the first record in the module. In conjunction with the SKI control statement, it allows rearranging of major segments of the input module. When a REC control statement is processed, records are read from the input module up to and including the record whose sequence number matches the sequence number in the REC control statement field. Then, the record pointer for the input module is reset to the first record in the module. If the sequence field of the REC control statement is blank, repositioning of the record pointer takes place immediately.

# Format:

			73 SEQUENCE
ignor	ed REC	unused	[last-sequence-no.]

### Parameters:

# last-sequence no.

One to eight alphanumeric characters identifying the sequence number of the last input record to be read from the input module.

If omitted, the repositioning function takes place immediately.

# NOTES:

- 1. Records are replaced one at a time by writing a source statement with a sequence number matching the sequence number of the record to be replaced.
- 2. Records are inserted by writing source correction statements with sequence numbers that fall between the sequence numbers of the input records between which insertion is to take place. Blank sequence fields cause an insertion to take place immediately.



# SEQ

#### Function:

Specifies the starting position and the length of the sequence field. If the sequence field is omitted, column 73 is assumed to be the first column of the sequence field, which continues to the maximum of eight characters.

Format:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND	73 SEQUENCE
unused	SEQ	$ \begin{array}{c}                                     $	

#### Parameters:

# column position

Specifies the first column position in the source record where the sequence field begins.

If omitted, column 73 is assumed to be the first column of the sequence field.

#### content

One- to eight-character value. The length of this value determines the length of the sequence field.

#### NOTES:

1. Card column 1 must be blank if the sequence field does not start in card column 1.

2. The SEQ card always is the first card in the correction routine.

.

# SKI

### Function:

Allows one or more original input module records to be bypassed. Records are read from the input module until a sequence number is detected that matches the sequence number of the SKI command. The skip operation is started and continues until a sequence number that matches the operand field of the SKI command is detected. If the sequence field of the skip command is blank, the function is started immediately.

#### Format:

-	LABEL	$\triangle$ OPERATION $\triangle$	OPERAND	73 SEQUENCE
	ignored	SKI	last-sequence-no.	[starting-sequence-no.]

#### Parameters:

#### last-sequence-no.

One to eight alphanumeric characters identifying the sequence number of the last input module record to be bypassed.

#### starting-sequence-no.

One to eight alphanumeric characters identifying the sequence number of the first source module record to be bypassed.

If omitted, the skip operation is started immediately, starting with the input module record that immediately follows the last record operated on.

Appendix E. System Variable Symbols

.

System variable symbols automatically generate values or character strings at assembly time. There are seven system variable symbols: &SYSECT, &SYSLIST, &SYSNDX, &SYSDATE, &SYSTIME, &SYSJDATE, and &SYSPARM. The following paragraphs contain the functions of each system variable symbol.

&SYSECT is a system variable symbol used to represent the name of the control section containing a macroinstruction.

&SYSECT is assigned a value for each inner and outer macroinstruction processed by the assembler. This value is the name of the control section containing the macroinstruction. If &SYSECT is referenced in a macro definition, its substituted value is the name of the last CSECT, DSECT, or START directive that occurred prior to the macroinstruction. If a named CSECT, DSECT, or START directive did not appear prior to the macroinstruction, &SYSECT is assigned a null character value during the processing of the macro definition called by the macro call instruction.

Any CSECT or DSECT directives processed within a macro definition affect the value of &SYSECT for any subsequent inner macroinstructions in the definition and for any outer and inner macroinstructions that occur outside the current nest of macro definitions. However, the value of &SYSECT remains constant during the processing of a given macroinstruction, and it is not affected by CSECT or DSECT directives or inner macroinstructions occurring in that macro definition.

#### &SYSLIST is a system variable symbol.

Within a macro definition in macro format, each positional parameter may be referenced by a name; however, each positional parameter need not be named in the macro prototype statement and may be referenced in terms of its position within the macroinstruction operand field by writing the system variable symbol &SYSLIST followed by an expression in parentheses. The value of the expression identifies the position of the parameter in the operand field. The expression may be a SETA symbol or a self-defining term. Therefore, if a macro definition prototype statement has the operand field:

#### &A,&B,&C

the first positional parameter is referenced either as &A or &SYSLIST(1), the second is referenced either as &B or &SYSLIST(2), and the third positional parameter is either &C or &SYSLIST(3), and so on. This capability, which is used to index through the positional parameters, treats each parameter in the same way.

A null character string is generated in place of &SYSLIST(m) if m is zero or greater than the number of positional parameters supplied in the macroinstruction.

The system variable &SYSLIST may not be used in a mixed-mode (positional and keyword parameters included) macro definition.

&SYSNDX is a system variable symbol.

The assembler maintains a counter that is incremented by 1 each time the assembler encounters a macroinstruction. The value of this counter within the first macro is 1. The current value of this counter is supplied as the 4-digit character value of the system variable symbol &SYSNDX each time a macroinstruction is encountered. A macro definition that defines labels within the code it generates and that may be called more than once in a single assembly generally creates duplicate definitions of the same label. To avoid this problem, the system variable symbol &SYSNDX may be used as a suffix on the labels defined by the macro definition, so that each time the macro definition is called, it will define a different set of labels.

&SYSDATE is a system variable symbol, which can be referenced in the user program text or within a macro definition to generate the date the user program is assembled, the date is produced in the user assembly listing as a character string representing the month, day, and year (mm/dd/yy) the program was assembled. If the user:

- 1. assembles a program;
- 2. stores it in a library; and
- 3. retrieves the assembled program for execution at a later date -

any &SYSDATE reference in the user program references the original assembly date, not the current date when the user program is executed.

The user specifies &SYSDATE as either an operand in a source code statement, which defines a constant (DC), or an operand field literal.

Example:

LABEL 1		16	OPERAND	Δ
111181	•			
_ <u></u>	<u>•                                    </u>		<u></u>	
		<u></u>		
ASMDAILE	Dau	<u></u>	& SYSDATE?	<u> </u>
		_ <u>_</u>	<u></u>	<u></u>

When this line of source code is assembled, the object code contains the current date.

The user can also use the &SYSDATE system variable symbol as a literal.

Example:

LILLE	
	•••••••••••••••••••••••••••••••••••••••
	MVC. BUF, CI'&SYSIDATE'

When this line of source code is executed, the assembly date is moved into a main storage area called BUF.

&SYSTIME is a system variable symbol, which can be referenced either in the user program text or within a macro definition, to generate the time of day the user program is assembled. The date is produced in the user assembly listing as a character string representing the hour, minute, and second (hh.mm.ss) the assembly was run. If the user:

- 1. assembles a program;
- 2. stores it in a library; and
- 3. retrieves the assembled program for execution at another time -

any &SYSTIME reference in the user program references the original assembly time, not the current time of execution.

The user specifies &SYSTIME as either an operand in a source code statement, which defines a constant (DC), or an operand field literal.

Example:

LABEL	AOPERATION	<sup>1</sup>	OPERAND	Δ
<u> </u>	•			
	·		<u> </u>	
	•			
ASMILIME	DIC	C' 8	&SYGTIME'	

When this line of source code is assembled, the object code contains the current time.

The user can also use the &SYSTIME system variable symbol as a literal.

Example:

	<u>   </u>
MIVC	BUF, FIC' & SYIST, IME ?

When this line of source code is executed, the assembly time is moved into a main storage area called BUF.

&SYSJDATE is a system variable symbol, which can be referenced either in the user program text or within a macro definition, to generate the Julian date when the user program is assembled. The date is produced in the user assembly listing as a character string representing the month, day, year, and Julian value — day of the year (mmddyjjj) the assembly was run. If the user:

1. assembles a program;

2. stores it in a library; and

3. retrieves the assembled program for execution at another time -

any &SYSJDATE reference in the user program references the Julian date of the original assembly.

The user specifies &SYSJDATE as either an operand in a source code statement, which defines a constant (DC), or an operand field literal.

#### SPERRY UNIVAC OS/3 ASSEMBLER

Example:

LABEL 1		<sup>1</sup>	OPERAND	Δ
	• • • •			
	•			
JULDAITE	DC	C	BSYSJDATE	
				<u> </u>

When this line of source code is assembled, the object code contains the Julian date.

The &SYSJDATE system variable symbol can also be used as a literal.

#### Example:

Linker		L
	•, , ,	
	MV.C.	BUF ,= C' & JYSJ DATE ?.

When this line of source code is executed, the Julian date is moved into a main storage area called BUF.

&SYSPARM is a system variable symnbol, which can be referenced either in the user program text or within a macro definition, to generate an 8-byte null character string at assembly time. The string is initially null but can be varied by using the PARAM statement (Appendix D) as follows:

LABEL	$\Delta$ OPERATION $\Delta$	OPERAND
//∆PARAM∆	SYSPARM='string'	

By using the PARAM statement, the user can specify a string of up to eight characters, enclosed in apostrophes. Once the user has altered the value of &SYSPARM, any references to &SYSPARM produces the character string specified in the PARAM statement, not a null character string.

To reference the &SYSPARM system variable symbol, the user specifies &SYSPARM as either an operand in a source code statement, which defines a constant (DC), or an operand field literal.

Example:

	•		t.			4	. 1	1	L	1	ı	ı		1	1.		1	. 1.		l		 	1	1		1	L.	. 1	4-
	•		1			-		Ĺ	L		L	- 	1		. <b>.</b>		L		1	1		 		1		1	1	. 1	
	•1	1			1		. 1		L	1	•		1	-	-		1		1	1		 1	. 1	-1	1				
N.U.LSTIRNG	Dic	1	1		<b>C</b> ,'		5	5,7	19	P	A	R	Mʻ	,	- - 1	1	L		1	1	1	 1	1	1	1	1	1		


When this line of source code is assembled, the object code contains an 8-byte null character string.

The user can also use the &SYSPARM system variable symbol as a literal.

Example:

1.	LABEL		<u>16</u>					OPI	ER	AN	D													Δ	,					
4		•		<u> </u>		1	1 1			1	<u>ا</u>		1	I	1	1	1	 1		L	1					_			1	1
		• • • • • • •		1	1.1	1_	L I	_1	1	1	L	L_1	1	1		_1	1	 1		1	1		1	1	_	L	1	 _1	1	1
	1.1.1.1.1	•			I	1	1 1	1		1	1		_ 1	1	1			 1		L	1	1	•	1				,	1	1
	<u>l.</u>	MIVC.	B	uF	توا	°IC	1	65	٤Y	6	ίP	A	R	1	,			 1	_		1	L	1	1	_	L	<u>ب</u>	 _ <b>_</b> _		L_

If the user does not precede this source code statement with a PARAM statement when this line of source code is executed, an 8-byte null character string is moved into a main storage area called BUF.



.

. .

Appendix F. Attribute References

The assembler assigns certain attributes to symbols and macro call operands that the user may refer to in conditional assembly statements. These attributes are: type (T), length (L), scale (S), integer (I), count (K), and number (N).

The user can specify attributes in conditional assembly statements to control logic, which (in turn) can control the sequence and contents of the inline expansion code generated from model statements. Each kind of attribute has a specific purpose, which determines when it can be used.

Format:

LABEL	$\Delta$ OPERATION $\Delta$		OPERAND	
[symbol]	conditional assembly operation code	$ \begin{pmatrix} T \\ L \\ S \\ S \\ I \\ K \\ N \end{pmatrix} $	{symbol {&symbol}	

The attribute notation (T, L, S, I, K, or N) denotes which attribute of a symbol or parameter the user is using. The symbol or parameter is a reference to the data or field that possesses the attribute. The operation code must be a conditional assembly operation code except when the length attribute is being used.

The origin of an attribute value is always either a symbol or parameter. Table F—1 gives the restrictions for using a symbol or parameter as the reference to obtain a particular data attribute. Whether a symbol or parameter can be used in an attribute reference depends on where the reference is made. If an attribute reference is made in macro source code (from inside a macro definition), a symbol may be referenced for any data attribute except K or N. A symbol cannot be used in a count or number attribute reference in macro source code because when K or N is used inside a macro definition the only data that can be referenced is an operand field in the macroinstruction call. To reference an operand field to obtain the K or N attribute, a symbolic parameter or &SYSLIST can be used; this also applies to the T, L, S, and I attribute references when in macro source code. The user can get all but K or N attributes of a symbol in program source code, along with all of the other attributes, by using the symbol in the attribute reference. Macroinstruction operands cannot be referenced from program source code. However, a SET symbol and the system variable listed in Table F—1 can be used in an attribute reference in the system variable is program source code. However, a SET symbol and the system variable listed in Table F—1 can be used in an attribute reference in a attribute reference in a attribute reference in a symbol in the attribute reference.

#### SPERRY UNIVAC OS/3 ASSEMBLER

	ATTRIBUTE					DEFENSE						
T	L	S	1	к	N	REFERENCE	LOCATION					
$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			Symbol						
$\checkmark$				$\checkmark$		Set Symbol						
$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	Symbolic Parameter	Macro					
$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	&SYSLIST	Source Code					
$\checkmark$				. √		&SYSNDX, &SYSPARM, &SYSJDATE, &SYSECT, and &SYSTIME						
$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			Symbol	_					
$\checkmark$				$\checkmark$	1	SET Symbol	Program Source					
$\checkmark$				$\checkmark$		&SYSPARM, &SYSDATE, &SYSJDATE, and &SYSTIME	Code					

#### Table F-1, Valid Attribute Reference Applications

There are two requirements that must be met before using symbols in attribute references. First, the symbol must appear either in the operand field of an EXTRN directive used outside of a macro, or in the label field of at least one assembler directive or instruction outside a macro. Second, there must not be any variable symbol in the source line in whose label field the symbol appears. In regards to the call operand attributes, the user must abide by the following criteria; the same as previously mentioned, with the addition that the operand must be a symbol and it may not be one generated by variable symbol replacement. The attributes of the operand are really the attributes of the symbol itself. A nested call operand may be a symbolic parameter whose attributes are then the same as the corresponding outer operand. The user can not use a length attribute if the type attribute is J, M, N, O, T, or U.

Since a call operand may be a sublist, the user can also refer to attributes of a sublist or each individual parameter in the sublist. When the user refers to these attributes, they will be assigned the same value as the first parameter in the sublist.

The user can refer to attributes on conditional directives both inside and outside of macros. Symbols that appear in the label field of instructions generated by a macro are not assigned attributes.

# **Type Attributes**

The user can use the type attribute to test for the characteristic of the operand or symbol. This is done by writing a T' followed by the symbol or symbolic parameter to be tested. This can also be used in SETC directive operand fields or as character expressions in SETB and AIF directive operand fields. Table F-2 summarizes the type attributes and the circumstances under which they are produced.

# Table F—2. Attributes of Symbols (Part 1 of 2)

Туре	Symbol Definition	Length Specification	Alignment
A	Type A address constant	Implied	Full word
8	Binary constant	Implied or explicit	Not applicable
С	Character constant	Implied or explicit	Not applicable
D	Double-word floating-point constant	Implied	Double word
E	Full-word floating-point constant	Implied	Full word
F	Full-word fixed-point constant	Implied	Full word
G	Fixed-point constant	Explicit	Not applicable
н	Half-word fixed-point. constant	Implied	Half word
1	Machine instruction	Implied	Half-word
L	Control section name	Not applicable	Double word
ĸ	Floating-point constant	Explicit	Not applicable
M	Macroinstruction	Not applicable	Not applicable
N (1)	Self-defining term	Not applicable	Not applicable
0 (1)	Omitted operand	Not applicable	Not applicable
Ρ	Packed decimal constant	Implied or explicit	Not applicable
R	Unaligned address constant (A, S, V, or Y)	Explicit	Not applicable
S	Type S address constant	Implied	Half word
т	External symbol	Not applicable	Not applicable
U (2)	Type not available	Not applicable	Not applicable

Туре	Symbol Definition	Length Specification	Alignment
v	Type V address constant	Implied	Full word
w	CCW statement	Implied	Double word
×	Hexadecimal constant	Explicit or implied	Not applicație
Y	Type Y address constant	Implied	Half word
Z	Zoned decimal constant	Explicit or implied	Not applicable

#### Table F-2. Attributes of Symbols (Part 2 of 2)

NOTE:

(1) This attribute is produced only for macroinstruction operands.

(2) Type cannot be assigned. It is produced for inner and outer macroinstruction operands that cannot be assigned any other attribute, as well as for literals appearing as macroinstruction operands, symbols appearing in the label field of LTORG, ORG, or EQU directives, symbols appearing more than once in a source statement label field, and symbols appearing in the label field of DC or DS directives containing expression or variable symbols in the modifier subfields. The latter is true even if the modifier subfield expression consists solely of self-defining terms.

# Length Attributes

The user can reference the length attribute by writing an L' followed by the symbol or parameter whose attribute the user wants. The length attribute has a numeric value, which refers to the number of bytes assigned by the assembler to a data field. If the length attribute value is required for conditional (preassembly) processing, the symbol specified in the attribute reference must appear in the label field of a statement in open source code. The operand field of that statement must contain a self-defining term.

The length modifier or length field must not be coded as a multiterm expression because the assembler does not evaluate this expression until assembly time.

When the length attribute is used in conditional assembly statements, it can be specified only within an expression. Examples: L'&P(4), L'&VARY(1,2), L'&SYSLIST(5).

When a length attribute reference is specified in open source code, it is not available for use in conditional assembly statements.

F-4

LABEL 1	∆OPERATION∆ 10	OPERAND 16	Δ
	LICAC	8.A. 8.B.	
8ALLILLL	SETC	E LILLILLILLI	1
BB	SETG		1
	MVC.	&A. (8 B&A) X	1

An L' cannot be generated directly by a macro or proc. It can be done indirectly as follows:

After generation, this would result in

#### MVC Z(LZ),X

#### **Scale Attributes**

The user can reference scale attributes of variable symbols by coding an S' followed by the desired symbol. Scaling attributes are available only for labels of statements defining fixed-point or floating-point constants. This restricts them to H, F, D, E, P type Z, type K, and type G constants in the OS/3 assembler. The scaling attribute is the value the user has assigned for the scale modifier of a fixed-point or floating-point constant. This modifier is an integer used to assign a number of bits in an unnormalized constant for the fractional portion of the constant. For example, the scale modifier of a DC statement such as HF8'—19.788' would be 8, since it is specifying eight bits for the fractional part of the number. For decimal constants, the scaling attribute is the number of decimal digits to the right of the decimal point.

#### Integer Attributes

An integer attribute can be written with an I' followed by the symbol the user wishes. An integer attribute is computed from length and scaling attributes and is thus also applicable only to a symbol that is the label of a statement defining fixed-point or floating-point constants (F, H, D, E, P, type Z, type K, and type G). A fixed-point integer attribute is equal to eight times the length attribute, minus the scaling attribute, minus 1 (1'=8\* L-S'-1). For floating-point, the user obtains the integer attribute by subtracting 1 from the length attribute, multiplying by 2, and subtracting the scaling attribute (I'=2\*(L'-1)-S').

A half-word, fixed-point constant (H) would have a length attribute of 2 (L'=2) and a scale attribute specified as 4 (S'=4). Therefore, the integer attribute would be (8x2)—8—1=7. A full-word, fixed-point constant would have a length of 4 (L'=4) and a scale attribute specified here as 12 (S'=12). The integer attribute, in this case, would be (8x4)—12—1=19.

Since E is a floating-point full word, its length attribute is 4 (L'=4). The scale attribute is specified to be 3 (S'=3). Thus, the integer attribute is 2(4-1-3=3). When we have a floating-point, double-word constant (D), its length attribute is 8 (L'=8). The scale attribute is shown to be 6. The integer attribute can then be computed as 2(8-1)-6=8. For decimal constants, the integer attribute is the number of decimal digits to the left of the decimal point.

# **Count Attributes**

The user can use the count attribute of a call operand to reference the number of characters in the operand, excluding commas. This attribute is determined after substitution of any variable symbols; that is, it uses the replacement characters rather than the variable symbol to determine the count attribute. The count attribute can be used in SETA or DO operand fields, and in relational expressions of SETB and AIF operands that are within a macro.

If the operand selected is a sublist, the count attribute will include the parentheses and commas within the sublist.

# **Number Attributes**

For call operands, the user can also reference the number of operands in an operand sublist. The number attribute can be referenced by writing an N' followed by the symbol or parameter whose attribute is wanted. This number is equal to 1 plus the number of commas separating or indicating the omission of operands in the sublist. This attribute is available in SETA, DO, SETB, or AIF directives.

If an operand is not a sublist, the number attribute is 1. If an operand is omitted, its value is 0.

Example:

LABEL 1	AOPERATIONA 10	OPERAND	Δ	COMMENTS
	PIROC.	&PARAM, 1. 1	ا فا الما فالما فا الما فالما فالم	
DATITIR	NAME			
*DISPILAY	ATTRI	BUTES OF MACRO	INSTRUCTION OPE	RAND
.* THIS	COMMENT	I IS NOT GENER		
Lunu	LCLA	839, 810, & KO, &	NO BLO ILIIII	<u> </u>
<u></u>	LCLC.	8.TQ		. Land a substant a diata a
SID . L.	BETA	I'SPARAM (11)		
RSQ	SETA.	S'&PARAM(11)		
&KQ	SETA	K'&PARAM(11)		
&NG . L.	SETA.	N' & PARAM (11)		<u> </u>
8LQ . I.	SETA.	L'SPARAM(11)	<u> </u>	<u>، ، ، ، ، ، ، ، ، ، ، ، ، ، ، ، ، ، ، </u>
8TQ	SETC	T. SPARAM(11)		والمتعالية والمتقار والمتعاوية
	DC.	C'&PARAM(II).	THIS IS THE OPER	AND
L. L. L.	DC.	Y (840)	LENGTH ATTRIBUTE	OF PARAM
	DC.	Y. (&KQ)	COUNT ANTRIBUTE	OF PARAM
	DC	Y. (210).	INTEGER ATTRIBUT	E OF PARAM I
	DC.	Y.(85Q)	SCALE ANTRIBUTE	OF PARAM
<u> <u> </u></u>	DC.	M.(.&NQ),	NUMBER OF OPERAN	ds in sublist .
	DC.	C'&TQ'	TYPE ATTRIBUTE C	FI PARAM
A CALLER	END ,			L. L



•

## A

#### absolute expression

An expression whose value is unchanged by program relocation. The absolute expression can be an absolute term or any combination of absolute terms. Arithmetic operators are permitted between absolute terms.

Examples of absolute terms are: a symbol that has an absolute value, a self-defining term, or a length attribute reference.

Relocatable terms alone or relocatable terms in combination with absolute terms can be contained within an absolute expression. This type of absolute expression requires that each relocatable term be paired with another relocatable term that has the opposite sign and the same relocatability attribute. The paired terms need not be contiguous.

The effect of relocation is canceled by the pairing of relocatable terms with the same relocatable attribute and opposite signs. The absolute expression is thereby reduced to a single absolute value.

The following are absolute expressions:

A A+A--A A---A+A+A R+A---R R---R+A (R---R)\*A A\*A

where:

Α

is an absolute term.

R

ls a relocatable term.

```
advance listing (EJECT)
Controlled by the EJECT directive.
```

#### arithmetic operators

The symbols +,-,\*,/,//,\*/. The intrinsic meanings of +,-,\*, and / are the usual ones; that is, + indicates addition, - indicates subtraction, \* indicates multiplication, and / indicates division.

The operator // denotes a covered quotient where A//B is equivalent to (A+B-1)/B. A covered quotient is equal to regular binary division except that, if there is a remainder, a 1 is added to the regular quotient.

The operator \*/ denotes a binary shift left or right.  $A^*/B$  indicates a left shift and is equivalent to  $A^*2B$ .  $A^*/(-B)$  indicates a right shift and is equivalent to A/2B.

## С

#### character expression

A character string, a character substring, or a concatenation of strings or substrings. The maximum length of a character expression is 127 characters. Character expressions are used as operands of SET and SETC statements and as terms in a SETB relational expression.

A character string is at least one of the 256 valid characters enclosed by apostrophes. A character string, unlike a character self-defining term, is not converted and treated as a binary value. The value of a character string is determined by its length. Any character string is greater in value than any shorter character string. Rules for writing character strings are:

- Two apostrophes must be written within a character string to represent one apostrophe. The two apostrophes are replaced by a single apostrophe when the string is printed.
- Two ampersands must be written within a character string to represent one ampersand. Both ampersands are retained as part of the character string. A single ampersand within the character string is interpreted as the first character of a variable symbol.

A character substring is a valid character string followed by two arithmetic expressions separated by a comma and enclosed in parentheses. The format is:

character string (e1,e2)

where:

81

Specifies the leftmost character of the original character string to be included in the substring.

**e**2

Specifies the number of characters to be in the substring.

The expressions  $e_1$  and  $e_2$  must be valid SETA expressions. If there are fewer characters (than the number specified by  $e_2$ ) remaining after character number  $e_1$  in the string, the resultant substring is shortened to include only valid characters of the original string. A null character string results if  $e_1$  is greater than the number of characters in the original string.

#### character set

The overall character set of the assembler. This set is divided into the following classes:

Alphabetic set:

Alphabetic characters: the uppercase letters A through Z

Special letters: ? \$ # @

Numeric characters: 0 through 9

Special characters :  $+ - * / , = \Delta$  (blank) () . & '><

#### comments statement

A statement that, when written within a source code statement, causes the assembler to generata comments on the output listing. This type of comments statement is written with an asterisk in column 1 of the assembler coding form followed by the comment. To continue a comment on the following line, column 72 must contain X.

A special form of the comments statement is also available for use within macro definitions. This form is used to include comments in a macro definition that are not to be generated in the output listing. This type is written with a period in column 1 of the assembler coding form, followed by an asterisk (\*) in column 2, followed by the comment.

Neither form of comments statement may be created by substitution for variable symbols. Substitution for variable symbols is not performed on comment lines.

Three statements are available for listing comments, error messages, or internal references. The PNOTE message statement may be used in either a macro definition or at the source code level. The MNOTE message statement may be used only in a macro definition. If either of these statements is generated by a macro definition, the statement will be printed, even if the NOGEN option of the PRINT statement is in effect. The comments statement may be used in macro definition form or in source code level form.

#### common storage definition

A common storage area for two or more separately assembled routines.

#### complex relocatable expressions

An expression that contains either 2 to 16 unpaired relocatable terms or a negative relocatable term in addition to any absolute or paired relocatable terms.

A complex relocatable expression may be written only in the operand field of either an A-type or Y-type address constant.

Some complex relocatable expressions are:

A---R ---R/I A----R+R---R

where:

A .

is an absolute term.

R

is a relocatable term.

#### concatenation

The joining together of:

- two character strings;
- two character substrings; or
- a character string and a character substring.

A period designates concatenation into a single string of characters. When a substring is to be concatenated with a following character string, the period may be omitted and concatenation is assumed.

#### conditional assembly

Statements used by the programmer to direct the assembler to:

- exclude lines of code from the assembler output;
- include a set of lines more than once in the assembly output; or
- establish and alter values to determine whether a set of lines should be included in the output listing.

Conditional assembly statements are used to control the pattern of coding generated within a macro definition and to define and assign values to set symbols that can be used to vary parts of generated statements.

#### conditional branch (AIF)

The statement that conditionally alters the sequence of source statement processing.

#### control section identification (CSECT)

The directive that indicates to the assembler the initiation or continuation of a control section.

## D

#### define branch destination (ANOP)

The statement that facilitates branching by supplying a symbol in its label field.

#### define end of range (ENDO)

The statement used to indicate the end of the range of a DO statement.

#### define start of range (DO)

The statement that defines the starting point of the code and the number of times it is to be generated.

#### diagnostic listing

A listing of error statements. The diagnostic listing follows the assembly listing and contains a detailed accounting of any errors that occurred in the assembly. The listing contains the line number of the statement in which the error occurred, the error code, and a message indicating the cause of the error. The messages are listed in the order in which they occurred. A diagnostic listing is optional and can be suppressed by using the PARAM statement with the LST=ND option in its operand field. The PARAM statement also provides the LST=DBG option for debugging a macro definition.

When a macro definition is retrieved from a library, the END statement is flagged if an error occurs during macro expansion. To obtain a diagnostic listing of the macro statement containing the error, the user must use the LST=DBG option. If the macro definition is part of the source program, actual source statements are flagged if they contain errors. Each error is then listed in the diagnostic listing.

#### dummy control section identification (DSECT)

The directive that indicates to the assembler the areas defined in other modules.



#### expression

One or more terms connected by operators. A leading minus sign is allowed to produce the negative of the first term. Each term in the expression may be either a relocatable term or an absolute term. A term is absolute if its value is not changed by program relocation. A term is a relocatable term if its value is changed by program relocatable terms may be considered to be paired if they have opposite signs and have the same relocatibility attribute (that is, appear in the same control section).

Evaluation of expressions obeys the following rules:


- Multiplication and division of a relocatable term by an absolute 1 or multiplication of an absolute 1 by a relocatable term produces a relocatable term.
- Multiplication of any term by absolute 0 yields absolute 0 as a result.
- If a relocatable term enters any multiply or divide operation other than the above, an error flag is given and the result is treated as absolute.
- The number of unpaired relocatable terms at any point in the evaluation must not exceed 16.
- Intermediate results of the expression evaluation are full 32-bit values; however, the final result is the truncated rightmost 24 bits.


Three types of expressions — absolute, relocatable, and complex relocatable — obtain various characteristics from the term or terms that compose them.

#### fixed-point number

F

A number represented in one of three fixed-length binary formats composed of a single positive or negative sign bit followed by a number field. When the sign bit is 0, the number represents a positive value; when 1, the number represents a negative value. Negative numbers are represented in twos complement notation, which is derived by inverting each bit of the binary number and adding 1 to the result of the inversion.





31

#### SPERRY UNIVAC OS/3 ASSEMBLER

**Glossary** 6

63

#### DOUBLE WORD

s R 0 1

## G

### GBL

A general purpose global set symbol.

### GBLA

An arithmetic global set symbol.

#### GBLB

A Boolean global set symbol.

#### GBLC

A character global set system.

#### generate literals (LTORG)

The directive that causes the assembler to generate literals previously defined.

## Η

#### high order

Leftmost data; most significant byte or bit.

## 

#### include code from a library (COPY)

The directive that includes code into the source program.

#### input format control (ICTL)

The directive that specifies new values for the begin, end, and continuation columns.

#### input sequence control (ISEQ)

The directive that informs the assembler what columns contain the sequence information.

## L

#### LCL

A general purpose local set symbol.

### LCLA

An arithmetic local set symbol.

#### LCLB

A Boolean local set symbol.

#### LCLC

A character local set symbol.

#### leave blank lines on listing (SPACE)

The directive that causes the assembler to advance the paper in the printer.

#### length attribute of expressions

An attribute that is determined by the assembler and is a function of the leading term of the expression. If the first term of an expression is an absolute value, a length attribute of one byte is assigned to the expression. If the leading term is a symbol, the number of bytes attributed to the expression is the same as the length attributed to the symbol. Thus, if TAG appears in the label field of an LH (load half word) instruction, it would have a length attribute of 4, since LH is a 4-byte instruction. In referencing the same label, the expression TAG+195 also has a length attribute of 4, but the expression 195+TAG has a length attribute of 1 because the leading term is a decimal self-defining term.

#### length attribute of symbols

The number of bytes assigned to the instruction, constant, or storage area involved. For example, the label of a 2-byte instruction has a length attribute of 2, and the label of a DS statement reserving 200 bytes would have a length attribute of 200. Symbols equated to location counter references or absolute value representations usually have a length attribute of 1. The duplication factor (constant or storage area) has no effect on the length attribute.

The maximum length attribute that can be generated by the assembler is 256 bytes; however, a DS may be used to reserve more than 256 bytes of storage.

The length attribute of a symbol may be referenced as a term in an expression by writing L' followed by the symbol. Thus if the symbol STOREND is the name of a full-word field,

#### L'STOREND

would be considered a term and would have a length of four bytes.

#### listing content control (PRINT)

The directive that controls the contents of the assembly listing.

#### literals

Terms that represent data in the source coding. The assembler replaces the literal with the address of the main storage location, in the literal table, of the value of the original literal. In the following example, the literal =C'AA' will be replaced in this instruction by the address of a 2-byte area in the literal table containing the binary value 11000001 11000001.

MOVEAA MVC TESTSW,=C'AA'

When the assembler recognizes a literal in the source code, it searches the table of literals that have been previously encountered. If a duplicate is found, then the relocatable address of the literal in the table replaces the original literal in the source code. If a duplicate is not found, then the value of the original literal is entered into the table and its address replaces the source code specification. Literals are similar in form to the operands of DC and DS statements.

A literal may be used in any machine instruction that specifies a storage address, except that the literal may not be specified as the receiving field operand of an instruction that modifies storage, i.e., a literal may be used only as the last operand of an application instruction. Literals may not be specified in address constants, shift instructions, or I/O instructions. Literals must always appear as the complete operand specification. They cannot be combined with other terms, nor with an explicit base register specification.

#### location counter reference

A reference maintained by the assembler for each control section created by the programmer. Each counter contains the next available location for the associated control section. After the assembler processes an instruction or constant, it adds the length of the instruction or constant processed to the correct location counter. The maximum value that the location counter can achieve is 2<sup>23</sup>—1.

Each instruction must have an address that is a multiple of two bytes. This type of address is said to fall on a half-word boundary. If the value of the location counter is not a multiple of 2 when assembling such an instruction, a 1 is added to the location counter before assigning an address to the current statement. Storage locations reserved in this way receive binary 0's when the program is loaded. Certain constants must be aligned to a half-word, full-word, or double-word boundary. Again the location counter is adjusted to the boundary, and the storage locations that were bypassed receive binary 0's when the program is loaded, unless the adjustment occurred as a result of a DS or ORG directive.

The current value of the location counter, under which the program is currently being assembled, is available for reference by the programmer. It is represented by the special character\* (asterisk). If the asterisk is written as a term in an address constant or in an instruction operand expression, this character is replaced by the storage address of the leftmost byte allocated to that instruction or constant. All such implied references must be specified appropriately, since the asterisk (\*) is also used as an arithmetic operator to indicate multiplication.

#### logical operators

The symbols \*\*, ++, and ----. The characters \*\* represent the logical product (AND), the characters ++ represent the logical sum (OR), and the characters ---- represent the symmetric difference, exclusive OR (XOR).

Each bit of the first term is compared with its corresponding bit in the second term, and the result of the comparison is placed in the corresponding position in the resulting term. The result of the bit comparison for each operator is:

AND										
A**B Result										
1 1	1									
1 0	0									
0 1	o									
0 0	0									

OR										
A++B	Result									
1 1	1									
1 0	1									
0 1	1									
0 0	0									

X	XOR										
A8	Result										
1 1	0										
1 0	1										
0 1	1										
0 0	0.										

#### low order

Rightmost data; least significant byte or bit.

#### LSB

Least significant bit or byte, rightmost.

## Μ

#### macro definition

A formalized pattern of code written once if a certain series of instructions (e.g., a routine) is needed more than once in a program or associated programs. The macro definition may be stored in a library for later use or submitted for assembly with the source code deck.

Macro definitions may be prepared in one of two separate formats: macro or proc. The elements of the macro and proc format types may not be mixed within a macro definition; however, macro definitions of both types are permitted within a program. Macro definitions contained in the source program may be preceded only by comment statements and the following assembler directives: ICTL, ISEQ, TITLE, SPACE, EJECT, and PRINT. Any of these directives except ICTL may appear between macro definitions. A macro definition within a macro definition (nesting) is not permitted in either the macro or the proc format.

#### model statements

The statements in a macro definition from which machine and assembler instructions are generated. Model statements contain from one to four entries, as follows:

- The label field may contain a symbol, a variable symbol, or a sequence symbol, depending on the operation defined. Comment statements may not be created by substitution for variable symbols.
- The operation field may contain any machine, assembler, or macro instruction mnemonic code except END, ICTL, ISEQ, or PRINT.
- Either ordinary symbols or variable symbols may be written in the operand field. The size of this field may not exceed 240 characters after substitution.
- The comments field may contain any combination of characters; however, substitution for variable symbols is not performed on this field by the assembler. Comments are written in the format of the statement the model represents.
- A macroinstruction that is a model statement within a macro definition is called an inner macroinstruction, while a macroinstruction in the source module is called an outer macroinstruction. A macroinstruction that appears in a macro definiton corresponding to an outer macroinstruction is called a second-level macroinstruction. A macroinstruction that appears in the macro definition corresponds to a second-level macroinstruction. Macroinstructions within macro definitions are nested. The number of levels to which macroinstructions may be nested in an assembly depends upon the amount of main storage available to the assembler.
- Because COPY statements within a macro definition are processed prior to the generation of code from a macro definition, they are not considered to be model statements nor are they ever processed as such.
- Model statements within a macro definition in proc format obey the same rules as model statements in macro format.

#### MSB

Most significant bit or byte, leftmost.

## 0

### operators

The 12 mathematical functions in the assembler that designate the method and (implicitly) the sequence to be employed in combining terms or expressions. Evaluation of an expression begins with the substitution of values for each term. The operations are then performed from left to right in hierarchical order. The operation with the highest hierarchy number is performed first; operations with the same hierarchy number are performed from left to right.

Parentheses may be used to alter the order of evaluation. Multiplication by 0 equals 0. The 12 operators are divided into three classes: arithmetic operators, logical operators, and relational operators.

## Ρ

#### privileged instructions

Instructions used by the operating system when the processor is in the supervisor state. If an application program (user program) attempts to execute a privileged instruction, a program exception interrupt will occur because the processor will be in the problem state. The following are the privileged instructions for the SPERRY UNIVAC Operating System/3 (OS/3).

- Clear channel (CLRCH)
- Clear device (CLRDV)
- Enqueue I/O (EIO)
- Execute diagnose (EXD)
- Get IORB (GRB)
- Halt and proceed (HPR)
- Halt device (HDV)
- Initial program load (IPL)
- Insert storage key (ISK)
- Load channel register (LCHR)
- Load control (LCTL)
- Load directive address (LDA)
- Load I/O address (LIA)
- Load program status word (LPSW)
- Load relocation register (LRR)
- Longitudinal redundancy check (LRC)
- Move I/O (MIO)
- Put IORB (PRB)
- Reset (RESET)

- Scan switch list (SWLS)
- Service timer register (STR)
- Set storage key (SSK)
- Set system mask (SSM)
- Start device (SDV)
- Store control (STCTL)
- Store relocation register (STRR)
- Store status (STS)
- Supervisor load multiple (SLM)
- Supervisor store multiple (SSTM)

#### program status word (PSW)

A special register containing information on the status of the program being run. The PSW contains the condition code, interrupt code, and the address of the next executable instruction. *See status switching instructions.* 

#### **PSW**

See program status word.

## R

#### relational operators

The equals symbol (=), the greater-than symbol (>), and the less-than symbol (<).

The equals operator is used to compare the value of two terms or expressions. If the two values are equal, the assembler assigns a value of 1 to the expression; otherwise, a value of 0 is assigned.

The greater-than operator makes a comparison between two terms or expressions. If the value of the first (left) term is greater than the value of the second (right) term, then a value of 1 is assigned to the expression; otherwise, a value of 0 is assigned.

The less-than operator compares the value of the first (left) expression or term with the second (right) expression. If the value of the first expression is less than the value of the second one, then a value of 1 is assigned to the expression; otherwise, a value of 0 is assigned.

For the expression A+B>C, if the expression A+B has a value greater than a value of C, then the assembler assigns a value of 1 to the expression; otherwise, a value of 0 is assigned.

A relational expression consists of a relational operator and its two operands. The operands in a relational expression may be either two character expressions or two arithmetic expressions. A character expression may not be compared to an arithmetic expression. Character expressions are valid only on conditional assembly directives.

Since the evaluation of a relational expression yields an arithmetic result, a relational expression may be used as a term in an arithmetic expression.

#### relocatability attributes

Values that are assigned to symbols defined in the label field of a source code line representing an instruction, constant, or storage definition. A relocatable symbol is a symbol whose address would change by a given number of bytes if the program in which it appears is relocated the same number of bytes from its originally assigned address. Relocatable symbols are assigned values relative to the location counter. Decimal, character, binary, and hexadecimal representations are all absolute terms and have a relocation attribute of Q.

#### relocatable expressions

An expression whose value changes with program relocation. All relocatable expressions must be positive values.

Relocatable terms alone or relocatable terms in combination with absolute terms can be contained within a relocatable expression.

Either type of relocatable expression requires the following conditions:

- All but one relocatable term must be paired.
- A minus sign must not precede the unpaired (remaining) relocatable term.
- Each pair of relocatable terms must have opposite signs and the same relocatability attribute.
- The paired relocatable terms do not have to be contiguous.

Using the above requirements, a relocatable expression is thereby reduced to a single relocatable term. The following are relocatable expressions:

```
R
R/I
R+A or A+R
R—R+R
R—A
R*I or I*R
```

where:

```
Α
```

Is an absolute term.

R

Is a relocatable term.

#### reproduce following record (REPRO)

The directive used to reproduce a record in the assembler output.

## S

#### SDT-

See self-defining terms.

#### self-defining terms (SDT)

Terms that represent fixed values. They are presented by the programmer in a form that is easily recognized and that has a value understood without the need of computation. SDTs are not relocatable; they can be used to specify immediate data, registers, addresses, and masks. They can be used in assembler directives, as well as in application instructions, and can be part of an expression. The size of an SDT depends on where it is used. When used to designate a register, it cannot exceed a value of 15. After conversion by the assembler to a binary format, the value is right-justified and filled with binary zeros on the left to fit the designated field. SDTs can be represented in binary, hexadecimal, decimal, or character form.

When a 24-bit hexadecimal, binary, or character SDT has a 1 in the sign bit position, the SDT will be treated as a negative term in the evaluation of an arithmetic expression.

- A binary SDT consists of a series of 24 zeros and ones enclosed in apostrophes and preceded by the letter B (e.g., B'101',B'11110000',B'00101'). The field is filled with high order zeros when necessary.
- A hexadecimal SDT consists of up to six hexadecimal digits enclosed in apostrophes and preceded by the letter X (e.g., X'FO', X'C1', X'F1F0F0'). Each hexadecimal digit represents a half byte of information.
- A decimal SDT is an unsigned decimal number consisting of up to eight digits having a value of 0 through 16,777,215 (2<sup>24</sup>—1) (e.g., 0, 32, 16000000). This number is converted by the assembler to a binary value occupying one, two, or three bytes.
- A character SDT consists of up to 3 characters of the 256 valid characters, of which only 63 are printable. The characters must be enclosed in apostrophes and preceded by the letter C (e.g., C'A', C'ABC', C'123', C'A1'). Each ampersand or apostrophe to be included in a character representation must be indicated by a double ampersand or double apostrophe, respectively. In this case, there may be more than three characters within the apostrophes that delimit the SDT (e.g., C'3''S' produces 3'S; C'A&&B' produces A&B).

#### set symbol

A type of variable symbol. The rules for writing set symbols are the same as for other variable symbols:

- An ampersand (&) is followed by an alphabetic character followed by up to six additional characters (total maximum characters: 8)
- If the ampersand is omitted, the assembler interprets the character string as a symbol and not as a set symbol.

Because set symbols are evaluated in the macro generation phase of the assembler, they may be used as counters, switches, or values to control the sequence of code generated. Unlike an ordinary symbol, the value assigned to a set symbol may be altered during assembly. A set symbol may be either global or local. A global set symbol, once declared and given a value by a SET statement, retains the same value until that value is changed by another SET statement. A local set symbol is defined only within the macro definition in which it is declared. The value of a local set symbol within one macro definition is not affected by the declaration of either a global or local set symbol with the same name in another macro definition.

Do not use &SYS as the first four characters of any symbol because they are reserved for the use of system variable symbols.

Set symbols must be declared after macro prototype or NAME statements and before being referenced.

Four statements are provided to assign values to set symbols: SETA, SETB, SETC, and SET. The statement used depends on the statement chosen to declare the set symbol.

SETA

Assigns values to set symbols declared in either LCLA or GBLA.

SETB

Assigns values to set symbols declared in either LCLB or GBLB.

SETC

Assigns values to set symbols declared in either LCLC or GBLC.

SET

Assigns values to set symbols declared in either LCL or GBL.

#### cial characters

The 14 special characters that are not part of the alphabetic set, are not special letters, and are numerals. The special characters with their hexadecimal codes are:

Special Character	Hexadecimal (EBCDIC) Code	Special Character	Hexadecimal (EBCDIC) Code
+	4E	( left parenthesis	4D
- (minus)	60	) right parenthesis	5D
•	5C	. (period)	48
1	61	8	50
, (comma)	68	' (prime)	70
=	7E	>	6E
∆ (blank)	40	<	4C

#### special letters

The four special letters are:

Special Letters	Hexadecimal (EBCDIC) Code					
?	6F					
\$	5B					
#	78					
@	7C					

#### specify location counter (ORG)

The directive that sets or resets the location counter to a specified value.

#### status switching instructions

The instructions that provide the capability of altering processor operating characteristics. The set program mask (SPM) and supervisor call (SVC) instructions replace part of the current program status word (PSW).

The format of the PSW is:

	SYSTEM MASK							ĸ	EY	MODE											
Ε	1 0	м	S P A R E	SPARE	SPARE	-	S P A R E			A	PR	P S	w	S P A R E	S P A R E	S M	P E R				
0	1	2	3	4	5	6	7	8	11	12	13	14	15	16	17	18	19	20	23	24	3

	PROC	GRA NSK	м			INSTRUCTION ADDRESS									
ILC	сс	8	- D	E	s										
32 33	34 35	36	37	38	39	40						63			

For information on the format, description, and use of the PSW, see the processor programmer reference (current version).

The test and set (TS) instruction is used to control a byte in main storage to act as an indicator.

#### symbols

Identifications appearing in the label field of a statement defining an instruction, constant, or storage area that are assigned the address value of the first byte of the source statement with which the symbol is associated. The following rules apply to the use of symbols as labels.

- Must start in column 1
- Must start with an alphabetic character or special letter
- Must consist of only alphabetic characters, numeric characters, and special letters.
- Must not be longer than eight characters.
- Must not include a space (blank) or other special character
- Must be followed by a blank

The assembler associates three attributes with each symbol it processes. These attributes are value, length, and relocatability. Symbols defined by the EQU directive adopt the attributes of the expression in the operand field of the statement.

Once symbols are defined in the label field, they can be used as operands to represent the value that was defined.

## Т

#### terms

Values coded by the programmer or computed by the assembler. There are five classes of terms recognized by the assembler.

- Self-defining terms (SDT)
- Literals
- Symbols
- Location counter references
- Length attribute references

Self-defining terms are fixed values the programmer codes, such as 33,P'591',X'OF',B'11100110', or C'EBW'. Literals can have their value specified by the programmer or computed by the assembler and could look like =X'FO',=C'A', =P'-1', or =B'00001000' as used in storage-to-storage instructions (e.g., CLC TAGA,=C'A'). Symbols, location counter references, and length attribute references are assigned values by the assembler.

## U

#### unassign base register (DROP)

The directive that informs the assembler-specified registers are no longer available for base register assignment.

#### unconditional branch (AGO)

The statement that unconditionally alters the sequence of source statement processing.

### V

#### value attribute

The value assigned a symbol when it appears in the label field of any source code statement other than a comment. A symbol appearing in the label field of an EQU or ORG directive is assigned the value of the expression in the operand field. In all other cases, the value assigned is the current value of the location counter after the adjustment to a half-word, full-word, or double-word boundary, if necessary. The value is assigned to the current label before the location counter is incremented for the next instruction, constant, or storage definition. Thus, if a symbol appears in the label field of a statement defining an instruction, constant, or storage area, the symbol is assigned a value equal to the storage area address of that instruction, constant, or storage area.

The value of a symbol must lie in the range  $-2^{23}$  through  $2^{23}-1$ .

#### variable symbol

A symbol consisting of two to eight characters; the first is an ampersand (&), the second is a letter (A through Z) or a special character (? \$ # @), and each of the remaining characters is a letter; special character, or digit (0 through 9).

A variable symbol may be:

- a symbolic parameter;
- a set symbol;
- the label of a DO statement; or
- a system variable symbol.

Variable-symbol parameters represent either the label or one of the operands of the macroinstruction by which the macro definition was named.

The following rules apply to the use of variable symbols:

- A variable symbol may not be used to generate a new sequence symbol, a SET symbol, a parameter, or a system variable symbol.
- A variable symbol may not be used in the label or operand field of an END, ICTL, ISEQ, COPY, or PRINT directive.
- No variable-symbol replacement is performed on the line following a REPRO directive.
- Variable-symbol replacement must not produce leading blanks in the label or operand fields.

A variable symbol may appear in a statement concatenated (joined) with other variable symbols or characters. If a variable symbol is immediately followed by a letter, digit, left parenthesis, or period, a period must be written after the variable symbol to distinguish the variable symbol from the characters that follow it. The variable symbol and the period following it are replaced by the characters representing the value of the variable symbol. The period does not appear in the printed statement. If a period is between a character string (not in quotes) and a variable symbol (in that order), the period is considered part of the character string and will appear in the printed statement.

The period after the variable symbol is optional if the variable symbol terminates with a right parenthesis or is followed by another variable symbol or a special character other than a left parenthesis or a period.

·· . . • 



### **USER COMMENT SHEET**

We will use your comments to improve subsequent editions.

NOTE: Please do not use this form as an order blank.

(Document Title)

(Document No.)

(Revision No.)

(Update No.)

**Comments:** 

From:

(Name of User)

(Business Address)

CUT

Fold on dotted lines, and mail. (No postage stamp is necessary if mailed in the U.S.A.) Thank you for your cooperation FOLD

NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES ' сит

## **BUSINESS REPLY MAIL**

FIRST CLASS PERMIT NO. 21 BLUE BELL, PA.

POSTAGE WILL BE PAID BY ADDRESSEE

## SPERRY CORPORATION

**ATTN.: SOFTWARE SYSTEMS PUBLICATIONS** 

P.O. BOX 500 BLUE BELL, PENNSYLVANIA 19424

FOLD

4

### USER COMMENT SHEET

Your comments concerning this document will be welcomed by Sperry Univac for use in improving subsequent editions.

Please note: This form is not intended to be used as an order blank.

(Document Title)

(Document No.)

(Revision No.)

(Update No.)


**Comments:** 



#### From:

(Name of User)

(Business Address)



FOLD

FOLD



Т г.

GUT

### **USER COMMENT SHEET**

We will use your comments to improve subsequent editions.

NOTE: Please do not use this form as an order blank.

(Document Title)

(Document No.)

(Revision No.)

(Update No.)

**Comments:** 

#### From:

(Name of User)

(Business Address)

NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES ູ່ CUT ຼ

## **BUSINESS REPLY MAIL**

FIRST CLASS PERMIT NO. 21 BLUE BELL, PA.

POSTAGE WILL BE PAID BY ADDRESSEE

## **SPERRY CORPORATION**

ATTN.: SOFTWARE SYSTEMS PUBLICATIONS

P.O. BOX 500 BLUE BELL, PENNSYLVANIA 19424

FOLD

FOLD



### **USER COMMENTS**

We will use your comments to improve subsequent editions.

NOTE: Please do not use this form as an order blank.

(Document Title)

(Document No.)

(Revision No.)

(Update Level)

**Comments:** 

#### From:

(Name of User)

(Business Address)

FOLD



## **BUSINESS REPLY MAIL**

FIRST CLASS PERMIT NO. 21 BLUE BELL, PA.

POSTAGE WILL BE PAID BY ADDRESSEE

### SPERRY CORPORATION

ATTN: SYSTEM PUBLICATIONS

P.O. BOX 500 BLUE BELL, PENNSYLVANIA 19422-9990

հավիկակակտիկոկվիկոկվորինել

FOLD



### **USER COMMENTS**

We will use your comments to improve subsequent editions.

NOTE: Please do not use this form as an order blank.

(Document Title)

(Document No.)

(Revision No.)

(Update Level)

Comments:

#### From:

(Name of User)

(Business Address)

FOLD

# BUSINESS REPLY MAIL

POSTAGE WILL BE PAID BY ADDRESSEE

Unisys Corporation E/MSG Product Information Development PO Box 500 C1-NE6 Blue Bell, PA 19422-9990

NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES CUT

FOLD

