



JUMPERS SET FOR:

SCAN ADR = 104 EVEN
 105 ODD
 DEVICE ADR = 104 EVEN
 105 ODD




NOTES:

1. ARE CONNECTOR PINS IN BACK OF CARD
2. ARE CONNECTOR PINS IN CINCH DB-25 CONNECTOR ON CH10 MPLXR PATCH PANEL
3.
 - i - DEVICE CONNECTOR PIN NO.
 - j - INTERFACE CONNECTOR PIN NO.



- 6 1 PROTECTIVE GND. ODD
- 12 7 SIGNAL GND. ODD
- 17 1 PROTECTIVE GND. EVEN
- 19 7 SIGNAL GND. EVEN




L01082.0		RELEASED LATEST REVISION	
The Alpha System Model 300		DATE: 5/2/74	
DESIGNED BY: R. BISCHNETTE		DRAWN BY: R. JENSEN	
CHECKED BY: H. MATSUMURA		APPROVED BY:	
TITLE: SYNCHRONOUS MODEM INTERFACE		REVISIONS:	
SUBJECT: CH10 MPLXR I.I.B.		DATE: 5/2/74	
PART NO. L01082.0		DATE: 5/2/74	




SMC MICROSYSTEMS CORP.
UNIVERSAL SYNCHRONOUS RECEIVER/TRANSMITTER

LΦ1Φ82.Φ	
The Alpha System BCC-500	
DESIGNED BY	R. BISSONNETTE
TESTED BY	M. MATSUYAMA
SCALE	
REVISIONS	DATE
2	8/2/74
4	
SYNCHRONOUS MODEM INTERFACE	
LΦ1Φ82.Φ	

SPARE:







L01082.0		0	RELEASED	LATEST REVISION	6/2/72
The Alpha System BCC-500		0	REVISIONS	DATE	APPROVED
DESIGNED	W. MATSUJIMA	1	DATE		
DRAWN	W. MATSUJIMA	2	DATE		
CHECKED		3	DATE		
APPROVED		4	DATE		
SYNCHRONOUS MODEM INTERFACE					
L01082.0					

NOTE: JUMPER FOR LOCAL CLOCK WHEN NOT USING MODEM.

15 TX-SIGNAL ELEMENT TIMING ODD
 14 TX-SIGNAL ELEMENT TIMING EVEN
 XRESET (Pg. 2, 4)



NOTE:
 1. Δ = 500 Ω RESISTOR TO +5.



L01082.0

The Alpha System BCC-500

REVISIONS

NO.	DATE	REVISION
1	8/2/74	RELEASED LATEST REVISION
2		
3		
4		

PROJECT: CHD MFLXR 1.5

TITLE: SYNCHRONOUS MODEM INTERFACE

DESIGNER: M. HIRAYAKUHI

SCALE: 1:1

NO. OF SHEETS: 4

SHEET NO.: 4

FAIRCHILD F9334 OPERATION